TimeQuest Timing Analyzer report for ov5640_ethernet
Mon Oct 31 18:48:27 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'e_gtxc'
 13. Slow 1200mV 85C Model Setup: 'e_rxc'
 14. Slow 1200mV 85C Model Setup: 'camera_pclk'
 15. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'e_rxc'
 17. Slow 1200mV 85C Model Hold: 'camera_pclk'
 18. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'e_gtxc'
 20. Slow 1200mV 85C Model Recovery: 'e_rxc'
 21. Slow 1200mV 85C Model Recovery: 'camera_pclk'
 22. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Removal: 'camera_pclk'
 24. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Removal: 'e_rxc'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'e_gtxc'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'e_rxc'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'camera_pclk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50M'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. MTBF Summary
 36. Synchronizer Summary
 37. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 61. Slow 1200mV 0C Model Fmax Summary
 62. Slow 1200mV 0C Model Setup Summary
 63. Slow 1200mV 0C Model Hold Summary
 64. Slow 1200mV 0C Model Recovery Summary
 65. Slow 1200mV 0C Model Removal Summary
 66. Slow 1200mV 0C Model Minimum Pulse Width Summary
 67. Slow 1200mV 0C Model Setup: 'e_gtxc'
 68. Slow 1200mV 0C Model Setup: 'e_rxc'
 69. Slow 1200mV 0C Model Setup: 'camera_pclk'
 70. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Hold: 'e_rxc'
 72. Slow 1200mV 0C Model Hold: 'camera_pclk'
 73. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 74. Slow 1200mV 0C Model Hold: 'e_gtxc'
 75. Slow 1200mV 0C Model Recovery: 'e_rxc'
 76. Slow 1200mV 0C Model Recovery: 'camera_pclk'
 77. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 78. Slow 1200mV 0C Model Removal: 'camera_pclk'
 79. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 80. Slow 1200mV 0C Model Removal: 'e_rxc'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'e_rxc'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'e_gtxc'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'camera_pclk'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50M'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. MTBF Summary
 91. Synchronizer Summary
 92. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
116. Fast 1200mV 0C Model Setup Summary
117. Fast 1200mV 0C Model Hold Summary
118. Fast 1200mV 0C Model Recovery Summary
119. Fast 1200mV 0C Model Removal Summary
120. Fast 1200mV 0C Model Minimum Pulse Width Summary
121. Fast 1200mV 0C Model Setup: 'e_gtxc'
122. Fast 1200mV 0C Model Setup: 'e_rxc'
123. Fast 1200mV 0C Model Setup: 'camera_pclk'
124. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
125. Fast 1200mV 0C Model Hold: 'e_rxc'
126. Fast 1200mV 0C Model Hold: 'camera_pclk'
127. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
128. Fast 1200mV 0C Model Hold: 'e_gtxc'
129. Fast 1200mV 0C Model Recovery: 'e_rxc'
130. Fast 1200mV 0C Model Recovery: 'camera_pclk'
131. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
132. Fast 1200mV 0C Model Removal: 'camera_pclk'
133. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
134. Fast 1200mV 0C Model Removal: 'e_rxc'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'e_rxc'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'e_gtxc'
137. Fast 1200mV 0C Model Minimum Pulse Width: 'camera_pclk'
138. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50M'
139. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
140. Setup Times
141. Hold Times
142. Clock to Output Times
143. Minimum Clock to Output Times
144. MTBF Summary
145. Synchronizer Summary
146. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
170. Multicorner Timing Analysis Summary
171. Setup Times
172. Hold Times
173. Clock to Output Times
174. Minimum Clock to Output Times
175. Board Trace Model Assignments
176. Input Transition Times
177. Signal Integrity Metrics (Slow 1200mv 0c Model)
178. Signal Integrity Metrics (Slow 1200mv 85c Model)
179. Signal Integrity Metrics (Fast 1200mv 0c Model)
180. Setup Transfers
181. Hold Transfers
182. Recovery Transfers
183. Removal Transfers
184. Report TCCS
185. Report RSKM
186. Unconstrained Paths
187. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; ov5640_ethernet                                   ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE30F23C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; ov5640_ethernet.sdc ; OK     ; Mon Oct 31 18:48:24 2016 ;
+---------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; camera_pclk                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { camera_pclk }                                          ;
; clk_50M                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_50M }                                              ;
; e_gtxc                                               ; Base      ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { e_gtxc }                                               ;
; e_rxc                                                ; Base      ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { e_rxc }                                                ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 41.666 ; 24.0 MHz  ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk_50M ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 70.01 MHz  ; 70.01 MHz       ; e_rxc                                                ;      ;
; 156.45 MHz ; 156.45 MHz      ; camera_pclk                                          ;      ;
; 157.83 MHz ; 157.83 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_gtxc                                               ; -6.805 ; -47.834       ;
; e_rxc                                                ; -6.283 ; -88.936       ;
; camera_pclk                                          ; 13.608 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 35.330 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; e_rxc                                                ; 0.398 ; 0.000         ;
; camera_pclk                                          ; 0.485 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.759 ; 0.000         ;
; e_gtxc                                               ; 9.676 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_rxc                                                ; 0.598  ; 0.000         ;
; camera_pclk                                          ; 17.300 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 37.875 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; camera_pclk                                          ; 1.622 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.028 ; 0.000         ;
; e_rxc                                                ; 2.176 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_gtxc                                               ; 3.519  ; 0.000         ;
; e_rxc                                                ; 3.519  ; 0.000         ;
; camera_pclk                                          ; 9.675  ; 0.000         ;
; clk_50M                                              ; 9.863  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.521 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'e_gtxc'                                                                                                ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; -6.805 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; e_txd[4] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.160     ; 5.625      ;
; -6.801 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; e_txd[5] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.146     ; 5.635      ;
; -5.109 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; e_txd[3] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.515     ; 3.574      ;
; -5.086 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; e_txd[6] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.492     ; 3.574      ;
; -5.076 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; e_txd[7] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.492     ; 3.564      ;
; -5.002 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; e_txd[0] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.408     ; 3.574      ;
; -4.999 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; e_txd[1] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.395     ; 3.584      ;
; -4.963 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; e_txd[2] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.389     ; 3.554      ;
; -3.993 ; udp:udp_inst|ipsend:ipsend_inst|txen       ; e_txen   ; e_rxc        ; e_gtxc      ; 4.000        ; -2.419     ; 3.554      ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'e_rxc'                                                                                                                                               ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.283 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.670     ;
; -6.221 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.608     ;
; -6.141 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.528     ;
; -6.133 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.520     ;
; -6.033 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.420     ;
; -5.995 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.382     ;
; -5.916 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.303     ;
; -5.891 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.278     ;
; -5.828 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.215     ;
; -5.745 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.132     ;
; -5.740 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.127     ;
; -5.712 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.099     ;
; -5.686 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.073     ;
; -5.679 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.066     ;
; -5.636 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.023     ;
; -5.628 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 14.015     ;
; -5.570 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.957     ;
; -5.553 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.940     ;
; -5.538 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.925     ;
; -5.503 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.890     ;
; -5.494 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.881     ;
; -5.479 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.866     ;
; -5.405 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.792     ;
; -5.402 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.789     ;
; -5.396 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.783     ;
; -5.362 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.749     ;
; -5.283 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.670     ;
; -5.282 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.669     ;
; -5.271 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.700     ;
; -5.253 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.682     ;
; -5.241 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.628     ;
; -5.209 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][25] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.596     ;
; -5.199 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.586     ;
; -5.138 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.567     ;
; -5.110 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.539     ;
; -5.089 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.483     ;
; -5.027 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.421     ;
; -5.007 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.394     ;
; -4.990 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.419     ;
; -4.962 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.391     ;
; -4.947 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.341     ;
; -4.939 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.333     ;
; -4.912 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 13.346     ;
; -4.906 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.335     ;
; -4.904 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.291     ;
; -4.878 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.307     ;
; -4.877 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.264     ;
; -4.862 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.256     ;
; -4.850 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 13.284     ;
; -4.848 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.277     ;
; -4.820 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.249     ;
; -4.814 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 13.248     ;
; -4.808 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][3]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.202     ;
; -4.801 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.195     ;
; -4.800 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.194     ;
; -4.789 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.176     ;
; -4.770 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 13.204     ;
; -4.762 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 13.196     ;
; -4.757 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.186     ;
; -4.752 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 13.186     ;
; -4.752 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.139     ;
; -4.746 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][3]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.140     ;
; -4.737 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.124     ;
; -4.729 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.158     ;
; -4.720 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.114     ;
; -4.712 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.106     ;
; -4.709 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][2]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.103     ;
; -4.702 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][25] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.131     ;
; -4.690 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][25] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.077     ;
; -4.674 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][25] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.103     ;
; -4.672 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 13.106     ;
; -4.666 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][3]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.060     ;
; -4.664 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 13.098     ;
; -4.658 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][3]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.052     ;
; -4.647 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][2]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 13.041     ;
; -4.625 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 13.012     ;
; -4.624 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 13.058     ;
; -4.604 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.033     ;
; -4.576 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.408      ; 13.005     ;
; -4.574 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 12.968     ;
; -4.567 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][2]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 12.961     ;
; -4.559 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][2]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 12.953     ;
; -4.546 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 12.940     ;
; -4.544 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 12.931     ;
; -4.526 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 12.960     ;
; -4.520 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][3]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 12.914     ;
; -4.501 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 12.888     ;
; -4.485 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 12.879     ;
; -4.445 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][26] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 12.832     ;
; -4.440 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][4]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 12.834     ;
; -4.421 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][2]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 12.815     ;
; -4.417 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 12.804     ;
; -4.369 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 12.803     ;
; -4.368 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 12.755     ;
; -4.323 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][4]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 12.717     ;
; -4.319 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 12.713     ;
; -4.308 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 12.742     ;
; -4.298 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][4]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.373      ; 12.692     ;
; -4.294 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.366      ; 12.681     ;
; -4.271 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.413      ; 12.705     ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.608 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.235      ; 6.695      ;
; 13.608 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.235      ; 6.695      ;
; 13.609 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.242      ; 6.701      ;
; 13.851 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 6.448      ;
; 13.851 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 6.448      ;
; 13.852 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.238      ; 6.454      ;
; 14.022 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.279      ; 6.325      ;
; 14.022 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.279      ; 6.325      ;
; 14.023 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.286      ; 6.331      ;
; 14.248 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.060     ; 5.713      ;
; 14.265 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.275      ; 6.078      ;
; 14.265 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.275      ; 6.078      ;
; 14.266 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.282      ; 6.084      ;
; 14.279 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.060     ; 5.682      ;
; 14.298 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.195     ; 5.528      ;
; 14.373 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.926      ;
; 14.373 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.926      ;
; 14.374 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.238      ; 5.932      ;
; 14.382 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.346      ; 6.032      ;
; 14.382 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.346      ; 6.032      ;
; 14.383 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.353      ; 6.038      ;
; 14.419 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.346      ; 5.995      ;
; 14.419 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.346      ; 5.995      ;
; 14.420 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.353      ; 6.001      ;
; 14.429 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.235      ; 5.874      ;
; 14.429 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.235      ; 5.874      ;
; 14.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.242      ; 5.880      ;
; 14.442 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.113     ; 5.466      ;
; 14.473 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.113     ; 5.435      ;
; 14.517 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.014     ; 5.490      ;
; 14.518 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.014     ; 5.489      ;
; 14.525 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.234     ; 5.262      ;
; 14.525 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.234     ; 5.262      ;
; 14.525 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.234     ; 5.262      ;
; 14.557 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.183     ; 5.281      ;
; 14.584 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.060     ; 5.377      ;
; 14.663 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.636      ;
; 14.663 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.636      ;
; 14.664 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.238      ; 5.642      ;
; 14.670 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.174     ; 5.177      ;
; 14.670 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.174     ; 5.177      ;
; 14.696 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.082     ; 5.243      ;
; 14.697 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.082     ; 5.242      ;
; 14.709 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.590      ;
; 14.709 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.590      ;
; 14.710 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.238      ; 5.596      ;
; 14.737 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.124     ; 5.160      ;
; 14.737 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.124     ; 5.160      ;
; 14.737 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.124     ; 5.160      ;
; 14.737 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.124     ; 5.160      ;
; 14.737 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.124     ; 5.160      ;
; 14.737 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.124     ; 5.160      ;
; 14.737 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.124     ; 5.160      ;
; 14.737 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.124     ; 5.160      ;
; 14.737 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.124     ; 5.160      ;
; 14.760 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.185     ; 5.076      ;
; 14.778 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.113     ; 5.130      ;
; 14.779 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.060     ; 5.182      ;
; 14.784 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.222     ; 5.015      ;
; 14.784 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.222     ; 5.015      ;
; 14.784 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.222     ; 5.015      ;
; 14.787 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.275      ; 5.556      ;
; 14.787 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.275      ; 5.556      ;
; 14.788 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.282      ; 5.562      ;
; 14.796 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.390      ; 5.662      ;
; 14.796 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.390      ; 5.662      ;
; 14.797 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.397      ; 5.668      ;
; 14.833 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.390      ; 5.625      ;
; 14.833 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.390      ; 5.625      ;
; 14.834 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.397      ; 5.631      ;
; 14.835 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.060     ; 5.126      ;
; 14.843 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.279      ; 5.504      ;
; 14.843 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.279      ; 5.504      ;
; 14.844 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.286      ; 5.510      ;
; 14.918 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.381      ;
; 14.918 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.381      ;
; 14.919 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.238      ; 5.387      ;
; 14.946 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.145     ; 4.930      ;
; 14.946 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.145     ; 4.930      ;
; 14.964 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.113     ; 4.944      ;
; 14.967 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.014     ; 5.040      ;
; 14.973 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.113     ; 4.935      ;
; 14.973 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.002      ; 5.050      ;
; 14.995 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.113     ; 4.913      ;
; 15.003 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.296      ;
; 15.003 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.296      ;
; 15.004 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.238      ; 5.302      ;
; 15.004 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 20.000       ; 0.002      ; 5.019      ;
; 15.010 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.002      ; 5.013      ;
; 15.026 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 20.000       ; -0.052     ; 4.943      ;
; 15.026 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.052     ; 4.943      ;
; 15.026 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.052     ; 4.943      ;
; 15.029 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.113     ; 4.879      ;
; 15.036 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.156     ; 4.829      ;
; 15.041 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 20.000       ; 0.002      ; 4.982      ;
; 15.052 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.056     ; 4.913      ;
; 15.052 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.056     ; 4.913      ;
; 15.052 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.056     ; 4.913      ;
; 15.052 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.056     ; 4.913      ;
; 15.052 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.056     ; 4.913      ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                        ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.330 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.087     ; 6.250      ;
; 35.377 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.087     ; 6.203      ;
; 35.599 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.087     ; 5.981      ;
; 35.633 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.087     ; 5.947      ;
; 35.707 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.087     ; 5.873      ;
; 35.719 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.087     ; 5.861      ;
; 36.037 ; reg_config:reg_config_inst|clock_20k_cnt[5] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.087     ; 5.543      ;
; 36.112 ; reg_config:reg_config_inst|clock_20k_cnt[4] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.087     ; 5.468      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.239 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.345      ;
; 36.243 ; reg_config:reg_config_inst|clock_20k        ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.341      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.286 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.298      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.525 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.059      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.542 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 5.042      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.638 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.946      ;
; 36.648 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.936      ;
; 36.648 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.936      ;
; 36.648 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.936      ;
; 36.648 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.936      ;
; 36.648 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.936      ;
; 36.648 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.936      ;
; 36.648 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.936      ;
; 36.648 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.936      ;
; 36.648 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.936      ;
; 36.648 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.936      ;
; 36.648 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.083     ; 4.936      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'e_rxc'                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.467      ; 1.077      ;
; 0.400 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.467      ; 1.079      ;
; 0.429 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.624      ; 1.265      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|txen~_Duplicate_1                                                                                          ; udp:udp_inst|ipsend:ipsend_inst|txen~_Duplicate_1                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.746      ;
; 0.527 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.795      ;
; 0.528 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 0.794      ;
; 0.530 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 0.796      ;
; 0.549 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.055      ; 0.816      ;
; 0.570 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.467      ; 1.249      ;
; 0.571 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.055      ; 0.838      ;
; 0.571 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.467      ; 1.250      ;
; 0.589 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~portb_address_reg0    ; e_rxc        ; e_rxc       ; 0.000        ; 1.139      ; 1.982      ;
; 0.641 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.168      ; 1.021      ;
; 0.653 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 0.919      ;
; 0.657 ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.925      ;
; 0.657 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; -0.049     ; 0.820      ;
; 0.660 ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.055      ; 0.927      ;
; 0.668 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 0.934      ;
; 0.670 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 0.936      ;
; 0.670 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.053      ; 0.935      ;
; 0.674 ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.942      ;
; 0.675 ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.943      ;
; 0.675 ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.943      ;
; 0.676 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.467      ; 1.355      ;
; 0.676 ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.944      ;
; 0.676 ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.944      ;
; 0.683 ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.951      ;
; 0.685 ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.953      ;
; 0.688 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.467      ; 1.367      ;
; 0.691 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.087      ; 0.990      ;
; 0.706 ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 0.974      ;
; 0.712 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.467      ; 1.391      ;
; 0.713 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.467      ; 1.392      ;
; 0.757 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.290      ; 1.259      ;
; 0.767 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.054      ; 1.033      ;
; 0.771 ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.039      ;
; 0.773 ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.041      ;
; 0.774 ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.042      ;
; 0.775 ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.043      ;
; 0.775 ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.055      ; 1.042      ;
; 0.776 ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.037      ;
; 0.777 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.437      ; 1.426      ;
; 0.781 ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.042      ;
; 0.786 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.054      ;
; 0.790 ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.058      ;
; 0.792 ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.060      ;
; 0.793 ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.061      ;
; 0.793 ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.061      ;
; 0.793 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.054      ;
; 0.793 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[3]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[3]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.062      ;
; 0.794 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[5]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[5]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.063      ;
; 0.795 ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.056      ; 1.063      ;
; 0.795 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[2]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[2]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[1]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[1]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[14]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[14]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[4]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[4]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14]                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[8]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[8]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[10]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[10]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 1.059      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.496 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.113      ; 0.821      ;
; 0.508 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.113      ; 0.833      ;
; 0.509 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.104      ; 0.825      ;
; 0.510 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.113      ; 0.835      ;
; 0.512 ; camera_capture:camera_capture_inst|camera_href_r2                                                                                          ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.780      ;
; 0.526 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.055      ; 0.793      ;
; 0.527 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.246      ; 0.985      ;
; 0.546 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.246      ; 1.004      ;
; 0.552 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.246      ; 1.010      ;
; 0.646 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.204      ; 1.062      ;
; 0.649 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.204      ; 1.065      ;
; 0.657 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.104      ; 0.973      ;
; 0.676 ; camera_capture:camera_capture_inst|camera_href_r1                                                                                          ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.944      ;
; 0.677 ; camera_capture:camera_capture_inst|camera_href_r1                                                                                          ; camera_capture:camera_capture_inst|camera_href_r2                                                                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.945      ;
; 0.702 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.156      ; 1.070      ;
; 0.723 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.246      ; 1.181      ;
; 0.724 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.992      ;
; 0.733 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.104      ; 1.049      ;
; 0.736 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.246      ; 1.194      ;
; 0.740 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.246      ; 1.198      ;
; 0.750 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.113      ; 1.075      ;
; 0.751 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.113      ; 1.076      ;
; 0.769 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.246      ; 1.227      ;
; 0.790 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.014      ; 1.016      ;
; 0.795 ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.057      ;
; 0.798 ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.059      ;
; 0.799 ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.060      ;
; 0.814 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.053      ; 1.079      ;
; 0.816 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.082      ;
; 0.850 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.131      ; 1.193      ;
; 0.857 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.082      ; 1.151      ;
; 0.884 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.183      ; 1.279      ;
; 0.885 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.183      ; 1.280      ;
; 0.888 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.053      ; 1.153      ;
; 0.893 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.082      ; 1.187      ;
; 0.907 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.121      ; 1.240      ;
; 0.910 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.625      ; 1.789      ;
; 0.918 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.082      ; 1.212      ;
; 0.920 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.113      ; 1.245      ;
; 0.931 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.082      ; 1.225      ;
; 0.932 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.121      ; 1.265      ;
; 0.939 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 1.208      ;
; 0.950 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.113      ; 1.275      ;
; 0.950 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.111      ; 1.273      ;
; 0.959 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.246      ; 1.417      ;
; 0.975 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.111      ; 1.298      ;
; 0.977 ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.238      ;
; 0.978 ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.239      ;
; 1.018 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.131      ; 1.361      ;
; 1.018 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.060      ; 1.290      ;
; 1.023 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.204      ; 1.439      ;
; 1.029 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.043      ; 1.284      ;
; 1.040 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.246      ; 1.498      ;
; 1.056 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.061      ; 1.329      ;
; 1.057 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.031      ; 1.300      ;
; 1.067 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; -0.003     ; 1.276      ;
; 1.070 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.561      ; 1.885      ;
; 1.083 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.561      ; 1.898      ;
; 1.093 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.359      ;
; 1.094 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.360      ;
; 1.114 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.128      ; 1.454      ;
; 1.121 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.561      ; 1.936      ;
; 1.129 ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.397      ;
; 1.133 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.121      ; 1.466      ;
; 1.138 ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.406      ;
; 1.142 ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.410      ;
; 1.143 ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.411      ;
; 1.143 ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.411      ;
; 1.150 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.418      ;
; 1.150 ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.418      ;
; 1.152 ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.420      ;
; 1.152 ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.420      ;
; 1.159 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.427      ;
; 1.159 ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.427      ;
; 1.161 ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.429      ;
; 1.161 ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.429      ;
; 1.167 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; -0.002     ; 1.377      ;
; 1.187 ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_capture:camera_capture_inst|camera_v_count[0]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.455      ;
; 1.192 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.131      ; 1.535      ;
; 1.196 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.067      ; 1.475      ;
; 1.212 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.053      ; 1.477      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.759 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.054      ;
; 0.760 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.055      ;
; 0.761 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.058      ;
; 0.763 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.059      ;
; 0.765 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.784 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.079      ;
; 0.785 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.079      ;
; 1.114 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.409      ;
; 1.114 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.409      ;
; 1.115 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.410      ;
; 1.115 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.410      ;
; 1.115 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.410      ;
; 1.116 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.411      ;
; 1.116 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.411      ;
; 1.116 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.411      ;
; 1.122 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.417      ;
; 1.123 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.418      ;
; 1.123 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.418      ;
; 1.124 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.419      ;
; 1.124 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.419      ;
; 1.124 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.420      ;
; 1.125 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.420      ;
; 1.125 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.420      ;
; 1.126 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.420      ;
; 1.131 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.426      ;
; 1.132 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.427      ;
; 1.132 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.427      ;
; 1.133 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.428      ;
; 1.133 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.429      ;
; 1.134 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.429      ;
; 1.134 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.429      ;
; 1.135 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.429      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.450      ;
; 1.245 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.540      ;
; 1.245 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.540      ;
; 1.246 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.541      ;
; 1.246 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.541      ;
; 1.246 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.541      ;
; 1.246 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.541      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'e_gtxc'                                                                                                 ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 9.676  ; udp:udp_inst|ipsend:ipsend_inst|txen       ; e_txen   ; e_rxc        ; e_gtxc      ; -4.000       ; -2.350     ; 3.346      ;
; 10.607 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; e_txd[2] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.281     ; 3.346      ;
; 10.643 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; e_txd[1] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.287     ; 3.376      ;
; 10.646 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; e_txd[0] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.300     ; 3.366      ;
; 10.716 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; e_txd[7] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.380     ; 3.356      ;
; 10.726 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; e_txd[6] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.380     ; 3.366      ;
; 10.748 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; e_txd[3] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.402     ; 3.366      ;
; 12.212 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; e_txd[5] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.048     ; 5.184      ;
; 12.215 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; e_txd[4] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.061     ; 5.174      ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'e_rxc'                                                                                                                                                                                                                                ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.598 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.084     ; 3.309      ;
; 0.598 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.084     ; 3.309      ;
; 0.598 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.084     ; 3.309      ;
; 0.598 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.084     ; 3.309      ;
; 0.598 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.084     ; 3.309      ;
; 0.598 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 4.000        ; -0.084     ; 3.309      ;
; 0.598 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 4.000        ; -0.084     ; 3.309      ;
; 0.598 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 4.000        ; -0.084     ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.805 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 4.000        ; 0.123      ; 3.309      ;
; 0.838 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.173      ; 3.326      ;
; 0.838 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.173      ; 3.326      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.161      ; 3.308      ;
; 0.865 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.182      ; 3.308      ;
; 0.865 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.182      ; 3.308      ;
; 0.865 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.182      ; 3.308      ;
; 0.865 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.182      ; 3.308      ;
; 0.865 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.182      ; 3.308      ;
; 0.865 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.182      ; 3.308      ;
; 0.865 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 4.000        ; 0.182      ; 3.308      ;
; 0.879 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.197      ; 3.309      ;
; 0.879 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.197      ; 3.309      ;
; 0.879 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.197      ; 3.309      ;
; 0.879 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.197      ; 3.309      ;
; 0.879 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.197      ; 3.309      ;
; 0.879 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.197      ; 3.309      ;
; 0.879 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.197      ; 3.309      ;
; 0.879 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.197      ; 3.309      ;
; 0.879 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.197      ; 3.309      ;
; 0.915 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.881      ; 3.872      ;
; 0.915 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.881      ; 3.872      ;
; 0.915 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.881      ; 3.872      ;
; 0.915 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.881      ; 3.872      ;
; 0.923 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.259      ; 3.327      ;
; 0.952 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.270      ; 3.309      ;
; 0.952 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.270      ; 3.309      ;
; 0.952 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.270      ; 3.309      ;
; 0.952 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.270      ; 3.309      ;
; 0.952 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.270      ; 3.309      ;
; 0.952 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; camera_pclk  ; e_rxc       ; 4.000        ; 0.270      ; 3.309      ;
; 0.952 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.270      ; 3.309      ;
; 0.952 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.270      ; 3.309      ;
; 0.963 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.926      ; 3.869      ;
; 0.963 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.926      ; 3.869      ;
; 0.963 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.926      ; 3.869      ;
; 0.963 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.926      ; 3.869      ;
; 1.000 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.318      ; 3.309      ;
; 1.000 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.318      ; 3.309      ;
; 1.053 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0    ; camera_pclk  ; e_rxc       ; 4.000        ; 0.888      ; 3.873      ;
; 1.101 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~portb_address_reg0    ; camera_pclk  ; e_rxc       ; 4.000        ; 0.933      ; 3.870      ;
; 1.121 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.440      ; 3.310      ;
; 1.121 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.440      ; 3.310      ;
; 1.121 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.440      ; 3.310      ;
; 1.121 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.440      ; 3.310      ;
; 1.141 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.458      ; 3.308      ;
; 1.141 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.458      ; 3.308      ;
; 1.141 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.458      ; 3.308      ;
; 1.148 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.466      ; 3.309      ;
; 1.155 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.491      ; 3.327      ;
; 1.155 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; camera_pclk  ; e_rxc       ; 4.000        ; 0.491      ; 3.327      ;
; 1.612 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.054      ; 2.463      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.123 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.272      ; 2.170      ;
; 2.319 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.660      ; 2.362      ;
; 2.319 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.660      ; 2.362      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'camera_pclk'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.300 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.580      ; 3.301      ;
; 17.310 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.588      ; 3.299      ;
; 17.527 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.832      ; 3.326      ;
; 17.527 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.832      ; 3.326      ;
; 17.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.831      ; 3.324      ;
; 17.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.831      ; 3.324      ;
; 17.616 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.918      ; 3.323      ;
; 17.616 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.918      ; 3.323      ;
; 17.616 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.918      ; 3.323      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.652 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.957      ; 3.326      ;
; 17.661 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.967      ; 3.327      ;
; 17.664 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.967      ; 3.324      ;
; 17.664 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.967      ; 3.324      ;
; 17.675 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.978      ; 3.324      ;
; 17.675 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.978      ; 3.324      ;
; 17.720 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.025      ; 3.326      ;
; 17.720 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.025      ; 3.326      ;
; 17.720 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.025      ; 3.326      ;
; 17.720 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.025      ; 3.326      ;
; 17.720 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 1.025      ; 3.326      ;
; 17.720 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 1.025      ; 3.326      ;
; 17.720 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 1.025      ; 3.326      ;
; 17.720 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 1.025      ; 3.326      ;
; 17.721 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; camera_pclk  ; camera_pclk ; 20.000       ; 1.025      ; 3.325      ;
; 17.721 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 1.025      ; 3.325      ;
; 17.721 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 1.025      ; 3.325      ;
; 17.725 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 20.000       ; 1.028      ; 3.324      ;
; 17.725 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 20.000       ; 1.028      ; 3.324      ;
; 17.725 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 1.028      ; 3.324      ;
; 17.725 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 1.028      ; 3.324      ;
; 17.725 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 1.028      ; 3.324      ;
; 17.725 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 1.028      ; 3.324      ;
; 17.725 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 1.028      ; 3.324      ;
; 17.725 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 1.028      ; 3.324      ;
; 17.725 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 20.000       ; 1.028      ; 3.324      ;
; 17.740 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 20.000       ; 1.043      ; 3.324      ;
; 17.740 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 20.000       ; 1.043      ; 3.324      ;
; 17.740 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 20.000       ; 1.043      ; 3.324      ;
; 17.740 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 20.000       ; 1.043      ; 3.324      ;
; 17.740 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; camera_pclk  ; camera_pclk ; 20.000       ; 1.043      ; 3.324      ;
; 17.770 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.074      ; 3.325      ;
; 17.770 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.074      ; 3.325      ;
; 17.770 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.074      ; 3.325      ;
; 17.770 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.074      ; 3.325      ;
; 17.770 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.074      ; 3.325      ;
; 17.770 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; camera_pclk  ; camera_pclk ; 20.000       ; 1.074      ; 3.325      ;
; 17.770 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; camera_pclk  ; camera_pclk ; 20.000       ; 1.074      ; 3.325      ;
; 17.770 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.074      ; 3.325      ;
; 17.770 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 20.000       ; 1.074      ; 3.325      ;
; 17.770 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 20.000       ; 1.074      ; 3.325      ;
; 17.770 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 20.000       ; 1.074      ; 3.325      ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 37.875 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.057     ; 3.735      ;
; 39.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.061     ; 2.538      ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'camera_pclk'                                                                                                                                                                                                                           ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.622 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.316      ; 3.150      ;
; 1.622 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.316      ; 3.150      ;
; 1.622 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.316      ; 3.150      ;
; 1.622 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.316      ; 3.150      ;
; 1.622 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.316      ; 3.150      ;
; 1.622 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; camera_pclk  ; camera_pclk ; 0.000        ; 1.316      ; 3.150      ;
; 1.622 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; camera_pclk  ; camera_pclk ; 0.000        ; 1.316      ; 3.150      ;
; 1.622 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.316      ; 3.150      ;
; 1.622 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.316      ; 3.150      ;
; 1.622 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.316      ; 3.150      ;
; 1.622 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 1.316      ; 3.150      ;
; 1.653 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.284      ; 3.149      ;
; 1.653 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.284      ; 3.149      ;
; 1.653 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.284      ; 3.149      ;
; 1.653 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 0.000        ; 1.284      ; 3.149      ;
; 1.653 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.284      ; 3.149      ;
; 1.668 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 1.269      ; 3.149      ;
; 1.668 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 1.269      ; 3.149      ;
; 1.668 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.269      ; 3.149      ;
; 1.668 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.269      ; 3.149      ;
; 1.668 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.269      ; 3.149      ;
; 1.668 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.269      ; 3.149      ;
; 1.668 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.269      ; 3.149      ;
; 1.668 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.269      ; 3.149      ;
; 1.668 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.269      ; 3.149      ;
; 1.673 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.266      ; 3.151      ;
; 1.673 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.266      ; 3.151      ;
; 1.673 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.266      ; 3.151      ;
; 1.673 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.266      ; 3.151      ;
; 1.673 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.266      ; 3.151      ;
; 1.673 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.266      ; 3.151      ;
; 1.673 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.266      ; 3.151      ;
; 1.673 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.266      ; 3.151      ;
; 1.673 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; camera_pclk  ; camera_pclk ; 0.000        ; 1.265      ; 3.150      ;
; 1.673 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.265      ; 3.150      ;
; 1.673 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.265      ; 3.150      ;
; 1.720 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 1.217      ; 3.149      ;
; 1.720 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.217      ; 3.149      ;
; 1.732 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.205      ; 3.149      ;
; 1.732 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.205      ; 3.149      ;
; 1.734 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.205      ; 3.151      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.743 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.195      ; 3.150      ;
; 1.781 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.154      ; 3.147      ;
; 1.781 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.154      ; 3.147      ;
; 1.781 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.154      ; 3.147      ;
; 1.874 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.063      ; 3.149      ;
; 1.874 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.063      ; 3.149      ;
; 1.874 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.064      ; 3.150      ;
; 1.874 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.064      ; 3.150      ;
; 2.106 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.810      ; 3.128      ;
; 2.115 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.802      ; 3.129      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.028 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 2.343      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
; 3.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.441      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'e_rxc'                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.176 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.147      ; 3.564      ;
; 2.176 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.147      ; 3.564      ;
; 2.176 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.147      ; 3.564      ;
; 2.176 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.147      ; 3.564      ;
; 2.190 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~portb_address_reg0    ; camera_pclk  ; e_rxc       ; 0.000        ; 1.152      ; 3.626      ;
; 2.199 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.710      ; 3.151      ;
; 2.199 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; camera_pclk  ; e_rxc       ; 0.000        ; 0.710      ; 3.151      ;
; 2.212 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.684      ; 3.138      ;
; 2.219 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.676      ; 3.137      ;
; 2.219 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.676      ; 3.137      ;
; 2.219 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.676      ; 3.137      ;
; 2.225 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.100      ; 3.566      ;
; 2.225 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.100      ; 3.566      ;
; 2.225 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.100      ; 3.566      ;
; 2.225 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.100      ; 3.566      ;
; 2.239 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0    ; camera_pclk  ; e_rxc       ; 0.000        ; 1.105      ; 3.628      ;
; 2.240 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.657      ; 3.139      ;
; 2.240 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.657      ; 3.139      ;
; 2.240 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.657      ; 3.139      ;
; 2.240 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.657      ; 3.139      ;
; 2.366 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.530      ; 3.138      ;
; 2.366 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.530      ; 3.138      ;
; 2.416 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.480      ; 3.138      ;
; 2.416 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.480      ; 3.138      ;
; 2.416 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.480      ; 3.138      ;
; 2.416 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.480      ; 3.138      ;
; 2.416 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.480      ; 3.138      ;
; 2.416 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; camera_pclk  ; e_rxc       ; 0.000        ; 0.480      ; 3.138      ;
; 2.416 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.480      ; 3.138      ;
; 2.416 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.480      ; 3.138      ;
; 2.441 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.468      ; 3.151      ;
; 2.493 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.404      ; 3.139      ;
; 2.493 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.404      ; 3.139      ;
; 2.493 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.404      ; 3.139      ;
; 2.493 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.404      ; 3.139      ;
; 2.493 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.404      ; 3.139      ;
; 2.493 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.404      ; 3.139      ;
; 2.493 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.404      ; 3.139      ;
; 2.493 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.404      ; 3.139      ;
; 2.493 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.404      ; 3.139      ;
; 2.507 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.388      ; 3.137      ;
; 2.507 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.388      ; 3.137      ;
; 2.507 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.388      ; 3.137      ;
; 2.507 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.388      ; 3.137      ;
; 2.507 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.388      ; 3.137      ;
; 2.507 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.388      ; 3.137      ;
; 2.507 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 0.000        ; 0.388      ; 3.137      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.378      ; 3.150      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.378      ; 3.150      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.530 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.366      ; 3.138      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 0.000        ; 0.326      ; 3.139      ;
; 2.785 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.111      ; 3.138      ;
; 2.785 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.111      ; 3.138      ;
; 2.785 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.111      ; 3.138      ;
; 2.785 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.111      ; 3.138      ;
; 2.785 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.111      ; 3.138      ;
; 2.785 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.111      ; 3.138      ;
; 2.785 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.111      ; 3.138      ;
; 2.785 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.111      ; 3.138      ;
; 5.084 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.732      ; 2.028      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.126 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; 0.683      ; 2.021      ;
; 5.140 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.866      ; 2.218      ;
; 5.140 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; 0.866      ; 2.218      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'e_gtxc'                              ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock  ; Clock Edge ; Target ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; 3.519 ; 8.000        ; 4.481          ; Port Rate ; e_gtxc ; Rise       ; e_gtxc ;
+-------+--------------+----------------+-----------+--------+------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'e_rxc'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 3.519 ; 8.000        ; 4.481          ; Port Rate        ; e_rxc ; Rise       ; e_gtxc                                                                                                                                     ;
; 3.609 ; 3.829        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                           ;
; 3.609 ; 3.829        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ;
; 3.609 ; 3.829        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ;
; 3.609 ; 3.829        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ;
; 3.625 ; 3.845        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ;
; 3.632 ; 3.852        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ;
; 3.632 ; 3.852        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ;
; 3.632 ; 3.852        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ;
; 3.650 ; 3.870        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ;
; 3.650 ; 3.870        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                   ;
; 3.650 ; 3.870        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ;
; 3.650 ; 3.870        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ;
; 3.664 ; 3.884        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                          ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                           ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                           ;
; 3.670 ; 3.890        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ;
; 3.671 ; 3.891        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                           ;
; 3.675 ; 3.895        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ;
; 3.675 ; 3.895        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[0]                                                                                            ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10]                                                                                           ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                           ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12]                                                                                           ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                           ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14]                                                                                           ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                           ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[1]                                                                                            ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[2]                                                                                            ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[3]                                                                                            ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[4]                                                                                            ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[5]                                                                                            ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]                                                                                            ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]                                                                                            ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]                                                                                            ;
; 3.680 ; 3.868        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                            ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ;
; 3.685 ; 3.905        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;
; 3.685 ; 3.905        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ;
; 3.685 ; 3.905        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ;
; 3.685 ; 3.905        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ;
; 3.685 ; 3.905        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ;
; 3.685 ; 3.905        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ;
; 3.685 ; 3.905        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ;
; 3.685 ; 3.905        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ;
; 3.685 ; 3.905        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ;
; 3.688 ; 3.876        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16]                                                                                           ;
; 3.688 ; 3.876        ; 0.188          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17]                                                                                           ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ;
; 3.696 ; 3.916        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                           ;
; 3.709 ; 3.929        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ;
; 3.709 ; 3.929        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ;
; 3.709 ; 3.929        ; 0.220          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'camera_pclk'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ;
; 9.682 ; 9.902        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ;
; 9.682 ; 9.902        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ;
; 9.682 ; 9.902        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                           ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ;
; 9.685 ; 9.905        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                           ;
; 9.685 ; 9.905        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                           ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                           ;
; 9.727 ; 9.947        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                           ;
; 9.729 ; 9.949        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ;
; 9.729 ; 9.949        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ;
; 9.729 ; 9.949        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ;
; 9.732 ; 9.967        ; 0.235          ; Low Pulse Width  ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 9.732 ; 9.967        ; 0.235          ; Low Pulse Width  ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 9.734 ; 9.969        ; 0.235          ; Low Pulse Width  ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 9.737 ; 9.957        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ;
; 9.737 ; 9.957        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ;
; 9.737 ; 9.957        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ;
; 9.737 ; 9.957        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ;
; 9.737 ; 9.957        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ;
; 9.737 ; 9.957        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ;
; 9.737 ; 9.957        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ;
; 9.737 ; 9.957        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ;
; 9.737 ; 9.957        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ;
; 9.737 ; 9.957        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ;
; 9.737 ; 9.957        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_href_r1                                                                                          ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_href_r2                                                                                          ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[0]                                                                                       ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ;
; 9.738 ; 9.958        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|href_en                                                                                                 ;
; 9.740 ; 9.960        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|fifo_rst                                                                                                ;
; 9.753 ; 9.988        ; 0.235          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 9.756 ; 9.991        ; 0.235          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 9.756 ; 9.991        ; 0.235          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 9.760 ; 9.995        ; 0.235          ; Low Pulse Width  ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 9.760 ; 9.995        ; 0.235          ; Low Pulse Width  ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 9.762 ; 9.997        ; 0.235          ; Low Pulse Width  ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ;
; 9.780 ; 10.015       ; 0.235          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 9.783 ; 10.018       ; 0.235          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 9.783 ; 10.018       ; 0.235          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 9.825 ; 10.013       ; 0.188          ; Low Pulse Width  ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ;
; 9.825 ; 10.013       ; 0.188          ; Low Pulse Width  ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ;
; 9.847 ; 10.035       ; 0.188          ; Low Pulse Width  ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|fifo_rst                                                                                                ;
; 9.850 ; 10.038       ; 0.188          ; Low Pulse Width  ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_href_r1                                                                                          ;
; 9.850 ; 10.038       ; 0.188          ; Low Pulse Width  ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_href_r2                                                                                          ;
; 9.850 ; 10.038       ; 0.188          ; Low Pulse Width  ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[0]                                                                                       ;
; 9.850 ; 10.038       ; 0.188          ; Low Pulse Width  ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ;
; 9.850 ; 10.038       ; 0.188          ; Low Pulse Width  ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ;
; 9.850 ; 10.038       ; 0.188          ; Low Pulse Width  ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ;
+-------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50M'                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.863  ; 9.863        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.863  ; 9.863        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 9.922  ; 9.922        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.076 ; 10.076       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 10.134 ; 10.134       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.134 ; 10.134       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50M ; Rise       ; clk_50M                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------+
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.521 ; 20.741       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.523 ; 20.743       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.526 ; 20.746       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.729 ; 20.917       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.730 ; 20.918       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.730 ; 20.918       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.732 ; 20.920       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.734 ; 20.922       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk               ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk              ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk              ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk              ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk              ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk              ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk              ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk               ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk               ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk               ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[4]|clk               ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[5]|clk               ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[6]|clk               ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[7]|clk               ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[8]|clk               ;
; 20.790 ; 20.790       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[9]|clk               ;
; 20.792 ; 20.792       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k|clk                      ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk            ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk            ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                    ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                   ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                   ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                   ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                   ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                   ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                   ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                    ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                    ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                    ;
; 20.795 ; 20.795       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+
; camera_data[*]  ; camera_pclk ; 2.307 ; 2.662 ; Rise       ; camera_pclk                                          ;
;  camera_data[0] ; camera_pclk ; 2.072 ; 2.461 ; Rise       ; camera_pclk                                          ;
;  camera_data[1] ; camera_pclk ; 1.995 ; 2.382 ; Rise       ; camera_pclk                                          ;
;  camera_data[2] ; camera_pclk ; 1.454 ; 1.787 ; Rise       ; camera_pclk                                          ;
;  camera_data[3] ; camera_pclk ; 1.576 ; 1.927 ; Rise       ; camera_pclk                                          ;
;  camera_data[4] ; camera_pclk ; 2.020 ; 2.380 ; Rise       ; camera_pclk                                          ;
;  camera_data[5] ; camera_pclk ; 2.307 ; 2.662 ; Rise       ; camera_pclk                                          ;
;  camera_data[6] ; camera_pclk ; 2.097 ; 2.493 ; Rise       ; camera_pclk                                          ;
;  camera_data[7] ; camera_pclk ; 2.017 ; 2.401 ; Rise       ; camera_pclk                                          ;
; camera_href     ; camera_pclk ; 5.948 ; 6.125 ; Rise       ; camera_pclk                                          ;
; camera_vsync    ; camera_pclk ; 1.989 ; 2.319 ; Rise       ; camera_pclk                                          ;
; reset_n         ; clk_50M     ; 4.844 ; 5.142 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+
; camera_data[*]  ; camera_pclk ; -0.934 ; -1.253 ; Rise       ; camera_pclk                                          ;
;  camera_data[0] ; camera_pclk ; -1.529 ; -1.902 ; Rise       ; camera_pclk                                          ;
;  camera_data[1] ; camera_pclk ; -1.454 ; -1.825 ; Rise       ; camera_pclk                                          ;
;  camera_data[2] ; camera_pclk ; -0.934 ; -1.253 ; Rise       ; camera_pclk                                          ;
;  camera_data[3] ; camera_pclk ; -1.052 ; -1.388 ; Rise       ; camera_pclk                                          ;
;  camera_data[4] ; camera_pclk ; -1.475 ; -1.821 ; Rise       ; camera_pclk                                          ;
;  camera_data[5] ; camera_pclk ; -1.749 ; -2.090 ; Rise       ; camera_pclk                                          ;
;  camera_data[6] ; camera_pclk ; -1.550 ; -1.929 ; Rise       ; camera_pclk                                          ;
;  camera_data[7] ; camera_pclk ; -1.472 ; -1.841 ; Rise       ; camera_pclk                                          ;
; camera_href     ; camera_pclk ; -3.432 ; -3.722 ; Rise       ; camera_pclk                                          ;
; camera_vsync    ; camera_pclk ; -1.449 ; -1.708 ; Rise       ; camera_pclk                                          ;
; reset_n         ; clk_50M     ; -3.952 ; -4.249 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 5.958 ; 5.737 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 5.958 ; 5.737 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 8.785 ; 8.355 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 6.982 ; 6.795 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 6.979 ; 6.792 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 6.943 ; 6.756 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 7.089 ; 6.902 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 8.785 ; 8.355 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 8.781 ; 8.351 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 7.066 ; 6.879 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 7.056 ; 6.869 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 5.973 ; 5.786 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 8.081 ; 7.855 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 4.544 ; 4.359 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 4.524 ; 4.337 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 3.446 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 9.151 ; 9.052 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 3.207 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 5.773 ; 5.557 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 5.773 ; 5.557 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 6.814 ; 6.627 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 6.853 ; 6.666 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 6.850 ; 6.663 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 6.814 ; 6.627 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 6.955 ; 6.768 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 8.665 ; 8.235 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 8.662 ; 8.232 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 6.933 ; 6.746 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 6.923 ; 6.736 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 5.883 ; 5.696 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 7.801 ; 7.576 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 3.908 ; 3.722 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 3.888 ; 3.701 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 2.865 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 8.329 ; 8.226 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 2.628 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 8.943 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                       ; Synchronization Node                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]         ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]         ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 8.943                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 6.261        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 2.682        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 9.294                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 5.864        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 3.430        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 9.541                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;                        ;              ;                  ; 7.086        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ;                        ;              ;                  ; 2.455        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 9.545                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 6.902        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 2.643        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 9.581                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 6.900        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 2.681        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 9.662                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.083        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 2.579        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 9.774                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.086        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 2.688        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 9.877                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.083        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 2.794        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.139                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.084        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 3.055        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.603                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 6.608        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 3.995        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.866                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 6.902        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 3.964        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.991                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 6.923        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.068        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 34.013                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 18.766       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 15.247       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.018                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 18.767       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 15.251       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.101                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 18.518       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 15.583       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 34.112                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ;                        ;              ;                  ; 18.938       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ;                        ;              ;                  ; 15.174       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.146                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 18.964       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 15.182       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.150                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 18.875       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 15.275       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.207                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 18.770       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 15.437       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.291                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.084       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 15.207       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.392                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.084       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 15.308       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.454                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 18.942       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 15.512       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.591                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 18.738       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 15.853       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.721                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.086       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 15.635       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 75.23 MHz  ; 75.23 MHz       ; e_rxc                                                ;      ;
; 164.42 MHz ; 164.42 MHz      ; camera_pclk                                          ;      ;
; 168.44 MHz ; 168.44 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_gtxc                                               ; -5.916 ; -41.502       ;
; e_rxc                                                ; -5.292 ; -72.834       ;
; camera_pclk                                          ; 13.918 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 35.729 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; e_rxc                                                ; 0.329 ; 0.000         ;
; camera_pclk                                          ; 0.430 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.704 ; 0.000         ;
; e_gtxc                                               ; 9.137 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_rxc                                                ; 0.931  ; 0.000         ;
; camera_pclk                                          ; 17.620 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.068 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; camera_pclk                                          ; 1.392 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.815 ; 0.000         ;
; e_rxc                                                ; 1.931 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_rxc                                                ; 3.463  ; 0.000         ;
; e_gtxc                                               ; 3.519  ; 0.000         ;
; camera_pclk                                          ; 9.524  ; 0.000         ;
; clk_50M                                              ; 9.851  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.530 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'e_gtxc'                                                                                                 ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; -5.916 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; e_txd[4] ; e_rxc        ; e_gtxc      ; 4.000        ; -2.901     ; 4.995      ;
; -5.913 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; e_txd[5] ; e_rxc        ; e_gtxc      ; 4.000        ; -2.888     ; 5.005      ;
; -4.443 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; e_txd[3] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.221     ; 3.202      ;
; -4.420 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; e_txd[6] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.198     ; 3.202      ;
; -4.410 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; e_txd[7] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.198     ; 3.192      ;
; -4.339 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; e_txd[0] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.117     ; 3.202      ;
; -4.335 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; e_txd[1] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.103     ; 3.212      ;
; -4.293 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; e_txd[2] ; e_rxc        ; e_gtxc      ; 4.000        ; -3.091     ; 3.182      ;
; -3.433 ; udp:udp_inst|ipsend:ipsend_inst|txen       ; e_txen   ; e_rxc        ; e_gtxc      ; 4.000        ; -2.231     ; 3.182      ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'e_rxc'                                                                                                                                                ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.292 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 13.638     ;
; -5.169 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 13.515     ;
; -5.164 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 13.510     ;
; -5.103 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 13.449     ;
; -5.045 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 13.391     ;
; -4.933 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 13.279     ;
; -4.810 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 13.156     ;
; -4.805 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 13.151     ;
; -4.744 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 13.090     ;
; -4.710 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 13.056     ;
; -4.686 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 13.032     ;
; -4.637 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.983     ;
; -4.611 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.957     ;
; -4.527 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.873     ;
; -4.516 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.862     ;
; -4.514 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.860     ;
; -4.488 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.834     ;
; -4.483 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.829     ;
; -4.481 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.827     ;
; -4.393 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.739     ;
; -4.360 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.706     ;
; -4.351 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.697     ;
; -4.332 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.678     ;
; -4.308 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.654     ;
; -4.306 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.689     ;
; -4.267 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.650     ;
; -4.221 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.567     ;
; -4.204 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.550     ;
; -4.201 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.550     ;
; -4.168 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.514     ;
; -4.162 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.508     ;
; -4.145 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.491     ;
; -4.135 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][25] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.481     ;
; -4.134 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.480     ;
; -4.122 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.468     ;
; -4.078 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.427     ;
; -4.073 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.422     ;
; -4.049 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.362      ; 12.433     ;
; -4.044 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.427     ;
; -4.025 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.371     ;
; -4.012 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.361     ;
; -4.005 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.388     ;
; -4.001 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.350     ;
; -3.970 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.316     ;
; -3.960 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][3]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.309     ;
; -3.959 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.362      ; 12.343     ;
; -3.954 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.303     ;
; -3.926 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.362      ; 12.310     ;
; -3.921 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.362      ; 12.305     ;
; -3.915 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.298     ;
; -3.910 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][25] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.256     ;
; -3.902 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.248     ;
; -3.878 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.227     ;
; -3.876 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.259     ;
; -3.873 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.222     ;
; -3.869 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][2]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.218     ;
; -3.860 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.362      ; 12.244     ;
; -3.844 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.190     ;
; -3.839 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.222     ;
; -3.837 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][3]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.186     ;
; -3.836 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.362      ; 12.220     ;
; -3.832 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][3]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.181     ;
; -3.832 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.178     ;
; -3.831 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.362      ; 12.215     ;
; -3.812 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.161     ;
; -3.802 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.362      ; 12.186     ;
; -3.800 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.183     ;
; -3.794 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.177     ;
; -3.771 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][3]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.120     ;
; -3.770 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.362      ; 12.154     ;
; -3.755 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.138     ;
; -3.754 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.103     ;
; -3.746 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][2]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.095     ;
; -3.741 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][2]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.090     ;
; -3.713 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][3]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.062     ;
; -3.712 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.362      ; 12.096     ;
; -3.711 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.094     ;
; -3.690 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 12.036     ;
; -3.680 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][2]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 12.029     ;
; -3.672 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.055     ;
; -3.668 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][25] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.051     ;
; -3.629 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][25] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 12.012     ;
; -3.622 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][2]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 11.971     ;
; -3.619 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 11.968     ;
; -3.608 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 11.954     ;
; -3.578 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 11.961     ;
; -3.539 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17] ; e_rxc        ; e_rxc       ; 8.000        ; 0.361      ; 11.922     ;
; -3.507 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 11.853     ;
; -3.505 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][4]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 11.854     ;
; -3.489 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 11.835     ;
; -3.485 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 11.831     ;
; -3.472 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 11.818     ;
; -3.467 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.362      ; 11.851     ;
; -3.461 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 11.807     ;
; -3.449 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][26] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 11.795     ;
; -3.436 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 11.785     ;
; -3.419 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 11.768     ;
; -3.390 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]  ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 11.739     ;
; -3.386 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21] ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11] ; e_rxc        ; e_rxc       ; 8.000        ; 0.324      ; 11.732     ;
; -3.382 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][4]  ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15] ; e_rxc        ; e_rxc       ; 8.000        ; 0.327      ; 11.731     ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.918 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.207      ; 6.348      ;
; 13.919 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.202      ; 6.342      ;
; 13.919 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.202      ; 6.342      ;
; 14.143 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.191      ; 6.107      ;
; 14.144 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 6.101      ;
; 14.144 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 6.101      ;
; 14.307 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.236      ; 5.988      ;
; 14.308 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.982      ;
; 14.308 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.982      ;
; 14.523 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.055     ; 5.444      ;
; 14.532 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.220      ; 5.747      ;
; 14.533 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.215      ; 5.741      ;
; 14.533 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.215      ; 5.741      ;
; 14.550 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.055     ; 5.417      ;
; 14.574 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.161     ; 5.287      ;
; 14.636 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.191      ; 5.614      ;
; 14.637 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 5.608      ;
; 14.637 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 5.608      ;
; 14.702 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.117     ; 5.203      ;
; 14.703 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.207      ; 5.563      ;
; 14.704 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.202      ; 5.557      ;
; 14.704 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.202      ; 5.557      ;
; 14.712 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.292      ; 5.639      ;
; 14.713 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.287      ; 5.633      ;
; 14.713 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.287      ; 5.633      ;
; 14.726 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.292      ; 5.625      ;
; 14.727 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.287      ; 5.619      ;
; 14.727 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.287      ; 5.619      ;
; 14.729 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.117     ; 5.176      ;
; 14.799 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.009     ; 5.214      ;
; 14.800 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.009     ; 5.213      ;
; 14.809 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.201     ; 5.012      ;
; 14.809 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.201     ; 5.012      ;
; 14.809 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.201     ; 5.012      ;
; 14.813 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.163     ; 5.046      ;
; 14.844 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.055     ; 5.123      ;
; 14.936 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.191      ; 5.314      ;
; 14.937 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 5.308      ;
; 14.937 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 5.308      ;
; 14.938 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.151     ; 4.933      ;
; 14.938 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.151     ; 4.933      ;
; 14.954 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.191      ; 5.296      ;
; 14.955 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 5.290      ;
; 14.955 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 5.290      ;
; 14.964 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.085     ; 4.973      ;
; 14.965 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.085     ; 4.972      ;
; 15.003 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.104     ; 4.915      ;
; 15.003 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.104     ; 4.915      ;
; 15.003 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.104     ; 4.915      ;
; 15.003 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.104     ; 4.915      ;
; 15.003 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.104     ; 4.915      ;
; 15.003 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.104     ; 4.915      ;
; 15.003 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.104     ; 4.915      ;
; 15.003 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.104     ; 4.915      ;
; 15.003 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.104     ; 4.915      ;
; 15.005 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.166     ; 4.851      ;
; 15.023 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.117     ; 4.882      ;
; 15.025 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.220      ; 5.254      ;
; 15.026 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.215      ; 5.248      ;
; 15.026 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.215      ; 5.248      ;
; 15.036 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.055     ; 4.931      ;
; 15.048 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.203     ; 4.771      ;
; 15.048 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.203     ; 4.771      ;
; 15.048 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.203     ; 4.771      ;
; 15.091 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.055     ; 4.876      ;
; 15.092 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.236      ; 5.203      ;
; 15.093 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.197      ;
; 15.093 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.231      ; 5.197      ;
; 15.101 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.321      ; 5.279      ;
; 15.102 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.316      ; 5.273      ;
; 15.102 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.316      ; 5.273      ;
; 15.115 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.321      ; 5.265      ;
; 15.116 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.316      ; 5.259      ;
; 15.116 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.316      ; 5.259      ;
; 15.180 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.191      ; 5.070      ;
; 15.181 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 5.064      ;
; 15.181 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 5.064      ;
; 15.193 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.137     ; 4.692      ;
; 15.193 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.137     ; 4.692      ;
; 15.195 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.117     ; 4.710      ;
; 15.215 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.117     ; 4.690      ;
; 15.222 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.117     ; 4.683      ;
; 15.222 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.009     ; 4.791      ;
; 15.251 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.191      ; 4.999      ;
; 15.252 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 4.993      ;
; 15.252 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 4.993      ;
; 15.260 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.152     ; 4.610      ;
; 15.263 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 20.000       ; -0.049     ; 4.710      ;
; 15.263 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.049     ; 4.710      ;
; 15.263 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.049     ; 4.710      ;
; 15.270 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.117     ; 4.635      ;
; 15.271 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.016     ; 4.735      ;
; 15.285 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.016     ; 4.721      ;
; 15.296 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.052     ; 4.674      ;
; 15.296 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.052     ; 4.674      ;
; 15.296 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.052     ; 4.674      ;
; 15.296 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.052     ; 4.674      ;
; 15.296 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.052     ; 4.674      ;
; 15.296 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.052     ; 4.674      ;
; 15.296 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.052     ; 4.674      ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.729 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.075     ; 5.864      ;
; 35.757 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.075     ; 5.836      ;
; 35.928 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.075     ; 5.665      ;
; 35.996 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.075     ; 5.597      ;
; 36.033 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.075     ; 5.560      ;
; 36.060 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.075     ; 5.533      ;
; 36.340 ; reg_config:reg_config_inst|clock_20k_cnt[5] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.075     ; 5.253      ;
; 36.404 ; reg_config:reg_config_inst|clock_20k        ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 5.190      ;
; 36.433 ; reg_config:reg_config_inst|clock_20k_cnt[4] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.075     ; 5.160      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.642 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.952      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.694 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.900      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.914 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.680      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 36.918 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.676      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.019 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.575      ;
; 37.020 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.574      ;
; 37.020 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.574      ;
; 37.020 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.574      ;
; 37.020 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.574      ;
; 37.020 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.574      ;
; 37.020 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.574      ;
; 37.020 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.574      ;
; 37.020 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.574      ;
; 37.020 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.574      ;
; 37.020 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.574      ;
; 37.020 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.074     ; 4.574      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'e_rxc'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.329 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.606      ; 1.130      ;
; 0.349 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.452      ; 0.996      ;
; 0.352 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.452      ; 0.999      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|txen~_Duplicate_1                                                                                          ; udp:udp_inst|ipsend:ipsend_inst|txen~_Duplicate_1                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.669      ;
; 0.491 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.053      ; 0.739      ;
; 0.493 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.452      ; 1.140      ;
; 0.493 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.452      ; 1.140      ;
; 0.494 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.738      ;
; 0.496 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; e_rxc        ; e_rxc       ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.740      ;
; 0.506 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.751      ;
; 0.518 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~portb_address_reg0    ; e_rxc        ; e_rxc       ; 0.000        ; 1.046      ; 1.794      ;
; 0.524 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.769      ;
; 0.545 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.175      ; 0.915      ;
; 0.565 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.452      ; 1.212      ;
; 0.579 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.452      ; 1.226      ;
; 0.596 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.452      ; 1.243      ;
; 0.602 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.452      ; 1.249      ;
; 0.602 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.847      ;
; 0.607 ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.853      ;
; 0.611 ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.856      ;
; 0.621 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.080      ; 0.896      ;
; 0.621 ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.867      ;
; 0.621 ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.867      ;
; 0.622 ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.868      ;
; 0.622 ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.868      ;
; 0.622 ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.868      ;
; 0.622 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.866      ;
; 0.623 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.047      ; 0.865      ;
; 0.623 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; e_rxc        ; e_rxc       ; 0.000        ; 0.049      ; 0.867      ;
; 0.629 ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.875      ;
; 0.632 ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.878      ;
; 0.635 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; -0.070     ; 0.760      ;
; 0.648 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.278      ; 1.121      ;
; 0.651 ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.897      ;
; 0.673 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.437      ; 1.305      ;
; 0.673 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.437      ; 1.305      ;
; 0.674 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.424      ; 1.293      ;
; 0.710 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.955      ;
; 0.716 ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.962      ;
; 0.717 ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.963      ;
; 0.718 ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.964      ;
; 0.719 ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.965      ;
; 0.719 ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.050      ; 0.964      ;
; 0.723 ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.960      ;
; 0.730 ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.976      ;
; 0.730 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.053      ; 0.978      ;
; 0.730 ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.967      ;
; 0.733 ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.979      ;
; 0.734 ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.980      ;
; 0.735 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.672      ; 1.602      ;
; 0.736 ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.982      ;
; 0.736 ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.982      ;
; 0.736 ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.982      ;
; 0.736 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.973      ;
; 0.736 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.973      ;
; 0.736 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.973      ;
; 0.736 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[3]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[3]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.973      ;
; 0.736 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[5]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[5]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.973      ;
; 0.736 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.973      ;
; 0.737 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.974      ;
; 0.737 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.974      ;
; 0.737 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.974      ;
; 0.738 ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.984      ;
; 0.738 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.975      ;
; 0.738 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.975      ;
; 0.738 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.975      ;
; 0.738 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.975      ;
; 0.739 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.976      ;
; 0.739 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.976      ;
; 0.739 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.976      ;
; 0.739 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.976      ;
; 0.740 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[1]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[1]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.977      ;
; 0.741 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.978      ;
; 0.741 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[2]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[2]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.978      ;
; 0.742 ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.051      ; 0.988      ;
; 0.742 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.979      ;
; 0.742 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[10]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[10]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.979      ;
; 0.742 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[12]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.042      ; 0.979      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.449 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.117      ; 0.761      ;
; 0.461 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.117      ; 0.773      ;
; 0.461 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.103      ; 0.759      ;
; 0.463 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.117      ; 0.775      ;
; 0.472 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.214      ; 0.881      ;
; 0.474 ; camera_capture:camera_capture_inst|camera_href_r2                                                                                          ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.719      ;
; 0.487 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.214      ; 0.896      ;
; 0.490 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 0.737      ;
; 0.493 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.214      ; 0.902      ;
; 0.493 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.738      ;
; 0.581 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.185      ; 0.961      ;
; 0.585 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.185      ; 0.965      ;
; 0.598 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.103      ; 0.896      ;
; 0.616 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.152      ; 0.963      ;
; 0.629 ; camera_capture:camera_capture_inst|camera_href_r1                                                                                          ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.874      ;
; 0.632 ; camera_capture:camera_capture_inst|camera_href_r1                                                                                          ; camera_capture:camera_capture_inst|camera_href_r2                                                                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.877      ;
; 0.666 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.103      ; 0.964      ;
; 0.668 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.913      ;
; 0.682 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.117      ; 0.994      ;
; 0.683 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.117      ; 0.995      ;
; 0.687 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.214      ; 1.096      ;
; 0.690 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.214      ; 1.099      ;
; 0.691 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.214      ; 1.100      ;
; 0.711 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.214      ; 1.120      ;
; 0.730 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.009      ; 0.934      ;
; 0.736 ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.136      ; 1.067      ;
; 0.737 ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.976      ;
; 0.738 ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.977      ;
; 0.739 ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.978      ;
; 0.741 ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.980      ;
; 0.741 ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.980      ;
; 0.755 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.999      ;
; 0.759 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 1.005      ;
; 0.783 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.163      ; 1.141      ;
; 0.783 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.085      ; 1.063      ;
; 0.784 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.163      ; 1.142      ;
; 0.794 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.116      ; 1.105      ;
; 0.796 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.085      ; 1.076      ;
; 0.806 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.085      ; 1.086      ;
; 0.820 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.064      ;
; 0.820 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.116      ; 1.131      ;
; 0.820 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.117      ; 1.132      ;
; 0.839 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.548      ; 1.617      ;
; 0.844 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.117      ; 1.156      ;
; 0.858 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.077      ; 1.130      ;
; 0.859 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.085      ; 1.139      ;
; 0.861 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.108      ; 1.164      ;
; 0.865 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.108      ; 1.168      ;
; 0.878 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.214      ; 1.287      ;
; 0.894 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.128      ; 1.217      ;
; 0.896 ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 1.135      ;
; 0.899 ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 1.138      ;
; 0.925 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.068      ; 1.188      ;
; 0.930 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.055      ; 1.180      ;
; 0.932 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.041      ; 1.168      ;
; 0.934 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.214      ; 1.343      ;
; 0.940 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 1.160      ;
; 0.943 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.005      ; 1.143      ;
; 0.951 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.185      ; 1.331      ;
; 0.987 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.135      ; 1.317      ;
; 0.996 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 1.242      ;
; 0.996 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.481      ; 1.707      ;
; 0.997 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 1.243      ;
; 1.005 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.481      ; 1.716      ;
; 1.019 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.116      ; 1.330      ;
; 1.020 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.016      ; 1.231      ;
; 1.033 ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.278      ;
; 1.044 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.128      ; 1.367      ;
; 1.046 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.481      ; 1.757      ;
; 1.049 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.294      ;
; 1.049 ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.294      ;
; 1.050 ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.295      ;
; 1.052 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.071      ; 1.318      ;
; 1.053 ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.298      ;
; 1.053 ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.298      ;
; 1.054 ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.299      ;
; 1.056 ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.301      ;
; 1.056 ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.301      ;
; 1.064 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.309      ;
; 1.065 ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.310      ;
; 1.069 ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.314      ;
; 1.069 ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.314      ;
; 1.081 ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_capture:camera_capture_inst|camera_v_count[0]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.326      ;
; 1.115 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 1.368      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.704 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.711 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.980      ;
; 0.712 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.732 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.001      ;
; 0.733 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.001      ;
; 1.025 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.298      ;
; 1.029 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.298      ;
; 1.030 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.300      ;
; 1.031 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.300      ;
; 1.032 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.040 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.309      ;
; 1.041 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.311      ;
; 1.043 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.312      ;
; 1.043 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.314      ;
; 1.046 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.335      ;
; 1.119 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.388      ;
; 1.120 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.388      ;
; 1.120 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.389      ;
; 1.121 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.389      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'e_gtxc'                                                                                                  ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 9.137  ; udp:udp_inst|ipsend:ipsend_inst|txen       ; e_txen   ; e_rxc        ; e_gtxc      ; -4.000       ; -2.168     ; 2.989      ;
; 9.962  ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; e_txd[2] ; e_rxc        ; e_gtxc      ; -4.000       ; -2.993     ; 2.989      ;
; 10.004 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; e_txd[1] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.005     ; 3.019      ;
; 10.008 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; e_txd[0] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.019     ; 3.009      ;
; 10.075 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; e_txd[7] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.096     ; 2.999      ;
; 10.085 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; e_txd[6] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.096     ; 3.009      ;
; 10.108 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; e_txd[3] ; e_rxc        ; e_gtxc      ; -4.000       ; -3.119     ; 3.009      ;
; 11.301 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; e_txd[5] ; e_rxc        ; e_gtxc      ; -4.000       ; -2.799     ; 4.522      ;
; 11.304 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; e_txd[4] ; e_rxc        ; e_gtxc      ; -4.000       ; -2.812     ; 4.512      ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'e_rxc'                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.086     ; 2.975      ;
; 0.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.086     ; 2.975      ;
; 0.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.086     ; 2.975      ;
; 0.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.086     ; 2.975      ;
; 0.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.086     ; 2.975      ;
; 0.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 4.000        ; -0.086     ; 2.975      ;
; 0.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 4.000        ; -0.086     ; 2.975      ;
; 0.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 4.000        ; -0.086     ; 2.975      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.130 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 2.976      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.164      ; 2.987      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.164      ; 2.987      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.169 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.151      ; 2.974      ;
; 1.190 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.172      ; 2.974      ;
; 1.190 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.172      ; 2.974      ;
; 1.190 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.172      ; 2.974      ;
; 1.190 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.172      ; 2.974      ;
; 1.190 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.172      ; 2.974      ;
; 1.190 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.172      ; 2.974      ;
; 1.190 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 4.000        ; 0.172      ; 2.974      ;
; 1.217 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.201      ; 2.976      ;
; 1.217 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.201      ; 2.976      ;
; 1.217 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.201      ; 2.976      ;
; 1.217 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.201      ; 2.976      ;
; 1.217 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.201      ; 2.976      ;
; 1.217 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.201      ; 2.976      ;
; 1.217 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.201      ; 2.976      ;
; 1.217 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.201      ; 2.976      ;
; 1.217 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.201      ; 2.976      ;
; 1.235 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.797      ; 3.476      ;
; 1.235 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.797      ; 3.476      ;
; 1.235 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.797      ; 3.476      ;
; 1.235 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.797      ; 3.476      ;
; 1.244 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.241      ; 2.989      ;
; 1.277 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.260      ; 2.975      ;
; 1.277 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.260      ; 2.975      ;
; 1.277 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.260      ; 2.975      ;
; 1.277 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.260      ; 2.975      ;
; 1.277 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.260      ; 2.975      ;
; 1.277 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; camera_pclk  ; e_rxc       ; 4.000        ; 0.260      ; 2.975      ;
; 1.277 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.260      ; 2.975      ;
; 1.277 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.260      ; 2.975      ;
; 1.285 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.844      ; 3.473      ;
; 1.285 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.844      ; 3.473      ;
; 1.285 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.844      ; 3.473      ;
; 1.285 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.844      ; 3.473      ;
; 1.327 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.310      ; 2.975      ;
; 1.327 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.310      ; 2.975      ;
; 1.340 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0    ; camera_pclk  ; e_rxc       ; 4.000        ; 0.803      ; 3.492      ;
; 1.389 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~portb_address_reg0    ; camera_pclk  ; e_rxc       ; 4.000        ; 0.850      ; 3.490      ;
; 1.442 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.426      ; 2.976      ;
; 1.442 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.426      ; 2.976      ;
; 1.442 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.426      ; 2.976      ;
; 1.442 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.426      ; 2.976      ;
; 1.456 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.438      ; 2.974      ;
; 1.456 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.438      ; 2.974      ;
; 1.456 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.438      ; 2.974      ;
; 1.484 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.480      ; 2.988      ;
; 1.484 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; camera_pclk  ; e_rxc       ; 4.000        ; 0.480      ; 2.988      ;
; 1.489 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.472      ; 2.975      ;
; 1.867 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.160      ; 2.315      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.397 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.383      ; 2.008      ;
; 2.559 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; 0.748      ; 2.211      ;
; 2.559 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; 0.748      ; 2.211      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'camera_pclk'                                                                                                                                                                                                                            ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.620 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.563      ; 2.965      ;
; 17.638 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.579      ; 2.963      ;
; 17.824 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.790      ; 2.988      ;
; 17.824 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.790      ; 2.988      ;
; 17.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.808      ; 2.986      ;
; 17.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.808      ; 2.986      ;
; 17.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.894      ; 2.985      ;
; 17.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.894      ; 2.985      ;
; 17.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.894      ; 2.985      ;
; 17.965 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.929      ; 2.986      ;
; 17.965 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.929      ; 2.986      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.969 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.934      ; 2.987      ;
; 17.972 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.939      ; 2.989      ;
; 17.980 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.944      ; 2.986      ;
; 17.980 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.944      ; 2.986      ;
; 18.010 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; camera_pclk  ; camera_pclk ; 20.000       ; 0.975      ; 2.987      ;
; 18.010 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.975      ; 2.987      ;
; 18.010 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.975      ; 2.987      ;
; 18.024 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.990      ; 2.988      ;
; 18.024 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.990      ; 2.988      ;
; 18.024 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.990      ; 2.988      ;
; 18.024 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.990      ; 2.988      ;
; 18.024 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.990      ; 2.988      ;
; 18.024 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.990      ; 2.988      ;
; 18.024 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.990      ; 2.988      ;
; 18.024 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.990      ; 2.988      ;
; 18.026 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.991      ; 2.987      ;
; 18.026 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.991      ; 2.987      ;
; 18.026 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.991      ; 2.987      ;
; 18.026 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.991      ; 2.987      ;
; 18.026 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.991      ; 2.987      ;
; 18.026 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.991      ; 2.987      ;
; 18.026 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.991      ; 2.987      ;
; 18.026 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.991      ; 2.987      ;
; 18.026 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.991      ; 2.987      ;
; 18.029 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.994      ; 2.987      ;
; 18.029 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.994      ; 2.987      ;
; 18.029 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.994      ; 2.987      ;
; 18.029 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 20.000       ; 0.994      ; 2.987      ;
; 18.029 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.994      ; 2.987      ;
; 18.061 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.026      ; 2.987      ;
; 18.061 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.026      ; 2.987      ;
; 18.061 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.026      ; 2.987      ;
; 18.061 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.026      ; 2.987      ;
; 18.061 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.026      ; 2.987      ;
; 18.061 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; camera_pclk  ; camera_pclk ; 20.000       ; 1.026      ; 2.987      ;
; 18.061 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; camera_pclk  ; camera_pclk ; 20.000       ; 1.026      ; 2.987      ;
; 18.061 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; camera_pclk  ; camera_pclk ; 20.000       ; 1.026      ; 2.987      ;
; 18.061 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 20.000       ; 1.026      ; 2.987      ;
; 18.061 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 20.000       ; 1.026      ; 2.987      ;
; 18.061 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 20.000       ; 1.026      ; 2.987      ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 38.068 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.052     ; 3.548      ;
; 39.228 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.053     ; 2.387      ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'camera_pclk'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.392 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.253      ; 2.840      ;
; 1.392 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.253      ; 2.840      ;
; 1.392 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.253      ; 2.840      ;
; 1.392 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.253      ; 2.840      ;
; 1.392 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.253      ; 2.840      ;
; 1.392 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; camera_pclk  ; camera_pclk ; 0.000        ; 1.253      ; 2.840      ;
; 1.392 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; camera_pclk  ; camera_pclk ; 0.000        ; 1.253      ; 2.840      ;
; 1.392 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.253      ; 2.840      ;
; 1.392 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.253      ; 2.840      ;
; 1.392 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.253      ; 2.840      ;
; 1.392 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 1.253      ; 2.840      ;
; 1.425 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.219      ; 2.839      ;
; 1.425 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.219      ; 2.839      ;
; 1.425 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.219      ; 2.839      ;
; 1.425 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 0.000        ; 1.219      ; 2.839      ;
; 1.425 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.219      ; 2.839      ;
; 1.428 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 1.216      ; 2.839      ;
; 1.428 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 1.216      ; 2.839      ;
; 1.428 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.216      ; 2.839      ;
; 1.428 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.216      ; 2.839      ;
; 1.428 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.216      ; 2.839      ;
; 1.428 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.216      ; 2.839      ;
; 1.428 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.216      ; 2.839      ;
; 1.428 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.216      ; 2.839      ;
; 1.428 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.216      ; 2.839      ;
; 1.431 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.215      ; 2.841      ;
; 1.431 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.215      ; 2.841      ;
; 1.431 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.215      ; 2.841      ;
; 1.431 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.215      ; 2.841      ;
; 1.431 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.215      ; 2.841      ;
; 1.431 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.215      ; 2.841      ;
; 1.431 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.215      ; 2.841      ;
; 1.431 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.215      ; 2.841      ;
; 1.445 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; camera_pclk  ; camera_pclk ; 0.000        ; 1.200      ; 2.840      ;
; 1.445 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.200      ; 2.840      ;
; 1.445 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.200      ; 2.840      ;
; 1.475 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 1.167      ; 2.837      ;
; 1.475 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.167      ; 2.837      ;
; 1.485 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.161      ; 2.841      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.488 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.157      ; 2.840      ;
; 1.491 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.151      ; 2.837      ;
; 1.491 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; camera_pclk  ; camera_pclk ; 0.000        ; 1.151      ; 2.837      ;
; 1.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.115      ; 2.838      ;
; 1.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.115      ; 2.838      ;
; 1.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 1.115      ; 2.838      ;
; 1.618 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.026      ; 2.839      ;
; 1.618 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 1.026      ; 2.839      ;
; 1.639 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.007      ; 2.841      ;
; 1.639 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; camera_pclk  ; camera_pclk ; 0.000        ; 1.007      ; 2.841      ;
; 1.841 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.787      ; 2.823      ;
; 1.860 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.770      ; 2.825      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.815 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.104      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
; 2.792 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.082      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'e_rxc'                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.685      ; 2.841      ;
; 1.931 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; camera_pclk  ; e_rxc       ; 0.000        ; 0.685      ; 2.841      ;
; 1.933 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.676      ; 2.834      ;
; 1.950 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.043      ; 3.213      ;
; 1.950 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.043      ; 3.213      ;
; 1.950 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.043      ; 3.213      ;
; 1.950 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 1.043      ; 3.213      ;
; 1.963 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~portb_address_reg0    ; camera_pclk  ; e_rxc       ; 0.000        ; 1.050      ; 3.273      ;
; 1.967 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.641      ; 2.833      ;
; 1.967 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.641      ; 2.833      ;
; 1.967 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.641      ; 2.833      ;
; 1.982 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.628      ; 2.835      ;
; 1.982 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.628      ; 2.835      ;
; 1.982 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.628      ; 2.835      ;
; 1.982 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.628      ; 2.835      ;
; 2.000 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.995      ; 3.215      ;
; 2.000 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.995      ; 3.215      ;
; 2.000 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.995      ; 3.215      ;
; 2.000 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.995      ; 3.215      ;
; 2.013 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0    ; camera_pclk  ; e_rxc       ; 0.000        ; 1.002      ; 3.275      ;
; 2.102 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.507      ; 2.834      ;
; 2.102 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.507      ; 2.834      ;
; 2.154 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.456      ; 2.835      ;
; 2.154 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.456      ; 2.835      ;
; 2.154 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.456      ; 2.835      ;
; 2.154 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.456      ; 2.835      ;
; 2.154 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.456      ; 2.835      ;
; 2.154 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; camera_pclk  ; e_rxc       ; 0.000        ; 0.456      ; 2.835      ;
; 2.154 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.456      ; 2.835      ;
; 2.154 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.456      ; 2.835      ;
; 2.181 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.436      ; 2.842      ;
; 2.216 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.394      ; 2.835      ;
; 2.216 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.394      ; 2.835      ;
; 2.216 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.394      ; 2.835      ;
; 2.216 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.394      ; 2.835      ;
; 2.216 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.394      ; 2.835      ;
; 2.216 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.394      ; 2.835      ;
; 2.216 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.394      ; 2.835      ;
; 2.216 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.394      ; 2.835      ;
; 2.216 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.394      ; 2.835      ;
; 2.244 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.364      ; 2.833      ;
; 2.244 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.364      ; 2.833      ;
; 2.244 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.364      ; 2.833      ;
; 2.244 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.364      ; 2.833      ;
; 2.244 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.364      ; 2.833      ;
; 2.244 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.364      ; 2.833      ;
; 2.244 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 0.000        ; 0.364      ; 2.833      ;
; 2.259 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.356      ; 2.840      ;
; 2.259 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.356      ; 2.840      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.266 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.342      ; 2.833      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.307 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 0.000        ; 0.303      ; 2.835      ;
; 2.515 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.095      ; 2.835      ;
; 2.515 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.095      ; 2.835      ;
; 2.515 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.095      ; 2.835      ;
; 2.515 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.095      ; 2.835      ;
; 2.515 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.095      ; 2.835      ;
; 2.515 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.095      ; 2.835      ;
; 2.515 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.095      ; 2.835      ;
; 2.515 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.095      ; 2.835      ;
; 4.849 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.800      ; 1.844      ;
; 4.866 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.936      ; 1.997      ;
; 4.866 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; 0.936      ; 1.997      ;
; 4.866 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.936      ; 1.997      ;
; 4.866 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; 0.936      ; 1.997      ;
; 4.898 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; 0.751      ; 1.844      ;
; 4.898 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.751      ; 1.844      ;
; 4.898 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.751      ; 1.844      ;
; 4.898 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; 0.751      ; 1.844      ;
; 4.898 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.751      ; 1.844      ;
; 4.898 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.751      ; 1.844      ;
; 4.898 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.751      ; 1.844      ;
; 4.898 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.751      ; 1.844      ;
; 4.898 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.751      ; 1.844      ;
; 4.898 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.751      ; 1.844      ;
; 4.898 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; 0.751      ; 1.844      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'e_rxc'                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 3.463 ; 3.679        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                           ;
; 3.463 ; 3.679        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ;
; 3.463 ; 3.679        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ;
; 3.463 ; 3.679        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ;
; 3.488 ; 3.704        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ;
; 3.519 ; 8.000        ; 4.481          ; Port Rate        ; e_rxc ; Rise       ; e_gtxc                                                                                                                                     ;
; 3.523 ; 3.739        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ;
; 3.523 ; 3.739        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ;
; 3.523 ; 3.739        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ;
; 3.533 ; 3.749        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ;
; 3.533 ; 3.749        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                   ;
; 3.533 ; 3.749        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ;
; 3.533 ; 3.749        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[0]                                                                                            ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10]                                                                                           ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                           ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12]                                                                                           ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                           ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14]                                                                                           ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                           ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[1]                                                                                            ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[2]                                                                                            ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[3]                                                                                            ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[4]                                                                                            ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[5]                                                                                            ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]                                                                                            ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]                                                                                            ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]                                                                                            ;
; 3.533 ; 3.717        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                            ;
; 3.535 ; 3.719        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16]                                                                                           ;
; 3.535 ; 3.719        ; 0.184          ; Low Pulse Width  ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17]                                                                                           ;
; 3.541 ; 3.757        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                          ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ;
; 3.546 ; 3.762        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                           ;
; 3.547 ; 3.763        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ;
; 3.547 ; 3.763        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                           ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                           ;
; 3.548 ; 3.764        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ;
; 3.576 ; 3.792        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;
; 3.576 ; 3.792        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ;
; 3.576 ; 3.792        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ;
; 3.576 ; 3.792        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ;
; 3.576 ; 3.792        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ;
; 3.576 ; 3.792        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ;
; 3.576 ; 3.792        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ;
; 3.576 ; 3.792        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ;
; 3.576 ; 3.792        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ;
; 3.590 ; 3.806        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ;
; 3.607 ; 3.823        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ;
; 3.611 ; 3.827        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                           ;
; 3.616 ; 3.832        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ;
; 3.616 ; 3.832        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ;
; 3.618 ; 3.834        ; 0.216          ; High Pulse Width ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'e_gtxc'                               ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock  ; Clock Edge ; Target ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; 3.519 ; 8.000        ; 4.481          ; Port Rate ; e_gtxc ; Rise       ; e_gtxc ;
+-------+--------------+----------------+-----------+--------+------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'camera_pclk'                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 9.524 ; 9.740        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ;
; 9.524 ; 9.740        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ;
; 9.524 ; 9.740        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ;
; 9.524 ; 9.740        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ;
; 9.524 ; 9.740        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ;
; 9.524 ; 9.740        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ;
; 9.524 ; 9.740        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ;
; 9.524 ; 9.740        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ;
; 9.524 ; 9.740        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ;
; 9.528 ; 9.744        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ;
; 9.528 ; 9.744        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ;
; 9.528 ; 9.744        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ;
; 9.528 ; 9.744        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ;
; 9.528 ; 9.744        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                           ;
; 9.528 ; 9.744        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ;
; 9.528 ; 9.744        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ;
; 9.528 ; 9.744        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ;
; 9.528 ; 9.744        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ;
; 9.529 ; 9.745        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ;
; 9.529 ; 9.745        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ;
; 9.533 ; 9.749        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                           ;
; 9.533 ; 9.749        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                           ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;
; 9.538 ; 9.754        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ;
; 9.540 ; 9.756        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ;
; 9.540 ; 9.756        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ;
; 9.540 ; 9.756        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ;
; 9.542 ; 9.758        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ;
; 9.542 ; 9.758        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ;
; 9.576 ; 9.792        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                           ;
; 9.587 ; 9.803        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ;
; 9.587 ; 9.803        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ;
; 9.587 ; 9.803        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ;
; 9.589 ; 9.805        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                           ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ;
; 9.661 ; 9.891        ; 0.230          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_href_r1                                                                                          ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_href_r2                                                                                          ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[0]                                                                                       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|href_en                                                                                                 ;
; 9.662 ; 9.892        ; 0.230          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 9.662 ; 9.892        ; 0.230          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 9.662 ; 9.892        ; 0.230          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 9.663 ; 9.879        ; 0.216          ; High Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|fifo_rst                                                                                                ;
; 9.663 ; 9.893        ; 0.230          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 9.663 ; 9.893        ; 0.230          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 9.794 ; 9.794        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0|clk                                                                   ;
; 9.794 ; 9.794        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]|clk                                                             ;
; 9.794 ; 9.794        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]|clk                                                             ;
; 9.794 ; 9.794        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g[2]|clk                                                                             ;
; 9.794 ; 9.794        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g[4]|clk                                                                             ;
; 9.794 ; 9.794        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g[5]|clk                                                                             ;
; 9.794 ; 9.794        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g[6]|clk                                                                             ;
; 9.794 ; 9.794        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g[8]|clk                                                                             ;
; 9.794 ; 9.794        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g[9]|clk                                                                             ;
; 9.798 ; 9.798        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]|clk                                                                     ;
; 9.798 ; 9.798        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]|clk                                                                     ;
; 9.798 ; 9.798        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]|clk                                                                     ;
; 9.798 ; 9.798        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]|clk                                                                     ;
; 9.798 ; 9.798        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]|clk                                                                     ;
; 9.798 ; 9.798        ; 0.000          ; High Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]|clk                                                           ;
+-------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50M'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 9.927  ; 9.927        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.072 ; 10.072       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50M ; Rise       ; clk_50M                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------+
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.530 ; 20.746       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.531 ; 20.747       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.731 ; 20.915       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.732 ; 20.916       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.733 ; 20.917       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk            ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk            ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                    ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                   ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                   ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                   ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                   ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                   ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                   ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                    ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                    ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                    ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                    ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[5]|clk                    ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[6]|clk                    ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[7]|clk                    ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[8]|clk                    ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[9]|clk                    ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk               ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk              ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk              ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk              ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk              ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk              ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk              ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk               ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk               ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk               ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[4]|clk               ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[5]|clk               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+
; camera_data[*]  ; camera_pclk ; 2.035 ; 2.136 ; Rise       ; camera_pclk                                          ;
;  camera_data[0] ; camera_pclk ; 1.798 ; 1.950 ; Rise       ; camera_pclk                                          ;
;  camera_data[1] ; camera_pclk ; 1.722 ; 1.883 ; Rise       ; camera_pclk                                          ;
;  camera_data[2] ; camera_pclk ; 1.202 ; 1.340 ; Rise       ; camera_pclk                                          ;
;  camera_data[3] ; camera_pclk ; 1.317 ; 1.466 ; Rise       ; camera_pclk                                          ;
;  camera_data[4] ; camera_pclk ; 1.764 ; 1.895 ; Rise       ; camera_pclk                                          ;
;  camera_data[5] ; camera_pclk ; 2.035 ; 2.136 ; Rise       ; camera_pclk                                          ;
;  camera_data[6] ; camera_pclk ; 1.827 ; 1.996 ; Rise       ; camera_pclk                                          ;
;  camera_data[7] ; camera_pclk ; 1.758 ; 1.913 ; Rise       ; camera_pclk                                          ;
; camera_href     ; camera_pclk ; 5.448 ; 5.211 ; Rise       ; camera_pclk                                          ;
; camera_vsync    ; camera_pclk ; 1.651 ; 1.888 ; Rise       ; camera_pclk                                          ;
; reset_n         ; clk_50M     ; 4.222 ; 4.387 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+
; camera_data[*]  ; camera_pclk ; -0.726 ; -0.858 ; Rise       ; camera_pclk                                          ;
;  camera_data[0] ; camera_pclk ; -1.299 ; -1.445 ; Rise       ; camera_pclk                                          ;
;  camera_data[1] ; camera_pclk ; -1.226 ; -1.380 ; Rise       ; camera_pclk                                          ;
;  camera_data[2] ; camera_pclk ; -0.726 ; -0.858 ; Rise       ; camera_pclk                                          ;
;  camera_data[3] ; camera_pclk ; -0.837 ; -0.980 ; Rise       ; camera_pclk                                          ;
;  camera_data[4] ; camera_pclk ; -1.265 ; -1.390 ; Rise       ; camera_pclk                                          ;
;  camera_data[5] ; camera_pclk ; -1.524 ; -1.620 ; Rise       ; camera_pclk                                          ;
;  camera_data[6] ; camera_pclk ; -1.325 ; -1.488 ; Rise       ; camera_pclk                                          ;
;  camera_data[7] ; camera_pclk ; -1.259 ; -1.408 ; Rise       ; camera_pclk                                          ;
; camera_href     ; camera_pclk ; -3.098 ; -3.108 ; Rise       ; camera_pclk                                          ;
; camera_vsync    ; camera_pclk ; -1.169 ; -1.307 ; Rise       ; camera_pclk                                          ;
; reset_n         ; clk_50M     ; -3.433 ; -3.601 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 5.523 ; 5.197 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 5.523 ; 5.197 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 7.896 ; 7.433 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 6.319 ; 6.146 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 6.315 ; 6.142 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 6.273 ; 6.100 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 6.423 ; 6.250 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 7.896 ; 7.433 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 7.893 ; 7.430 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 6.400 ; 6.227 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 6.390 ; 6.217 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 5.413 ; 5.240 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 7.430 ; 7.094 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 4.258 ; 4.048 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 4.239 ; 4.029 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 3.240 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 8.568 ; 8.473 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 2.995 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 5.333 ; 5.016 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 5.333 ; 5.016 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 6.156 ; 5.982 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 6.202 ; 6.028 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 6.198 ; 6.024 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 6.156 ; 5.982 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 6.302 ; 6.128 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 7.788 ; 7.324 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 7.785 ; 7.321 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 6.279 ; 6.105 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 6.269 ; 6.095 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 5.331 ; 5.157 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 7.156 ; 6.827 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 3.680 ; 3.471 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 3.661 ; 3.452 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 2.712 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 7.816 ; 7.717 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 2.469 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 9.256 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                       ; Synchronization Node                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]         ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]         ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 9.256                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 6.316        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 2.940        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 9.612                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 5.976        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 3.636        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 9.909                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.007        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 2.902        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 9.911                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;                        ;              ;                  ; 7.180        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ;                        ;              ;                  ; 2.731        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 9.926                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 7.006        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 2.920        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.006                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.173        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 2.833        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.099                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.178        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 2.921        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.220                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.173        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 3.047        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.440                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.176        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 3.264        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 10.913                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 6.694        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 4.219        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 11.180                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.010        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 4.170        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 11.249                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 6.998        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.251        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 34.367                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 18.841       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 15.526       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.368                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 18.839       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 15.529       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.423                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 18.585       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 15.838       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 34.430                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ;                        ;              ;                  ; 18.974       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ;                        ;              ;                  ; 15.456       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.466                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.004       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 15.462       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.500                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 18.970       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 15.530       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.556                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 18.852       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 15.704       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.642                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.177       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 15.465       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.706                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.174       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 15.532       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.748                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 18.978       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 15.770       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.902                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 18.803       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 16.099       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.031                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.176       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 15.855       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_gtxc                                               ; -3.278 ; -19.774       ;
; e_rxc                                                ; 1.832  ; 0.000         ;
; camera_pclk                                          ; 17.234 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.919 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; e_rxc                                                ; 0.149 ; 0.000         ;
; camera_pclk                                          ; 0.186 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.303 ; 0.000         ;
; e_gtxc                                               ; 7.262 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_rxc                                                ; 2.283  ; 0.000         ;
; camera_pclk                                          ; 18.710 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.892 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; camera_pclk                                          ; 0.788 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.859 ; 0.000         ;
; e_rxc                                                ; 0.996 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; e_rxc                                                ; 3.141  ; 0.000         ;
; e_gtxc                                               ; 4.000  ; 0.000         ;
; camera_pclk                                          ; 9.105  ; 0.000         ;
; clk_50M                                              ; 9.412  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.615 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'e_gtxc'                                                                                                 ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; -3.278 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; e_txd[5] ; e_rxc        ; e_gtxc      ; 4.000        ; -1.884     ; 3.374      ;
; -3.268 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; e_txd[4] ; e_rxc        ; e_gtxc      ; 4.000        ; -1.884     ; 3.364      ;
; -2.016 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; e_txd[3] ; e_rxc        ; e_gtxc      ; 4.000        ; -2.071     ; 1.925      ;
; -1.995 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; e_txd[6] ; e_rxc        ; e_gtxc      ; 4.000        ; -2.050     ; 1.925      ;
; -1.985 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; e_txd[7] ; e_rxc        ; e_gtxc      ; 4.000        ; -2.050     ; 1.915      ;
; -1.948 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; e_txd[0] ; e_rxc        ; e_gtxc      ; 4.000        ; -2.003     ; 1.925      ;
; -1.947 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; e_txd[1] ; e_rxc        ; e_gtxc      ; 4.000        ; -1.992     ; 1.935      ;
; -1.911 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; e_txd[2] ; e_rxc        ; e_gtxc      ; 4.000        ; -1.986     ; 1.905      ;
; -1.426 ; udp:udp_inst|ipsend:ipsend_inst|txen       ; e_txen   ; e_rxc        ; e_gtxc      ; 4.000        ; -1.501     ; 1.905      ;
+--------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'e_rxc'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.832 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.319     ; 1.824      ;
; 1.832 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.319     ; 1.824      ;
; 1.832 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.319     ; 1.824      ;
; 1.832 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.319     ; 1.824      ;
; 1.860 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.297     ; 1.818      ;
; 1.860 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.297     ; 1.818      ;
; 1.860 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.297     ; 1.818      ;
; 1.860 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.297     ; 1.818      ;
; 1.888 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.534      ;
; 1.889 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.581     ; 1.537      ;
; 1.890 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.532      ;
; 1.899 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.581     ; 1.527      ;
; 1.908 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0 ; e_rxc        ; e_rxc       ; 4.000        ; -0.319     ; 1.802      ;
; 1.915 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~portb_address_reg0 ; e_rxc        ; e_rxc       ; 4.000        ; -0.297     ; 1.817      ;
; 1.932 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.403     ; 1.672      ;
; 1.962 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.581     ; 1.464      ;
; 1.977 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                        ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 6.216      ;
; 1.983 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.482     ; 1.542      ;
; 1.985 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.482     ; 1.540      ;
; 1.999 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.446     ; 1.562      ;
; 2.011 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.581     ; 1.415      ;
; 2.015 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.581     ; 1.411      ;
; 2.017 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.581     ; 1.409      ;
; 2.017 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.581     ; 1.409      ;
; 2.018 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.581     ; 1.408      ;
; 2.020 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.747     ; 1.240      ;
; 2.026 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                        ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 6.167      ;
; 2.027 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14]                                                                                        ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 6.166      ;
; 2.043 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.483     ; 1.481      ;
; 2.046 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.502     ; 1.459      ;
; 2.050 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.606     ; 1.351      ;
; 2.050 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.606     ; 1.351      ;
; 2.055 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.367      ;
; 2.064 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.519     ; 1.424      ;
; 2.064 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; e_rxc        ; e_rxc       ; 4.000        ; -0.519     ; 1.424      ;
; 2.066 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.577     ; 1.364      ;
; 2.066 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.577     ; 1.364      ;
; 2.067 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.577     ; 1.363      ;
; 2.073 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.446     ; 1.488      ;
; 2.086 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.661     ; 1.260      ;
; 2.091 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.656     ; 1.260      ;
; 2.093 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; e_rxc        ; e_rxc       ; 4.000        ; -0.656     ; 1.258      ;
; 2.097 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.656     ; 1.254      ;
; 2.104 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12]                                                                                        ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 6.089      ;
; 2.106 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.671     ; 1.230      ;
; 2.108 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.482     ; 1.417      ;
; 2.112 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.606     ; 1.289      ;
; 2.115 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                        ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 6.078      ;
; 2.117 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.502     ; 1.388      ;
; 2.133 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.577     ; 1.297      ;
; 2.134 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.577     ; 1.296      ;
; 2.135 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.606     ; 1.266      ;
; 2.137 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.577     ; 1.293      ;
; 2.139 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5] ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]                                                                                              ; e_rxc        ; e_rxc       ; 4.000        ; 0.448      ; 2.269      ;
; 2.142 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.506     ; 1.359      ;
; 2.143 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.506     ; 1.358      ;
; 2.147 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.506     ; 1.354      ;
; 2.149 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.747     ; 1.111      ;
; 2.150 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.482     ; 1.375      ;
; 2.154 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.506     ; 1.347      ;
; 2.157 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.581     ; 1.269      ;
; 2.158 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.547     ; 1.302      ;
; 2.158 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                               ; e_rxc        ; e_rxc       ; 4.000        ; -0.547     ; 1.302      ;
; 2.158 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.547     ; 1.302      ;
; 2.158 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.547     ; 1.302      ;
; 2.158 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.581     ; 1.268      ;
; 2.169 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                    ; e_rxc        ; e_rxc       ; 4.000        ; -0.747     ; 1.091      ;
; 2.170 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.542     ; 1.295      ;
; 2.170 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.542     ; 1.295      ;
; 2.170 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]               ; e_rxc        ; e_rxc       ; 4.000        ; -0.542     ; 1.295      ;
; 2.171 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.457     ; 1.379      ;
; 2.171 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.577     ; 1.259      ;
; 2.178 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10]                                                                                        ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 6.015      ;
; 2.187 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.498     ; 1.322      ;
; 2.188 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.498     ; 1.321      ;
; 2.188 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                        ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 6.005      ;
; 2.190 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.498     ; 1.319      ;
; 2.200 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                         ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 5.993      ;
; 2.201 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.508     ; 1.298      ;
; 2.201 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                        ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 5.992      ;
; 2.204 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.527     ; 1.276      ;
; 2.205 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.217      ;
; 2.213 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                        ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 5.980      ;
; 2.214 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.482     ; 1.311      ;
; 2.214 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.482     ; 1.311      ;
; 2.214 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                        ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 5.979      ;
; 2.214 ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19]                                                              ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14]                                                                                        ; e_rxc        ; e_rxc       ; 8.000        ; 0.186      ; 5.979      ;
; 2.215 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.482     ; 1.310      ;
; 2.217 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1] ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]~_Duplicate_1                                                                                 ; e_rxc        ; e_rxc       ; 4.000        ; 0.247      ; 2.037      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.200      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.200      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.200      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]               ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.200      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]               ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.200      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.200      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.200      ;
; 2.222 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                ; e_rxc        ; e_rxc       ; 4.000        ; -0.585     ; 1.200      ;
; 2.237 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                       ; e_rxc        ; e_rxc       ; 4.000        ; -0.403     ; 1.367      ;
; 2.238 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.403     ; 1.366      ;
; 2.242 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]~_Duplicate_1                                                       ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                        ; e_rxc        ; e_rxc       ; 4.000        ; -0.403     ; 1.362      ;
+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.234 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.124      ; 2.919      ;
; 17.234 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.124      ; 2.919      ;
; 17.236 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.127      ; 2.920      ;
; 17.396 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.154      ; 2.787      ;
; 17.396 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.154      ; 2.787      ;
; 17.398 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.157      ; 2.788      ;
; 17.432 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.153      ; 2.750      ;
; 17.432 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.153      ; 2.750      ;
; 17.434 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.156      ; 2.751      ;
; 17.500 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.033     ; 2.474      ;
; 17.514 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.097     ; 2.396      ;
; 17.515 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.033     ; 2.459      ;
; 17.594 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.183      ; 2.618      ;
; 17.594 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.183      ; 2.618      ;
; 17.596 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 2.619      ;
; 17.596 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.115     ; 2.296      ;
; 17.596 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.115     ; 2.296      ;
; 17.596 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.115     ; 2.296      ;
; 17.604 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.010     ; 2.393      ;
; 17.606 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.010     ; 2.391      ;
; 17.615 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.124      ; 2.538      ;
; 17.615 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.124      ; 2.538      ;
; 17.617 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.127      ; 2.539      ;
; 17.620 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.187      ; 2.596      ;
; 17.620 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.187      ; 2.596      ;
; 17.622 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.190      ; 2.597      ;
; 17.625 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.154      ; 2.558      ;
; 17.625 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.154      ; 2.558      ;
; 17.625 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.187      ; 2.591      ;
; 17.625 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.187      ; 2.591      ;
; 17.627 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.157      ; 2.559      ;
; 17.627 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.190      ; 2.592      ;
; 17.630 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.033     ; 2.344      ;
; 17.642 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.342      ;
; 17.657 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.327      ;
; 17.670 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.095     ; 2.242      ;
; 17.670 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.095     ; 2.242      ;
; 17.683 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.060     ; 2.264      ;
; 17.692 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.084     ; 2.231      ;
; 17.692 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.084     ; 2.231      ;
; 17.692 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.084     ; 2.231      ;
; 17.692 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.084     ; 2.231      ;
; 17.692 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.084     ; 2.231      ;
; 17.692 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.084     ; 2.231      ;
; 17.692 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.084     ; 2.231      ;
; 17.692 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.084     ; 2.231      ;
; 17.692 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.084     ; 2.231      ;
; 17.703 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.033     ; 2.271      ;
; 17.706 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.096     ; 2.205      ;
; 17.735 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.033     ; 2.239      ;
; 17.739 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.007     ; 2.261      ;
; 17.741 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.007     ; 2.259      ;
; 17.759 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.154      ; 2.424      ;
; 17.759 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.154      ; 2.424      ;
; 17.761 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.157      ; 2.425      ;
; 17.765 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.078     ; 2.164      ;
; 17.765 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                               ; camera_pclk  ; camera_pclk ; 20.000       ; -0.078     ; 2.164      ;
; 17.765 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.078     ; 2.164      ;
; 17.772 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.212      ;
; 17.794 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.010     ; 2.203      ;
; 17.798 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.154      ; 2.385      ;
; 17.798 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.154      ; 2.385      ;
; 17.800 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.157      ; 2.386      ;
; 17.813 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.153      ; 2.369      ;
; 17.813 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.153      ; 2.369      ;
; 17.815 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.156      ; 2.370      ;
; 17.818 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.216      ; 2.427      ;
; 17.818 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.216      ; 2.427      ;
; 17.820 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.219      ; 2.428      ;
; 17.823 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.183      ; 2.389      ;
; 17.823 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.183      ; 2.389      ;
; 17.823 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.216      ; 2.422      ;
; 17.823 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.216      ; 2.422      ;
; 17.825 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.186      ; 2.390      ;
; 17.825 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.219      ; 2.423      ;
; 17.828 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 20.000       ; -0.024     ; 2.155      ;
; 17.828 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.024     ; 2.155      ;
; 17.828 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.024     ; 2.155      ;
; 17.845 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.139      ;
; 17.847 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.050     ; 2.110      ;
; 17.847 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.050     ; 2.110      ;
; 17.861 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.154      ; 2.322      ;
; 17.861 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.154      ; 2.322      ;
; 17.863 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.157      ; 2.323      ;
; 17.866 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.010      ; 2.151      ;
; 17.871 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.113      ;
; 17.871 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.010      ; 2.146      ;
; 17.875 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.096     ; 2.036      ;
; 17.877 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.107      ;
; 17.881 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 20.000       ; 0.010      ; 2.136      ;
; 17.881 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; camera_pclk  ; camera_pclk ; 20.000       ; -0.033     ; 2.093      ;
; 17.883 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 20.000       ; -0.051     ; 2.073      ;
; 17.885 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.099      ;
; 17.885 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.099      ;
; 17.885 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.099      ;
; 17.885 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.099      ;
; 17.885 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.099      ;
; 17.885 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.099      ;
; 17.885 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.099      ;
; 17.885 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 20.000       ; -0.023     ; 2.099      ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.919 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.032     ; 2.702      ;
; 38.933 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.032     ; 2.688      ;
; 39.021 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.032     ; 2.600      ;
; 39.051 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.032     ; 2.570      ;
; 39.070 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.032     ; 2.551      ;
; 39.082 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.032     ; 2.539      ;
; 39.220 ; reg_config:reg_config_inst|clock_20k_cnt[5] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.032     ; 2.401      ;
; 39.225 ; reg_config:reg_config_inst|clock_20k        ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.038     ; 2.390      ;
; 39.247 ; reg_config:reg_config_inst|clock_20k_cnt[4] ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.032     ; 2.374      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.394 ; reg_config:reg_config_inst|clock_20k_cnt[0] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.222      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.408 ; reg_config:reg_config_inst|clock_20k_cnt[3] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.208      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.496 ; reg_config:reg_config_inst|clock_20k_cnt[2] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.120      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.526 ; reg_config:reg_config_inst|clock_20k_cnt[7] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.090      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.545 ; reg_config:reg_config_inst|clock_20k_cnt[1] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.071      ;
; 39.557 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.059      ;
; 39.557 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.059      ;
; 39.557 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.059      ;
; 39.557 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.059      ;
; 39.557 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.059      ;
; 39.557 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.059      ;
; 39.557 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.059      ;
; 39.557 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.059      ;
; 39.557 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.059      ;
; 39.557 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.059      ;
; 39.557 ; reg_config:reg_config_inst|clock_20k_cnt[6] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.037     ; 2.059      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'e_rxc'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.149 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.205      ; 0.438      ;
; 0.150 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.205      ; 0.439      ;
; 0.181 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.241      ; 0.506      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                                 ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|txen~_Duplicate_1                                                                                          ; udp:udp_inst|ipsend:ipsend_inst|txen~_Duplicate_1                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.205      ; 0.491      ;
; 0.203 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.205      ; 0.492      ;
; 0.205 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.026      ; 0.315      ;
; 0.206 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.023      ; 0.314      ;
; 0.209 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.023      ; 0.316      ;
; 0.217 ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19]                                                                                           ; camera_pclk  ; e_rxc       ; 0.000        ; 0.854      ; 1.185      ;
; 0.225 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.333      ;
; 0.228 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.014      ; 0.326      ;
; 0.231 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~portb_address_reg0    ; e_rxc        ; e_rxc       ; 0.000        ; 0.505      ; 0.840      ;
; 0.236 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.344      ;
; 0.242 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.067      ; 0.393      ;
; 0.243 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.205      ; 0.532      ;
; 0.255 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.205      ; 0.544      ;
; 0.257 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                   ; e_rxc        ; e_rxc       ; 0.000        ; 0.205      ; 0.546      ;
; 0.264 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.372      ;
; 0.265 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.205      ; 0.554      ;
; 0.265 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.038      ; 0.387      ;
; 0.265 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.373      ;
; 0.266 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; e_rxc        ; e_rxc       ; 0.000        ; 0.023      ; 0.373      ;
; 0.267 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; e_rxc        ; e_rxc       ; 0.000        ; 0.023      ; 0.374      ;
; 0.268 ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.377      ;
; 0.271 ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.379      ;
; 0.274 ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.383      ;
; 0.275 ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.383      ;
; 0.275 ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.383      ;
; 0.276 ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.384      ;
; 0.277 ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.385      ;
; 0.280 ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.388      ;
; 0.282 ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.390      ;
; 0.290 ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.399      ;
; 0.291 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                                                           ; camera_pclk  ; e_rxc       ; 0.000        ; 0.854      ; 1.259      ;
; 0.292 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; e_rxc        ; e_rxc       ; 0.000        ; 0.178      ; 0.554      ;
; 0.294 ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21]                                                                                           ; camera_pclk  ; e_rxc       ; 0.000        ; 0.854      ; 1.262      ;
; 0.294 ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22]                                                                                           ; camera_pclk  ; e_rxc       ; 0.000        ; 0.854      ; 1.262      ;
; 0.307 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.415      ;
; 0.310 ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.419      ;
; 0.310 ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.418      ;
; 0.311 ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.420      ;
; 0.311 ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.419      ;
; 0.312 ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.421      ;
; 0.312 ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.421      ;
; 0.313 ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                       ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.421      ;
; 0.314 ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23]                                                                                           ; camera_pclk  ; e_rxc       ; 0.000        ; 0.854      ; 1.282      ;
; 0.316 ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.425      ;
; 0.316 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[15]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.424      ;
; 0.316 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.424      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[3]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[5]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[1]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[13]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[11]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[5]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[5]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[3]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[3]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; e_rxc        ; e_rxc       ; 0.000        ; 0.026      ; 0.428      ;
; 0.318 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[6]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[7]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[9]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[1]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[1]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.025      ; 0.428      ;
; 0.319 ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[2]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[4]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[8]                                                                                         ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[8]                                                                                         ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[14]                                                                                        ; udp:udp_inst|ipsend:ipsend_inst|tx_data_counter[14]                                                                                        ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[4]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[4]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14]                                                                                           ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14]                                                                                           ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[2]                                                                                            ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[2]                                                                                            ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.427      ;
; 0.320 ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                           ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; e_rxc        ; e_rxc       ; 0.000        ; 0.024      ; 0.428      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.115      ; 0.385      ;
; 0.190 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.115      ; 0.389      ;
; 0.193 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.115      ; 0.392      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.314      ;
; 0.208 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.314      ;
; 0.212 ; camera_capture:camera_capture_inst|camera_href_r2                                                                                          ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.321      ;
; 0.213 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.039      ; 0.336      ;
; 0.220 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.023      ; 0.327      ;
; 0.226 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.023      ; 0.333      ;
; 0.227 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.023      ; 0.334      ;
; 0.236 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.097      ; 0.417      ;
; 0.239 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.097      ; 0.420      ;
; 0.252 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.115      ; 0.451      ;
; 0.256 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.115      ; 0.455      ;
; 0.257 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.115      ; 0.456      ;
; 0.264 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.115      ; 0.463      ;
; 0.267 ; camera_capture:camera_capture_inst|camera_href_r1                                                                                          ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.376      ;
; 0.272 ; camera_capture:camera_capture_inst|camera_href_r1                                                                                          ; camera_capture:camera_capture_inst|camera_href_r2                                                                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.381      ;
; 0.275 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.039      ; 0.398      ;
; 0.281 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.387      ;
; 0.284 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 0.419      ;
; 0.292 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.039      ; 0.415      ;
; 0.305 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.010      ; 0.399      ;
; 0.320 ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.428      ;
; 0.327 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.435      ;
; 0.329 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.023      ; 0.436      ;
; 0.330 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.023      ; 0.437      ;
; 0.332 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.023      ; 0.439      ;
; 0.338 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.321      ; 0.763      ;
; 0.351 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.115      ; 0.550      ;
; 0.355 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.495      ;
; 0.365 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.505      ;
; 0.365 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 0.500      ;
; 0.366 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.023      ; 0.473      ;
; 0.367 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.060      ; 0.511      ;
; 0.367 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.012      ; 0.463      ;
; 0.367 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.007      ; 0.458      ;
; 0.368 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.319      ; 0.791      ;
; 0.369 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.060      ; 0.513      ;
; 0.369 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.478      ;
; 0.374 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.007      ; 0.465      ;
; 0.374 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.033      ; 0.491      ;
; 0.375 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 0.510      ;
; 0.380 ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.486      ;
; 0.381 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.007      ; 0.472      ;
; 0.381 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.023      ; 0.488      ;
; 0.382 ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.488      ;
; 0.390 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.319      ; 0.813      ;
; 0.392 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.007      ; 0.483      ;
; 0.394 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.023      ; 0.501      ;
; 0.401 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.027      ; 0.512      ;
; 0.405 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.115      ; 0.604      ;
; 0.405 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.097      ; 0.586      ;
; 0.406 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.014      ; 0.504      ;
; 0.407 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.026      ; 0.517      ;
; 0.407 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 0.548      ;
; 0.414 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.319      ; 0.837      ;
; 0.424 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.011      ; 0.519      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.570      ;
; 0.453 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.029      ; 0.566      ;
; 0.458 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.566      ;
; 0.460 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.568      ;
; 0.466 ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.575      ;
; 0.467 ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.576      ;
; 0.468 ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.577      ;
; 0.469 ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_capture:camera_capture_inst|camera_v_count[0]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.578      ;
; 0.471 ; camera_capture:camera_capture_inst|href_en                                                                                                 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.580      ;
; 0.475 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; -0.010     ; 0.549      ;
; 0.476 ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.585      ;
; 0.477 ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.586      ;
; 0.478 ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.587      ;
; 0.478 ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.587      ;
; 0.479 ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.588      ;
; 0.480 ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.589      ;
; 0.481 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.319      ; 0.904      ;
; 0.489 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 0.630      ;
; 0.497 ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.012      ; 0.593      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.303 ; power_on_delay:power_on_delay_inst|cnt2[15]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.316 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.453 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.463 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|cnt2[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|cnt2[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|cnt2[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|cnt2[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|cnt2[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|cnt2[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|cnt2[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.516 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|cnt2[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|cnt2[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|cnt2[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|cnt2[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'e_gtxc'                                                                                                 ;
+-------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 7.262 ; udp:udp_inst|ipsend:ipsend_inst|txen       ; e_txen   ; e_rxc        ; e_gtxc      ; -4.000       ; -1.470     ; 1.812      ;
; 7.728 ; udp:udp_inst|ipsend:ipsend_inst|dataout[2] ; e_txd[2] ; e_rxc        ; e_gtxc      ; -4.000       ; -1.936     ; 1.812      ;
; 7.763 ; udp:udp_inst|ipsend:ipsend_inst|dataout[1] ; e_txd[1] ; e_rxc        ; e_gtxc      ; -4.000       ; -1.941     ; 1.842      ;
; 7.764 ; udp:udp_inst|ipsend:ipsend_inst|dataout[0] ; e_txd[0] ; e_rxc        ; e_gtxc      ; -4.000       ; -1.952     ; 1.832      ;
; 7.799 ; udp:udp_inst|ipsend:ipsend_inst|dataout[7] ; e_txd[7] ; e_rxc        ; e_gtxc      ; -4.000       ; -1.997     ; 1.822      ;
; 7.809 ; udp:udp_inst|ipsend:ipsend_inst|dataout[6] ; e_txd[6] ; e_rxc        ; e_gtxc      ; -4.000       ; -1.997     ; 1.832      ;
; 7.829 ; udp:udp_inst|ipsend:ipsend_inst|dataout[3] ; e_txd[3] ; e_rxc        ; e_gtxc      ; -4.000       ; -2.017     ; 1.832      ;
; 8.911 ; udp:udp_inst|ipsend:ipsend_inst|dataout[4] ; e_txd[4] ; e_rxc        ; e_gtxc      ; -4.000       ; -1.837     ; 3.094      ;
; 8.921 ; udp:udp_inst|ipsend:ipsend_inst|dataout[5] ; e_txd[5] ; e_rxc        ; e_gtxc      ; -4.000       ; -1.837     ; 3.104      ;
+-------+--------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'e_rxc'                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.283 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[4]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.593     ; 1.131      ;
; 2.373 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.056     ; 1.548      ;
; 2.373 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.056     ; 1.548      ;
; 2.373 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.056     ; 1.548      ;
; 2.373 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.056     ; 1.548      ;
; 2.373 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; camera_pclk  ; e_rxc       ; 4.000        ; -0.056     ; 1.548      ;
; 2.373 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 4.000        ; -0.056     ; 1.548      ;
; 2.373 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 4.000        ; -0.056     ; 1.548      ;
; 2.373 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 4.000        ; -0.056     ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.447 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 4.000        ; 0.018      ; 1.548      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.467 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.037      ; 1.547      ;
; 2.475 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.046      ; 1.548      ;
; 2.475 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.046      ; 1.548      ;
; 2.475 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.046      ; 1.548      ;
; 2.475 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.046      ; 1.548      ;
; 2.475 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.046      ; 1.548      ;
; 2.475 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.046      ; 1.548      ;
; 2.475 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; camera_pclk  ; e_rxc       ; 4.000        ; 0.046      ; 1.548      ;
; 2.475 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.046      ; 1.548      ;
; 2.475 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.046      ; 1.548      ;
; 2.478 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.047      ; 1.546      ;
; 2.478 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.047      ; 1.546      ;
; 2.478 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.047      ; 1.546      ;
; 2.478 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.047      ; 1.546      ;
; 2.478 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.047      ; 1.546      ;
; 2.478 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 4.000        ; 0.047      ; 1.546      ;
; 2.478 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 4.000        ; 0.047      ; 1.546      ;
; 2.479 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.054      ; 1.552      ;
; 2.479 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.054      ; 1.552      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[6]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[14]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[22]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[2]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[10]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[13]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[21]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[29]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[5]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[12]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[20]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[28]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.495 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[30]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.517     ; 0.995      ;
; 2.506 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.083      ; 1.554      ;
; 2.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.099      ; 1.548      ;
; 2.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.099      ; 1.548      ;
; 2.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.099      ; 1.548      ;
; 2.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.099      ; 1.548      ;
; 2.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.099      ; 1.548      ;
; 2.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; camera_pclk  ; e_rxc       ; 4.000        ; 0.099      ; 1.548      ;
; 2.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.099      ; 1.548      ;
; 2.528 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.099      ; 1.548      ;
; 2.541 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.372      ; 1.776      ;
; 2.541 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.372      ; 1.776      ;
; 2.541 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.372      ; 1.776      ;
; 2.541 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.372      ; 1.776      ;
; 2.544 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 1.547      ;
; 2.544 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.114      ; 1.547      ;
; 2.565 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.394      ; 1.774      ;
; 2.565 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.394      ; 1.774      ;
; 2.565 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.394      ; 1.774      ;
; 2.565 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                              ; camera_pclk  ; e_rxc       ; 4.000        ; 0.394      ; 1.774      ;
; 2.571 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.141      ; 1.547      ;
; 2.573 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; camera_pclk  ; e_rxc       ; 4.000        ; 0.144      ; 1.548      ;
; 2.573 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.144      ; 1.548      ;
; 2.573 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.144      ; 1.548      ;
; 2.573 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.144      ; 1.548      ;
; 2.580 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.149      ; 1.546      ;
; 2.580 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ; camera_pclk  ; e_rxc       ; 4.000        ; 0.149      ; 1.546      ;
; 2.580 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; camera_pclk  ; e_rxc       ; 4.000        ; 0.149      ; 1.546      ;
; 2.581 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.368     ; 1.058      ;
; 2.581 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.368     ; 1.058      ;
; 2.581 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.368     ; 1.058      ;
; 2.581 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.368     ; 1.058      ;
; 2.588 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ; e_rxc        ; e_rxc       ; 4.000        ; -0.438     ; 0.981      ;
; 2.588 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; e_rxc        ; e_rxc       ; 4.000        ; -0.438     ; 0.981      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'camera_pclk'                                                                                                                                                                                                                            ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.710 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.240      ; 1.537      ;
; 18.711 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.239      ; 1.535      ;
; 18.800 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.344      ; 1.551      ;
; 18.800 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.344      ; 1.551      ;
; 18.818 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.364      ; 1.553      ;
; 18.818 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.364      ; 1.553      ;
; 18.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.386      ; 1.549      ;
; 18.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.386      ; 1.549      ;
; 18.844 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.386      ; 1.549      ;
; 18.858 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.405      ; 1.554      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.859 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.404      ; 1.552      ;
; 18.862 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.405      ; 1.550      ;
; 18.862 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.405      ; 1.550      ;
; 18.863 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.406      ; 1.550      ;
; 18.863 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.406      ; 1.550      ;
; 18.873 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.417      ; 1.551      ;
; 18.873 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 20.000       ; 0.417      ; 1.551      ;
; 18.873 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.417      ; 1.551      ;
; 18.873 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.417      ; 1.551      ;
; 18.873 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.417      ; 1.551      ;
; 18.873 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.417      ; 1.551      ;
; 18.873 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.417      ; 1.551      ;
; 18.873 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.417      ; 1.551      ;
; 18.873 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.417      ; 1.551      ;
; 18.876 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.422      ; 1.553      ;
; 18.876 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.422      ; 1.553      ;
; 18.876 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.422      ; 1.553      ;
; 18.876 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.422      ; 1.553      ;
; 18.876 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.422      ; 1.553      ;
; 18.876 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.422      ; 1.553      ;
; 18.876 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.422      ; 1.553      ;
; 18.876 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ; camera_pclk  ; camera_pclk ; 20.000       ; 0.422      ; 1.553      ;
; 18.902 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; camera_pclk  ; camera_pclk ; 20.000       ; 0.446      ; 1.551      ;
; 18.902 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.446      ; 1.551      ;
; 18.902 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; camera_pclk  ; camera_pclk ; 20.000       ; 0.446      ; 1.551      ;
; 18.904 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.448      ; 1.551      ;
; 18.904 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.448      ; 1.551      ;
; 18.904 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.448      ; 1.551      ;
; 18.904 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 20.000       ; 0.448      ; 1.551      ;
; 18.904 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.448      ; 1.551      ;
; 18.920 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.464      ; 1.551      ;
; 18.920 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.464      ; 1.551      ;
; 18.920 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.464      ; 1.551      ;
; 18.920 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.464      ; 1.551      ;
; 18.920 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.464      ; 1.551      ;
; 18.920 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; camera_pclk  ; camera_pclk ; 20.000       ; 0.464      ; 1.551      ;
; 18.920 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; camera_pclk  ; camera_pclk ; 20.000       ; 0.464      ; 1.551      ;
; 18.920 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; camera_pclk  ; camera_pclk ; 20.000       ; 0.464      ; 1.551      ;
; 18.920 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.464      ; 1.551      ;
; 18.920 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 20.000       ; 0.464      ; 1.551      ;
; 18.920 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 20.000       ; 0.464      ; 1.551      ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 39.892 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.022     ; 1.739      ;
; 40.467 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 41.666       ; -0.017     ; 1.169      ;
+--------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'camera_pclk'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.788 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.572      ; 1.444      ;
; 0.788 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.572      ; 1.444      ;
; 0.788 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.572      ; 1.444      ;
; 0.788 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.572      ; 1.444      ;
; 0.788 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.572      ; 1.444      ;
; 0.788 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.572      ; 1.444      ;
; 0.788 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.572      ; 1.444      ;
; 0.788 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.572      ; 1.444      ;
; 0.788 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.572      ; 1.444      ;
; 0.788 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.572      ; 1.444      ;
; 0.788 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.572      ; 1.444      ;
; 0.804 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.555      ; 1.443      ;
; 0.804 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.555      ; 1.443      ;
; 0.804 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.555      ; 1.443      ;
; 0.804 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.555      ; 1.443      ;
; 0.804 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.555      ; 1.443      ;
; 0.806 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.554      ; 1.444      ;
; 0.806 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.554      ; 1.444      ;
; 0.806 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.554      ; 1.444      ;
; 0.833 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.528      ; 1.445      ;
; 0.833 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.528      ; 1.445      ;
; 0.833 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.528      ; 1.445      ;
; 0.833 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.528      ; 1.445      ;
; 0.833 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.528      ; 1.445      ;
; 0.833 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.528      ; 1.445      ;
; 0.833 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.528      ; 1.445      ;
; 0.833 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.528      ; 1.445      ;
; 0.835 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.524      ; 1.443      ;
; 0.835 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.524      ; 1.443      ;
; 0.835 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.524      ; 1.443      ;
; 0.835 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.524      ; 1.443      ;
; 0.835 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.524      ; 1.443      ;
; 0.835 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.524      ; 1.443      ;
; 0.835 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.524      ; 1.443      ;
; 0.835 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.524      ; 1.443      ;
; 0.835 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.524      ; 1.443      ;
; 0.847 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.512      ; 1.443      ;
; 0.847 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.512      ; 1.443      ;
; 0.848 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.443      ;
; 0.848 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.443      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.849 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.444      ;
; 0.850 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.511      ; 1.445      ;
; 0.867 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.491      ; 1.442      ;
; 0.867 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.491      ; 1.442      ;
; 0.867 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.491      ; 1.442      ;
; 0.891 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.469      ; 1.444      ;
; 0.891 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.469      ; 1.444      ;
; 0.911 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.448      ; 1.443      ;
; 0.911 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.448      ; 1.443      ;
; 1.007 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.338      ; 1.429      ;
; 1.007 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                           ; camera_pclk  ; camera_pclk ; 0.000        ; 0.339      ; 1.430      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.859 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.001      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
; 1.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.464      ;
+-------+----------------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'e_rxc'                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.996 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.492      ; 1.608      ;
; 0.996 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.492      ; 1.608      ;
; 0.996 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.492      ; 1.608      ;
; 0.996 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.492      ; 1.608      ;
; 0.999 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~portb_address_reg0    ; camera_pclk  ; e_rxc       ; 0.000        ; 0.493      ; 1.626      ;
; 1.021 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.470      ; 1.611      ;
; 1.021 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.470      ; 1.611      ;
; 1.021 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.470      ; 1.611      ;
; 1.021 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                              ; camera_pclk  ; e_rxc       ; 0.000        ; 0.470      ; 1.611      ;
; 1.024 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0    ; camera_pclk  ; e_rxc       ; 0.000        ; 0.471      ; 1.629      ;
; 1.062 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.269      ; 1.445      ;
; 1.062 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; camera_pclk  ; e_rxc       ; 0.000        ; 0.269      ; 1.445      ;
; 1.080 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.245      ; 1.439      ;
; 1.080 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.245      ; 1.439      ;
; 1.080 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.245      ; 1.439      ;
; 1.087 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.240      ; 1.441      ;
; 1.087 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.240      ; 1.441      ;
; 1.087 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.240      ; 1.441      ;
; 1.087 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.240      ; 1.441      ;
; 1.089 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.237      ; 1.440      ;
; 1.118 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.208      ; 1.440      ;
; 1.118 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.208      ; 1.440      ;
; 1.133 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.193      ; 1.440      ;
; 1.133 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.193      ; 1.440      ;
; 1.133 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.193      ; 1.440      ;
; 1.133 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.193      ; 1.440      ;
; 1.133 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.193      ; 1.440      ;
; 1.133 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; camera_pclk  ; e_rxc       ; 0.000        ; 0.193      ; 1.440      ;
; 1.133 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.193      ; 1.440      ;
; 1.133 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                   ; camera_pclk  ; e_rxc       ; 0.000        ; 0.193      ; 1.440      ;
; 1.155 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.176      ; 1.445      ;
; 1.184 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.146      ; 1.444      ;
; 1.184 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.146      ; 1.444      ;
; 1.186 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.139      ; 1.439      ;
; 1.186 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.139      ; 1.439      ;
; 1.186 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.139      ; 1.439      ;
; 1.186 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.139      ; 1.439      ;
; 1.186 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.139      ; 1.439      ;
; 1.186 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.139      ; 1.439      ;
; 1.186 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 0.000        ; 0.139      ; 1.439      ;
; 1.189 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.138      ; 1.441      ;
; 1.189 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.138      ; 1.441      ;
; 1.189 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.138      ; 1.441      ;
; 1.189 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.138      ; 1.441      ;
; 1.189 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.138      ; 1.441      ;
; 1.189 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.138      ; 1.441      ;
; 1.189 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.138      ; 1.441      ;
; 1.189 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.138      ; 1.441      ;
; 1.189 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.138      ; 1.441      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.196 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.129      ; 1.439      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.218 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; camera_pclk  ; e_rxc       ; 0.000        ; 0.109      ; 1.441      ;
; 1.294 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.032      ; 1.440      ;
; 1.294 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.032      ; 1.440      ;
; 1.294 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.032      ; 1.440      ;
; 1.294 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.032      ; 1.440      ;
; 1.294 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; camera_pclk  ; e_rxc       ; 0.000        ; 0.032      ; 1.440      ;
; 1.294 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.032      ; 1.440      ;
; 1.294 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.032      ; 1.440      ;
; 1.294 ; camera_capture:camera_capture_inst|fifo_rst ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; camera_pclk  ; e_rxc       ; 0.000        ; 0.032      ; 1.440      ;
; 5.084 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; -0.313     ; 0.855      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.103 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; -0.333     ; 0.854      ;
; 5.118 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                          ; e_rxc        ; e_rxc       ; -4.000       ; -0.275     ; 0.927      ;
; 5.118 ; udp:udp_inst|ipsend:ipsend_inst|crcre       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                           ; e_rxc        ; e_rxc       ; -4.000       ; -0.275     ; 0.927      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'e_rxc'                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 3.141 ; 3.357        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[16]                                                                                        ;
; 3.141 ; 3.357        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[17]                                                                                        ;
; 3.151 ; 3.381        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[0]                           ;
; 3.151 ; 3.381        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[1]                           ;
; 3.151 ; 3.381        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[2]                           ;
; 3.151 ; 3.381        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[3]                           ;
; 3.151 ; 3.381        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[0]                                                                                         ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[10]                                                                                        ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[11]                                                                                        ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[12]                                                                                        ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[13]                                                                                        ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[14]                                                                                        ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[15]                                                                                        ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[1]                                                                                         ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[2]                                                                                         ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[3]                                                                                         ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[4]                                                                                         ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[5]                                                                                         ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[6]                                                                                         ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[7]                                                                                         ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[8]                                                                                         ;
; 3.151 ; 3.367        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|check_buffer[9]                                                                                         ;
; 3.155 ; 3.371        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[1]                                                                                             ;
; 3.156 ; 3.386        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[4]                           ;
; 3.156 ; 3.386        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[5]                           ;
; 3.156 ; 3.386        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[6]                           ;
; 3.156 ; 3.386        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|q_b[7]                           ;
; 3.156 ; 3.386        ; 0.230          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~portb_address_reg0 ;
; 3.160 ; 3.376        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[7]~_Duplicate_1                                                                                 ;
; 3.163 ; 3.379        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][15]                                                                                        ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][18]                                                                                        ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][19]                                                                                        ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][20]                                                                                        ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][21]                                                                                        ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][22]                                                                                        ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][23]                                                                                        ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][24]                                                                                        ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][25]                                                                                        ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][26]                                                                                        ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[0]                                                                                                    ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[1]                                                                                                    ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[2]                                                                                                    ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[3]                                                                                                    ;
; 3.164 ; 3.380        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|j[4]                                                                                                    ;
; 3.166 ; 3.382        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][0]                                                                                         ;
; 3.166 ; 3.382        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][1]                                                                                         ;
; 3.166 ; 3.382        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][2]                                                                                         ;
; 3.166 ; 3.382        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][3]                                                                                         ;
; 3.166 ; 3.382        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][4]                                                                                         ;
; 3.166 ; 3.382        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][5]                                                                                         ;
; 3.166 ; 3.382        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][6]                                                                                         ;
; 3.166 ; 3.382        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][7]                                                                                         ;
; 3.167 ; 3.383        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][10]                                                                                        ;
; 3.167 ; 3.383        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][11]                                                                                        ;
; 3.167 ; 3.383        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][12]                                                                                        ;
; 3.167 ; 3.383        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][13]                                                                                        ;
; 3.167 ; 3.383        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][14]                                                                                        ;
; 3.167 ; 3.383        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][8]                                                                                         ;
; 3.167 ; 3.383        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[2][9]                                                                                         ;
; 3.167 ; 3.383        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|txer                                                                                                    ;
; 3.168 ; 3.384        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[1]~_Duplicate_1                                                                                 ;
; 3.168 ; 3.384        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[3]~_Duplicate_1                                                                                 ;
; 3.171 ; 3.387        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[2]~_Duplicate_1                                                                                 ;
; 3.171 ; 3.387        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[5]~_Duplicate_1                                                                                 ;
; 3.173 ; 3.389        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][16]                                                                                        ;
; 3.173 ; 3.389        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|ip_header[1][17]                                                                                        ;
; 3.176 ; 3.392        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[0]~_Duplicate_1                                                                                 ;
; 3.177 ; 3.393        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|crcen                                                                                                   ;
; 3.177 ; 3.393        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|crcre                                                                                                   ;
; 3.177 ; 3.393        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[2]                                                                                                    ;
; 3.177 ; 3.393        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[3]                                                                                                    ;
; 3.177 ; 3.393        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[4]                                                                                                    ;
; 3.177 ; 3.393        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[2]                                                                                             ;
; 3.178 ; 3.394        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[0]                                                                                                    ;
; 3.178 ; 3.394        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|i[1]                                                                                                    ;
; 3.180 ; 3.396        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[4]~_Duplicate_1                                                                                 ;
; 3.180 ; 3.396        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|dataout[6]~_Duplicate_1                                                                                 ;
; 3.181 ; 3.397        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|fifo_rd_en                                                                                              ;
; 3.181 ; 3.397        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|tx_state[0]                                                                                             ;
; 3.181 ; 3.397        ; 0.216          ; High Pulse Width ; e_rxc ; Fall       ; udp:udp_inst|ipsend:ipsend_inst|txen~_Duplicate_1                                                                                       ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[11]                                                                                                       ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[15]                                                                                                       ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[17]                                                                                                       ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[18]                                                                                                       ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[19]                                                                                                       ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[1]                                                                                                        ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[24]                                                                                                       ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[25]                                                                                                       ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[27]                                                                                                       ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[31]                                                                                                       ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[3]                                                                                                        ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[7]                                                                                                        ;
; 3.182 ; 3.366        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[9]                                                                                                        ;
; 3.183 ; 3.367        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[26]                                                                                                       ;
; 3.186 ; 3.370        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[0]                                                                                                        ;
; 3.186 ; 3.370        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[16]                                                                                                       ;
; 3.186 ; 3.370        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[23]                                                                                                       ;
; 3.186 ; 3.370        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; udp:udp_inst|crc:crc_inst|Crc[8]                                                                                                        ;
; 3.188 ; 3.372        ; 0.184          ; Low Pulse Width  ; e_rxc ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                               ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'e_gtxc'                               ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock  ; Clock Edge ; Target ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; 4.000 ; 8.000        ; 4.000          ; Port Rate ; e_gtxc ; Rise       ; e_gtxc ;
+-------+--------------+----------------+-----------+--------+------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'camera_pclk'                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 9.105 ; 9.335        ; 0.230          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 9.105 ; 9.335        ; 0.230          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 9.107 ; 9.337        ; 0.230          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 9.115 ; 9.345        ; 0.230          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 9.115 ; 9.345        ; 0.230          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 9.117 ; 9.347        ; 0.230          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|altsyncram_ij31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 9.144 ; 9.328        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ;
; 9.144 ; 9.328        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ;
; 9.144 ; 9.328        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ;
; 9.144 ; 9.328        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ;
; 9.144 ; 9.328        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ;
; 9.144 ; 9.328        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ;
; 9.144 ; 9.328        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ;
; 9.144 ; 9.328        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ;
; 9.144 ; 9.328        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ;
; 9.144 ; 9.328        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ;
; 9.144 ; 9.328        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ;
; 9.148 ; 9.332        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ;
; 9.148 ; 9.332        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ;
; 9.148 ; 9.332        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ;
; 9.148 ; 9.332        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ;
; 9.148 ; 9.332        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                           ;
; 9.148 ; 9.332        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                           ;
; 9.148 ; 9.332        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                           ;
; 9.148 ; 9.332        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                           ;
; 9.153 ; 9.337        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ;
; 9.153 ; 9.337        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ;
; 9.153 ; 9.337        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ;
; 9.153 ; 9.337        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ;
; 9.153 ; 9.337        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ;
; 9.155 ; 9.339        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ;
; 9.155 ; 9.339        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[3]                                                   ;
; 9.155 ; 9.339        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[7]                                                   ;
; 9.156 ; 9.340        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ;
; 9.156 ; 9.340        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ;
; 9.157 ; 9.341        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ;
; 9.157 ; 9.341        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ;
; 9.157 ; 9.341        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ;
; 9.157 ; 9.341        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[2]                                                   ;
; 9.157 ; 9.341        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[4]                                                   ;
; 9.157 ; 9.341        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[5]                                                   ;
; 9.157 ; 9.341        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[6]                                                   ;
; 9.157 ; 9.341        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[8]                                                   ;
; 9.157 ; 9.341        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[9]                                                   ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;
; 9.161 ; 9.345        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                           ;
; 9.163 ; 9.347        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ;
; 9.163 ; 9.347        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[1]                                                   ;
; 9.164 ; 9.348        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ;
; 9.164 ; 9.348        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ;
; 9.164 ; 9.348        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                           ;
; 9.166 ; 9.350        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[0]                                                   ;
; 9.166 ; 9.350        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[10]                                                  ;
; 9.166 ; 9.350        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|wrptr_g[11]                                                  ;
; 9.179 ; 9.363        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                           ;
; 9.179 ; 9.363        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                           ;
; 9.180 ; 9.364        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                           ;
; 9.181 ; 9.365        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                           ;
; 9.231 ; 9.415        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|fifo_rst                                                                                                ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_href_r1                                                                                          ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_href_r2                                                                                          ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[0]                                                                                       ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[10]                                                                                      ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[1]                                                                                       ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[2]                                                                                       ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[3]                                                                                       ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[4]                                                                                       ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[5]                                                                                       ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[6]                                                                                       ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[7]                                                                                       ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[8]                                                                                       ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|camera_v_count[9]                                                                                       ;
; 9.232 ; 9.416        ; 0.184          ; Low Pulse Width ; camera_pclk ; Rise       ; camera_capture:camera_capture_inst|href_en                                                                                                 ;
; 9.324 ; 9.324        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11|clk                                                                  ;
; 9.324 ; 9.324        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7|clk                                                                   ;
; 9.324 ; 9.324        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9|clk                                                                   ;
; 9.324 ; 9.324        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]|clk                                                          ;
; 9.324 ; 9.324        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11]|clk                                                          ;
; 9.324 ; 9.324        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]|clk                                                           ;
; 9.324 ; 9.324        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]|clk                                                           ;
; 9.324 ; 9.324        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]|clk                                                           ;
; 9.324 ; 9.324        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]|clk                                                           ;
; 9.324 ; 9.324        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]|clk                                                           ;
; 9.324 ; 9.324        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]|clk                                                           ;
; 9.328 ; 9.328        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]|clk                                                                     ;
; 9.328 ; 9.328        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]|clk                                                                     ;
; 9.328 ; 9.328        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]|clk                                                                     ;
; 9.328 ; 9.328        ; 0.000          ; Low Pulse Width ; camera_pclk ; Rise       ; cmos1_fifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]|clk                                                                     ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50M'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.412  ; 9.412        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.412  ; 9.412        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 9.456  ; 9.456        ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50M ; Rise       ; clk_50M~input|i                                                ;
; 10.544 ; 10.544       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; clk_50M~input|o                                                ;
; 10.587 ; 10.587       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.587 ; 10.587       ; 0.000          ; High Pulse Width ; clk_50M ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50M ; Rise       ; clk_50M                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                         ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                         ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                 ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                 ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                 ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                 ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                 ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                 ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                 ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                 ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                 ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                 ;
; 20.615 ; 20.831       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k                                       ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                               ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                               ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                               ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                               ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                               ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                               ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                ;
; 20.616 ; 20.832       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                               ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                               ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                               ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                               ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                               ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                               ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                ;
; 20.649 ; 20.833       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                         ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                         ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                 ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                 ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                 ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                 ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                 ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                 ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                 ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                 ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                 ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                 ;
; 20.650 ; 20.834       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config:reg_config_inst|clock_20k                                       ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk                                       ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk                                      ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk                                      ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk                                      ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk                                      ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk                                      ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk                                      ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk                                       ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk                                       ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk                                       ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[4]|clk                                       ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[5]|clk                                       ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[6]|clk                                       ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[7]|clk                                       ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[8]|clk                                       ;
; 20.828 ; 20.828       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; reg_config_inst|clock_20k_cnt[9]|clk                                       ;
; 20.829 ; 20.829       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 20.829 ; 20.829       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk                                    ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk                                    ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                                            ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                                           ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                                           ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                                           ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                                           ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                                           ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                                           ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                                            ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                                            ;
; 20.829 ; 20.829       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+
; camera_data[*]  ; camera_pclk ; 1.171 ; 2.071 ; Rise       ; camera_pclk                                          ;
;  camera_data[0] ; camera_pclk ; 1.097 ; 1.988 ; Rise       ; camera_pclk                                          ;
;  camera_data[1] ; camera_pclk ; 1.048 ; 1.935 ; Rise       ; camera_pclk                                          ;
;  camera_data[2] ; camera_pclk ; 0.782 ; 1.612 ; Rise       ; camera_pclk                                          ;
;  camera_data[3] ; camera_pclk ; 0.836 ; 1.689 ; Rise       ; camera_pclk                                          ;
;  camera_data[4] ; camera_pclk ; 1.059 ; 1.941 ; Rise       ; camera_pclk                                          ;
;  camera_data[5] ; camera_pclk ; 1.171 ; 2.071 ; Rise       ; camera_pclk                                          ;
;  camera_data[6] ; camera_pclk ; 1.123 ; 2.018 ; Rise       ; camera_pclk                                          ;
;  camera_data[7] ; camera_pclk ; 1.061 ; 1.950 ; Rise       ; camera_pclk                                          ;
; camera_href     ; camera_pclk ; 2.680 ; 3.689 ; Rise       ; camera_pclk                                          ;
; camera_vsync    ; camera_pclk ; 1.015 ; 1.711 ; Rise       ; camera_pclk                                          ;
; reset_n         ; clk_50M     ; 2.359 ; 3.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+
; camera_data[*]  ; camera_pclk ; -0.542 ; -1.362 ; Rise       ; camera_pclk                                          ;
;  camera_data[0] ; camera_pclk ; -0.846 ; -1.724 ; Rise       ; camera_pclk                                          ;
;  camera_data[1] ; camera_pclk ; -0.797 ; -1.673 ; Rise       ; camera_pclk                                          ;
;  camera_data[2] ; camera_pclk ; -0.542 ; -1.362 ; Rise       ; camera_pclk                                          ;
;  camera_data[3] ; camera_pclk ; -0.594 ; -1.437 ; Rise       ; camera_pclk                                          ;
;  camera_data[4] ; camera_pclk ; -0.808 ; -1.678 ; Rise       ; camera_pclk                                          ;
;  camera_data[5] ; camera_pclk ; -0.915 ; -1.802 ; Rise       ; camera_pclk                                          ;
;  camera_data[6] ; camera_pclk ; -0.870 ; -1.752 ; Rise       ; camera_pclk                                          ;
;  camera_data[7] ; camera_pclk ; -0.810 ; -1.686 ; Rise       ; camera_pclk                                          ;
; camera_href     ; camera_pclk ; -1.694 ; -2.560 ; Rise       ; camera_pclk                                          ;
; camera_vsync    ; camera_pclk ; -0.766 ; -1.495 ; Rise       ; camera_pclk                                          ;
; reset_n         ; clk_50M     ; -1.945 ; -2.694 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 2.826 ; 3.374 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 2.826 ; 3.374 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 5.258 ; 4.997 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 3.928 ; 3.844 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 3.927 ; 3.843 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 3.891 ; 3.807 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 3.996 ; 3.912 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 5.248 ; 4.987 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 5.258 ; 4.997 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 3.975 ; 3.891 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 3.965 ; 3.881 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 3.406 ; 3.322 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 4.307 ; 4.340 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 2.117 ; 2.073 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 2.106 ; 2.063 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 1.680 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 4.235 ; 4.162 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 1.626 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 2.748 ; 3.295 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 2.748 ; 3.295 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 3.831 ; 3.748 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 3.867 ; 3.784 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 3.866 ; 3.783 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 3.831 ; 3.748 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 3.932 ; 3.849 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 5.191 ; 4.931 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 5.201 ; 4.941 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 3.912 ; 3.829 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 3.902 ; 3.819 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 3.365 ; 3.282 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 4.185 ; 4.214 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 1.822 ; 1.776 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 1.812 ; 1.767 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 1.409 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 3.854 ; 3.782 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 1.355 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 12.947 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                       ; Synchronization Node                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]         ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]         ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]          ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 12.947                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.270        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.677        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.089                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.082        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.007        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.143                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.539        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 5.604        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 13.161                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ;                        ;              ;                  ; 7.611        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ;                        ;              ;                  ; 5.550        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 13.198                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 7.537        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 5.661        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.214                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.607        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 5.607        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.283                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.611        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 5.672        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.346                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.607        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 5.739        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.442                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.609        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 5.833        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.662                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.427        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.235        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.742                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.538        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.204        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 13.767                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.528        ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.239        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 37.480                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 19.497       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 17.983       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.490                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.499       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 17.991       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 37.513                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ;                        ;              ;                  ; 19.547       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ;                        ;              ;                  ; 17.966       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.533                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 19.392       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 18.141       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.538                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.560       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 17.978       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.562                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.548       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 18.014       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.573                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.501       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 18.072       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.615                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.613       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 18.002       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.640                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.609       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.031       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.677                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 19.551       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 18.126       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.731                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.485       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 18.246       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.760                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  e_rxc                                                                                                                                     ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  camera_pclk                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.609       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo:dcfifo_component|dcfifo_hrl1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 18.151       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -6.805  ; 0.149 ; 0.598    ; 0.788   ; 3.141               ;
;  camera_pclk                                          ; 13.608  ; 0.186 ; 17.300   ; 0.788   ; 9.105               ;
;  clk_50M                                              ; N/A     ; N/A   ; N/A      ; N/A     ; 9.412               ;
;  e_gtxc                                               ; -6.805  ; 7.262 ; N/A      ; N/A     ; 3.519               ;
;  e_rxc                                                ; -6.283  ; 0.149 ; 0.598    ; 0.996   ; 3.141               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 35.330  ; 0.303 ; 37.875   ; 0.859   ; 20.521              ;
; Design-wide TNS                                       ; -136.77 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  camera_pclk                                          ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50M                                              ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  e_gtxc                                               ; -47.834 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  e_rxc                                                ; -88.936 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+
; camera_data[*]  ; camera_pclk ; 2.307 ; 2.662 ; Rise       ; camera_pclk                                          ;
;  camera_data[0] ; camera_pclk ; 2.072 ; 2.461 ; Rise       ; camera_pclk                                          ;
;  camera_data[1] ; camera_pclk ; 1.995 ; 2.382 ; Rise       ; camera_pclk                                          ;
;  camera_data[2] ; camera_pclk ; 1.454 ; 1.787 ; Rise       ; camera_pclk                                          ;
;  camera_data[3] ; camera_pclk ; 1.576 ; 1.927 ; Rise       ; camera_pclk                                          ;
;  camera_data[4] ; camera_pclk ; 2.020 ; 2.380 ; Rise       ; camera_pclk                                          ;
;  camera_data[5] ; camera_pclk ; 2.307 ; 2.662 ; Rise       ; camera_pclk                                          ;
;  camera_data[6] ; camera_pclk ; 2.097 ; 2.493 ; Rise       ; camera_pclk                                          ;
;  camera_data[7] ; camera_pclk ; 2.017 ; 2.401 ; Rise       ; camera_pclk                                          ;
; camera_href     ; camera_pclk ; 5.948 ; 6.125 ; Rise       ; camera_pclk                                          ;
; camera_vsync    ; camera_pclk ; 1.989 ; 2.319 ; Rise       ; camera_pclk                                          ;
; reset_n         ; clk_50M     ; 4.844 ; 5.142 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+-------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+
; camera_data[*]  ; camera_pclk ; -0.542 ; -0.858 ; Rise       ; camera_pclk                                          ;
;  camera_data[0] ; camera_pclk ; -0.846 ; -1.445 ; Rise       ; camera_pclk                                          ;
;  camera_data[1] ; camera_pclk ; -0.797 ; -1.380 ; Rise       ; camera_pclk                                          ;
;  camera_data[2] ; camera_pclk ; -0.542 ; -0.858 ; Rise       ; camera_pclk                                          ;
;  camera_data[3] ; camera_pclk ; -0.594 ; -0.980 ; Rise       ; camera_pclk                                          ;
;  camera_data[4] ; camera_pclk ; -0.808 ; -1.390 ; Rise       ; camera_pclk                                          ;
;  camera_data[5] ; camera_pclk ; -0.915 ; -1.620 ; Rise       ; camera_pclk                                          ;
;  camera_data[6] ; camera_pclk ; -0.870 ; -1.488 ; Rise       ; camera_pclk                                          ;
;  camera_data[7] ; camera_pclk ; -0.810 ; -1.408 ; Rise       ; camera_pclk                                          ;
; camera_href     ; camera_pclk ; -1.694 ; -2.560 ; Rise       ; camera_pclk                                          ;
; camera_vsync    ; camera_pclk ; -0.766 ; -1.307 ; Rise       ; camera_pclk                                          ;
; reset_n         ; clk_50M     ; -1.945 ; -2.694 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+-------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 5.958 ; 5.737 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 5.958 ; 5.737 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 8.785 ; 8.355 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 6.982 ; 6.795 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 6.979 ; 6.792 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 6.943 ; 6.756 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 7.089 ; 6.902 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 8.785 ; 8.355 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 8.781 ; 8.351 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 7.066 ; 6.879 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 7.056 ; 6.869 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 5.973 ; 5.786 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 8.081 ; 7.855 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 4.544 ; 4.359 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 4.524 ; 4.337 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 3.446 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 9.151 ; 9.052 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 3.207 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; e_gtxc       ; e_rxc      ; 2.748 ; 3.295 ; Rise       ; e_rxc                                                ;
; e_gtxc       ; e_rxc      ; 2.748 ; 3.295 ; Fall       ; e_rxc                                                ;
; e_txd[*]     ; e_rxc      ; 3.831 ; 3.748 ; Fall       ; e_rxc                                                ;
;  e_txd[0]    ; e_rxc      ; 3.867 ; 3.784 ; Fall       ; e_rxc                                                ;
;  e_txd[1]    ; e_rxc      ; 3.866 ; 3.783 ; Fall       ; e_rxc                                                ;
;  e_txd[2]    ; e_rxc      ; 3.831 ; 3.748 ; Fall       ; e_rxc                                                ;
;  e_txd[3]    ; e_rxc      ; 3.932 ; 3.849 ; Fall       ; e_rxc                                                ;
;  e_txd[4]    ; e_rxc      ; 5.191 ; 4.931 ; Fall       ; e_rxc                                                ;
;  e_txd[5]    ; e_rxc      ; 5.201 ; 4.941 ; Fall       ; e_rxc                                                ;
;  e_txd[6]    ; e_rxc      ; 3.912 ; 3.829 ; Fall       ; e_rxc                                                ;
;  e_txd[7]    ; e_rxc      ; 3.902 ; 3.819 ; Fall       ; e_rxc                                                ;
; e_txen       ; e_rxc      ; 3.365 ; 3.282 ; Fall       ; e_rxc                                                ;
; e_txer       ; e_rxc      ; 4.185 ; 4.214 ; Fall       ; e_rxc                                                ;
; camera_pwnd  ; clk_50M    ; 1.822 ; 1.776 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_reset ; clk_50M    ; 1.812 ; 1.767 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ; 1.409 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; i2c_sclk     ; clk_50M    ; 3.854 ; 3.782 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; camera_xclk  ; clk_50M    ;       ; 1.355 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_xclk   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_reset  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_pwnd   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sclk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_reset       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_mdc         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_gtxc        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txen        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txer        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txd[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_mdio        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sdat      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_rxdv                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_rxer                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_rxd[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_rxd[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_rxd[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_rxd[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_rxd[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_rxd[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_rxd[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_rxd[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_txc                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_mdio                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c_sdat                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; e_rxc                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_50M                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_href             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_pclk             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_vsync            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; camera_xclk   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; camera_reset  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; camera_pwnd   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; i2c_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_reset       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_mdc         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_gtxc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_txen        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_txer        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_txd[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_txd[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_txd[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_txd[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_txd[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.09 V              ; -0.00842 V          ; 0.277 V                              ; 0.268 V                              ; 5.24e-09 s                  ; 3.95e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.09 V             ; -0.00842 V         ; 0.277 V                             ; 0.268 V                             ; 5.24e-09 s                 ; 3.95e-09 s                 ; No                        ; Yes                       ;
; e_txd[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.09 V              ; -0.00842 V          ; 0.277 V                              ; 0.268 V                              ; 5.24e-09 s                  ; 3.95e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.09 V             ; -0.00842 V         ; 0.277 V                             ; 0.268 V                             ; 5.24e-09 s                 ; 3.95e-09 s                 ; No                        ; Yes                       ;
; e_txd[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_txd[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; e_mdio        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; i2c_sdat      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0316 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0316 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; camera_xclk   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; camera_reset  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; camera_pwnd   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; i2c_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_reset       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_mdc         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_gtxc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_txen        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_txer        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_txd[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_txd[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_txd[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_txd[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_txd[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.08 V              ; -0.00375 V          ; 0.284 V                              ; 0.246 V                              ; 6.17e-09 s                  ; 4.91e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.08 V             ; -0.00375 V         ; 0.284 V                             ; 0.246 V                             ; 6.17e-09 s                 ; 4.91e-09 s                 ; No                        ; Yes                       ;
; e_txd[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.08 V              ; -0.00375 V          ; 0.284 V                              ; 0.246 V                              ; 6.17e-09 s                  ; 4.91e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.08 V             ; -0.00375 V         ; 0.284 V                             ; 0.246 V                             ; 6.17e-09 s                 ; 4.91e-09 s                 ; No                        ; Yes                       ;
; e_txd[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_txd[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; e_mdio        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; i2c_sdat      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; camera_xclk   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; camera_reset  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; camera_pwnd   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; i2c_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_reset       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_mdc         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_gtxc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_txen        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_txer        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_txd[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_txd[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_txd[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_txd[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_txd[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.48 V              ; -0.0129 V           ; 0.351 V                              ; 0.278 V                              ; 4.12e-09 s                  ; 3.46e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.48 V             ; -0.0129 V          ; 0.351 V                             ; 0.278 V                             ; 4.12e-09 s                 ; 3.46e-09 s                 ; No                        ; No                        ;
; e_txd[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.48 V              ; -0.0129 V           ; 0.351 V                              ; 0.278 V                              ; 4.12e-09 s                  ; 3.46e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.48 V             ; -0.0129 V          ; 0.351 V                             ; 0.278 V                             ; 4.12e-09 s                 ; 3.46e-09 s                 ; No                        ; No                        ;
; e_txd[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_txd[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; e_mdio        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; i2c_sdat      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.093 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.093 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                          ; camera_pclk                                          ; 1108     ; 0        ; 0        ; 0        ;
; e_rxc                                                ; camera_pclk                                          ; 12       ; 0        ; 0        ; 0        ;
; e_rxc                                                ; e_gtxc                                               ; 0        ; 9        ; 0        ; 0        ;
; camera_pclk                                          ; e_rxc                                                ; 12       ; 0        ; 11       ; 0        ;
; e_rxc                                                ; e_rxc                                                ; 1364     ; 184      ; 200      ; 979283   ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 850      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                          ; camera_pclk                                          ; 1108     ; 0        ; 0        ; 0        ;
; e_rxc                                                ; camera_pclk                                          ; 12       ; 0        ; 0        ; 0        ;
; e_rxc                                                ; e_gtxc                                               ; 0        ; 9        ; 0        ; 0        ;
; camera_pclk                                          ; e_rxc                                                ; 12       ; 0        ; 11       ; 0        ;
; e_rxc                                                ; e_rxc                                                ; 1364     ; 184      ; 200      ; 979283   ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 850      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                          ; camera_pclk                                          ; 64       ; 0        ; 0        ; 0        ;
; camera_pclk                                          ; e_rxc                                                ; 84       ; 0        ; 0        ; 0        ;
; e_rxc                                                ; e_rxc                                                ; 0        ; 32       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 17       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                          ; camera_pclk                                          ; 64       ; 0        ; 0        ; 0        ;
; camera_pclk                                          ; e_rxc                                                ; 84       ; 0        ; 0        ; 0        ;
; e_rxc                                                ; e_rxc                                                ; 0        ; 32       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 17       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 57    ; 57   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Mon Oct 31 18:48:23 2016
Info: Command: quartus_sta ov5640_ethernet -c ov5640_ethernet
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hrl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'ov5640_ethernet.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50M clk_50M
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: reg_config:reg_config_inst|clock_20k was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.805
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.805       -47.834 e_gtxc 
    Info (332119):    -6.283       -88.936 e_rxc 
    Info (332119):    13.608         0.000 camera_pclk 
    Info (332119):    35.330         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.398         0.000 e_rxc 
    Info (332119):     0.485         0.000 camera_pclk 
    Info (332119):     0.759         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.676         0.000 e_gtxc 
Info (332146): Worst-case recovery slack is 0.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.598         0.000 e_rxc 
    Info (332119):    17.300         0.000 camera_pclk 
    Info (332119):    37.875         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.622
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.622         0.000 camera_pclk 
    Info (332119):     2.028         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.176         0.000 e_rxc 
Info (332146): Worst-case minimum pulse width slack is 3.519
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.519         0.000 e_gtxc 
    Info (332119):     3.519         0.000 e_rxc 
    Info (332119):     9.675         0.000 camera_pclk 
    Info (332119):     9.863         0.000 clk_50M 
    Info (332119):    20.521         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 8.943 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: reg_config:reg_config_inst|clock_20k was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.916
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.916       -41.502 e_gtxc 
    Info (332119):    -5.292       -72.834 e_rxc 
    Info (332119):    13.918         0.000 camera_pclk 
    Info (332119):    35.729         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.329         0.000 e_rxc 
    Info (332119):     0.430         0.000 camera_pclk 
    Info (332119):     0.704         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.137         0.000 e_gtxc 
Info (332146): Worst-case recovery slack is 0.931
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.931         0.000 e_rxc 
    Info (332119):    17.620         0.000 camera_pclk 
    Info (332119):    38.068         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.392
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.392         0.000 camera_pclk 
    Info (332119):     1.815         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.931         0.000 e_rxc 
Info (332146): Worst-case minimum pulse width slack is 3.463
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.463         0.000 e_rxc 
    Info (332119):     3.519         0.000 e_gtxc 
    Info (332119):     9.524         0.000 camera_pclk 
    Info (332119):     9.851         0.000 clk_50M 
    Info (332119):    20.530         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 9.256 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: reg_config:reg_config_inst|clock_20k was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.278
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.278       -19.774 e_gtxc 
    Info (332119):     1.832         0.000 e_rxc 
    Info (332119):    17.234         0.000 camera_pclk 
    Info (332119):    38.919         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.149         0.000 e_rxc 
    Info (332119):     0.186         0.000 camera_pclk 
    Info (332119):     0.303         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.262         0.000 e_gtxc 
Info (332146): Worst-case recovery slack is 2.283
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.283         0.000 e_rxc 
    Info (332119):    18.710         0.000 camera_pclk 
    Info (332119):    39.892         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.788
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.788         0.000 camera_pclk 
    Info (332119):     0.859         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.996         0.000 e_rxc 
Info (332146): Worst-case minimum pulse width slack is 3.141
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.141         0.000 e_rxc 
    Info (332119):     4.000         0.000 e_gtxc 
    Info (332119):     9.105         0.000 camera_pclk 
    Info (332119):     9.412         0.000 clk_50M 
    Info (332119):    20.615         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 12.947 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 501 megabytes
    Info: Processing ended: Mon Oct 31 18:48:27 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


