Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec  1 21:32:45 2021
| Host         : Mehul running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpu_timing_summary_routed.rpt -rpx fpu_timing_summary_routed.rpx -warn_on_violation
| Design       : fpu
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/i_m_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: A1/o_mantissa_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[0] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[10] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[11] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[12] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[13] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[14] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[15] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[16] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[17] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[18] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[19] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[1] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[20] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[21] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[22] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[23] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[24] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[25] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[26] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[27] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[28] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[29] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[2] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[3] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[4] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[5] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[6] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[7] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[8] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/mult/i_e1/ACOUT[9] (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/mult/i_m_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/mult/i_m_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/mult/i_m_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/mult/i_m_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/mult/i_m_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/mult/i_m_reg[46]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/i_m_reg[41]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/i_m_reg[42]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/i_m_reg[43]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/i_m_reg[44]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/i_m_reg[45]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/i_m_reg[46]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_e_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_e_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_e_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[32]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[33]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[34]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[35]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[36]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[37]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[38]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[39]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[40]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[41]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[42]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[43]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[44]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S0_2D/norm1/out_m_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/i_m_reg[9]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_exponent_reg[0]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_exponent_reg[1]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_exponent_reg[2]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_exponent_reg[3]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_exponent_reg[4]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_exponent_reg[5]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_exponent_reg[6]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_exponent_reg[7]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[0]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[10]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[11]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[12]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[13]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[14]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[15]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[16]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[17]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[18]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[19]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[1]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[20]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[21]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[24]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[2]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[3]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[4]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[5]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[6]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[7]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[8]/Q (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_mantissa_reg[9]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: D1/recip/S0_N0/o_sign_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/i_m_reg[9]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_exponent_reg[0]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_exponent_reg[1]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_exponent_reg[2]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_exponent_reg[3]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_exponent_reg[4]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_exponent_reg[5]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_exponent_reg[6]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_exponent_reg[7]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[0]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[10]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[11]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[12]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[13]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[14]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[15]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[16]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[17]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[18]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[19]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[1]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[20]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[21]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[24]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[2]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[3]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[4]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[5]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[6]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[7]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[8]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_mantissa_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_2minDN0/o_sign_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/i_m_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/i_m_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/i_m_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/i_m_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/i_m_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/i_m_reg[46]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_e_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_e_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_e_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_e_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_e_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_e_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_e_reg[6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_e_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[32]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[33]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[34]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[35]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[36]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[37]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[38]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[39]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[40]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[41]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[42]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[43]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[44]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S1_DN0/norm1/out_m_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/i_m_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/i_m_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/i_m_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/i_m_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/i_m_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/i_m_reg[46]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_e_reg[0]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_e_reg[1]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_e_reg[2]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_e_reg[3]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_e_reg[4]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_e_reg[5]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_e_reg[6]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_e_reg[7]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[23]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[24]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[25]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[26]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[27]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[28]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[29]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[30]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[31]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[32]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[33]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[34]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[35]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[36]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[37]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[38]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[39]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[40]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[41]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[42]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[43]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[44]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: D1/recip/S1_N1/norm1/out_m_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/i_m_reg[9]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_exponent_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_exponent_reg[1]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_exponent_reg[2]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_exponent_reg[3]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_exponent_reg[4]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_exponent_reg[5]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_exponent_reg[6]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_exponent_reg[7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[10]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[11]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[12]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[13]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[15]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[16]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[17]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[18]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[19]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[20]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[21]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[7]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[8]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: D1/recip/S2_2minDN1/o_mantissa_reg[9]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/i_m_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/i_m_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/i_m_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/i_m_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/i_m_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/i_m_reg[46]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_e_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_e_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_e_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_e_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_e_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_e_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_e_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_e_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[32]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[33]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[34]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[35]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[36]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[37]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[38]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[39]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[40]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[41]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[42]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[43]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[44]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: D1/recip/S2_DN1/norm1/out_m_reg[45]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/i_m_reg[41]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/i_m_reg[42]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/i_m_reg[43]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/i_m_reg[44]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/i_m_reg[45]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/i_m_reg[46]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[23]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[28]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[29]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[30]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[31]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[32]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[33]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[34]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[35]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[36]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[37]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[38]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[39]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[40]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[41]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[42]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[43]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[44]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: D1/recip/S2_N2/norm1/out_m_reg[45]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[0] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[10] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[11] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[12] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[13] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[14] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[15] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[16] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[17] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[18] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[19] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[1] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[20] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[21] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[22] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[23] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[24] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[25] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[26] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[27] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[28] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[29] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[2] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[3] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[4] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[5] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[6] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[7] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[8] (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: M1/i_e1/ACOUT[9] (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: M1/i_m_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: M1/i_m_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: M1/i_m_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: M1/i_m_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: M1/i_m_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: M1/i_m_reg[46]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[9]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[17]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[18]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[19]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[20]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[21]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[23]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[28]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[29]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[16]/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[17]/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[18]/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[1]/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[20]/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[21]/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[23]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[28]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[9]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[17]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[18]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[19]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[20]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[21]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[23]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[28]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[29]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[30]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[10]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[12]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[13]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[14]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[15]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[16]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[17]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[18]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[19]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[20]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[21]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[23]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[28]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[29]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[30]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[3]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[5]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 838 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.224       -1.574                     15                   33        0.366        0.000                      0                   33        4.500        0.000                       0                   191  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.224       -1.574                     15                   33        0.366        0.000                      0                   33        4.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           15  Failing Endpoints,  Worst Slack       -0.224ns,  Total Violation       -1.574ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_mantissa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.196ns  (logic 6.878ns (67.457%)  route 3.318ns (32.543%))
  Logic Levels:           9  (DSP48E1=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 14.511 - 10.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.649     4.877    clk_IBUF_BUFG
    SLICE_X69Y120        FDRE                                         r  divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456     5.333 f  divider_b_in_reg[27]/Q
                         net (fo=5, routed)           0.667     6.000    D1/mult/Q[4]
    SLICE_X69Y120        LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  D1/mult/i_e1_carry__0_i_5/O
                         net (fo=2, routed)           0.410     6.534    D1/mult/i_e1_carry__0_i_5_n_8
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.658 f  D1/mult/i_e1_i_25__0/O
                         net (fo=2, routed)           0.161     6.819    D1/mult/i_e1_i_25__0_n_8
    SLICE_X67Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.943 r  D1/mult/i_e1_i_1__4/O
                         net (fo=1, routed)           0.402     7.345    D1/mult/i_e1_i_1__4_n_8
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    11.381 r  D1/mult/i_e1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.383    D1/mult/i_e1_n_114
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    12.901 f  D1/mult/i_e1__0/P[29]
                         net (fo=4, routed)           0.511    13.412    D1/mult/p_1_in
    SLICE_X64Y122        LUT6 (Prop_lut6_I0_O)        0.124    13.536 r  D1/mult/n_0_2951_BUFG_inst_i_2/O
                         net (fo=31, routed)          0.730    14.266    D1/mult/norm1/i_e1__0_0
    SLICE_X69Y121        LUT5 (Prop_lut5_I3_O)        0.124    14.390 r  D1/mult/norm1/o_mantissa[8]_i_4/O
                         net (fo=1, routed)           0.151    14.541    D1/mult/norm1/divider_out[8]
    SLICE_X69Y121        LUT5 (Prop_lut5_I2_O)        0.124    14.665 r  D1/mult/norm1/o_mantissa[8]_i_3/O
                         net (fo=1, routed)           0.284    14.949    M1/norm1/i_e1__0_7
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.073 r  M1/norm1/o_mantissa[8]_i_1/O
                         net (fo=1, routed)           0.000    15.073    M1_n_21
    SLICE_X67Y121        FDRE                                         r  o_mantissa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849    10.849 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.529    14.511    clk_IBUF_BUFG
    SLICE_X67Y121        FDRE                                         r  o_mantissa_reg[8]/C
                         clock pessimism              0.342    14.853    
                         clock uncertainty           -0.035    14.818    
    SLICE_X67Y121        FDRE (Setup_fdre_C_D)        0.031    14.849    o_mantissa_reg[8]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -15.073    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_exponent_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.188ns  (logic 6.878ns (67.509%)  route 3.310ns (32.491%))
  Logic Levels:           9  (DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 14.511 - 10.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.649     4.877    clk_IBUF_BUFG
    SLICE_X69Y120        FDRE                                         r  divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456     5.333 f  divider_b_in_reg[27]/Q
                         net (fo=5, routed)           0.667     6.000    D1/mult/Q[4]
    SLICE_X69Y120        LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  D1/mult/i_e1_carry__0_i_5/O
                         net (fo=2, routed)           0.410     6.534    D1/mult/i_e1_carry__0_i_5_n_8
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.658 f  D1/mult/i_e1_i_25__0/O
                         net (fo=2, routed)           0.161     6.819    D1/mult/i_e1_i_25__0_n_8
    SLICE_X67Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.943 r  D1/mult/i_e1_i_1__4/O
                         net (fo=1, routed)           0.402     7.345    D1/mult/i_e1_i_1__4_n_8
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    11.381 r  D1/mult/i_e1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.383    D1/mult/i_e1_n_114
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    12.901 f  D1/mult/i_e1__0/P[29]
                         net (fo=4, routed)           0.511    13.412    D1/mult/p_1_in
    SLICE_X64Y122        LUT6 (Prop_lut6_I0_O)        0.124    13.536 r  D1/mult/n_0_2951_BUFG_inst_i_2/O
                         net (fo=31, routed)          0.581    14.117    D1/mult/norm1/i_e1__0_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I2_O)        0.124    14.241 r  D1/mult/norm1/o_exponent[4]_i_5/O
                         net (fo=1, routed)           0.288    14.529    A1/divider_out[17]
    SLICE_X69Y121        LUT5 (Prop_lut5_I2_O)        0.124    14.653 f  A1/o_exponent[4]_i_3/O
                         net (fo=1, routed)           0.288    14.941    M1/norm1/i_e1__0_20
    SLICE_X67Y121        LUT3 (Prop_lut3_I1_O)        0.124    15.065 r  M1/norm1/o_exponent[4]_i_1/O
                         net (fo=1, routed)           0.000    15.065    M1_n_41
    SLICE_X67Y121        FDRE                                         r  o_exponent_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849    10.849 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.529    14.511    clk_IBUF_BUFG
    SLICE_X67Y121        FDRE                                         r  o_exponent_reg[4]/C
                         clock pessimism              0.342    14.853    
                         clock uncertainty           -0.035    14.818    
    SLICE_X67Y121        FDRE (Setup_fdre_C_D)        0.029    14.847    o_exponent_reg[4]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -15.065    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.206ns  (required time - arrival time)
  Source:                 divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_mantissa_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 6.878ns (67.252%)  route 3.349ns (32.748%))
  Logic Levels:           9  (DSP48E1=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 14.511 - 10.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.649     4.877    clk_IBUF_BUFG
    SLICE_X69Y120        FDRE                                         r  divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456     5.333 f  divider_b_in_reg[27]/Q
                         net (fo=5, routed)           0.667     6.000    D1/mult/Q[4]
    SLICE_X69Y120        LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  D1/mult/i_e1_carry__0_i_5/O
                         net (fo=2, routed)           0.410     6.534    D1/mult/i_e1_carry__0_i_5_n_8
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.658 f  D1/mult/i_e1_i_25__0/O
                         net (fo=2, routed)           0.161     6.819    D1/mult/i_e1_i_25__0_n_8
    SLICE_X67Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.943 r  D1/mult/i_e1_i_1__4/O
                         net (fo=1, routed)           0.402     7.345    D1/mult/i_e1_i_1__4_n_8
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    11.381 r  D1/mult/i_e1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.383    D1/mult/i_e1_n_114
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    12.901 f  D1/mult/i_e1__0/P[29]
                         net (fo=4, routed)           0.511    13.412    D1/mult/p_1_in
    SLICE_X64Y122        LUT6 (Prop_lut6_I0_O)        0.124    13.536 r  D1/mult/n_0_2951_BUFG_inst_i_2/O
                         net (fo=31, routed)          0.569    14.105    D1/mult/norm1/i_e1__0_0
    SLICE_X65Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.229 r  D1/mult/norm1/o_mantissa[17]_i_7/O
                         net (fo=1, routed)           0.465    14.694    A1/divider_out[16]
    SLICE_X66Y121        LUT5 (Prop_lut5_I4_O)        0.124    14.818 r  A1/o_mantissa[17]_i_5/O
                         net (fo=1, routed)           0.162    14.980    M1/norm1/i_e1__0_14
    SLICE_X66Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.104 r  M1/norm1/o_mantissa[17]_i_1/O
                         net (fo=1, routed)           0.000    15.104    M1_n_14
    SLICE_X66Y121        FDRE                                         r  o_mantissa_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849    10.849 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.529    14.511    clk_IBUF_BUFG
    SLICE_X66Y121        FDRE                                         r  o_mantissa_reg[17]/C
                         clock pessimism              0.342    14.853    
                         clock uncertainty           -0.035    14.818    
    SLICE_X66Y121        FDRE (Setup_fdre_C_D)        0.081    14.899    o_mantissa_reg[17]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -15.104    
  -------------------------------------------------------------------
                         slack                                 -0.206    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_mantissa_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 6.878ns (68.054%)  route 3.229ns (31.946%))
  Logic Levels:           9  (DSP48E1=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 14.515 - 10.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.649     4.877    clk_IBUF_BUFG
    SLICE_X69Y120        FDRE                                         r  divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456     5.333 f  divider_b_in_reg[27]/Q
                         net (fo=5, routed)           0.667     6.000    D1/mult/Q[4]
    SLICE_X69Y120        LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  D1/mult/i_e1_carry__0_i_5/O
                         net (fo=2, routed)           0.410     6.534    D1/mult/i_e1_carry__0_i_5_n_8
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.658 f  D1/mult/i_e1_i_25__0/O
                         net (fo=2, routed)           0.161     6.819    D1/mult/i_e1_i_25__0_n_8
    SLICE_X67Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.943 r  D1/mult/i_e1_i_1__4/O
                         net (fo=1, routed)           0.402     7.345    D1/mult/i_e1_i_1__4_n_8
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    11.381 r  D1/mult/i_e1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.383    D1/mult/i_e1_n_114
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    12.901 f  D1/mult/i_e1__0/P[29]
                         net (fo=4, routed)           0.511    13.412    D1/mult/p_1_in
    SLICE_X64Y122        LUT6 (Prop_lut6_I0_O)        0.124    13.536 r  D1/mult/n_0_2951_BUFG_inst_i_2/O
                         net (fo=31, routed)          0.624    14.160    D1/mult/norm1/i_e1__0_0
    SLICE_X63Y120        LUT5 (Prop_lut5_I3_O)        0.124    14.284 r  D1/mult/norm1/o_mantissa[15]_i_4/O
                         net (fo=1, routed)           0.154    14.438    A1/divider_out[14]
    SLICE_X63Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.562 r  A1/o_mantissa[15]_i_3/O
                         net (fo=1, routed)           0.297    14.860    M1/norm1/i_e1__0_13
    SLICE_X65Y120        LUT6 (Prop_lut6_I5_O)        0.124    14.984 r  M1/norm1/o_mantissa[15]_i_1/O
                         net (fo=1, routed)           0.000    14.984    M1_n_15
    SLICE_X65Y120        FDRE                                         r  o_mantissa_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849    10.849 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.533    14.515    clk_IBUF_BUFG
    SLICE_X65Y120        FDRE                                         r  o_mantissa_reg[15]/C
                         clock pessimism              0.326    14.841    
                         clock uncertainty           -0.035    14.806    
    SLICE_X65Y120        FDRE (Setup_fdre_C_D)        0.031    14.837    o_mantissa_reg[15]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_mantissa_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 6.878ns (68.062%)  route 3.228ns (31.938%))
  Logic Levels:           9  (DSP48E1=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 14.511 - 10.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.649     4.877    clk_IBUF_BUFG
    SLICE_X69Y120        FDRE                                         r  divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456     5.333 f  divider_b_in_reg[27]/Q
                         net (fo=5, routed)           0.667     6.000    D1/mult/Q[4]
    SLICE_X69Y120        LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  D1/mult/i_e1_carry__0_i_5/O
                         net (fo=2, routed)           0.410     6.534    D1/mult/i_e1_carry__0_i_5_n_8
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.658 f  D1/mult/i_e1_i_25__0/O
                         net (fo=2, routed)           0.161     6.819    D1/mult/i_e1_i_25__0_n_8
    SLICE_X67Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.943 r  D1/mult/i_e1_i_1__4/O
                         net (fo=1, routed)           0.402     7.345    D1/mult/i_e1_i_1__4_n_8
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    11.381 r  D1/mult/i_e1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.383    D1/mult/i_e1_n_114
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    12.901 f  D1/mult/i_e1__0/P[29]
                         net (fo=4, routed)           0.511    13.412    D1/mult/p_1_in
    SLICE_X64Y122        LUT6 (Prop_lut6_I0_O)        0.124    13.536 r  D1/mult/n_0_2951_BUFG_inst_i_2/O
                         net (fo=31, routed)          0.620    14.155    D1/mult/norm1/i_e1__0_0
    SLICE_X66Y120        LUT5 (Prop_lut5_I3_O)        0.124    14.279 r  D1/mult/norm1/o_mantissa[14]_i_4/O
                         net (fo=1, routed)           0.161    14.440    A1/divider_out[13]
    SLICE_X66Y120        LUT5 (Prop_lut5_I4_O)        0.124    14.564 r  A1/o_mantissa[14]_i_3/O
                         net (fo=1, routed)           0.294    14.858    M1/norm1/i_e1__0_12
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.982 r  M1/norm1/o_mantissa[14]_i_1/O
                         net (fo=1, routed)           0.000    14.982    M1_n_16
    SLICE_X67Y121        FDRE                                         r  o_mantissa_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849    10.849 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.529    14.511    clk_IBUF_BUFG
    SLICE_X67Y121        FDRE                                         r  o_mantissa_reg[14]/C
                         clock pessimism              0.342    14.853    
                         clock uncertainty           -0.035    14.818    
    SLICE_X67Y121        FDRE (Setup_fdre_C_D)        0.032    14.850    o_mantissa_reg[14]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -14.982    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_exponent_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.878ns (68.267%)  route 3.197ns (31.733%))
  Logic Levels:           9  (DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.649     4.877    clk_IBUF_BUFG
    SLICE_X69Y120        FDRE                                         r  divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456     5.333 f  divider_b_in_reg[27]/Q
                         net (fo=5, routed)           0.667     6.000    D1/mult/Q[4]
    SLICE_X69Y120        LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  D1/mult/i_e1_carry__0_i_5/O
                         net (fo=2, routed)           0.410     6.534    D1/mult/i_e1_carry__0_i_5_n_8
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.658 f  D1/mult/i_e1_i_25__0/O
                         net (fo=2, routed)           0.161     6.819    D1/mult/i_e1_i_25__0_n_8
    SLICE_X67Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.943 r  D1/mult/i_e1_i_1__4/O
                         net (fo=1, routed)           0.402     7.345    D1/mult/i_e1_i_1__4_n_8
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    11.381 r  D1/mult/i_e1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.383    D1/mult/i_e1_n_114
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    12.901 f  D1/mult/i_e1__0/P[29]
                         net (fo=4, routed)           0.511    13.412    D1/mult/p_1_in
    SLICE_X64Y122        LUT6 (Prop_lut6_I0_O)        0.124    13.536 r  D1/mult/n_0_2951_BUFG_inst_i_2/O
                         net (fo=31, routed)          0.590    14.126    D1/mult/norm1/i_e1__0_0
    SLICE_X65Y119        LUT6 (Prop_lut6_I2_O)        0.124    14.250 r  D1/mult/norm1/o_exponent[2]_i_4/O
                         net (fo=1, routed)           0.154    14.404    M1/norm1/i_e1__0_19[0]
    SLICE_X65Y119        LUT5 (Prop_lut5_I2_O)        0.124    14.528 f  M1/norm1/o_exponent[2]_i_2/O
                         net (fo=1, routed)           0.301    14.828    A1/i_e1__0_10
    SLICE_X63Y119        LUT3 (Prop_lut3_I1_O)        0.124    14.952 r  A1/o_exponent[2]_i_1/O
                         net (fo=1, routed)           0.000    14.952    A1_n_30
    SLICE_X63Y119        FDRE                                         r  o_exponent_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849    10.849 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.534    14.516    clk_IBUF_BUFG
    SLICE_X63Y119        FDRE                                         r  o_exponent_reg[2]/C
                         clock pessimism              0.326    14.842    
                         clock uncertainty           -0.035    14.807    
    SLICE_X63Y119        FDRE (Setup_fdre_C_D)        0.031    14.838    o_exponent_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_exponent_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.049ns  (logic 6.878ns (68.442%)  route 3.171ns (31.558%))
  Logic Levels:           9  (DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.506 - 10.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.649     4.877    clk_IBUF_BUFG
    SLICE_X69Y120        FDRE                                         r  divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456     5.333 f  divider_b_in_reg[27]/Q
                         net (fo=5, routed)           0.667     6.000    D1/mult/Q[4]
    SLICE_X69Y120        LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  D1/mult/i_e1_carry__0_i_5/O
                         net (fo=2, routed)           0.410     6.534    D1/mult/i_e1_carry__0_i_5_n_8
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.658 f  D1/mult/i_e1_i_25__0/O
                         net (fo=2, routed)           0.161     6.819    D1/mult/i_e1_i_25__0_n_8
    SLICE_X67Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.943 r  D1/mult/i_e1_i_1__4/O
                         net (fo=1, routed)           0.402     7.345    D1/mult/i_e1_i_1__4_n_8
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    11.381 r  D1/mult/i_e1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.383    D1/mult/i_e1_n_114
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    12.901 f  D1/mult/i_e1__0/P[29]
                         net (fo=4, routed)           0.511    13.412    D1/mult/p_1_in
    SLICE_X64Y122        LUT6 (Prop_lut6_I0_O)        0.124    13.536 r  D1/mult/n_0_2951_BUFG_inst_i_2/O
                         net (fo=31, routed)          0.605    14.141    D1/mult/norm1/i_e1__0_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I2_O)        0.124    14.265 f  D1/mult/norm1/o_exponent[1]_i_4/O
                         net (fo=1, routed)           0.264    14.529    M1/norm1/i_e1__0_18
    SLICE_X71Y122        LUT5 (Prop_lut5_I4_O)        0.124    14.653 f  M1/norm1/o_exponent[1]_i_2/O
                         net (fo=1, routed)           0.149    14.802    A1/i_e1__0_9
    SLICE_X71Y122        LUT3 (Prop_lut3_I1_O)        0.124    14.926 r  A1/o_exponent[1]_i_1/O
                         net (fo=1, routed)           0.000    14.926    A1_n_29
    SLICE_X71Y122        FDRE                                         r  o_exponent_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849    10.849 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.524    14.506    clk_IBUF_BUFG
    SLICE_X71Y122        FDRE                                         r  o_exponent_reg[1]/C
                         clock pessimism              0.326    14.832    
                         clock uncertainty           -0.035    14.797    
    SLICE_X71Y122        FDRE (Setup_fdre_C_D)        0.031    14.828    o_exponent_reg[1]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.926    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_mantissa_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 6.754ns (66.816%)  route 3.354ns (33.184%))
  Logic Levels:           8  (DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 14.509 - 10.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.649     4.877    clk_IBUF_BUFG
    SLICE_X69Y120        FDRE                                         r  divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456     5.333 f  divider_b_in_reg[27]/Q
                         net (fo=5, routed)           0.667     6.000    D1/mult/Q[4]
    SLICE_X69Y120        LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  D1/mult/i_e1_carry__0_i_5/O
                         net (fo=2, routed)           0.410     6.534    D1/mult/i_e1_carry__0_i_5_n_8
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.658 f  D1/mult/i_e1_i_25__0/O
                         net (fo=2, routed)           0.161     6.819    D1/mult/i_e1_i_25__0_n_8
    SLICE_X67Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.943 r  D1/mult/i_e1_i_1__4/O
                         net (fo=1, routed)           0.402     7.345    D1/mult/i_e1_i_1__4_n_8
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    11.381 r  D1/mult/i_e1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.383    D1/mult/i_e1_n_114
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    12.901 r  D1/mult/i_e1__0/P[30]
                         net (fo=32, routed)          1.126    14.027    D1/mult/norm1/P[24]
    SLICE_X66Y122        LUT5 (Prop_lut5_I1_O)        0.124    14.151 r  D1/mult/norm1/o_mantissa[1]_i_4/O
                         net (fo=1, routed)           0.161    14.312    A1/divider_out[1]
    SLICE_X66Y122        LUT5 (Prop_lut5_I4_O)        0.124    14.436 r  A1/o_mantissa[1]_i_3/O
                         net (fo=1, routed)           0.425    14.861    M1/norm1/i_e1__0_1
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.985 r  M1/norm1/o_mantissa[1]_i_1/O
                         net (fo=1, routed)           0.000    14.985    M1_n_27
    SLICE_X66Y122        FDRE                                         r  o_mantissa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849    10.849 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.527    14.509    clk_IBUF_BUFG
    SLICE_X66Y122        FDRE                                         r  o_mantissa_reg[1]/C
                         clock pessimism              0.342    14.851    
                         clock uncertainty           -0.035    14.816    
    SLICE_X66Y122        FDRE (Setup_fdre_C_D)        0.077    14.893    o_mantissa_reg[1]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_mantissa_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.044ns  (logic 6.878ns (68.476%)  route 3.166ns (31.524%))
  Logic Levels:           9  (DSP48E1=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.506 - 10.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.649     4.877    clk_IBUF_BUFG
    SLICE_X69Y120        FDRE                                         r  divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456     5.333 f  divider_b_in_reg[27]/Q
                         net (fo=5, routed)           0.667     6.000    D1/mult/Q[4]
    SLICE_X69Y120        LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  D1/mult/i_e1_carry__0_i_5/O
                         net (fo=2, routed)           0.410     6.534    D1/mult/i_e1_carry__0_i_5_n_8
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.658 f  D1/mult/i_e1_i_25__0/O
                         net (fo=2, routed)           0.161     6.819    D1/mult/i_e1_i_25__0_n_8
    SLICE_X67Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.943 r  D1/mult/i_e1_i_1__4/O
                         net (fo=1, routed)           0.402     7.345    D1/mult/i_e1_i_1__4_n_8
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    11.381 r  D1/mult/i_e1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.383    D1/mult/i_e1_n_114
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    12.901 f  D1/mult/i_e1__0/P[29]
                         net (fo=4, routed)           0.511    13.412    D1/mult/p_1_in
    SLICE_X64Y122        LUT6 (Prop_lut6_I0_O)        0.124    13.536 r  D1/mult/n_0_2951_BUFG_inst_i_2/O
                         net (fo=31, routed)          0.421    13.957    D1/mult/norm1/i_e1__0_0
    SLICE_X65Y123        LUT5 (Prop_lut5_I3_O)        0.124    14.081 r  D1/mult/norm1/o_mantissa[6]_i_4/O
                         net (fo=1, routed)           0.441    14.522    A1/divider_out[6]
    SLICE_X67Y124        LUT5 (Prop_lut5_I4_O)        0.124    14.646 r  A1/o_mantissa[6]_i_3/O
                         net (fo=1, routed)           0.151    14.797    M1/norm1/i_e1__0_6
    SLICE_X67Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.921 r  M1/norm1/o_mantissa[6]_i_1/O
                         net (fo=1, routed)           0.000    14.921    M1_n_22
    SLICE_X67Y124        FDRE                                         r  o_mantissa_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849    10.849 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.524    14.506    clk_IBUF_BUFG
    SLICE_X67Y124        FDRE                                         r  o_mantissa_reg[6]/C
                         clock pessimism              0.342    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X67Y124        FDRE (Setup_fdre_C_D)        0.031    14.844    o_mantissa_reg[6]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 divider_b_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_mantissa_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.040ns  (logic 6.878ns (68.505%)  route 3.162ns (31.495%))
  Logic Levels:           9  (DSP48E1=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 14.509 - 10.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.649     4.877    clk_IBUF_BUFG
    SLICE_X69Y120        FDRE                                         r  divider_b_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456     5.333 f  divider_b_in_reg[27]/Q
                         net (fo=5, routed)           0.667     6.000    D1/mult/Q[4]
    SLICE_X69Y120        LUT5 (Prop_lut5_I0_O)        0.124     6.124 r  D1/mult/i_e1_carry__0_i_5/O
                         net (fo=2, routed)           0.410     6.534    D1/mult/i_e1_carry__0_i_5_n_8
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.658 f  D1/mult/i_e1_i_25__0/O
                         net (fo=2, routed)           0.161     6.819    D1/mult/i_e1_i_25__0_n_8
    SLICE_X67Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.943 r  D1/mult/i_e1_i_1__4/O
                         net (fo=1, routed)           0.402     7.345    D1/mult/i_e1_i_1__4_n_8
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    11.381 r  D1/mult/i_e1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.383    D1/mult/i_e1_n_114
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    12.901 f  D1/mult/i_e1__0/P[29]
                         net (fo=4, routed)           0.511    13.412    D1/mult/p_1_in
    SLICE_X64Y122        LUT6 (Prop_lut6_I0_O)        0.124    13.536 r  D1/mult/n_0_2951_BUFG_inst_i_2/O
                         net (fo=31, routed)          0.595    14.131    D1/mult/norm1/i_e1__0_0
    SLICE_X69Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.255 r  D1/mult/norm1/o_mantissa[4]_i_4/O
                         net (fo=1, routed)           0.263    14.518    A1/divider_out[4]
    SLICE_X69Y122        LUT5 (Prop_lut5_I4_O)        0.124    14.642 r  A1/o_mantissa[4]_i_3/O
                         net (fo=1, routed)           0.151    14.793    M1/norm1/i_e1__0_4
    SLICE_X69Y122        LUT6 (Prop_lut6_I5_O)        0.124    14.917 r  M1/norm1/o_mantissa[4]_i_1/O
                         net (fo=1, routed)           0.000    14.917    M1_n_24
    SLICE_X69Y122        FDRE                                         r  o_mantissa_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849    10.849 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.527    14.509    clk_IBUF_BUFG
    SLICE_X69Y122        FDRE                                         r  o_mantissa_reg[4]/C
                         clock pessimism              0.342    14.851    
                         clock uncertainty           -0.035    14.816    
    SLICE_X69Y122        FDRE (Setup_fdre_C_D)        0.031    14.847    o_mantissa_reg[4]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -14.917    
  -------------------------------------------------------------------
                         slack                                 -0.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 multiplier_b_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.231ns (48.904%)  route 0.241ns (51.096%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.572     1.499    clk_IBUF_BUFG
    SLICE_X69Y132        FDRE                                         r  multiplier_b_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y132        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  multiplier_b_in_reg[31]/Q
                         net (fo=1, routed)           0.190     1.830    multiplier_b_in[31]
    SLICE_X69Y133        LUT5 (Prop_lut5_I1_O)        0.045     1.875 r  o_sign_i_2/O
                         net (fo=1, routed)           0.051     1.927    A1/multiplier_b_in_reg[31]
    SLICE_X69Y133        LUT4 (Prop_lut4_I2_O)        0.045     1.972 r  A1/o_sign_i_1/O
                         net (fo=1, routed)           0.000     1.972    o_sign0
    SLICE_X69Y133        FDRE                                         r  o_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.842     2.021    clk_IBUF_BUFG
    SLICE_X69Y133        FDRE                                         r  o_sign_reg/C
                         clock pessimism             -0.507     1.514    
    SLICE_X69Y133        FDRE (Hold_fdre_C_D)         0.091     1.605    o_sign_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 adder_b_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adder_b_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.166%)  route 0.328ns (63.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.572     1.499    clk_IBUF_BUFG
    SLICE_X67Y132        FDRE                                         r  adder_b_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  adder_b_in_reg[31]/Q
                         net (fo=7, routed)           0.328     1.969    adder_b_in_reg_n_8_[31]
    SLICE_X67Y132        LUT5 (Prop_lut5_I4_O)        0.045     2.014 r  adder_b_in[31]_i_1/O
                         net (fo=1, routed)           0.000     2.014    adder_b_in[31]_i_1_n_8
    SLICE_X67Y132        FDRE                                         r  adder_b_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.841     2.020    clk_IBUF_BUFG
    SLICE_X67Y132        FDRE                                         r  adder_b_in_reg[31]/C
                         clock pessimism             -0.521     1.499    
    SLICE_X67Y132        FDRE (Hold_fdre_C_D)         0.091     1.590    adder_b_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 multiplier_a_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_exponent_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.483ns (40.828%)  route 0.700ns (59.172%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.576     1.503    clk_IBUF_BUFG
    SLICE_X63Y116        FDRE                                         r  multiplier_a_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128     1.631 r  multiplier_a_in_reg[29]/Q
                         net (fo=3, routed)           0.176     1.807    a_exponent[6]
    SLICE_X64Y115        LUT2 (Prop_lut2_I0_O)        0.098     1.905 r  i_e_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     1.905    i_e_reg[7]_i_6_n_8
    SLICE_X64Y115        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.006 r  i_e_reg[7]_i_2__0/O[3]
                         net (fo=3, routed)           0.225     2.231    M1/norm1/O[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I3_O)        0.111     2.342 r  M1/norm1/o_exponent[7]_i_3/O
                         net (fo=1, routed)           0.299     2.641    M1/norm1/multiplier_out[30]
    SLICE_X66Y124        LUT6 (Prop_lut6_I1_O)        0.045     2.686 r  M1/norm1/o_exponent[7]_i_1/O
                         net (fo=1, routed)           0.000     2.686    M1_n_46
    SLICE_X66Y124        FDRE                                         r  o_exponent_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.833     2.012    clk_IBUF_BUFG
    SLICE_X66Y124        FDRE                                         r  o_exponent_reg[7]/C
                         clock pessimism             -0.486     1.526    
    SLICE_X66Y124        FDRE (Hold_fdre_C_D)         0.120     1.646    o_exponent_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 divider_a_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_exponent_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.458ns (38.674%)  route 0.726ns (61.326%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.575     1.502    clk_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  divider_a_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  divider_a_in_reg[27]/Q
                         net (fo=4, routed)           0.217     1.861    D1/mult/divider_a_in_reg[30][10]
    SLICE_X66Y117        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     2.025 r  D1/mult/i_e1_carry__0/O[2]
                         net (fo=5, routed)           0.394     2.419    D1/mult/norm1/divider_a_in_reg[29]_0[2]
    SLICE_X64Y118        LUT6 (Prop_lut6_I3_O)        0.108     2.527 r  D1/mult/norm1/o_exponent[6]_i_2/O
                         net (fo=1, routed)           0.115     2.642    D1/mult/norm1/divider_out[29]
    SLICE_X62Y118        LUT6 (Prop_lut6_I0_O)        0.045     2.687 r  D1/mult/norm1/o_exponent[6]_i_1/O
                         net (fo=1, routed)           0.000     2.687    D1_n_22
    SLICE_X62Y118        FDRE                                         r  o_exponent_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.843     2.022    clk_IBUF_BUFG
    SLICE_X62Y118        FDRE                                         r  o_exponent_reg[6]/C
                         clock pessimism             -0.507     1.515    
    SLICE_X62Y118        FDRE (Hold_fdre_C_D)         0.121     1.636    o_exponent_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 multiplier_b_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_exponent_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.446ns (38.720%)  route 0.706ns (61.280%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.577     1.504    clk_IBUF_BUFG
    SLICE_X63Y114        FDRE                                         r  multiplier_b_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y114        FDRE (Prop_fdre_C_Q)         0.128     1.632 r  multiplier_b_in_reg[23]/Q
                         net (fo=2, routed)           0.126     1.759    multiplier_b_in[23]
    SLICE_X64Y114        LUT6 (Prop_lut6_I5_O)        0.098     1.857 r  i_e_reg[7]_i_13/O
                         net (fo=1, routed)           0.000     1.857    i_e_reg[7]_i_13_n_8
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.927 r  i_e_reg[7]_i_4/O[0]
                         net (fo=17, routed)          0.529     2.456    M1/norm1/multiplier_a_in_reg[26][0]
    SLICE_X63Y122        LUT6 (Prop_lut6_I3_O)        0.105     2.561 f  M1/norm1/o_exponent[0]_i_2/O
                         net (fo=1, routed)           0.050     2.611    A1/i_e1__0_8
    SLICE_X63Y122        LUT3 (Prop_lut3_I1_O)        0.045     2.656 r  A1/o_exponent[0]_i_1/O
                         net (fo=1, routed)           0.000     2.656    A1_n_28
    SLICE_X63Y122        FDRE                                         r  o_exponent_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.839     2.018    clk_IBUF_BUFG
    SLICE_X63Y122        FDRE                                         r  o_exponent_reg[0]/C
                         clock pessimism             -0.507     1.511    
    SLICE_X63Y122        FDRE (Hold_fdre_C_D)         0.092     1.603    o_exponent_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 divider_a_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_exponent_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.511ns (39.842%)  route 0.772ns (60.158%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.574     1.501    clk_IBUF_BUFG
    SLICE_X64Y117        FDRE                                         r  divider_a_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.164     1.665 r  divider_a_in_reg[24]/Q
                         net (fo=3, routed)           0.246     1.911    D1/mult/divider_a_in_reg[30][7]
    SLICE_X66Y116        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     2.060 r  D1/mult/i_e1_carry/O[2]
                         net (fo=10, routed)          0.364     2.424    D1/mult/norm1/O[2]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.108     2.532 r  D1/mult/norm1/o_exponent[2]_i_4/O
                         net (fo=1, routed)           0.052     2.584    M1/norm1/i_e1__0_19[0]
    SLICE_X65Y119        LUT5 (Prop_lut5_I2_O)        0.045     2.629 f  M1/norm1/o_exponent[2]_i_2/O
                         net (fo=1, routed)           0.110     2.739    A1/i_e1__0_10
    SLICE_X63Y119        LUT3 (Prop_lut3_I1_O)        0.045     2.784 r  A1/o_exponent[2]_i_1/O
                         net (fo=1, routed)           0.000     2.784    A1_n_30
    SLICE_X63Y119        FDRE                                         r  o_exponent_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.842     2.021    clk_IBUF_BUFG
    SLICE_X63Y119        FDRE                                         r  o_exponent_reg[2]/C
                         clock pessimism             -0.486     1.535    
    SLICE_X63Y119        FDRE (Hold_fdre_C_D)         0.092     1.627    o_exponent_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 multiplier_a_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_exponent_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.468ns (36.497%)  route 0.814ns (63.503%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.576     1.503    clk_IBUF_BUFG
    SLICE_X63Y116        FDRE                                         r  multiplier_a_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  multiplier_a_in_reg[27]/Q
                         net (fo=3, routed)           0.188     1.832    a_exponent[4]
    SLICE_X64Y115        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.961 r  i_e_reg[7]_i_2__0/O[1]
                         net (fo=8, routed)           0.493     2.454    M1/norm1/O[1]
    SLICE_X67Y123        LUT6 (Prop_lut6_I3_O)        0.108     2.562 r  M1/norm1/o_exponent[5]_i_3/O
                         net (fo=1, routed)           0.082     2.644    M1/norm1/multiplier_out[28]
    SLICE_X67Y123        LUT5 (Prop_lut5_I0_O)        0.045     2.689 f  M1/norm1/o_exponent[5]_i_2/O
                         net (fo=1, routed)           0.051     2.741    A1/i_e1__0_12
    SLICE_X67Y123        LUT3 (Prop_lut3_I1_O)        0.045     2.786 r  A1/o_exponent[5]_i_1/O
                         net (fo=1, routed)           0.000     2.786    A1_n_32
    SLICE_X67Y123        FDRE                                         r  o_exponent_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.834     2.013    clk_IBUF_BUFG
    SLICE_X67Y123        FDRE                                         r  o_exponent_reg[5]/C
                         clock pessimism             -0.486     1.527    
    SLICE_X67Y123        FDRE (Hold_fdre_C_D)         0.091     1.618    o_exponent_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.222ns  (arrival time - required time)
  Source:                 divider_a_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_mantissa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.548ns (39.900%)  route 0.825ns (60.100%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.575     1.502    clk_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  divider_a_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  divider_a_in_reg[27]/Q
                         net (fo=4, routed)           0.217     1.861    D1/mult/divider_a_in_reg[30][10]
    SLICE_X66Y117        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     2.025 f  D1/mult/i_e1_carry__0/O[2]
                         net (fo=5, routed)           0.270     2.294    D1/mult/i_e1_carry__0_n_13
    SLICE_X64Y122        LUT6 (Prop_lut6_I3_O)        0.108     2.402 r  D1/mult/n_0_2951_BUFG_inst_i_2/O
                         net (fo=31, routed)          0.174     2.576    D1/mult/norm1/i_e1__0_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I3_O)        0.045     2.621 r  D1/mult/norm1/o_mantissa[0]_i_4/O
                         net (fo=1, routed)           0.110     2.732    A1/divider_out[0]
    SLICE_X64Y121        LUT5 (Prop_lut5_I4_O)        0.045     2.777 r  A1/o_mantissa[0]_i_3/O
                         net (fo=1, routed)           0.054     2.831    M1/norm1/i_e1__0_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I5_O)        0.045     2.876 r  M1/norm1/o_mantissa[0]_i_1/O
                         net (fo=1, routed)           0.000     2.876    M1_n_28
    SLICE_X64Y121        FDRE                                         r  o_mantissa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.839     2.018    clk_IBUF_BUFG
    SLICE_X64Y121        FDRE                                         r  o_mantissa_reg[0]/C
                         clock pessimism             -0.486     1.532    
    SLICE_X64Y121        FDRE (Hold_fdre_C_D)         0.121     1.653    o_mantissa_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 multiplier_a_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_mantissa_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.802ns (56.987%)  route 0.605ns (43.013%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.575     1.502    clk_IBUF_BUFG
    SLICE_X65Y116        FDRE                                         r  multiplier_a_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  multiplier_a_in_reg[17]/Q
                         net (fo=1, routed)           0.189     1.832    M1/multiplier_a_in_reg[30][0]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_B[0]_P[28])
                                                      0.571     2.403 r  M1/i_e1__0/P[28]
                         net (fo=3, routed)           0.209     2.612    M1/norm1/P[22]
    SLICE_X64Y116        LUT6 (Prop_lut6_I0_O)        0.045     2.657 r  M1/norm1/o_mantissa[22]_i_5/O
                         net (fo=1, routed)           0.208     2.865    A1/i_e1__0_7
    SLICE_X62Y119        LUT5 (Prop_lut5_I4_O)        0.045     2.910 r  A1/o_mantissa[22]_i_1/O
                         net (fo=1, routed)           0.000     2.910    A1_n_22
    SLICE_X62Y119        FDRE                                         r  o_mantissa_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.842     2.021    clk_IBUF_BUFG
    SLICE_X62Y119        FDRE                                         r  o_mantissa_reg[22]/C
                         clock pessimism             -0.486     1.535    
    SLICE_X62Y119        FDRE (Hold_fdre_C_D)         0.120     1.655    o_mantissa_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 divider_a_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_mantissa_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.548ns (39.788%)  route 0.829ns (60.212%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.575     1.502    clk_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  divider_a_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  divider_a_in_reg[27]/Q
                         net (fo=4, routed)           0.217     1.861    D1/mult/divider_a_in_reg[30][10]
    SLICE_X66Y117        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     2.025 f  D1/mult/i_e1_carry__0/O[2]
                         net (fo=5, routed)           0.270     2.294    D1/mult/i_e1_carry__0_n_13
    SLICE_X64Y122        LUT6 (Prop_lut6_I3_O)        0.108     2.402 r  D1/mult/n_0_2951_BUFG_inst_i_2/O
                         net (fo=31, routed)          0.242     2.644    D1/mult/norm1/i_e1__0_0
    SLICE_X65Y123        LUT5 (Prop_lut5_I3_O)        0.045     2.689 r  D1/mult/norm1/o_mantissa[11]_i_4/O
                         net (fo=1, routed)           0.049     2.738    A1/divider_out[10]
    SLICE_X65Y123        LUT5 (Prop_lut5_I4_O)        0.045     2.783 r  A1/o_mantissa[11]_i_3/O
                         net (fo=1, routed)           0.051     2.835    M1/norm1/i_e1__0_9
    SLICE_X65Y123        LUT6 (Prop_lut6_I5_O)        0.045     2.880 r  M1/norm1/o_mantissa[11]_i_1/O
                         net (fo=1, routed)           0.000     2.880    M1_n_19
    SLICE_X65Y123        FDRE                                         r  o_mantissa_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.836     2.015    clk_IBUF_BUFG
    SLICE_X65Y123        FDRE                                         r  o_mantissa_reg[11]/C
                         clock pessimism             -0.486     1.529    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.091     1.620    o_mantissa_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  1.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y124  adder_a_in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y124  adder_a_in_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y124  adder_a_in_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y122  adder_a_in_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y125  adder_a_in_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y124  adder_a_in_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y126  adder_a_in_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y124  adder_a_in_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y126  adder_a_in_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y122  adder_a_in_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y126  adder_a_in_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y122  adder_a_in_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y122  adder_a_in_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y122  adder_a_in_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y127  adder_a_in_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y128  adder_b_in_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y128  adder_b_in_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y128  adder_b_in_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y128  adder_b_in_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y124  adder_a_in_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y124  adder_a_in_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y124  adder_a_in_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y124  adder_a_in_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y124  adder_a_in_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y124  adder_a_in_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y127  adder_b_in_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y126  adder_b_in_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y128  adder_b_in_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y131  adder_b_in_reg[21]/C



