<profile>

<section name = "Vitis HLS Report for 'Self_attention_Pipeline_l_norm_i5_l_j5'" level="0">
<item name = "Date">Wed Sep  6 08:50:06 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out_test.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.413 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">162, 162, 1.620 us, 1.620 us, 162, 162, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_norm_i5_l_j5">160, 160, 18, 1, 1, 144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 85, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 623, 192, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_24_1_1_U2757">mux_42_24_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln100_fu_291_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln102_fu_339_p2">+, 0, 0, 7, 6, 6</column>
<column name="add_ln99_1_fu_237_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln99_fu_249_p2">+, 0, 0, 13, 4, 1</column>
<column name="sub_ln102_fu_330_p2">-, 0, 0, 7, 6, 6</column>
<column name="icmp_ln100_fu_255_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln99_fu_231_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="select_ln99_1_fu_269_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln99_fu_261_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i5_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten20_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_j5_load">9, 2, 4, 8</column>
<column name="i5_fu_80">9, 2, 4, 8</column>
<column name="indvar_flatten20_fu_84">9, 2, 8, 16</column>
<column name="j5_fu_76">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i5_fu_80">4, 0, 4, 0</column>
<column name="indvar_flatten20_fu_84">8, 0, 8, 0</column>
<column name="j5_fu_76">4, 0, 4, 0</column>
<column name="p_cast11_mid2_v_reg_422">2, 0, 2, 0</column>
<column name="select_ln99_1_reg_412">4, 0, 4, 0</column>
<column name="select_ln99_reg_407">4, 0, 4, 0</column>
<column name="trunc_ln99_reg_417">2, 0, 2, 0</column>
<column name="v123_1_addr_reg_453">6, 0, 6, 0</column>
<column name="v123_2_addr_reg_458">6, 0, 6, 0</column>
<column name="v123_3_addr_reg_463">6, 0, 6, 0</column>
<column name="v123_addr_reg_448">6, 0, 6, 0</column>
<column name="v344_load_reg_488">32, 0, 32, 0</column>
<column name="v57_V_reg_468">24, 0, 24, 0</column>
<column name="v58_reg_478">32, 0, 32, 0</column>
<column name="v59_reg_493">32, 0, 32, 0</column>
<column name="v61_reg_503">32, 0, 32, 0</column>
<column name="select_ln99_1_reg_412">64, 32, 4, 0</column>
<column name="trunc_ln99_reg_417">64, 32, 2, 0</column>
<column name="v123_1_addr_reg_453">64, 32, 6, 0</column>
<column name="v123_2_addr_reg_458">64, 32, 6, 0</column>
<column name="v123_3_addr_reg_463">64, 32, 6, 0</column>
<column name="v123_addr_reg_448">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="grp_fu_705_p_din0">out, 32, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="grp_fu_705_p_din1">out, 32, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="grp_fu_705_p_dout0">in, 32, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="grp_fu_705_p_ce">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="grp_fu_709_p_din0">out, 32, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="grp_fu_709_p_din1">out, 32, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="grp_fu_709_p_dout0">in, 32, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="grp_fu_709_p_ce">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="grp_fu_713_p_din0">out, 32, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="grp_fu_713_p_dout0">in, 32, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="grp_fu_713_p_ce">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_norm_i5_l_j5, return value</column>
<column name="v344_address0">out, 4, ap_memory, v344, array</column>
<column name="v344_ce0">out, 1, ap_memory, v344, array</column>
<column name="v344_q0">in, 32, ap_memory, v344, array</column>
<column name="acc_outp1_V_address0">out, 6, ap_memory, acc_outp1_V, array</column>
<column name="acc_outp1_V_ce0">out, 1, ap_memory, acc_outp1_V, array</column>
<column name="acc_outp1_V_q0">in, 24, ap_memory, acc_outp1_V, array</column>
<column name="acc_outp1_V_1_address0">out, 6, ap_memory, acc_outp1_V_1, array</column>
<column name="acc_outp1_V_1_ce0">out, 1, ap_memory, acc_outp1_V_1, array</column>
<column name="acc_outp1_V_1_q0">in, 24, ap_memory, acc_outp1_V_1, array</column>
<column name="acc_outp1_V_2_address0">out, 6, ap_memory, acc_outp1_V_2, array</column>
<column name="acc_outp1_V_2_ce0">out, 1, ap_memory, acc_outp1_V_2, array</column>
<column name="acc_outp1_V_2_q0">in, 24, ap_memory, acc_outp1_V_2, array</column>
<column name="acc_outp1_V_3_address0">out, 6, ap_memory, acc_outp1_V_3, array</column>
<column name="acc_outp1_V_3_ce0">out, 1, ap_memory, acc_outp1_V_3, array</column>
<column name="acc_outp1_V_3_q0">in, 24, ap_memory, acc_outp1_V_3, array</column>
<column name="v123_address0">out, 6, ap_memory, v123, array</column>
<column name="v123_ce0">out, 1, ap_memory, v123, array</column>
<column name="v123_we0">out, 1, ap_memory, v123, array</column>
<column name="v123_d0">out, 32, ap_memory, v123, array</column>
<column name="v123_1_address0">out, 6, ap_memory, v123_1, array</column>
<column name="v123_1_ce0">out, 1, ap_memory, v123_1, array</column>
<column name="v123_1_we0">out, 1, ap_memory, v123_1, array</column>
<column name="v123_1_d0">out, 32, ap_memory, v123_1, array</column>
<column name="v123_2_address0">out, 6, ap_memory, v123_2, array</column>
<column name="v123_2_ce0">out, 1, ap_memory, v123_2, array</column>
<column name="v123_2_we0">out, 1, ap_memory, v123_2, array</column>
<column name="v123_2_d0">out, 32, ap_memory, v123_2, array</column>
<column name="v123_3_address0">out, 6, ap_memory, v123_3, array</column>
<column name="v123_3_ce0">out, 1, ap_memory, v123_3, array</column>
<column name="v123_3_we0">out, 1, ap_memory, v123_3, array</column>
<column name="v123_3_d0">out, 32, ap_memory, v123_3, array</column>
</table>
</item>
</section>
</profile>
