ait --name=dotproduct --board=zcu102 -c=100 --wrapper_version 13

[AIT] INFO: Found accelerator 'dotProduct'
[AIT] INFO: Starting 'HLS' step
[AIT] INFO: Synthesizing 1 accelerator
[AIT] INFO: Synthesizing 'dotProduct'

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb  8 02:39:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'ompss' on host 'tls-Legion-5-15ACH6H' (Linux_x86_64 version 6.8.0-52-generic) on Sat Feb 08 02:39:16 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/ompss/example/dotproduct_ait/xilinx/HLS'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/HLS_dotProduct.tcl'
INFO: [HLS 200-1510] Running: source /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/HLS_dotProduct.tcl
INFO: [HLS 200-1510] Running: open_project dotProduct 
INFO: [HLS 200-10] Creating and opening project '/home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct'.
INFO: [HLS 200-1510] Running: set_top dotProduct_wrapper 
INFO: [HLS 200-1510] Running: add_files dotProduct/dotProduct_hls_automatic_clang.cpp -cflags -std=c++11 -I/home/ompss/example 
INFO: [HLS 200-10] Adding design file 'dotProduct/dotProduct_hls_automatic_clang.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_rtl -reset_level low -reset_async 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface none -m_axi_offset off -m_axi_addr64=1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 333.148 MB.
INFO: [HLS 200-10] Analyzing design file 'dotProduct/dotProduct_hls_automatic_clang.cpp' ... 
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/opt/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_axi_sdata.h:34:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/opt/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_axi_sdata.h:51:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.52 seconds. CPU system time: 0.72 seconds. Elapsed time: 3.26 seconds; current allocated memory: 335.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,170 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 174 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 203 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'dotProduct_wrapper(hls::stream<ap_uint<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&, float*, float*, float*)' (dotProduct/dotProduct_hls_automatic_clang.cpp:98:5)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'dotProduct_wrapper(hls::stream<ap_uint<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&, float*, float*, float*)' (dotProduct/dotProduct_hls_automatic_clang.cpp:96:5)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'dotProduct_wrapper(hls::stream<ap_uint<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&, float*, float*, float*)' (dotProduct/dotProduct_hls_automatic_clang.cpp:94:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mcxx_v1' for cosimulation. (dotProduct/dotProduct_hls_automatic_clang.cpp:46:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mcxx_v2' for cosimulation. (dotProduct/dotProduct_hls_automatic_clang.cpp:46:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mcxx_result' for cosimulation. (dotProduct/dotProduct_hls_automatic_clang.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'dotProduct(float*, float*, float*)' (dotProduct/dotProduct_hls_automatic_clang.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'dotProduct(float*, float*, float*)' into 'dotProduct_wrapper(hls::stream<ap_uint<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&, float*, float*, float*)' (dotProduct/dotProduct_hls_automatic_clang.cpp:46:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_33_1> at dotProduct/dotProduct_hls_automatic_clang.cpp:33:22 
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'VITIS_LOOP_33_1'(dotProduct/dotProduct_hls_automatic_clang.cpp:33:22) has been inferred on bundle 'mcxx_v1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dotProduct/dotProduct_hls_automatic_clang.cpp:33:22)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'VITIS_LOOP_33_1'(dotProduct/dotProduct_hls_automatic_clang.cpp:33:22) has been inferred on bundle 'mcxx_v2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dotProduct/dotProduct_hls_automatic_clang.cpp:33:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.17 seconds. CPU system time: 0.79 seconds. Elapsed time: 7.19 seconds; current allocated memory: 345.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 345.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 345.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 346.961 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 370.246 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 371.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dotProduct_wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-880] The II Violation in module 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation 9 bit ('add_ln317', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89) and 'sitofp' operation 32 bit ('conv4_i', dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation 9 bit ('add_ln317', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89) and 'sitofp' operation 32 bit ('conv4_i', dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation 9 bit ('add_ln317', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89) and 'sitofp' operation 32 bit ('conv4_i', dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation 9 bit ('add_ln317', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89) and 'sitofp' operation 32 bit ('conv4_i', dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'add' operation 9 bit ('add_ln317', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89) and 'sitofp' operation 32 bit ('conv4_i', dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'select' operation 9 bit ('select_ln18', /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51->dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89) and 'sitofp' operation 32 bit ('conv4_i', dotProduct/dotProduct_hls_automatic_clang.cpp:34->dotProduct/dotProduct_hls_automatic_clang.cpp:89).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 372.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 372.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 372.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 372.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1/m_axi_mcxx_v1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 372.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dotProduct_wrapper/mcxx_inPort' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dotProduct_wrapper/mcxx_outPort_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dotProduct_wrapper/mcxx_outPort_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dotProduct_wrapper/mcxx_outPort_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dotProduct_wrapper/mcxx_outPort_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dotProduct_wrapper/mcxx_outPort_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dotProduct_wrapper/mcxx_outPort_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dotProduct_wrapper/mcxx_outPort_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dotProduct_wrapper/mcxx_v1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dotProduct_wrapper/mcxx_v2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dotProduct_wrapper/mcxx_result' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dotProduct_wrapper' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 374.953 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.27 seconds; current allocated memory: 378.754 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 384.738 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dotProduct_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for dotProduct_wrapper.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 51.590 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -vendor bsc -library ompss -display_name dotProduct -taxonomy /BSC/OmpSs 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb  8 02:39:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/solution1_data.json outdir=/home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/impl/ip srcdir=/home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/impl/ip/misc
INFO: Copied 12 verilog file(s) to /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/impl/ip/hdl/verilog
INFO: Copied 10 vhdl file(s) to /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/impl/ip/hdl/vhdl
Generating 3 subcores in /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/impl/ip/hdl/ip.tmp:
impl/misc/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
impl/misc/dotProduct_wrapper_sitofp_32ns_32_4_no_dsp_1_ip.tcl
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1452.953 ; gain = 48.836 ; free physical = 16051 ; free virtual = 24701
INFO: Using COE_DIR=/home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/impl/ip/hdl/verilog
INFO: Generating dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: Done generating dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Generating dotProduct_wrapper_sitofp_32ns_32_4_no_dsp_1_ip via file impl/misc/dotProduct_wrapper_sitofp_32ns_32_4_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dotProduct_wrapper_sitofp_32ns_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dotProduct_wrapper_sitofp_32ns_32_4_no_dsp_1_ip'...
INFO: Done generating dotProduct_wrapper_sitofp_32ns_32_4_no_dsp_1_ip via file impl/misc/dotProduct_wrapper_sitofp_32ns_32_4_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/impl/ip/hdl/vhdl/dotProduct_wrapper.vhd (dotProduct_wrapper)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4stream interface mcxx_inPort
INFO: Add axi4stream interface mcxx_outPort
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_mcxx_v1
INFO: Add axi4full interface m_axi_mcxx_v2
INFO: Add axi4full interface m_axi_mcxx_result
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/impl/ip/component.xml
INFO: Created IP archive /home/ompss/example/dotproduct_ait/xilinx/HLS/dotProduct/solution1/impl/ip/bsc_ompss_dotProduct_wrapper_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 02:39:45 2025...
INFO: [HLS 200-802] Generated output file dotProduct/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:25; Allocated memory: 5.602 MB.
INFO: [HLS 200-112] Total CPU user time: 24.29 seconds. Total CPU system time: 3.28 seconds. Total elapsed time: 40.74 seconds; peak allocated memory: 390.340 MB.
[AIT] Finished synthesis of 'dotProduct'
[AIT] Resources estimation summary
[AIT] BRAM_18K        8 used |    1824 available -   0.44% utilization
[AIT] DSP             5 used |    2520 available -    0.2% utilization
[AIT] FF           3393 used |  548160 available -   0.62% utilization
[AIT] LUT          4100 used |  274080 available -    1.5% utilization
[AIT] Step 'HLS' finished. 42 secs elapsed
[AIT] INFO: Starting 'design' step
[AIT] Setting bitstream user id: 0xf8ac95aa

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb  8 02:39:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source /home/ompss/example/dotproduct_ait/xilinx/tcl/scripts/generate_design.tcl -notrace
[AIT] INFO: Sourcing project variables
[AIT] INFO: Loading board-related procedures
[AIT] INFO: Loading AXI datapath procedures
[AIT] INFO: Loading AXI-Stream datapath procedures
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompss_newtask_spawner_1.0.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompss_newtask_spawner_1.0.zip' into repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompss_picos_ompss_manager_7.3.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompss_picos_ompss_manager_7.3.zip' into repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompif_message_sender.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompif_message_sender.zip' into repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_dwidth_downsizer.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_axiu_dwidth_downsizer.zip' into repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_memory_channel_bonding_1.0.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_axiu_memory_channel_bonding_1.0.zip' into repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompif_message_receiver.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompif_message_receiver.zip' into repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompif_eth_100G_rx.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompif_eth_100G_rx.zip' into repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompif_packet_decoder.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompif_packet_decoder.zip' into repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompss_adapter_instr_1.0.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompss_adapter_instr_1.0.zip' into repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompif_eth_100G_controller.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompif_eth_100G_controller.zip' into repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_axis_subset_converter.v
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_axis_tid_demux.v
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_hwcounter.v
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_streamToHsAdapter.v
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_addrInterleaver.v
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_hsToStreamAdapter.v
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.

WARNING: [BD::TCL 103-2040] This script was generated using Vivado <2021.1> without IP versions in the create_bd_cell commands, but is now being run in <2024.1> of Vivado. There may have been major IP version changes between Vivado <2021.1> and <2024.1>, which could impact the parameter settings of the IPs.
INFO: [BD::TCL 103-2003] Currently there is no design <dotproduct_design> in project, so creating one...
Wrote  : </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd> 
INFO: [BD::TCL 103-2004] Making design <dotproduct_design> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "dotproduct_design".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:zynq_ultra_ps_e:* xilinx.com:ip:clk_wiz:* xilinx.com:ip:proc_sys_reset:*  .
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: VPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2979.855 ; gain = 1226.328 ; free physical = 15108 ; free virtual = 23753
Wrote  : </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] dotproduct_design_bitInfo_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] dotproduct_design_bitInfo_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] dotproduct_design_bitInfo_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] dotproduct_design_bitInfo_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [BD 41-1306] The connection to interface pin </managed_reset/gpio_io_o> is being overridden by the user with net <managed_reset_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
Wrote  : </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd> 

INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "dotproduct_design".
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
bsc:ompss:picos_ompss_manager:* xilinx.com:ip:blk_mem_gen:* xilinx.com:ip:axi_bram_ctrl:* xilinx.com:ip:axi_gpio:*  .
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] dotproduct_design_cmdInQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] dotproduct_design_cmdInQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] dotproduct_design_cmdInQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] dotproduct_design_cmdInQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] dotproduct_design_cmdOutQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] dotproduct_design_cmdOutQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] dotproduct_design_cmdOutQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] dotproduct_design_cmdOutQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Wrote  : </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd> 
[AIT] INFO: Using generic set_and_get_freq procedure
Wrote  : </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd> 
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Wrote  : </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd> 
Wrote  : </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd> 
WARNING: [BD 41-2671] The dangling interface net <S_AXI_3_Inter_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <processingSystemUltra_M_AXI_HPM0_FPD> will not be written out to the BD file.
Wrote  : </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd> 
WARNING: [BD 41-2671] The dangling interface net <S_AXI_3_Inter_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <processingSystemUltra_M_AXI_HPM0_FPD> will not be written out to the BD file.
Wrote  : </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd> 
[AIT] INFO: Using generic configure_address_map procedure
Slave segment '/bridge_to_host/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result' at <0x0_0000_0000 [ 4G ]>.
Slave segment '/bridge_to_host/SAXIGP3/HP1_DDR_LOW' is being assigned into address space '/dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1' at <0x0_0000_0000 [ 4G ]>.
Slave segment '/bridge_to_host/SAXIGP4/HP2_DDR_LOW' is being assigned into address space '/dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2' at <0x0_0000_0000 [ 4G ]>.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_DDR_HIGH}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_QSPI}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_QSPI}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_QSPI}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_QSPI}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_LPS_OCM}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_LPS_OCM}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_LPS_OCM}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_LPS_OCM}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_PCIE_LOW}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_PCIE_LOW}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_PCIE_LOW}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_PCIE_LOW}'
[AIT] INFO: Assign cmdInQueue BD address, range 4096 address 0x00000000b0001000
Slave segment '/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/S_AXI/Mem0' is being assigned into address space '/bridge_to_host/Data' at <0xB000_1000 [ 4K ]>.
[AIT] INFO: Assign cmdOutQueue BD address, range 4096 address 0x00000000b0002000
Slave segment '/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/S_AXI/Mem0' is being assigned into address space '/bridge_to_host/Data' at <0xB000_2000 [ 4K ]>.
[AIT] INFO: Assign managed_rstn BD address, range 4096 address 0x00000000b0003000
Slave segment '/managed_reset/S_AXI/Reg' is being assigned into address space '/bridge_to_host/Data' at <0xB000_3000 [ 4K ]>.
Slave segment '/bitInfo_BRAM_Ctrl/S_AXI/Mem0' is being assigned into address space '/bridge_to_host/Data' at <0xB000_0000 [ 4K ]>.
INFO: [IP_Flow 19-3484] Absolute path of file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/bitInfo.coe' provided. It will be converted relative to IP Instance files '../../../../../../bitInfo.coe'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
WARNING: [Coretcl 2-176] No IPs found
WARNING: [BD 41-2670] Found an incomplete address path from address space '/bridge_to_host/Data' to master interface '/bridge_to_host/M_AXI_HPM0_FPD'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </bridge_to_host/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </bridge_to_host/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </bridge_to_host/SAXIGP4/HP2_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clock_generator clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /M_AXI_1_Inter/m00_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /M_AXI_1_Inter/m00_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /M_AXI_1_Inter/m01_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /M_AXI_1_Inter/m01_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /M_AXI_1_Inter/m02_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /M_AXI_1_Inter/m02_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP0_FPD(1) and /S_AXI_0_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP0_FPD(1) and /S_AXI_0_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP1_FPD(1) and /S_AXI_1_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP1_FPD(1) and /S_AXI_1_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP2_FPD(1) and /S_AXI_2_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP2_FPD(1) and /S_AXI_2_Inter/s00_couplers/auto_us/M_AXI(0)
[AIT] INFO: Using generic generate_wrapper procedure
INFO: [BD 41-1662] The design 'dotproduct_design.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2671] The dangling interface net <S_AXI_3_Inter_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <processingSystemUltra_M_AXI_HPM0_FPD> will not be written out to the BD file.
Wrote  : </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_1_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/bitInfo/addra'(32) to pin: '/bitInfo_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
Verilog Output written to : /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_1_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/bitInfo/addra'(32) to pin: '/bitInfo_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
Verilog Output written to : /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/sim/dotproduct_design.v
Verilog Output written to : /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/hdl/dotproduct_design_wrapper.v
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 02:40:43 2025...
[AIT] Block Design generated
[AIT] Step 'design' finished. 57 secs elapsed
[AIT] INFO: Starting 'synthesis' step

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb  8 02:40:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source /home/ompss/example/dotproduct_ait/xilinx/tcl/scripts/synthesize_design.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Reading block design file </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - M_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_0_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_2_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - bridge_to_host
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - managed_reset_AND
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app_managed
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clock_generator
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - bitInfo
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - bitInfo_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - managed_reset
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - inS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - outS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - GP_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_cmdin_TID
Adding component instance block -- bsc:ompss:picos_ompss_manager:7.3 - Picos_OmpSs_Manager
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdInQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdInQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdOutQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdOutQueue_BRAM_Ctrl
Adding component instance block -- bsc:ompss:dotProduct_wrapper:1.0 - dotProduct_ompss
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_subset_converter:1.0 - TID_subset_converter
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2.
Successfully read diagram <dotproduct_design> from block design file </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd>
INFO: [BD 41-1662] The design 'dotproduct_design.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_1_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/bitInfo/addra'(32) to pin: '/bitInfo_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
Verilog Output written to : /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_1_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/bitInfo/addra'(32) to pin: '/bitInfo_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
Verilog Output written to : /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/sim/dotproduct_design.v
Verilog Output written to : /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/hdl/dotproduct_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_0/dotproduct_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_1/dotproduct_design_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_2/dotproduct_design_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_0_Inter/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_1_Inter/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_2_Inter/s00_couplers/auto_us .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] dotproduct_design_bridge_to_host_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Amd's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Amd's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block bridge_to_host .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_reset/proc_sys_reset_clk_app .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_reset/managed_reset_AND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_reset/proc_sys_reset_clk_app_managed .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_generator .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bitInfo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bitInfo_BRAM_Ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block managed_reset .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ss_slid_0/dotproduct_design_auto_ss_slid_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ss_slid_1/dotproduct_design_auto_ss_slid_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_axis_cmdin_TID_0/dotproduct_design_axis_cmdin_TID_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/axis_cmdin_TID .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/Picos_OmpSs_Manager .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdInQueue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdInQueue_BRAM_Ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdOutQueue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdOutQueue_BRAM_Ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dotProduct_0/dotProduct_ompss .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dotProduct_0/TID_subset_converter .
Exporting to file /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/hw_handoff/dotproduct_design.hwh
Generated Hardware Definition File /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2001.832 ; gain = 62.230 ; free physical = 16725 ; free virtual = 25213
[AIT] INFO: Launching synthesis run with 4 jobs
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_Picos_OmpSs_Manager_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_auto_ds_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_auto_ss_slid_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_auto_ss_slid_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_auto_us_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_axis_cmdin_TID_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_bitInfo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_bitInfo_BRAM_Ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_bridge_to_host_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_clock_generator_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_cmdInQueue_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_cmdInQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_cmdOutQueue_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_cmdOutQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_dotProduct_ompss_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_m00_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_m01_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_managed_reset_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_managed_reset_AND_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_proc_sys_reset_clk_app_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_proc_sys_reset_clk_app_managed_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_s00_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP dotproduct_design_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_Picos_OmpSs_Manager_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_bitInfo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_auto_ds_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_cmdOutQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_proc_sys_reset_clk_app_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_auto_ds_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_cmdInQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_m00_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_axis_cmdin_TID_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_bridge_to_host_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_cmdInQueue_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_dotProduct_ompss_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_bitInfo_BRAM_Ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_clock_generator_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_cmdOutQueue_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_m01_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_s00_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_auto_ss_slid_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_managed_reset_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_auto_ss_slid_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_auto_us_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_proc_sys_reset_clk_app_managed_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dotproduct_design_managed_reset_AND_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Feb  8 02:41:31 2025] Launched dotproduct_design_xbar_0_synth_1, dotproduct_design_auto_ds_0_synth_1, dotproduct_design_auto_pc_0_synth_1, dotproduct_design_auto_ds_1_synth_1, dotproduct_design_auto_pc_1_synth_1, dotproduct_design_auto_ds_2_synth_1, dotproduct_design_auto_pc_2_synth_1, dotproduct_design_auto_us_0_synth_1, dotproduct_design_auto_us_1_synth_1, dotproduct_design_auto_us_2_synth_1, dotproduct_design_bridge_to_host_0_synth_1, dotproduct_design_proc_sys_reset_clk_app_0_synth_1, dotproduct_design_managed_reset_AND_0_synth_1, dotproduct_design_proc_sys_reset_clk_app_managed_0_synth_1, dotproduct_design_clock_generator_0_synth_1, dotproduct_design_bitInfo_0_synth_1, dotproduct_design_bitInfo_BRAM_Ctrl_0_synth_1, dotproduct_design_managed_reset_0_synth_1, dotproduct_design_auto_ss_slid_0_synth_1, dotproduct_design_auto_ss_slid_1_synth_1, dotproduct_design_xbar_1_synth_1, dotproduct_design_s00_regslice_0_synth_1, dotproduct_design_m00_regslice_0_synth_1, dotproduct_design_m01_regslice_0_synth_1, dotproduct_design_axis_cmdin_TID_0_synth_1, dotproduct_design_Picos_OmpSs_Manager_0_synth_1, dotproduct_design_cmdInQueue_0_synth_1, dotproduct_design_cmdInQueue_BRAM_Ctrl_0_synth_1, dotproduct_design_cmdOutQueue_0_synth_1, dotproduct_design_cmdOutQueue_BRAM_Ctrl_0_synth_1, dotproduct_design_dotProduct_ompss_0_synth_1, dotproduct_design_TID_subset_converter_0_synth_1...
Run output will be captured here:
dotproduct_design_xbar_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_xbar_0_synth_1/runme.log
dotproduct_design_auto_ds_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_auto_ds_0_synth_1/runme.log
dotproduct_design_auto_pc_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_auto_pc_0_synth_1/runme.log
dotproduct_design_auto_ds_1_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_auto_ds_1_synth_1/runme.log
dotproduct_design_auto_pc_1_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_auto_pc_1_synth_1/runme.log
dotproduct_design_auto_ds_2_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_auto_ds_2_synth_1/runme.log
dotproduct_design_auto_pc_2_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_auto_pc_2_synth_1/runme.log
dotproduct_design_auto_us_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_auto_us_0_synth_1/runme.log
dotproduct_design_auto_us_1_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_auto_us_1_synth_1/runme.log
dotproduct_design_auto_us_2_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_auto_us_2_synth_1/runme.log
dotproduct_design_bridge_to_host_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_bridge_to_host_0_synth_1/runme.log
dotproduct_design_proc_sys_reset_clk_app_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_proc_sys_reset_clk_app_0_synth_1/runme.log
dotproduct_design_managed_reset_AND_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_managed_reset_AND_0_synth_1/runme.log
dotproduct_design_proc_sys_reset_clk_app_managed_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_proc_sys_reset_clk_app_managed_0_synth_1/runme.log
dotproduct_design_clock_generator_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_clock_generator_0_synth_1/runme.log
dotproduct_design_bitInfo_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_bitInfo_0_synth_1/runme.log
dotproduct_design_bitInfo_BRAM_Ctrl_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_bitInfo_BRAM_Ctrl_0_synth_1/runme.log
dotproduct_design_managed_reset_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_managed_reset_0_synth_1/runme.log
dotproduct_design_auto_ss_slid_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_auto_ss_slid_0_synth_1/runme.log
dotproduct_design_auto_ss_slid_1_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_auto_ss_slid_1_synth_1/runme.log
dotproduct_design_xbar_1_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_xbar_1_synth_1/runme.log
dotproduct_design_s00_regslice_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_s00_regslice_0_synth_1/runme.log
dotproduct_design_m00_regslice_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_m00_regslice_0_synth_1/runme.log
dotproduct_design_m01_regslice_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_m01_regslice_0_synth_1/runme.log
dotproduct_design_axis_cmdin_TID_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_axis_cmdin_TID_0_synth_1/runme.log
dotproduct_design_Picos_OmpSs_Manager_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_Picos_OmpSs_Manager_0_synth_1/runme.log
dotproduct_design_cmdInQueue_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_cmdInQueue_0_synth_1/runme.log
dotproduct_design_cmdInQueue_BRAM_Ctrl_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_cmdInQueue_BRAM_Ctrl_0_synth_1/runme.log
dotproduct_design_cmdOutQueue_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_cmdOutQueue_0_synth_1/runme.log
dotproduct_design_cmdOutQueue_BRAM_Ctrl_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_cmdOutQueue_BRAM_Ctrl_0_synth_1/runme.log
dotproduct_design_dotProduct_ompss_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_dotProduct_ompss_0_synth_1/runme.log
dotproduct_design_TID_subset_converter_0_synth_1: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/dotproduct_design_TID_subset_converter_0_synth_1/runme.log
[Sat Feb  8 02:41:31 2025] Launched synth_1...
Run output will be captured here: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/runme.log
[Sat Feb  8 02:41:31 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log dotproduct_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dotproduct_design_wrapper.tcl -init


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb  8 02:48:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source dotproduct_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top dotproduct_design_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4865
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.957 ; gain = 302.777 ; free physical = 14350 ; free virtual = 22999
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_wrapper' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/imports/hdl/dotproduct_design_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:900]
INFO: [Synth 8-6157] synthesizing module 'Hardware_Runtime_imp_3ORSML' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_GP_Inter_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1802]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14IJ3WJ' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4236]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_m00_regslice_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_m00_regslice_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14IJ3WJ' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4236]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1Y2HJNM' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:5232]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_m01_regslice_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_m01_regslice_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1Y2HJNM' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:5232]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_C1XDQ5' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6280]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_s00_regslice_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_s00_regslice_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_C1XDQ5' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6280]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_xbar_1' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_xbar_1' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_GP_Inter_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1802]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_Picos_OmpSs_Manager_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_Picos_OmpSs_Manager_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_Picos_OmpSs_Manager_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_Picos_OmpSs_Manager_0_stub.v:6]
WARNING: [Synth 8-7071] port 'cmdin_queue_rst' of module 'dotproduct_design_Picos_OmpSs_Manager_0' is unconnected for instance 'Picos_OmpSs_Manager' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:285]
WARNING: [Synth 8-7071] port 'cmdout_queue_rst' of module 'dotproduct_design_Picos_OmpSs_Manager_0' is unconnected for instance 'Picos_OmpSs_Manager' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:285]
WARNING: [Synth 8-7023] instance 'Picos_OmpSs_Manager' of module 'dotproduct_design_Picos_OmpSs_Manager_0' has 25 connections declared, but only 23 given [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:285]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_axis_cmdin_TID_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_axis_cmdin_TID_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_axis_cmdin_TID_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_axis_cmdin_TID_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_cmdInQueue_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_cmdInQueue_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_cmdInQueue_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_cmdInQueue_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_cmdInQueue_BRAM_Ctrl_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_cmdInQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_cmdInQueue_BRAM_Ctrl_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_cmdInQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_cmdOutQueue_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_cmdOutQueue_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_cmdOutQueue_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_cmdOutQueue_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_cmdOutQueue_BRAM_Ctrl_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_cmdOutQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_cmdOutQueue_BRAM_Ctrl_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_cmdOutQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hwr_inStream_imp_E7QE9P' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4101]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_inS_common_Inter_lvl0_0_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:3946]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_15XSHKS' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:5840]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_auto_ss_slid_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_ss_slid_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_auto_ss_slid_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_ss_slid_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_15XSHKS' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:5840]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_inS_common_Inter_lvl0_0_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:3946]
INFO: [Synth 8-6155] done synthesizing module 'hwr_inStream_imp_E7QE9P' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4101]
INFO: [Synth 8-6157] synthesizing module 'hwr_outStream_imp_1C30C8R' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4171]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_outS_common_Inter_lvl0_0_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4026]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_FQ7X1Q' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6490]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_auto_ss_slid_1' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_ss_slid_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_auto_ss_slid_1' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_ss_slid_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_FQ7X1Q' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6490]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_outS_common_Inter_lvl0_0_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4026]
INFO: [Synth 8-6155] done synthesizing module 'hwr_outStream_imp_1C30C8R' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4171]
INFO: [Synth 8-6155] done synthesizing module 'Hardware_Runtime_imp_3ORSML' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_M_AXI_1_Inter_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:2282]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1VTWZ4N' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4446]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_auto_ds_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_auto_ds_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_auto_pc_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_auto_pc_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1VTWZ4N' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4446]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1703252' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4844]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_auto_ds_1' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_auto_ds_1' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_auto_pc_1' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_auto_pc_1' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'dotproduct_design_auto_pc_1' is unconnected for instance 'auto_pc' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:5175]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'dotproduct_design_auto_pc_1' is unconnected for instance 'auto_pc' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:5175]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'dotproduct_design_auto_pc_1' has 56 connections declared, but only 54 given [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:5175]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1703252' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:4844]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_BHW311' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:5442]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_auto_ds_2' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_ds_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_auto_ds_2' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_ds_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_auto_pc_2' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_auto_pc_2' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_BHW311' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:5442]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_LD7V8P' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6555]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_LD7V8P' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6555]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_xbar_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_xbar_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'dotproduct_design_xbar_0' is unconnected for instance 'xbar' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:3087]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'dotproduct_design_xbar_0' is unconnected for instance 'xbar' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:3087]
WARNING: [Synth 8-7023] instance 'xbar' of module 'dotproduct_design_xbar_0' has 78 connections declared, but only 76 given [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:3087]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_M_AXI_1_Inter_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:2282]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_S_AXI_0_Inter_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:3166]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_YEK1HC' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6841]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_auto_us_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_auto_us_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'dotproduct_design_auto_us_0' is unconnected for instance 'auto_us' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:7144]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'dotproduct_design_auto_us_0' is unconnected for instance 'auto_us' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:7144]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'dotproduct_design_auto_us_0' has 76 connections declared, but only 74 given [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:7144]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_YEK1HC' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6841]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_S_AXI_0_Inter_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:3166]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_S_AXI_1_Inter_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:3556]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1XNQVMN' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6095]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_auto_us_1' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_auto_us_1' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'dotproduct_design_auto_us_1' is unconnected for instance 'auto_us' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6242]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'dotproduct_design_auto_us_1' has 36 connections declared, but only 35 given [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6242]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1XNQVMN' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6095]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_S_AXI_1_Inter_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:3556]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_S_AXI_2_Inter_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:3751]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_18SJVNJ' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:5910]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_auto_us_2' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_auto_us_2' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_auto_us_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'dotproduct_design_auto_us_2' is unconnected for instance 'auto_us' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6057]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'dotproduct_design_auto_us_2' has 36 connections declared, but only 35 given [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:6057]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_18SJVNJ' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:5910]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_S_AXI_2_Inter_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:3751]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_bitInfo_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_bitInfo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_bitInfo_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_bitInfo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_bitInfo_BRAM_Ctrl_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_bitInfo_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_bitInfo_BRAM_Ctrl_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_bitInfo_BRAM_Ctrl_0_stub.v:6]
WARNING: [Synth 8-7071] port 'bram_rst_a' of module 'dotproduct_design_bitInfo_BRAM_Ctrl_0' is unconnected for instance 'bitInfo_BRAM_Ctrl' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1462]
WARNING: [Synth 8-7023] instance 'bitInfo_BRAM_Ctrl' of module 'dotproduct_design_bitInfo_BRAM_Ctrl_0' has 28 connections declared, but only 27 given [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1462]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_bridge_to_host_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_bridge_to_host_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_bridge_to_host_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_bridge_to_host_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_awaddr' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_awlen' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_awsize' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_awburst' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_awlock' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_awcache' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_awprot' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_awvalid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_wdata' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_wstrb' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_wlast' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_wvalid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_bready' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_arid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_araddr' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_arlen' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_arsize' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_arburst' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_arlock' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_arcache' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_arprot' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_arvalid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_rready' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_awqos' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'maxigp0_arqos' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp3_awready' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp3_wready' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp3_bresp' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp3_bvalid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp4_awready' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp4_wready' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp4_bid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp4_bresp' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp4_bvalid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp4_rid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp5_awready' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp5_wready' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp5_bid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp5_bresp' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp5_bvalid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp5_arready' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp5_rid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp5_rdata' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp5_rresp' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp5_rlast' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7071] port 'saxigp5_rvalid' of module 'dotproduct_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
WARNING: [Synth 8-7023] instance 'bridge_to_host' of module 'dotproduct_design_bridge_to_host_0' has 242 connections declared, but only 189 given [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:1490]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_clock_generator_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_clock_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_clock_generator_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_clock_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dotProduct_0_imp_TRZ58R' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:436]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_TID_subset_converter_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_TID_subset_converter_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_TID_subset_converter_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_TID_subset_converter_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_dotProduct_ompss_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_dotProduct_ompss_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_dotProduct_ompss_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_dotProduct_ompss_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TID' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TKEEP' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TSTRB' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TUSER' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_AWADDR' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_AWBURST' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_AWCACHE' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_AWID' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_AWLEN' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_AWLOCK' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_AWPROT' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_AWQOS' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_AWREGION' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_AWSIZE' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_AWVALID' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_BREADY' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_WDATA' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_WID' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_WLAST' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_WSTRB' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v1_WVALID' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_AWADDR' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_AWBURST' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_AWCACHE' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_AWID' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_AWLEN' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_AWLOCK' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_AWPROT' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_AWQOS' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_AWREGION' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_AWSIZE' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_AWVALID' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_BREADY' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_WDATA' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_WID' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_v2_WLAST' of module 'dotproduct_design_dotProduct_ompss_0' is unconnected for instance 'dotProduct_ompss' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'dotProduct_ompss' of module 'dotproduct_design_dotProduct_ompss_0' has 134 connections declared, but only 95 given [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:802]
INFO: [Synth 8-6155] done synthesizing module 'dotProduct_0_imp_TRZ58R' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:436]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_managed_reset_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_managed_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_managed_reset_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_managed_reset_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_reset_imp_1JBUW0R' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:7221]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_managed_reset_AND_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_managed_reset_AND_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_managed_reset_AND_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_managed_reset_AND_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_proc_sys_reset_clk_app_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_proc_sys_reset_clk_app_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_proc_sys_reset_clk_app_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_proc_sys_reset_clk_app_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_clk_app' of module 'dotproduct_design_proc_sys_reset_clk_app_0' has 10 connections declared, but only 6 given [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:7253]
INFO: [Synth 8-6157] synthesizing module 'dotproduct_design_proc_sys_reset_clk_app_managed_0' [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_proc_sys_reset_clk_app_managed_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_proc_sys_reset_clk_app_managed_0' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/.Xil/Vivado-4857-tls-Legion-5-15ACH6H/realtime/dotproduct_design_proc_sys_reset_clk_app_managed_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_clk_app_managed' of module 'dotproduct_design_proc_sys_reset_clk_app_managed_0' has 10 connections declared, but only 6 given [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:7260]
INFO: [Synth 8-6155] done synthesizing module 'system_reset_imp_1JBUW0R' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:7221]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/synth/dotproduct_design.v:900]
INFO: [Synth 8-6155] done synthesizing module 'dotproduct_design_wrapper' (0#1) [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/imports/hdl/dotproduct_design_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_18SJVNJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_18SJVNJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arlock[1] in module s00_couplers_imp_18SJVNJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module dotproduct_design_S_AXI_2_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module dotproduct_design_S_AXI_2_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1XNQVMN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1XNQVMN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arlock[1] in module s00_couplers_imp_1XNQVMN is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module dotproduct_design_S_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module dotproduct_design_S_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_YEK1HC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_YEK1HC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arlock[1] in module s00_couplers_imp_YEK1HC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awlock[1] in module s00_couplers_imp_YEK1HC is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module dotproduct_design_S_AXI_0_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module dotproduct_design_S_AXI_0_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_LD7V8P is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_LD7V8P is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_LD7V8P is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_LD7V8P is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_BHW311 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_BHW311 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1703252 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1703252 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[39] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[38] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[37] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[36] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[35] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[34] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[33] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[32] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[39] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[38] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[37] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[36] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[35] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[34] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[33] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[32] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m00_couplers_imp_1VTWZ4N is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module dotproduct_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module dotproduct_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module dotproduct_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module dotproduct_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module dotproduct_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module dotproduct_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module dotproduct_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module dotproduct_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_ACLK in module s00_couplers_imp_FQ7X1Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_ARESETN in module s00_couplers_imp_FQ7X1Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module dotproduct_design_outS_common_Inter_lvl0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module dotproduct_design_outS_common_Inter_lvl0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_ACLK in module s00_couplers_imp_15XSHKS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_ARESETN in module s00_couplers_imp_15XSHKS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module dotproduct_design_inS_common_Inter_lvl0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module dotproduct_design_inS_common_Inter_lvl0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_C1XDQ5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_C1XDQ5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2869.926 ; gain = 396.746 ; free physical = 14233 ; free virtual = 22890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.895 ; gain = 399.715 ; free physical = 14233 ; free virtual = 22890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.895 ; gain = 399.715 ; free physical = 14233 ; free virtual = 22890
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2872.895 ; gain = 0.000 ; free physical = 14233 ; free virtual = 22889
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_xbar_0/dotproduct_design_xbar_0/dotproduct_design_xbar_0_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/xbar'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_xbar_0/dotproduct_design_xbar_0/dotproduct_design_xbar_0_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/xbar'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_0/dotproduct_design_auto_pc_0/dotproduct_design_auto_pc_0_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_0/dotproduct_design_auto_pc_0/dotproduct_design_auto_pc_0_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_pc'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_1/dotproduct_design_auto_pc_1/dotproduct_design_auto_pc_1_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_1/dotproduct_design_auto_pc_1/dotproduct_design_auto_pc_1_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_pc'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_1_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_1_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_2/dotproduct_design_auto_pc_2/dotproduct_design_auto_pc_1_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_2/dotproduct_design_auto_pc_2/dotproduct_design_auto_pc_1_in_context.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_pc'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_in_context.xdc] for cell 'dotproduct_design_i/S_AXI_0_Inter/s00_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_in_context.xdc] for cell 'dotproduct_design_i/S_AXI_0_Inter/s00_couplers/auto_us'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_in_context.xdc] for cell 'dotproduct_design_i/S_AXI_1_Inter/s00_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_in_context.xdc] for cell 'dotproduct_design_i/S_AXI_1_Inter/s00_couplers/auto_us'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2/dotproduct_design_auto_us_1_in_context.xdc] for cell 'dotproduct_design_i/S_AXI_2_Inter/s00_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2/dotproduct_design_auto_us_1_in_context.xdc] for cell 'dotproduct_design_i/S_AXI_2_Inter/s00_couplers/auto_us'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bridge_to_host_0/dotproduct_design_bridge_to_host_0/dotproduct_design_bridge_to_host_0_in_context.xdc] for cell 'dotproduct_design_i/bridge_to_host'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bridge_to_host_0/dotproduct_design_bridge_to_host_0/dotproduct_design_bridge_to_host_0_in_context.xdc] for cell 'dotproduct_design_i/bridge_to_host'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0_in_context.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0_in_context.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_AND_0/dotproduct_design_managed_reset_AND_0/dotproduct_design_managed_reset_AND_0_in_context.xdc] for cell 'dotproduct_design_i/system_reset/managed_reset_AND'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_AND_0/dotproduct_design_managed_reset_AND_0/dotproduct_design_managed_reset_AND_0_in_context.xdc] for cell 'dotproduct_design_i/system_reset/managed_reset_AND'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_0_in_context.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_0_in_context.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0_in_context.xdc] for cell 'dotproduct_design_i/clock_generator'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0_in_context.xdc] for cell 'dotproduct_design_i/clock_generator'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bitInfo_0/dotproduct_design_bitInfo_0/dotproduct_design_bitInfo_0_in_context.xdc] for cell 'dotproduct_design_i/bitInfo'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bitInfo_0/dotproduct_design_bitInfo_0/dotproduct_design_bitInfo_0_in_context.xdc] for cell 'dotproduct_design_i/bitInfo'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bitInfo_BRAM_Ctrl_0/dotproduct_design_bitInfo_BRAM_Ctrl_0/dotproduct_design_bitInfo_BRAM_Ctrl_0_in_context.xdc] for cell 'dotproduct_design_i/bitInfo_BRAM_Ctrl'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bitInfo_BRAM_Ctrl_0/dotproduct_design_bitInfo_BRAM_Ctrl_0/dotproduct_design_bitInfo_BRAM_Ctrl_0_in_context.xdc] for cell 'dotproduct_design_i/bitInfo_BRAM_Ctrl'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0_in_context.xdc] for cell 'dotproduct_design_i/managed_reset'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0_in_context.xdc] for cell 'dotproduct_design_i/managed_reset'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ss_slid_0/dotproduct_design_auto_ss_slid_0/dotproduct_design_auto_ss_slid_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ss_slid_0/dotproduct_design_auto_ss_slid_0/dotproduct_design_auto_ss_slid_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ss_slid_1/dotproduct_design_auto_ss_slid_1/dotproduct_design_auto_ss_slid_1_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ss_slid_1/dotproduct_design_auto_ss_slid_1/dotproduct_design_auto_ss_slid_1_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_xbar_1/dotproduct_design_xbar_1/dotproduct_design_xbar_1_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/xbar'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_xbar_1/dotproduct_design_xbar_1/dotproduct_design_xbar_1_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/xbar'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m00_regslice_0/dotproduct_design_m00_regslice_0/dotproduct_design_m00_regslice_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m00_regslice_0/dotproduct_design_m00_regslice_0/dotproduct_design_m00_regslice_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m01_regslice_0/dotproduct_design_m01_regslice_0/dotproduct_design_m00_regslice_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m01_regslice_0/dotproduct_design_m01_regslice_0/dotproduct_design_m00_regslice_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_axis_cmdin_TID_0/dotproduct_design_axis_cmdin_TID_0/dotproduct_design_axis_cmdin_TID_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/axis_cmdin_TID'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_axis_cmdin_TID_0/dotproduct_design_axis_cmdin_TID_0/dotproduct_design_axis_cmdin_TID_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/axis_cmdin_TID'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_Picos_OmpSs_Manager_0/dotproduct_design_Picos_OmpSs_Manager_0/dotproduct_design_Picos_OmpSs_Manager_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/Picos_OmpSs_Manager'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_Picos_OmpSs_Manager_0/dotproduct_design_Picos_OmpSs_Manager_0/dotproduct_design_Picos_OmpSs_Manager_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/Picos_OmpSs_Manager'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdInQueue_0/dotproduct_design_cmdInQueue_0/dotproduct_design_cmdInQueue_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/cmdInQueue'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdInQueue_0/dotproduct_design_cmdInQueue_0/dotproduct_design_cmdInQueue_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/cmdInQueue'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdInQueue_BRAM_Ctrl_0/dotproduct_design_cmdInQueue_BRAM_Ctrl_0/dotproduct_design_bitInfo_BRAM_Ctrl_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdInQueue_BRAM_Ctrl_0/dotproduct_design_cmdInQueue_BRAM_Ctrl_0/dotproduct_design_bitInfo_BRAM_Ctrl_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdOutQueue_0/dotproduct_design_cmdOutQueue_0/dotproduct_design_cmdInQueue_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/cmdOutQueue'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdOutQueue_0/dotproduct_design_cmdOutQueue_0/dotproduct_design_cmdInQueue_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/cmdOutQueue'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdOutQueue_BRAM_Ctrl_0/dotproduct_design_cmdOutQueue_BRAM_Ctrl_0/dotproduct_design_bitInfo_BRAM_Ctrl_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdOutQueue_BRAM_Ctrl_0/dotproduct_design_cmdOutQueue_BRAM_Ctrl_0/dotproduct_design_bitInfo_BRAM_Ctrl_0_in_context.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_dotProduct_ompss_0/dotproduct_design_dotProduct_ompss_0/dotproduct_design_dotProduct_ompss_0_in_context.xdc] for cell 'dotproduct_design_i/dotProduct_0/dotProduct_ompss'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_dotProduct_ompss_0/dotproduct_design_dotProduct_ompss_0/dotproduct_design_dotProduct_ompss_0_in_context.xdc] for cell 'dotproduct_design_i/dotProduct_0/dotProduct_ompss'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_TID_subset_converter_0/dotproduct_design_TID_subset_converter_0/dotproduct_design_TID_subset_converter_0_in_context.xdc] for cell 'dotproduct_design_i/dotProduct_0/TID_subset_converter'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_TID_subset_converter_0/dotproduct_design_TID_subset_converter_0/dotproduct_design_TID_subset_converter_0_in_context.xdc] for cell 'dotproduct_design_i/dotProduct_0/TID_subset_converter'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.527 ; gain = 0.000 ; free physical = 14244 ; free virtual = 22904
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.527 ; gain = 0.000 ; free physical = 14244 ; free virtual = 22904
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dotproduct_design_i/bitInfo' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dotproduct_design_i/Hardware_Runtime/cmdInQueue' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dotproduct_design_i/Hardware_Runtime/cmdOutQueue' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2947.527 ; gain = 474.348 ; free physical = 14260 ; free virtual = 22921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2955.531 ; gain = 482.352 ; free physical = 14260 ; free virtual = 22921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/M_AXI_1_Inter/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/M_AXI_1_Inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/S_AXI_0_Inter/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/S_AXI_0_Inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/S_AXI_1_Inter/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/S_AXI_1_Inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/S_AXI_2_Inter/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/S_AXI_2_Inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/bridge_to_host. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/system_reset/proc_sys_reset_clk_app. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/system_reset/managed_reset_AND. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/clock_generator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/bitInfo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/bitInfo_BRAM_Ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/managed_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/GP_Inter/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/GP_Inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/axis_cmdin_TID. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/Picos_OmpSs_Manager. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/cmdInQueue. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/cmdOutQueue. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/dotProduct_0/dotProduct_ompss. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dotproduct_design_i/dotProduct_0/TID_subset_converter. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2955.531 ; gain = 482.352 ; free physical = 14260 ; free virtual = 22921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2955.531 ; gain = 482.352 ; free physical = 14268 ; free virtual = 22931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2955.531 ; gain = 482.352 ; free physical = 14260 ; free virtual = 22936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3416.234 ; gain = 943.055 ; free physical = 13922 ; free virtual = 22600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3416.234 ; gain = 943.055 ; free physical = 13922 ; free virtual = 22599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3429.250 ; gain = 956.070 ; free physical = 13918 ; free virtual = 22595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3443.125 ; gain = 969.945 ; free physical = 13893 ; free virtual = 22571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3443.125 ; gain = 969.945 ; free physical = 13893 ; free virtual = 22571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3443.125 ; gain = 969.945 ; free physical = 13893 ; free virtual = 22571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3443.125 ; gain = 969.945 ; free physical = 13893 ; free virtual = 22571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3443.125 ; gain = 969.945 ; free physical = 13893 ; free virtual = 22571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3443.125 ; gain = 969.945 ; free physical = 13893 ; free virtual = 22571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------------+----------+
|      |BlackBox name                                      |Instances |
+------+---------------------------------------------------+----------+
|1     |dotproduct_design_xbar_0                           |         1|
|2     |dotproduct_design_auto_ds_0                        |         1|
|3     |dotproduct_design_auto_pc_0                        |         1|
|4     |dotproduct_design_auto_ds_1                        |         1|
|5     |dotproduct_design_auto_pc_1                        |         1|
|6     |dotproduct_design_auto_ds_2                        |         1|
|7     |dotproduct_design_auto_pc_2                        |         1|
|8     |dotproduct_design_auto_us_0                        |         1|
|9     |dotproduct_design_auto_us_1                        |         1|
|10    |dotproduct_design_auto_us_2                        |         1|
|11    |dotproduct_design_bitInfo_0                        |         1|
|12    |dotproduct_design_bitInfo_BRAM_Ctrl_0              |         1|
|13    |dotproduct_design_bridge_to_host_0                 |         1|
|14    |dotproduct_design_clock_generator_0                |         1|
|15    |dotproduct_design_managed_reset_0                  |         1|
|16    |dotproduct_design_xbar_1                           |         1|
|17    |dotproduct_design_m00_regslice_0                   |         1|
|18    |dotproduct_design_m01_regslice_0                   |         1|
|19    |dotproduct_design_s00_regslice_0                   |         1|
|20    |dotproduct_design_Picos_OmpSs_Manager_0            |         1|
|21    |dotproduct_design_axis_cmdin_TID_0                 |         1|
|22    |dotproduct_design_cmdInQueue_0                     |         1|
|23    |dotproduct_design_cmdInQueue_BRAM_Ctrl_0           |         1|
|24    |dotproduct_design_cmdOutQueue_0                    |         1|
|25    |dotproduct_design_cmdOutQueue_BRAM_Ctrl_0          |         1|
|26    |dotproduct_design_auto_ss_slid_0                   |         1|
|27    |dotproduct_design_auto_ss_slid_1                   |         1|
|28    |dotproduct_design_TID_subset_converter_0           |         1|
|29    |dotproduct_design_dotProduct_ompss_0               |         1|
|30    |dotproduct_design_managed_reset_AND_0              |         1|
|31    |dotproduct_design_proc_sys_reset_clk_app_0         |         1|
|32    |dotproduct_design_proc_sys_reset_clk_app_managed_0 |         1|
+------+---------------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------------+------+
|      |Cell                                             |Count |
+------+-------------------------------------------------+------+
|1     |dotproduct_design_Picos_OmpSs_Manager            |     1|
|2     |dotproduct_design_TID_subset_converter           |     1|
|3     |dotproduct_design_auto_ds                        |     3|
|6     |dotproduct_design_auto_pc                        |     3|
|9     |dotproduct_design_auto_ss_slid                   |     2|
|11    |dotproduct_design_auto_us                        |     3|
|14    |dotproduct_design_axis_cmdin_TID                 |     1|
|15    |dotproduct_design_bitInfo                        |     1|
|16    |dotproduct_design_bitInfo_BRAM_Ctrl              |     1|
|17    |dotproduct_design_bridge_to_host                 |     1|
|18    |dotproduct_design_clock_generator                |     1|
|19    |dotproduct_design_cmdInQueue                     |     1|
|20    |dotproduct_design_cmdInQueue_BRAM_Ctrl           |     1|
|21    |dotproduct_design_cmdOutQueue                    |     1|
|22    |dotproduct_design_cmdOutQueue_BRAM_Ctrl          |     1|
|23    |dotproduct_design_dotProduct_ompss               |     1|
|24    |dotproduct_design_m00_regslice                   |     1|
|25    |dotproduct_design_m01_regslice                   |     1|
|26    |dotproduct_design_managed_reset                  |     1|
|27    |dotproduct_design_managed_reset_AND              |     1|
|28    |dotproduct_design_proc_sys_reset_clk_app         |     1|
|29    |dotproduct_design_proc_sys_reset_clk_app_managed |     1|
|30    |dotproduct_design_s00_regslice                   |     1|
|31    |dotproduct_design_xbar                           |     2|
+------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3443.125 ; gain = 969.945 ; free physical = 13893 ; free virtual = 22571
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3443.125 ; gain = 895.312 ; free physical = 13906 ; free virtual = 22584
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3443.125 ; gain = 969.945 ; free physical = 13906 ; free virtual = 22584
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3443.125 ; gain = 0.000 ; free physical = 14200 ; free virtual = 22878
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3443.125 ; gain = 0.000 ; free physical = 14184 ; free virtual = 22862
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 58ed8c26
INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 215 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 3443.125 ; gain = 1933.699 ; free physical = 14181 ; free virtual = 22860
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2954.467; main = 2590.330; forked = 394.954
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4455.906; main = 3429.254; forked = 1026.652
INFO: [Common 17-1381] The checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/synth_1/dotproduct_design_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file dotproduct_design_wrapper_utilization_synth.rpt -pb dotproduct_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 02:48:56 2025...
[Sat Feb  8 02:49:07 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:19:54 ; elapsed = 00:07:36 . Memory (MB): peak = 2538.094 ; gain = 0.000 ; free physical = 16578 ; free virtual = 25249
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 02:49:07 2025...
[AIT] Hardware synthesized
[AIT] Step 'synthesis' finished. 8 mins, 24 secs elapsed
[AIT] INFO: Starting 'implementation' step

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb  8 02:49:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source /home/ompss/example/dotproduct_ait/xilinx/tcl/scripts/implement_design.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Reading block design file </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - M_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_0_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_2_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - bridge_to_host
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - managed_reset_AND
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app_managed
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clock_generator
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - bitInfo
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - bitInfo_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - managed_reset
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - inS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - outS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - GP_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_cmdin_TID
Adding component instance block -- bsc:ompss:picos_ompss_manager:7.3 - Picos_OmpSs_Manager
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdInQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdInQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdOutQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdOutQueue_BRAM_Ctrl
Adding component instance block -- bsc:ompss:dotProduct_wrapper:1.0 - dotProduct_ompss
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_subset_converter:1.0 - TID_subset_converter
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2.
Successfully read diagram <dotproduct_design> from block design file </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd>
[AIT] INFO: Launching implementation run with 4 jobs
[Sat Feb  8 02:49:34 2025] Launched impl_1...
Run output will be captured here: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/runme.log
[Sat Feb  8 02:49:34 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log dotproduct_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dotproduct_design_wrapper.tcl -notrace -init


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb  8 02:49:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source dotproduct_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top dotproduct_design_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bitInfo_0/dotproduct_design_bitInfo_0.dcp' for cell 'dotproduct_design_i/bitInfo'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bitInfo_BRAM_Ctrl_0/dotproduct_design_bitInfo_BRAM_Ctrl_0.dcp' for cell 'dotproduct_design_i/bitInfo_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bridge_to_host_0/dotproduct_design_bridge_to_host_0.dcp' for cell 'dotproduct_design_i/bridge_to_host'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0.dcp' for cell 'dotproduct_design_i/clock_generator'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0.dcp' for cell 'dotproduct_design_i/managed_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_Picos_OmpSs_Manager_0/dotproduct_design_Picos_OmpSs_Manager_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/Picos_OmpSs_Manager'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_axis_cmdin_TID_0/dotproduct_design_axis_cmdin_TID_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/axis_cmdin_TID'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdInQueue_0/dotproduct_design_cmdInQueue_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/cmdInQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdInQueue_BRAM_Ctrl_0/dotproduct_design_cmdInQueue_BRAM_Ctrl_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdOutQueue_0/dotproduct_design_cmdOutQueue_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/cmdOutQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdOutQueue_BRAM_Ctrl_0/dotproduct_design_cmdOutQueue_BRAM_Ctrl_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_xbar_1/dotproduct_design_xbar_1.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m00_regslice_0/dotproduct_design_m00_regslice_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m01_regslice_0/dotproduct_design_m01_regslice_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ss_slid_0/dotproduct_design_auto_ss_slid_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ss_slid_1/dotproduct_design_auto_ss_slid_1.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_xbar_0/dotproduct_design_xbar_0.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_0/dotproduct_design_auto_pc_0.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_1/dotproduct_design_auto_pc_1.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_2/dotproduct_design_auto_pc_2.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0.dcp' for cell 'dotproduct_design_i/S_AXI_0_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1.dcp' for cell 'dotproduct_design_i/S_AXI_1_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2.dcp' for cell 'dotproduct_design_i/S_AXI_2_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_TID_subset_converter_0/dotproduct_design_TID_subset_converter_0.dcp' for cell 'dotproduct_design_i/dotProduct_0/TID_subset_converter'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_dotProduct_ompss_0/dotproduct_design_dotProduct_ompss_0.dcp' for cell 'dotproduct_design_i/dotProduct_0/dotProduct_ompss'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_AND_0/dotproduct_design_managed_reset_AND_0.dcp' for cell 'dotproduct_design_i/system_reset/managed_reset_AND'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0.dcp' for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0.dcp' for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2466.895 ; gain = 0.000 ; free physical = 15326 ; free virtual = 23979
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. dotproduct_design_i/clock_generator/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dotproduct_design_i/clock_generator/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bridge_to_host_0/dotproduct_design_bridge_to_host_0.xdc] for cell 'dotproduct_design_i/bridge_to_host/inst'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bridge_to_host_0/dotproduct_design_bridge_to_host_0.xdc] for cell 'dotproduct_design_i/bridge_to_host/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0_board.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0_board.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0_board.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0_board.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0_board.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0_board.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0_board.xdc] for cell 'dotproduct_design_i/managed_reset/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0_board.xdc] for cell 'dotproduct_design_i/managed_reset/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0.xdc] for cell 'dotproduct_design_i/managed_reset/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0.xdc] for cell 'dotproduct_design_i/managed_reset/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_0_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_0_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_1_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_1_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_2_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_2_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0_late.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0_late.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:16]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:19]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:25]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:28]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:28]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:28]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m00_regslice_0/dotproduct_design_m00_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m00_regslice_0/dotproduct_design_m00_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m01_regslice_0/dotproduct_design_m01_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m01_regslice_0/dotproduct_design_m01_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice/inst'
INFO: [Project 1-1714] 9 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 138 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3919.941 ; gain = 0.000 ; free physical = 14353 ; free virtual = 23051
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

49 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3919.941 ; gain = 2406.789 ; free physical = 14353 ; free virtual = 23051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3919.941 ; gain = 0.000 ; free physical = 14332 ; free virtual = 23031

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e48072c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3919.941 ; gain = 0.000 ; free physical = 14316 ; free virtual = 23017

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e48072c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e48072c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773
Phase 1 Initialization | Checksum: e48072c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e48072c3

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e48072c3

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773
Phase 2 Timer Update And Timing Data Collection | Checksum: e48072c3

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 22 inverters resulting in an inversion of 68 pins
INFO: [Opt 31-138] Pushed 41 inverter(s) to 4317 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 208aef6c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14101 ; free virtual = 22803
Retarget | Checksum: 208aef6c6
INFO: [Opt 31-389] Phase Retarget created 33 cells and removed 383 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 7 load pin(s).
Phase 4 Constant propagation | Checksum: 201a5d62f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14103 ; free virtual = 22805
Constant propagation | Checksum: 201a5d62f
INFO: [Opt 31-389] Phase Constant propagation created 467 cells and removed 1634 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1809b0f54

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14083 ; free virtual = 22785
Sweep | Checksum: 1809b0f54
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2004 cells
INFO: [Opt 31-1021] In phase Sweep, 289 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1809b0f54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14083 ; free virtual = 22785
BUFG optimization | Checksum: 1809b0f54
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1809b0f54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14083 ; free virtual = 22785
Shift Register Optimization | Checksum: 1809b0f54
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bc7ff93f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14083 ; free virtual = 22785
Post Processing Netlist | Checksum: 1bc7ff93f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 152f8d9a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14107 ; free virtual = 22809

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14107 ; free virtual = 22809
Phase 9.2 Verifying Netlist Connectivity | Checksum: 152f8d9a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14107 ; free virtual = 22809
Phase 9 Finalization | Checksum: 152f8d9a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14107 ; free virtual = 22809
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              33  |             383  |                                             81  |
|  Constant propagation         |             467  |            1634  |                                             81  |
|  Sweep                        |               0  |            2004  |                                            289  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             99  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 152f8d9a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14107 ; free virtual = 22809

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 5 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: de5ee09c

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13995 ; free virtual = 22700
Ending Power Optimization Task | Checksum: de5ee09c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4168.387 ; gain = 243.898 ; free physical = 13994 ; free virtual = 22700

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: de5ee09c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13994 ; free virtual = 22700

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13994 ; free virtual = 22700
Ending Netlist Obfuscation Task | Checksum: 11cb4967d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13994 ; free virtual = 22700
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4168.387 ; gain = 248.445 ; free physical = 13994 ; free virtual = 22700
INFO: [Vivado 12-24828] Executing command : report_drc -file dotproduct_design_wrapper_drc_opted.rpt -pb dotproduct_design_wrapper_drc_opted.pb -rpx dotproduct_design_wrapper_drc_opted.rpx
Command: report_drc -file dotproduct_design_wrapper_drc_opted.rpt -pb dotproduct_design_wrapper_drc_opted.pb -rpx dotproduct_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13941 ; free virtual = 22651
INFO: [Common 17-1381] The checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13931 ; free virtual = 22645
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: db0930a4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13931 ; free virtual = 22645
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13934 ; free virtual = 22647

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1212ebd12

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4684.477 ; gain = 516.090 ; free physical = 13286 ; free virtual = 22125

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15d0b8a7a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4716.492 ; gain = 548.105 ; free physical = 13292 ; free virtual = 22133

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15d0b8a7a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4716.492 ; gain = 548.105 ; free physical = 13292 ; free virtual = 22133
Phase 1 Placer Initialization | Checksum: 15d0b8a7a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4716.492 ; gain = 548.105 ; free physical = 13282 ; free virtual = 22123

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e483cb8b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4716.492 ; gain = 548.105 ; free physical = 13309 ; free virtual = 22151

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1a6c643f7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4716.492 ; gain = 548.105 ; free physical = 13294 ; free virtual = 22137

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1a6c643f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5008.477 ; gain = 840.090 ; free physical = 12403 ; free virtual = 21674

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 11120efe3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 11120efe3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673
Phase 2.1.1 Partition Driven Placement | Checksum: 11120efe3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673
Phase 2.1 Floorplanning | Checksum: 199ef7dec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 199ef7dec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 199ef7dec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 162a84c16

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12371 ; free virtual = 21642

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 616 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 261 nets or LUTs. Breaked 0 LUT, combined 261 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5142.492 ; gain = 0.000 ; free physical = 12371 ; free virtual = 21641
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5142.492 ; gain = 0.000 ; free physical = 12371 ; free virtual = 21642

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            261  |                   261  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            261  |                   263  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 20572b417

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12368 ; free virtual = 21640
Phase 2.4 Global Placement Core | Checksum: 1a903b139

Time (s): cpu = 00:01:31 ; elapsed = 00:00:37 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12351 ; free virtual = 21622
Phase 2 Global Placement | Checksum: 1a903b139

Time (s): cpu = 00:01:31 ; elapsed = 00:00:37 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12351 ; free virtual = 21622

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a776cc71

Time (s): cpu = 00:01:42 ; elapsed = 00:00:40 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12356 ; free virtual = 21627

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d881fc7a

Time (s): cpu = 00:01:43 ; elapsed = 00:00:41 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12356 ; free virtual = 21627

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 152639bcd

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12346 ; free virtual = 21617

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1e4a7cd98

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12346 ; free virtual = 21617
Phase 3.3.2 Slice Area Swap | Checksum: 1e4a7cd98

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12346 ; free virtual = 21618
Phase 3.3 Small Shape DP | Checksum: 19766c5cc

Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12363 ; free virtual = 21634

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 197210a99

Time (s): cpu = 00:01:56 ; elapsed = 00:00:46 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12363 ; free virtual = 21634

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 220b11e24

Time (s): cpu = 00:01:56 ; elapsed = 00:00:46 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12363 ; free virtual = 21634
Phase 3 Detail Placement | Checksum: 220b11e24

Time (s): cpu = 00:01:57 ; elapsed = 00:00:46 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12363 ; free virtual = 21634

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fba15610

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.642 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1593cf028

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5142.492 ; gain = 0.000 ; free physical = 12341 ; free virtual = 21612
INFO: [Place 46-35] Processed net dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0/peripheral_aresetn[0], inserted BUFG to drive 1996 loads.
INFO: [Place 46-45] Replicated bufg driver dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0/peripheral_aresetn[0], inserted BUFG to drive 1140 loads.
INFO: [Place 46-45] Replicated bufg driver dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 163108961

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 5142.492 ; gain = 0.000 ; free physical = 12345 ; free virtual = 21616
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b0072e04

Time (s): cpu = 00:02:14 ; elapsed = 00:00:52 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12345 ; free virtual = 21616

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.642. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1691ffb4a

Time (s): cpu = 00:02:14 ; elapsed = 00:00:52 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12345 ; free virtual = 21616

Time (s): cpu = 00:02:14 ; elapsed = 00:00:52 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12345 ; free virtual = 21616
Phase 4.1 Post Commit Optimization | Checksum: 1691ffb4a

Time (s): cpu = 00:02:14 ; elapsed = 00:00:52 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12345 ; free virtual = 21616
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12276 ; free virtual = 21548

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 142f3083b

Time (s): cpu = 00:02:27 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|              16x16|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 142f3083b

Time (s): cpu = 00:02:27 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548
Phase 4.3 Placer Reporting | Checksum: 142f3083b

Time (s): cpu = 00:02:27 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12276 ; free virtual = 21548

Time (s): cpu = 00:02:27 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ee09cfef

Time (s): cpu = 00:02:27 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548
Ending Placer Task | Checksum: 990f02bf

Time (s): cpu = 00:02:28 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548
121 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:32 ; elapsed = 00:01:00 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file dotproduct_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12226 ; free virtual = 21498
INFO: [Vivado 12-24828] Executing command : report_utilization -file dotproduct_design_wrapper_utilization_placed.rpt -pb dotproduct_design_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file dotproduct_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12235 ; free virtual = 21507
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12233 ; free virtual = 21511
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12226 ; free virtual = 21519
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12226 ; free virtual = 21519
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12226 ; free virtual = 21519
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12225 ; free virtual = 21520
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12225 ; free virtual = 21523
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12225 ; free virtual = 21523
INFO: [Common 17-1381] The checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12227 ; free virtual = 21507
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.642 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12223 ; free virtual = 21509
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12221 ; free virtual = 21522
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12221 ; free virtual = 21522
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12221 ; free virtual = 21523
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12221 ; free virtual = 21523
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12219 ; free virtual = 21525
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12219 ; free virtual = 21525
INFO: [Common 17-1381] The checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 438a5796 ConstDB: 0 ShapeSum: 3149390 RouteDB: 52701799
Nodegraph reading from file.  Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12179 ; free virtual = 21470
Post Restoration Checksum: NetGraph: 8cc154a1 | NumContArr: c328e0dd | Constraints: 868860a2 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2991b90bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12219 ; free virtual = 21512

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2991b90bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12219 ; free virtual = 21512

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2991b90bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12219 ; free virtual = 21512

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2cc54fea1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12227 ; free virtual = 21519

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2845ad6e7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12230 ; free virtual = 21522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.841  | TNS=0.000  | WHS=-0.056 | THS=-5.618 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15854
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13103
  Number of Partially Routed Nets     = 2751
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f9d36a94

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12241 ; free virtual = 21533

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f9d36a94

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12241 ; free virtual = 21533

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 246e444d3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12249 ; free virtual = 21541
Phase 4 Initial Routing | Checksum: 20590066a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12249 ; free virtual = 21541

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2628
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.402  | TNS=0.000  | WHS=-0.012 | THS=-0.012 |

Phase 5.1 Global Iteration 0 | Checksum: 139cbbcd7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1c7dcbbfe

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533
Phase 5 Rip-up And Reroute | Checksum: 1c7dcbbfe

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.402  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.402  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 1779b3356

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1779b3356

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533
Phase 6 Delay and Skew Optimization | Checksum: 1779b3356

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.402  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: e7b1002e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12251 ; free virtual = 21544
Phase 7 Post Hold Fix | Checksum: e7b1002e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12251 ; free virtual = 21544

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.850563 %
  Global Horizontal Routing Utilization  = 0.660696 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: e7b1002e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12251 ; free virtual = 21544

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: e7b1002e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12251 ; free virtual = 21544

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: e7b1002e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12252 ; free virtual = 21545

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: e7b1002e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12252 ; free virtual = 21545

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: e7b1002e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12252 ; free virtual = 21545

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.402  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: e7b1002e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12252 ; free virtual = 21545
Total Elapsed time in route_design: 21.25 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: e566fab3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12252 ; free virtual = 21545
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: e566fab3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12260 ; free virtual = 21553

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:22 . Memory (MB): peak = 5207.492 ; gain = 8.004 ; free physical = 12260 ; free virtual = 21553
INFO: [Vivado 12-24828] Executing command : report_drc -file dotproduct_design_wrapper_drc_routed.rpt -pb dotproduct_design_wrapper_drc_routed.pb -rpx dotproduct_design_wrapper_drc_routed.rpx
Command: report_drc -file dotproduct_design_wrapper_drc_routed.rpt -pb dotproduct_design_wrapper_drc_routed.pb -rpx dotproduct_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file dotproduct_design_wrapper_methodology_drc_routed.rpt -pb dotproduct_design_wrapper_methodology_drc_routed.pb -rpx dotproduct_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dotproduct_design_wrapper_methodology_drc_routed.rpt -pb dotproduct_design_wrapper_methodology_drc_routed.pb -rpx dotproduct_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file dotproduct_design_wrapper_timing_summary_routed.rpt -pb dotproduct_design_wrapper_timing_summary_routed.pb -rpx dotproduct_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file dotproduct_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file dotproduct_design_wrapper_bus_skew_routed.rpt -pb dotproduct_design_wrapper_bus_skew_routed.pb -rpx dotproduct_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file dotproduct_design_wrapper_route_status.rpt -pb dotproduct_design_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file dotproduct_design_wrapper_power_routed.rpt -pb dotproduct_design_wrapper_power_summary_routed.pb -rpx dotproduct_design_wrapper_power_routed.rpx
Command: report_power -file dotproduct_design_wrapper_power_routed.rpt -pb dotproduct_design_wrapper_power_summary_routed.pb -rpx dotproduct_design_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
168 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12223 ; free virtual = 21530
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file dotproduct_design_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 5263.520 ; gain = 56.027 ; free physical = 12216 ; free virtual = 21524
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12212 ; free virtual = 21525
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12191 ; free virtual = 21520
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12191 ; free virtual = 21520
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12187 ; free virtual = 21519
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12187 ; free virtual = 21520
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12187 ; free virtual = 21523
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12187 ; free virtual = 21523
INFO: [Common 17-1381] The checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 02:52:03 2025...
[Sat Feb  8 02:52:18 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.97 ; elapsed = 00:02:44 . Memory (MB): peak = 2238.539 ; gain = 0.000 ; free physical = 16241 ; free virtual = 25556
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 02:52:18 2025...
[AIT] Hardware implemented
[AIT] Step 'implementation' finished. 3 mins, 10 secs elapsed
[AIT] INFO: Starting 'bitstream' step

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb  8 02:52:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source /home/ompss/example/dotproduct_ait/xilinx/tcl/scripts/generate_bitstream.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Reading block design file </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - M_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_0_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_2_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - bridge_to_host
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - managed_reset_AND
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app_managed
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clock_generator
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - bitInfo
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - bitInfo_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - managed_reset
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - inS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - outS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - GP_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_cmdin_TID
Adding component instance block -- bsc:ompss:picos_ompss_manager:7.3 - Picos_OmpSs_Manager
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdInQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdInQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdOutQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdOutQueue_BRAM_Ctrl
Adding component instance block -- bsc:ompss:dotProduct_wrapper:1.0 - dotProduct_ompss
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_subset_converter:1.0 - TID_subset_converter
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_result.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v1.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /dotProduct_0/dotProduct_ompss/Data_m_axi_mcxx_v2.
Successfully read diagram <dotproduct_design> from block design file </home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd>
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
[AIT] INFO: Launching bitstream run with 4 jobs
INFO: [Vivado 12-1476] Run Step 'write_bitstream' appears to be already reset.
[Sat Feb  8 02:52:45 2025] Launched impl_1...
Run output will be captured here: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/runme.log
[Sat Feb  8 02:52:45 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log dotproduct_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dotproduct_design_wrapper.tcl -notrace -init


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb  8 02:49:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source dotproduct_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/example/dotproduct_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top dotproduct_design_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bitInfo_0/dotproduct_design_bitInfo_0.dcp' for cell 'dotproduct_design_i/bitInfo'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bitInfo_BRAM_Ctrl_0/dotproduct_design_bitInfo_BRAM_Ctrl_0.dcp' for cell 'dotproduct_design_i/bitInfo_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bridge_to_host_0/dotproduct_design_bridge_to_host_0.dcp' for cell 'dotproduct_design_i/bridge_to_host'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0.dcp' for cell 'dotproduct_design_i/clock_generator'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0.dcp' for cell 'dotproduct_design_i/managed_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_Picos_OmpSs_Manager_0/dotproduct_design_Picos_OmpSs_Manager_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/Picos_OmpSs_Manager'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_axis_cmdin_TID_0/dotproduct_design_axis_cmdin_TID_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/axis_cmdin_TID'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdInQueue_0/dotproduct_design_cmdInQueue_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/cmdInQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdInQueue_BRAM_Ctrl_0/dotproduct_design_cmdInQueue_BRAM_Ctrl_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdOutQueue_0/dotproduct_design_cmdOutQueue_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/cmdOutQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_cmdOutQueue_BRAM_Ctrl_0/dotproduct_design_cmdOutQueue_BRAM_Ctrl_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_xbar_1/dotproduct_design_xbar_1.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m00_regslice_0/dotproduct_design_m00_regslice_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m01_regslice_0/dotproduct_design_m01_regslice_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ss_slid_0/dotproduct_design_auto_ss_slid_0.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ss_slid_1/dotproduct_design_auto_ss_slid_1.dcp' for cell 'dotproduct_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/s00_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_xbar_0/dotproduct_design_xbar_0.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_0/dotproduct_design_auto_pc_0.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_1/dotproduct_design_auto_pc_1.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_pc_2/dotproduct_design_auto_pc_2.dcp' for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0.dcp' for cell 'dotproduct_design_i/S_AXI_0_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1.dcp' for cell 'dotproduct_design_i/S_AXI_1_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2.dcp' for cell 'dotproduct_design_i/S_AXI_2_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_TID_subset_converter_0/dotproduct_design_TID_subset_converter_0.dcp' for cell 'dotproduct_design_i/dotProduct_0/TID_subset_converter'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_dotProduct_ompss_0/dotproduct_design_dotProduct_ompss_0.dcp' for cell 'dotproduct_design_i/dotProduct_0/dotProduct_ompss'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_AND_0/dotproduct_design_managed_reset_AND_0.dcp' for cell 'dotproduct_design_i/system_reset/managed_reset_AND'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0.dcp' for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0.dcp' for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2466.895 ; gain = 0.000 ; free physical = 15326 ; free virtual = 23979
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. dotproduct_design_i/clock_generator/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dotproduct_design_i/clock_generator/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bridge_to_host_0/dotproduct_design_bridge_to_host_0.xdc] for cell 'dotproduct_design_i/bridge_to_host/inst'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_bridge_to_host_0/dotproduct_design_bridge_to_host_0.xdc] for cell 'dotproduct_design_i/bridge_to_host/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0_board.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0_board.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_0/dotproduct_design_proc_sys_reset_clk_app_0.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0_board.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0_board.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_proc_sys_reset_clk_app_managed_0/dotproduct_design_proc_sys_reset_clk_app_managed_0.xdc] for cell 'dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0_board.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0_board.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0_board.xdc] for cell 'dotproduct_design_i/managed_reset/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0_board.xdc] for cell 'dotproduct_design_i/managed_reset/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0.xdc] for cell 'dotproduct_design_i/managed_reset/U0'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_managed_reset_0/dotproduct_design_managed_reset_0.xdc] for cell 'dotproduct_design_i/managed_reset/U0'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_0/dotproduct_design_auto_ds_0_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_1/dotproduct_design_auto_ds_1_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_ds_2/dotproduct_design_auto_ds_2_clocks.xdc] for cell 'dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_0_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_0/dotproduct_design_auto_us_0_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_0_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_1_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_1/dotproduct_design_auto_us_1_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_1_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_2_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_auto_us_2/dotproduct_design_auto_us_2_clocks.xdc] for cell 'dotproduct_design_i/S_AXI_2_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0_late.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_clock_generator_0/dotproduct_design_clock_generator_0_late.xdc] for cell 'dotproduct_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:16]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:19]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:25]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:28]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:28]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc:28]
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_s00_regslice_0/dotproduct_design_s00_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m00_regslice_0/dotproduct_design_m00_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m00_regslice_0/dotproduct_design_m00_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m01_regslice_0/dotproduct_design_m01_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.gen/sources_1/bd/dotproduct_design/ip/dotproduct_design_m01_regslice_0/dotproduct_design_m01_regslice_0_clocks.xdc] for cell 'dotproduct_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice/inst'
INFO: [Project 1-1714] 9 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 138 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3919.941 ; gain = 0.000 ; free physical = 14353 ; free virtual = 23051
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

49 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3919.941 ; gain = 2406.789 ; free physical = 14353 ; free virtual = 23051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3919.941 ; gain = 0.000 ; free physical = 14332 ; free virtual = 23031

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e48072c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3919.941 ; gain = 0.000 ; free physical = 14316 ; free virtual = 23017

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e48072c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e48072c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773
Phase 1 Initialization | Checksum: e48072c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e48072c3

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e48072c3

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773
Phase 2 Timer Update And Timing Data Collection | Checksum: e48072c3

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14071 ; free virtual = 22773

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 22 inverters resulting in an inversion of 68 pins
INFO: [Opt 31-138] Pushed 41 inverter(s) to 4317 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 208aef6c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14101 ; free virtual = 22803
Retarget | Checksum: 208aef6c6
INFO: [Opt 31-389] Phase Retarget created 33 cells and removed 383 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 7 load pin(s).
Phase 4 Constant propagation | Checksum: 201a5d62f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14103 ; free virtual = 22805
Constant propagation | Checksum: 201a5d62f
INFO: [Opt 31-389] Phase Constant propagation created 467 cells and removed 1634 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1809b0f54

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14083 ; free virtual = 22785
Sweep | Checksum: 1809b0f54
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2004 cells
INFO: [Opt 31-1021] In phase Sweep, 289 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1809b0f54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14083 ; free virtual = 22785
BUFG optimization | Checksum: 1809b0f54
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1809b0f54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14083 ; free virtual = 22785
Shift Register Optimization | Checksum: 1809b0f54
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bc7ff93f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14083 ; free virtual = 22785
Post Processing Netlist | Checksum: 1bc7ff93f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 152f8d9a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14107 ; free virtual = 22809

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14107 ; free virtual = 22809
Phase 9.2 Verifying Netlist Connectivity | Checksum: 152f8d9a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14107 ; free virtual = 22809
Phase 9 Finalization | Checksum: 152f8d9a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14107 ; free virtual = 22809
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              33  |             383  |                                             81  |
|  Constant propagation         |             467  |            1634  |                                             81  |
|  Sweep                        |               0  |            2004  |                                            289  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             99  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 152f8d9a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3924.488 ; gain = 0.000 ; free physical = 14107 ; free virtual = 22809

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 5 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: de5ee09c

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13995 ; free virtual = 22700
Ending Power Optimization Task | Checksum: de5ee09c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4168.387 ; gain = 243.898 ; free physical = 13994 ; free virtual = 22700

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: de5ee09c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13994 ; free virtual = 22700

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13994 ; free virtual = 22700
Ending Netlist Obfuscation Task | Checksum: 11cb4967d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13994 ; free virtual = 22700
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4168.387 ; gain = 248.445 ; free physical = 13994 ; free virtual = 22700
INFO: [Vivado 12-24828] Executing command : report_drc -file dotproduct_design_wrapper_drc_opted.rpt -pb dotproduct_design_wrapper_drc_opted.pb -rpx dotproduct_design_wrapper_drc_opted.rpx
Command: report_drc -file dotproduct_design_wrapper_drc_opted.rpt -pb dotproduct_design_wrapper_drc_opted.pb -rpx dotproduct_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13941 ; free virtual = 22651
INFO: [Common 17-1381] The checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13931 ; free virtual = 22645
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: db0930a4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13931 ; free virtual = 22645
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4168.387 ; gain = 0.000 ; free physical = 13934 ; free virtual = 22647

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1212ebd12

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4684.477 ; gain = 516.090 ; free physical = 13286 ; free virtual = 22125

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15d0b8a7a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4716.492 ; gain = 548.105 ; free physical = 13292 ; free virtual = 22133

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15d0b8a7a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4716.492 ; gain = 548.105 ; free physical = 13292 ; free virtual = 22133
Phase 1 Placer Initialization | Checksum: 15d0b8a7a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4716.492 ; gain = 548.105 ; free physical = 13282 ; free virtual = 22123

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e483cb8b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4716.492 ; gain = 548.105 ; free physical = 13309 ; free virtual = 22151

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1a6c643f7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4716.492 ; gain = 548.105 ; free physical = 13294 ; free virtual = 22137

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1a6c643f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5008.477 ; gain = 840.090 ; free physical = 12403 ; free virtual = 21674

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 11120efe3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 11120efe3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673
Phase 2.1.1 Partition Driven Placement | Checksum: 11120efe3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673
Phase 2.1 Floorplanning | Checksum: 199ef7dec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 199ef7dec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 199ef7dec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 5040.492 ; gain = 872.105 ; free physical = 12403 ; free virtual = 21673

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 162a84c16

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12371 ; free virtual = 21642

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 616 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 261 nets or LUTs. Breaked 0 LUT, combined 261 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5142.492 ; gain = 0.000 ; free physical = 12371 ; free virtual = 21641
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5142.492 ; gain = 0.000 ; free physical = 12371 ; free virtual = 21642

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            261  |                   261  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            261  |                   263  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 20572b417

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12368 ; free virtual = 21640
Phase 2.4 Global Placement Core | Checksum: 1a903b139

Time (s): cpu = 00:01:31 ; elapsed = 00:00:37 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12351 ; free virtual = 21622
Phase 2 Global Placement | Checksum: 1a903b139

Time (s): cpu = 00:01:31 ; elapsed = 00:00:37 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12351 ; free virtual = 21622

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a776cc71

Time (s): cpu = 00:01:42 ; elapsed = 00:00:40 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12356 ; free virtual = 21627

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d881fc7a

Time (s): cpu = 00:01:43 ; elapsed = 00:00:41 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12356 ; free virtual = 21627

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 152639bcd

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12346 ; free virtual = 21617

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1e4a7cd98

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12346 ; free virtual = 21617
Phase 3.3.2 Slice Area Swap | Checksum: 1e4a7cd98

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12346 ; free virtual = 21618
Phase 3.3 Small Shape DP | Checksum: 19766c5cc

Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12363 ; free virtual = 21634

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 197210a99

Time (s): cpu = 00:01:56 ; elapsed = 00:00:46 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12363 ; free virtual = 21634

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 220b11e24

Time (s): cpu = 00:01:56 ; elapsed = 00:00:46 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12363 ; free virtual = 21634
Phase 3 Detail Placement | Checksum: 220b11e24

Time (s): cpu = 00:01:57 ; elapsed = 00:00:46 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12363 ; free virtual = 21634

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fba15610

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.642 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1593cf028

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5142.492 ; gain = 0.000 ; free physical = 12341 ; free virtual = 21612
INFO: [Place 46-35] Processed net dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0/peripheral_aresetn[0], inserted BUFG to drive 1996 loads.
INFO: [Place 46-45] Replicated bufg driver dotproduct_design_i/system_reset/proc_sys_reset_clk_app_managed/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0/peripheral_aresetn[0], inserted BUFG to drive 1140 loads.
INFO: [Place 46-45] Replicated bufg driver dotproduct_design_i/system_reset/proc_sys_reset_clk_app/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 163108961

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 5142.492 ; gain = 0.000 ; free physical = 12345 ; free virtual = 21616
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b0072e04

Time (s): cpu = 00:02:14 ; elapsed = 00:00:52 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12345 ; free virtual = 21616

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.642. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1691ffb4a

Time (s): cpu = 00:02:14 ; elapsed = 00:00:52 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12345 ; free virtual = 21616

Time (s): cpu = 00:02:14 ; elapsed = 00:00:52 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12345 ; free virtual = 21616
Phase 4.1 Post Commit Optimization | Checksum: 1691ffb4a

Time (s): cpu = 00:02:14 ; elapsed = 00:00:52 . Memory (MB): peak = 5142.492 ; gain = 974.105 ; free physical = 12345 ; free virtual = 21616
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12276 ; free virtual = 21548

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 142f3083b

Time (s): cpu = 00:02:27 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|              16x16|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 142f3083b

Time (s): cpu = 00:02:27 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548
Phase 4.3 Placer Reporting | Checksum: 142f3083b

Time (s): cpu = 00:02:27 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12276 ; free virtual = 21548

Time (s): cpu = 00:02:27 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ee09cfef

Time (s): cpu = 00:02:27 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548
Ending Placer Task | Checksum: 990f02bf

Time (s): cpu = 00:02:28 ; elapsed = 00:00:58 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548
121 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:32 ; elapsed = 00:01:00 . Memory (MB): peak = 5175.477 ; gain = 1007.090 ; free physical = 12276 ; free virtual = 21548
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file dotproduct_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12226 ; free virtual = 21498
INFO: [Vivado 12-24828] Executing command : report_utilization -file dotproduct_design_wrapper_utilization_placed.rpt -pb dotproduct_design_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file dotproduct_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12235 ; free virtual = 21507
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12233 ; free virtual = 21511
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12226 ; free virtual = 21519
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12226 ; free virtual = 21519
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12226 ; free virtual = 21519
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12225 ; free virtual = 21520
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12225 ; free virtual = 21523
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 5175.477 ; gain = 0.000 ; free physical = 12225 ; free virtual = 21523
INFO: [Common 17-1381] The checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12227 ; free virtual = 21507
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.642 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12223 ; free virtual = 21509
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12221 ; free virtual = 21522
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12221 ; free virtual = 21522
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12221 ; free virtual = 21523
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12221 ; free virtual = 21523
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12219 ; free virtual = 21525
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5199.488 ; gain = 0.000 ; free physical = 12219 ; free virtual = 21525
INFO: [Common 17-1381] The checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 438a5796 ConstDB: 0 ShapeSum: 3149390 RouteDB: 52701799
Nodegraph reading from file.  Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12179 ; free virtual = 21470
Post Restoration Checksum: NetGraph: 8cc154a1 | NumContArr: c328e0dd | Constraints: 868860a2 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2991b90bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12219 ; free virtual = 21512

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2991b90bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12219 ; free virtual = 21512

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2991b90bd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12219 ; free virtual = 21512

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2cc54fea1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12227 ; free virtual = 21519

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2845ad6e7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12230 ; free virtual = 21522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.841  | TNS=0.000  | WHS=-0.056 | THS=-5.618 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15854
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13103
  Number of Partially Routed Nets     = 2751
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f9d36a94

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12241 ; free virtual = 21533

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f9d36a94

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12241 ; free virtual = 21533

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 246e444d3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12249 ; free virtual = 21541
Phase 4 Initial Routing | Checksum: 20590066a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12249 ; free virtual = 21541

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2628
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.402  | TNS=0.000  | WHS=-0.012 | THS=-0.012 |

Phase 5.1 Global Iteration 0 | Checksum: 139cbbcd7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1c7dcbbfe

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533
Phase 5 Rip-up And Reroute | Checksum: 1c7dcbbfe

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.402  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.402  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 1779b3356

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1779b3356

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533
Phase 6 Delay and Skew Optimization | Checksum: 1779b3356

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12240 ; free virtual = 21533

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.402  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: e7b1002e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12251 ; free virtual = 21544
Phase 7 Post Hold Fix | Checksum: e7b1002e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12251 ; free virtual = 21544

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.850563 %
  Global Horizontal Routing Utilization  = 0.660696 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: e7b1002e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12251 ; free virtual = 21544

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: e7b1002e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12251 ; free virtual = 21544

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: e7b1002e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12252 ; free virtual = 21545

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: e7b1002e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12252 ; free virtual = 21545

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: e7b1002e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12252 ; free virtual = 21545

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.402  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: e7b1002e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12252 ; free virtual = 21545
Total Elapsed time in route_design: 21.25 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: e566fab3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12252 ; free virtual = 21545
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: e566fab3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5207.492 ; gain = 0.000 ; free physical = 12260 ; free virtual = 21553

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:22 . Memory (MB): peak = 5207.492 ; gain = 8.004 ; free physical = 12260 ; free virtual = 21553
INFO: [Vivado 12-24828] Executing command : report_drc -file dotproduct_design_wrapper_drc_routed.rpt -pb dotproduct_design_wrapper_drc_routed.pb -rpx dotproduct_design_wrapper_drc_routed.rpx
Command: report_drc -file dotproduct_design_wrapper_drc_routed.rpt -pb dotproduct_design_wrapper_drc_routed.pb -rpx dotproduct_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file dotproduct_design_wrapper_methodology_drc_routed.rpt -pb dotproduct_design_wrapper_methodology_drc_routed.pb -rpx dotproduct_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dotproduct_design_wrapper_methodology_drc_routed.rpt -pb dotproduct_design_wrapper_methodology_drc_routed.pb -rpx dotproduct_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file dotproduct_design_wrapper_timing_summary_routed.rpt -pb dotproduct_design_wrapper_timing_summary_routed.pb -rpx dotproduct_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file dotproduct_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file dotproduct_design_wrapper_bus_skew_routed.rpt -pb dotproduct_design_wrapper_bus_skew_routed.pb -rpx dotproduct_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file dotproduct_design_wrapper_route_status.rpt -pb dotproduct_design_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file dotproduct_design_wrapper_power_routed.rpt -pb dotproduct_design_wrapper_power_summary_routed.pb -rpx dotproduct_design_wrapper_power_routed.rpx
Command: report_power -file dotproduct_design_wrapper_power_routed.rpt -pb dotproduct_design_wrapper_power_summary_routed.pb -rpx dotproduct_design_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
168 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12223 ; free virtual = 21530
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file dotproduct_design_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 5263.520 ; gain = 56.027 ; free physical = 12216 ; free virtual = 21524
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12212 ; free virtual = 21525
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12191 ; free virtual = 21520
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12191 ; free virtual = 21520
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12187 ; free virtual = 21519
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12187 ; free virtual = 21520
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12187 ; free virtual = 21523
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 5263.520 ; gain = 0.000 ; free physical = 12187 ; free virtual = 21523
INFO: [Common 17-1381] The checkpoint '/home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.runs/impl_1/dotproduct_design_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 02:52:03 2025...

*** Running vivado
    with args -log dotproduct_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dotproduct_design_wrapper.tcl -notrace -init


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Feb  8 02:52:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source dotproduct_design_wrapper.tcl -notrace
Command: open_checkpoint dotproduct_design_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2420.535 ; gain = 0.000 ; free physical = 14634 ; free virtual = 23952
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dotproduct_design_i/clock_generator/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2452.535 ; gain = 4.000 ; free physical = 14645 ; free virtual = 23963
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2934.926 ; gain = 0.000 ; free physical = 14354 ; free virtual = 23671
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2934.926 ; gain = 0.000 ; free physical = 14352 ; free virtual = 23669
Read PlaceDB: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2942.598 ; gain = 7.672 ; free physical = 14338 ; free virtual = 23655
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.598 ; gain = 0.000 ; free physical = 14338 ; free virtual = 23655
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3384.645 ; gain = 442.047 ; free physical = 13899 ; free virtual = 23216
Read Physdb Files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3384.645 ; gain = 449.719 ; free physical = 13899 ; free virtual = 23216
Restored from archive | CPU: 6.030000 secs | Memory: 417.082565 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3384.645 ; gain = 452.688 ; free physical = 13899 ; free virtual = 23216
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.645 ; gain = 0.000 ; free physical = 13899 ; free virtual = 23217
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3384.645 ; gain = 1953.602 ; free physical = 13899 ; free virtual = 23217
Command: write_bitstream -force dotproduct_design_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 99 net(s) have no routable loads. The problem bus(es) and/or net(s) are dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], dotproduct_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], dotproduct_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], dotproduct_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 63 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fadd_32ns_32ns_32_4_full_dsp_1_U1/dotProduct_wrapper_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: dotproduct_design_i/dotProduct_0/dotProduct_ompss/inst/grp_dotProduct_wrapper_Pipeline_VITIS_LOOP_33_1_fu_219/fmul_32ns_32ns_32_3_max_dsp_1_U2/dotProduct_wrapper_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 33 Warnings, 5 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 145264928 bits.
Writing bitstream ./dotproduct_design_wrapper.bit...
Writing bitstream ./dotproduct_design_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 3904.121 ; gain = 519.477 ; free physical = 13468 ; free virtual = 22806
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 02:53:32 2025...
[Sat Feb  8 02:53:32 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2230.504 ; gain = 0.000 ; free physical = 16131 ; free virtual = 25468
INFO: [Project 1-1918] Creating Hardware Platform: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.sdk/dotproduct_design_wrapper.xsa ...
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.srcs/sources_1/bd/dotproduct_design/dotproduct_design.bd is not generated
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/ompss/example/dotproduct_ait/xilinx/dotproduct/dotproduct.sdk/dotproduct_design_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/opt/xilinx/Vivado/2024.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-12082] Found metadata file: xsa.json
INFO: [Vivado 12-6078] Validating platform properties...
INFO: [Vivado 12-6076] Validating fixed platform...
INFO: [Vivado 12-5958] Found a sysdef.xml file in the fixed Hardware Platform.
INFO: [Vivado 12-6077] Validating platform files...
INFO: [Vivado 12-6066] Finished running validate_hw_platform for file: 'dotproduct/dotproduct.sdk/dotproduct_design_wrapper.xsa'
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 02:53:36 2025...
[AIT] Resources utilization summary
[AIT] BRAM           13 used |    1824 available -   0.71% utilization
[AIT] DSP             5 used |    2520 available -   0.20% utilization
[AIT] FF           9675 used |  548160 available -   1.76% utilization
[AIT] LUT          7721 used |  274080 available -   2.82% utilization
[AIT] Worst Negative Slack (WNS) summary
[AIT] 0 endpoints of 26246 have negative slack (WNS: 5.403)
[AIT] Bitstream generated
[AIT] Step 'bitstream' finished. 1 min, 18 secs elapsed
[AIT] WARNING: Step 'boot' is disabled
[AIT] Accelerator automatic integration finished. 14 mins, 42 secs elapsed
