
*** Running vivado
    with args -log my_project.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source my_project.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Feb 20 20:27:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source my_project.tcl -notrace
Command: link_design -top my_project -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.602 ; gain = 0.000 ; free physical = 3197 ; free virtual = 14898
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/saman/Desktop/vhdl/mohsen/Pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'Ref_clk'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ref_clk'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PB1'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PB1'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED1'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED2'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED1'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED2'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PB2'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PB2'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_cs'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_cs'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_clk'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_clk'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/saman/Desktop/vhdl/mohsen/Pins.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/saman/Desktop/vhdl/mohsen/Pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.887 ; gain = 0.000 ; free physical = 3097 ; free virtual = 14798
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

8 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2040.605 ; gain = 95.719 ; free physical = 3077 ; free virtual = 14779

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d1451e96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2503.418 ; gain = 462.812 ; free physical = 2669 ; free virtual = 14371

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d1451e96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14057

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d1451e96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14057
Phase 1 Initialization | Checksum: 1d1451e96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14057

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d1451e96

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d1451e96

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d1451e96

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 17 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1530c6bee

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
Retarget | Checksum: 1530c6bee
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1530c6bee

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
Constant propagation | Checksum: 1530c6bee
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 198851552

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
Sweep | Checksum: 198851552
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 198851552

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
BUFG optimization | Checksum: 198851552
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 198851552

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
Shift Register Optimization | Checksum: 198851552
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 198851552

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
Post Processing Netlist | Checksum: 198851552
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 129dc802c

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
Phase 9.2 Verifying Netlist Connectivity | Checksum: 129dc802c

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
Phase 9 Finalization | Checksum: 129dc802c

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 129dc802c

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 129dc802c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 129dc802c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
Ending Netlist Obfuscation Task | Checksum: 129dc802c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.254 ; gain = 0.000 ; free physical = 2355 ; free virtual = 14056
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.254 ; gain = 870.367 ; free physical = 2355 ; free virtual = 14056
INFO: [Vivado 12-24828] Executing command : report_drc -file my_project_drc_opted.rpt -pb my_project_drc_opted.pb -rpx my_project_drc_opted.rpx
Command: report_drc -file my_project_drc_opted.rpt -pb my_project_drc_opted.pb -rpx my_project_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/saman/Desktop/vhdl/mohsen/project_1/project_1.runs/impl_1/my_project_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2340 ; free virtual = 14042
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2340 ; free virtual = 14042
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2340 ; free virtual = 14042
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2340 ; free virtual = 14042
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2340 ; free virtual = 14042
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2340 ; free virtual = 14042
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2340 ; free virtual = 14042
INFO: [Common 17-1381] The checkpoint '/home/saman/Desktop/vhdl/mohsen/project_1/project_1.runs/impl_1/my_project_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2320 ; free virtual = 14022
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f88c23a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2320 ; free virtual = 14022
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2320 ; free virtual = 14022

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15908b4d2

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2304 ; free virtual = 14006

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2131e9ac6

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2304 ; free virtual = 14006

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2131e9ac6

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2304 ; free virtual = 14006
Phase 1 Placer Initialization | Checksum: 2131e9ac6

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2304 ; free virtual = 14006

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2131e9ac6

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2304 ; free virtual = 14006

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2131e9ac6

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2304 ; free virtual = 14006

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2131e9ac6

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2304 ; free virtual = 14006

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 257271069

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2329 ; free virtual = 14031
Phase 2 Global Placement | Checksum: 257271069

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2329 ; free virtual = 14031

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 257271069

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2329 ; free virtual = 14031

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ce0e35c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2329 ; free virtual = 14031

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1935b6f20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2329 ; free virtual = 14031

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 116272ebf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2329 ; free virtual = 14031

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12269ae3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12269ae3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12269ae3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026
Phase 3 Detail Placement | Checksum: 12269ae3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 12269ae3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12269ae3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12269ae3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026
Phase 4.3 Placer Reporting | Checksum: 12269ae3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13d0cced3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026
Ending Placer Task | Checksum: 1031b6391

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 14026
46 Infos, 19 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file my_project_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2303 ; free virtual = 14006
INFO: [Vivado 12-24828] Executing command : report_utilization -file my_project_utilization_placed.rpt -pb my_project_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file my_project_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2296 ; free virtual = 13999
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2296 ; free virtual = 13999
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2295 ; free virtual = 13999
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2295 ; free virtual = 13999
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2295 ; free virtual = 13999
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2295 ; free virtual = 13999
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2295 ; free virtual = 14000
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2295 ; free virtual = 14000
INFO: [Common 17-1381] The checkpoint '/home/saman/Desktop/vhdl/mohsen/project_1/project_1.runs/impl_1/my_project_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2279 ; free virtual = 13982
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 19 Warnings, 18 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2279 ; free virtual = 13982
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2269 ; free virtual = 13973
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2269 ; free virtual = 13973
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2269 ; free virtual = 13973
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2269 ; free virtual = 13973
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2269 ; free virtual = 13974
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2903.297 ; gain = 0.000 ; free physical = 2269 ; free virtual = 13974
INFO: [Common 17-1381] The checkpoint '/home/saman/Desktop/vhdl/mohsen/project_1/project_1.runs/impl_1/my_project_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1a3c1c6e ConstDB: 0 ShapeSum: d2e5d433 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: b357bd69 | NumContArr: 9c5f24b0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d508d753

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2954.172 ; gain = 38.945 ; free physical = 2137 ; free virtual = 13840

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d508d753

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2986.172 ; gain = 70.945 ; free physical = 2099 ; free virtual = 13802

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d508d753

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2986.172 ; gain = 70.945 ; free physical = 2099 ; free virtual = 13802
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 464
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 464
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 218fb4110

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 218fb4110

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26f692ecc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772
Phase 4 Initial Routing | Checksum: 26f692ecc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2bf291b92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772
Phase 5 Rip-up And Reroute | Checksum: 2bf291b92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 2bf291b92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2bf291b92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772
Phase 7 Post Hold Fix | Checksum: 2bf291b92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0751268 %
  Global Horizontal Routing Utilization  = 0.0752197 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 12.6126%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 15.3153%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2bf291b92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2bf291b92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d748633d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2d748633d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772
Total Elapsed time in route_design: 10.41 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1d1f1261f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d1f1261f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.898 ; gain = 104.672 ; free physical = 2069 ; free virtual = 13772

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 19 Warnings, 18 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3019.898 ; gain = 116.602 ; free physical = 2069 ; free virtual = 13772
INFO: [Vivado 12-24828] Executing command : report_drc -file my_project_drc_routed.rpt -pb my_project_drc_routed.pb -rpx my_project_drc_routed.rpx
Command: report_drc -file my_project_drc_routed.rpt -pb my_project_drc_routed.pb -rpx my_project_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/saman/Desktop/vhdl/mohsen/project_1/project_1.runs/impl_1/my_project_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file my_project_methodology_drc_routed.rpt -pb my_project_methodology_drc_routed.pb -rpx my_project_methodology_drc_routed.rpx
Command: report_methodology -file my_project_methodology_drc_routed.rpt -pb my_project_methodology_drc_routed.pb -rpx my_project_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/saman/Desktop/vhdl/mohsen/project_1/project_1.runs/impl_1/my_project_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file my_project_timing_summary_routed.rpt -pb my_project_timing_summary_routed.pb -rpx my_project_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file my_project_route_status.rpt -pb my_project_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file my_project_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file my_project_bus_skew_routed.rpt -pb my_project_bus_skew_routed.pb -rpx my_project_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file my_project_power_routed.rpt -pb my_project_power_summary_routed.pb -rpx my_project_power_routed.rpx
Command: report_power -file my_project_power_routed.rpt -pb my_project_power_summary_routed.pb -rpx my_project_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 21 Warnings, 18 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file my_project_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.230 ; gain = 0.000 ; free physical = 2034 ; free virtual = 13737
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3122.230 ; gain = 0.000 ; free physical = 2032 ; free virtual = 13736
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.230 ; gain = 0.000 ; free physical = 2032 ; free virtual = 13736
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3122.230 ; gain = 0.000 ; free physical = 2032 ; free virtual = 13737
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.230 ; gain = 0.000 ; free physical = 2032 ; free virtual = 13737
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.230 ; gain = 0.000 ; free physical = 2032 ; free virtual = 13737
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3122.230 ; gain = 0.000 ; free physical = 2032 ; free virtual = 13737
INFO: [Common 17-1381] The checkpoint '/home/saman/Desktop/vhdl/mohsen/project_1/project_1.runs/impl_1/my_project_routed.dcp' has been generated.
Command: write_bitstream -force my_project.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./my_project.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 24 Warnings, 18 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 3353.000 ; gain = 230.770 ; free physical = 1736 ; free virtual = 13444
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 20:28:16 2025...

*** Running vivado
    with args -log my_project.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source my_project.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 26 04:11:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source my_project.tcl -notrace
Command: open_checkpoint my_project_routed.dcp
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 966.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1058.285 ; gain = 0.129
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1665.660 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1665.660 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1665.660 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.660 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1665.660 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1665.660 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1665.660 ; gain = 15.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1665.660 ; gain = 1334.578
Command: write_bitstream -force my_project.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./my_project.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2170.512 ; gain = 504.852
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 04:12:25 2025...
