$date
  Fri May 08 15:05:28 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module pmonitor $end
$upscope $end
$scope module test $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # y $end
$scope module dut $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & y $end
$var reg 1 ' g $end
$scope module inv_1 $end
$var real 64 ( vcc $end
$var reg 1 ) a $end
$var reg 1 * o $end
$upscope $end
$scope module and21 $end
$var real 64 + vcc $end
$var reg 1 , a $end
$var reg 1 - b $end
$var reg 1 . o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
0#
1$
1%
0&
0'
r3.3 (
1)
0*
r3.3 +
1,
0-
0.
#10000000
0!
1#
0$
1&
1'
0)
1*
1-
1.
#20000000
0"
0#
0%
0&
0,
0.
#30000000
1"
1#
1%
1&
1,
1.
#50000000
1!
0#
1$
0&
0'
1)
0*
0-
0.
#70000000
0"
0%
0,
#100000000
1"
1%
1,
