* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     May 27 2022 01:00:15

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : bfn_4_16_0_
T_4_16_wire_logic_cluster/carry_in_mux/cout
T_4_16_wire_logic_cluster/lc_0/in_3

End 

Net : r_Ticks_1_sqmuxa
T_4_12_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g1_1
T_4_13_input_2_0
T_4_13_wire_logic_cluster/lc_0/in_2

T_4_12_wire_logic_cluster/lc_1/out
T_4_10_sp4_v_t_47
T_4_13_lc_trk_g0_7
T_4_13_wire_logic_cluster/lc_0/in_3

End 

Net : r_Ticks9
T_5_13_wire_logic_cluster/lc_6/cout
T_5_13_wire_logic_cluster/lc_7/in_3

End 

Net : r_Ticks9_THRU_CO
T_5_13_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g2_7
T_6_12_wire_logic_cluster/lc_0/in_3

T_5_13_wire_logic_cluster/lc_7/out
T_3_13_sp4_h_l_11
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_7/in_3

T_5_13_wire_logic_cluster/lc_7/out
T_3_13_sp4_h_l_11
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_5/in_3

T_5_13_wire_logic_cluster/lc_7/out
T_3_13_sp4_h_l_11
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_7/out
T_3_13_sp4_h_l_11
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_1/in_3

End 

Net : r_TicksZ0Z_22
T_4_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_45
T_6_14_sp4_h_l_8
T_5_14_lc_trk_g0_0
T_5_14_wire_logic_cluster/lc_0/in_0

T_4_15_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g1_6
T_4_15_wire_logic_cluster/lc_6/in_1

End 

Net : r_Ticks9_2_and
T_5_14_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g0_0
T_5_13_input_2_2
T_5_13_wire_logic_cluster/lc_2/in_2

End 

Net : un1_r_Ticks_13_cry_22
T_4_15_wire_logic_cluster/lc_6/cout
T_4_15_wire_logic_cluster/lc_7/in_3

Net : r_TicksZ0Z_24
T_4_16_wire_logic_cluster/lc_0/out
T_5_13_sp4_v_t_41
T_5_14_lc_trk_g2_1
T_5_14_wire_logic_cluster/lc_0/in_1

T_4_16_wire_logic_cluster/lc_0/out
T_4_16_lc_trk_g1_0
T_4_16_wire_logic_cluster/lc_0/in_1

End 

Net : r_Ticks9_0_and
T_5_14_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g0_6
T_5_13_input_2_0
T_5_13_wire_logic_cluster/lc_0/in_2

End 

Net : r_TicksZ0Z_6
T_4_13_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g2_6
T_5_14_wire_logic_cluster/lc_6/in_0

T_4_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g1_6
T_4_13_wire_logic_cluster/lc_6/in_1

End 

Net : r_Ticks9_3_and
T_5_14_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g0_5
T_5_13_input_2_3
T_5_13_wire_logic_cluster/lc_3/in_2

End 

Net : r_TicksZ0Z_3
T_4_13_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_39
T_5_14_lc_trk_g3_2
T_5_14_wire_logic_cluster/lc_5/in_0

T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_wire_logic_cluster/lc_3/in_1

End 

Net : r_TicksZ0Z_11
T_4_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g0_3
T_5_14_wire_logic_cluster/lc_6/in_1

T_4_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g1_3
T_4_14_wire_logic_cluster/lc_3/in_1

End 

Net : un1_r_Ticks_13_cry_21
T_4_15_wire_logic_cluster/lc_5/cout
T_4_15_wire_logic_cluster/lc_6/in_3

Net : r_TicksZ0Z_12
T_4_14_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g0_4
T_5_14_input_2_6
T_5_14_wire_logic_cluster/lc_6/in_2

T_4_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_4/in_1

End 

Net : r_Ticks9_1_and
T_5_14_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g0_7
T_5_13_input_2_1
T_5_13_wire_logic_cluster/lc_1/in_2

End 

Net : r_TicksZ0Z_19
T_4_15_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g2_3
T_5_14_wire_logic_cluster/lc_7/in_0

T_4_15_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_3/in_1

End 

Net : r_TicksZ0Z_13
T_4_14_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g0_5
T_5_14_wire_logic_cluster/lc_6/in_3

T_4_14_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g1_5
T_4_14_wire_logic_cluster/lc_5/in_1

End 

Net : un1_r_Ticks_13_cry_20
T_4_15_wire_logic_cluster/lc_4/cout
T_4_15_wire_logic_cluster/lc_5/in_3

Net : r_TicksZ0Z_14
T_4_14_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g0_6
T_5_14_wire_logic_cluster/lc_7/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g1_6
T_4_14_wire_logic_cluster/lc_6/in_1

End 

Net : r_TicksZ0Z_16
T_4_15_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g3_0
T_5_14_input_2_7
T_5_14_wire_logic_cluster/lc_7/in_2

T_4_15_wire_logic_cluster/lc_0/out
T_4_15_lc_trk_g3_0
T_4_15_wire_logic_cluster/lc_0/in_1

End 

Net : r_TicksZ0Z_18
T_4_15_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g2_2
T_5_14_wire_logic_cluster/lc_7/in_3

T_4_15_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g1_2
T_4_15_wire_logic_cluster/lc_2/in_1

End 

Net : r_Ticks9_5_and
T_4_12_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g3_6
T_5_13_input_2_5
T_5_13_wire_logic_cluster/lc_5/in_2

End 

Net : r_TicksZ0Z_10
T_4_14_wire_logic_cluster/lc_2/out
T_4_11_sp4_v_t_44
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_6/in_0

T_4_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g1_2
T_4_14_wire_logic_cluster/lc_2/in_1

End 

Net : un1_r_Ticks_13_cry_19
T_4_15_wire_logic_cluster/lc_3/cout
T_4_15_wire_logic_cluster/lc_4/in_3

Net : r_TicksZ0Z_20
T_4_15_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g2_4
T_5_14_input_2_0
T_5_14_wire_logic_cluster/lc_0/in_2

T_4_15_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g3_4
T_4_15_wire_logic_cluster/lc_4/in_1

End 

Net : r_TicksZ0Z_17
T_4_15_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_39
T_4_12_lc_trk_g2_7
T_4_12_wire_logic_cluster/lc_6/in_1

T_4_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_1/in_1

End 

Net : r_TicksZ0Z_21
T_4_15_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g2_5
T_5_14_wire_logic_cluster/lc_0/in_3

T_4_15_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g1_5
T_4_15_wire_logic_cluster/lc_5/in_1

End 

Net : r_TicksZ0Z_9
T_4_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g1_1
T_5_14_wire_logic_cluster/lc_5/in_1

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_1/in_1

End 

Net : un1_r_Ticks_13_cry_18
T_4_15_wire_logic_cluster/lc_2/cout
T_4_15_wire_logic_cluster/lc_3/in_3

Net : r_TicksZ0Z_8
T_4_14_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g1_0
T_5_14_input_2_5
T_5_14_wire_logic_cluster/lc_5/in_2

T_4_14_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g3_0
T_4_14_wire_logic_cluster/lc_0/in_1

End 

Net : r_Ticks9_4_and
T_5_14_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g1_3
T_5_13_input_2_4
T_5_13_wire_logic_cluster/lc_4/in_2

End 

Net : r_TicksZ0Z_7
T_4_13_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g2_7
T_5_14_wire_logic_cluster/lc_3/in_0

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g3_7
T_4_13_wire_logic_cluster/lc_7/in_1

End 

Net : r_TicksZ0Z_5
T_4_13_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g3_5
T_5_14_wire_logic_cluster/lc_5/in_3

T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g1_5
T_4_13_wire_logic_cluster/lc_5/in_1

End 

Net : r_TicksZ0Z_0
T_4_13_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g2_0
T_5_14_wire_logic_cluster/lc_3/in_1

T_4_13_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g1_0
T_4_13_wire_logic_cluster/lc_0/in_1

End 

Net : un1_r_Ticks_13_cry_17
T_4_15_wire_logic_cluster/lc_1/cout
T_4_15_wire_logic_cluster/lc_2/in_3

Net : r_TicksZ0Z_15
T_4_14_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g0_7
T_5_14_input_2_3
T_5_14_wire_logic_cluster/lc_3/in_2

T_4_14_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g3_7
T_4_14_wire_logic_cluster/lc_7/in_1

End 

Net : r_TicksZ0Z_23
T_4_15_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g3_7
T_5_14_wire_logic_cluster/lc_3/in_3

T_4_15_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g3_7
T_4_15_wire_logic_cluster/lc_7/in_1

End 

Net : un1_r_Ticks_13_cry_16
T_4_15_wire_logic_cluster/lc_0/cout
T_4_15_wire_logic_cluster/lc_1/in_3

Net : r_TicksZ0Z_1
T_4_13_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g1_1
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_1/in_1

End 

Net : r_Ticks_i_4
T_5_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g2_6
T_5_13_input_2_6
T_5_13_wire_logic_cluster/lc_6/in_2

End 

Net : r_TicksZ0Z_4
T_4_13_wire_logic_cluster/lc_4/out
T_5_13_lc_trk_g1_4
T_5_13_wire_logic_cluster/lc_6/in_3

T_4_13_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g3_4
T_4_13_wire_logic_cluster/lc_4/in_1

End 

Net : r_TicksZ0Z_2
T_4_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_6/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g1_2
T_4_13_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_4_15_0_
T_4_15_wire_logic_cluster/carry_in_mux/cout
T_4_15_wire_logic_cluster/lc_0/in_3

Net : un1_r_Ticks_13_cry_14
T_4_14_wire_logic_cluster/lc_6/cout
T_4_14_wire_logic_cluster/lc_7/in_3

Net : un1_r_Ticks_13_cry_13
T_4_14_wire_logic_cluster/lc_5/cout
T_4_14_wire_logic_cluster/lc_6/in_3

Net : un1_r_Ticks_13_cry_12
T_4_14_wire_logic_cluster/lc_4/cout
T_4_14_wire_logic_cluster/lc_5/in_3

Net : un1_r_Ticks_13_cry_11
T_4_14_wire_logic_cluster/lc_3/cout
T_4_14_wire_logic_cluster/lc_4/in_3

Net : r_Ticks9_6_c_RNIKRLZ0Z01
T_6_12_wire_logic_cluster/lc_0/out
T_7_9_sp4_v_t_41
T_8_9_sp4_h_l_9
T_12_9_sp4_h_l_0
T_13_9_lc_trk_g0_5
T_13_9_wire_gbuf/in

End 

Net : N_119_g
T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_13_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_16_wire_logic_cluster/lc_5/s_r

End 

Net : un1_r_Ticks_13_cry_10
T_4_14_wire_logic_cluster/lc_2/cout
T_4_14_wire_logic_cluster/lc_3/in_3

Net : r_Count_1_RNO_0Z0Z_2
T_1_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g1_2
T_2_13_wire_logic_cluster/lc_2/in_3

End 

Net : un1_r_Count_1_1_cry_1
T_1_13_wire_logic_cluster/lc_1/cout
T_1_13_wire_logic_cluster/lc_2/in_3

Net : r_Count_1_1_sqmuxa
T_2_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g3_7
T_1_13_input_2_0
T_1_13_wire_logic_cluster/lc_0/in_2

T_2_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g2_7
T_1_13_wire_logic_cluster/lc_0/in_3

End 

Net : r_Count_1_RNO_0Z0Z_1
T_1_13_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g1_1
T_2_13_input_2_0
T_2_13_wire_logic_cluster/lc_0/in_2

End 

Net : un1_r_Count_1_1_cry_0
T_1_13_wire_logic_cluster/lc_0/cout
T_1_13_wire_logic_cluster/lc_1/in_3

Net : un1_r_Ticks_13_cry_9
T_4_14_wire_logic_cluster/lc_1/cout
T_4_14_wire_logic_cluster/lc_2/in_3

Net : un1_r_Ticks_13_cry_8
T_4_14_wire_logic_cluster/lc_0/cout
T_4_14_wire_logic_cluster/lc_1/in_3

Net : bfn_4_14_0_
T_4_14_wire_logic_cluster/carry_in_mux/cout
T_4_14_wire_logic_cluster/lc_0/in_3

Net : un1_r_Count_1_1_cry_2
T_1_13_wire_logic_cluster/lc_2/cout
T_1_13_wire_logic_cluster/lc_3/in_3

End 

Net : r_Count_1_RNO_0Z0Z_3_cascade_
T_1_13_wire_logic_cluster/lc_3/ltout
T_1_13_wire_logic_cluster/lc_4/in_2

End 

Net : r_Count_1_RNO_0Z0Z_0
T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g1_0
T_1_13_wire_logic_cluster/lc_6/in_3

End 

Net : un1_r_Ticks_13_cry_6
T_4_13_wire_logic_cluster/lc_6/cout
T_4_13_wire_logic_cluster/lc_7/in_3

Net : un1_r_Ticks_13_cry_5
T_4_13_wire_logic_cluster/lc_5/cout
T_4_13_wire_logic_cluster/lc_6/in_3

Net : un1_r_Count_2_1_cry_2
T_2_14_wire_logic_cluster/lc_2/cout
T_2_14_wire_logic_cluster/lc_3/in_3

End 

Net : r_Count_2_1_sqmuxa
T_2_13_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g1_5
T_2_14_input_2_0
T_2_14_wire_logic_cluster/lc_0/in_2

T_2_13_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g0_5
T_2_14_wire_logic_cluster/lc_0/in_3

End 

Net : un1_r_Ticks_13_cry_4
T_4_13_wire_logic_cluster/lc_4/cout
T_4_13_wire_logic_cluster/lc_5/in_3

Net : un1_r_Count_2_1_cry_1
T_2_14_wire_logic_cluster/lc_1/cout
T_2_14_wire_logic_cluster/lc_2/in_3

Net : un1_r_Ticks_13_cry_3
T_4_13_wire_logic_cluster/lc_3/cout
T_4_13_wire_logic_cluster/lc_4/in_3

Net : un1_r_Count_2_1_cry_0
T_2_14_wire_logic_cluster/lc_0/cout
T_2_14_wire_logic_cluster/lc_1/in_3

Net : un1_r_Ticks_13_cry_2
T_4_13_wire_logic_cluster/lc_2/cout
T_4_13_wire_logic_cluster/lc_3/in_3

Net : un1_r_Ticks_13_cry_1
T_4_13_wire_logic_cluster/lc_1/cout
T_4_13_wire_logic_cluster/lc_2/in_3

Net : r_Ticks9_6_c_RNI6K4MZ0Z2
T_2_13_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_0/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g0_3
T_2_14_wire_logic_cluster/lc_1/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_2/in_0

T_2_13_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_3/in_1

End 

Net : r_StateZ0Z_0
T_5_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_1/in_1

T_5_12_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_44
T_2_13_sp4_h_l_2
T_2_13_lc_trk_g0_7
T_2_13_wire_logic_cluster/lc_7/in_0

T_5_12_wire_logic_cluster/lc_2/out
T_6_12_lc_trk_g1_2
T_6_12_wire_logic_cluster/lc_0/in_1

T_5_12_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_44
T_2_13_sp4_h_l_2
T_2_13_lc_trk_g0_7
T_2_13_wire_logic_cluster/lc_5/in_0

T_5_12_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_44
T_2_13_sp4_h_l_2
T_2_13_lc_trk_g0_7
T_2_13_wire_logic_cluster/lc_3/in_0

T_5_12_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_44
T_2_13_sp4_h_l_2
T_2_13_lc_trk_g0_7
T_2_13_wire_logic_cluster/lc_1/in_0

T_5_12_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_44
T_2_13_sp4_h_l_2
T_1_13_lc_trk_g0_2
T_1_13_wire_logic_cluster/lc_6/in_0

T_5_12_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_44
T_2_13_sp4_h_l_2
T_1_13_lc_trk_g0_2
T_1_13_wire_logic_cluster/lc_4/in_0

T_5_12_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_44
T_2_13_sp4_h_l_2
T_2_13_lc_trk_g1_7
T_2_13_wire_logic_cluster/lc_0/in_0

T_5_12_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_44
T_2_13_sp4_h_l_2
T_2_13_lc_trk_g1_7
T_2_13_wire_logic_cluster/lc_2/in_0

T_5_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g3_2
T_5_12_wire_logic_cluster/lc_2/in_3

T_5_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g3_2
T_5_12_wire_logic_cluster/lc_6/in_3

End 

Net : un1_r_Ticks_13_cry_0
T_4_13_wire_logic_cluster/lc_0/cout
T_4_13_wire_logic_cluster/lc_1/in_3

Net : r_Count_1_0_sqmuxa
T_2_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g2_1
T_1_13_wire_logic_cluster/lc_6/in_1

T_2_13_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g2_1
T_2_13_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g2_1
T_1_13_wire_logic_cluster/lc_4/in_3

End 

Net : du2.un1_r_Count_10lt11_0
T_7_12_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g1_4
T_7_13_wire_logic_cluster/lc_4/in_3

End 

Net : du2.r_Count7_i_g
T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

End 

Net : du2.r_Count7_i
T_6_13_wire_logic_cluster/lc_2/out
T_6_11_sp12_v_t_23
T_6_17_lc_trk_g1_4
T_6_17_wire_gbuf/in

End 

Net : du2.un1_r_Count_10lt17
T_7_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_2/in_3

End 

Net : du2.r_CountZ0Z_6
T_8_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_5/in_1

T_8_12_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_wire_logic_cluster/lc_5/in_3

End 

Net : du2.r_CountZ0Z_5
T_8_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g3_4
T_7_12_wire_logic_cluster/lc_4/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_4/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g3_4
T_7_12_wire_logic_cluster/lc_2/in_3

End 

Net : du2.r_CountZ0Z_7
T_8_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g2_6
T_7_12_input_2_4
T_7_12_wire_logic_cluster/lc_4/in_2

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g1_6
T_8_12_wire_logic_cluster/lc_6/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_1/in_3

End 

Net : du2.r_CountZ0Z_4
T_8_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g1_3
T_8_12_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_1/in_0

End 

Net : r_Count_1_0_sqmuxa_cascade_
T_2_13_wire_logic_cluster/lc_1/ltout
T_2_13_wire_logic_cluster/lc_2/in_2

End 

Net : du1.r_Count7_i
T_4_9_wire_logic_cluster/lc_4/out
T_4_8_sp4_v_t_40
T_0_8_span4_horz_11
T_0_8_lc_trk_g0_3
T_0_8_wire_gbuf/in

End 

Net : du1.r_Count7_i_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

End 

Net : du1.r_CountZ0Z_17
T_5_11_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_40
T_4_10_lc_trk_g0_5
T_4_10_wire_logic_cluster/lc_5/in_0

T_5_11_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_40
T_4_10_lc_trk_g0_5
T_4_10_wire_logic_cluster/lc_1/in_0

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_0/in_1

End 

Net : du1.un1_r_Count_10lto17_1
T_4_10_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_4/in_3

End 

Net : du2.r_CountZ0Z_17
T_8_14_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_45
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_2/in_0

T_8_14_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_45
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_1/in_3

T_8_14_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_0/in_1

End 

Net : du2.un1_r_Count_10lto17_1
T_7_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g3_2
T_6_13_wire_logic_cluster/lc_2/in_1

End 

Net : du1.un1_r_Count_10lto11_1
T_4_10_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g0_4
T_4_9_wire_logic_cluster/lc_3/in_3

End 

Net : du1.r_CountZ0Z_10
T_5_10_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_1/in_1

T_5_10_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_7/in_3

End 

Net : du1.un1_r_Count_10lt17_cascade_
T_4_9_wire_logic_cluster/lc_3/ltout
T_4_9_wire_logic_cluster/lc_4/in_2

End 

Net : du1.r_CountZ0Z_9
T_5_10_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g3_0
T_4_10_wire_logic_cluster/lc_4/in_1

T_5_10_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g3_0
T_4_10_wire_logic_cluster/lc_6/in_3

End 

Net : du2.r_CountZ0Z_14
T_8_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_7
T_7_13_lc_trk_g3_7
T_7_13_input_2_2
T_7_13_wire_logic_cluster/lc_2/in_2

T_8_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_7
T_7_13_lc_trk_g3_7
T_7_13_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_5/in_1

End 

Net : du1.r_CountZ0Z_11
T_5_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g2_2
T_4_10_input_2_4
T_4_10_wire_logic_cluster/lc_4/in_2

T_5_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_7/in_1

End 

Net : du2.r_CountZ0Z_10
T_8_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g3_1
T_8_13_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_6/in_3

End 

Net : du2.un1_r_Count_10lto11_1_cascade_
T_7_13_wire_logic_cluster/lc_3/ltout
T_7_13_wire_logic_cluster/lc_4/in_2

End 

Net : du2.r_CountZ0Z_9
T_8_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g2_0
T_7_13_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_0/in_1

End 

Net : du1.r_CountZ0Z_8
T_5_9_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g0_7
T_4_10_wire_logic_cluster/lc_4/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g0_7
T_4_10_wire_logic_cluster/lc_3/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_7/in_1

End 

Net : du2.r_CountZ0Z_11
T_8_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g3_2
T_7_13_input_2_3
T_7_13_wire_logic_cluster/lc_3/in_2

T_8_13_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g1_2
T_8_13_wire_logic_cluster/lc_2/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_6/in_1

End 

Net : du2.r_CountZ0Z_8
T_8_12_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_3/in_3

T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g3_7
T_8_12_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_5/in_1

End 

Net : du1.r_CountZ0Z_15
T_5_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g3_6
T_4_10_input_2_3
T_4_10_wire_logic_cluster/lc_3/in_2

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g1_6
T_5_10_wire_logic_cluster/lc_6/in_1

End 

Net : du2.r_CountZ0Z_15
T_8_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_2/in_1

T_8_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g3_6
T_7_13_input_2_5
T_7_13_wire_logic_cluster/lc_5/in_2

T_8_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g1_6
T_8_13_wire_logic_cluster/lc_6/in_1

End 

Net : du1.r_CountZ0Z_14
T_5_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g2_5
T_4_10_input_2_5
T_4_10_wire_logic_cluster/lc_5/in_2

T_5_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g2_5
T_4_10_input_2_1
T_4_10_wire_logic_cluster/lc_1/in_2

T_5_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_5/in_1

End 

Net : du2.r_CountZ0Z_13
T_8_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_4/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_37
T_7_12_lc_trk_g2_5
T_7_12_input_2_1
T_7_12_wire_logic_cluster/lc_1/in_2

T_8_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g3_4
T_8_13_wire_logic_cluster/lc_4/in_1

End 

Net : du1.r_CountZ0Z_16
T_5_10_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g3_7
T_4_10_wire_logic_cluster/lc_5/in_3

T_5_10_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g3_7
T_4_10_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g3_7
T_5_10_wire_logic_cluster/lc_7/in_1

End 

Net : r_Count_29
T_2_14_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g0_6
T_2_13_wire_logic_cluster/lc_7/in_1

T_2_14_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g0_6
T_2_13_wire_logic_cluster/lc_5/in_1

T_2_14_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g0_6
T_2_13_wire_logic_cluster/lc_3/in_1

T_2_14_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g0_6
T_2_13_wire_logic_cluster/lc_1/in_1

End 

Net : r_Count_2Z0Z_2
T_2_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_6/in_0

T_2_14_wire_logic_cluster/lc_2/out
T_2_11_sp4_v_t_44
T_2_15_sp4_v_t_44
T_1_16_lc_trk_g3_4
T_1_16_wire_logic_cluster/lc_2/in_1

T_2_14_wire_logic_cluster/lc_2/out
T_2_13_sp4_v_t_36
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_4/in_0

T_2_14_wire_logic_cluster/lc_2/out
T_2_13_sp4_v_t_36
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_0/in_0

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g2_2
T_2_14_input_2_2
T_2_14_wire_logic_cluster/lc_2/in_2

T_2_14_wire_logic_cluster/lc_2/out
T_2_13_sp4_v_t_36
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_5/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_2_13_sp4_v_t_36
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_3/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_2_13_sp4_v_t_36
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_7/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g3_2
T_1_14_wire_logic_cluster/lc_1/in_0

End 

Net : du2.r_CountZ0Z_16
T_8_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_2/in_3

T_8_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_5/in_0

T_8_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_7/in_1

End 

Net : du2.r_CountZ0Z_12
T_8_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_1/in_1

End 

Net : r_Count_2Z0Z_1
T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g2_1
T_2_14_wire_logic_cluster/lc_6/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g2_1
T_2_14_input_2_1
T_2_14_wire_logic_cluster/lc_1/in_2

T_2_14_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_47
T_2_16_lc_trk_g1_2
T_2_16_wire_logic_cluster/lc_4/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_47
T_2_16_lc_trk_g1_2
T_2_16_wire_logic_cluster/lc_0/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_47
T_2_16_lc_trk_g1_2
T_2_16_input_2_5
T_2_16_wire_logic_cluster/lc_5/in_2

T_2_14_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_47
T_2_16_lc_trk_g1_2
T_2_16_input_2_3
T_2_16_wire_logic_cluster/lc_3/in_2

T_2_14_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_47
T_2_16_lc_trk_g1_2
T_2_16_input_2_7
T_2_16_wire_logic_cluster/lc_7/in_2

T_2_14_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_47
T_1_16_lc_trk_g2_2
T_1_16_input_2_2
T_1_16_wire_logic_cluster/lc_2/in_2

T_2_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_1/in_1

End 

Net : r_Count_2Z0Z_3
T_2_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g3_3
T_2_14_input_2_6
T_2_14_wire_logic_cluster/lc_6/in_2

T_2_14_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_46
T_2_15_sp4_v_t_39
T_1_16_lc_trk_g2_7
T_1_16_wire_logic_cluster/lc_2/in_3

T_2_14_wire_logic_cluster/lc_3/out
T_2_13_sp4_v_t_38
T_2_16_lc_trk_g0_6
T_2_16_wire_logic_cluster/lc_5/in_1

T_2_14_wire_logic_cluster/lc_3/out
T_2_13_sp4_v_t_38
T_2_16_lc_trk_g0_6
T_2_16_wire_logic_cluster/lc_3/in_1

T_2_14_wire_logic_cluster/lc_3/out
T_2_13_sp4_v_t_38
T_2_16_lc_trk_g0_6
T_2_16_wire_logic_cluster/lc_7/in_1

T_2_14_wire_logic_cluster/lc_3/out
T_2_13_sp4_v_t_38
T_2_16_lc_trk_g0_6
T_2_16_input_2_4
T_2_16_wire_logic_cluster/lc_4/in_2

T_2_14_wire_logic_cluster/lc_3/out
T_2_13_sp4_v_t_38
T_2_16_lc_trk_g0_6
T_2_16_input_2_0
T_2_16_wire_logic_cluster/lc_0/in_2

T_2_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g2_3
T_2_14_wire_logic_cluster/lc_3/in_0

T_2_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g2_3
T_1_14_input_2_1
T_1_14_wire_logic_cluster/lc_1/in_2

End 

Net : du1.r_CountZ0Z_13
T_5_10_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_37
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_37
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g3_4
T_5_10_wire_logic_cluster/lc_4/in_1

End 

Net : du1.un1_r_Count_10lt11_0_cascade_
T_4_9_wire_logic_cluster/lc_2/ltout
T_4_9_wire_logic_cluster/lc_3/in_2

End 

Net : du1.r_CountZ0Z_6
T_5_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_2/in_0

T_5_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_5/in_1

T_5_9_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_3/in_3

End 

Net : du1.r_CountZ0Z_5
T_5_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g3_4
T_4_9_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_1/in_1

End 

Net : r_Count_2Z0Z_0
T_2_14_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g1_0
T_2_14_wire_logic_cluster/lc_6/in_3

T_2_14_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g1_0
T_2_14_wire_logic_cluster/lc_0/in_1

T_2_14_wire_logic_cluster/lc_0/out
T_2_12_sp4_v_t_45
T_2_16_lc_trk_g1_0
T_2_16_wire_logic_cluster/lc_5/in_0

T_2_14_wire_logic_cluster/lc_0/out
T_2_12_sp4_v_t_45
T_2_16_lc_trk_g1_0
T_2_16_wire_logic_cluster/lc_3/in_0

T_2_14_wire_logic_cluster/lc_0/out
T_2_12_sp4_v_t_45
T_2_16_lc_trk_g1_0
T_2_16_wire_logic_cluster/lc_7/in_0

T_2_14_wire_logic_cluster/lc_0/out
T_2_12_sp4_v_t_45
T_1_16_lc_trk_g2_0
T_1_16_wire_logic_cluster/lc_2/in_0

T_2_14_wire_logic_cluster/lc_0/out
T_2_12_sp4_v_t_45
T_2_16_lc_trk_g1_0
T_2_16_wire_logic_cluster/lc_4/in_3

T_2_14_wire_logic_cluster/lc_0/out
T_2_12_sp4_v_t_45
T_2_16_lc_trk_g1_0
T_2_16_wire_logic_cluster/lc_0/in_3

T_2_14_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g2_0
T_1_14_wire_logic_cluster/lc_1/in_3

End 

Net : du1.r_CountZ0Z_7
T_5_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g2_6
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g1_6
T_5_9_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_0/in_0

End 

Net : du1.r_CountZ0Z_4
T_5_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_2/in_3

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_3/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_0/in_3

End 

Net : du1.r_CountZ1Z_1
T_5_11_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_38
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_6/in_1

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_7/in_3

End 

Net : bfn_5_11_0_
T_5_11_wire_logic_cluster/carry_in_mux/cout
T_5_11_wire_logic_cluster/lc_0/in_3

End 

Net : du1.r_CountZ0Z_0
T_5_11_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_46
T_5_9_lc_trk_g2_6
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

T_5_11_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_46
T_4_9_lc_trk_g3_6
T_4_9_wire_logic_cluster/lc_1/in_0

T_5_11_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g1_3
T_5_11_wire_logic_cluster/lc_7/in_1

T_5_11_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g1_3
T_5_11_wire_logic_cluster/lc_3/in_3

End 

Net : du1.r_CountZ0Z_12
T_5_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g3_3
T_4_9_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g3_3
T_4_9_input_2_0
T_4_9_wire_logic_cluster/lc_0/in_2

T_5_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_3/in_1

End 

Net : r_StateZ0Z_1
T_5_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g0_6
T_6_12_wire_logic_cluster/lc_0/in_0

T_5_12_wire_logic_cluster/lc_6/out
T_5_9_sp4_v_t_36
T_2_13_sp4_h_l_1
T_2_13_lc_trk_g1_4
T_2_13_input_2_3
T_2_13_wire_logic_cluster/lc_3/in_2

T_5_12_wire_logic_cluster/lc_6/out
T_5_9_sp4_v_t_36
T_2_13_sp4_h_l_1
T_2_13_lc_trk_g1_4
T_2_13_wire_logic_cluster/lc_0/in_1

T_5_12_wire_logic_cluster/lc_6/out
T_5_9_sp4_v_t_36
T_2_13_sp4_h_l_1
T_2_13_lc_trk_g1_4
T_2_13_wire_logic_cluster/lc_2/in_1

T_5_12_wire_logic_cluster/lc_6/out
T_5_9_sp4_v_t_36
T_2_13_sp4_h_l_1
T_1_13_lc_trk_g0_1
T_1_13_wire_logic_cluster/lc_4/in_1

T_5_12_wire_logic_cluster/lc_6/out
T_5_9_sp4_v_t_36
T_2_13_sp4_h_l_1
T_1_13_lc_trk_g1_1
T_1_13_input_2_6
T_1_13_wire_logic_cluster/lc_6/in_2

T_5_12_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_6/in_1

End 

Net : r_Count_1Z0Z_2
T_2_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_6/in_0

T_2_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_2/in_1

T_2_13_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g1_2
T_2_14_wire_logic_cluster/lc_5/in_0

T_2_13_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g1_2
T_2_14_wire_logic_cluster/lc_7/in_0

T_2_13_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g0_2
T_1_14_wire_logic_cluster/lc_4/in_0

T_2_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g3_2
T_1_13_input_2_5
T_1_13_wire_logic_cluster/lc_5/in_2

T_2_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g3_2
T_1_13_input_2_7
T_1_13_wire_logic_cluster/lc_7/in_2

T_2_13_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g1_2
T_1_14_input_2_5
T_1_14_wire_logic_cluster/lc_5/in_2

T_2_13_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g1_2
T_2_14_wire_logic_cluster/lc_4/in_3

End 

Net : du1.r_CountZ0Z_111_cascade_
T_2_13_wire_logic_cluster/lc_6/ltout
T_2_13_wire_logic_cluster/lc_7/in_2

End 

Net : r_Count_1Z0Z_1
T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g3_0
T_2_13_wire_logic_cluster/lc_6/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g2_0
T_1_13_wire_logic_cluster/lc_1/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g0_0
T_2_14_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g0_0
T_2_14_wire_logic_cluster/lc_7/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g1_0
T_1_14_wire_logic_cluster/lc_4/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g0_0
T_1_14_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g2_0
T_1_13_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g2_0
T_1_13_wire_logic_cluster/lc_7/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g0_0
T_2_14_input_2_4
T_2_14_wire_logic_cluster/lc_4/in_2

End 

Net : r_Count_1Z0Z_3
T_1_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g0_4
T_2_13_input_2_6
T_2_13_wire_logic_cluster/lc_6/in_2

T_1_13_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g0_4
T_1_13_wire_logic_cluster/lc_3/in_1

T_1_13_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g3_4
T_2_14_wire_logic_cluster/lc_4/in_1

T_1_13_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g0_4
T_1_14_input_2_4
T_1_14_wire_logic_cluster/lc_4/in_2

T_1_13_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g3_4
T_2_14_input_2_5
T_2_14_wire_logic_cluster/lc_5/in_2

T_1_13_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g3_4
T_2_14_input_2_7
T_2_14_wire_logic_cluster/lc_7/in_2

T_1_13_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g0_4
T_1_13_wire_logic_cluster/lc_5/in_3

T_1_13_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g0_4
T_1_13_wire_logic_cluster/lc_7/in_3

T_1_13_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g0_4
T_1_14_wire_logic_cluster/lc_5/in_3

End 

Net : du1.r_Count_2_cry_15
T_5_10_wire_logic_cluster/lc_6/cout
T_5_10_wire_logic_cluster/lc_7/in_3

Net : du2.r_CountZ0Z_1
T_8_11_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_5/in_1

T_8_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g1_3
T_8_11_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_8_14_0_
T_8_14_wire_logic_cluster/carry_in_mux/cout
T_8_14_wire_logic_cluster/lc_0/in_3

End 

Net : du2.r_CountZ0Z_0
T_8_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g1_1
T_8_12_input_2_0
T_8_12_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g1_1
T_7_12_wire_logic_cluster/lc_2/in_0

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_1/in_3

End 

Net : r_Count_1Z0Z_0
T_1_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g1_6
T_2_13_wire_logic_cluster/lc_6/in_3

T_1_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g1_6
T_1_13_wire_logic_cluster/lc_0/in_1

T_1_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g1_6
T_1_13_wire_logic_cluster/lc_5/in_0

T_1_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g1_6
T_1_13_wire_logic_cluster/lc_7/in_0

T_1_13_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g1_6
T_1_14_wire_logic_cluster/lc_5/in_0

T_1_13_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_4/in_0

T_1_13_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g1_6
T_1_14_wire_logic_cluster/lc_4/in_3

T_1_13_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_5/in_3

T_1_13_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_7/in_3

End 

Net : w_Switch_8
T_4_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g1_6
T_4_9_wire_logic_cluster/lc_4/in_1

T_4_9_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_45
T_5_12_lc_trk_g0_0
T_5_12_wire_logic_cluster/lc_1/in_1

T_4_9_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_45
T_5_12_lc_trk_g0_0
T_5_12_wire_logic_cluster/lc_5/in_1

T_4_9_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_45
T_5_12_lc_trk_g0_0
T_5_12_wire_logic_cluster/lc_4/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g0_6
T_4_9_wire_logic_cluster/lc_6/in_0

End 

Net : du1.r_Count_2_cry_14
T_5_10_wire_logic_cluster/lc_5/cout
T_5_10_wire_logic_cluster/lc_6/in_3

Net : w_Switch_10
T_7_12_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g1_3
T_6_13_wire_logic_cluster/lc_2/in_0

T_7_12_wire_logic_cluster/lc_3/out
T_5_12_sp4_h_l_3
T_5_12_lc_trk_g0_6
T_5_12_wire_logic_cluster/lc_5/in_3

T_7_12_wire_logic_cluster/lc_3/out
T_5_12_sp4_h_l_3
T_5_12_lc_trk_g0_6
T_5_12_wire_logic_cluster/lc_3/in_3

T_7_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_3/in_0

End 

Net : du1.r_CountZ0Z_2
T_5_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g1_1
T_4_10_wire_logic_cluster/lc_6/in_0

End 

Net : du2.r_CountZ1Z_2
T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_1/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g2_1
T_7_12_wire_logic_cluster/lc_5/in_0

End 

Net : du1.r_Count_2_cry_13
T_5_10_wire_logic_cluster/lc_4/cout
T_5_10_wire_logic_cluster/lc_5/in_3

Net : du2.r_CountZ0Z_3
T_8_12_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g1_2
T_8_12_wire_logic_cluster/lc_2/in_1

T_8_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g3_2
T_7_12_input_2_5
T_7_12_wire_logic_cluster/lc_5/in_2

End 

Net : du1.r_CountZ0Z_3
T_5_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g0_2
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

End 

Net : du2.r_Count_2_cry_15
T_8_13_wire_logic_cluster/lc_6/cout
T_8_13_wire_logic_cluster/lc_7/in_3

Net : du1.r_Count_2_cry_12
T_5_10_wire_logic_cluster/lc_3/cout
T_5_10_wire_logic_cluster/lc_4/in_3

Net : du2.r_Count8_7
T_7_12_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_43
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_6/in_0

End 

Net : du2.r_Count8_13
T_7_13_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g0_6
T_7_12_wire_logic_cluster/lc_3/in_3

End 

Net : du2.r_Count_2_cry_14
T_8_13_wire_logic_cluster/lc_5/cout
T_8_13_wire_logic_cluster/lc_6/in_3

Net : du1.r_Count_2_cry_11
T_5_10_wire_logic_cluster/lc_2/cout
T_5_10_wire_logic_cluster/lc_3/in_3

Net : du1.r_Count8_12
T_4_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_6/in_3

End 

Net : du1.r_Count8_4
T_4_10_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g1_1
T_4_9_wire_logic_cluster/lc_1/in_3

End 

Net : du2.r_Count_2_cry_13
T_8_13_wire_logic_cluster/lc_4/cout
T_8_13_wire_logic_cluster/lc_5/in_3

Net : du1.r_Count8_13
T_4_10_wire_logic_cluster/lc_7/out
T_4_9_lc_trk_g0_7
T_4_9_wire_logic_cluster/lc_6/in_1

End 

Net : du1.r_Count8_10
T_4_10_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g0_3
T_4_10_wire_logic_cluster/lc_7/in_0

End 

Net : du1.r_Count_2_cry_10
T_5_10_wire_logic_cluster/lc_1/cout
T_5_10_wire_logic_cluster/lc_2/in_3

Net : du1.r_CountZ0Z_111
T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g3_6
T_2_13_input_2_1
T_2_13_wire_logic_cluster/lc_1/in_2

End 

Net : du2.r_Count_2_cry_12
T_8_13_wire_logic_cluster/lc_3/cout
T_8_13_wire_logic_cluster/lc_4/in_3

Net : du1.r_Count_2_cry_9
T_5_10_wire_logic_cluster/lc_0/cout
T_5_10_wire_logic_cluster/lc_1/in_3

Net : du2.r_Count_2_cry_11
T_8_13_wire_logic_cluster/lc_2/cout
T_8_13_wire_logic_cluster/lc_3/in_3

Net : bfn_5_10_0_
T_5_10_wire_logic_cluster/carry_in_mux/cout
T_5_10_wire_logic_cluster/lc_0/in_3

Net : du2.r_Count_2_cry_10
T_8_13_wire_logic_cluster/lc_1/cout
T_8_13_wire_logic_cluster/lc_2/in_3

Net : du2.r_Count8_4
T_7_13_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_2/in_1

End 

Net : du2.r_Count8_12_cascade_
T_7_12_wire_logic_cluster/lc_2/ltout
T_7_12_wire_logic_cluster/lc_3/in_2

End 

Net : du2.r_Count_2_cry_9
T_8_13_wire_logic_cluster/lc_0/cout
T_8_13_wire_logic_cluster/lc_1/in_3

Net : du1.r_Count8_8_0_cascade_
T_4_9_wire_logic_cluster/lc_0/ltout
T_4_9_wire_logic_cluster/lc_1/in_2

End 

Net : du1.r_Count_2_cry_7
T_5_9_wire_logic_cluster/lc_6/cout
T_5_9_wire_logic_cluster/lc_7/in_3

Net : bfn_8_13_0_
T_8_13_wire_logic_cluster/carry_in_mux/cout
T_8_13_wire_logic_cluster/lc_0/in_3

Net : is_pressed_9
T_5_12_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g3_1
T_5_12_wire_logic_cluster/lc_6/in_0

End 

Net : du1.r_Count_2_cry_6
T_5_9_wire_logic_cluster/lc_5/cout
T_5_9_wire_logic_cluster/lc_6/in_3

Net : du1.r_Count8_7_cascade_
T_4_10_wire_logic_cluster/lc_6/ltout
T_4_10_wire_logic_cluster/lc_7/in_2

End 

Net : r_State_ns_1_0__N_2
T_5_12_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_2/in_1

End 

Net : du1.r_Count_2_cry_5
T_5_9_wire_logic_cluster/lc_4/cout
T_5_9_wire_logic_cluster/lc_5/in_3

Net : du2.r_Count8_10_cascade_
T_7_13_wire_logic_cluster/lc_5/ltout
T_7_13_wire_logic_cluster/lc_6/in_2

End 

Net : du2.r_Count_2_cry_7
T_8_12_wire_logic_cluster/lc_6/cout
T_8_12_wire_logic_cluster/lc_7/in_3

Net : du1.r_Count_2_cry_4
T_5_9_wire_logic_cluster/lc_3/cout
T_5_9_wire_logic_cluster/lc_4/in_3

Net : r_SwitchZ0Z_1
T_5_12_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_1/in_3

T_5_12_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g1_4
T_5_12_wire_logic_cluster/lc_5/in_0

End 

Net : du2.r_Count_2_cry_6
T_8_12_wire_logic_cluster/lc_5/cout
T_8_12_wire_logic_cluster/lc_6/in_3

Net : du1.r_Count_2_cry_3
T_5_9_wire_logic_cluster/lc_2/cout
T_5_9_wire_logic_cluster/lc_3/in_3

Net : du2.r_Count8_8_0_cascade_
T_7_12_wire_logic_cluster/lc_1/ltout
T_7_12_wire_logic_cluster/lc_2/in_2

End 

Net : r_SwitchZ0Z_2
T_5_12_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g0_3
T_5_12_input_2_5
T_5_12_wire_logic_cluster/lc_5/in_2

End 

Net : du2.r_Count_2_cry_5
T_8_12_wire_logic_cluster/lc_4/cout
T_8_12_wire_logic_cluster/lc_5/in_3

Net : du1.r_Count_2_cry_2
T_5_9_wire_logic_cluster/lc_1/cout
T_5_9_wire_logic_cluster/lc_2/in_3

Net : du2.r_Count_2_cry_4
T_8_12_wire_logic_cluster/lc_3/cout
T_8_12_wire_logic_cluster/lc_4/in_3

Net : du1.r_Count_2_cry_1
T_5_9_wire_logic_cluster/lc_0/cout
T_5_9_wire_logic_cluster/lc_1/in_3

Net : is_pressed_9_cascade_
T_5_12_wire_logic_cluster/lc_1/ltout
T_5_12_wire_logic_cluster/lc_2/in_2

End 

Net : r_State_ns_1_0__N_2_cascade_
T_5_12_wire_logic_cluster/lc_5/ltout
T_5_12_wire_logic_cluster/lc_6/in_2

End 

Net : du2.r_Count_2_cry_3
T_8_12_wire_logic_cluster/lc_2/cout
T_8_12_wire_logic_cluster/lc_3/in_3

Net : du2.r_Count_2_cry_2
T_8_12_wire_logic_cluster/lc_1/cout
T_8_12_wire_logic_cluster/lc_2/in_3

Net : du2.r_Count_2_cry_1
T_8_12_wire_logic_cluster/lc_0/cout
T_8_12_wire_logic_cluster/lc_1/in_3

Net : i_Switch_2_c
T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_12_3_sp4_v_t_47
T_12_7_sp4_v_t_47
T_9_11_sp4_h_l_10
T_8_11_sp4_v_t_41
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_3/in_1

T_13_3_wire_io_cluster/io_1/D_IN_0
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_13_lc_trk_g2_4
T_6_13_input_2_2
T_6_13_wire_logic_cluster/lc_2/in_2

End 

Net : i_Switch_1_c
T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_0
T_5_7_sp4_v_t_37
T_4_9_lc_trk_g0_0
T_4_9_input_2_6
T_4_9_wire_logic_cluster/lc_6/in_2

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_0
T_5_7_sp4_v_t_37
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_4/in_0

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_14_wire_logic_cluster/lc_3/clk

End 

Net : r_Hex_Value_i_0
T_2_16_wire_logic_cluster/lc_4/out
T_0_16_span4_horz_0
T_4_16_sp4_v_t_40
T_4_17_lc_trk_g0_0
T_4_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_Hex_Value_i_0_0
T_1_14_wire_logic_cluster/lc_4/out
T_0_14_lc_trk_g0_4
T_0_14_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_Hex_Value_i_0_1
T_1_14_wire_logic_cluster/lc_5/out
T_0_14_lc_trk_g0_5
T_0_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_Hex_Value_i_0_2
T_2_14_wire_logic_cluster/lc_5/out
T_3_14_sp4_h_l_10
T_6_14_sp4_v_t_47
T_6_17_lc_trk_g0_7
T_6_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_Hex_Value_i_0_3
T_2_14_wire_logic_cluster/lc_7/out
T_2_13_sp4_v_t_46
T_3_13_sp4_h_l_4
T_6_13_sp4_v_t_41
T_6_17_lc_trk_g0_4
T_6_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_Hex_Value_i_0_4
T_2_14_wire_logic_cluster/lc_4/out
T_3_14_sp12_h_l_0
T_2_14_sp4_h_l_1
T_5_14_sp4_v_t_36
T_5_17_lc_trk_g1_4
T_5_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_Hex_Value_i_0_5
T_1_13_wire_logic_cluster/lc_5/out
T_0_13_lc_trk_g1_5
T_0_13_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_Hex_Value_i_0_6
T_1_13_wire_logic_cluster/lc_7/out
T_0_13_lc_trk_g0_7
T_0_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_Hex_Value_i_1
T_1_14_wire_logic_cluster/lc_1/out
T_0_14_span4_horz_7
T_0_10_span4_vert_t_13
T_0_12_lc_trk_g1_1
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_Hex_Value_i_2
T_2_16_wire_logic_cluster/lc_5/out
T_2_15_sp4_v_t_42
T_2_17_span4_horz_r_1
T_5_17_lc_trk_g1_5
T_5_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_Hex_Value_i_3
T_2_16_wire_logic_cluster/lc_3/out
T_3_16_sp4_h_l_6
T_2_16_sp4_v_t_37
T_2_17_span4_horz_r_2
T_4_17_lc_trk_g1_2
T_4_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_Hex_Value_i_4
T_2_16_wire_logic_cluster/lc_7/out
T_3_17_lc_trk_g0_7
T_3_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_Hex_Value_i_5
T_2_16_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g1_0
T_2_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_Hex_Value_i_6
T_1_16_wire_logic_cluster/lc_2/out
T_1_17_lc_trk_g1_2
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

