// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package alsaqr_periph_padframe_periphs_config_reg_pkg;

  // Address widths within the block
  parameter int BlockAw = 10;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_00_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_00_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_01_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_01_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_02_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_02_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_03_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_03_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_04_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_04_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_05_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_05_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_06_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_06_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_07_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_07_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_08_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_08_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_09_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_09_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_10_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_10_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_11_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_11_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_12_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_12_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_13_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_13_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_14_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_14_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_15_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_15_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_16_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_16_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_17_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_17_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_18_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_18_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_19_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_19_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_20_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_20_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_21_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_21_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_22_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_22_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_23_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_23_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_24_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_24_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_25_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_25_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_26_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_26_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_27_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_27_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_28_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_28_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_29_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_a_29_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_00_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_00_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_01_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_01_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_02_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_02_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_03_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_03_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_04_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_04_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_05_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_05_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_06_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_06_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_07_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_07_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_08_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_08_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_09_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_09_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_10_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_10_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_11_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_11_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_12_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_12_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_13_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_13_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_14_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_14_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_15_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_15_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_16_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_16_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_17_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_17_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_18_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_18_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_19_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_19_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_20_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_20_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_21_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_21_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_22_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_22_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_23_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_23_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_24_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_24_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_25_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_25_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_26_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_26_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_27_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_27_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_28_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_28_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_29_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_29_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_30_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_30_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_31_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_31_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_32_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_32_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_33_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_33_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_34_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_34_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_35_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_35_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_36_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_36_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_37_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_37_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_38_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_38_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_39_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_39_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_40_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_40_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_41_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_41_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_42_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_42_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_43_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_43_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_44_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_44_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_45_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_45_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_46_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_46_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_47_cfg_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_b_47_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_00_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_00_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_01_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_01_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_02_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_02_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_03_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_03_mux_sel_reg_t;

  // Register -> HW type
  typedef struct packed {
    alsaqr_periph_padframe_periphs_config_reg2hw_a_00_cfg_reg_t a_00_cfg; // [791:785]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_00_mux_sel_reg_t a_00_mux_sel; // [784:783]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_01_cfg_reg_t a_01_cfg; // [782:776]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_01_mux_sel_reg_t a_01_mux_sel; // [775:774]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_02_cfg_reg_t a_02_cfg; // [773:767]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_02_mux_sel_reg_t a_02_mux_sel; // [766:764]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_03_cfg_reg_t a_03_cfg; // [763:757]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_03_mux_sel_reg_t a_03_mux_sel; // [756:754]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_04_cfg_reg_t a_04_cfg; // [753:747]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_04_mux_sel_reg_t a_04_mux_sel; // [746:744]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_05_cfg_reg_t a_05_cfg; // [743:737]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_05_mux_sel_reg_t a_05_mux_sel; // [736:734]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_06_cfg_reg_t a_06_cfg; // [733:727]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_06_mux_sel_reg_t a_06_mux_sel; // [726:724]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_07_cfg_reg_t a_07_cfg; // [723:717]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_07_mux_sel_reg_t a_07_mux_sel; // [716:714]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_08_cfg_reg_t a_08_cfg; // [713:707]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_08_mux_sel_reg_t a_08_mux_sel; // [706:704]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_09_cfg_reg_t a_09_cfg; // [703:697]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_09_mux_sel_reg_t a_09_mux_sel; // [696:694]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_10_cfg_reg_t a_10_cfg; // [693:687]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_10_mux_sel_reg_t a_10_mux_sel; // [686:684]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_11_cfg_reg_t a_11_cfg; // [683:677]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_11_mux_sel_reg_t a_11_mux_sel; // [676:674]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_12_cfg_reg_t a_12_cfg; // [673:667]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_12_mux_sel_reg_t a_12_mux_sel; // [666:664]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_13_cfg_reg_t a_13_cfg; // [663:657]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_13_mux_sel_reg_t a_13_mux_sel; // [656:654]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_14_cfg_reg_t a_14_cfg; // [653:647]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_14_mux_sel_reg_t a_14_mux_sel; // [646:644]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_15_cfg_reg_t a_15_cfg; // [643:637]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_15_mux_sel_reg_t a_15_mux_sel; // [636:634]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_16_cfg_reg_t a_16_cfg; // [633:627]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_16_mux_sel_reg_t a_16_mux_sel; // [626:624]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_17_cfg_reg_t a_17_cfg; // [623:617]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_17_mux_sel_reg_t a_17_mux_sel; // [616:614]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_18_cfg_reg_t a_18_cfg; // [613:607]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_18_mux_sel_reg_t a_18_mux_sel; // [606:604]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_19_cfg_reg_t a_19_cfg; // [603:597]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_19_mux_sel_reg_t a_19_mux_sel; // [596:594]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_20_cfg_reg_t a_20_cfg; // [593:587]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_20_mux_sel_reg_t a_20_mux_sel; // [586:584]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_21_cfg_reg_t a_21_cfg; // [583:577]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_21_mux_sel_reg_t a_21_mux_sel; // [576:574]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_22_cfg_reg_t a_22_cfg; // [573:567]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_22_mux_sel_reg_t a_22_mux_sel; // [566:564]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_23_cfg_reg_t a_23_cfg; // [563:557]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_23_mux_sel_reg_t a_23_mux_sel; // [556:554]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_24_cfg_reg_t a_24_cfg; // [553:547]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_24_mux_sel_reg_t a_24_mux_sel; // [546:544]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_25_cfg_reg_t a_25_cfg; // [543:537]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_25_mux_sel_reg_t a_25_mux_sel; // [536:534]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_26_cfg_reg_t a_26_cfg; // [533:527]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_26_mux_sel_reg_t a_26_mux_sel; // [526:524]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_27_cfg_reg_t a_27_cfg; // [523:517]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_27_mux_sel_reg_t a_27_mux_sel; // [516:514]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_28_cfg_reg_t a_28_cfg; // [513:507]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_28_mux_sel_reg_t a_28_mux_sel; // [506:504]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_29_cfg_reg_t a_29_cfg; // [503:497]
    alsaqr_periph_padframe_periphs_config_reg2hw_a_29_mux_sel_reg_t a_29_mux_sel; // [496:494]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_00_cfg_reg_t b_00_cfg; // [493:487]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_00_mux_sel_reg_t b_00_mux_sel; // [486:485]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_01_cfg_reg_t b_01_cfg; // [484:478]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_01_mux_sel_reg_t b_01_mux_sel; // [477:476]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_02_cfg_reg_t b_02_cfg; // [475:469]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_02_mux_sel_reg_t b_02_mux_sel; // [468:467]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_03_cfg_reg_t b_03_cfg; // [466:460]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_03_mux_sel_reg_t b_03_mux_sel; // [459:458]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_04_cfg_reg_t b_04_cfg; // [457:451]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_04_mux_sel_reg_t b_04_mux_sel; // [450:449]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_05_cfg_reg_t b_05_cfg; // [448:442]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_05_mux_sel_reg_t b_05_mux_sel; // [441:440]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_06_cfg_reg_t b_06_cfg; // [439:433]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_06_mux_sel_reg_t b_06_mux_sel; // [432:431]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_07_cfg_reg_t b_07_cfg; // [430:424]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_07_mux_sel_reg_t b_07_mux_sel; // [423:422]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_08_cfg_reg_t b_08_cfg; // [421:415]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_08_mux_sel_reg_t b_08_mux_sel; // [414:413]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_09_cfg_reg_t b_09_cfg; // [412:406]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_09_mux_sel_reg_t b_09_mux_sel; // [405:404]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_10_cfg_reg_t b_10_cfg; // [403:397]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_10_mux_sel_reg_t b_10_mux_sel; // [396:395]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_11_cfg_reg_t b_11_cfg; // [394:388]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_11_mux_sel_reg_t b_11_mux_sel; // [387:386]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_12_cfg_reg_t b_12_cfg; // [385:379]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_12_mux_sel_reg_t b_12_mux_sel; // [378:377]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_13_cfg_reg_t b_13_cfg; // [376:370]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_13_mux_sel_reg_t b_13_mux_sel; // [369:368]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_14_cfg_reg_t b_14_cfg; // [367:361]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_14_mux_sel_reg_t b_14_mux_sel; // [360:358]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_15_cfg_reg_t b_15_cfg; // [357:351]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_15_mux_sel_reg_t b_15_mux_sel; // [350:348]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_16_cfg_reg_t b_16_cfg; // [347:341]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_16_mux_sel_reg_t b_16_mux_sel; // [340:338]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_17_cfg_reg_t b_17_cfg; // [337:331]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_17_mux_sel_reg_t b_17_mux_sel; // [330:328]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_18_cfg_reg_t b_18_cfg; // [327:321]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_18_mux_sel_reg_t b_18_mux_sel; // [320:318]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_19_cfg_reg_t b_19_cfg; // [317:311]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_19_mux_sel_reg_t b_19_mux_sel; // [310:308]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_20_cfg_reg_t b_20_cfg; // [307:301]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_20_mux_sel_reg_t b_20_mux_sel; // [300:298]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_21_cfg_reg_t b_21_cfg; // [297:291]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_21_mux_sel_reg_t b_21_mux_sel; // [290:288]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_22_cfg_reg_t b_22_cfg; // [287:281]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_22_mux_sel_reg_t b_22_mux_sel; // [280:278]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_23_cfg_reg_t b_23_cfg; // [277:271]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_23_mux_sel_reg_t b_23_mux_sel; // [270:268]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_24_cfg_reg_t b_24_cfg; // [267:261]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_24_mux_sel_reg_t b_24_mux_sel; // [260:258]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_25_cfg_reg_t b_25_cfg; // [257:251]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_25_mux_sel_reg_t b_25_mux_sel; // [250:248]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_26_cfg_reg_t b_26_cfg; // [247:241]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_26_mux_sel_reg_t b_26_mux_sel; // [240:239]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_27_cfg_reg_t b_27_cfg; // [238:232]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_27_mux_sel_reg_t b_27_mux_sel; // [231:230]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_28_cfg_reg_t b_28_cfg; // [229:223]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_28_mux_sel_reg_t b_28_mux_sel; // [222:221]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_29_cfg_reg_t b_29_cfg; // [220:214]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_29_mux_sel_reg_t b_29_mux_sel; // [213:212]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_30_cfg_reg_t b_30_cfg; // [211:205]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_30_mux_sel_reg_t b_30_mux_sel; // [204:202]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_31_cfg_reg_t b_31_cfg; // [201:195]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_31_mux_sel_reg_t b_31_mux_sel; // [194:192]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_32_cfg_reg_t b_32_cfg; // [191:185]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_32_mux_sel_reg_t b_32_mux_sel; // [184:182]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_33_cfg_reg_t b_33_cfg; // [181:175]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_33_mux_sel_reg_t b_33_mux_sel; // [174:172]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_34_cfg_reg_t b_34_cfg; // [171:165]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_34_mux_sel_reg_t b_34_mux_sel; // [164:162]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_35_cfg_reg_t b_35_cfg; // [161:155]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_35_mux_sel_reg_t b_35_mux_sel; // [154:152]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_36_cfg_reg_t b_36_cfg; // [151:145]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_36_mux_sel_reg_t b_36_mux_sel; // [144:142]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_37_cfg_reg_t b_37_cfg; // [141:135]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_37_mux_sel_reg_t b_37_mux_sel; // [134:132]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_38_cfg_reg_t b_38_cfg; // [131:125]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_38_mux_sel_reg_t b_38_mux_sel; // [124:122]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_39_cfg_reg_t b_39_cfg; // [121:115]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_39_mux_sel_reg_t b_39_mux_sel; // [114:112]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_40_cfg_reg_t b_40_cfg; // [111:105]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_40_mux_sel_reg_t b_40_mux_sel; // [104:102]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_41_cfg_reg_t b_41_cfg; // [101:95]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_41_mux_sel_reg_t b_41_mux_sel; // [94:92]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_42_cfg_reg_t b_42_cfg; // [91:85]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_42_mux_sel_reg_t b_42_mux_sel; // [84:82]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_43_cfg_reg_t b_43_cfg; // [81:75]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_43_mux_sel_reg_t b_43_mux_sel; // [74:72]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_44_cfg_reg_t b_44_cfg; // [71:65]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_44_mux_sel_reg_t b_44_mux_sel; // [64:62]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_45_cfg_reg_t b_45_cfg; // [61:55]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_45_mux_sel_reg_t b_45_mux_sel; // [54:52]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_46_cfg_reg_t b_46_cfg; // [51:45]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_46_mux_sel_reg_t b_46_mux_sel; // [44:42]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_47_cfg_reg_t b_47_cfg; // [41:35]
    alsaqr_periph_padframe_periphs_config_reg2hw_b_47_mux_sel_reg_t b_47_mux_sel; // [34:32]
    alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_00_cfg_reg_t ot_spi_00_cfg; // [31:25]
    alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_00_mux_sel_reg_t ot_spi_00_mux_sel; // [24:24]
    alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_01_cfg_reg_t ot_spi_01_cfg; // [23:17]
    alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_01_mux_sel_reg_t ot_spi_01_mux_sel; // [16:16]
    alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_02_cfg_reg_t ot_spi_02_cfg; // [15:9]
    alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_02_mux_sel_reg_t ot_spi_02_mux_sel; // [8:8]
    alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_03_cfg_reg_t ot_spi_03_cfg; // [7:1]
    alsaqr_periph_padframe_periphs_config_reg2hw_ot_spi_03_mux_sel_reg_t ot_spi_03_mux_sel; // [0:0]
  } alsaqr_periph_padframe_periphs_config_reg2hw_t;

  // Register offsets
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_OFFSET = 10'h 0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL_OFFSET = 10'h 4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_OFFSET = 10'h 8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL_OFFSET = 10'h c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_OFFSET = 10'h 10;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_OFFSET = 10'h 14;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_OFFSET = 10'h 18;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_OFFSET = 10'h 1c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_OFFSET = 10'h 20;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_OFFSET = 10'h 24;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_OFFSET = 10'h 28;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_OFFSET = 10'h 2c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_OFFSET = 10'h 30;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_OFFSET = 10'h 34;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_OFFSET = 10'h 38;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_OFFSET = 10'h 3c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_OFFSET = 10'h 40;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_OFFSET = 10'h 44;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_OFFSET = 10'h 48;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_OFFSET = 10'h 4c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_OFFSET = 10'h 50;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_OFFSET = 10'h 54;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_OFFSET = 10'h 58;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_OFFSET = 10'h 5c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_OFFSET = 10'h 60;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_OFFSET = 10'h 64;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_OFFSET = 10'h 68;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_OFFSET = 10'h 6c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_OFFSET = 10'h 70;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_OFFSET = 10'h 74;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_OFFSET = 10'h 78;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_OFFSET = 10'h 7c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_OFFSET = 10'h 80;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_OFFSET = 10'h 84;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_OFFSET = 10'h 88;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_OFFSET = 10'h 8c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_OFFSET = 10'h 90;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_OFFSET = 10'h 94;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_OFFSET = 10'h 98;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_OFFSET = 10'h 9c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_OFFSET = 10'h a0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_OFFSET = 10'h a4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_OFFSET = 10'h a8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_OFFSET = 10'h ac;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_OFFSET = 10'h b0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_OFFSET = 10'h b4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_OFFSET = 10'h b8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_OFFSET = 10'h bc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_OFFSET = 10'h c0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_OFFSET = 10'h c4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_OFFSET = 10'h c8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_OFFSET = 10'h cc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_OFFSET = 10'h d0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_OFFSET = 10'h d4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_OFFSET = 10'h d8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_OFFSET = 10'h dc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_OFFSET = 10'h e0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_OFFSET = 10'h e4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_OFFSET = 10'h e8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_OFFSET = 10'h ec;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_OFFSET = 10'h f0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_OFFSET = 10'h f4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_OFFSET = 10'h f8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_OFFSET = 10'h fc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_OFFSET = 10'h 100;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_OFFSET = 10'h 104;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_OFFSET = 10'h 108;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_OFFSET = 10'h 10c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_OFFSET = 10'h 110;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_OFFSET = 10'h 114;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_OFFSET = 10'h 118;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_OFFSET = 10'h 11c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_OFFSET = 10'h 120;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_OFFSET = 10'h 124;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_OFFSET = 10'h 128;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_OFFSET = 10'h 12c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_OFFSET = 10'h 130;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_OFFSET = 10'h 134;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_OFFSET = 10'h 138;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_OFFSET = 10'h 13c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_OFFSET = 10'h 140;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_OFFSET = 10'h 144;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_OFFSET = 10'h 148;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_OFFSET = 10'h 14c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_OFFSET = 10'h 150;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_OFFSET = 10'h 154;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_OFFSET = 10'h 158;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_OFFSET = 10'h 15c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_OFFSET = 10'h 160;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_OFFSET = 10'h 164;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_OFFSET = 10'h 168;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_OFFSET = 10'h 16c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_OFFSET = 10'h 170;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_OFFSET = 10'h 174;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_OFFSET = 10'h 178;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_OFFSET = 10'h 17c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_OFFSET = 10'h 180;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_OFFSET = 10'h 184;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_OFFSET = 10'h 188;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_OFFSET = 10'h 18c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_OFFSET = 10'h 190;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_OFFSET = 10'h 194;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_OFFSET = 10'h 198;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_OFFSET = 10'h 19c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_OFFSET = 10'h 1a0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_OFFSET = 10'h 1a4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_OFFSET = 10'h 1a8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_OFFSET = 10'h 1ac;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_OFFSET = 10'h 1b0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_OFFSET = 10'h 1b4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_OFFSET = 10'h 1b8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_OFFSET = 10'h 1bc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_OFFSET = 10'h 1c0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_OFFSET = 10'h 1c4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_OFFSET = 10'h 1c8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_OFFSET = 10'h 1cc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_OFFSET = 10'h 1d0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_OFFSET = 10'h 1d4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_OFFSET = 10'h 1d8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_OFFSET = 10'h 1dc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_OFFSET = 10'h 1e0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_OFFSET = 10'h 1e4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_OFFSET = 10'h 1e8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_OFFSET = 10'h 1ec;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_OFFSET = 10'h 1f0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_OFFSET = 10'h 1f4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_OFFSET = 10'h 1f8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_OFFSET = 10'h 1fc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_OFFSET = 10'h 200;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL_OFFSET = 10'h 204;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_OFFSET = 10'h 208;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL_OFFSET = 10'h 20c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_OFFSET = 10'h 210;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL_OFFSET = 10'h 214;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_OFFSET = 10'h 218;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL_OFFSET = 10'h 21c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_OFFSET = 10'h 220;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL_OFFSET = 10'h 224;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_OFFSET = 10'h 228;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL_OFFSET = 10'h 22c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_OFFSET = 10'h 230;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL_OFFSET = 10'h 234;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_OFFSET = 10'h 238;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL_OFFSET = 10'h 23c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_OFFSET = 10'h 240;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL_OFFSET = 10'h 244;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_OFFSET = 10'h 248;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL_OFFSET = 10'h 24c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_OFFSET = 10'h 250;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL_OFFSET = 10'h 254;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_OFFSET = 10'h 258;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL_OFFSET = 10'h 25c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_OFFSET = 10'h 260;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL_OFFSET = 10'h 264;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_OFFSET = 10'h 268;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL_OFFSET = 10'h 26c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_OFFSET = 10'h 270;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_MUX_SEL_OFFSET = 10'h 274;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_OFFSET = 10'h 278;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_MUX_SEL_OFFSET = 10'h 27c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_OFFSET = 10'h 280;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_MUX_SEL_OFFSET = 10'h 284;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_OFFSET = 10'h 288;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_MUX_SEL_OFFSET = 10'h 28c;

  // Register index
  typedef enum int {
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_MUX_SEL
  } alsaqr_periph_padframe_periphs_config_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PERMIT [164] = '{
    4'b 0001, // index[  0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG
    4'b 0001, // index[  1] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL
    4'b 0001, // index[  2] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG
    4'b 0001, // index[  3] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL
    4'b 0001, // index[  4] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG
    4'b 0001, // index[  5] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL
    4'b 0001, // index[  6] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG
    4'b 0001, // index[  7] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL
    4'b 0001, // index[  8] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG
    4'b 0001, // index[  9] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL
    4'b 0001, // index[ 10] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG
    4'b 0001, // index[ 11] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL
    4'b 0001, // index[ 12] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG
    4'b 0001, // index[ 13] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL
    4'b 0001, // index[ 14] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG
    4'b 0001, // index[ 15] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL
    4'b 0001, // index[ 16] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG
    4'b 0001, // index[ 17] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL
    4'b 0001, // index[ 18] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG
    4'b 0001, // index[ 19] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL
    4'b 0001, // index[ 20] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG
    4'b 0001, // index[ 21] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL
    4'b 0001, // index[ 22] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG
    4'b 0001, // index[ 23] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL
    4'b 0001, // index[ 24] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG
    4'b 0001, // index[ 25] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL
    4'b 0001, // index[ 26] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG
    4'b 0001, // index[ 27] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL
    4'b 0001, // index[ 28] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG
    4'b 0001, // index[ 29] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL
    4'b 0001, // index[ 30] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG
    4'b 0001, // index[ 31] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL
    4'b 0001, // index[ 32] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG
    4'b 0001, // index[ 33] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL
    4'b 0001, // index[ 34] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG
    4'b 0001, // index[ 35] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL
    4'b 0001, // index[ 36] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG
    4'b 0001, // index[ 37] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL
    4'b 0001, // index[ 38] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG
    4'b 0001, // index[ 39] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL
    4'b 0001, // index[ 40] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG
    4'b 0001, // index[ 41] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL
    4'b 0001, // index[ 42] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG
    4'b 0001, // index[ 43] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL
    4'b 0001, // index[ 44] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG
    4'b 0001, // index[ 45] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL
    4'b 0001, // index[ 46] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG
    4'b 0001, // index[ 47] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL
    4'b 0001, // index[ 48] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG
    4'b 0001, // index[ 49] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL
    4'b 0001, // index[ 50] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG
    4'b 0001, // index[ 51] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL
    4'b 0001, // index[ 52] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG
    4'b 0001, // index[ 53] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL
    4'b 0001, // index[ 54] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG
    4'b 0001, // index[ 55] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL
    4'b 0001, // index[ 56] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG
    4'b 0001, // index[ 57] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL
    4'b 0001, // index[ 58] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG
    4'b 0001, // index[ 59] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL
    4'b 0001, // index[ 60] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG
    4'b 0001, // index[ 61] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL
    4'b 0001, // index[ 62] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG
    4'b 0001, // index[ 63] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL
    4'b 0001, // index[ 64] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG
    4'b 0001, // index[ 65] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL
    4'b 0001, // index[ 66] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG
    4'b 0001, // index[ 67] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL
    4'b 0001, // index[ 68] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG
    4'b 0001, // index[ 69] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL
    4'b 0001, // index[ 70] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG
    4'b 0001, // index[ 71] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL
    4'b 0001, // index[ 72] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG
    4'b 0001, // index[ 73] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL
    4'b 0001, // index[ 74] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG
    4'b 0001, // index[ 75] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL
    4'b 0001, // index[ 76] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG
    4'b 0001, // index[ 77] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL
    4'b 0001, // index[ 78] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG
    4'b 0001, // index[ 79] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL
    4'b 0001, // index[ 80] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG
    4'b 0001, // index[ 81] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL
    4'b 0001, // index[ 82] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG
    4'b 0001, // index[ 83] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL
    4'b 0001, // index[ 84] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG
    4'b 0001, // index[ 85] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL
    4'b 0001, // index[ 86] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG
    4'b 0001, // index[ 87] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL
    4'b 0001, // index[ 88] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG
    4'b 0001, // index[ 89] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL
    4'b 0001, // index[ 90] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG
    4'b 0001, // index[ 91] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL
    4'b 0001, // index[ 92] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG
    4'b 0001, // index[ 93] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL
    4'b 0001, // index[ 94] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG
    4'b 0001, // index[ 95] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL
    4'b 0001, // index[ 96] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG
    4'b 0001, // index[ 97] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL
    4'b 0001, // index[ 98] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG
    4'b 0001, // index[ 99] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL
    4'b 0001, // index[100] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG
    4'b 0001, // index[101] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL
    4'b 0001, // index[102] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG
    4'b 0001, // index[103] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL
    4'b 0001, // index[104] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG
    4'b 0001, // index[105] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL
    4'b 0001, // index[106] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG
    4'b 0001, // index[107] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL
    4'b 0001, // index[108] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG
    4'b 0001, // index[109] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL
    4'b 0001, // index[110] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG
    4'b 0001, // index[111] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL
    4'b 0001, // index[112] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG
    4'b 0001, // index[113] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL
    4'b 0001, // index[114] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG
    4'b 0001, // index[115] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL
    4'b 0001, // index[116] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG
    4'b 0001, // index[117] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL
    4'b 0001, // index[118] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG
    4'b 0001, // index[119] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL
    4'b 0001, // index[120] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG
    4'b 0001, // index[121] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL
    4'b 0001, // index[122] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG
    4'b 0001, // index[123] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL
    4'b 0001, // index[124] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG
    4'b 0001, // index[125] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL
    4'b 0001, // index[126] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG
    4'b 0001, // index[127] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL
    4'b 0001, // index[128] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG
    4'b 0001, // index[129] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL
    4'b 0001, // index[130] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG
    4'b 0001, // index[131] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL
    4'b 0001, // index[132] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG
    4'b 0001, // index[133] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL
    4'b 0001, // index[134] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG
    4'b 0001, // index[135] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL
    4'b 0001, // index[136] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG
    4'b 0001, // index[137] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL
    4'b 0001, // index[138] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG
    4'b 0001, // index[139] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL
    4'b 0001, // index[140] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG
    4'b 0001, // index[141] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL
    4'b 0001, // index[142] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG
    4'b 0001, // index[143] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL
    4'b 0001, // index[144] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG
    4'b 0001, // index[145] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL
    4'b 0001, // index[146] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG
    4'b 0001, // index[147] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL
    4'b 0001, // index[148] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG
    4'b 0001, // index[149] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL
    4'b 0001, // index[150] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG
    4'b 0001, // index[151] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL
    4'b 0001, // index[152] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG
    4'b 0001, // index[153] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL
    4'b 0001, // index[154] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG
    4'b 0001, // index[155] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL
    4'b 0001, // index[156] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG
    4'b 0001, // index[157] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_MUX_SEL
    4'b 0001, // index[158] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG
    4'b 0001, // index[159] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_MUX_SEL
    4'b 0001, // index[160] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG
    4'b 0001, // index[161] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_MUX_SEL
    4'b 0001, // index[162] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG
    4'b 0001  // index[163] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_MUX_SEL
  };

endpackage

