# Single Port RAM Verification using QuestaSim

## ğŸ“‹ Project Overview
Verification of a single port RAM design using Verilog and QuestaSim simulator. This project demonstrates comprehensive testbench development and functional verification techniques.

## âœ¨ Features
- Parameterized RAM design (configurable data width and address depth)
- Comprehensive Verilog testbench
- Read/Write operation verification
- Timing constraint validation
- Waveform analysis and debugging
- 100% functional coverage

## ğŸ› ï¸ Tools & Technologies
- **Language:** Verilog
- **Simulator:** Mentor QuestaSim
- **Version Control:** Git/GitHub

## ğŸ“ Project Structure
