****************************************
Report : qor
Design : i2c_master_top
Version: U-2022.12
Date   : Wed May 15 20:43:12 2024
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:07_i2c_master_top_place_start.design'. (TIM-125)
Information: Design 07_i2c_master_top_place_start has 727 nets, 0 global routed, 725 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is DR for design 'i2c_master_top'. (NEX-022)
---extraction options---
Corner: slow
Corner: fast
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: 07_i2c_master_top_place_start 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 725 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 725, routed nets = 725, across physical hierarchy nets = 0, parasitics cached nets = 725, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)


Scenario           'func_fast'
Timing Path Group  'wb_clk_i'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:            0.2964
Critical Path Slack:             1.4025
Critical Path Clk Period:        2.0000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'wb_clk_i'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:            0.3143
Critical Path Slack:             1.3847
Critical Path Clk Period:        2.0000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:            171
Leaf Cell Count:                    705
Buf/Inv Cell Count:                 144
Buf Cell Count:                       7
Inv Cell Count:                     137
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           552
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              153
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       153
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:            161.8824
Noncombinational Area:         162.9924
Buf/Inv Area:                   26.8176
Total Buffer Area:               2.4864
Total Inverter Area:            24.3312
Macro/Black Box Area:            0.0000
Net Area:                             0
Net XLength:                  3441.4825
Net YLength:                  2795.9295
----------------------------------------
Cell Area (netlist):                          324.8748
Cell Area (netlist and physical only):        324.8750
Net Length:                   6237.4120


Design Rules
----------------------------------------
Total Number of Nets:               727
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : i2c_master_top
Version: U-2022.12
Date   : Wed May 15 20:43:13 2024
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func_fast          (Setup)           1.4025         0.0000              0
func_slow          (Setup)           1.3847         0.0000              0
Design             (Setup)           1.3847         0.0000              0

func_fast          (Hold)            0.0243         0.0000              0
func_slow          (Hold)            0.0248         0.0000              0
Design             (Hold)            0.0243         0.0000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          324.8748
Cell Area (netlist and physical only):        324.8750
Nets with DRC Violations:        0
1
