Analysis & Synthesis report for DE2_115_TV
Wed Apr 17 09:40:21 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |DE2_115_TV|I2C_AV_Config:u1|mSetup_ST
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider
 18. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 19. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated
 20. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p
 21. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 65. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 66. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp
 67. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp
 68. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 69. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 70. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated
 71. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|dffpipe_b3c:pre_result
 72. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|dffpipe_b3c:pre_result
 73. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|dffpipe_b3c:pre_result
 74. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated
 75. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|dffpipe_b3c:pre_result
 76. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|dffpipe_b3c:pre_result
 77. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|dffpipe_b3c:pre_result
 78. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated
 79. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|dffpipe_b3c:pre_result
 80. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|dffpipe_b3c:pre_result
 81. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|dffpipe_b3c:pre_result
 82. Source assignments for Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2
 83. Source assignments for Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2
 84. Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:lpm_divide_component
 85. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
 86. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
 87. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
 88. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
 89. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
 90. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 91. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 92. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 93. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 94. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component
 95. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component
 96. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component
 97. Parameter Settings for User Entity Instance: VGA_Ctrl:u9
 98. Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:altshift_taps_component
 99. Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:altshift_taps_component
100. Parameter Settings for User Entity Instance: AUDIO_DAC:u12
101. Parameter Settings for User Entity Instance: I2C_AV_Config:u1
102. altpll Parameter Settings by Entity Instance
103. dcfifo Parameter Settings by Entity Instance
104. altmult_add Parameter Settings by Entity Instance
105. altshift_taps Parameter Settings by Entity Instance
106. Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"
107. Port Connectivity Checks: "AUDIO_DAC:u12"
108. Port Connectivity Checks: "Line_Buffer:u11"
109. Port Connectivity Checks: "Line_Buffer:u10"
110. Port Connectivity Checks: "VGA_Ctrl:u9"
111. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u2"
112. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u1"
113. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u0"
114. Port Connectivity Checks: "YCbCr2RGB:u8"
115. Port Connectivity Checks: "YUV422_to_444:u7"
116. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"
117. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
118. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"
119. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
120. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
121. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
122. Port Connectivity Checks: "Sdram_Control_4Port:u6"
123. Port Connectivity Checks: "DIV:u5"
124. Port Connectivity Checks: "ITU_656_Decoder:u4"
125. Port Connectivity Checks: "TD_Detect:u2"
126. Port Connectivity Checks: "SEG7_LUT_8:u0"
127. Post-Synthesis Netlist Statistics for Top Partition
128. Elapsed Time Per Partition
129. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 17 09:40:21 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE2_115_TV                                  ;
; Top-level Entity Name              ; DE2_115_TV                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,729                                       ;
;     Total combinational functions  ; 1,400                                       ;
;     Dedicated logic registers      ; 1,043                                       ;
; Total registers                    ; 1043                                        ;
; Total pins                         ; 436                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 45,024                                      ;
; Embedded Multiplier 9-bit elements ; 18                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_115_TV         ; DE2_115_TV         ;
; Family name                                                      ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+-------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+-------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; v/YUV422_to_444.v                         ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/YUV422_to_444.v                         ;         ;
; v/YCbCr2RGB.v                             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/YCbCr2RGB.v                             ;         ;
; v/VGA_Ctrl.v                              ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/VGA_Ctrl.v                              ;         ;
; v/TD_Detect.v                             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/TD_Detect.v                             ;         ;
; v/SEG7_LUT_8.v                            ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/SEG7_LUT_8.v                            ;         ;
; v/SEG7_LUT.v                              ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/SEG7_LUT.v                              ;         ;
; v/Reset_Delay.v                           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/Reset_Delay.v                           ;         ;
; v/MAC_3.v                                 ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/MAC_3.v                                 ;         ;
; v/Line_Buffer.v                           ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/Line_Buffer.v                           ;         ;
; v/ITU_656_Decoder.v                       ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/ITU_656_Decoder.v                       ;         ;
; v/I2C_Controller.v                        ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/I2C_Controller.v                        ;         ;
; v/I2C_AV_Config.v                         ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/I2C_AV_Config.v                         ;         ;
; v/DIV.v                                   ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/DIV.v                                   ;         ;
; v/AUDIO_DAC.v                             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/v/AUDIO_DAC.v                             ;         ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/command.v             ;         ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/control_interface.v   ;         ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User File                    ; C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Params.h        ;         ;
; Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_PLL.v           ;         ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v       ;         ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v       ;         ;
; DE2_115_TV.v                              ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v                              ;         ;
; lpm_divide.tdf                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; aglobal181.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc       ;         ;
; db/lpm_divide_vat.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/lpm_divide_vat.tdf                     ;         ;
; db/sign_div_unsign_3li.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/sign_div_unsign_3li.tdf                ;         ;
; db/alt_u_div_b6g.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/alt_u_div_b6g.tdf                      ;         ;
; db/add_sub_7pc.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/add_sub_7pc.tdf                        ;         ;
; db/add_sub_8pc.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/add_sub_8pc.tdf                        ;         ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf           ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc      ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc    ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc    ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf           ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc      ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc      ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc         ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc    ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc         ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc       ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc          ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc    ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc      ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc  ;         ;
; db/dcfifo_k5m1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/dcfifo_k5m1.tdf                        ;         ;
; db/a_gray2bin_6ib.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/a_gray2bin_6ib.tdf                     ;         ;
; db/a_graycounter_577.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/a_graycounter_577.tdf                  ;         ;
; db/a_graycounter_1lc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/a_graycounter_1lc.tdf                  ;         ;
; db/altsyncram_gr81.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf                    ;         ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/dffpipe_oe9.tdf                        ;         ;
; db/alt_synch_pipe_8pl.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/alt_synch_pipe_8pl.tdf                 ;         ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/dffpipe_pe9.tdf                        ;         ;
; db/alt_synch_pipe_9pl.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/alt_synch_pipe_9pl.tdf                 ;         ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/dffpipe_qe9.tdf                        ;         ;
; db/cmpr_n76.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/cmpr_n76.tdf                           ;         ;
; altmult_add.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altmult_add.tdf      ;         ;
; stratix_mac_mult.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_mac_mult.inc ;         ;
; stratix_mac_out.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_mac_out.inc  ;         ;
; db/mult_add_mj74.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/mult_add_mj74.tdf                      ;         ;
; db/ded_mult_ag91.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/ded_mult_ag91.tdf                      ;         ;
; db/dffpipe_b3c.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/dffpipe_b3c.tdf                        ;         ;
; altshift_taps.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf    ;         ;
; lpm_constant.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc     ;         ;
; db/shift_taps_aqs.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/shift_taps_aqs.tdf                     ;         ;
; db/altsyncram_n7d1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_n7d1.tdf                    ;         ;
; db/cntr_3uf.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/cntr_3uf.tdf                           ;         ;
; db/cmpr_7ic.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/cmpr_7ic.tdf                           ;         ;
; db/cntr_pdh.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/DE2_115_TV/db/cntr_pdh.tdf                           ;         ;
+-------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 1,729                 ;
;                                             ;                       ;
; Total combinational functions               ; 1400                  ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 515                   ;
;     -- 3 input functions                    ; 389                   ;
;     -- <=2 input functions                  ; 496                   ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 856                   ;
;     -- arithmetic mode                      ; 544                   ;
;                                             ;                       ;
; Total registers                             ; 1043                  ;
;     -- Dedicated logic registers            ; 1043                  ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 436                   ;
; Total memory bits                           ; 45024                 ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 18                    ;
;                                             ;                       ;
; Total PLLs                                  ; 1                     ;
;     -- PLLs                                 ; 1                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; Reset_Delay:u3|oRST_0 ;
; Maximum fan-out                             ; 676                   ;
; Total fan-out                               ; 10202                 ;
; Average fan-out                             ; 2.86                  ;
+---------------------------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                              ; Entity Name         ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DE2_115_TV                                      ; 1400 (46)           ; 1043 (0)                  ; 45024       ; 18           ; 0       ; 9         ; 436  ; 0            ; |DE2_115_TV                                                                                                                                                      ; DE2_115_TV          ; work         ;
;    |AUDIO_DAC:u12|                               ; 15 (15)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|AUDIO_DAC:u12                                                                                                                                        ; AUDIO_DAC           ; work         ;
;    |DIV:u5|                                      ; 60 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|DIV:u5                                                                                                                                               ; DIV                 ; work         ;
;       |lpm_divide:lpm_divide_component|          ; 60 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|DIV:u5|lpm_divide:lpm_divide_component                                                                                                               ; lpm_divide          ; work         ;
;          |lpm_divide_vat:auto_generated|         ; 60 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated                                                                                 ; lpm_divide_vat      ; work         ;
;             |sign_div_unsign_3li:divider|        ; 60 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider                                                     ; sign_div_unsign_3li ; work         ;
;                |alt_u_div_b6g:divider|           ; 60 (60)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider                               ; alt_u_div_b6g       ; work         ;
;    |I2C_AV_Config:u1|                            ; 132 (83)            ; 75 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|I2C_AV_Config:u1                                                                                                                                     ; I2C_AV_Config       ; work         ;
;       |I2C_Controller:u0|                        ; 49 (49)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|I2C_AV_Config:u1|I2C_Controller:u0                                                                                                                   ; I2C_Controller      ; work         ;
;    |ITU_656_Decoder:u4|                          ; 50 (50)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|ITU_656_Decoder:u4                                                                                                                                   ; ITU_656_Decoder     ; work         ;
;    |Line_Buffer:u10|                             ; 27 (0)              ; 21 (0)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u10                                                                                                                                      ; Line_Buffer         ; work         ;
;       |altshift_taps:altshift_taps_component|    ; 27 (0)              ; 21 (0)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component                                                                                                ; altshift_taps       ; work         ;
;          |shift_taps_aqs:auto_generated|         ; 27 (0)              ; 21 (1)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated                                                                  ; shift_taps_aqs      ; work         ;
;             |altsyncram_n7d1:altsyncram2|        ; 0 (0)               ; 0 (0)                     ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2                                      ; altsyncram_n7d1     ; work         ;
;             |cntr_3uf:cntr1|                     ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1                                                   ; cntr_3uf            ; work         ;
;                |cmpr_7ic:cmpr6|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr6                                    ; cmpr_7ic            ; work         ;
;             |cntr_pdh:cntr3|                     ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3                                                   ; cntr_pdh            ; work         ;
;    |Line_Buffer:u11|                             ; 27 (0)              ; 21 (0)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u11                                                                                                                                      ; Line_Buffer         ; work         ;
;       |altshift_taps:altshift_taps_component|    ; 27 (0)              ; 21 (0)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component                                                                                                ; altshift_taps       ; work         ;
;          |shift_taps_aqs:auto_generated|         ; 27 (0)              ; 21 (1)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated                                                                  ; shift_taps_aqs      ; work         ;
;             |altsyncram_n7d1:altsyncram2|        ; 0 (0)               ; 0 (0)                     ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2                                      ; altsyncram_n7d1     ; work         ;
;             |cntr_3uf:cntr1|                     ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1                                                   ; cntr_3uf            ; work         ;
;                |cmpr_7ic:cmpr6|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr6                                    ; cmpr_7ic            ; work         ;
;             |cntr_pdh:cntr3|                     ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3                                                   ; cntr_pdh            ; work         ;
;    |Reset_Delay:u3|                              ; 33 (33)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Reset_Delay:u3                                                                                                                                       ; Reset_Delay         ; work         ;
;    |SEG7_LUT_8:u0|                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|SEG7_LUT_8:u0                                                                                                                                        ; SEG7_LUT_8          ; work         ;
;       |SEG7_LUT:u0|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|SEG7_LUT_8:u0|SEG7_LUT:u0                                                                                                                            ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u1|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|SEG7_LUT_8:u0|SEG7_LUT:u1                                                                                                                            ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u2|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|SEG7_LUT_8:u0|SEG7_LUT:u2                                                                                                                            ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u3|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|SEG7_LUT_8:u0|SEG7_LUT:u3                                                                                                                            ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u4|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|SEG7_LUT_8:u0|SEG7_LUT:u4                                                                                                                            ; SEG7_LUT            ; work         ;
;    |Sdram_Control_4Port:u6|                      ; 610 (238)           ; 580 (127)                 ; 24608       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6                                                                                                                               ; Sdram_Control_4Port ; work         ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                          ; Sdram_PLL           ; work         ;
;          |altpll:altpll_component|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                  ; altpll              ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                 ; 82 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1                                                                                                      ; Sdram_RD_FIFO       ; work         ;
;          |dcfifo:dcfifo_component|               ; 82 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ; dcfifo              ; work         ;
;             |dcfifo_k5m1:auto_generated|         ; 82 (14)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated                                                   ; dcfifo_k5m1         ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                   ; a_gray2bin_6ib      ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                   ; a_gray2bin_6ib      ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p                       ; a_graycounter_1lc   ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p                       ; a_graycounter_577   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                        ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13  ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                        ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16  ; dffpipe_qe9         ; work         ;
;                |altsyncram_gr81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram                          ; altsyncram_gr81     ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|cmpr_n76:rdempty_eq_comp                          ; cmpr_n76            ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|cmpr_n76:wrfull_eq_comp                           ; cmpr_n76            ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9         ; work         ;
;       |Sdram_RD_FIFO:read_fifo2|                 ; 82 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2                                                                                                      ; Sdram_RD_FIFO       ; work         ;
;          |dcfifo:dcfifo_component|               ; 82 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                              ; dcfifo              ; work         ;
;             |dcfifo_k5m1:auto_generated|         ; 82 (14)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated                                                   ; dcfifo_k5m1         ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                   ; a_gray2bin_6ib      ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                   ; a_gray2bin_6ib      ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p                       ; a_graycounter_1lc   ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p                       ; a_graycounter_577   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                        ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13  ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                        ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16  ; dffpipe_qe9         ; work         ;
;                |altsyncram_gr81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram                          ; altsyncram_gr81     ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|cmpr_n76:rdempty_eq_comp                          ; cmpr_n76            ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|cmpr_n76:wrfull_eq_comp                           ; cmpr_n76            ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9         ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1                                                                                                     ; Sdram_WR_FIFO       ; work         ;
;          |dcfifo:dcfifo_component|               ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;             |dcfifo_k5m1:auto_generated|         ; 83 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated                                                  ; dcfifo_k5m1         ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib      ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib      ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc   ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ; dffpipe_qe9         ; work         ;
;                |altsyncram_gr81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram                         ; altsyncram_gr81     ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; cmpr_n76            ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; cmpr_n76            ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9         ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2                                                                                                     ; Sdram_WR_FIFO       ; work         ;
;          |dcfifo:dcfifo_component|               ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;             |dcfifo_k5m1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated                                                  ; dcfifo_k5m1         ; work         ;
;                |altsyncram_gr81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram                         ; altsyncram_gr81     ; work         ;
;       |command:command1|                         ; 61 (61)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|command:command1                                                                                                              ; command             ; work         ;
;       |control_interface:control1|               ; 64 (64)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|Sdram_Control_4Port:u6|control_interface:control1                                                                                                    ; control_interface   ; work         ;
;    |TD_Detect:u2|                                ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|TD_Detect:u2                                                                                                                                         ; TD_Detect           ; work         ;
;    |VGA_Ctrl:u9|                                 ; 72 (72)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|VGA_Ctrl:u9                                                                                                                                          ; VGA_Ctrl            ; work         ;
;    |YCbCr2RGB:u8|                                ; 275 (113)           ; 158 (78)                  ; 0           ; 18           ; 0       ; 9         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8                                                                                                                                         ; YCbCr2RGB           ; work         ;
;       |MAC_3:u0|                                 ; 54 (0)              ; 27 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u0                                                                                                                                ; MAC_3               ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 54 (0)              ; 27 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component                                                                                              ; altmult_add         ; work         ;
;             |mult_add_mj74:auto_generated|       ; 54 (54)             ; 27 (27)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated                                                                 ; mult_add_mj74       ; work         ;
;                |ded_mult_ag91:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1                                         ; ded_mult_ag91       ; work         ;
;                |ded_mult_ag91:ded_mult2|         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2                                         ; ded_mult_ag91       ; work         ;
;                |ded_mult_ag91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3                                         ; ded_mult_ag91       ; work         ;
;       |MAC_3:u1|                                 ; 54 (0)              ; 26 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u1                                                                                                                                ; MAC_3               ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 54 (0)              ; 26 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component                                                                                              ; altmult_add         ; work         ;
;             |mult_add_mj74:auto_generated|       ; 54 (54)             ; 26 (26)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated                                                                 ; mult_add_mj74       ; work         ;
;                |ded_mult_ag91:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1                                         ; ded_mult_ag91       ; work         ;
;                |ded_mult_ag91:ded_mult2|         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2                                         ; ded_mult_ag91       ; work         ;
;                |ded_mult_ag91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3                                         ; ded_mult_ag91       ; work         ;
;       |MAC_3:u2|                                 ; 54 (0)              ; 27 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u2                                                                                                                                ; MAC_3               ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 54 (0)              ; 27 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component                                                                                              ; altmult_add         ; work         ;
;             |mult_add_mj74:auto_generated|       ; 54 (54)             ; 27 (27)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated                                                                 ; mult_add_mj74       ; work         ;
;                |ded_mult_ag91:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1                                         ; ded_mult_ag91       ; work         ;
;                |ded_mult_ag91:ded_mult2|         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2                                         ; ded_mult_ag91       ; work         ;
;                |ded_mult_ag91:ded_mult3|         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3                                         ; ded_mult_ag91       ; work         ;
;    |YUV422_to_444:u7|                            ; 8 (8)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_TV|YUV422_to_444:u7                                                                                                                                     ; YUV422_to_444       ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ALTSYNCRAM              ; M9K  ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None ;
; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ALTSYNCRAM              ; M9K  ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 18          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 9           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_TV|I2C_AV_Config:u1|mSetup_ST            ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 120                                                                                                                      ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DAC:u12|FLASH_Out_Tmp[0..15]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|FLASH_Out[0..15]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[0..15]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|SDRAM_Out[0..15]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[0..15]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|SRAM_Out[0..15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0..9]                                       ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0..9]                                               ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Stuck at VCC due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]             ; Stuck at GND due to stuck port clock                                                                                                                 ;
; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[0,3]                      ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|LRCK_2X_DIV[0..7]                                                                                                                                 ; Lost fanout                                                                                                                                          ;
; AUDIO_DAC:u12|LRCK_4X_DIV[0..6]                                                                                                                                 ; Lost fanout                                                                                                                                          ;
; AUDIO_DAC:u12|LRCK_2X                                                                                                                                           ; Lost fanout                                                                                                                                          ;
; AUDIO_DAC:u12|LRCK_4X                                                                                                                                           ; Lost fanout                                                                                                                                          ;
; AUDIO_DAC:u12|SIN_Cont[0..5]                                                                                                                                    ; Lost fanout                                                                                                                                          ;
; AUDIO_DAC:u12|FLASH_Cont[0..19]                                                                                                                                 ; Lost fanout                                                                                                                                          ;
; I2C_AV_Config:u1|mI2C_DATA[16,17,19,23]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[16,17,19,23]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0..21]                                                                                                                         ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                     ;
; Sdram_Control_4Port:u6|mLENGTH[1..6,8]                                                                                                                          ; Merged with Sdram_Control_4Port:u6|mLENGTH[0]                                                                                                        ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[1..6]                                                                                                   ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                               ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[20,21]                                                                                                                    ; Merged with I2C_AV_Config:u1|I2C_Controller:u0|SD[18]                                                                                                ;
; Sdram_Control_4Port:u6|mADDR[1..6]                                                                                                                              ; Merged with Sdram_Control_4Port:u6|mADDR[0]                                                                                                          ;
; I2C_AV_Config:u1|mI2C_DATA[20,21]                                                                                                                               ; Merged with I2C_AV_Config:u1|mI2C_DATA[18]                                                                                                           ;
; Sdram_Control_4Port:u6|rWR1_ADDR[1..6]                                                                                                                          ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[0]                                                                                                      ;
; Sdram_Control_4Port:u6|rRD2_ADDR[1..6]                                                                                                                          ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[0]                                                                                                      ;
; Sdram_Control_4Port:u6|rRD1_ADDR[1..6]                                                                                                                          ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[0]                                                                                                      ;
; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[2]                        ; Merged with DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|mLENGTH[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|mADDR[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0..9]                                               ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0..8]                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]              ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0..8]                            ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; YCbCr2RGB:u8|Z_OUT[0,1]                                                                                                                                         ; Lost fanout                                                                                                                                          ;
; YCbCr2RGB:u8|Y_OUT[0,1]                                                                                                                                         ; Lost fanout                                                                                                                                          ;
; YCbCr2RGB:u8|X_OUT[0,1]                                                                                                                                         ; Lost fanout                                                                                                                                          ;
; AUDIO_DAC:u12|SEL_Cont[0..3]                                                                                                                                    ; Lost fanout                                                                                                                                          ;
; I2C_AV_Config:u1|mSetup_ST~9                                                                                                                                    ; Lost fanout                                                                                                                                          ;
; I2C_AV_Config:u1|mSetup_ST~10                                                                                                                                   ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Merged with Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                        ;
; AUDIO_DAC:u12|BCK_DIV[3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Total Number of Removed Registers = 359                                                                                                                         ;                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                               ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9],                                                  ;
;                                                                                                                                                                 ; due to stuck port data_in      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6,                         ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                                 ; due to stuck port clock        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[15]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[15], AUDIO_DAC:u12|LRCK_2X, AUDIO_DAC:u12|LRCK_4X,                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ; AUDIO_DAC:u12|FLASH_Cont[0], AUDIO_DAC:u12|SEL_Cont[3], AUDIO_DAC:u12|SEL_Cont[2],                                                                               ;
;                                                                                                                                                                 ;                                ; AUDIO_DAC:u12|SEL_Cont[1], AUDIO_DAC:u12|SEL_Cont[0]                                                                                                             ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                      ;
;                                                                                                                                                                 ; due to stuck port clock_enable ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0]                                                                                                                             ; Stuck at GND                   ; Sdram_Control_4Port:u6|mADDR[0],                                                                                                                                 ;
;                                                                                                                                                                 ; due to stuck port data_in      ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                                                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[3]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[3]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[2]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[2]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[1]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[1]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[0]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[0]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[15]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[15]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[14]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[14]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[13]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[13]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[12]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[12]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[11]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[11]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[10]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[10]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[9]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[9]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[8]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[8]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[7]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[7]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[6]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[6]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[5]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[5]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[4]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[4]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[3]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[3]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[2]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[2]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[1]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[1]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[0]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SDRAM_Out[0]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[15]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[15]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[14]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[14]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[13]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[13]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[12]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[12]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[6]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[6]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[10]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[10]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[9]                                                                                                                                   ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[9]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[8]                                                                                                                                   ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[8]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[7]                                                                                                                                   ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[7]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[6]                                                                                                                                   ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[6]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[5]                                                                                                                                   ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[5]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[4]                                                                                                                                   ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[4]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[3]                                                                                                                                   ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[3]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[2]                                                                                                                                   ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[2]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[1]                                                                                                                                   ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[1]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[0]                                                                                                                                   ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[0]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[14]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[14]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[13]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[13]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[23]                                                                                                                                  ; Stuck at GND                   ; I2C_AV_Config:u1|I2C_Controller:u0|SD[23]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[19]                                                                                                                                  ; Stuck at GND                   ; I2C_AV_Config:u1|I2C_Controller:u0|SD[19]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[17]                                                                                                                                  ; Stuck at GND                   ; I2C_AV_Config:u1|I2C_Controller:u0|SD[17]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[16]                                                                                                                                  ; Stuck at GND                   ; I2C_AV_Config:u1|I2C_Controller:u0|SD[16]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[11]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|SRAM_Out[11]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[12]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[12]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[11]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[11]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[10]                                                                                                                                 ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[10]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[9]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[9]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[8]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[8]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[7]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[7]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[5]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[5]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[4]                                                                                                                                  ; Stuck at GND                   ; AUDIO_DAC:u12|FLASH_Out[4]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1043  ;
; Number of registers using Synchronous Clear  ; 163   ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 851   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 362   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                                           ; 18      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                                                           ; 17      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                           ; 20      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                                           ; 17      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                                                           ; 13      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                           ; 11      ;
; VGA_Ctrl:u9|oVGA_HS                                                                                                                        ; 14      ;
; VGA_Ctrl:u9|oVGA_VS                                                                                                                        ; 2       ;
; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                                    ; 3       ;
; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                                                     ; 5       ;
; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                        ; 4       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                       ; 4       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                       ; 4       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                       ; 5       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                       ; 3       ;
; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1]   ; 10      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 6       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0  ; 7       ;
; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|dffe4                                                  ; 16      ;
; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|dffe4                                                  ; 16      ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6     ; 4       ;
; Total number of inverted registers = 31                                                                                                    ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|command:command1|BA[1]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|control_interface:control1|timer[4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|command:command1|command_delay[1]   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2_115_TV|ITU_656_Decoder:u4|Cont[1]                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|command:command1|SA[2]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|command:command1|rp_shift[2]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_TV|YCbCr2RGB:u8|oBlue[4]                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_TV|YCbCr2RGB:u8|oGreen[2]                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_TV|YCbCr2RGB:u8|oRed[4]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|mADDR[21]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|rRD2_ADDR[18]                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|rRD1_ADDR[15]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|rWR1_ADDR[8]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_TV|ITU_656_Decoder:u4|YCbCr[6]                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|WR_MASK[0]                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|RD_MASK[1]                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|CMD[1]                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|ST[5]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_TV|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|rRD2_ADDR[17]                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|rRD2_ADDR[15]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_TV|Sdram_Control_4Port:u6|rRD1_ADDR[7]                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[5]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:lpm_divide_component ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Signed Integer                            ;
; LPM_WIDTHD             ; 4              ; Signed Integer                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 1              ; Signed Integer                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_vat ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 9281              ; Signed Integer                                               ;
; CLK1_MULTIPLY_BY              ; 11                ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 11                ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 13500             ; Signed Integer                                               ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 3                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                         ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_k5m1  ; Untyped                                                                      ;
+-------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                         ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_k5m1  ; Untyped                                                                      ;
+-------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                     ;
; CBXI_PARAMETER          ; dcfifo_k5m1  ; Untyped                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                     ;
; CBXI_PARAMETER          ; dcfifo_k5m1  ; Untyped                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_mj74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_mj74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_mj74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; V_FRONT        ; 11    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 31    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 44    ; Signed Integer                  ;
; V_TOTAL        ; 524   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                   ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                   ;
; WIDTH          ; 16             ; Signed Integer                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_aqs ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                   ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                   ;
; WIDTH          ; 16             ; Signed Integer                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_aqs ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC:u12 ;
+------------------+----------+------------------------------+
; Parameter Name   ; Value    ; Type                         ;
+------------------+----------+------------------------------+
; REF_CLK          ; 18562000 ; Signed Integer               ;
; SAMPLE_RATE      ; 48000    ; Signed Integer               ;
; DATA_WIDTH       ; 16       ; Signed Integer               ;
; CHANNEL_NUM      ; 2        ; Signed Integer               ;
; SIN_SAMPLE_DATA  ; 48       ; Signed Integer               ;
; FLASH_DATA_NUM   ; 1048576  ; Signed Integer               ;
; SDRAM_DATA_NUM   ; 4194304  ; Signed Integer               ;
; SRAM_DATA_NUM    ; 262144   ; Signed Integer               ;
; FLASH_ADDR_WIDTH ; 20       ; Signed Integer               ;
; SDRAM_ADDR_WIDTH ; 22       ; Signed Integer               ;
; SRAM_ADDR_WIDTH  ; 18       ; Signed Integer               ;
; FLASH_DATA_WIDTH ; 8        ; Signed Integer               ;
; SDRAM_DATA_WIDTH ; 16       ; Signed Integer               ;
; SRAM_DATA_WIDTH  ; 16       ; Signed Integer               ;
; SIN_SANPLE       ; 0        ; Signed Integer               ;
; FLASH_DATA       ; 1        ; Signed Integer               ;
; SDRAM_DATA       ; 2        ; Signed Integer               ;
; SRAM_DATA        ; 3        ; Signed Integer               ;
+------------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u1 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                               ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 3                                                       ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
+---------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 2                                                     ;
; Entity Instance            ; Line_Buffer:u10|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
; Entity Instance            ; Line_Buffer:u11|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
+----------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC:u12"                                                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iSrc_Select[1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iSrc_Select[0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; oFLASH_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iFLASH_DATA    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oSDRAM_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iSDRAM_DATA    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oSRAM_ADDR     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iSRAM_DATA     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Buffer:u11"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Buffer:u10"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u9"                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oCurrent_Y[10..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_R[1..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_G[1..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_B[1..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oAddress          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u2" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC ;
; datab_1[16..11] ; Input ; Info     ; Stuck at GND ;
; datab_1[9..4]   ; Input ; Info     ; Stuck at GND ;
; datab_1[2..1]   ; Input ; Info     ; Stuck at GND ;
; datab_1[10]     ; Input ; Info     ; Stuck at VCC ;
; datab_1[3]      ; Input ; Info     ; Stuck at VCC ;
; datab_1[0]      ; Input ; Info     ; Stuck at VCC ;
; datab_2         ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u1"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0[16..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[16..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_1[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[16..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[6..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u0" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC ;
; datab_1         ; Input ; Info     ; Stuck at GND ;
; datab_2[9..8]   ; Input ; Info     ; Stuck at VCC ;
; datab_2[5..4]   ; Input ; Info     ; Stuck at VCC ;
; datab_2[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_2[7..6]   ; Input ; Info     ; Stuck at GND ;
; datab_2[3..1]   ; Input ; Info     ; Stuck at GND ;
; datab_2[0]      ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; oDVAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YUV422_to_444:u7"                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_FULL             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[10..9]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[12..11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[22..18]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[17]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[14]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[8]          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[8]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; DQ                   ; Bidir  ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.           ;
; CLK                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DIV:u5"                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; denom[2..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[3]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; quotient[9..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ITU_656_Decoder:u4"                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oTV_Y    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oTV_Cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TD_Detect:u2"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; oPAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u0"                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (18 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "iDIG[31..18]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 436                         ;
; cycloneiii_ff         ; 1043                        ;
;     CLR               ; 468                         ;
;     CLR SCLR          ; 62                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 26                          ;
;     ENA CLR           ; 249                         ;
;     ENA CLR SCLR      ; 34                          ;
;     ENA CLR SLD       ; 22                          ;
;     ENA SCLR          ; 11                          ;
;     ENA SLD           ; 20                          ;
;     SCLR              ; 54                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 4                           ;
;     plain             ; 75                          ;
; cycloneiii_io_obuf    ; 139                         ;
; cycloneiii_lcell_comb ; 1409                        ;
;     arith             ; 544                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 314                         ;
;         3 data inputs ; 227                         ;
;     normal            ; 865                         ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 41                          ;
;         2 data inputs ; 131                         ;
;         3 data inputs ; 162                         ;
;         4 data inputs ; 515                         ;
; cycloneiii_mac_mult   ; 9                           ;
; cycloneiii_mac_out    ; 9                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 13.10                       ;
; Average LUT depth     ; 3.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 17 09:39:45 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_TV -c DE2_115_TV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v
    Info (12023): Found entity 1: YUV422_to_444 File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/YUV422_to_444.v Line: 1
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/YCbCr2RGB.v Line: 142
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/YCbCr2RGB.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v
    Info (12023): Found entity 1: YCbCr2RGB File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/YCbCr2RGB.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/VGA_Ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/tp_ram.v
    Info (12023): Found entity 1: TP_RAM File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/TP_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/td_detect.v
    Info (12023): Found entity 1: TD_Detect File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/TD_Detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/SEG7_LUT_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll.v
    Info (12023): Found entity 1: PLL File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/mac_3.v
    Info (12023): Found entity 1: MAC_3 File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/MAC_3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/Line_Buffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v
    Info (12023): Found entity 1: ITU_656_Decoder File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/ITU_656_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/div.v
    Info (12023): Found entity 1: DIV File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/DIV.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/AUDIO_DAC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/control_interface.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_tv.v
    Info (12023): Found entity 1: DE2_115_TV File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_TV.v(512): created implicit net for "HSMC_D" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 512
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_TV.v(595): created implicit net for "WR1_FULL" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 595
Info (12127): Elaborating entity "DE2_115_TV" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_115_TV.v(512): object "HSMC_D" assigned a value but never read File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 512
Warning (10230): Verilog HDL assignment warning at DE2_115_TV.v(512): truncated value with size 4 to match size of target (1) File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 512
Warning (10230): Verilog HDL assignment warning at DE2_115_TV.v(524): truncated value with size 11 to match size of target (9) File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 524
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_TV.v(341) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 341
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_TV.v(359) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 359
Warning (10034): Output port "OTG_ADDR" at DE2_115_TV.v(374) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 374
Warning (10034): Output port "DRAM_DQM[3..2]" at DE2_115_TV.v(392) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 392
Warning (10034): Output port "SRAM_ADDR" at DE2_115_TV.v(397) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
Warning (10034): Output port "FL_ADDR" at DE2_115_TV.v(406) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_TV.v(254) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 254
Warning (10034): Output port "LCD_EN" at DE2_115_TV.v(279) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 279
Warning (10034): Output port "LCD_RS" at DE2_115_TV.v(281) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 281
Warning (10034): Output port "LCD_RW" at DE2_115_TV.v(282) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 282
Warning (10034): Output port "UART_RTS" at DE2_115_TV.v(286) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 286
Warning (10034): Output port "UART_TXD" at DE2_115_TV.v(288) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 288
Warning (10034): Output port "SD_CLK" at DE2_115_TV.v(297) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 297
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115_TV.v(321) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 321
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_TV.v(329) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 329
Warning (10034): Output port "ENET0_MDC" at DE2_115_TV.v(331) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 331
Warning (10034): Output port "ENET0_RST_N" at DE2_115_TV.v(333) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 333
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_TV.v(342) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 342
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_TV.v(343) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 343
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_TV.v(347) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 347
Warning (10034): Output port "ENET1_MDC" at DE2_115_TV.v(349) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 349
Warning (10034): Output port "ENET1_RST_N" at DE2_115_TV.v(351) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 351
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_TV.v(360) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 360
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_TV.v(361) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 361
Warning (10034): Output port "OTG_CS_N" at DE2_115_TV.v(375) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 375
Warning (10034): Output port "OTG_WR_N" at DE2_115_TV.v(376) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 376
Warning (10034): Output port "OTG_RD_N" at DE2_115_TV.v(377) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 377
Warning (10034): Output port "OTG_RST_N" at DE2_115_TV.v(379) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 379
Warning (10034): Output port "SRAM_CE_N" at DE2_115_TV.v(398) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 398
Warning (10034): Output port "SRAM_LB_N" at DE2_115_TV.v(400) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 400
Warning (10034): Output port "SRAM_OE_N" at DE2_115_TV.v(401) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 401
Warning (10034): Output port "SRAM_UB_N" at DE2_115_TV.v(402) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 402
Warning (10034): Output port "SRAM_WE_N" at DE2_115_TV.v(403) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 403
Warning (10034): Output port "FL_CE_N" at DE2_115_TV.v(407) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 407
Warning (10034): Output port "FL_OE_N" at DE2_115_TV.v(409) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 409
Warning (10034): Output port "FL_WE_N" at DE2_115_TV.v(412) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 412
Warning (10034): Output port "FL_WP_N" at DE2_115_TV.v(413) has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 413
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_115_TV.v(317) has a one-way connection to bidirectional port "AUD_ADCLRCK" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 317
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u0" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 548
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u0|SEG7_LUT:u0" File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/SEG7_LUT_8.v Line: 5
Info (12128): Elaborating entity "TD_Detect" for hierarchy "TD_Detect:u2" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 556
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u3" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 563
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/Reset_Delay.v Line: 22
Info (12128): Elaborating entity "ITU_656_Decoder" for hierarchy "ITU_656_Decoder:u4" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 577
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/ITU_656_Decoder.v Line: 44
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/ITU_656_Decoder.v Line: 124
Info (12128): Elaborating entity "DIV" for hierarchy "DIV:u5" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 585
Info (12128): Elaborating entity "lpm_divide" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component" File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/DIV.v Line: 66
Info (12130): Elaborated megafunction instantiation "DIV:u5|lpm_divide:lpm_divide_component" File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/DIV.v Line: 66
Info (12133): Instantiated megafunction "DIV:u5|lpm_divide:lpm_divide_component" with the following parameter: File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/DIV.v Line: 66
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "4"
    Info (12134): Parameter "lpm_widthn" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vat.tdf
    Info (12023): Found entity 1: lpm_divide_vat File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/lpm_divide_vat.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_vat" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf
    Info (12023): Found entity 1: sign_div_unsign_3li File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/sign_div_unsign_3li.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_3li" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/lpm_divide_vat.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_b6g.tdf
    Info (12023): Found entity 1: alt_u_div_b6g File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/alt_u_div_b6g.tdf Line: 28
Info (12128): Elaborating entity "alt_u_div_b6g" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/sign_div_unsign_3li.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/add_sub_7pc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|add_sub_7pc:add_sub_0" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/alt_u_div_b6g.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/add_sub_8pc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|add_sub_8pc:add_sub_1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/alt_u_div_b6g.tdf Line: 46
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 627
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(363): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 363
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 188
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_PLL.v Line: 98
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_PLL.v Line: 98
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_PLL.v Line: 98
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "11"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "11"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "13500"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "9281"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 207
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 233
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/command.v Line: 239
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 242
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 255
Warning (272007): Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 89
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 89
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 89
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dcfifo_k5m1.tdf Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_k5m1.tdf
    Info (12023): Found entity 1: dcfifo_k5m1 File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dcfifo_k5m1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_k5m1" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/a_gray2bin_6ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dcfifo_k5m1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/a_graycounter_577.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dcfifo_k5m1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/a_graycounter_1lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dcfifo_k5m1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gr81.tdf
    Info (12023): Found entity 1: altsyncram_gr81 File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gr81" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dcfifo_k5m1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_brp" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dcfifo_k5m1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dcfifo_k5m1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dcfifo_k5m1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/cmpr_n76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|cmpr_n76:rdempty_eq_comp" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dcfifo_k5m1.tdf Line: 80
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 284
Info (12128): Elaborating entity "YUV422_to_444" for hierarchy "YUV422_to_444:u7" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 639
Info (12128): Elaborating entity "YCbCr2RGB" for hierarchy "YCbCr2RGB:u8" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 654
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/YCbCr2RGB.v Line: 113
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(114): truncated value with size 32 to match size of target (20) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/YCbCr2RGB.v Line: 114
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(115): truncated value with size 32 to match size of target (20) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/YCbCr2RGB.v Line: 115
Info (12128): Elaborating entity "MAC_3" for hierarchy "YCbCr2RGB:u8|MAC_3:u0" File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/YCbCr2RGB.v Line: 130
Info (12128): Elaborating entity "altmult_add" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component" File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/MAC_3.v Line: 132
Info (12130): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component" File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/MAC_3.v Line: 132
Info (12133): Instantiated megafunction "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component" with the following parameter: File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/MAC_3.v Line: 132
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "width_result" = "27"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_mj74.tdf
    Info (12023): Found entity 1: mult_add_mj74 File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/mult_add_mj74.tdf Line: 28
Info (12128): Elaborating entity "mult_add_mj74" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 594
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ag91.tdf
    Info (12023): Found entity 1: ded_mult_ag91 File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/ded_mult_ag91.tdf Line: 30
Info (12128): Elaborating entity "ded_mult_ag91" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/mult_add_mj74.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/dffpipe_b3c.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|dffpipe_b3c:pre_result" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/ded_mult_ag91.tdf Line: 52
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u9" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 682
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/VGA_Ctrl.v Line: 67
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/VGA_Ctrl.v Line: 70
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/VGA_Ctrl.v Line: 71
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "Line_Buffer:u10" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 689
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component" File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/Line_Buffer.v Line: 73
Info (12130): Elaborated megafunction instantiation "Line_Buffer:u10|altshift_taps:altshift_taps_component" File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/Line_Buffer.v Line: 73
Info (12133): Instantiated megafunction "Line_Buffer:u10|altshift_taps:altshift_taps_component" with the following parameter: File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/Line_Buffer.v Line: 73
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_aqs.tdf
    Info (12023): Found entity 1: shift_taps_aqs File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/shift_taps_aqs.tdf Line: 28
Info (12128): Elaborating entity "shift_taps_aqs" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n7d1.tdf
    Info (12023): Found entity 1: altsyncram_n7d1 File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_n7d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n7d1" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/shift_taps_aqs.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf
    Info (12023): Found entity 1: cntr_3uf File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/cntr_3uf.tdf Line: 27
Info (12128): Elaborating entity "cntr_3uf" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/shift_taps_aqs.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/cmpr_7ic.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr6" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/cntr_3uf.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pdh.tdf
    Info (12023): Found entity 1: cntr_pdh File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/cntr_pdh.tdf Line: 25
Info (12128): Elaborating entity "cntr_pdh" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_pdh:cntr3" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/shift_taps_aqs.tdf Line: 41
Info (12128): Elaborating entity "AUDIO_DAC" for hierarchy "AUDIO_DAC:u12" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 704
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/AUDIO_DAC.v Line: 92
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/AUDIO_DAC.v Line: 117
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/AUDIO_DAC.v Line: 125
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/AUDIO_DAC.v Line: 133
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/AUDIO_DAC.v Line: 146
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/AUDIO_DAC.v Line: 160
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/AUDIO_DAC.v Line: 196
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/AUDIO_DAC.v Line: 227
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/AUDIO_DAC.v Line: 256
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 712
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/I2C_AV_Config.v Line: 55
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/I2C_AV_Config.v Line: 106
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u1|I2C_Controller:u0" File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/I2C_AV_Config.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/I2C_Controller.v Line: 90
Info (13014): Ignored 80 buffer(s)
    Info (13019): Ignored 80 SOFT buffer(s)
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 315
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 317
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 391
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 278
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 278
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 278
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 278
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 278
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 278
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 278
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 278
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 291
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 292
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 293
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 294
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 298
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 322
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 332
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 350
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 373
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 399
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 408
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 408
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 408
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 408
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 408
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 408
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 408
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 408
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "SD_DAT[3]" is fed by VCC File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 299
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 317
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.1/DE2_115_TV/v/VGA_Ctrl.v Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[8]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 413
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[9]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[9]~1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 413
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[11]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 413
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[13]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 413
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[14]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 413
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[7]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[9]~1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 413
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[7]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[9]~1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 413
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[15]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[9]~1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 413
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[16]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/intelFPGA_lite/18.1/DE2_115_TV/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 413
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SD_DAT[3]~synth" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 299
    Warning (13010): Node "AUD_ADCLRCK~synth" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 314
    Warning (13010): Node "AUD_BCLK~synth" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 315
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 317
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 254
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 258
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 258
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 258
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 258
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 258
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 258
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 258
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 271
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 272
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 272
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 272
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 272
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 272
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 272
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 272
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 273
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 273
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 273
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 273
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 273
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 273
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 273
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 274
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 274
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 274
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 274
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 274
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 274
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 274
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 277
    Warning (13410): Pin "LCD_EN" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 279
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 280
    Warning (13410): Pin "LCD_RS" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 281
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 282
    Warning (13410): Pin "UART_RTS" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 286
    Warning (13410): Pin "UART_TXD" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 288
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 297
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 309
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 316
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 321
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 329
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 331
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 333
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 341
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 341
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 341
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 341
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 342
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 343
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 347
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 349
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 351
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 359
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 359
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 359
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 359
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 360
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 361
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 368
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 374
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 374
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 375
    Warning (13410): Pin "OTG_WR_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 376
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 377
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 379
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 385
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 392
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 392
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 397
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 398
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 400
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 401
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 402
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 403
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 406
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 407
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 409
    Warning (13410): Pin "FL_RST_N" is stuck at VCC File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 410
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 412
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 413
Info (286030): Timing-Driven Synthesis is running
Info (17049): 113 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM" File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/18.1/DE2_115_TV/db/altsyncram_gr81.tdf Line: 37
Warning (21074): Design contains 38 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 248
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 249
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 250
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 253
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 261
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 261
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 261
    Warning (15610): No output dependent on input pin "UART_CTS" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 285
    Warning (15610): No output dependent on input pin "UART_RXD" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 287
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 300
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 313
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 330
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 334
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 335
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 336
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 337
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 337
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 337
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 337
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 338
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 339
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 340
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 344
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 348
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 352
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 353
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 354
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 355
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 355
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 355
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 355
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 356
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 357
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 358
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 362
    Warning (15610): No output dependent on input pin "OTG_INT" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 378
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 382
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/intelFPGA_lite/18.1/DE2_115_TV/DE2_115_TV.v Line: 411
Info (21057): Implemented 2312 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 69 input pins
    Info (21059): Implemented 228 output pins
    Info (21060): Implemented 139 bidirectional pins
    Info (21061): Implemented 1761 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 18 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 352 warnings
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Wed Apr 17 09:40:21 2019
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:56


