Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar 11 23:51:08 2020
| Host         : robuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |    11 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           26 |
| Yes          | No                    | No                     |             165 |           55 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  Clock Signal  |                    Enable Signal                   |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | ss_display/digit_data_0                            |                                                    |                1 |              2 |
|  clk_IBUF_BUFG | btnL_deb/E[0]                                      | btnL_deb/SR[0]                                     |                1 |              4 |
|  clk_IBUF_BUFG | graphics_top/vga_timing_handler/v_count[9]_i_1_n_0 |                                                    |                2 |              4 |
|  clk_IBUF_BUFG | ss_display/digit_data_0                            | ss_display/digit_data[3]_i_1_n_0                   |                3 |              6 |
|  clk_IBUF_BUFG | graphics_top/vga_timing_handler/v_count[9]_i_1_n_0 | graphics_top/vga_timing_handler/v_count[5]_i_1_n_0 |                3 |              6 |
|  nn_clk_BUFG   | nn_top/hidden_neuron_acc                           | nn_top/neuron_partial_sum_idx[5]_i_1_n_0           |                2 |              7 |
|  clk_IBUF_BUFG | clk_div/pix_clk                                    | reset_deb/SR[0]                                    |                3 |             10 |
|  nn_clk_BUFG   | nn_top/neuron_weight_addr                          |                                                    |                3 |             10 |
|  clk_IBUF_BUFG | clk_div/pix_clk                                    |                                                    |                2 |             12 |
|  nn_clk_BUFG   | nn_top/output_neurons[126]_i_2_n_0                 | nn_top/output_neurons[126]_i_1_n_0                 |                5 |             15 |
|  nn_clk_BUFG   | nn_top/output_neurons[142]_i_1_n_0                 |                                                    |                8 |             15 |
|  nn_clk_BUFG   | nn_top/output_neurons[14]_i_1_n_0                  |                                                    |                7 |             15 |
|  nn_clk_BUFG   | nn_top/output_neurons[158]_i_1_n_0                 |                                                    |                5 |             15 |
|  nn_clk_BUFG   | nn_top/output_neurons[30]_i_1_n_0                  |                                                    |                4 |             15 |
|  nn_clk_BUFG   | nn_top/output_neurons[46]_i_1_n_0                  |                                                    |                5 |             15 |
|  nn_clk_BUFG   | nn_top/output_neurons[110]_i_1_n_0                 |                                                    |                3 |             15 |
|  nn_clk_BUFG   | nn_top/output_neurons[62]_i_2_n_0                  | nn_top/output_neurons[62]_i_1_n_0                  |                5 |             15 |
|  nn_clk_BUFG   | nn_top/neuron_idx_rep[3]_i_2_n_0                   | nn_top/neuron_idx_rep[3]_i_1_n_0                   |                8 |             15 |
|  nn_clk_BUFG   | nn_top/output_neurons[78]_i_1_n_0                  |                                                    |                6 |             15 |
|  nn_clk_BUFG   | nn_top/output_neurons[94]_i_1_n_0                  |                                                    |                4 |             15 |
|  nn_clk_BUFG   | nn_top/hidden_neuron_acc                           |                                                    |                5 |             17 |
|  clk_IBUF_BUFG |                                                    | reset_deb/count[0]_i_1__2_n_0                      |                5 |             17 |
|  clk_IBUF_BUFG |                                                    | btnU_deb/count[0]_i_1__1_n_0                       |                5 |             17 |
|  clk_IBUF_BUFG |                                                    | btnL_deb/count[0]_i_1_n_0                          |                5 |             17 |
|  clk_IBUF_BUFG |                                                    | btnR_deb/count[0]_i_1__0_n_0                       |                5 |             17 |
|  clk_IBUF_BUFG | graphics_top/vga_timing_handler/color_reg_0        | reset_deb/i_reset                                  |                9 |             18 |
|  nn_clk_BUFG   |                                                    |                                                    |                8 |             21 |
|  clk_IBUF_BUFG |                                                    | ss_display/digit_data_0                            |                6 |             23 |
|  clk_IBUF_BUFG |                                                    |                                                    |               17 |             37 |
+----------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+


