library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity decoder is
generic (W: integer := 2);
port (
    sel: in std_logic_vector(W-1 downto 0);
    d: out std_logic_vector(W**2-1 downto 0)
);
end entity;

architecture structural of decoder is
begin
    process(sel) is
    begin
        -- setting this to all zeros in a process eliminates inferred latches!
        d <= (others => '0');
        d(to_integer(unsigned(sel))) <= '1';
    end process;
end architecture;
