PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-simple/rv32ui-p-simple.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-lui/rv32ui-p-lui.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-bgeu/rv32ui-p-bgeu.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-sb/rv32ui-p-sb.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-srli/rv32ui-p-srli.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-slt/rv32ui-p-slt.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-sltiu/rv32ui-p-sltiu.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-xori/rv32ui-p-xori.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-sra/rv32ui-p-sra.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-andi/rv32ui-p-andi.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-and/rv32ui-p-and.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-bne/rv32ui-p-bne.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-lw/rv32ui-p-lw.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-slti/rv32ui-p-slti.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-bltu/rv32ui-p-bltu.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-lbu/rv32ui-p-lbu.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-slli/rv32ui-p-slli.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-sh/rv32ui-p-sh.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-sw/rv32ui-p-sw.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-srl/rv32ui-p-srl.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-or/rv32ui-p-or.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-jal/rv32ui-p-jal.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-lhu/rv32ui-p-lhu.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-auipc/rv32ui-p-auipc.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-beq/rv32ui-p-beq.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-xor/rv32ui-p-xor.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-bge/rv32ui-p-bge.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-lb/rv32ui-p-lb.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-fence_i/rv32ui-p-fence_i.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-addi/rv32ui-p-addi.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-add/rv32ui-p-add.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-sltu/rv32ui-p-sltu.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-sub/rv32ui-p-sub.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-lh/rv32ui-p-lh.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-jalr/rv32ui-p-jalr.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-srai/rv32ui-p-srai.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-blt/rv32ui-p-blt.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-ori/rv32ui-p-ori.log
PASS /home/ICer/ic_prjs/HiCore_a_riscv32_core/vsim/run/rv32ui-p-sll/rv32ui-p-sll.log
