# Day 2: Timing Libraries, Synthesis Approaches, and Efficient Flip-Flop Coding

Welcome to Day 2 of the RTL Workshop. This day covers three crucial topics:
- Understanding the `.lib` timing library (sky130_fd_sc_hd__tt_025C_1v80.lib) used in open-source PDKs.
- Comparing hierarchical vs. flat synthesis methods.
- Exploring efficient coding styles for flip-flops in RTL design.

---
# ğŸ“˜ Contents  

- âš¡ [**Timing Libraries**](#timing-libraries)  
  - ğŸ” [SKY130 PDK Overview](#sky130-pdk-overview)  
  - ğŸ§© [Decoding `tt_025C_1v80` in SKY130 PDK](#decoding-tt_025c_1v80-in-the-sky130-pdk)  
  - ğŸ“‚ [Opening & Exploring the `.lib` File](#opening-and-exploring-the-lib-file)  

- ğŸ—ï¸ [**Hierarchical vs. Flattened Synthesis**](#hierarchical-vs-flattened-synthesis)  
  - ğŸ¢ [Hierarchical Synthesis](#hierarchical-synthesis)  
  - ğŸï¸ [Flattened Synthesis](#flattened-synthesis)  
  - âš–ï¸ [Key Differences](#key-differences)  

- ğŸ”„ [**Flip-Flop Coding Styles**](#flip-flop-coding-styles)  
  - â±ï¸ [Asynchronous Reset D Flip-Flop](#asynchronous-reset-d-flip-flop)  
  - â¬†ï¸ [Asynchronous Set D Flip-Flop](#asynchronous-set-d-flop)  
  - ğŸ•¹ï¸ [Synchronous Reset D Flip-Flop](#synchronous-reset-d-flop)  

- ğŸ› ï¸ [**Simulation & Synthesis Workflow**](#simulation-and-synthesis-workflow)  
  - ğŸ–¥ï¸ [Icarus Ver]()
