$date
	Sat Oct 22 20:05:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#252889
b1101 !
1"
#252890
b1101 &
b1101 %
1$
#252891
0"
#252894
b101000 &
b101000 %
#252898
b10100 &
b10100 %
#252902
b1010 &
b1010 %
#252906
b101 &
b101 %
#252910
b10000 &
b10000 %
#252914
b1000 &
b1000 %
#252918
b100 &
b100 %
#252922
b10 &
b10 %
#252926
b1 &
1#
b1 %
#252930
b0 &
b0 %
0#
0$
#1182820
b11101 !
1"
#1182822
b11101 &
b11101 %
1$
#1182823
0"
#1182826
b1011000 &
b1011000 %
#1182830
b101100 &
b101100 %
#1182834
b10110 &
b10110 %
#1182838
b1011 &
b1011 %
#1182842
b100010 &
b100010 %
#1182846
b10001 &
b10001 %
#1182850
b110100 &
b110100 %
#1182854
b11010 &
b11010 %
#1182858
b1101 &
b1101 %
#1182862
b101000 &
b101000 %
#1182866
b10100 &
b10100 %
#1182870
b1010 &
b1010 %
#1182874
b101 &
b101 %
#1182878
b10000 &
b10000 %
#1182882
b1000 &
b1000 %
#1182886
b100 &
b100 %
#1182890
b10 &
b10 %
#1182894
b1 &
1#
b1 %
#1182898
b0 &
b0 %
0#
0$
#2178160
b110 !
1"
#2178162
b110 &
b110 %
1$
#2178163
0"
#2178166
b11 &
b11 %
#2178170
b1010 &
b1010 %
#2178174
b101 &
b101 %
#2178178
b10000 &
b10000 %
#2178182
b1000 &
b1000 %
#2178186
b100 &
b100 %
#2178190
b10 &
b10 %
#2178194
b1 &
b1 %
1#
#2178198
b0 &
0#
b0 %
0$
#4500012
