\hypertarget{uart__18xx__43xx_8h}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/uart\+\_\+18xx\+\_\+43xx.h File Reference}
\label{uart__18xx__43xx_8h}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/uart\+\_\+18xx\+\_\+43xx.\+h@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/uart\+\_\+18xx\+\_\+43xx.\+h}}
{\ttfamily \#include \char`\"{}ring\+\_\+buffer.\+h\char`\"{}}\newline
Include dependency graph for uart\+\_\+18xx\+\_\+43xx.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga06774e65c2ca095c4373122ed9a390b8}{U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT}~(0x\+F\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Receive Buffer register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga55a89461d99a43769772276e51a6710a}{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL}(div)~((div) \& 0x\+F\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Divisor Latch L\+SB register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga85050a24048ffc2de997cd60ea67f9df}{U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac53f4cc36f13edd3fdf7fd9bab1360e2}{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM}(div)~(((div) $>$$>$ 8) \& 0x\+F\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Divisor Latch M\+SB register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf4d480e07f82896893e45b572adeffcd}{U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gafe8ecd345fb121d6b0ce19f4ce6672ba}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Interrupt Enable Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaa0d5f875782af503852f8b8f93292673}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga79f6b167debe3a8e37d40e4d30f1daec}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga149affc2ce17a660a640f26d3212a624}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaab2fcb3a77f3c010d56fccebf59b4cb1}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5ddbca0802fdc260ac7966455d53761b}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga101e57e41855d1262e9d9b747854542f}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x307)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga145046fd9bd1d318acffd4770a7432ec}{U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x30\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7}{U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x38\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gab5fadcd32fca709aece83c05f8be1901}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Interrupt Identification Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga29b20e73585acb416f112502d29554d7}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}~(3 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6ce7f02b02e196d84ef8f6066dd2b9d4}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga29486c78b0afdb4b3943defe36d5404c}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gad443b74131fa7b7aecf0f1c581172faa}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x3\+C\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6f78952aec5835ac753718323b681910}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}~(7 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4441660d2a99f6b17a79eafbfb0424dd}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}~(3 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac646d8f797f3e71e01f4361997fc581b}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}~(2 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga965ba229214955385f11277549b7ecce}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}~(6 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gafb93160677afbc9c90f7a0baa917a435}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf02dabd5f0b60345c70379ab8df3e899}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}~(0 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gadec12ecfc7ae1198cee68f2cad982bcb}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT F\+I\+FO Control Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga246b37ccd6137c0bb51eb32760cb228e}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1c1a83fcacf333309330eea460d8a6a6}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga996e144f7d08cb36aa729f28d74b5801}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2dd6b12c7c237b0a52c6a82698f85b04}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+C\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga94b76465adbb4fb96c821ef0866cbd0f}{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~(16)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaba4b4e15936a075bf5054776fbd59676}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0}~(0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga264238c2dde9248a73d679c32a74004b}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga7b655aba90b695210e7ce9f7b00cea89}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2}~(2 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga9e6ef12c7a1f3514d6e30d7548ed3e46}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3}~(3 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0d00b51fd6ca0b80b89af4044d94bbc0}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK}~(3 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Line Control Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2c64fd92092b8ac1e64b6b1204927682}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5}~(0 $<$$<$ 0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga916fcefe6db8651be1cb1c066726381d}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga7746eb5a2aac4b9f86e97ee82e5e2a10}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7}~(2 $<$$<$ 0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga71ecde192fb0c9facb9ef9c6b77cc687}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8}~(3 $<$$<$ 0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga99a703d7a010edb3c940b54537ccdb08}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga70ccdedb76a079b8e7c87e5c3709469c}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT}~(0 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6d36ad770b49b2354ed5cefbc066b7e2}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4fba4b3d639bdfa713d12466d411f57c}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga91bc2978f5af5ac9a1f18af284275b39}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS}~(0 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5ef9bdb85d3f5c3823d667190b19bb40}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}~(0 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga48df31af63d9e3a65b13a32880bb0b36}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga17566959150e60563687a91817ddf844}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1}~(2 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaa5d9db8e53dae40ddaa70204fa1b60a3}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0}~(3 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2f83aa82aecd63cf457ea423be643d57}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaae9c53e30321d4cac13137c66b022e9e}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga28e31fe85eeeb124ff6a471978155356}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga9fdc7f45b2fb3679b64164b34afb9350}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Modem Control Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gabf6b55840dea19f6dbc8c8c7077796b3}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga879d10e97b9b5e01f2b25037aa3d3c96}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gae26cd92b527d6d6ec9f7fd98aeefd94a}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga7769292aa692cb12dce90893fc992d2f}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0cc006116ea98bd8b00e948073b8d749}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+D3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga3d83de31d722cd373ee69a2a38aaed43}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Line Status Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga85c4312a700f6033bf0a075ae41de57c}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga3ae0ee26be22b855aa08d68a2801d3d2}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga18b1661d7c37ab40c9310311dd4f647d}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaaca4bb43e62c7085534b67576e1ddbeb}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gae05118527ef8873b9d7b1b0be0153019}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gadb3f8bb82f0a253700fdb88d8c609710}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5972ac77db6249142b482356427dcf7c}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1abf066d0f8b3400880a1909373cf699}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga3643d58e12f1d3bf342d140a5e3cb1ae}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gad567d8ee9c41def9dea3d84c4633ac27}{U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x1\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gad236b1cf377bf1b4600820b8a37c66ca}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Modem Status Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2b5cee7872a43558a4c2631459198f9b}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5b2defd6ffec805753fbf799838984ed}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0b880ad272a1356b38bb5ff30d972378}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2cd867126cafb765b3d690e10f79b4c0}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gae4270c77bd681dee743930df8841765e}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1f4efd8727007b41de36b8b6ab9d4f6b}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga9a85f5379c5d15ebc486c4b174196afb}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga79745d229ade663104e0a00c7597aa45}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf6a6a4cb65edff2871ba48d3f2b445dc}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Auto baudrate control register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga706e927ee7abf7027eb88b1e13dd2a92}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga20674ae8e687d2161ef3fd88f2649036}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga77450ebf0f86b6b7ea363927f0cd40c2}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2e12222f359d7a5a41668cd729b0731d}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gae83190d58b42771ee951dfe88aada715}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x307)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga31933a99dfe9a8afac45c1f26b0cf021}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0}~(0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga25d690e49a3ccc696e031e8a1480dc1d}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1}~(1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0b5e5ccc3ad07acad2bfa3f0846cbfd0}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT R\+S485 Control register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gacdaee14296a914ca14d877069414f88f}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1e4adf900200efcdfaab657b180b30d1}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0632053088b7e65c6000274a90a76091}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaa00bb66207fce982ed0dbd6325d8fb66}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaadf3ec8419a76ba6c3ccd2a4eb9b233b}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4ab3c90d083989134e4881e0b82e7364}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x3\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga716e4830450b44e4f290e6c99879ba99}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Ir\+DA Control Register -\/ valid for 11xx, 17xx/40xx U\+A\+R\+T0/2/3, 18xx/43xx U\+A\+R\+T3 only. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gabee5ba619dd3c8f28a7d2ec488614f06}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gae022dc3e5ad94f95d2805294d97594cd}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2c4fd2b4e5050b400349138942bfb307}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV}(n)~((n \& 0x07) $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga822d618fad4a8a146fd8113f827b5d09}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x3\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga3affaa6bd622295bd6ea0c9f4a70b19c}{U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN}~((1 $<$$<$ 0))
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT half duplex register -\/ ???? \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac14d3bf09ef0b0956626afe3e0fcf83a}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Smart card interface Control Register -\/ valid for 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga49ad93a6f4c7175b6111716e329bfb36}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga48e869912cabe85bef5d11cda3b773f4}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gadd17c8f0f6239c42d18e4af35ee3effc}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY}(n)~((n \& 0x07) $<$$<$ 5)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac74665d22f8c0c1b18f46a65bbe5031a}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME}(n)~((n \& 0x\+F\+F) $<$$<$ 8)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga08ae53568f606c894a5ffd764cef6171}{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL}(n)~(n \& 0x0\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Fractional Divider Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga728a262cba31ffd0d7b4fb172f6dead7}{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL}(n)~((n $<$$<$ 4) \& 0x\+F0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga61a8f74c3fc22574793c6218b90fec50}{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga78f0ee43aa0e7c030a3cfa1dca5ff072}{U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN}~(1 $<$$<$ 7)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Tx Enable Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac9ec0de9b40d5d9dd9fed4836a31122f}{U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga03c124f3fc8b888e5ee5a3fc7660bb7d}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Synchronous Control Register -\/ 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4776a7aa288f3c34e56db78cfb7032eb}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5263f24b5804673c99e8c6f09c95aed4}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaea12c85ea0d6a9fa91242904c707a285}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga17ff94fa4369905ab4a5f3bf28f44ced}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5ebb09ebb7c6794ae8b2d1cd2c5fb193}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaedc6fb3d7ba9d561d91f3fdcddcaccce}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR}~(1 $<$$<$ 6)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6220ec27deb21fff77fac8fe82890ad2}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Enable transmission on U\+A\+RT TxD pin. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga801600ca2aa7ab55f799178867c12b96}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Disable transmission on U\+A\+RT TxD pin. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaa600b8621d1425b1b493238a68f38088}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Transmit a single data byte through the U\+A\+RT peripheral. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga8eec9067080637eea7ecfedac6586fe9}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read a single byte data from the U\+A\+RT peripheral. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5a816f48dc294f330cc2cc7b32f9e88b}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t int\+Mask)
\begin{DoxyCompactList}\small\item\em Enable U\+A\+RT interrupts. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf92136333a1b6efdfd40e96f97d4a24e}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t int\+Mask)
\begin{DoxyCompactList}\small\item\em Disable U\+A\+RT interrupts. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga090e960cbbcc79be17bf52a52ec3595c}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Returns U\+A\+RT interrupts that are enabled. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6a69343d3d7025055dd2326a8fdd3c74}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read the Interrupt Identification Register (I\+IR) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac1a9d00d4f324e319e1486138b097874}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t fcr)
\begin{DoxyCompactList}\small\item\em Setup the U\+A\+RT F\+I\+F\+Os. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga26626229fe35e820bf2daf6a87c43155}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t config)
\begin{DoxyCompactList}\small\item\em Configure data width, parity and stop bits. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga7a8e9260541ab5cacefcacbd94725d52}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Enable access to Divisor Latches. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga81a3df6028c4b08dba38e4f6330d41d7}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Disable access to Divisor Latches. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga267fa73ca52d35a7f60f849727c3d2b6}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t dll, uint8\+\_\+t dlm)
\begin{DoxyCompactList}\small\item\em Set L\+SB and M\+SB divisor latch registers. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gadef0e0d2ea30182cd99561efe9909707}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Return modem control register/status. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gad617968b795061ad0e4578aa79c4537d}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t mcr)
\begin{DoxyCompactList}\small\item\em Set modem control register/status. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gabdcefa8f847cfa0de2f9292405827874}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t mcr)
\begin{DoxyCompactList}\small\item\em Clear modem control register/status. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf15ab7a9529d102b91760ed5587b279a}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Return Line Status register/status (L\+SR) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gacd3d5239dec0378e52602633c183e942}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Return Modem Status register/status (M\+SR) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga67cb62756a430156bc754a57c72372bd}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Write a byte to the scratchpad register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gafa7b67254c1f19bb0b085736049d9879}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Returns current byte value in the scratchpad register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4ae4f3c36bdae1bf8a93c0420ee74b40}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t acr)
\begin{DoxyCompactList}\small\item\em Set autobaud register options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6a6d30f304047175780d16207bab2b09}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t acr)
\begin{DoxyCompactList}\small\item\em Clear autobaud register options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0bf41455dd390ae86f95f4bfe43a49a2}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t ctrl)
\begin{DoxyCompactList}\small\item\em Set R\+S485 control register options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga27379f3351109d53453dfe4833e3f350}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t ctrl)
\begin{DoxyCompactList}\small\item\em Clear R\+S485 control register options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga72a3d146a8d6f8a8276080f91c3703e1}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t addr)
\begin{DoxyCompactList}\small\item\em Set R\+S485 address match value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1c96142bb767ca604ad468977c5e546c}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read R\+S485 address match value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4aa983b3f076828ee460a1c7146b3eac}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t dly)
\begin{DoxyCompactList}\small\item\em Set R\+S485 direction control (R\+TS or D\+TR) delay value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5394200f985c69d25fd0c7434588cf88}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read R\+S485 direction control (R\+TS or D\+TR) delay value. \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf024084be4068e407aab7c30e105f7af}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Initializes the p\+U\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaa18c4ebd4be27643e6f848472e778989}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em De-\/initializes the p\+U\+A\+RT peripheral. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1b5b93f60a5b0a28e5af5f3f3311bcba}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Check whether if U\+A\+RT is busy or not. \end{DoxyCompactList}\item 
int \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gacbd726b1450510892272857e43854c4c}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, const void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Transmit a byte array through the U\+A\+RT peripheral (non-\/blocking) \end{DoxyCompactList}\item 
int \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga06dd61ee7d8483847fea746978cb1c93}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Read data through the U\+A\+RT peripheral (non-\/blocking) \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga19f24dcf53316cbfb204003f506d5be5}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t baudrate)
\begin{DoxyCompactList}\small\item\em Sets best dividers to get a target bit rate (without fractional divider) \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf8be13555496e013bb747c19134db9e1}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t baud)
\begin{DoxyCompactList}\small\item\em Sets best dividers to get a target bit rate (with fractional divider) \end{DoxyCompactList}\item 
int \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gad2e45d820abdd0e1790ebd61938c100a}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, const void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Transmit a byte array through the U\+A\+RT peripheral (blocking) \end{DoxyCompactList}\item 
int \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2b256d39f2fde9f8b923a2f341f5fea3}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Read data through the U\+A\+RT peripheral (blocking) \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gafdd19a312a2bed6ff1ccb47d5b68c248}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB)
\begin{DoxyCompactList}\small\item\em U\+A\+RT receive-\/only interrupt handler for ring buffers. \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga74df5e39960a1535118fcfe2fbe90d30}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB)
\begin{DoxyCompactList}\small\item\em U\+A\+RT transmit-\/only interrupt handler for ring buffers. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6ed43ed19b9d2a32ece3e50bc2f651a9}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB, const void $\ast$data, int bytes)
\begin{DoxyCompactList}\small\item\em Populate a transmit ring buffer and start U\+A\+RT transmit. \end{DoxyCompactList}\item 
int \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gab54219751466a0fa8d9e75f8689ac99d}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB, void $\ast$data, int bytes)
\begin{DoxyCompactList}\small\item\em Copy data from a receive ring buffer. \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga8ab537af48951658e60af145690b656e}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+R\+X\+RB, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+T\+X\+RB)
\begin{DoxyCompactList}\small\item\em U\+A\+RT receive/transmit interrupt handler for ring buffers. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6d1d74a73290b145868a88e6b5635093}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Returns the Auto Baud status. \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga9aa733f176891043bb1dd4d87940187f}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t mode, bool autorestart, \hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Start/stop autobaud operation. \end{DoxyCompactList}\end{DoxyCompactItemize}
