Protel Design System Design Rule Check
PCB File : C:\Users\chris\Documents\MARCS\marcs\Altium\MARCS Project\MARCS.PcbDoc
Date     : 12/14/2018
Time     : 4:41:02 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=7.5mil) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "RADJ1" (5588mil,1271mil) on Bottom Overlay And Pad 5V_DC_DC_Converter-5(5365mil,1272mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "RADJ2" (4229mil,1265mil) on Bottom Overlay And Pad 12V_DC_DC_Converter-5(4017.5mil,1272mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2405mil,4330mil)(2405mil,4410mil) on Top Overlay And Pad Additional 5V_1-2(2365mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2225mil,4330mil)(2405mil,4330mil) on Top Overlay And Pad Additional 5V_1-2(2365mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2225mil,4330mil)(2225mil,4410mil) on Top Overlay And Pad Additional 5V_1-1(2265mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2225mil,4330mil)(2405mil,4330mil) on Top Overlay And Pad Additional 5V_1-1(2265mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2865mil,4330mil)(2865mil,4410mil) on Top Overlay And Pad Additional 5V_2-2(2825mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2685mil,4330mil)(2865mil,4330mil) on Top Overlay And Pad Additional 5V_2-2(2825mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2685mil,4330mil)(2685mil,4410mil) on Top Overlay And Pad Additional 5V_2-1(2725mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (2685mil,4330mil)(2865mil,4330mil) on Top Overlay And Pad Additional 5V_2-1(2725mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1025mil,4330mil)(1025mil,4410mil) on Top Overlay And Pad Additional 12V-2(985mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (845mil,4330mil)(1025mil,4330mil) on Top Overlay And Pad Additional 12V-2(985mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (845mil,4330mil)(845mil,4410mil) on Top Overlay And Pad Additional 12V-1(885mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (845mil,4330mil)(1025mil,4330mil) on Top Overlay And Pad Additional 12V-1(885mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (565mil,4330mil)(565mil,4410mil) on Top Overlay And Pad Antenna-2(525mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (385mil,4330mil)(565mil,4330mil) on Top Overlay And Pad Antenna-2(525mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (385mil,4330mil)(385mil,4410mil) on Top Overlay And Pad Antenna-1(425mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (385mil,4330mil)(565mil,4330mil) on Top Overlay And Pad Antenna-1(425mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.976mil < 10mil) Between Text "CAN_Transciever" (6591mil,4380.429mil) on Bottom Overlay And Pad CAN Connector-G1(6516.5mil,3575mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [3.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.081mil < 10mil) Between Text "CAN_Transciever" (6591mil,4380.429mil) on Bottom Overlay And Pad CAN Connector-1(6618.5mil,3575mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [3.081mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "I2C1" (5696.5mil,3915.5mil) on Top Overlay And Pad I2C1-G1(5667.5mil,4118.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "I2C2" (5995.5mil,3893.5mil) on Top Overlay And Pad I2C2-G1(5967.5mil,4118.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "I2C3" (6296.5mil,3896.5mil) on Top Overlay And Pad I2C3-G1(6267.5mil,4118.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CAN_Transciever" (6591mil,4380.429mil) on Bottom Overlay And Pad I2C4-3(6567.5mil,4320.5mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "I2C4" (6594.5mil,3896.5mil) on Top Overlay And Pad I2C4-G1(6567.5mil,4118.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CAN_Transciever" (6591mil,4380.429mil) on Bottom Overlay And Pad I2C4-G1(6567.5mil,4118.5mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CAN_Transciever" (6591mil,4380.429mil) on Bottom Overlay And Pad I2C4-1(6567.5mil,4220.5mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CAN_Transciever" (6591mil,4380.429mil) on Bottom Overlay And Pad I2C4-2(6567.5mil,4270.5mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CAN_Transciever" (6591mil,4380.429mil) on Bottom Overlay And Pad I2C4-4(6567.5mil,4370.5mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R18" (2419mil,3807mil) on Bottom Overlay And Pad JTAG-2(2401.5mil,3869mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R18" (2419mil,3807mil) on Bottom Overlay And Pad JTAG-4(2351.5mil,3869mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R18" (2419mil,3807mil) on Bottom Overlay And Pad JTAG-6(2301.5mil,3869mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R18" (2419mil,3807mil) on Bottom Overlay And Pad JTAG-8(2251.5mil,3869mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R17" (2216.5mil,3805.5mil) on Bottom Overlay And Pad JTAG-10(2201.5mil,3869mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.667mil < 10mil) Between Track (1435.039mil,433.11mil)(1435.039mil,465mil) on Top Overlay And Pad LiPo+-2(1435.039mil,465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.667mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.667mil < 10mil) Between Track (2317.539mil,433.11mil)(2317.539mil,465mil) on Top Overlay And Pad LiPo--2(2317.539mil,465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.667mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1575mil)(520mil,1575mil) on Top Overlay And Pad Power MDD10A.1-3-6(480mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1295mil)(520mil,1575mil) on Top Overlay And Pad Power MDD10A.1-3-6(480mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1295mil)(520mil,1575mil) on Top Overlay And Pad Power MDD10A.1-3-5(480mil,1435mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1295mil)(520mil,1295mil) on Top Overlay And Pad Power MDD10A.1-3-4(480mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1295mil)(520mil,1575mil) on Top Overlay And Pad Power MDD10A.1-3-4(480mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1575mil)(520mil,1575mil) on Top Overlay And Pad Power MDD10A.1-3-3(380mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1295mil)(520mil,1295mil) on Top Overlay And Pad Power MDD10A.1-3-1(380mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1295mil)(6480mil,1575mil) on Top Overlay And Pad Power MDD10A.4-6-6(6520mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1295mil)(6660mil,1295mil) on Top Overlay And Pad Power MDD10A.4-6-6(6520mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1295mil)(6480mil,1575mil) on Top Overlay And Pad Power MDD10A.4-6-5(6520mil,1435mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1295mil)(6480mil,1575mil) on Top Overlay And Pad Power MDD10A.4-6-4(6520mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1575mil)(6660mil,1575mil) on Top Overlay And Pad Power MDD10A.4-6-4(6520mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1295mil)(6660mil,1295mil) on Top Overlay And Pad Power MDD10A.4-6-3(6620mil,1335mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1575mil)(6660mil,1575mil) on Top Overlay And Pad Power MDD10A.4-6-1(6620mil,1535mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (420mil,2715mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-1(380mil,2755mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,2715mil)(420mil,2715mil) on Top Overlay And Pad Signal MDD10A.1-1(380mil,2755mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (420mil,2715mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-2(380mil,2855mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (420mil,2715mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-3(380mil,2955mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (420mil,2715mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-4(380mil,3055mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (420mil,2715mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-5(380mil,3155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,3195mil)(420mil,3195mil) on Top Overlay And Pad Signal MDD10A.1-5(380mil,3155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1905mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-8(480mil,2145mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1905mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-7(480mil,2045mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1905mil)(520mil,1905mil) on Top Overlay And Pad Signal MDD10A.2/3-6(480mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1905mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-6(480mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,1905mil)(520mil,1905mil) on Top Overlay And Pad Signal MDD10A.2/3-1(380mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,2385mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-5(380mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1905mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-9(480mil,2245mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (340mil,2385mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-10(480mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (520mil,1905mil)(520mil,2385mil) on Top Overlay And Pad Signal MDD10A.2/3-10(480mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6580mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-1(6620mil,3155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,3195mil)(6660mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-1(6620mil,3155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6580mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-2(6620mil,3055mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6580mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-3(6620mil,2955mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6580mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-4(6620mil,2855mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6580mil,3195mil) on Top Overlay And Pad Signal MDD10A.4-5(6620mil,2755mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6580mil,2715mil)(6660mil,2715mil) on Top Overlay And Pad Signal MDD10A.4-5(6620mil,2755mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6480mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-8(6520mil,2145mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6480mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-7(6520mil,2245mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6480mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-6(6520mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,2385mil)(6660mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-6(6520mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,2385mil)(6660mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-1(6620mil,2345mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6660mil,1905mil) on Top Overlay And Pad Signal MDD10A.5/6-5(6620mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6480mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-9(6520mil,2045mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6480mil,2385mil) on Top Overlay And Pad Signal MDD10A.5/6-10(6520mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (6480mil,1905mil)(6660mil,1905mil) on Top Overlay And Pad Signal MDD10A.5/6-10(6520mil,1945mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1485mil,4330mil)(1485mil,4410mil) on Top Overlay And Pad TX2 Power-2(1445mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1305mil,4330mil)(1485mil,4330mil) on Top Overlay And Pad TX2 Power-2(1445mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1305mil,4330mil)(1305mil,4410mil) on Top Overlay And Pad TX2 Power-1(1345mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1305mil,4330mil)(1485mil,4330mil) on Top Overlay And Pad TX2 Power-1(1345mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1945mil,4330mil)(1945mil,4410mil) on Top Overlay And Pad USBHub-2(1905mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1765mil,4330mil)(1945mil,4330mil) on Top Overlay And Pad USBHub-2(1905mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1765mil,4330mil)(1765mil,4410mil) on Top Overlay And Pad USBHub-1(1805mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.986mil < 10mil) Between Track (1765mil,4330mil)(1945mil,4330mil) on Top Overlay And Pad USBHub-1(1805mil,4370mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3508mil,6049.5mil)(3508mil,6189.5mil) on Top Overlay And Pad R10-2(3543mil,6079.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3578mil,6189.5mil)(3578mil,6049.5mil) on Top Overlay And Pad R10-2(3543mil,6079.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3508mil,6049.5mil)(3578mil,6049.5mil) on Top Overlay And Pad R10-2(3543mil,6079.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3508mil,6049.5mil)(3508mil,6189.5mil) on Top Overlay And Pad R10-1(3543mil,6159.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3578mil,6189.5mil)(3578mil,6049.5mil) on Top Overlay And Pad R10-1(3543mil,6159.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3508mil,6189.5mil)(3578mil,6189.5mil) on Top Overlay And Pad R10-1(3543mil,6159.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3276.5mil,3720.5mil)(3276.5mil,3790.5mil) on Top Overlay And Pad C27-2(3246.5mil,3755.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3136.5mil,3790.5mil)(3276.5mil,3790.5mil) on Top Overlay And Pad C27-2(3246.5mil,3755.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3136.5mil,3720.5mil)(3276.5mil,3720.5mil) on Top Overlay And Pad C27-2(3246.5mil,3755.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3136.5mil,3720.5mil)(3136.5mil,3790.5mil) on Top Overlay And Pad C27-1(3166.5mil,3755.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3136.5mil,3790.5mil)(3276.5mil,3790.5mil) on Top Overlay And Pad C27-1(3166.5mil,3755.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3136.5mil,3720.5mil)(3276.5mil,3720.5mil) on Top Overlay And Pad C27-1(3166.5mil,3755.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4215mil,3715mil)(4215mil,3785mil) on Top Overlay And Pad C29-2(4245mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4215mil,3715mil)(4355mil,3715mil) on Top Overlay And Pad C29-2(4245mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4215mil,3785mil)(4355mil,3785mil) on Top Overlay And Pad C29-2(4245mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4355mil,3715mil)(4355mil,3785mil) on Top Overlay And Pad C29-1(4325mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4215mil,3715mil)(4355mil,3715mil) on Top Overlay And Pad C29-1(4325mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4215mil,3785mil)(4355mil,3785mil) on Top Overlay And Pad C29-1(4325mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (418mil,3842mil)(418mil,3702mil) on Top Overlay And Pad R27-2(444mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (409mil,3702mil)(409mil,3842mil) on Top Overlay And Pad R27-2(444mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (479mil,3842mil)(479mil,3702mil) on Top Overlay And Pad R27-2(444mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.55mil < 10mil) Between Track (348mil,3702mil)(418mil,3702mil) on Top Overlay And Pad R27-2(444mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.55mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (409mil,3702mil)(479mil,3702mil) on Top Overlay And Pad R27-2(444mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (418mil,3842mil)(418mil,3702mil) on Top Overlay And Pad R27-1(444mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (409mil,3702mil)(409mil,3842mil) on Top Overlay And Pad R27-1(444mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (479mil,3842mil)(479mil,3702mil) on Top Overlay And Pad R27-1(444mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.55mil < 10mil) Between Track (348mil,3842mil)(418mil,3842mil) on Top Overlay And Pad R27-1(444mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.55mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (409mil,3842mil)(479mil,3842mil) on Top Overlay And Pad R27-1(444mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.205mil < 10mil) Between Track (284mil,3701mil)(354mil,3701mil) on Top Overlay And Pad R26-2(383mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (354mil,3841mil)(354mil,3701mil) on Top Overlay And Pad R26-2(383mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (348mil,3702mil)(348mil,3842mil) on Top Overlay And Pad R26-2(383mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (418mil,3842mil)(418mil,3702mil) on Top Overlay And Pad R26-2(383mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (409mil,3702mil)(409mil,3842mil) on Top Overlay And Pad R26-2(383mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (348mil,3702mil)(418mil,3702mil) on Top Overlay And Pad R26-2(383mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.55mil < 10mil) Between Track (409mil,3702mil)(479mil,3702mil) on Top Overlay And Pad R26-2(383mil,3732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.55mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.349mil < 10mil) Between Track (284mil,3841mil)(354mil,3841mil) on Top Overlay And Pad R26-1(383mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.349mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (354mil,3841mil)(354mil,3701mil) on Top Overlay And Pad R26-1(383mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (348mil,3702mil)(348mil,3842mil) on Top Overlay And Pad R26-1(383mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (418mil,3842mil)(418mil,3702mil) on Top Overlay And Pad R26-1(383mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (409mil,3702mil)(409mil,3842mil) on Top Overlay And Pad R26-1(383mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (348mil,3842mil)(418mil,3842mil) on Top Overlay And Pad R26-1(383mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.55mil < 10mil) Between Track (409mil,3842mil)(479mil,3842mil) on Top Overlay And Pad R26-1(383mil,3812mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.55mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (284mil,3701mil)(354mil,3701mil) on Top Overlay And Pad R25-2(319mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (291mil,3841mil)(291mil,3701mil) on Top Overlay And Pad R25-2(319mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (284mil,3701mil)(284mil,3841mil) on Top Overlay And Pad R25-2(319mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (354mil,3841mil)(354mil,3701mil) on Top Overlay And Pad R25-2(319mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (348mil,3702mil)(348mil,3842mil) on Top Overlay And Pad R25-2(319mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.94mil < 10mil) Between Track (221mil,3701mil)(291mil,3701mil) on Top Overlay And Pad R25-2(319mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.349mil < 10mil) Between Track (348mil,3702mil)(418mil,3702mil) on Top Overlay And Pad R25-2(319mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.349mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (284mil,3841mil)(354mil,3841mil) on Top Overlay And Pad R25-1(319mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (291mil,3841mil)(291mil,3701mil) on Top Overlay And Pad R25-1(319mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (284mil,3701mil)(284mil,3841mil) on Top Overlay And Pad R25-1(319mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (354mil,3841mil)(354mil,3701mil) on Top Overlay And Pad R25-1(319mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (348mil,3702mil)(348mil,3842mil) on Top Overlay And Pad R25-1(319mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.94mil < 10mil) Between Track (221mil,3841mil)(291mil,3841mil) on Top Overlay And Pad R25-1(319mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.205mil < 10mil) Between Track (348mil,3842mil)(418mil,3842mil) on Top Overlay And Pad R25-1(319mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.94mil < 10mil) Between Track (284mil,3701mil)(354mil,3701mil) on Top Overlay And Pad R24-2(256mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (221mil,3701mil)(221mil,3841mil) on Top Overlay And Pad R24-2(256mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (291mil,3841mil)(291mil,3701mil) on Top Overlay And Pad R24-2(256mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (284mil,3701mil)(284mil,3841mil) on Top Overlay And Pad R24-2(256mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (221mil,3701mil)(291mil,3701mil) on Top Overlay And Pad R24-2(256mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "SPI" (112mil,3718mil) on Top Overlay And Pad R24-2(256mil,3731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.94mil < 10mil) Between Track (284mil,3841mil)(354mil,3841mil) on Top Overlay And Pad R24-1(256mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (221mil,3701mil)(221mil,3841mil) on Top Overlay And Pad R24-1(256mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (291mil,3841mil)(291mil,3701mil) on Top Overlay And Pad R24-1(256mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (284mil,3701mil)(284mil,3841mil) on Top Overlay And Pad R24-1(256mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (221mil,3841mil)(291mil,3841mil) on Top Overlay And Pad R24-1(256mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.019mil < 10mil) Between Text "SPI" (112mil,3718mil) on Top Overlay And Pad R24-1(256mil,3811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3529mil,3732.5mil)(3529mil,3802.5mil) on Top Overlay And Pad C28-2(3559mil,3767.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3529mil,3732.5mil)(3669mil,3732.5mil) on Top Overlay And Pad C28-2(3559mil,3767.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3529mil,3802.5mil)(3669mil,3802.5mil) on Top Overlay And Pad C28-2(3559mil,3767.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3669mil,3732.5mil)(3669mil,3802.5mil) on Top Overlay And Pad C28-1(3639mil,3767.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3529mil,3732.5mil)(3669mil,3732.5mil) on Top Overlay And Pad C28-1(3639mil,3767.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3529mil,3802.5mil)(3669mil,3802.5mil) on Top Overlay And Pad C28-1(3639mil,3767.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3593mil,6051mil)(3593mil,6191mil) on Top Overlay And Pad R20-2(3628mil,6081mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3663mil,6191mil)(3663mil,6051mil) on Top Overlay And Pad R20-2(3628mil,6081mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3593mil,6051mil)(3663mil,6051mil) on Top Overlay And Pad R20-2(3628mil,6081mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3593mil,6051mil)(3593mil,6191mil) on Top Overlay And Pad R20-1(3628mil,6161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3663mil,6191mil)(3663mil,6051mil) on Top Overlay And Pad R20-1(3628mil,6161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3593mil,6191mil)(3663mil,6191mil) on Top Overlay And Pad R20-1(3628mil,6161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3677mil,6051mil)(3677mil,6191mil) on Top Overlay And Pad R21-2(3712mil,6081mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3747mil,6191mil)(3747mil,6051mil) on Top Overlay And Pad R21-2(3712mil,6081mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3677mil,6051mil)(3747mil,6051mil) on Top Overlay And Pad R21-2(3712mil,6081mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3677mil,6051mil)(3677mil,6191mil) on Top Overlay And Pad R21-1(3712mil,6161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3747mil,6191mil)(3747mil,6051mil) on Top Overlay And Pad R21-1(3712mil,6161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3677mil,6191mil)(3747mil,6191mil) on Top Overlay And Pad R21-1(3712mil,6161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3759mil,6051mil)(3759mil,6191mil) on Top Overlay And Pad R22-2(3794mil,6081mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3829mil,6191mil)(3829mil,6051mil) on Top Overlay And Pad R22-2(3794mil,6081mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3759mil,6051mil)(3829mil,6051mil) on Top Overlay And Pad R22-2(3794mil,6081mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3759mil,6051mil)(3759mil,6191mil) on Top Overlay And Pad R22-1(3794mil,6161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3829mil,6191mil)(3829mil,6051mil) on Top Overlay And Pad R22-1(3794mil,6161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3759mil,6191mil)(3829mil,6191mil) on Top Overlay And Pad R22-1(3794mil,6161mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5217mil,4954mil)(5217mil,5094mil) on Top Overlay And Pad C10-1(5252mil,5064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5287mil,5094mil)(5287mil,4954mil) on Top Overlay And Pad C10-1(5252mil,5064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5217mil,5094mil)(5287mil,5094mil) on Top Overlay And Pad C10-1(5252mil,5064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Text "Current_Transducer_5V" (6417mil,5034.5mil) on Top Overlay And Pad C10-1(5252mil,5064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5217mil,4954mil)(5217mil,5094mil) on Top Overlay And Pad C10-2(5252mil,4984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5287mil,5094mil)(5287mil,4954mil) on Top Overlay And Pad C10-2(5252mil,4984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5217mil,4954mil)(5287mil,4954mil) on Top Overlay And Pad C10-2(5252mil,4984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Current_Transducer_5V" (6417mil,5034.5mil) on Top Overlay And Pad C10-2(5252mil,4984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6004mil,5008mil)(6004mil,5148mil) on Top Overlay And Pad C9-1(6039mil,5118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6074mil,5148mil)(6074mil,5008mil) on Top Overlay And Pad C9-1(6039mil,5118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6004mil,5148mil)(6074mil,5148mil) on Top Overlay And Pad C9-1(6039mil,5118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6004mil,5008mil)(6004mil,5148mil) on Top Overlay And Pad C9-2(6039mil,5038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6074mil,5148mil)(6074mil,5008mil) on Top Overlay And Pad C9-2(6039mil,5038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6004mil,5008mil)(6074mil,5008mil) on Top Overlay And Pad C9-2(6039mil,5038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Current_Transducer_5V" (6417mil,5034.5mil) on Top Overlay And Pad C9-2(6039mil,5038mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4677mil,5099mil)(4677mil,5239mil) on Top Overlay And Pad C8-1(4712mil,5209mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4747mil,5239mil)(4747mil,5099mil) on Top Overlay And Pad C8-1(4712mil,5209mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4677mil,5239mil)(4747mil,5239mil) on Top Overlay And Pad C8-1(4712mil,5209mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4677mil,5099mil)(4677mil,5239mil) on Top Overlay And Pad C8-2(4712mil,5129mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4747mil,5239mil)(4747mil,5099mil) on Top Overlay And Pad C8-2(4712mil,5129mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4677mil,5099mil)(4747mil,5099mil) on Top Overlay And Pad C8-2(4712mil,5129mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Additional Analog 3" (4716mil,4637.5mil) on Top Overlay And Pad C8-2(4712mil,5129mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Current_Transducer_12V" (3492mil,5078mil) on Top Overlay And Pad C8-2(4712mil,5129mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6004mil,5303mil)(6004mil,5163mil) on Top Overlay And Pad C7-1(6039mil,5193mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6074mil,5163mil)(6074mil,5303mil) on Top Overlay And Pad C7-1(6039mil,5193mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6004mil,5163mil)(6074mil,5163mil) on Top Overlay And Pad C7-1(6039mil,5193mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C9" (6011mil,5181mil) on Top Overlay And Pad C7-1(6039mil,5193mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6004mil,5303mil)(6004mil,5163mil) on Top Overlay And Pad C7-2(6039mil,5273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6074mil,5163mil)(6074mil,5303mil) on Top Overlay And Pad C7-2(6039mil,5273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6004mil,5303mil)(6074mil,5303mil) on Top Overlay And Pad C7-2(6039mil,5273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.019mil < 10mil) Between Text "C9" (6011mil,5181mil) on Top Overlay And Pad C7-2(6039mil,5273mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1270mil,3915mil)(1270mil,3985mil) on Top Overlay And Pad C13-2(1300mil,3950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1270mil,3915mil)(1410mil,3915mil) on Top Overlay And Pad C13-2(1300mil,3950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1270mil,3985mil)(1410mil,3985mil) on Top Overlay And Pad C13-2(1300mil,3950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1410mil,3915mil)(1410mil,3985mil) on Top Overlay And Pad C13-1(1380mil,3950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1270mil,3915mil)(1410mil,3915mil) on Top Overlay And Pad C13-1(1380mil,3950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1270mil,3985mil)(1410mil,3985mil) on Top Overlay And Pad C13-1(1380mil,3950mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1766mil,3118mil)(1766mil,3188mil) on Top Overlay And Pad R28-2(1796mil,3153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1766mil,3118mil)(1906mil,3118mil) on Top Overlay And Pad R28-2(1796mil,3153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1766mil,3188mil)(1906mil,3188mil) on Top Overlay And Pad R28-2(1796mil,3153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1906mil,3118mil)(1906mil,3188mil) on Top Overlay And Pad R28-1(1876mil,3153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1766mil,3118mil)(1906mil,3118mil) on Top Overlay And Pad R28-1(1876mil,3153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1766mil,3188mil)(1906mil,3188mil) on Top Overlay And Pad R28-1(1876mil,3153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5825mil,3730mil)(5825mil,3870mil) on Top Overlay And Pad C30-2(5860mil,3760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5895mil,3870mil)(5895mil,3730mil) on Top Overlay And Pad C30-2(5860mil,3760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5825mil,3730mil)(5895mil,3730mil) on Top Overlay And Pad C30-2(5860mil,3760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5825mil,3730mil)(5825mil,3870mil) on Top Overlay And Pad C30-1(5860mil,3840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5895mil,3870mil)(5895mil,3730mil) on Top Overlay And Pad C30-1(5860mil,3840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5825mil,3870mil)(5895mil,3870mil) on Top Overlay And Pad C30-1(5860mil,3840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2193mil,2188mil)(2193mil,2328mil) on Top Overlay And Pad C15-2(2228mil,2218mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2263mil,2328mil)(2263mil,2188mil) on Top Overlay And Pad C15-2(2228mil,2218mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2193mil,2188mil)(2263mil,2188mil) on Top Overlay And Pad C15-2(2228mil,2218mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2193mil,2188mil)(2193mil,2328mil) on Top Overlay And Pad C15-1(2228mil,2298mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2263mil,2328mil)(2263mil,2188mil) on Top Overlay And Pad C15-1(2228mil,2298mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2193mil,2328mil)(2263mil,2328mil) on Top Overlay And Pad C15-1(2228mil,2298mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2457mil,3904mil)(2457mil,3834mil) on Bottom Overlay And Pad R19-2(2487mil,3869mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2457mil,3834mil)(2597mil,3834mil) on Bottom Overlay And Pad R19-2(2487mil,3869mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2457mil,3904mil)(2597mil,3904mil) on Bottom Overlay And Pad R19-2(2487mil,3869mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2597mil,3834mil)(2597mil,3904mil) on Bottom Overlay And Pad R19-1(2567mil,3869mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2457mil,3834mil)(2597mil,3834mil) on Bottom Overlay And Pad R19-1(2567mil,3869mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2457mil,3904mil)(2597mil,3904mil) on Bottom Overlay And Pad R19-1(2567mil,3869mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2357mil,3634mil)(2357mil,3774mil) on Bottom Overlay And Pad R18-2(2392mil,3744mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2427mil,3634mil)(2427mil,3774mil) on Bottom Overlay And Pad R18-2(2392mil,3744mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2357mil,3774mil)(2427mil,3774mil) on Bottom Overlay And Pad R18-2(2392mil,3744mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2357mil,3634mil)(2357mil,3774mil) on Bottom Overlay And Pad R18-1(2392mil,3664mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2427mil,3634mil)(2427mil,3774mil) on Bottom Overlay And Pad R18-1(2392mil,3664mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2357mil,3634mil)(2427mil,3634mil) on Bottom Overlay And Pad R18-1(2392mil,3664mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2154mil,3633.5mil)(2154mil,3773.5mil) on Bottom Overlay And Pad R17-2(2189mil,3743.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2224mil,3633.5mil)(2224mil,3773.5mil) on Bottom Overlay And Pad R17-2(2189mil,3743.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2154mil,3773.5mil)(2224mil,3773.5mil) on Bottom Overlay And Pad R17-2(2189mil,3743.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2154mil,3633.5mil)(2154mil,3773.5mil) on Bottom Overlay And Pad R17-1(2189mil,3663.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2224mil,3633.5mil)(2224mil,3773.5mil) on Bottom Overlay And Pad R17-1(2189mil,3663.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2154mil,3633.5mil)(2224mil,3633.5mil) on Bottom Overlay And Pad R17-1(2189mil,3663.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R11" (2328.5mil,3632mil) on Bottom Overlay And Pad R17-1(2189mil,3663.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5272.5mil,4270.5mil)(5272.5mil,4200.5mil) on Bottom Overlay And Pad R23-2(5242.5mil,4235.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5132.5mil,4270.5mil)(5272.5mil,4270.5mil) on Bottom Overlay And Pad R23-2(5242.5mil,4235.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5132.5mil,4200.5mil)(5272.5mil,4200.5mil) on Bottom Overlay And Pad R23-2(5242.5mil,4235.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5132.5mil,4200.5mil)(5132.5mil,4270.5mil) on Bottom Overlay And Pad R23-1(5162.5mil,4235.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5132.5mil,4270.5mil)(5272.5mil,4270.5mil) on Bottom Overlay And Pad R23-1(5162.5mil,4235.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5132.5mil,4200.5mil)(5272.5mil,4200.5mil) on Bottom Overlay And Pad R23-1(5162.5mil,4235.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad AO_ADC-15(4346.591mil,3873mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.964mil < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad AO_ADC-16(4372.181mil,3873mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad AO_ADC-9(4193.047mil,3873mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad AO_ADC-10(4218.638mil,3873mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad AO_ADC-11(4244.228mil,3873mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad AO_ADC-12(4269.819mil,3873mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad AO_ADC-13(4295.409mil,3873mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad AO_ADC-14(4321mil,3873mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2200mil,2335mil)(2200mil,2265mil) on Bottom Overlay And Pad C17-2(2230mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2200mil,2265mil)(2340mil,2265mil) on Bottom Overlay And Pad C17-2(2230mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2200mil,2335mil)(2340mil,2335mil) on Bottom Overlay And Pad C17-2(2230mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2340mil,2265mil)(2340mil,2335mil) on Bottom Overlay And Pad C17-1(2310mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2200mil,2265mil)(2340mil,2265mil) on Bottom Overlay And Pad C17-1(2310mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2200mil,2335mil)(2340mil,2335mil) on Bottom Overlay And Pad C17-1(2310mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1819mil,2695mil)(1819mil,2835mil) on Bottom Overlay And Pad C32-1(1854mil,2725mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1889mil,2695mil)(1889mil,2835mil) on Bottom Overlay And Pad C32-1(1854mil,2725mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1819mil,2695mil)(1889mil,2695mil) on Bottom Overlay And Pad C32-1(1854mil,2725mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C31" (1880mil,2660mil) on Bottom Overlay And Pad C32-1(1854mil,2725mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1819mil,2695mil)(1819mil,2835mil) on Bottom Overlay And Pad C32-2(1854mil,2805mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1889mil,2695mil)(1889mil,2835mil) on Bottom Overlay And Pad C32-2(1854mil,2805mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1819mil,2835mil)(1889mil,2835mil) on Bottom Overlay And Pad C32-2(1854mil,2805mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1818mil,2488mil)(1818mil,2628mil) on Bottom Overlay And Pad C31-1(1853mil,2518mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1888mil,2488mil)(1888mil,2628mil) on Bottom Overlay And Pad C31-1(1853mil,2518mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1818mil,2488mil)(1888mil,2488mil) on Bottom Overlay And Pad C31-1(1853mil,2518mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1818mil,2488mil)(1818mil,2628mil) on Bottom Overlay And Pad C31-2(1853mil,2598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1888mil,2488mil)(1888mil,2628mil) on Bottom Overlay And Pad C31-2(1853mil,2598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1818mil,2628mil)(1888mil,2628mil) on Bottom Overlay And Pad C31-2(1853mil,2598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5275mil,4355.5mil)(5275mil,4285.5mil) on Bottom Overlay And Pad R16-2(5245mil,4320.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5135mil,4355.5mil)(5275mil,4355.5mil) on Bottom Overlay And Pad R16-2(5245mil,4320.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5135mil,4285.5mil)(5275mil,4285.5mil) on Bottom Overlay And Pad R16-2(5245mil,4320.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R23" (5264.5mil,4303mil) on Bottom Overlay And Pad R16-2(5245mil,4320.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5135mil,4285.5mil)(5135mil,4355.5mil) on Bottom Overlay And Pad R16-1(5165mil,4320.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5135mil,4355.5mil)(5275mil,4355.5mil) on Bottom Overlay And Pad R16-1(5165mil,4320.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5135mil,4285.5mil)(5275mil,4285.5mil) on Bottom Overlay And Pad R16-1(5165mil,4320.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R23" (5264.5mil,4303mil) on Bottom Overlay And Pad R16-1(5165mil,4320.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4045.5mil,5117mil)(4045.5mil,5047mil) on Bottom Overlay And Pad R15-2(4075.5mil,5082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4045.5mil,5047mil)(4185.5mil,5047mil) on Bottom Overlay And Pad R15-2(4075.5mil,5082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4045.5mil,5117mil)(4185.5mil,5117mil) on Bottom Overlay And Pad R15-2(4075.5mil,5082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4185.5mil,5047mil)(4185.5mil,5117mil) on Bottom Overlay And Pad R15-1(4155.5mil,5082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4045.5mil,5047mil)(4185.5mil,5047mil) on Bottom Overlay And Pad R15-1(4155.5mil,5082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4045.5mil,5117mil)(4185.5mil,5117mil) on Bottom Overlay And Pad R15-1(4155.5mil,5082mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3513mil,5975mil)(3513mil,5905mil) on Bottom Overlay And Pad R13-2(3543mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3513mil,5905mil)(3653mil,5905mil) on Bottom Overlay And Pad R13-2(3543mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3513mil,5975mil)(3653mil,5975mil) on Bottom Overlay And Pad R13-2(3543mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (3648mil,5975mil)(3648mil,5905mil) on Bottom Overlay And Pad R13-1(3623mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3653mil,5905mil)(3653mil,5975mil) on Bottom Overlay And Pad R13-1(3623mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.68mil < 10mil) Between Track (3648mil,5905mil)(3788mil,5905mil) on Bottom Overlay And Pad R13-1(3623mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.68mil < 10mil) Between Track (3648mil,5975mil)(3788mil,5975mil) on Bottom Overlay And Pad R13-1(3623mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3513mil,5905mil)(3653mil,5905mil) on Bottom Overlay And Pad R13-1(3623mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3513mil,5975mil)(3653mil,5975mil) on Bottom Overlay And Pad R13-1(3623mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3648mil,5975mil)(3648mil,5905mil) on Bottom Overlay And Pad R12-2(3678mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (3653mil,5905mil)(3653mil,5975mil) on Bottom Overlay And Pad R12-2(3678mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3648mil,5905mil)(3788mil,5905mil) on Bottom Overlay And Pad R12-2(3678mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3648mil,5975mil)(3788mil,5975mil) on Bottom Overlay And Pad R12-2(3678mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.68mil < 10mil) Between Track (3513mil,5905mil)(3653mil,5905mil) on Bottom Overlay And Pad R12-2(3678mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.68mil < 10mil) Between Track (3513mil,5975mil)(3653mil,5975mil) on Bottom Overlay And Pad R12-2(3678mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3788mil,5905mil)(3788mil,5975mil) on Bottom Overlay And Pad R12-1(3758mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3648mil,5905mil)(3788mil,5905mil) on Bottom Overlay And Pad R12-1(3758mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3648mil,5975mil)(3788mil,5975mil) on Bottom Overlay And Pad R12-1(3758mil,5940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2266.5mil,3459.5mil)(2266.5mil,3599.5mil) on Bottom Overlay And Pad R11-2(2301.5mil,3569.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2336.5mil,3459.5mil)(2336.5mil,3599.5mil) on Bottom Overlay And Pad R11-2(2301.5mil,3569.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2266.5mil,3599.5mil)(2336.5mil,3599.5mil) on Bottom Overlay And Pad R11-2(2301.5mil,3569.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2266.5mil,3459.5mil)(2266.5mil,3599.5mil) on Bottom Overlay And Pad R11-1(2301.5mil,3489.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2336.5mil,3459.5mil)(2336.5mil,3599.5mil) on Bottom Overlay And Pad R11-1(2301.5mil,3489.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2266.5mil,3459.5mil)(2336.5mil,3459.5mil) on Bottom Overlay And Pad R11-1(2301.5mil,3489.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6165mil,3020mil)(6165mil,3090mil) on Bottom Overlay And Pad C3-1(6195mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6165mil,3020mil)(6305mil,3020mil) on Bottom Overlay And Pad C3-1(6195mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6165mil,3090mil)(6305mil,3090mil) on Bottom Overlay And Pad C3-1(6195mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6305mil,3090mil)(6305mil,3020mil) on Bottom Overlay And Pad C3-2(6275mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6165mil,3020mil)(6305mil,3020mil) on Bottom Overlay And Pad C3-2(6275mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6165mil,3090mil)(6305mil,3090mil) on Bottom Overlay And Pad C3-2(6275mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6015mil,3020mil)(6015mil,3090mil) on Bottom Overlay And Pad C4-1(5985mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5875mil,3020mil)(6015mil,3020mil) on Bottom Overlay And Pad C4-1(5985mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5875mil,3090mil)(6015mil,3090mil) on Bottom Overlay And Pad C4-1(5985mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5875mil,3090mil)(5875mil,3020mil) on Bottom Overlay And Pad C4-2(5905mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5875mil,3020mil)(6015mil,3020mil) on Bottom Overlay And Pad C4-2(5905mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5875mil,3090mil)(6015mil,3090mil) on Bottom Overlay And Pad C4-2(5905mil,3055mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4424.5mil,3597mil)(4424.5mil,3737mil) on Bottom Overlay And Pad R6-1(4459.5mil,3707mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4494.5mil,3597mil)(4494.5mil,3737mil) on Bottom Overlay And Pad R6-1(4459.5mil,3707mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4424.5mil,3737mil)(4494.5mil,3737mil) on Bottom Overlay And Pad R6-1(4459.5mil,3707mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4424.5mil,3597mil)(4424.5mil,3737mil) on Bottom Overlay And Pad R6-2(4459.5mil,3627mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4494.5mil,3597mil)(4494.5mil,3737mil) on Bottom Overlay And Pad R6-2(4459.5mil,3627mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4424.5mil,3597mil)(4494.5mil,3597mil) on Bottom Overlay And Pad R6-2(4459.5mil,3627mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4065.5mil,3595.5mil)(4065.5mil,3735.5mil) on Bottom Overlay And Pad R7-1(4100.5mil,3705.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4135.5mil,3595.5mil)(4135.5mil,3735.5mil) on Bottom Overlay And Pad R7-1(4100.5mil,3705.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4065.5mil,3735.5mil)(4135.5mil,3735.5mil) on Bottom Overlay And Pad R7-1(4100.5mil,3705.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4065.5mil,3595.5mil)(4065.5mil,3735.5mil) on Bottom Overlay And Pad R7-2(4100.5mil,3625.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4135.5mil,3595.5mil)(4135.5mil,3735.5mil) on Bottom Overlay And Pad R7-2(4100.5mil,3625.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4065.5mil,3595.5mil)(4135.5mil,3595.5mil) on Bottom Overlay And Pad R7-2(4100.5mil,3625.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4424.5mil,3757mil)(4424.5mil,3897mil) on Bottom Overlay And Pad R8-1(4459.5mil,3867mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4494.5mil,3757mil)(4494.5mil,3897mil) on Bottom Overlay And Pad R8-1(4459.5mil,3867mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4424.5mil,3897mil)(4494.5mil,3897mil) on Bottom Overlay And Pad R8-1(4459.5mil,3867mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad R8-1(4459.5mil,3867mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4424.5mil,3757mil)(4424.5mil,3897mil) on Bottom Overlay And Pad R8-2(4459.5mil,3787mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4494.5mil,3757mil)(4494.5mil,3897mil) on Bottom Overlay And Pad R8-2(4459.5mil,3787mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4424.5mil,3757mil)(4494.5mil,3757mil) on Bottom Overlay And Pad R8-2(4459.5mil,3787mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R6" (4486.5mil,3769mil) on Bottom Overlay And Pad R8-2(4459.5mil,3787mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4065.5mil,3770.5mil)(4065.5mil,3910.5mil) on Bottom Overlay And Pad R9-1(4100.5mil,3800.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4135.5mil,3770.5mil)(4135.5mil,3910.5mil) on Bottom Overlay And Pad R9-1(4100.5mil,3800.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4065.5mil,3770.5mil)(4135.5mil,3770.5mil) on Bottom Overlay And Pad R9-1(4100.5mil,3800.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R7" (4128mil,3768.5mil) on Bottom Overlay And Pad R9-1(4100.5mil,3800.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4065.5mil,3770.5mil)(4065.5mil,3910.5mil) on Bottom Overlay And Pad R9-2(4100.5mil,3880.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4135.5mil,3770.5mil)(4135.5mil,3910.5mil) on Bottom Overlay And Pad R9-2(4100.5mil,3880.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4065.5mil,3910.5mil)(4135.5mil,3910.5mil) on Bottom Overlay And Pad R9-2(4100.5mil,3880.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad R9-2(4100.5mil,3880.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6665.394mil,3801.299mil)(6665.394mil,3907.598mil) on Bottom Overlay And Pad CAN_Transciever-8(6665mil,3761.929mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6665.394mil,3801.299mil)(6815mil,3801.299mil) on Bottom Overlay And Pad CAN_Transciever-8(6665mil,3761.929mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (6665.394mil,3801.299mil)(6665.394mil,3907.598mil) on Bottom Overlay And Pad CAN_Transciever-1(6665mil,3945mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (6665.394mil,3907.598mil)(6815mil,3907.598mil) on Bottom Overlay And Pad CAN_Transciever-1(6665mil,3945mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (6665.394mil,3907.598mil)(6815mil,3907.598mil) on Bottom Overlay And Pad CAN_Transciever-3(6715mil,3945mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (6665.394mil,3907.598mil)(6815mil,3907.598mil) on Bottom Overlay And Pad CAN_Transciever-2(6765mil,3945mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (6815mil,3801.299mil)(6815mil,3907.598mil) on Bottom Overlay And Pad CAN_Transciever-4(6815mil,3945mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (6665.394mil,3907.598mil)(6815mil,3907.598mil) on Bottom Overlay And Pad CAN_Transciever-4(6815mil,3945mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6815mil,3801.299mil)(6815mil,3907.598mil) on Bottom Overlay And Pad CAN_Transciever-5(6815mil,3761.929mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6665.394mil,3801.299mil)(6815mil,3801.299mil) on Bottom Overlay And Pad CAN_Transciever-5(6815mil,3761.929mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6665.394mil,3801.299mil)(6815mil,3801.299mil) on Bottom Overlay And Pad CAN_Transciever-6(6765mil,3761.929mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6665.394mil,3801.299mil)(6815mil,3801.299mil) on Bottom Overlay And Pad CAN_Transciever-7(6715mil,3761.929mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (315mil,3940mil)(315mil,4010mil) on Bottom Overlay And Pad R5-1(345mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (315mil,3940mil)(455mil,3940mil) on Bottom Overlay And Pad R5-1(345mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (315mil,4010mil)(455mil,4010mil) on Bottom Overlay And Pad R5-1(345mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (455mil,4010mil)(455mil,3940mil) on Bottom Overlay And Pad R5-2(425mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (315mil,3940mil)(455mil,3940mil) on Bottom Overlay And Pad R5-2(425mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (315mil,4010mil)(455mil,4010mil) on Bottom Overlay And Pad R5-2(425mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (550mil,3940mil)(550mil,4010mil) on Bottom Overlay And Pad R4-1(580mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (550mil,3940mil)(690mil,3940mil) on Bottom Overlay And Pad R4-1(580mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (550mil,4010mil)(690mil,4010mil) on Bottom Overlay And Pad R4-1(580mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (690mil,4010mil)(690mil,3940mil) on Bottom Overlay And Pad R4-2(660mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (550mil,3940mil)(690mil,3940mil) on Bottom Overlay And Pad R4-2(660mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (550mil,4010mil)(690mil,4010mil) on Bottom Overlay And Pad R4-2(660mil,3975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1760mil,2335mil)(1760mil,2265mil) on Bottom Overlay And Pad C16-2(1790mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1760mil,2265mil)(1900mil,2265mil) on Bottom Overlay And Pad C16-2(1790mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1760mil,2335mil)(1900mil,2335mil) on Bottom Overlay And Pad C16-2(1790mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1900mil,2265mil)(1900mil,2335mil) on Bottom Overlay And Pad C16-1(1870mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1760mil,2265mil)(1900mil,2265mil) on Bottom Overlay And Pad C16-1(1870mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1760mil,2335mil)(1900mil,2335mil) on Bottom Overlay And Pad C16-1(1870mil,2300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2444.5mil,2900mil)(2514.5mil,2900mil) on Bottom Overlay And Pad C18-2(2479.5mil,2930mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2514.5mil,2900mil)(2514.5mil,3040mil) on Bottom Overlay And Pad C18-2(2479.5mil,2930mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2444.5mil,2900mil)(2444.5mil,3040mil) on Bottom Overlay And Pad C18-2(2479.5mil,2930mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2444.5mil,3040mil)(2514.5mil,3040mil) on Bottom Overlay And Pad C18-1(2479.5mil,3010mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2514.5mil,2900mil)(2514.5mil,3040mil) on Bottom Overlay And Pad C18-1(2479.5mil,3010mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2444.5mil,2900mil)(2444.5mil,3040mil) on Bottom Overlay And Pad C18-1(2479.5mil,3010mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1740mil,3155mil)(1880mil,3155mil) on Bottom Overlay And Pad C19-2(1850mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1740mil,3085mil)(1880mil,3085mil) on Bottom Overlay And Pad C19-2(1850mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1880mil,3155mil)(1880mil,3085mil) on Bottom Overlay And Pad C19-2(1850mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1740mil,3085mil)(1740mil,3155mil) on Bottom Overlay And Pad C19-1(1770mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1740mil,3155mil)(1880mil,3155mil) on Bottom Overlay And Pad C19-1(1770mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1740mil,3085mil)(1880mil,3085mil) on Bottom Overlay And Pad C19-1(1770mil,3120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5760mil,3555mil)(5760mil,3695mil) on Bottom Overlay And Pad C1-1(5795mil,3665mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5830mil,3555mil)(5830mil,3695mil) on Bottom Overlay And Pad C1-1(5795mil,3665mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5760mil,3695mil)(5830mil,3695mil) on Bottom Overlay And Pad C1-1(5795mil,3665mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5760mil,3555mil)(5760mil,3695mil) on Bottom Overlay And Pad C1-2(5795mil,3585mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5830mil,3555mil)(5830mil,3695mil) on Bottom Overlay And Pad C1-2(5795mil,3585mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5760mil,3555mil)(5830mil,3555mil) on Bottom Overlay And Pad C1-2(5795mil,3585mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.949mil < 10mil) Between Track (5893.583mil,3563.425mil)(5893.583mil,3697.283mil) on Bottom Overlay And Pad Tant-C1-1(5929.016mil,3681.535mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.949mil < 10mil) Between Track (5964.449mil,3563.425mil)(5964.449mil,3697.283mil) on Bottom Overlay And Pad Tant-C1-1(5929.016mil,3681.535mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.949mil < 10mil) Between Track (5893.583mil,3563.425mil)(5893.583mil,3697.283mil) on Bottom Overlay And Pad Tant-C1-2(5929.016mil,3579.173mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.949mil < 10mil) Between Track (5964.449mil,3563.425mil)(5964.449mil,3697.283mil) on Bottom Overlay And Pad Tant-C1-2(5929.016mil,3579.173mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4725mil,3505mil)(4725mil,3435mil) on Bottom Overlay And Pad C26-2(4755mil,3470mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4725mil,3435mil)(4865mil,3435mil) on Bottom Overlay And Pad C26-2(4755mil,3470mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4725mil,3505mil)(4865mil,3505mil) on Bottom Overlay And Pad C26-2(4755mil,3470mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CAN_LevelShifter" (4849.598mil,3445.5mil) on Bottom Overlay And Pad C26-2(4755mil,3470mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4865mil,3435mil)(4865mil,3505mil) on Bottom Overlay And Pad C26-1(4835mil,3470mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4725mil,3435mil)(4865mil,3435mil) on Bottom Overlay And Pad C26-1(4835mil,3470mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4725mil,3505mil)(4865mil,3505mil) on Bottom Overlay And Pad C26-1(4835mil,3470mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CAN_LevelShifter" (4849.598mil,3445.5mil) on Bottom Overlay And Pad C26-1(4835mil,3470mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad Encoder ADC-15(3727.272mil,3890mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad Encoder ADC-16(3752.862mil,3890mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad Encoder ADC-10(3599.319mil,3890mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad Encoder ADC-11(3624.909mil,3890mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad Encoder ADC-12(3650.5mil,3890mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad Encoder ADC-13(3676.09mil,3890mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Analog Breakout ADC" (4450.409mil,3876mil) on Bottom Overlay And Pad Encoder ADC-14(3701.681mil,3890mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6540mil,3770mil)(6540mil,3910mil) on Bottom Overlay And Pad C2-1(6575mil,3880mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6610mil,3770mil)(6610mil,3910mil) on Bottom Overlay And Pad C2-1(6575mil,3880mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6540mil,3910mil)(6610mil,3910mil) on Bottom Overlay And Pad C2-1(6575mil,3880mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CAN_Transciever" (6591mil,4380.429mil) on Bottom Overlay And Pad C2-1(6575mil,3880mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6540mil,3770mil)(6540mil,3910mil) on Bottom Overlay And Pad C2-2(6575mil,3800mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6610mil,3770mil)(6610mil,3910mil) on Bottom Overlay And Pad C2-2(6575mil,3800mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6540mil,3770mil)(6610mil,3770mil) on Bottom Overlay And Pad C2-2(6575mil,3800mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CAN_Transciever" (6591mil,4380.429mil) on Bottom Overlay And Pad C2-2(6575mil,3800mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6810mil,4065mil)(6810mil,4205mil) on Bottom Overlay And Pad R2-1(6845mil,4175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6880mil,4065mil)(6880mil,4205mil) on Bottom Overlay And Pad R2-1(6845mil,4175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6810mil,4205mil)(6880mil,4205mil) on Bottom Overlay And Pad R2-1(6845mil,4175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6810mil,4065mil)(6810mil,4205mil) on Bottom Overlay And Pad R2-2(6845mil,4095mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6880mil,4065mil)(6880mil,4205mil) on Bottom Overlay And Pad R2-2(6845mil,4095mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6810mil,4065mil)(6880mil,4065mil) on Bottom Overlay And Pad R2-2(6845mil,4095mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6700mil,4065mil)(6700mil,4205mil) on Bottom Overlay And Pad R1-1(6735mil,4175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6770mil,4065mil)(6770mil,4205mil) on Bottom Overlay And Pad R1-1(6735mil,4175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6700mil,4205mil)(6770mil,4205mil) on Bottom Overlay And Pad R1-1(6735mil,4175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6700mil,4065mil)(6700mil,4205mil) on Bottom Overlay And Pad R1-2(6735mil,4095mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6770mil,4065mil)(6770mil,4205mil) on Bottom Overlay And Pad R1-2(6735mil,4095mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (6700mil,4065mil)(6770mil,4065mil) on Bottom Overlay And Pad R1-2(6735mil,4095mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5784mil,5093mil)(5784mil,5233mil) on Bottom Overlay And Pad C5-1(5819mil,5203mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5854mil,5093mil)(5854mil,5233mil) on Bottom Overlay And Pad C5-1(5819mil,5203mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5784mil,5233mil)(5854mil,5233mil) on Bottom Overlay And Pad C5-1(5819mil,5203mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5784mil,5093mil)(5784mil,5233mil) on Bottom Overlay And Pad C5-2(5819mil,5123mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5854mil,5093mil)(5854mil,5233mil) on Bottom Overlay And Pad C5-2(5819mil,5123mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5784mil,5093mil)(5854mil,5093mil) on Bottom Overlay And Pad C5-2(5819mil,5123mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4942mil,5029mil)(4942mil,5169mil) on Bottom Overlay And Pad C6-1(4977mil,5139mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5012mil,5029mil)(5012mil,5169mil) on Bottom Overlay And Pad C6-1(4977mil,5139mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4942mil,5169mil)(5012mil,5169mil) on Bottom Overlay And Pad C6-1(4977mil,5139mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4942mil,5029mil)(4942mil,5169mil) on Bottom Overlay And Pad C6-2(4977mil,5059mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5012mil,5029mil)(5012mil,5169mil) on Bottom Overlay And Pad C6-2(4977mil,5059mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4942mil,5029mil)(5012mil,5029mil) on Bottom Overlay And Pad C6-2(4977mil,5059mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1265mil,2920mil)(1265mil,2850mil) on Bottom Overlay And Pad C11-2(1295mil,2885mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1265mil,2850mil)(1405mil,2850mil) on Bottom Overlay And Pad C11-2(1295mil,2885mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1265mil,2920mil)(1405mil,2920mil) on Bottom Overlay And Pad C11-2(1295mil,2885mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1405mil,2850mil)(1405mil,2920mil) on Bottom Overlay And Pad C11-1(1375mil,2885mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1265mil,2850mil)(1405mil,2850mil) on Bottom Overlay And Pad C11-1(1375mil,2885mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1265mil,2920mil)(1405mil,2920mil) on Bottom Overlay And Pad C11-1(1375mil,2885mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1265mil,2550mil)(1265mil,2480mil) on Bottom Overlay And Pad C12-2(1295mil,2515mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1265mil,2480mil)(1405mil,2480mil) on Bottom Overlay And Pad C12-2(1295mil,2515mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1265mil,2550mil)(1405mil,2550mil) on Bottom Overlay And Pad C12-2(1295mil,2515mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1405mil,2480mil)(1405mil,2550mil) on Bottom Overlay And Pad C12-1(1375mil,2515mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1265mil,2480mil)(1405mil,2480mil) on Bottom Overlay And Pad C12-1(1375mil,2515mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (1265mil,2550mil)(1405mil,2550mil) on Bottom Overlay And Pad C12-1(1375mil,2515mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2110mil,2801mil)(2110mil,2941mil) on Bottom Overlay And Pad C14-2(2145mil,2831mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2180mil,2801mil)(2180mil,2941mil) on Bottom Overlay And Pad C14-2(2145mil,2831mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2110mil,2801mil)(2180mil,2801mil) on Bottom Overlay And Pad C14-2(2145mil,2831mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2110mil,2801mil)(2110mil,2941mil) on Bottom Overlay And Pad C14-1(2145mil,2911mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2180mil,2801mil)(2180mil,2941mil) on Bottom Overlay And Pad C14-1(2145mil,2911mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2110mil,2941mil)(2180mil,2941mil) on Bottom Overlay And Pad C14-1(2145mil,2911mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3797mil,138mil)(3797mil,208mil) on Bottom Overlay And Pad C20-1(3827mil,173mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3797mil,138mil)(3937mil,138mil) on Bottom Overlay And Pad C20-1(3827mil,173mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3797mil,208mil)(3937mil,208mil) on Bottom Overlay And Pad C20-1(3827mil,173mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3937mil,208mil)(3937mil,138mil) on Bottom Overlay And Pad C20-2(3907mil,173mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3797mil,138mil)(3937mil,138mil) on Bottom Overlay And Pad C20-2(3907mil,173mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3797mil,208mil)(3937mil,208mil) on Bottom Overlay And Pad C20-2(3907mil,173mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5456mil,1169mil)(5456mil,1239mil) on Bottom Overlay And Pad RADJ1-1(5486mil,1204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5456mil,1169mil)(5596mil,1169mil) on Bottom Overlay And Pad RADJ1-1(5486mil,1204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5456mil,1239mil)(5596mil,1239mil) on Bottom Overlay And Pad RADJ1-1(5486mil,1204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5596mil,1239mil)(5596mil,1169mil) on Bottom Overlay And Pad RADJ1-2(5566mil,1204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5456mil,1169mil)(5596mil,1169mil) on Bottom Overlay And Pad RADJ1-2(5566mil,1204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (5456mil,1239mil)(5596mil,1239mil) on Bottom Overlay And Pad RADJ1-2(5566mil,1204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4097mil,1163mil)(4097mil,1233mil) on Bottom Overlay And Pad RADJ2-1(4127mil,1198mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4097mil,1163mil)(4237mil,1163mil) on Bottom Overlay And Pad RADJ2-1(4127mil,1198mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4097mil,1233mil)(4237mil,1233mil) on Bottom Overlay And Pad RADJ2-1(4127mil,1198mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (4237mil,1233mil)(4237mil,1163mil) on Bottom Overlay And Pad RADJ2-2(4207mil,1198mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01