{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644441831377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644441831377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 16:23:51 2022 " "Processing started: Wed Feb 09 16:23:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644441831377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441831377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441831377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644441831654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644441831654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexTo7Seg " "Found entity 1: HexTo7Seg" {  } { { "HexTo7Seg.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/HexTo7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441837777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegtb.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegTB " "Found entity 1: SevenSegTB" {  } { { "SevenSegTB.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/SevenSegTB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441837778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "output_files/Mux4To1.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Mux4To1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441837779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837779 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Demux4x1To4x4.v " "Can't analyze file -- file output_files/Demux4x1To4x4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1644441837781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/displaydriver.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/displaydriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver " "Found entity 1: DisplayDriver" {  } { { "output_files/DisplayDriver.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/DisplayDriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441837782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "output_files/Lab2.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441837783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/demux1x4to4x4.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/demux1x4to4x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux1x4To4x4 " "Found entity 1: Demux1x4To4x4" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441837784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644441837804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDriver DisplayDriver:dd " "Elaborating entity \"DisplayDriver\" for hierarchy \"DisplayDriver:dd\"" {  } { { "output_files/Lab2.v" "dd" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Lab2.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644441837805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux1x4To4x4 DisplayDriver:dd\|Demux1x4To4x4:demux1 " "Elaborating entity \"Demux1x4To4x4\" for hierarchy \"DisplayDriver:dd\|Demux1x4To4x4:demux1\"" {  } { { "output_files/DisplayDriver.v" "demux1" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/DisplayDriver.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644441837806 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out3 Demux1x4To4x4.v(8) " "Verilog HDL Always Construct warning at Demux1x4To4x4.v(8): inferring latch(es) for variable \"Out3\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1644441837806 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out2 Demux1x4To4x4.v(8) " "Verilog HDL Always Construct warning at Demux1x4To4x4.v(8): inferring latch(es) for variable \"Out2\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1644441837806 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out1 Demux1x4To4x4.v(8) " "Verilog HDL Always Construct warning at Demux1x4To4x4.v(8): inferring latch(es) for variable \"Out1\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1644441837806 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out0 Demux1x4To4x4.v(8) " "Verilog HDL Always Construct warning at Demux1x4To4x4.v(8): inferring latch(es) for variable \"Out0\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1644441837806 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out0\[0\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out0\[0\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out0\[1\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out0\[1\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out0\[2\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out0\[2\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out0\[3\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out0\[3\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out1\[0\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out1\[0\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out1\[1\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out1\[1\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out1\[2\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out1\[2\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out1\[3\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out1\[3\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out2\[0\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out2\[0\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out2\[1\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out2\[1\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out2\[2\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out2\[2\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out2\[3\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out2\[3\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out3\[0\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out3\[0\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out3\[1\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out3\[1\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out3\[2\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out3\[2\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out3\[3\] Demux1x4To4x4.v(8) " "Inferred latch for \"Out3\[3\]\" at Demux1x4To4x4.v(8)" {  } { { "output_files/Demux1x4To4x4.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Demux1x4To4x4.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 "|Lab2|DisplayDriver:dd|Demux1x4To4x4:demux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7Seg DisplayDriver:dd\|HexTo7Seg:rick0 " "Elaborating entity \"HexTo7Seg\" for hierarchy \"DisplayDriver:dd\|HexTo7Seg:rick0\"" {  } { { "output_files/DisplayDriver.v" "rick0" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/DisplayDriver.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644441837807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644441838163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644441838499 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644441838499 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "output_files/Lab2.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Lab2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644441838521 "|Lab2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "output_files/Lab2.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Lab2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644441838521 "|Lab2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "output_files/Lab2.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Lab2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644441838521 "|Lab2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "output_files/Lab2.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab2/output_files/Lab2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644441838521 "|Lab2|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1644441838521 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644441838521 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644441838521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644441838521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644441838521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644441838532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 09 16:23:58 2022 " "Processing ended: Wed Feb 09 16:23:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644441838532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644441838532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644441838532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441838532 ""}
