.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000110000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001101110000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000111000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 6 0
000001110000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000110000
001100011000000000
000000000000000000
000000000000000000
000100000000000000
000001011000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000101110
000000000000011000
001100000000000000
000000000000000000
000000011000000000
000100000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000101010000100000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000001110000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
000001010000000000
000100001000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000001100001
000000000001010000
001000000000000000
000000000000000000
000011010000000000
000110011000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
010000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000001011000000101001010100000000
000000000000000000000000000001000000000000000000000000
101000000000000000000000000101011000101000000100000000
000000000000000111000000000000100000101000000000000000
110000000000001000000011100000011101110000000100000000
000000000000000001000100000000001000110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101000000101001010100000000
000000000000000000000000000001000000000000000000000000
000000000000000001100110001001100000101001010100000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100001111110101000000100000000
000000000000000000000100000000010000101000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000010010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000011001110000000100000000
000000001100001011000000000000001010110000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000011000000000000000000000000000000000000000
000001000000100001000000000000000000000000000000000000
000000000000000000000000001000011110101000000100000000
000000000000000000000000000001000000010100000000000000
000000000000000000000110001000011000101000000100000000
000000000000000000000000001011000000010100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000001101110101000000100000000
000000000000000011000000000000000000101000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001110000000100000000
000000000000000000000000000000011000110000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001100000100000000000000
000000000000000000000000000000010000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000000000000000001000000001100000010000000000
000001000000000000000000000101001100010000100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000100100
101000000000000000000000000000000000000000100100100000
000000000000000000000000000000001111000000000000000100
010000000000000000000111000000000000000000000110000000
110000000000001101000100001111000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000001000100
000000000010000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000001000000000110110000000000000000000000000000
000000000110100000000010100000000000000000000000000000
110000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000

.logic_tile 8 1
000001000000001000000110100000000001000000001000000000
000000000000000101000000000000001010000000000000001000
000000000000000000000000000000011011001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000101100000010000001000001100111000000000
000000000000001111000010100000001010110011000000000000
000000000000001101000000000000001000001100111000000000
000000000000000101100000000000001011110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101000000000001001000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100110010000000
000000000000000000000000000101000000110011000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000011111010101000000100000000
000000000000000000000000000000010000101000000000000000
101000000000001000000000000011000001100000010100000000
000000000000001001000000000000101011100000010000000000
110000000000000000000110000111111010101000000100000000
000000000000000000000000000000110000101000000000000000
000000000000000000000000011111000000101001010100000000
000000000000000000000011111101000000000000000000000000
000000000000000000000000010000011010110000000100000000
000000000000000000000010000000011011110000000000000000
000000000000001001100000000000011001110000000100000000
000000000000000001000000000000001011110000000000000000
000000000000001001100000000101101110101000000100000100
000000000000000001000000000000100000101000000000000000
110000000000000000000000011000011100101000000100000000
000000000000000000000010001101000000010100000000000000

.logic_tile 2 2
000000000000000101000110100101100000000000000100000001
000000000000000000000010100000000000000001000000000000
101000000000000000000010100000000000000000100100000001
000000000000000000000000000000001000000000000000000000
010000000000000000000000000000011000000100000100000000
100000000000000101000000000000010000000000000000000001
000000000000000101000110100101100000000000000100000000
000000000000000101000000000000000000000001000000000001
000000000000000000000000000001000000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000000000000000000000001000000000000000100000001
000000000000000000000000000000100000000001000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000100
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000001

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 4 2
000000000000000101000111100000011010000100000100000000
000000000010000000000100000000000000000000000000000100
101010100000000101000010101000000000000000000100000000
000001000000000000000000001001000000000010000000000100
010000000000000111000110000001011110101000000000000000
100000000000000000000100000000100000101000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000101000000000000010000000000000010000000
000000000000000000000000000001100000000000000100000001
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000001
000000000000000000000000000000000000000001000000000000
000000000000100000000000000000001010000100000100000000
000000000000010001000000000000000000000000000000000000

.logic_tile 5 2
000001000000000000000000000011111110101000000000100000
000000000000001111000000000000010000101000000000000000
101000000000000000000000000111100001100000010000000000
000000000000000000000000000000101111100000010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000001000000000110000011000000000000000110000000
000000000000000000000000000000100000000001000010000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000011100000000000000000100100000000
000000000000000000000000000000001111000000000010000000
000000000000000000000111000000000000000000000000000000
000000000000000000000111110000000000000000000000000000

.logic_tile 6 2
000000000000001000000110010000000001000000001000000000
000000000000001001000110010000001110000000000000001000
111000000000000000000000000101011110001100111000000000
000000000000000000000000000000000000110011000000000000
000001000000000001100011100000001000001100111000000000
000000000110000000100110100000001001110011000000000000
000000001110001000000000000000001000001100111000000000
000000000000001001000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000001100000000000000000000001010110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000001101000000110011000000000000
000000000000000101100000000000000000000000100100000100
000000000000000000000000000000001011000000000000000000

.logic_tile 7 2
000000000000000001100110100000011010010101010000000000
000000000000000000100000001101000000101010100000000000
101000000000000101000110010101100001011001100010000000
000001000000000000100110010000001010011001100000000000
110000000000000101100110010001011100101010100000000001
110000000000000000000110100000000000101010100000000000
000000000000001001100000000000001100010101010000000000
000000000000001001100000001001000000101010100000000000
000000000000001000000110000011001011001010000000000000
000000000000000111000000000101111100101010100000000000
000000000000001101100000000000000000000000000100000100
000000000000000111000000000001000000000010000001000000
000000000000000000000010000001101011000000000000000000
000000000000000000000000000101011100110101110000000000
110000000010000000000000000000011001001100110000000100
000000000000000000000000000000011001001100110000000000

.logic_tile 8 2
000000000000000101000010100101100000000000000000000000
000000000000000000000000000101000000111111110000000000
101000000000000000000010100000000000011001100000000000
000000000000000000000000001101001001100110010000000000
110000000110000001100000000001001010010101010000000000
110000000000000000000010100000010000010101010000000000
000000000000000101000000001101100000000000000000000000
000000000000001111000010101101001101001111000000000000
000000000000000000000111001011111001001000000000000000
000000000000000000000000001011011100000001000000000000
000000000000100001000000000111100000010110100100000100
000000000001010001000010000000000000010110100000000000
000000000000000000000010001101100000000000000000000000
000000000000000000000100000101100000111111110000000000
110000000000000001100000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000001100000000000000100000000
000010100000000000000000000000100000000001000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000011000000100000110000000
000000000000000101000010100000000000000000000000000000
101000000000000101000000000000001010000100000101000000
000000000000000101000000000000000000000000000000000000
010000000000000101000000000000000000000000100100000000
100000000000000000000000000000001000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
100000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
110000000000000101000000001011101101100100010110000000
010000000000000000100000000101101000111000110000000000
000000000000000101000000000101011011101001110100000000
000000000000001001100010011111001010101000100010000000
000000000000000001000111101011011100111000000100000000
000000000000000000000011110101101110110101010010000000
000000000000000001000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001001001111101000010100000001
000000000000000000000000001101111000101110010000000000

.ramb_tile 3 3
010000000000000001000000010111100000000000
001000001010000001000011110001000000000000
101010100001011111100000000011000000000000
000000001100001111000011111111000000000000
010000000000001000000010001101100000000000
011000000000000111000100001001100000000000
000010000000001111000110000111000000000000
001001000000001011100111000001100000000000
000000000000000000000000000101100000000000
001000000000001101000000001101000000000000
000000000000000000000000000111100000000100
001000000000000000000000000101100000000000
000000100100001000000011101111000000000100
001001000000000111000010010101000000000000
010010000000001000000111001101100000000000
011001000000000111000100000001100000000000

.logic_tile 4 3
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000010000000
111000000000100000000000000000000000000000100100000000
000000000001000000000000000000001011000000000010000000
110000000000000000000000000000001100000100000110000000
110000001010000000000010110000010000000000000000000000
000000000000000000000111110101100000100000010000000000
000000000000100000000110000000101110100000010000000010
000000000000000101000010101111000000101001010000000000
000000000000000000000010101101100000000000000010000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000000011000000000010000000000101
000000000000001000000011110000011010000011110100000001
000000000000000111000011100000010000000011110010000000
110000000000100000000000000011000000000000000100000000
000000000001000101000000000000100000000001000010000000

.logic_tile 5 3
000000000000001000000000010011100001011001100000000000
000010000000000101000010100000101010011001100000000000
111000000000010000000110010011000000000000000100000000
000000000000100000000110100000100000000001000010000000
000000000000001000000000000101011110001010000000000000
000000000000000001000000001001011110010000010000000000
000000000000000101100110100001000000011001100000000000
000000000000000000000000000000001110011001100000000000
000000000100000000000111001000001011100000100000000000
000000000000000000000010001101001100010000010000000000
000010000000001101000010101111101110000011000000000000
000001000000001011000000000011111101110000000000000010
000010000000000001100110000001100000000000000000000000
000001000000000101000000000001100000111111110000000000
000000000000000000000111010101111001100101100000000000
000000000000000101000010000000011110100101100000000000

.logic_tile 6 3
000010100000000001100000000001100000000000000100000000
000001000000000000000000000000100000000001000000000000
101001000001000011100110000000000000000000100100000000
000010101110100000100000000000001111000000000000000000
000000000000000000000000010101100000000000000110000000
000000000000000000000011110000000000000001000000000000
000000000000001101000000000000000000000000100110000000
000000000000000001000010100000001000000000000000000000
000000000000000000000000010000001110000100000100000000
000000000000000000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101101011011010010000000000
000000000010001011000011111011111010000000000000000000
000001000000000000000000001000000000000000000100000000
000010000000000000000000000001000000000010000000000000

.logic_tile 7 3
000000000110000101000110100000001010000100000100000000
000000000000000101000010010000010000000000000000000000
101000000000000000000000010000001100000100000100000000
000000000000000000000010100000000000000000000000000000
010000000000001101000111110101111100101000000000000000
010000001110000101100110010000110000101000000000000000
000000000000000101000000000001011110100010000000000000
000000000000010000000010100101001000001000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100001100110000000011010010101010000000000
000010100000000000100000001001000000101010100000000000
000000001100000000000110000011111110001000010000000000
000000000000000000000100001101001010010010000000000000
110000000000001011100000000001101111001000010000000000
000000000000001001100000000101111110100001000000000000

.logic_tile 8 3
000000000100000000000010111011101100001100000000000000
000000000000000101000010100111101000000000000000000000
101000000000000101000000000001101100001000000000000000
000000000000000101000010101111011001000001000000000000
000000000000001000000110100011001011101000010100000000
000000000000000001000010101001101100111000100010000000
000000000000000000000110010101011101101000000000000000
000000000000000000000010101101111111001000000000000000
000000100000000001100110001101111110101000000000000000
000000000000000000000010111101100000000000000000000000
000000000000001001100110010000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000100101000000011111101010101011010000000000
000000000000010000100010011001111110001011100000000000
110000000000001111100000011011000001110000110000000000
000000000000001001000011110001101100001111000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000001000000
000000000000000000000000000101100000000000000100000000
000010100000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001010100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001010000000000000000000000000000

.logic_tile 11 3
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000010
000000000000000000000000000000000000000000000011000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000001000000
000100000000000000
000000000000000000
000000000000011000
000010000000000000
000010110000000000
000100111000000000
000000001001000000
000000000000000000
000000000000000000
000000000010010010
000000000001110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
001000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
110000000000000000000010000000001110000100000000000000
001000000000001001000100000000010000000000000000000000
001000000000000001100000001001001101101001000000000000
000000000000000000000000000101011000111001100000000000
110000001100000000000010100111101101101001000000000000
111000000000000001000110000001111010110110010000000000
000000000000000001100000000001011101101001000000000000
001000000000001001000000000101011000111001100000000000
000000000000000000000110110011111000111001010000000000
001000000000000000000010100001101011100010100000000000
000000000000001000000110111000000000010110100100000000
001000000000000101000010100001000000101001011010000100
000000000000000000000011100001101001100000010001000000
001000000000000000000010110001011100111110100000000000
110000000000000101100000000001011111101001000000000000
001000000000000000000010011101001000111001100000000000

.ramt_tile 3 4
000010100000011111100111011001000000000000
000000000000001001100011111001000000000000
111000000000000011100111011011000000000000
000000000000000000100110011011000000000000
010000000000000000000000011001100000000000
010000000000000000000010011101000000000000
000000000000000111100110000111100000000000
000000000000000000000100001101000000000000
000000000000000101000000000001100000000000
000000000000000001000010000001100000000000
000000000000000000000010000011000000000000
000000000000000000000011110011100000000000
000000000000000000000010100001000000000000
000000000000010101000000001111100000000000
010000000000000111000000000011100000000000
110000000000000000100000000111100000000000

.logic_tile 4 4
110000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000111000011001110010101010000000000
111000000000000011000000000000010000010101010000000000
000000000000000000000000011011001100111001110100100000
001000000000000111000011111101101110010100000000000000
000000000000001101100000010101101000101000000000000010
001000000000001001000011100000010000101000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000001101000010100000000000000000000000000000
000000000000000000000000000011011101111001110100000000
001000000000001101000000000101101110010100000000000010

.logic_tile 5 4
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001101000000000000001000
000000000000000000000000000000011101001100111000000000
000000001100000000000000000000011100110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001111110011000000000000
000000000000100000000000000011001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000001000000000010000001000001100111000000000
001000000000001001000010010000001100110011000000000000
000000000000000001100000010111001000001100111000000000
001010000000000000100010010000000000110011000000000000
000000000000000101000010100000001000001100111000000000
001000000000001101100100000000001111110011000000000000
000000000000000000000110000000001000001100110000000000
001000000000000000000100000000001110110011000000000000

.logic_tile 6 4
010010100000000000000110010001000000000000000100000000
001000000000000000000010000000100000000001000000000000
111000000000000000000000000001111111000000010000000000
000010100000000000000010111111111110000000000010000000
000000000000001001100010100000000000000000000100000000
001000000000001001100100000101000000000010000000000000
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000100
001000000000000000000000000000001001000000000000000000
000000000111011000000000010000011100000100000100000000
001000000000101011000010000000000000000000000000000000
000000000000000000000000010000001010000100000100000000
001000000000000000000010010000000000000000000000000000
000000000000001000000110000011100000000000000100000000
001000001000001001000100000000100000000001000000000000

.logic_tile 7 4
010000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000011100000100000100000000
000000000000000111000000000000000000000000000000000010
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000001000000000000111000000000000000100000000
001000000000000001000000000000000000000001000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
111000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000111001000010100000000000000
001000000000000000000000000011110000000000000010000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
001000000100001000
010000000100000000
100000000100000001
000000000100100010
000000000100110000
001100000101000000
000000000100000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000101000010100000011000000100000100000001
001000000000000000100100000000000000000000000000000000
101000000000000101000000000000000000000000100100000000
000000000000000000100010110000001011000000000000000000
010000000000000000000000000000001010000100000100000000
101000000000001101000010110000000000000000000000000000
000000000000000000000000000000000000000000100100000001
001000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001001000000000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
001000000000000000000000000000010000000000000000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
110000000000001001100000000000000000000000000000000000
001000000000001001100000000000000000000000000000000000
001000000000000101000000000111111011111001000100000000
000000000000000000000000001111011000110101000000000100
110000000000000101100010100000000000000000100000000000
111000000000000000000000000000001010000000000000000000
000000000000000101000010100111100000000000000000000000
001000000000000000100000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010001011011101100010000000000
001000000000000000000010100111001000101100100000000001
000000000000000101000111000001011001101000110000000000
001000000000000101000010000111001010100100110000000010
000000000000000101100010101101011101101101010110000000
001000000000000001000000000111111000100100010000000000

.ramb_tile 3 5
010000000000001000000111111111100000000000
001000000000000111000011111101000000000000
101000000000001000000011110001000000000001
000000000000000111000011010101000000000000
010000000000000011100010010011100000000000
011000000000001111000011010101000000001000
000000000000001001000010001001100000000000
001000000000001111000000000101100000001000
000000000000001000000000000111000000000000
001000000000000111000000001101100000000000
000000000000000001000000001111100000000000
001000000000000000000000001001000000000000
000000000000000000000000011101000000000000
001000000000000000000011000101100000000000
010000000000000011100000000011000000001000
011000000000000001100000001001000000000000

.logic_tile 4 5
010000100000000000000000000001100000000000000100000000
001000000000000000000000000000100000000001000011000000
111000000000000000000110010000011010000100000100000000
000000000000000000000110010000000000000000000000000010
010000000000000000000010100001100001011001100100000000
111000000000000000000100000000101001011001100000000100
000000000000000001100000000001100000000000000100000000
001000000000000000100000000000100000000001000000000010
000010000000000000000000010000011100000100000100000000
001001001000000000000010100000000000000000000000000000
000000000000000101100000000000001110000100000100000000
001000000000000000000000000000000000000000000010000000
000010100000001101100000000000000000000000000100000000
001000000000000101000000001011000000000010000000000010
110000000000000000000000000000000000000000100100000000
001000000000000000000000000000001110000000000010000000

.logic_tile 5 5
010000001110001101000010101001100000000000000000000000
001000000000001001000010101001000000111111110000000000
101000000000001101000110000000001010110011000000000000
000000000000000101000110100000011000110011000000000000
000000000000000000000111110101101000010101010000000000
001000000000000000000010000000010000010101010000000000
000000000000000001100110000000011000000100000100100000
001000000000000101100000000000000000000000000000000000
000000000000001000000010001001101110100010000000000000
001000000000000001000000000101111100001000100000000000
000000000000000000000000000000001000001100110000000000
001000000000000000000000000000011001001100110000000000
000000000000100000000000010011001011100010000000000000
001000000001010000000010010001111011001000100000000000
000000000000000000000000001000000001011001100000000100
001000000000000000000000000001001010100110010000000000

.logic_tile 6 5
010000000000000101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
101000001000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
011000000000000011100011100000000000000000000000000000
000000000000001101000000000000000000000000100100000000
001000000000000111100000000000001011000000000000000000
000000000000010000000010000000001100000100000100000000
001000000000100000000011110000010000000000000000000000
000000000110000000000000011111111100011010010000000000
001000000000000000000010010001111000000000000000000000
000000000000000000000000000111011011000010010000000000
001000000000001111000000000101001010100100000000000000
110001000000000000000110000000000000000000000110000000
001000000000000000000100000101000000000010000001100100

.logic_tile 7 5
010000000000000001100110010001100000000000001000000000
001000000000100000000011010000100000000000000000001000
101000000000000000000110000000011010001100111100000000
000010000000000000000000000000011000110011000000000000
010000000000000111100000000111001000001100111100000000
011000000000000000100000000000100000110011000000000000
000000000000000000000110000000001000001100110100000000
001000000000000000000000001001000000110011000000000000
000000000000000000000000010000000000111001110010000001
001000000000000000000011001011001010110110110000100010
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
001001001010000000000010000000000000000000000000000000
110000000000000000000000000000011010000011110100000000
001000000000000000000000000000010000000011110000000000

.logic_tile 8 5
010010100000001101000000001111101010111100000000000000
001001000000000001100000000101101010110100010000000000
101000000000000101000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
110000000010000101100110110000000000000000000000000000
001000001110001001000010100000000000000000000000000000
000000000000000101000110100000000001100000010100000000
001000000000000000100000000001001100010000100000100000
000000000000000000000000001001111110100000110000000000
001000000000000000000010011101011101110100110000000000
000000000100001001100000000001001010101100010100000000
001000000000000001000000000000011000101100010000000000
000000000000000000000000000001001011110100010100000000
001000000000000000000000000000011100110100010000000010
110000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000

.logic_tile 9 5
010000000000000111100000000001100000000000000100000000
001000000000000000100000000000000000000001000001000000
101000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000001001000010000000
001000000000000000000000000101001000000110000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
001000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000001100000001100000000001000000100000010100000000
000000000000000000000000000000001010100000010010000000
101000000000000000000011100101001010101000000100000000
000000000000000000000100000000010000101000000000000000
110000000000000001000110010011100000101001010100000000
000000000000000000000010000101000000000000000000000000
000000000000000000000000010101000000101001010100000000
000000000000000000000010001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101000000101001010100000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000001100000101001010100000000
000000000000000000000000000101100000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
100000000000000000000000010000000000000000000000000000
000000001000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001001100000000000011100000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010001100000001000001000101010100100000001
000000000000100000000000000011010000010101011000000010
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000001100111111001100000000000
000000000100100000100111110001000000000000
111000000000001011100000010101000000000000
000000000000001011100011011011000000000000
010000100000001111100110001111000000000000
010000000000001001100100001001000000001000
000000000000000111100111111011000000000000
000000000000000111000111100101100000000100
000000000000000000000111110001000000000000
000001000000000000000010011111100000000100
000000000000000000010000000111000000001000
000000000000000000000000000001000000000000
000000000000000111000010000101100000001000
000000000000000001100000001101100000000000
010000000000000000000000000101100000000000
110000000000000000000000000101100000000000

.logic_tile 4 6
000000000000000000000111111000000000100000010100000000
000000000000000000000010111101001001010000100000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000110000011101010111101010000100100
000000000000000000000000000000100000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000001000000101001010110000000
000000000000000000000010001001100000000000000001000000
000000000000000000000000000101000000100000010100000000
000001000000000000000000000000001001100000010000100000
110000000000000000000000000000001001110000000100000000
000000000000000000000000000000011100110000000000000000

.logic_tile 5 6
000000000000000000000000001101101110100001000000000000
000000001000000000000000001001001010000000000000000000
101000000000000001100111000000000001000000100100000000
000000001100000000100110100000001011000000000001000000
010000000000001101000000000001111001100001000000000000
100000000000000101000000000111011010000000000000000000
000000000000000101000110110000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010000100000110000000
000000000000010000000000000000010000000000000000000000

.logic_tile 6 6
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000110000000000010100000000000000000000100000000
000010100000000101000000001111000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000010000000001000000000001000000000000000000100000000
000001000000001111000000001001000000000010000000000000
000000000000000000000010100011011010110110110000000000
000000000000000000000000001111101110111000110000100000
000000000110000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000101000110110000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000101000000000011000000100000010000000000
000000000000000000100011110000001111100000010000000000
101000000000000000000000000101011010111101010000000000
000000000000000000000000000000100000111101010010000000
010000000000000101000010100001011110111001110000000000
010000000000000000100100001101011100111101110000000000
000000000000000001100000001111011100001001000000000000
000000000000000000000000000011101100000110010000000000
000001000000001101100110000011101100101011110000000000
000000000000000001000000000101011100010111100000000000
000000000000001101100000000101001101111001010000000100
000000000000000101000000000000001100111001010000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000011000011110010000000100000000
000000000000000001000010100111001100100000000000000010

.logic_tile 8 6
000000000000001001100000011001011110000000000000000000
000000000000000001000010100111000000101000000000000000
101000000000000000000000000001000000111111110101100000
000000000000000000000000000001000000101001010001000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000000011100001010000100000000000
000000000000000000000000000000001100010000100000000000
000000000000000001000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000001000011100010100000000000000
000000000000000000000000000011000000101000000001000000
110000000000101001100000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
010000000000000010
000100000000100000
000000000000000000
100000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000110010
100000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000001000000110100101101011000001000000100000
000000000000001011000100000001111001000000010001100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000011110000100000100000000
000000000000000000000100000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101101010111100000010000000
000000000000000000000000001001111000111100010000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000100010000000000111100000001010000100000100000000
110000000000001111000000000000000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000100000001000000000000000000001000000100100000100
010001000000001011000000000000001110000000001000000000

.logic_tile 6 7
000000000000000000000000001000001100000000010000000000
000000000000000000000000001101001111000000100000000100
111000000000000111000011100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100011000101000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000011011001100101000010100000000
000000001100000000000011010001101011111000101000000001
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000011101000000010100000000
000000000000000001000000000111011001000000100000000010

.logic_tile 7 7
000000000000000001100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
111000000000000000000000000000011010000100000110100000
000000000000000000000000000000010000000000001001000101
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110000001100010100101100000010110100000000000
000000000000000000100100000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000001100000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000001110001101000000010111111001001100111000000000
000000000000000001000010000000011010110011000000000000
010000000000000101000010110101101001110011000000000000
110000000000000000000010000000001000001100110000000000
000010000000000000000000011001100001100000010000100000
000001000000000001000010001011001100000000000000000000
000000000000100000000000000001101010000001010100000000
000000000001010000000000000101011111000010000000000000
000000000000000001100110001111001011011100000100000000
000000000000000000000000000011101000101000000000000000
000000100000000000000110000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
110000000000000101100000000111001011010100000100000000
000000000000000000000000000001101000100000000000000000

.logic_tile 9 7
000000000000000000000000010000000000000000000100000000
000001001010000000000010001001000000000010000000000000
111001000000000000000110100000001110000100000100000000
000010000000000000000000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000111100000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000001101000000000000001110000100000100000000
000000000100000001100000000000000000000000000000000000
000000000000000000000000000101000000000000000000000001
000000000000000000000000001011000000101001010010000110

.ramb_tile 10 7
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010101000000010110100000000000
010000000000000000000011110000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000011100000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
010000111000000010
000100001000000000
110000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000001000000
000001111000000000
100000001000000000
000000000000000010
110000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001001100000000001100000000000001000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000010001000001000001000011100000000
110000000000010000000000001101001001000100100000000000
000000000000000111000110000101101000000001010100000000
000000000000000000100000001001100000101000000000000000
000000000000000000000000001001100001001001000100000000
000000000000000000000000001101001000010000100000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000001000000001111001110000000000
000000000000000000000000000101001011110110110001000000
010000000000000000000000001001011000011111110000000100
110000000000000000000000000001101001111111110000000000

.logic_tile 6 8
000000000000001000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
111000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
010010100000000000000000000000000000000000000000000000
010001001110000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001010000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000101000000000000000100000010
000000000000000000000000000000100000000001000010000110
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000001000000000000000000000000000000000000000
000000000000001001000010110000000000000000000000000000
111000000000000000000010100011100000000000000100000000
000000000000000000000100000000000000000001000000000000
110000000000000000000000010101101010111100100000000000
010000000000000000000011000000111000111100100000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000111100000100000010010000000
000000000000000101000000001111001011010110100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010010100000000101100000001001001001000000000000000000
110000000000000000000000001101011001000001000000100000

.logic_tile 9 8
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001011000000000000001000
111010000000001000000000000000000001000000001000000000
000001000000001111000010100000001101000000000000000000
010000000000000000000110000111001000001100110100000000
010000000000000101000000000000100000110011000000000000
000000000000000000000111100000001010000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000011101110100000000000000000
000000100000000000000000000000111011100000000000000000
000000000000000000000110000000001011011111010000000000
000000000000000000000000001111011101101111100000000000
000000000000000000000000011101000001000000000000000000
000000000000000000000010001001001011001001000000000100
010000000000000000000000000101000001001100110100000000
010000000000000000000000000000101101110011000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000100000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000100000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000101110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001101000000000010000010000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000001101111000110100000000
000000000000000000000000001111001101110100110010000000
111000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000101000010110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000101000010000011101100101000010100000000
000000000000000000000100000111011101111000100010000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000001000000000000000000000000000000000000000
000000000000001001000011110000000000000000000000000000
111000000000001001100000000001011001001100000000000000
000000000000000001000010101111011111000011010010000000
010000100001001001100000001001101010100010100100000000
010001000000101001000000000001001101100001010000000000
000000000000000000000000000101000000000000000000000000
000010100000000000000000000000000000000001000000000000
000000000000000000000000010111101111111111010000000000
000000000010000000000011100000111001111111010000000000
000000000000100000000000001001100000111111110000000000
000000000000000000000000001111101111011001100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000001010000011110000000010
000000000000000000000010000000000000000011110000000100
111000000000001000000000001000000000010110100001000000
000000001010001111000000000101000000101001010000000000
010000000000000000000000010000011100000100000100000000
010000000000000101000010100000010000000000000000000000
000000000000001000000000000111100000000000000000000000
000000000000001111000000000000000000000001000000000000
000000000000000000000000010000001011111100110000000000
000000000000000000000010000000011101111100110000000001
000000000000000001000010010000000000000000000000000000
000000000000000000100110010000000000000000000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000010100000000000000000000000000000
010000000000000101100110110111101101100000010000000000
010000000000000000000010001111111111111110100000000000

.logic_tile 8 9
000000000000000000000111010011100000000000001000000000
000000000000000000000011010000100000000000000000001000
111000000000000000000010110111000001000000001000000000
000000000000000000000111100000101011000000000000000000
010000000000000101000010110101001001001100110100000000
010000000000000000100110000000101001110011001000000000
000000000000000011000110110000011001001100110100000000
000000000000001101000011101011011101110011001000000000
000000000000000000000110000011111011100100010000000000
000000000000000000000000001101101011110100110000000000
000000100000001000000110000111000001001111000000000000
000000000000000001000000001001101111011111100000000100
000000000000000000000110000011011001111001110000000000
000000000010000000000000000101111100111000100000000000
010000000000000000000000011000000000010110100100000000
110000000000000000000010101011000000101001010000000000

.logic_tile 9 9
000000000000000000000000000000001010111100110010000000
000000000000000000000010010000011101111100110000000001
111000000000000000000000001000011101101000110100000001
000001000000000000000010101101011111010100110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000111110000011001110000000000000101
000000000000000101000010100000011010110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001011000011000000000000
000000000000000000000000000000011011000011000001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010111000000000
000001010000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100001100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000111000000011110000100000100000000
010000000000000000000100000000010000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000101011000000110100000000000
000000000000100101000010001011101100001111110000000000

.logic_tile 6 10
000000000000000101000010110101011111000000010010000000
000000000000000000100110100011111010000000000000000100
111000000000001000000000000101001000000000000000000000
000000000000001001000000000001111010000010000010000000
110000000000000101000010100000011011001011100000000000
110000000000001101100110100011001000000111010000000000
000010100000000001000000000001001010000000000000000000
000001100000000101000000000101101001000010000000000000
000000000000000000000110011000011110101011110100000000
000000000000000001000110100001010000010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000001000000010000001100001001010000000000
110000000000000000000010101111011101000110100000000000

.logic_tile 7 10
000000000000000000000000010101011110111101010000000000
000000000000000000000010001001000000010110100010000000
111000000000000011100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000001000000000001101000001000000000010000000
110000000000001011000000000001001101001001000001000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000011111011000000000000000000000
000000000000000000000010011011100000000001010010000000
000000000000000000010000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000110010111100000000000000100000000
000000000000000000000110010000000000000001000000000000
110000000000001000000000001011101100001011100000000000
010000000000001001000000000001111010011101010000000100

.logic_tile 8 10
000000000000000000000000010011000000000000000100000000
000000000000000000000010000000100000000001000000000000
111000000000000001000000001101101000010000000000000000
000000000000000000100000001111111011010110000000000000
110000000110001000000000001000000000000000000100000000
110000000000000001000010101011000000000010000000000000
000000000000000000000010100000000001000000100100000000
000000000001000000000000000000001101000000000000000000
000000000000001000000010000000011000000100000100000000
000000000000001011000100000000000000000000000000000000
000000000110001000000010010011000000000000000100000000
000000000000000111000111000000000000000001000000000000
000000000000000000000110000111100000000000000100000000
000000000000000000000100000000000000000001000000000000
110000000000001001100000010111111010101000000000000000
010000000000001011000010000101011011011000000000000000

.logic_tile 9 10
000000000000000001100000011000000000000000000110000000
000000000000000000000011100101000000000010000000000000
111000000100001000000000010000011000000100000100000000
000000000000000001000010000000000000000000000000000000
010000000000000000000110010000000000000000100100000000
010000000000000000000010000000001011000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000001010000100000100000000
000000000010000000000000000000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000001110001000000000000001000000000000000100000000
000000000000000011000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001001010000000000011100000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000011000000000
000000000000000000
001100000000000000
000000000000000010
001000000000100000
000100000000000100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000010000000000000000000000000000000000000000010
010000000000000000000000000000000000010110100000000000
110000000000000000000000001101000000101001010001000000

.logic_tile 5 11
000000000001010000000000000101001111011110100010000000
000000001010000000000010101001101000101001010000000000
111000000000001000000010100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
010000000001010001000010110011111101111111010110000000
110000000000100000000011111011011011111111000000000000
000000000000001000000010101000000001100000010000100000
000000000000001001000010001101001110010000100000000000
000000000000001000000000000101111000000000000000000000
000000000000000101000010110101011100000000010000000000
000000000000000101100110101000001001100000000000000000
000000000000000000000000001101011010010000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000

.logic_tile 6 11
000000000000001000000000010000000001010000100100000000
000000000000001101000010010001001000100000010000000000
111000000001011000000000000001011000000001010100000000
000000000100100111000000000000000000000001010000000000
010000000000000000000000001000011010000000010000000011
010000000000000000000000000111001110000000100000000000
000010100000000011000111000001011000101000000100000000
000000001100000101000000000000000000101000000000000000
000010000000001000000110000111001100000110100000000000
000000000000000001000000000111111100000011000000000100
000000000000000000000000000011001110111001110000000000
000000000000000000000000001011001111111100110000000100
000000000000000001100000011000011010010000000000000000
000000000000100000000010011101001110100000000000000000
010000000000000101100000000011001110000000000000000000
110000000000000000000000001011001111000010000010100000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000110000011000000
000000000000000000000000001111001111001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000001100000011000000000000000000000000000001000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000001100000
111000000001000000000000000000000000000000000110000000
000000000000000111000000001111000000000010000000100000
010000000000000000000111000011000000000000000100000000
110000000000000000000000000000100000000001000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000001000000000010011111000000001010000000000
000000000000001001000010100000000000000001010000100000
000000000000000000000000011000000000000000000111000000
000000000000000000000010100111000000000010000000000000
000000000000001101100000001000000000000000000100000000
000000000000000101000000000111000000000010000001100000

.logic_tile 9 11
000000000000000101000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000101000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
110000000000000000000000000001000000000000000100000000
010000000000000000000000000000000000000001000000000000
000000000000000011100000001000000000000000000100000000
000001000000000101100010100001000000000010000000000000
000000000000000000000000010000001000000100000100000000
000000000000000000000010110000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000100100000000
000000000010000000000000000000001001000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000010000000000010
000111010000000000
000000000000000000
100000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
010011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000001
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000010000000000100
000011010000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000001100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
110000000000000000000000000000000001000000100100000000
111000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000100000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000001000000000001001111010010110100000000000
001000000000001101000000001111110000000010100001000000
111000000000000111100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
010000000000000001000010010000001010000100000100000000
111000000000000000000111110000010000000000000000000000
000000000000000000000111110101100000000000000100000000
001000000000000000000110000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000001000000000000000100000000
001001000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000101
001000000000000000000000000000001010000000000000100000
000000000000000000000010101000000000000000000100000000
001000000000000000000000000001000000000010000000000100

.logic_tile 6 12
010000000000000000000010100000000000000000000000000000
001000001000000000000110100000000000000000000000000000
111000000000000000000110111000011001110000100000000001
000000001100001101000010101001011110110000010000000000
110000000000000101000000000000000000000000000000000000
111000000000000000100000000000000000000000000000000000
000000000000001000000000001001101010110111110100100000
001000000000000001000000001111001001110110110000000000
000000000000000000000000001000000000010000100000000001
001000000000000000000000000011001001100000010000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000010000101100000001001000010000100
001000000000000000000000000000001010001001000000000000
110000000001001111100000000000000000000000000000000000
111000000000100101100010110000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000001100000100000100000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
110000000000000000000010100011100000000000000100000000
011000000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000111000111001000011111111000000010000000
001010000000000000000110001011011111110100000001000000
000000000000000000000111000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000000101000000010000011010000100000100000000
001000000000000000100010000000010000000000000000000001
000000000001000000000010110101001111011110100000000000
001000000000100001000110011111101110011101000000000000

.logic_tile 8 12
010000000000000000000000000111100000000000000100100000
001000000000000000000000000000100000000001000000000000
111000000000000000000000000000001010000100000100100000
000000000000000000000000000000010000000000000000000000
110000000000000000000011100000000001000000100100000000
111000000000000000000000000000001111000000000000000010
000000000000000000000000000111100000000000000100100000
001000000000000000000000000000000000000001000000000000
000000000000000000000010100000011110000100000100000000
001000000000000000000000000000000000000000000000100000
000000000100000001000000000111000000000000000100000000
001000000000010000000000000000000000000001000000000010
000000000000000101000011100011100000000000000100000000
001000001110000000000000000000000000000001000000100000
000000000010000101000111000000000000000000000100000000
001000000010000101000110101011000000000010000000000010

.logic_tile 9 12
010000000000000000000000000000000000000000100101000000
001000000000000000000000000000001010000000000000000100
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000011100000000001000000100100000000
111000000000000000000000000000001011000000000001000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000010000100000010
000011010100000000
000001010100000000
010000001100000001
000000000100000010
000000000100010000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100001000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000111000010100000001100000100000100000000
001000000000000000000010010000010000000000000000000100
111000000000000000000000000000001010000100000100000000
000000000000000000000010100000010000000000000000000001
010000000000000000000010100001000000000000000100000000
011000000000000000000110100000000000000001000000000001
000000000000000101000010100011100000000000000000000000
001000000000001101000000000000100000000001000000000000
000000001110000000000010101000000001001001000000000000
001000000000000000000000001111001001000110000010100000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000101111010000000000000000001
001000000000000000000000001001011011000010000010000010

.logic_tile 6 13
010000000000000000000000000001111111010111100000000001
001000000000001001000011100101101101110111110000000000
111000000000001000000110100101111111011111110000000001
000000000000000101000000000000111111011111110001000100
010000000000100111100000000000000000000000000100000000
011000000000000000000000001011000000000010000010000001
000000000000000001000110000001000000000000000000000000
001000000000000101000000000111000000101001010000000000
000001000000100000000110001011111001010111110000000000
001010100001010000000110110101111101100111110000000000
000000000000000000000110110000001110000100000100000100
001000000000000000000010010000010000000000000000000001
000000000000000000000010110000011011110000000010000000
001000000000000101000110010000001000110000000000100000
110000000000000001100110010000011110000010000000000000
001000000000000001100110011011001111000001000000000100

.logic_tile 7 13
010000000000000101100110010001001000000111010000000000
001000000000000101000011110111011000101011010000000000
111000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000010101000000000000011110000100000100000000
011000000000000000000000000000000000000000000000100000
000000000000000011100000000111111100101000000000000000
001000000000000000100000000000110000101000000000000000
000000000000100000000000000001001000001111110000000000
001000000000001101000010000101011001001001010000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000100000000
001000000000000000100000000011000000000010000000000000
000000000000000101000011100000011010000100000100000000
001000000000001101100100000000000000000000000000000000

.logic_tile 8 13
010000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
111000000000001101000000010000000000000000000000000000
000000000000000101100010100000000000000000000000000000
010010000000000101100010010111111110101000000000000000
111001000000000000000010000000100000101000000000000000
000000000000000111100010100001101011111111110100000000
001000000000000000100100001101001100110110100000000000
000000000000000000000000001011111101111110110100000000
001000000000001101000000001111011011111001110000000000
000000000000001111100010100000000000000000000000000000
001000000000001001100100000000000000000000000000000000
000011100000000000000000000000000001100000010000000000
001000001110000000000000000011001100010000100001000000
010000000000000000000110001001011001111111110100000000
111000000000000001000110110001011100110110100000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001000000000000101100000101001010100000000
000000000000000101000000001011101111110110110000000000
110010100000000000000110100000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000000000000000000000110100000000001100000010100000000
001000000000000000000000001111001110010000100000000000
000000000000000000000111000111001110101000000100000000
001000000000000000000000000000100000101000000000000000
000000000000000000000000000001100000101001010100000000
001000000000000000000000001111000000000000000000000000
000000000000001000000111100111001100111101010100000000
001000000000001111000110001101110000111100000000000000
110000000000000111100000000000000000000000000000000000
111000000000001101100000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001100000000000000000000000000000000000
001010100000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000111100000000
000100001100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000010111000000000000000100000000
000100000000000000000010100000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000101100000000000000100100001
110000000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000011100000001000000000000000000000
000001000000000000000000000000011100000100000110000000
000000100000000000000000000000010000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000111000111100000000001000000100100000001
000000000000000000000100000000001010000000000000000000
111000000000000111100000011001100001101001010000000000
000000000000000000000011011111101101111001110010000000
110000000000000000000000000101101110101000000010000000
110000000000000000000000000000100000101000000010000000
000000000000001101100010110000000001000000100100000000
000000000000000111100010000000001010000000000000000001
000000001110100000000000000000001110000100000100000001
000000000011010000000000000000010000000000000000000000
000000000000000000000011000000000000000000000110000000
000000000000000000000000000001000000000010000000000010
000000000000101000000111001000001001000111000000000000
000000000001010101000110001101011111001011000000000001
000000000000000000000110010000000001000000100100000000
000000000000000000000110100000001000000000000000000010

.logic_tile 7 14
000010000000000011100110111000011111111111100000000001
000001000000000000000011111111011001111111010000000000
111000000000001111100000010000011000000100000000000000
000001000000000101100011110000000000000000000000000000
010000000000000000000010100000001000000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000110101001101100011111100000000001
000000000000000000000000000001111110101011110000000000
000001000000000000000000010000000001000000100100000000
000000100000000000000010000000001101000000000000000000
000000000000000000000000010101000000101001010000000000
000000000000000000000011110001100000000000000001000000
000000001110001000000000001111100001000000000000000000
000000000000001011000000001001101111100000010000000000
000000000000000000000110000000011010000100000100000000
000000000000000000000111110000010000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000111110000000000000000000000000000
000000000000100000000110100000000000000000000000000000
110000000000000000000111100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000101100010100000011010000100000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000010001111001001111110100000000
000010000000000000000011011101011011101111110000000000
000000000000000000000000000000011000101000000000000000
000000001000001111000000000011010000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000111111000101000000000000000
010000000000100000100000000000010000101000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000011110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000001000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
010001000000001000000011100000000000000000000000000000
110010100000001011000000000000000000000000000000000000
000000000000001000000010000011011001010111110100100000
000000000000000111000000001111101100111011110000000000
000000000000001000000010001001011110011111100000000000
000000000000000101000010001101011111101011110000000000
000000000000000001000000010011001101011111110100000000
000000000000000111000010101011011010011111101000100000
000000000000000000000010010101011001001111110100000001
000000000000000000000010101011011101101111110000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000

.logic_tile 6 15
000000000000100000000000011101001010000111010000000000
000000000001010000000011101001011110101011010000000000
111000000000000000000000010000000000000000000100000000
000000000000000101000010011011000000000010000000000000
010000000000001011100010101011101011011110100000000000
110000000000001001000111100011001001011101000000000000
000000000000000000000000000001100000000000000100000000
000000000000001101000000000000000000000001000010000000
000000001100000000000110010000000000000000000100000000
000000000000000000000110011011000000000010000000000000
000000000000001001000000001000000000000000000100000000
000000000000000001000000000111000000000010000000000010
000000000000000001100000001101101010011110100000000000
000000000000000000000000001001001001101110000000000000
110000000001011000000000001101000000101001010000000100
000000000000001001000010001111001010101111010000000000

.logic_tile 7 15
000000000000100101100110110000000000000000100100000000
000000000001000000000011110000001111000000000000000000
111000000000000000000111100000000001000000100100000000
000000000000000101000000000000001111000000000000000000
010000001100000101100110001101001100011111100000000000
110000000000000000000110110001111001011111010001000000
000000000000001101100000011000000000000000000100000000
000000000000000101000010000011000000000010000000000000
000000000000000000000011100001100000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000000011100000000011101011001110000000000000
000000000000001101100000001001001010001111000011000000
000000000000000000000110000001011010000010100000000000
000000000000000000000100000000000000000010100010000000
000000000000000000000000001101111100101000000000000000
000000000000000000000010011101001001010110000010000000

.logic_tile 8 15
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000001000000000000000000100000000
010000000000000000100000001101000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000001001000011100000001010000000000000000000
000000000000000000000000000111100000000000000100000000
000000001000000000000011110000100000000001000000000000
000000000000001001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000100000000000111011011011100010010100000000000
000000000000000000000110011111011110110011110000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011111100001001001000100000001
000000000000000000000011100101001101001111000000000001
000000000000000000000000011000011100111100100100000001
000000000000000000000011100111011010111100010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001101111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000000000000
110000000000000000000000000101000000000010000000000000
000000000000000001100010100101100000000000000000000000
000000000000000000100000000000100000000001000000000000
000000100000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000100000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000101000010110001011011110101010110000000
000000000000000000000010101111111000111001010000100000
111000000000001000000000001001111110101000010000000000
000000000000000101000000001101001101000110100000000000
010000000000000000000000001001011010011001010100000000
010000000000000101000000000001011111100101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000001000000000000000110001101011010011001010100000001
000000100000000000000100000001011111100101010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001101111010010101010100000000
000000000000000000000100000001010000101001010011000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 8 16
000000000000000101100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000001001000001010000100100100000
010000000000000000000000001011001000010110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000001000001101001010110000000
000000000000000000000000001001001101101111010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
100000000000000000
000000000000000001
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000000
000000000000000000
010000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 3 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 4 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_$glb_ce
.sym 5 w_soft_reset_$glb_sr
.sym 6 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 7 w_clock_sys
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 47 lvds_rx_09_inst.r_data[12]
.sym 48 lvds_rx_09_inst.r_data[18]
.sym 49 lvds_rx_09_inst.r_data[16]
.sym 50 lvds_rx_09_inst.r_data[20]
.sym 51 lvds_rx_09_inst.r_data[22]
.sym 52 lvds_rx_09_inst.r_data[10]
.sym 53 lvds_rx_09_inst.r_data[14]
.sym 54 lvds_rx_09_inst.r_data[24]
.sym 177 w_rx_09_fifo_data[10]
.sym 178 w_rx_09_fifo_data[18]
.sym 179 w_rx_09_fifo_data[12]
.sym 181 w_rx_09_fifo_data[22]
.sym 183 w_rx_09_fifo_data[16]
.sym 212 lvds_rx_09_inst.o_debug_state[0]
.sym 296 w_rx_09_fifo_data[14]
.sym 322 w_rx_09_fifo_data[18]
.sym 324 w_rx_09_fifo_data[16]
.sym 326 w_rx_09_fifo_pulled_data[1]
.sym 335 i_smi_a1_SB_LUT4_I1_O
.sym 366 w_rx_09_fifo_data[10]
.sym 405 w_rx_09_fifo_data[9]
.sym 406 w_rx_09_fifo_data[11]
.sym 407 w_rx_09_fifo_data[17]
.sym 408 w_rx_09_fifo_data[15]
.sym 409 w_rx_09_fifo_data[7]
.sym 411 w_rx_09_fifo_data[13]
.sym 413 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 519 lvds_rx_09_inst.r_data[17]
.sym 520 lvds_rx_09_inst.r_data[15]
.sym 521 lvds_rx_09_inst.r_data[11]
.sym 522 lvds_rx_09_inst.r_data[13]
.sym 524 lvds_rx_09_inst.r_data[9]
.sym 525 lvds_rx_09_inst.r_data[7]
.sym 595 w_smi_data_output[6]
.sym 749 r_counter
.sym 830 r_counter
.sym 847 r_counter
.sym 944 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 966 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 1007 i_smi_a3$SB_IO_IN
.sym 1032 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 1054 i_smi_a3$SB_IO_IN
.sym 1173 $io_pmod[2]$iobuf_i
.sym 1174 $io_pmod[1]$iobuf_i
.sym 1183 $PACKER_VCC_NET
.sym 1184 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 1191 $PACKER_VCC_NET
.sym 1207 $PACKER_VCC_NET
.sym 1210 $io_pmod[2]$iobuf_i
.sym 1211 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 1222 $io_pmod[1]$iobuf_i
.sym 1287 $io_pmod[0]$iobuf_i
.sym 1297 $PACKER_VCC_NET
.sym 1310 $PACKER_VCC_NET
.sym 1324 $io_pmod[0]$iobuf_i
.sym 1336 $PACKER_VCC_NET
.sym 1510 i_smi_a3$SB_IO_IN
.sym 1879 lvds_rx_09_inst.r_data[6]
.sym 1880 lvds_rx_09_inst.r_data[4]
.sym 1881 lvds_rx_09_inst.r_data[30]
.sym 1883 lvds_rx_09_inst.r_data[8]
.sym 1884 lvds_rx_09_inst.r_data[28]
.sym 1886 lvds_rx_09_inst.r_data[26]
.sym 2063 w_rx_09_fifo_data[8]
.sym 2064 w_rx_09_fifo_data[4]
.sym 2065 w_rx_09_fifo_data[26]
.sym 2066 w_rx_09_fifo_data[28]
.sym 2067 w_rx_09_fifo_data[20]
.sym 2068 w_rx_09_fifo_data[30]
.sym 2069 w_rx_09_fifo_data[24]
.sym 2070 w_rx_09_fifo_data[6]
.sym 2100 lvds_rx_09_inst.o_debug_state[0]
.sym 2123 w_rx_09_fifo_data[24]
.sym 2143 lvds_rx_09_inst.r_data[14]
.sym 2156 lvds_rx_09_inst.r_data[8]
.sym 2163 lvds_rx_09_inst.r_data[20]
.sym 2166 lvds_rx_09_inst.o_debug_state[0]
.sym 2170 lvds_rx_09_inst.r_data[16]
.sym 2172 lvds_rx_09_inst.r_data[22]
.sym 2173 lvds_rx_09_inst.r_data[10]
.sym 2176 lvds_rx_09_inst.r_data[12]
.sym 2177 lvds_rx_09_inst.r_data[18]
.sym 2182 lvds_rx_09_inst.r_data[14]
.sym 2186 lvds_rx_09_inst.r_data[10]
.sym 2188 lvds_rx_09_inst.o_debug_state[0]
.sym 2192 lvds_rx_09_inst.r_data[16]
.sym 2193 lvds_rx_09_inst.o_debug_state[0]
.sym 2198 lvds_rx_09_inst.r_data[14]
.sym 2200 lvds_rx_09_inst.o_debug_state[0]
.sym 2203 lvds_rx_09_inst.o_debug_state[0]
.sym 2204 lvds_rx_09_inst.r_data[18]
.sym 2211 lvds_rx_09_inst.r_data[20]
.sym 2212 lvds_rx_09_inst.o_debug_state[0]
.sym 2217 lvds_rx_09_inst.o_debug_state[0]
.sym 2218 lvds_rx_09_inst.r_data[8]
.sym 2222 lvds_rx_09_inst.o_debug_state[0]
.sym 2224 lvds_rx_09_inst.r_data[12]
.sym 2227 lvds_rx_09_inst.o_debug_state[0]
.sym 2230 lvds_rx_09_inst.r_data[22]
.sym 2231 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 2232 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 2233 w_soft_reset_$glb_sr
.sym 2236 w_smi_data_output[7]
.sym 2237 w_smi_data_output[2]
.sym 2238 w_smi_data_output[1]
.sym 2241 w_smi_data_output[3]
.sym 2270 w_rx_09_fifo_data[13]
.sym 2287 lvds_rx_09_inst.r_data[12]
.sym 2289 lvds_rx_09_inst.r_data[16]
.sym 2291 lvds_rx_09_inst.r_data[22]
.sym 2292 lvds_rx_09_inst.r_data[10]
.sym 2296 lvds_rx_09_inst.r_data[18]
.sym 2323 lvds_rx_09_inst.r_data[10]
.sym 2329 lvds_rx_09_inst.r_data[18]
.sym 2334 lvds_rx_09_inst.r_data[12]
.sym 2346 lvds_rx_09_inst.r_data[22]
.sym 2358 lvds_rx_09_inst.r_data[16]
.sym 2366 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_$glb_ce
.sym 2367 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 2369 w_rx_09_fifo_data[17]
.sym 2370 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 2371 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 2372 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 2373 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 2374 smi_ctrl_ins.int_cnt_09[3]
.sym 2375 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 2376 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 2391 w_rx_09_fifo_data[22]
.sym 2392 w_smi_data_output[7]
.sym 2393 lvds_rx_09_inst.o_debug_state[0]
.sym 2394 w_rx_09_fifo_data[12]
.sym 2395 w_rx_09_fifo_data[14]
.sym 2396 smi_ctrl_ins.int_cnt_09[3]
.sym 2398 w_rx_09_fifo_data[9]
.sym 2404 w_rx_09_fifo_data[15]
.sym 2434 lvds_rx_09_inst.r_data[14]
.sym 2487 lvds_rx_09_inst.r_data[14]
.sym 2501 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_$glb_ce
.sym 2502 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 2505 w_smi_data_output[5]
.sym 2506 w_rx_09_fifo_data[11]
.sym 2507 w_rx_09_fifo_pulled_data[15]
.sym 2509 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 2510 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 2511 w_smi_data_output[6]
.sym 2523 w_rx_09_fifo_data[27]
.sym 2524 w_rx_09_fifo_data[31]
.sym 2530 i_smi_a1_SB_LUT4_I1_O
.sym 2535 i_smi_a2_SB_LUT4_I0_O
.sym 2539 w_smi_data_output[5]
.sym 2558 lvds_rx_09_inst.r_data[15]
.sym 2560 lvds_rx_09_inst.r_data[13]
.sym 2562 lvds_rx_09_inst.r_data[9]
.sym 2563 lvds_rx_09_inst.r_data[7]
.sym 2565 lvds_rx_09_inst.r_data[17]
.sym 2567 lvds_rx_09_inst.r_data[11]
.sym 2593 lvds_rx_09_inst.r_data[9]
.sym 2598 lvds_rx_09_inst.r_data[11]
.sym 2605 lvds_rx_09_inst.r_data[17]
.sym 2610 lvds_rx_09_inst.r_data[15]
.sym 2616 lvds_rx_09_inst.r_data[7]
.sym 2629 lvds_rx_09_inst.r_data[13]
.sym 2636 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_$glb_ce
.sym 2637 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 2644 smi_ctrl_ins.int_cnt_09[4]
.sym 2661 w_rx_09_fifo_data[7]
.sym 2693 lvds_rx_09_inst.r_data[15]
.sym 2699 lvds_rx_09_inst.r_data[5]
.sym 2701 lvds_rx_09_inst.o_debug_state[0]
.sym 2702 lvds_rx_09_inst.r_data[11]
.sym 2703 lvds_rx_09_inst.r_data[13]
.sym 2706 lvds_rx_09_inst.r_data[7]
.sym 2713 lvds_rx_09_inst.r_data[9]
.sym 2726 lvds_rx_09_inst.r_data[15]
.sym 2727 lvds_rx_09_inst.o_debug_state[0]
.sym 2732 lvds_rx_09_inst.o_debug_state[0]
.sym 2734 lvds_rx_09_inst.r_data[13]
.sym 2737 lvds_rx_09_inst.o_debug_state[0]
.sym 2738 lvds_rx_09_inst.r_data[9]
.sym 2743 lvds_rx_09_inst.r_data[11]
.sym 2744 lvds_rx_09_inst.o_debug_state[0]
.sym 2755 lvds_rx_09_inst.r_data[7]
.sym 2756 lvds_rx_09_inst.o_debug_state[0]
.sym 2761 lvds_rx_09_inst.o_debug_state[0]
.sym 2762 lvds_rx_09_inst.r_data[5]
.sym 2771 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 2772 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 2773 w_soft_reset_$glb_sr
.sym 2780 w_rx_09_fifo_data[5]
.sym 2786 lvds_rx_09_inst.r_data[17]
.sym 2787 w_rx_09_fifo_data[13]
.sym 2789 rx_09_fifo.rd_addr[1]
.sym 2795 lvds_rx_09_inst.r_data[5]
.sym 2917 i_smi_a2$SB_IO_IN
.sym 2920 i_smi_a2$SB_IO_IN
.sym 2942 lvds_rx_09_inst.r_data[5]
.sym 2973 r_counter
.sym 3016 r_counter
.sym 3042 i_glob_clock$SB_IO_IN_$glb_clk
.sym 3464 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 3507 $PACKER_VCC_NET
.sym 3567 $PACKER_VCC_NET
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4283 lvds_rx_09_inst.o_debug_state[0]
.sym 4287 lvds_rx_09_inst.r_data[6]
.sym 4290 lvds_rx_09_inst.r_data[2]
.sym 4296 lvds_rx_09_inst.r_data[4]
.sym 4300 lvds_rx_09_inst.r_data[28]
.sym 4302 lvds_rx_09_inst.r_data[26]
.sym 4310 lvds_rx_09_inst.r_data[24]
.sym 4312 lvds_rx_09_inst.o_debug_state[0]
.sym 4313 lvds_rx_09_inst.r_data[4]
.sym 4319 lvds_rx_09_inst.r_data[2]
.sym 4321 lvds_rx_09_inst.o_debug_state[0]
.sym 4326 lvds_rx_09_inst.o_debug_state[0]
.sym 4327 lvds_rx_09_inst.r_data[28]
.sym 4336 lvds_rx_09_inst.o_debug_state[0]
.sym 4337 lvds_rx_09_inst.r_data[6]
.sym 4342 lvds_rx_09_inst.r_data[26]
.sym 4343 lvds_rx_09_inst.o_debug_state[0]
.sym 4355 lvds_rx_09_inst.o_debug_state[0]
.sym 4357 lvds_rx_09_inst.r_data[24]
.sym 4358 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 4359 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 4360 w_soft_reset_$glb_sr
.sym 4382 lvds_rx_09_inst.r_data[2]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4410 w_rx_09_fifo_data[8]
.sym 4413 w_rx_09_fifo_data[4]
.sym 4416 w_rx_09_fifo_pulled_data[7]
.sym 4419 w_rx_09_fifo_data[20]
.sym 4420 w_rx_09_fifo_pulled_data[14]
.sym 4421 w_rx_09_fifo_data[30]
.sym 4422 w_rx_09_fifo_pulled_data[13]
.sym 4443 lvds_rx_09_inst.r_data[4]
.sym 4444 lvds_rx_09_inst.r_data[30]
.sym 4445 lvds_rx_09_inst.r_data[20]
.sym 4449 lvds_rx_09_inst.r_data[26]
.sym 4450 lvds_rx_09_inst.r_data[6]
.sym 4454 lvds_rx_09_inst.r_data[8]
.sym 4455 lvds_rx_09_inst.r_data[28]
.sym 4457 lvds_rx_09_inst.r_data[24]
.sym 4476 lvds_rx_09_inst.r_data[8]
.sym 4483 lvds_rx_09_inst.r_data[4]
.sym 4490 lvds_rx_09_inst.r_data[26]
.sym 4494 lvds_rx_09_inst.r_data[28]
.sym 4500 lvds_rx_09_inst.r_data[20]
.sym 4506 lvds_rx_09_inst.r_data[30]
.sym 4511 lvds_rx_09_inst.r_data[24]
.sym 4519 lvds_rx_09_inst.r_data[6]
.sym 4521 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_$glb_ce
.sym 4522 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 4524 w_rx_09_fifo_pulled_data[16]
.sym 4525 w_rx_09_fifo_pulled_data[17]
.sym 4526 w_rx_09_fifo_pulled_data[18]
.sym 4527 w_rx_09_fifo_pulled_data[19]
.sym 4528 w_rx_09_fifo_pulled_data[20]
.sym 4529 w_rx_09_fifo_pulled_data[21]
.sym 4530 w_rx_09_fifo_pulled_data[22]
.sym 4531 w_rx_09_fifo_pulled_data[23]
.sym 4542 lvds_rx_09_inst.o_debug_state[0]
.sym 4548 rx_09_fifo.wr_addr[2]
.sym 4549 w_rx_09_fifo_data[26]
.sym 4551 w_rx_09_fifo_data[28]
.sym 4553 w_rx_09_fifo_pulled_data[2]
.sym 4554 w_smi_data_output[3]
.sym 4555 w_rx_09_fifo_pulled_data[3]
.sym 4559 w_rx_09_fifo_data[6]
.sym 4567 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 4569 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 4570 smi_ctrl_ins.int_cnt_09[3]
.sym 4574 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 4577 w_rx_09_fifo_pulled_data[2]
.sym 4578 smi_ctrl_ins.int_cnt_09[3]
.sym 4579 w_rx_09_fifo_pulled_data[3]
.sym 4582 w_rx_09_fifo_pulled_data[7]
.sym 4583 i_smi_a1_SB_LUT4_I1_O
.sym 4584 w_rx_09_fifo_pulled_data[1]
.sym 4586 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 4588 w_rx_09_fifo_pulled_data[23]
.sym 4590 w_rx_09_fifo_pulled_data[17]
.sym 4591 w_rx_09_fifo_pulled_data[18]
.sym 4592 w_rx_09_fifo_pulled_data[19]
.sym 4610 smi_ctrl_ins.int_cnt_09[3]
.sym 4611 w_rx_09_fifo_pulled_data[23]
.sym 4612 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 4613 w_rx_09_fifo_pulled_data[7]
.sym 4616 w_rx_09_fifo_pulled_data[18]
.sym 4617 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 4618 w_rx_09_fifo_pulled_data[2]
.sym 4619 smi_ctrl_ins.int_cnt_09[3]
.sym 4622 smi_ctrl_ins.int_cnt_09[3]
.sym 4623 w_rx_09_fifo_pulled_data[1]
.sym 4624 w_rx_09_fifo_pulled_data[17]
.sym 4625 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 4640 w_rx_09_fifo_pulled_data[3]
.sym 4641 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 4642 smi_ctrl_ins.int_cnt_09[3]
.sym 4643 w_rx_09_fifo_pulled_data[19]
.sym 4644 i_smi_a1_SB_LUT4_I1_O
.sym 4645 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4647 w_rx_09_fifo_pulled_data[24]
.sym 4648 w_rx_09_fifo_pulled_data[25]
.sym 4649 w_rx_09_fifo_pulled_data[26]
.sym 4650 w_rx_09_fifo_pulled_data[27]
.sym 4651 w_rx_09_fifo_pulled_data[28]
.sym 4652 w_rx_09_fifo_pulled_data[29]
.sym 4653 w_rx_09_fifo_pulled_data[30]
.sym 4654 w_rx_09_fifo_pulled_data[31]
.sym 4659 rx_09_fifo.wr_addr[7]
.sym 4661 w_smi_data_output[5]
.sym 4667 w_smi_data_output[2]
.sym 4668 io_pmod[3]$SB_IO_IN
.sym 4669 w_smi_data_output[1]
.sym 4670 io_pmod[3]$SB_IO_IN
.sym 4671 i_smi_a3$SB_IO_IN
.sym 4672 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 4673 w_rx_09_fifo_data[3]
.sym 4674 w_rx_09_fifo_data[21]
.sym 4676 w_rx_09_fifo_pulled_data[10]
.sym 4677 w_rx_09_fifo_pulled_data[21]
.sym 4678 w_rx_09_fifo_data[19]
.sym 4679 w_rx_09_fifo_pulled_data[22]
.sym 4680 w_rx_09_fifo_pulled_data[12]
.sym 4681 smi_ctrl_ins.int_cnt_09[4]
.sym 4682 rx_09_fifo.wr_addr[5]
.sym 4688 smi_ctrl_ins.int_cnt_09[4]
.sym 4691 w_rx_09_fifo_pulled_data[12]
.sym 4693 smi_ctrl_ins.int_cnt_09[3]
.sym 4696 w_rx_09_fifo_pulled_data[14]
.sym 4698 w_rx_09_fifo_pulled_data[13]
.sym 4699 w_rx_09_fifo_pulled_data[15]
.sym 4700 w_rx_09_fifo_pulled_data[10]
.sym 4701 smi_ctrl_ins.int_cnt_09[3]
.sym 4706 w_rx_09_fifo_pulled_data[26]
.sym 4707 w_rx_09_fifo_pulled_data[27]
.sym 4708 w_rx_09_fifo_pulled_data[28]
.sym 4710 w_rx_09_fifo_pulled_data[30]
.sym 4711 w_rx_09_fifo_pulled_data[31]
.sym 4714 w_rx_09_fifo_data[17]
.sym 4715 i_smi_a2_SB_LUT4_I0_O
.sym 4717 w_rx_09_fifo_pulled_data[29]
.sym 4718 w_rx_09_fifo_pulled_data[11]
.sym 4724 w_rx_09_fifo_data[17]
.sym 4727 w_rx_09_fifo_pulled_data[10]
.sym 4728 smi_ctrl_ins.int_cnt_09[4]
.sym 4729 smi_ctrl_ins.int_cnt_09[3]
.sym 4730 w_rx_09_fifo_pulled_data[26]
.sym 4733 smi_ctrl_ins.int_cnt_09[4]
.sym 4734 w_rx_09_fifo_pulled_data[11]
.sym 4735 smi_ctrl_ins.int_cnt_09[3]
.sym 4736 w_rx_09_fifo_pulled_data[27]
.sym 4739 w_rx_09_fifo_pulled_data[14]
.sym 4740 smi_ctrl_ins.int_cnt_09[4]
.sym 4741 smi_ctrl_ins.int_cnt_09[3]
.sym 4742 w_rx_09_fifo_pulled_data[30]
.sym 4745 smi_ctrl_ins.int_cnt_09[4]
.sym 4746 w_rx_09_fifo_pulled_data[31]
.sym 4747 w_rx_09_fifo_pulled_data[15]
.sym 4748 smi_ctrl_ins.int_cnt_09[3]
.sym 4751 smi_ctrl_ins.int_cnt_09[3]
.sym 4757 smi_ctrl_ins.int_cnt_09[4]
.sym 4758 smi_ctrl_ins.int_cnt_09[3]
.sym 4759 w_rx_09_fifo_pulled_data[28]
.sym 4760 w_rx_09_fifo_pulled_data[12]
.sym 4763 w_rx_09_fifo_pulled_data[13]
.sym 4764 smi_ctrl_ins.int_cnt_09[4]
.sym 4765 smi_ctrl_ins.int_cnt_09[3]
.sym 4766 w_rx_09_fifo_pulled_data[29]
.sym 4767 i_smi_a2_SB_LUT4_I0_O
.sym 4768 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4769 w_soft_reset_$glb_sr
.sym 4770 w_rx_09_fifo_pulled_data[0]
.sym 4771 w_rx_09_fifo_pulled_data[1]
.sym 4772 w_rx_09_fifo_pulled_data[2]
.sym 4773 w_rx_09_fifo_pulled_data[3]
.sym 4774 w_rx_09_fifo_pulled_data[4]
.sym 4775 w_rx_09_fifo_pulled_data[5]
.sym 4776 w_rx_09_fifo_pulled_data[6]
.sym 4777 w_rx_09_fifo_pulled_data[7]
.sym 4782 io_pmod[4]$SB_IO_IN
.sym 4784 smi_ctrl_ins.int_cnt_09[3]
.sym 4788 w_rx_09_fifo_data[24]
.sym 4791 io_pmod[4]$SB_IO_IN
.sym 4794 rx_09_fifo.rd_addr[0]
.sym 4795 w_rx_09_fifo_data[8]
.sym 4796 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 4797 w_rx_09_fifo_data[4]
.sym 4801 w_rx_09_fifo_pulled_data[7]
.sym 4802 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 4804 w_rx_09_fifo_pulled_data[11]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4811 w_rx_09_fifo_pulled_data[24]
.sym 4812 w_rx_09_fifo_pulled_data[25]
.sym 4816 smi_ctrl_ins.int_cnt_09[3]
.sym 4820 w_rx_09_fifo_data[11]
.sym 4822 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 4824 smi_ctrl_ins.int_cnt_09[4]
.sym 4826 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 4833 w_rx_09_fifo_pulled_data[6]
.sym 4835 w_rx_09_fifo_pulled_data[8]
.sym 4836 w_rx_09_fifo_pulled_data[9]
.sym 4837 w_rx_09_fifo_pulled_data[21]
.sym 4838 i_smi_a1_SB_LUT4_I1_O
.sym 4839 w_rx_09_fifo_pulled_data[22]
.sym 4840 w_rx_09_fifo_pulled_data[5]
.sym 4842 w_rx_09_fifo_pulled_data[15]
.sym 4850 w_rx_09_fifo_pulled_data[21]
.sym 4851 w_rx_09_fifo_pulled_data[5]
.sym 4852 smi_ctrl_ins.int_cnt_09[3]
.sym 4853 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 4858 w_rx_09_fifo_data[11]
.sym 4863 w_rx_09_fifo_pulled_data[15]
.sym 4874 w_rx_09_fifo_pulled_data[8]
.sym 4875 w_rx_09_fifo_pulled_data[24]
.sym 4876 smi_ctrl_ins.int_cnt_09[3]
.sym 4877 smi_ctrl_ins.int_cnt_09[4]
.sym 4880 w_rx_09_fifo_pulled_data[9]
.sym 4881 w_rx_09_fifo_pulled_data[25]
.sym 4882 smi_ctrl_ins.int_cnt_09[4]
.sym 4883 smi_ctrl_ins.int_cnt_09[3]
.sym 4886 w_rx_09_fifo_pulled_data[22]
.sym 4887 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 4888 smi_ctrl_ins.int_cnt_09[3]
.sym 4889 w_rx_09_fifo_pulled_data[6]
.sym 4890 i_smi_a1_SB_LUT4_I1_O
.sym 4891 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4893 w_rx_09_fifo_pulled_data[8]
.sym 4894 w_rx_09_fifo_pulled_data[9]
.sym 4895 w_rx_09_fifo_pulled_data[10]
.sym 4896 w_rx_09_fifo_pulled_data[11]
.sym 4897 w_rx_09_fifo_pulled_data[12]
.sym 4898 w_rx_09_fifo_pulled_data[13]
.sym 4899 w_rx_09_fifo_pulled_data[14]
.sym 4900 w_rx_09_fifo_pulled_data[15]
.sym 4906 io_pmod[3]$SB_IO_IN
.sym 4914 io_pmod[3]$SB_IO_IN
.sym 4915 rx_09_fifo.rd_addr[7]
.sym 4916 rx_09_fifo.wr_addr[3]
.sym 4918 w_rx_09_fifo_data[5]
.sym 4919 smi_ctrl_ins.int_cnt_09[4]
.sym 4920 w_rx_09_fifo_pulled_data[13]
.sym 4922 w_rx_09_fifo_pulled_data[14]
.sym 4924 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 4936 smi_ctrl_ins.int_cnt_09[3]
.sym 4945 i_smi_a2_SB_LUT4_I0_O
.sym 4955 smi_ctrl_ins.int_cnt_09[4]
.sym 4997 smi_ctrl_ins.int_cnt_09[4]
.sym 5000 smi_ctrl_ins.int_cnt_09[3]
.sym 5013 i_smi_a2_SB_LUT4_I0_O
.sym 5014 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 5015 w_soft_reset_$glb_sr
.sym 5028 io_pmod[4]$SB_IO_IN
.sym 5029 lvds_rx_09_inst.o_debug_state[0]
.sym 5030 w_rx_09_fifo_data[15]
.sym 5032 lvds_rx_09_inst.r_data[5]
.sym 5033 w_rx_09_fifo_data[14]
.sym 5034 w_rx_09_fifo_data[9]
.sym 5036 w_rx_09_fifo_data[12]
.sym 5037 io_pmod[4]$SB_IO_IN
.sym 5086 lvds_rx_09_inst.r_data[5]
.sym 5126 lvds_rx_09_inst.r_data[5]
.sym 5136 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_$glb_ce
.sym 5137 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 5153 i_smi_a1_SB_LUT4_I1_O
.sym 5159 i_smi_a2_SB_LUT4_I0_O
.sym 5163 i_smi_a3$SB_IO_IN
.sym 5276 rx_09_fifo.rd_addr_gray[4]
.sym 5285 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 5394 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 5402 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 5407 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 5525 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 5659 i_smi_a3$SB_IO_IN
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6264 o_shdn_tx_lna$SB_IO_OUT
.sym 6281 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6307 o_shdn_tx_lna$SB_IO_OUT
.sym 6347 lvds_rx_09_inst.r_data[27]
.sym 6350 lvds_rx_09_inst.r_data[25]
.sym 6351 lvds_rx_09_inst.r_data[31]
.sym 6353 lvds_rx_09_inst.r_data[29]
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6422 w_rx_09_fifo_data[25]
.sym 6423 w_rx_09_fifo_data[29]
.sym 6424 io_smi_data[7]$SB_IO_OUT
.sym 6425 w_rx_09_fifo_data[2]
.sym 6426 w_rx_09_fifo_data[31]
.sym 6428 w_rx_09_fifo_data[27]
.sym 6429 w_rx_09_fifo_data[23]
.sym 6464 w_smi_data_output[3]
.sym 6473 rx_09_fifo.wr_addr[2]
.sym 6480 lvds_rx_09_inst.o_debug_state[0]
.sym 6497 lvds_rx_09_inst.r_data[23]
.sym 6508 i_smi_a1_SB_LUT4_I1_O
.sym 6514 io_smi_data[0]$SB_IO_OUT
.sym 6516 w_rx_09_fifo_data[25]
.sym 6518 w_rx_09_fifo_data[29]
.sym 6560 rx_09_fifo.rd_addr[4]
.sym 6561 rx_09_fifo.rd_addr_gray[1]
.sym 6562 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6563 io_smi_data[1]$SB_IO_OUT
.sym 6564 io_smi_data[5]$SB_IO_OUT
.sym 6565 rx_09_fifo.rd_addr[1]
.sym 6566 rx_09_fifo.rd_addr[0]
.sym 6567 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 6602 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 6604 rx_09_fifo.wr_addr[5]
.sym 6610 i_smi_a3$SB_IO_IN
.sym 6614 rx_09_fifo.wr_addr[3]
.sym 6615 rx_09_fifo.wr_addr[0]
.sym 6616 rx_09_fifo.wr_addr[4]
.sym 6617 rx_09_fifo.rd_addr[1]
.sym 6618 rx_09_fifo.wr_addr[6]
.sym 6620 rx_09_fifo.wr_addr[0]
.sym 6621 w_smi_data_output[6]
.sym 6622 i_smi_a3$SB_IO_IN
.sym 6630 rx_09_fifo.wr_addr[0]
.sym 6631 rx_09_fifo.wr_addr[3]
.sym 6632 io_pmod[3]$SB_IO_IN
.sym 6634 io_pmod[3]$SB_IO_IN
.sym 6635 rx_09_fifo.wr_addr[7]
.sym 6636 rx_09_fifo.wr_addr[2]
.sym 6638 rx_09_fifo.wr_addr[5]
.sym 6641 rx_09_fifo.wr_addr[4]
.sym 6642 w_rx_09_fifo_data[20]
.sym 6643 rx_09_fifo.wr_addr[6]
.sym 6644 w_rx_09_fifo_data[18]
.sym 6645 w_rx_09_fifo_data[23]
.sym 6646 w_rx_09_fifo_data[17]
.sym 6654 w_rx_09_fifo_data[22]
.sym 6656 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 6657 w_rx_09_fifo_data[19]
.sym 6658 w_rx_09_fifo_data[16]
.sym 6661 w_rx_09_fifo_data[21]
.sym 6664 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 6665 io_smi_data[0]$SB_IO_OUT
.sym 6666 io_smi_data[6]$SB_IO_OUT
.sym 6669 w_smi_data_output[4]
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 6690 io_pmod[3]$SB_IO_IN
.sym 6691 w_rx_09_fifo_data[16]
.sym 6692 w_rx_09_fifo_data[17]
.sym 6693 w_rx_09_fifo_data[18]
.sym 6694 w_rx_09_fifo_data[19]
.sym 6695 w_rx_09_fifo_data[20]
.sym 6696 w_rx_09_fifo_data[21]
.sym 6697 w_rx_09_fifo_data[22]
.sym 6698 w_rx_09_fifo_data[23]
.sym 6699 io_pmod[3]$SB_IO_IN
.sym 6705 rx_09_fifo.rd_addr[0]
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6709 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 6711 rx_09_fifo.wr_addr[6]
.sym 6712 rx_09_fifo.wr_addr[2]
.sym 6714 rx_09_fifo.wr_addr[5]
.sym 6715 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6717 w_rx_09_fifo_data[2]
.sym 6722 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 6723 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 6724 w_rx_09_fifo_data[0]
.sym 6732 rx_09_fifo.rd_addr[4]
.sym 6733 w_rx_09_fifo_data[24]
.sym 6734 io_pmod[4]$SB_IO_IN
.sym 6735 w_rx_09_fifo_data[30]
.sym 6737 w_rx_09_fifo_data[26]
.sym 6738 rx_09_fifo.rd_addr[0]
.sym 6739 w_rx_09_fifo_data[28]
.sym 6742 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6745 io_pmod[4]$SB_IO_IN
.sym 6747 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 6748 w_rx_09_fifo_data[25]
.sym 6749 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6750 w_rx_09_fifo_data[29]
.sym 6754 w_rx_09_fifo_data[31]
.sym 6755 rx_09_fifo.rd_addr[1]
.sym 6756 rx_09_fifo.rd_addr[7]
.sym 6759 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6761 w_rx_09_fifo_data[27]
.sym 6764 rx_09_fifo.rd_addr[7]
.sym 6765 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6766 rx_09_fifo.rd_addr_gray[6]
.sym 6767 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6768 rx_09_fifo.rd_addr_gray[2]
.sym 6769 rx_09_fifo.rd_addr_gray[0]
.sym 6770 rx_09_fifo.rd_addr_gray[3]
.sym 6771 rx_09_fifo.rd_addr_gray[5]
.sym 6780 rx_09_fifo.rd_addr[0]
.sym 6781 rx_09_fifo.rd_addr[1]
.sym 6783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 6784 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6785 rx_09_fifo.rd_addr[4]
.sym 6786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6791 w_clock_sys
.sym 6792 io_pmod[4]$SB_IO_IN
.sym 6793 io_pmod[4]$SB_IO_IN
.sym 6794 w_rx_09_fifo_data[26]
.sym 6795 w_rx_09_fifo_data[27]
.sym 6796 w_rx_09_fifo_data[28]
.sym 6797 w_rx_09_fifo_data[29]
.sym 6798 w_rx_09_fifo_data[30]
.sym 6799 w_rx_09_fifo_data[31]
.sym 6800 w_rx_09_fifo_data[24]
.sym 6801 w_rx_09_fifo_data[25]
.sym 6809 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 6818 lvds_rx_09_inst.r_data[23]
.sym 6821 i_smi_a1_SB_LUT4_I1_O
.sym 6822 w_rx_09_fifo_data[10]
.sym 6825 rx_09_fifo.rd_addr[4]
.sym 6828 w_rx_09_fifo_pulled_data[1]
.sym 6834 w_rx_09_fifo_data[1]
.sym 6836 io_pmod[3]$SB_IO_IN
.sym 6837 rx_09_fifo.wr_addr[7]
.sym 6838 io_pmod[3]$SB_IO_IN
.sym 6840 w_rx_09_fifo_data[3]
.sym 6841 rx_09_fifo.wr_addr[5]
.sym 6842 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 6843 rx_09_fifo.wr_addr[2]
.sym 6844 w_rx_09_fifo_data[6]
.sym 6845 rx_09_fifo.wr_addr[4]
.sym 6846 rx_09_fifo.wr_addr[3]
.sym 6847 rx_09_fifo.wr_addr[6]
.sym 6849 rx_09_fifo.wr_addr[0]
.sym 6850 w_rx_09_fifo_data[7]
.sym 6855 w_rx_09_fifo_data[2]
.sym 6860 w_rx_09_fifo_data[4]
.sym 6862 w_rx_09_fifo_data[0]
.sym 6863 w_rx_09_fifo_data[5]
.sym 6866 lvds_rx_09_inst.r_data[21]
.sym 6869 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 6871 lvds_rx_09_inst.r_data[5]
.sym 6872 lvds_rx_09_inst.r_data[23]
.sym 6873 lvds_rx_09_inst.r_data[19]
.sym 6882 rx_09_fifo.wr_addr[0]
.sym 6883 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 6885 rx_09_fifo.wr_addr[2]
.sym 6886 rx_09_fifo.wr_addr[3]
.sym 6887 rx_09_fifo.wr_addr[4]
.sym 6888 rx_09_fifo.wr_addr[5]
.sym 6889 rx_09_fifo.wr_addr[6]
.sym 6890 rx_09_fifo.wr_addr[7]
.sym 6893 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 6894 io_pmod[3]$SB_IO_IN
.sym 6895 w_rx_09_fifo_data[0]
.sym 6896 w_rx_09_fifo_data[1]
.sym 6897 w_rx_09_fifo_data[2]
.sym 6898 w_rx_09_fifo_data[3]
.sym 6899 w_rx_09_fifo_data[4]
.sym 6900 w_rx_09_fifo_data[5]
.sym 6901 w_rx_09_fifo_data[6]
.sym 6902 w_rx_09_fifo_data[7]
.sym 6903 io_pmod[3]$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 6911 rx_09_fifo.wr_addr[7]
.sym 6913 rx_09_fifo.rd_addr_gray[5]
.sym 6918 w_rx_09_fifo_data[1]
.sym 6920 rx_09_fifo.rd_addr_gray[6]
.sym 6926 i_smi_a1_SB_LUT4_I1_O
.sym 6937 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6938 io_pmod[4]$SB_IO_IN
.sym 6939 w_rx_09_fifo_data[12]
.sym 6940 rx_09_fifo.rd_addr[0]
.sym 6941 w_rx_09_fifo_data[8]
.sym 6942 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 6944 rx_09_fifo.rd_addr[7]
.sym 6945 w_rx_09_fifo_data[9]
.sym 6947 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6948 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6949 io_pmod[4]$SB_IO_IN
.sym 6950 w_rx_09_fifo_data[14]
.sym 6951 w_rx_09_fifo_data[15]
.sym 6954 w_rx_09_fifo_data[11]
.sym 6955 rx_09_fifo.rd_addr[1]
.sym 6960 w_rx_09_fifo_data[10]
.sym 6961 w_rx_09_fifo_data[13]
.sym 6963 rx_09_fifo.rd_addr[4]
.sym 6969 i_smi_a1_SB_LUT4_I1_O
.sym 6971 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 6973 rx_09_fifo.rd_addr_gray_wr[6]
.sym 6975 i_smi_a2_SB_LUT4_I0_O
.sym 6984 rx_09_fifo.rd_addr[0]
.sym 6985 rx_09_fifo.rd_addr[1]
.sym 6987 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 6988 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6989 rx_09_fifo.rd_addr[4]
.sym 6990 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 6991 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 6992 rx_09_fifo.rd_addr[7]
.sym 6995 w_clock_sys
.sym 6996 io_pmod[4]$SB_IO_IN
.sym 6997 io_pmod[4]$SB_IO_IN
.sym 6998 w_rx_09_fifo_data[10]
.sym 6999 w_rx_09_fifo_data[11]
.sym 7000 w_rx_09_fifo_data[12]
.sym 7001 w_rx_09_fifo_data[13]
.sym 7002 w_rx_09_fifo_data[14]
.sym 7003 w_rx_09_fifo_data[15]
.sym 7004 w_rx_09_fifo_data[8]
.sym 7005 w_rx_09_fifo_data[9]
.sym 7007 lvds_rx_09_inst.o_debug_state[0]
.sym 7012 w_rx_09_fifo_data[3]
.sym 7014 w_rx_09_fifo_data[21]
.sym 7018 w_rx_09_fifo_data[19]
.sym 7022 i_smi_a3$SB_IO_IN
.sym 7071 rx_09_fifo.rd_addr_gray[4]
.sym 7114 i_smi_a3$SB_IO_IN
.sym 7118 i_smi_a1$SB_IO_IN
.sym 7177 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 7219 smi_ctrl_ins.int_cnt_09[4]
.sym 7237 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 7280 spi_if_ins.spi.r_rx_byte[7]
.sym 7382 sys_ctrl_ins.reset_cmd
.sym 7383 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 7432 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 7480 w_tx_data_sys[0]
.sym 7481 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 7632 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 7688 io_ctrl_ins.o_pmod[1]
.sym 7826 w_rx_data[2]
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8117 io_smi_data[6]$SB_IO_OUT
.sym 8121 lvds_rx_09_inst.r_data[2]
.sym 8125 io_smi_data[7]$SB_IO_OUT
.sym 8133 io_smi_data[6]$SB_IO_OUT
.sym 8135 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8153 io_smi_data[0]$SB_IO_OUT
.sym 8164 lvds_rx_09_inst.o_debug_state[0]
.sym 8172 lvds_rx_09_inst.r_data[25]
.sym 8183 lvds_rx_09_inst.r_data[29]
.sym 8185 lvds_rx_09_inst.r_data[27]
.sym 8188 lvds_rx_09_inst.r_data[23]
.sym 8201 lvds_rx_09_inst.r_data[25]
.sym 8202 lvds_rx_09_inst.o_debug_state[0]
.sym 8217 lvds_rx_09_inst.o_debug_state[0]
.sym 8220 lvds_rx_09_inst.r_data[23]
.sym 8223 lvds_rx_09_inst.r_data[29]
.sym 8226 lvds_rx_09_inst.o_debug_state[0]
.sym 8236 lvds_rx_09_inst.o_debug_state[0]
.sym 8238 lvds_rx_09_inst.r_data[27]
.sym 8239 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 8240 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 8241 w_soft_reset_$glb_sr
.sym 8246 io_smi_data[2]$SB_IO_OUT
.sym 8247 io_smi_data[4]$SB_IO_OUT
.sym 8249 rx_09_fifo.rd_addr_gray_wr[3]
.sym 8250 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 8252 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 8259 rx_09_fifo.wr_addr[3]
.sym 8263 rx_09_fifo.wr_addr[4]
.sym 8265 rx_09_fifo.wr_addr[6]
.sym 8275 io_smi_data[2]$SB_IO_OUT
.sym 8284 lvds_rx_09_inst.o_debug_state[0]
.sym 8285 lvds_rx_09_inst.r_data[0]
.sym 8295 io_smi_data[1]$SB_IO_OUT
.sym 8297 w_smi_data_output[7]
.sym 8300 w_rx_09_fifo_data[31]
.sym 8305 w_rx_09_fifo_data[27]
.sym 8324 lvds_rx_09_inst.r_data[27]
.sym 8326 i_smi_a3$SB_IO_IN
.sym 8328 lvds_rx_09_inst.r_data[31]
.sym 8330 lvds_rx_09_inst.r_data[29]
.sym 8332 lvds_rx_09_inst.r_data[23]
.sym 8334 lvds_rx_09_inst.r_data[2]
.sym 8335 lvds_rx_09_inst.r_data[25]
.sym 8351 w_smi_data_output[7]
.sym 8359 lvds_rx_09_inst.r_data[25]
.sym 8362 lvds_rx_09_inst.r_data[29]
.sym 8369 i_smi_a3$SB_IO_IN
.sym 8371 w_smi_data_output[7]
.sym 8377 lvds_rx_09_inst.r_data[2]
.sym 8381 lvds_rx_09_inst.r_data[31]
.sym 8393 lvds_rx_09_inst.r_data[27]
.sym 8401 lvds_rx_09_inst.r_data[23]
.sym 8402 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_$glb_ce
.sym 8403 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 8405 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 8406 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8407 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8408 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8409 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8410 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8411 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 8412 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8415 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 8418 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 8425 w_rx_09_fifo_data[2]
.sym 8426 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 8427 lvds_rx_09_inst.o_debug_state[0]
.sym 8431 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8432 w_smi_data_output[4]
.sym 8433 rx_09_fifo.rd_addr[0]
.sym 8435 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8436 rx_09_fifo.rd_addr_gray_wr[2]
.sym 8456 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 8460 rx_09_fifo.rd_addr[0]
.sym 8461 i_smi_a3$SB_IO_IN
.sym 8463 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8464 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8465 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8470 w_smi_data_output[1]
.sym 8472 w_smi_data_output[5]
.sym 8473 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8474 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8480 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8487 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 8494 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8498 i_smi_a3$SB_IO_IN
.sym 8499 w_smi_data_output[1]
.sym 8503 i_smi_a3$SB_IO_IN
.sym 8504 w_smi_data_output[5]
.sym 8509 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8518 rx_09_fifo.rd_addr[0]
.sym 8522 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8525 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8526 w_clock_sys
.sym 8527 w_soft_reset_$glb_sr
.sym 8529 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8530 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8531 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8532 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8533 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8534 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8535 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8540 rx_09_fifo.rd_addr[4]
.sym 8544 rx_09_fifo.rd_addr_gray[1]
.sym 8550 io_smi_data[5]$SB_IO_OUT
.sym 8552 io_pmod[5]$SB_IO_IN
.sym 8553 rx_09_fifo.rd_addr_gray[3]
.sym 8559 rx_09_fifo.rd_addr[1]
.sym 8572 w_smi_data_output[6]
.sym 8577 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 8580 i_smi_a1_SB_LUT4_I1_O
.sym 8581 i_smi_a3$SB_IO_IN
.sym 8583 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 8585 w_rx_09_fifo_pulled_data[16]
.sym 8586 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8587 smi_ctrl_ins.int_cnt_09[3]
.sym 8589 w_rx_09_fifo_pulled_data[20]
.sym 8593 w_rx_09_fifo_pulled_data[0]
.sym 8595 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8597 w_rx_09_fifo_pulled_data[4]
.sym 8615 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8617 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8620 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 8621 smi_ctrl_ins.int_cnt_09[3]
.sym 8622 w_rx_09_fifo_pulled_data[0]
.sym 8623 w_rx_09_fifo_pulled_data[16]
.sym 8627 i_smi_a3$SB_IO_IN
.sym 8629 w_smi_data_output[6]
.sym 8644 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 8645 smi_ctrl_ins.int_cnt_09[3]
.sym 8646 w_rx_09_fifo_pulled_data[4]
.sym 8647 w_rx_09_fifo_pulled_data[20]
.sym 8648 i_smi_a1_SB_LUT4_I1_O
.sym 8649 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8651 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 8652 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8653 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 8654 rx_09_fifo.rd_addr_gray_wr[2]
.sym 8655 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 8656 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 8657 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 8658 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 8677 w_soft_reset
.sym 8678 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8681 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 8682 $PACKER_VCC_NET
.sym 8698 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8699 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8703 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8705 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8710 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 8713 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 8716 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 8717 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8726 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8734 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8738 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8739 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8744 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8752 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 8758 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8761 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 8769 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 8771 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8772 w_clock_sys
.sym 8773 w_soft_reset_$glb_sr
.sym 8774 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8775 w_rx_09_fifo_data[3]
.sym 8776 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8779 w_rx_09_fifo_data[21]
.sym 8781 w_rx_09_fifo_data[19]
.sym 8786 rx_09_fifo.rd_addr[7]
.sym 8788 rx_09_fifo.rd_addr_gray[0]
.sym 8790 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8794 rx_09_fifo.wr_addr[7]
.sym 8795 rx_09_fifo.wr_addr[0]
.sym 8798 io_pmod[4]$SB_IO_IN
.sym 8808 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 8817 lvds_rx_09_inst.o_debug_state[0]
.sym 8818 lvds_rx_09_inst.r_data[3]
.sym 8823 lvds_rx_09_inst.r_data[21]
.sym 8824 io_pmod[4]$SB_IO_IN
.sym 8830 lvds_rx_09_inst.r_data[19]
.sym 8836 lvds_rx_09_inst.r_data[17]
.sym 8837 w_soft_reset
.sym 8848 lvds_rx_09_inst.r_data[19]
.sym 8850 lvds_rx_09_inst.o_debug_state[0]
.sym 8867 w_soft_reset
.sym 8869 io_pmod[4]$SB_IO_IN
.sym 8878 lvds_rx_09_inst.r_data[3]
.sym 8879 lvds_rx_09_inst.o_debug_state[0]
.sym 8885 lvds_rx_09_inst.r_data[21]
.sym 8886 lvds_rx_09_inst.o_debug_state[0]
.sym 8892 lvds_rx_09_inst.r_data[17]
.sym 8893 lvds_rx_09_inst.o_debug_state[0]
.sym 8894 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 8895 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 8896 w_soft_reset_$glb_sr
.sym 8899 w_tx_data_smi[1]
.sym 8904 w_tx_data_smi[0]
.sym 8912 lvds_rx_09_inst.r_data[3]
.sym 8920 w_rx_09_fifo_data[0]
.sym 8939 i_smi_a1$SB_IO_IN
.sym 8942 rx_09_fifo.rd_addr_gray[6]
.sym 8945 i_smi_a2$SB_IO_IN
.sym 8949 w_soft_reset
.sym 8953 i_smi_a3$SB_IO_IN
.sym 8967 rx_09_fifo.rd_addr_gray_wr[6]
.sym 8977 i_smi_a1$SB_IO_IN
.sym 8978 i_smi_a3$SB_IO_IN
.sym 8979 i_smi_a2$SB_IO_IN
.sym 8980 w_soft_reset
.sym 8992 rx_09_fifo.rd_addr_gray_wr[6]
.sym 9004 rx_09_fifo.rd_addr_gray[6]
.sym 9013 i_smi_a2$SB_IO_IN
.sym 9014 i_smi_a3$SB_IO_IN
.sym 9015 i_smi_a1$SB_IO_IN
.sym 9016 w_soft_reset
.sym 9018 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 9022 sys_ctrl_ins.reset_count[2]
.sym 9023 sys_ctrl_ins.reset_count[3]
.sym 9024 sys_ctrl_ins.reset_count[1]
.sym 9025 sys_ctrl_ins.reset_count[0]
.sym 9026 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9027 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9033 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 9044 io_pmod[5]$SB_IO_IN
.sym 9054 w_tx_data_smi[0]
.sym 9079 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 9080 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9100 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9140 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 9141 w_clock_sys
.sym 9142 w_soft_reset_$glb_sr
.sym 9143 r_tx_data[2]
.sym 9146 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 9149 r_tx_data[1]
.sym 9167 w_tx_data_io[0]
.sym 9170 w_tx_data_io[1]
.sym 9171 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9174 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9175 $PACKER_VCC_NET
.sym 9177 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9198 spi_if_ins.spi.r_rx_byte[7]
.sym 9211 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9247 spi_if_ins.spi.r_rx_byte[7]
.sym 9263 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9264 w_clock_sys
.sym 9268 w_cs[0]
.sym 9269 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 9273 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 9279 r_tx_data[1]
.sym 9280 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 9291 sys_ctrl_ins.reset_cmd
.sym 9312 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 9334 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 9377 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 9386 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 9387 w_clock_sys
.sym 9389 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9391 r_tx_data[0]
.sym 9392 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9393 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 9394 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9402 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 9408 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 9410 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 9413 w_ioc[0]
.sym 9422 i_button_SB_LUT4_I3_O[1]
.sym 9432 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9440 w_cs[0]
.sym 9443 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9447 $PACKER_VCC_NET
.sym 9502 $PACKER_VCC_NET
.sym 9505 w_cs[0]
.sym 9509 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9510 w_clock_sys
.sym 9511 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9512 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9514 w_ioc[4]
.sym 9515 w_ioc[2]
.sym 9517 w_ioc[3]
.sym 9518 w_ioc[0]
.sym 9519 w_ioc[1]
.sym 9531 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9533 w_load
.sym 9535 r_tx_data[0]
.sym 9541 w_rx_data[1]
.sym 9543 w_ioc[1]
.sym 9546 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9558 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9559 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 9580 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9600 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 9606 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9632 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9633 w_clock_sys
.sym 9635 io_ctrl_ins.pmod_dir_state[3]
.sym 9636 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 9637 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 9638 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9639 i_button_SB_LUT4_I3_O[1]
.sym 9641 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 9642 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 9649 spi_if_ins.w_rx_data[2]
.sym 9653 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 9654 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 9656 spi_if_ins.w_rx_data[4]
.sym 9657 spi_if_ins.w_rx_data[1]
.sym 9666 w_tx_data_io[1]
.sym 9667 w_ioc[0]
.sym 9668 io_ctrl_ins.pmod_dir_state[3]
.sym 9669 spi_if_ins.w_rx_data[1]
.sym 9670 w_tx_data_io[0]
.sym 9760 w_rx_data[1]
.sym 9761 w_rx_data[0]
.sym 9762 w_rx_data[2]
.sym 9772 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 9775 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 9776 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9789 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 9810 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9825 w_rx_data[1]
.sym 9869 w_rx_data[1]
.sym 9878 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9879 w_clock_sys
.sym 9884 w_tx_data_io[1]
.sym 9885 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 9886 w_tx_data_io[0]
.sym 9887 w_tx_data_io[3]
.sym 9890 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 9896 w_rx_data[0]
.sym 9897 w_rx_data[5]
.sym 9902 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 10017 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 10018 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 10025 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 10036 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 10146 o_shdn_rx_lna$SB_IO_OUT
.sym 10167 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10185 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10217 io_smi_data[1]$SB_IO_OUT
.sym 10223 io_smi_data[2]$SB_IO_OUT
.sym 10227 io_smi_data[3]$SB_IO_OUT
.sym 10228 rx_09_fifo.wr_addr_gray_rd[3]
.sym 10273 lvds_rx_09_inst.o_debug_state[0]
.sym 10274 lvds_rx_09_inst.r_data[0]
.sym 10286 io_smi_data[7]$SB_IO_OUT
.sym 10321 lvds_rx_09_inst.o_debug_state[0]
.sym 10322 lvds_rx_09_inst.r_data[0]
.sym 10346 io_smi_data[7]$SB_IO_OUT
.sym 10347 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 10348 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 10349 w_soft_reset_$glb_sr
.sym 10355 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 10356 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 10357 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 10358 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 10359 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 10360 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 10361 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10387 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 10395 w_smi_data_output[2]
.sym 10406 rx_09_fifo.wr_addr_gray_rd[2]
.sym 10407 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10409 rx_09_fifo.rd_addr_gray[4]
.sym 10431 rx_09_fifo.rd_addr_gray[3]
.sym 10450 rx_09_fifo.rd_addr_gray_wr[3]
.sym 10452 w_smi_data_output[2]
.sym 10458 rx_09_fifo.rd_addr_gray_wr[2]
.sym 10461 i_smi_a3$SB_IO_IN
.sym 10462 w_smi_data_output[4]
.sym 10465 w_smi_data_output[2]
.sym 10467 i_smi_a3$SB_IO_IN
.sym 10471 w_smi_data_output[4]
.sym 10472 i_smi_a3$SB_IO_IN
.sym 10483 rx_09_fifo.rd_addr_gray[3]
.sym 10489 rx_09_fifo.rd_addr_gray_wr[3]
.sym 10502 rx_09_fifo.rd_addr_gray_wr[2]
.sym 10511 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 10513 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10514 rx_09_fifo.rd_addr_gray_wr[1]
.sym 10515 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10516 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10517 rx_09_fifo.rd_addr_gray_wr[7]
.sym 10519 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10520 rx_09_fifo.rd_addr_gray_wr[4]
.sym 10525 rx_09_fifo.rd_addr_gray[3]
.sym 10529 io_smi_data[4]$SB_IO_OUT
.sym 10530 lvds_rx_09_inst.o_debug_state[0]
.sym 10533 lvds_rx_09_inst.r_data[0]
.sym 10535 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 10538 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 10545 rx_09_fifo.wr_addr[3]
.sym 10546 rx_09_fifo.rd_addr[7]
.sym 10547 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10554 rx_09_fifo.rd_addr[4]
.sym 10556 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10560 rx_09_fifo.rd_addr[0]
.sym 10561 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10562 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10567 rx_09_fifo.rd_addr[1]
.sym 10569 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 10572 rx_09_fifo.wr_addr_gray_rd[2]
.sym 10573 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10574 io_pmod[5]$SB_IO_IN
.sym 10575 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10577 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 10578 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10579 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10581 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10582 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10584 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10585 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10588 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 10589 rx_09_fifo.rd_addr[1]
.sym 10594 rx_09_fifo.wr_addr_gray_rd[2]
.sym 10599 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10600 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10601 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10602 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10606 rx_09_fifo.rd_addr[4]
.sym 10607 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10611 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 10613 io_pmod[5]$SB_IO_IN
.sym 10614 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10617 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10618 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10619 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10620 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10623 rx_09_fifo.rd_addr[4]
.sym 10624 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10630 rx_09_fifo.rd_addr[1]
.sym 10631 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10632 rx_09_fifo.rd_addr[0]
.sym 10634 w_clock_sys
.sym 10636 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10637 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10638 rx_09_fifo.wr_addr_gray_rd[0]
.sym 10639 rx_09_fifo.wr_addr_gray_rd[4]
.sym 10640 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10641 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10642 rx_09_fifo.wr_addr_gray_rd[1]
.sym 10643 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 10648 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10651 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10652 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10656 $PACKER_VCC_NET
.sym 10657 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10659 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10662 rx_09_fifo.wr_addr[7]
.sym 10666 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10669 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 10671 lvds_rx_09_inst.o_debug_state[0]
.sym 10693 rx_09_fifo.rd_addr[4]
.sym 10695 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10698 rx_09_fifo.rd_addr[1]
.sym 10699 rx_09_fifo.rd_addr[0]
.sym 10701 rx_09_fifo.rd_addr[7]
.sym 10702 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10704 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10708 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 10709 $nextpnr_ICESTORM_LC_3$O
.sym 10712 rx_09_fifo.rd_addr[0]
.sym 10715 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10718 rx_09_fifo.rd_addr[1]
.sym 10719 rx_09_fifo.rd_addr[0]
.sym 10721 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10724 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 10725 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10727 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10729 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10731 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10733 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10736 rx_09_fifo.rd_addr[4]
.sym 10737 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10739 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10741 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 10743 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10745 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10748 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10749 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10754 rx_09_fifo.rd_addr[7]
.sym 10755 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10762 rx_09_fifo.wr_addr_gray[4]
.sym 10763 rx_09_fifo.wr_addr_gray[6]
.sym 10764 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10765 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10766 rx_09_fifo.wr_addr[7]
.sym 10772 io_pmod[4]$SB_IO_IN
.sym 10783 rx_09_fifo.wr_addr_gray_rd[5]
.sym 10786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10787 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10790 rx_09_fifo.wr_addr[7]
.sym 10800 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10801 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10802 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10803 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10804 rx_09_fifo.rd_addr_gray[2]
.sym 10805 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10806 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10807 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 10810 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10811 rx_09_fifo.rd_addr[0]
.sym 10812 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10813 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10815 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 10816 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 10819 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10826 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 10833 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10834 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10841 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10842 rx_09_fifo.rd_addr[0]
.sym 10846 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10848 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10854 rx_09_fifo.rd_addr_gray[2]
.sym 10857 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10858 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 10859 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 10860 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 10865 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10866 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10869 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10870 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10871 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 10872 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10875 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10877 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10880 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 10883 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 10884 rx_09_fifo.wr_addr_gray_rd[6]
.sym 10885 rx_09_fifo.wr_addr_gray_rd[7]
.sym 10886 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 10887 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 10894 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10895 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 10897 rx_09_fifo.rd_addr[0]
.sym 10908 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 10911 rx_09_fifo.rd_addr_gray[4]
.sym 10915 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10917 smi_ctrl_ins.int_cnt_09[3]
.sym 10928 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10929 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10930 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10931 lvds_rx_09_inst.r_data[21]
.sym 10932 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10935 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10936 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10937 lvds_rx_09_inst.r_data[3]
.sym 10938 lvds_rx_09_inst.r_data[19]
.sym 10947 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10948 io_pmod[4]$SB_IO_IN
.sym 10956 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10957 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10958 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10959 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10964 lvds_rx_09_inst.r_data[3]
.sym 10968 io_pmod[4]$SB_IO_IN
.sym 10969 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10970 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10971 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10986 lvds_rx_09_inst.r_data[21]
.sym 11001 lvds_rx_09_inst.r_data[19]
.sym 11002 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_$glb_ce
.sym 11003 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 11005 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 11007 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11010 $io_pmod[5]$iobuf_i
.sym 11012 smi_ctrl_ins.r_fifo_09_pull
.sym 11018 io_pmod[5]$SB_IO_IN
.sym 11028 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 11031 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 11033 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11035 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11038 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 11050 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 11054 io_pmod[6]$SB_IO_IN
.sym 11057 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11074 io_pmod[5]$SB_IO_IN
.sym 11094 io_pmod[6]$SB_IO_IN
.sym 11123 io_pmod[5]$SB_IO_IN
.sym 11125 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11126 w_clock_sys
.sym 11127 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 11129 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11134 spi_if_ins.state_if[0]
.sym 11140 io_pmod[6]$SB_IO_IN
.sym 11142 w_soft_reset
.sym 11143 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11146 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11153 w_tx_data_smi[1]
.sym 11154 io_pmod[5]$SB_IO_IN
.sym 11171 sys_ctrl_ins.reset_count[2]
.sym 11172 sys_ctrl_ins.reset_count[3]
.sym 11173 sys_ctrl_ins.reset_count[1]
.sym 11174 sys_ctrl_ins.reset_count[0]
.sym 11180 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11182 sys_ctrl_ins.reset_cmd
.sym 11184 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11201 $nextpnr_ICESTORM_LC_7$O
.sym 11203 sys_ctrl_ins.reset_count[0]
.sym 11207 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11209 sys_ctrl_ins.reset_count[1]
.sym 11213 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11214 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11216 sys_ctrl_ins.reset_count[2]
.sym 11217 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11220 sys_ctrl_ins.reset_count[3]
.sym 11221 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11223 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11226 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11227 sys_ctrl_ins.reset_count[0]
.sym 11228 sys_ctrl_ins.reset_count[1]
.sym 11232 sys_ctrl_ins.reset_count[0]
.sym 11238 sys_ctrl_ins.reset_cmd
.sym 11240 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11244 sys_ctrl_ins.reset_count[0]
.sym 11245 sys_ctrl_ins.reset_count[2]
.sym 11246 sys_ctrl_ins.reset_count[3]
.sym 11247 sys_ctrl_ins.reset_count[1]
.sym 11248 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11249 w_clock_sys
.sym 11250 sys_ctrl_ins.reset_cmd
.sym 11252 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11253 spi_if_ins.state_if[1]
.sym 11254 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11255 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11256 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11270 sys_ctrl_ins.reset_cmd
.sym 11271 $PACKER_GND_NET
.sym 11275 w_soft_reset
.sym 11281 w_soft_reset
.sym 11282 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 11285 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11297 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 11303 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 11305 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11309 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11310 w_tx_data_io[1]
.sym 11311 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 11313 w_tx_data_smi[1]
.sym 11314 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11317 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11319 w_tx_data_io[2]
.sym 11325 w_tx_data_io[2]
.sym 11327 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11328 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11343 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 11361 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11362 w_tx_data_smi[1]
.sym 11363 w_tx_data_io[1]
.sym 11364 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 11371 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 11372 w_clock_sys
.sym 11373 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11374 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11375 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11376 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 11377 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 11378 w_fetch
.sym 11381 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11386 r_tx_data[2]
.sym 11398 spi_if_ins.w_rx_data[0]
.sym 11400 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11405 w_tx_data_io[2]
.sym 11407 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11417 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 11419 w_tx_data_io[0]
.sym 11426 w_tx_data_smi[0]
.sym 11432 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11434 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 11443 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 11445 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11463 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11466 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 11490 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 11491 w_tx_data_smi[0]
.sym 11492 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11493 w_tx_data_io[0]
.sym 11494 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 11495 w_clock_sys
.sym 11497 w_cs[2]
.sym 11498 w_cs[1]
.sym 11499 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 11500 w_cs[3]
.sym 11501 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 11502 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11503 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 11504 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11510 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 11516 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11522 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 11524 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11540 w_cs[0]
.sym 11542 w_fetch
.sym 11545 w_ioc[1]
.sym 11547 w_soft_reset
.sym 11548 w_load
.sym 11549 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 11550 w_fetch
.sym 11552 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 11553 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 11554 w_cs[2]
.sym 11556 w_tx_data_sys[0]
.sym 11559 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11561 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11562 i_button_SB_LUT4_I3_O[1]
.sym 11566 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 11571 w_cs[0]
.sym 11572 w_load
.sym 11573 w_fetch
.sym 11574 i_button_SB_LUT4_I3_O[1]
.sym 11583 w_tx_data_sys[0]
.sym 11584 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11585 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 11586 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11589 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 11591 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 11595 w_soft_reset
.sym 11596 w_fetch
.sym 11597 w_cs[2]
.sym 11598 w_ioc[1]
.sym 11601 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 11603 w_fetch
.sym 11604 w_cs[0]
.sym 11617 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 11618 w_clock_sys
.sym 11621 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11623 w_tx_data_io[2]
.sym 11624 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 11626 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11633 spi_if_ins.w_rx_data[6]
.sym 11635 spi_if_ins.w_rx_data[1]
.sym 11637 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11644 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11646 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 11647 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 11648 w_ioc[0]
.sym 11650 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 11661 spi_if_ins.w_rx_data[3]
.sym 11666 spi_if_ins.w_rx_data[1]
.sym 11668 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 11670 spi_if_ins.w_rx_data[0]
.sym 11671 spi_if_ins.w_rx_data[4]
.sym 11672 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 11675 w_ioc[0]
.sym 11676 spi_if_ins.w_rx_data[2]
.sym 11692 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 11694 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 11695 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 11697 w_ioc[0]
.sym 11709 spi_if_ins.w_rx_data[4]
.sym 11713 spi_if_ins.w_rx_data[2]
.sym 11725 spi_if_ins.w_rx_data[3]
.sym 11732 spi_if_ins.w_rx_data[0]
.sym 11736 spi_if_ins.w_rx_data[1]
.sym 11740 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 11741 w_clock_sys
.sym 11743 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 11744 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11745 o_led1$SB_IO_OUT
.sym 11746 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 11747 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 11748 o_led0$SB_IO_OUT
.sym 11749 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11750 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 11751 spi_if_ins.w_rx_data[3]
.sym 11755 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 11767 w_soft_reset
.sym 11769 w_soft_reset
.sym 11770 spi_if_ins.w_rx_data[2]
.sym 11772 spi_if_ins.w_rx_data[5]
.sym 11773 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 11774 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 11775 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11776 w_rx_data[1]
.sym 11777 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 11778 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11785 w_rx_data[1]
.sym 11786 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11787 w_ioc[2]
.sym 11790 w_ioc[0]
.sym 11794 w_ioc[4]
.sym 11795 w_rx_data[0]
.sym 11796 w_rx_data[2]
.sym 11797 w_ioc[3]
.sym 11799 w_ioc[1]
.sym 11803 w_rx_data[3]
.sym 11806 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11815 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 11820 w_rx_data[3]
.sym 11826 w_rx_data[0]
.sym 11830 w_rx_data[1]
.sym 11836 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11841 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 11843 w_ioc[0]
.sym 11856 w_rx_data[2]
.sym 11859 w_ioc[2]
.sym 11860 w_ioc[3]
.sym 11861 w_ioc[4]
.sym 11862 w_ioc[1]
.sym 11863 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11864 w_clock_sys
.sym 11866 w_rx_data[7]
.sym 11867 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 11868 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11869 w_rx_data[3]
.sym 11870 w_rx_data[4]
.sym 11871 w_rx_data[5]
.sym 11872 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 11873 w_rx_data[6]
.sym 11887 w_ioc[0]
.sym 11888 i_button_SB_LUT4_I3_O[1]
.sym 11889 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 11890 spi_if_ins.w_rx_data[0]
.sym 11891 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 11896 o_led0$SB_IO_OUT
.sym 11897 o_shdn_rx_lna$SB_IO_OUT
.sym 11900 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11908 spi_if_ins.w_rx_data[0]
.sym 11918 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11921 spi_if_ins.w_rx_data[1]
.sym 11930 spi_if_ins.w_rx_data[2]
.sym 11953 spi_if_ins.w_rx_data[1]
.sym 11960 spi_if_ins.w_rx_data[0]
.sym 11967 spi_if_ins.w_rx_data[2]
.sym 11986 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11987 w_clock_sys
.sym 11989 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 11990 io_ctrl_ins.debug_mode[0]
.sym 11991 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 11992 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 11993 io_ctrl_ins.debug_mode[1]
.sym 11994 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 11995 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 11996 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12001 spi_if_ins.w_rx_data[6]
.sym 12002 spi_if_ins.w_rx_data[3]
.sym 12009 w_ioc[1]
.sym 12012 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 12017 w_tx_data_io[3]
.sym 12031 w_ioc[0]
.sym 12034 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 12037 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 12038 io_ctrl_ins.pmod_dir_state[3]
.sym 12041 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 12042 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 12045 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 12046 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 12048 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 12049 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 12050 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 12051 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 12052 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 12056 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 12057 o_shdn_rx_lna$SB_IO_OUT
.sym 12060 io_ctrl_ins.o_pmod[1]
.sym 12081 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 12082 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 12083 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 12084 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 12087 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 12088 w_ioc[0]
.sym 12089 o_shdn_rx_lna$SB_IO_OUT
.sym 12090 io_ctrl_ins.o_pmod[1]
.sym 12093 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 12094 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 12095 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 12096 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 12099 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 12100 io_ctrl_ins.pmod_dir_state[3]
.sym 12101 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 12102 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 12109 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 12110 w_clock_sys
.sym 12111 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 12114 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 12115 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12116 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 12129 w_ioc[0]
.sym 12146 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12265 w_soft_reset
.sym 12309 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12320 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 12326 io_smi_data[7]$SB_IO_OUT
.sym 12330 io_smi_data[0]$SB_IO_OUT
.sym 12335 rx_09_fifo.wr_addr[5]
.sym 12336 rx_09_fifo.wr_addr[2]
.sym 12337 rx_09_fifo.wr_addr[3]
.sym 12338 rx_09_fifo.wr_addr[4]
.sym 12339 rx_09_fifo.wr_addr[6]
.sym 12340 rx_09_fifo.wr_addr_gray[3]
.sym 12389 i_smi_a3$SB_IO_IN
.sym 12398 w_smi_data_output[3]
.sym 12406 rx_09_fifo.wr_addr_gray[3]
.sym 12416 i_smi_a3$SB_IO_IN
.sym 12418 w_smi_data_output[3]
.sym 12422 rx_09_fifo.wr_addr_gray[3]
.sym 12457 w_clock_sys
.sym 12463 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12464 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12465 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12466 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 12467 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 12468 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12469 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 12470 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 12483 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 12486 rx_09_fifo.wr_addr[3]
.sym 12489 smi_ctrl_ins.soe_and_reset
.sym 12490 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12495 rx_09_fifo.wr_addr[5]
.sym 12499 rx_09_fifo.wr_addr[2]
.sym 12504 rx_09_fifo.wr_addr[6]
.sym 12508 i_smi_a3$SB_IO_IN
.sym 12513 rx_09_fifo.wr_addr[5]
.sym 12515 rx_09_fifo.wr_addr[2]
.sym 12540 rx_09_fifo.wr_addr[5]
.sym 12542 rx_09_fifo.wr_addr[3]
.sym 12543 rx_09_fifo.wr_addr[4]
.sym 12549 rx_09_fifo.wr_addr[2]
.sym 12550 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12551 rx_09_fifo.wr_addr[7]
.sym 12552 rx_09_fifo.wr_addr[6]
.sym 12569 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12572 $nextpnr_ICESTORM_LC_0$O
.sym 12575 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12578 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 12580 rx_09_fifo.wr_addr[2]
.sym 12582 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12584 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 12587 rx_09_fifo.wr_addr[3]
.sym 12588 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 12590 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 12593 rx_09_fifo.wr_addr[4]
.sym 12594 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 12596 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 12599 rx_09_fifo.wr_addr[5]
.sym 12600 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 12602 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 12605 rx_09_fifo.wr_addr[6]
.sym 12606 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 12609 rx_09_fifo.wr_addr[7]
.sym 12612 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 12617 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12620 w_clock_sys
.sym 12622 rx_09_fifo.wr_addr_gray[1]
.sym 12623 rx_09_fifo.wr_addr_gray[0]
.sym 12624 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 12625 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12627 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12628 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 12629 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 12639 rx_09_fifo.wr_addr[7]
.sym 12643 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12649 smi_ctrl_ins.soe_and_reset
.sym 12652 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12654 rx_09_fifo.rd_addr_gray[5]
.sym 12655 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12656 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 12657 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 12664 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12668 rx_09_fifo.rd_addr_gray[4]
.sym 12670 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12673 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12675 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12676 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 12677 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 12681 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12687 rx_09_fifo.rd_addr[7]
.sym 12689 rx_09_fifo.rd_addr_gray[1]
.sym 12697 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12704 rx_09_fifo.rd_addr_gray[1]
.sym 12709 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12716 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12723 rx_09_fifo.rd_addr[7]
.sym 12732 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12733 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 12734 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 12735 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12738 rx_09_fifo.rd_addr_gray[4]
.sym 12743 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 12746 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12747 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12749 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12750 rx_09_fifo.rd_addr_gray_wr[0]
.sym 12760 io_pmod[3]$SB_IO_IN
.sym 12764 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12765 io_pmod[3]$SB_IO_IN
.sym 12766 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12770 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12788 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12789 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12792 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12794 rx_09_fifo.wr_addr_gray[1]
.sym 12795 rx_09_fifo.wr_addr_gray[0]
.sym 12797 rx_09_fifo.wr_addr_gray[4]
.sym 12806 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12808 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12812 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12814 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12817 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12820 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12825 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12826 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12827 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12828 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12831 rx_09_fifo.wr_addr_gray[0]
.sym 12838 rx_09_fifo.wr_addr_gray[4]
.sym 12845 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12852 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12858 rx_09_fifo.wr_addr_gray[1]
.sym 12862 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12866 w_clock_sys
.sym 12869 lvds_rx_09_inst.r_cnt[1]
.sym 12870 lvds_rx_09_inst.r_cnt[2]
.sym 12871 lvds_rx_09_inst.r_cnt[3]
.sym 12872 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12875 lvds_rx_09_inst.r_cnt[0]
.sym 12884 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12886 io_pmod[4]$SB_IO_IN
.sym 12895 w_soft_reset
.sym 12910 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12914 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12917 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 12918 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12919 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12921 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12922 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12927 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12928 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 12931 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12933 rx_09_fifo.rd_addr[7]
.sym 12940 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12962 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12969 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 12972 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12973 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12974 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12975 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 12978 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12979 rx_09_fifo.rd_addr[7]
.sym 12980 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12981 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 12984 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 12988 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12989 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 12990 w_soft_reset_$glb_sr
.sym 12991 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 12992 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 12993 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 12994 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 12995 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12996 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 12998 lvds_rx_09_inst.r_push
.sym 13004 io_pmod[3]$SB_IO_IN
.sym 13009 io_pmod[3]$SB_IO_IN
.sym 13018 smi_ctrl_ins.r_fifo_09_pull
.sym 13023 smi_ctrl_ins.int_cnt_09[4]
.sym 13035 rx_09_fifo.wr_addr_gray_rd[7]
.sym 13036 rx_09_fifo.wr_addr_gray[6]
.sym 13039 rx_09_fifo.wr_addr[7]
.sym 13044 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13051 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 13057 w_soft_reset
.sym 13058 rx_09_fifo.wr_addr_gray_rd[6]
.sym 13059 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 13071 rx_09_fifo.wr_addr_gray_rd[6]
.sym 13079 rx_09_fifo.wr_addr_gray[6]
.sym 13083 rx_09_fifo.wr_addr[7]
.sym 13089 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 13090 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 13091 w_soft_reset
.sym 13092 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13095 rx_09_fifo.wr_addr_gray_rd[7]
.sym 13112 w_clock_sys
.sym 13115 w_soft_reset
.sym 13117 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 13128 lvds_rx_09_inst.o_debug_state[0]
.sym 13131 io_pmod[5]$SB_IO_IN
.sym 13132 io_pmod[4]$SB_IO_IN
.sym 13144 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 13149 w_soft_reset
.sym 13160 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 13162 smi_ctrl_ins.int_cnt_09[3]
.sym 13164 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 13165 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 13170 lvds_rx_09_inst.r_push
.sym 13171 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 13172 w_soft_reset
.sym 13173 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 13177 io_pmod[5]$SB_IO_IN
.sym 13182 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 13183 smi_ctrl_ins.int_cnt_09[4]
.sym 13188 lvds_rx_09_inst.r_push
.sym 13190 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 13191 w_soft_reset
.sym 13200 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 13218 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 13219 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 13220 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 13221 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 13230 smi_ctrl_ins.int_cnt_09[4]
.sym 13232 smi_ctrl_ins.int_cnt_09[3]
.sym 13233 io_pmod[5]$SB_IO_IN
.sym 13235 w_clock_sys
.sym 13236 w_soft_reset_$glb_sr
.sym 13237 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13244 $PACKER_GND_NET
.sym 13258 w_soft_reset
.sym 13265 spi_if_ins.state_if[0]
.sym 13268 $io_pmod[5]$iobuf_i
.sym 13270 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13278 sys_ctrl_ins.reset_cmd
.sym 13280 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13291 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13307 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13318 sys_ctrl_ins.reset_cmd
.sym 13349 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13357 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13358 w_clock_sys
.sym 13359 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13360 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13361 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 13362 spi_if_ins.spi.r_tx_byte[1]
.sym 13363 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13364 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13366 spi_if_ins.spi.r_tx_byte[5]
.sym 13367 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13376 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 13381 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13393 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13395 i_smi_a1$SB_IO_IN
.sym 13401 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13403 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13405 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13406 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13407 spi_if_ins.state_if[0]
.sym 13409 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13410 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13419 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13427 spi_if_ins.state_if[1]
.sym 13431 spi_if_ins.state_if[2]
.sym 13440 spi_if_ins.state_if[1]
.sym 13441 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13442 spi_if_ins.state_if[2]
.sym 13443 spi_if_ins.state_if[0]
.sym 13446 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13447 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13448 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13449 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13453 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13459 spi_if_ins.state_if[2]
.sym 13460 spi_if_ins.state_if[0]
.sym 13461 spi_if_ins.state_if[1]
.sym 13464 spi_if_ins.state_if[2]
.sym 13465 spi_if_ins.state_if[0]
.sym 13466 spi_if_ins.state_if[1]
.sym 13480 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13481 w_clock_sys
.sym 13483 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13485 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13486 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13487 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13489 spi_if_ins.state_if[2]
.sym 13490 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13494 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13499 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13504 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13506 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 13514 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13516 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13525 w_cs[1]
.sym 13526 w_cs[0]
.sym 13527 w_cs[3]
.sym 13528 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13532 w_cs[2]
.sym 13533 w_cs[1]
.sym 13534 spi_if_ins.state_if[1]
.sym 13535 w_cs[3]
.sym 13536 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13537 spi_if_ins.state_if[0]
.sym 13540 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13542 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13543 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13550 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 13551 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13553 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13554 spi_if_ins.state_if[2]
.sym 13557 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13558 spi_if_ins.state_if[1]
.sym 13559 spi_if_ins.state_if[0]
.sym 13560 spi_if_ins.state_if[2]
.sym 13563 w_cs[1]
.sym 13564 w_cs[3]
.sym 13565 w_cs[2]
.sym 13566 w_cs[0]
.sym 13569 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13571 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13572 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13575 w_cs[2]
.sym 13576 w_cs[0]
.sym 13577 w_cs[3]
.sym 13578 w_cs[1]
.sym 13581 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13584 spi_if_ins.state_if[2]
.sym 13599 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 13601 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13602 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13603 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13604 w_clock_sys
.sym 13605 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13609 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13611 w_load
.sym 13622 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 13623 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 13629 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13630 w_soft_reset
.sym 13634 o_shdn_tx_lna$SB_IO_OUT
.sym 13637 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13647 spi_if_ins.w_rx_data[5]
.sym 13649 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13651 spi_if_ins.w_rx_data[6]
.sym 13659 w_fetch
.sym 13660 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13662 w_soft_reset
.sym 13663 w_cs[2]
.sym 13666 w_cs[3]
.sym 13672 w_cs[1]
.sym 13673 w_cs[0]
.sym 13676 w_load
.sym 13680 spi_if_ins.w_rx_data[5]
.sym 13682 spi_if_ins.w_rx_data[6]
.sym 13687 spi_if_ins.w_rx_data[5]
.sym 13689 spi_if_ins.w_rx_data[6]
.sym 13692 w_load
.sym 13694 w_cs[1]
.sym 13695 w_fetch
.sym 13699 spi_if_ins.w_rx_data[5]
.sym 13701 spi_if_ins.w_rx_data[6]
.sym 13704 w_cs[1]
.sym 13705 w_cs[0]
.sym 13706 w_cs[2]
.sym 13707 w_cs[3]
.sym 13710 w_cs[3]
.sym 13711 w_cs[2]
.sym 13712 w_cs[0]
.sym 13713 w_cs[1]
.sym 13716 w_soft_reset
.sym 13718 w_cs[1]
.sym 13719 w_fetch
.sym 13722 w_cs[3]
.sym 13723 w_cs[2]
.sym 13724 w_cs[0]
.sym 13725 w_cs[1]
.sym 13726 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13727 w_clock_sys
.sym 13728 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13729 io_ctrl_ins.pmod_dir_state[7]
.sym 13730 io_ctrl_ins.pmod_dir_state[5]
.sym 13731 io_ctrl_ins.pmod_dir_state[6]
.sym 13733 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 13735 io_ctrl_ins.pmod_dir_state[4]
.sym 13736 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 13737 spi_if_ins.w_rx_data[5]
.sym 13744 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13747 spi_if_ins.w_rx_data[5]
.sym 13751 spi_if_ins.w_rx_data[2]
.sym 13753 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13754 w_rx_data[2]
.sym 13758 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 13760 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13761 io_ctrl_ins.o_pmod[4]
.sym 13763 w_rx_data[5]
.sym 13772 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13773 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 13774 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 13776 w_ioc[0]
.sym 13777 w_ioc[1]
.sym 13779 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13782 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13790 w_soft_reset
.sym 13797 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13798 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 13799 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13800 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13809 w_ioc[1]
.sym 13811 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 13812 w_ioc[0]
.sym 13821 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13822 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 13823 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 13824 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13827 w_soft_reset
.sym 13829 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13840 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13841 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13849 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13850 w_clock_sys
.sym 13851 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13852 i_button_SB_LUT4_I3_O[3]
.sym 13853 io_ctrl_ins.o_pmod[5]
.sym 13854 io_ctrl_ins.o_pmod[4]
.sym 13855 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 13856 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 13858 i_button_SB_LUT4_I3_O[0]
.sym 13859 io_ctrl_ins.o_pmod[2]
.sym 13865 spi_if_ins.w_rx_data[0]
.sym 13879 w_rx_data[6]
.sym 13881 w_rx_data[7]
.sym 13882 spi_if_ins.w_rx_data[4]
.sym 13886 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13893 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13895 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 13897 i_button_SB_LUT4_I3_O[1]
.sym 13900 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 13902 o_tr_vc1_b$SB_IO_OUT
.sym 13905 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13906 o_shdn_tx_lna$SB_IO_OUT
.sym 13908 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 13911 w_rx_data[1]
.sym 13912 w_ioc[2]
.sym 13915 w_ioc[0]
.sym 13916 io_ctrl_ins.o_pmod[2]
.sym 13917 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13919 w_ioc[4]
.sym 13920 w_rx_data[0]
.sym 13921 io_ctrl_ins.o_pmod[4]
.sym 13922 w_ioc[3]
.sym 13923 w_ioc[0]
.sym 13924 w_ioc[1]
.sym 13926 o_tr_vc1_b$SB_IO_OUT
.sym 13927 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 13928 w_ioc[0]
.sym 13929 io_ctrl_ins.o_pmod[4]
.sym 13933 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 13934 w_ioc[0]
.sym 13935 w_ioc[1]
.sym 13938 w_rx_data[1]
.sym 13944 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13945 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13950 o_shdn_tx_lna$SB_IO_OUT
.sym 13951 io_ctrl_ins.o_pmod[2]
.sym 13952 w_ioc[0]
.sym 13953 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 13959 w_rx_data[0]
.sym 13964 i_button_SB_LUT4_I3_O[1]
.sym 13965 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13968 w_ioc[2]
.sym 13970 w_ioc[4]
.sym 13971 w_ioc[3]
.sym 13972 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 13973 w_clock_sys
.sym 13974 w_soft_reset_$glb_sr
.sym 13975 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13976 w_rx_data[4]
.sym 13977 io_ctrl_ins.o_pmod[3]
.sym 13978 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 13979 io_ctrl_ins.o_pmod[0]
.sym 13980 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 13981 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13982 io_ctrl_ins.o_pmod[6]
.sym 13993 o_led1$SB_IO_OUT
.sym 13994 w_tx_data_io[3]
.sym 13995 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 13996 o_tr_vc1$SB_IO_OUT
.sym 13997 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13998 o_tr_vc1_b$SB_IO_OUT
.sym 13999 w_rx_data[4]
.sym 14000 o_led1$SB_IO_OUT
.sym 14006 o_led0$SB_IO_OUT
.sym 14008 o_tr_vc2$SB_IO_OUT
.sym 14009 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 14017 spi_if_ins.w_rx_data[5]
.sym 14019 w_ioc[1]
.sym 14021 spi_if_ins.w_rx_data[6]
.sym 14022 w_soft_reset
.sym 14028 spi_if_ins.w_rx_data[3]
.sym 14029 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 14030 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 14031 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 14039 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 14040 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14042 spi_if_ins.w_rx_data[4]
.sym 14043 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 14046 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14047 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 14051 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 14055 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14056 w_soft_reset
.sym 14057 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 14062 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 14064 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14069 spi_if_ins.w_rx_data[3]
.sym 14076 spi_if_ins.w_rx_data[4]
.sym 14079 spi_if_ins.w_rx_data[5]
.sym 14085 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 14087 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 14088 w_ioc[1]
.sym 14093 spi_if_ins.w_rx_data[6]
.sym 14095 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 14096 w_clock_sys
.sym 14098 io_ctrl_ins.rf_pin_state[3]
.sym 14099 io_ctrl_ins.rf_pin_state[0]
.sym 14100 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 14101 io_ctrl_ins.rf_pin_state[2]
.sym 14102 io_ctrl_ins.rf_pin_state[1]
.sym 14103 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14104 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14105 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14113 w_ioc[0]
.sym 14114 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14116 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 14119 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 14120 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 14125 w_rx_data[3]
.sym 14126 o_shdn_tx_lna$SB_IO_OUT
.sym 14131 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 14141 i_config[0]$SB_IO_IN
.sym 14143 w_rx_data[4]
.sym 14145 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14147 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14148 w_soft_reset
.sym 14149 o_led0$SB_IO_OUT
.sym 14150 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 14151 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 14157 w_rx_data[1]
.sym 14158 w_rx_data[0]
.sym 14159 io_ctrl_ins.debug_mode[1]
.sym 14160 o_led1$SB_IO_OUT
.sym 14164 io_ctrl_ins.debug_mode[0]
.sym 14167 w_rx_data[2]
.sym 14169 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 14172 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14173 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14174 io_ctrl_ins.debug_mode[0]
.sym 14175 o_led0$SB_IO_OUT
.sym 14178 w_rx_data[0]
.sym 14184 io_ctrl_ins.debug_mode[1]
.sym 14185 o_led1$SB_IO_OUT
.sym 14186 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14187 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14191 w_rx_data[4]
.sym 14196 w_rx_data[1]
.sym 14202 w_rx_data[2]
.sym 14208 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 14209 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 14210 i_config[0]$SB_IO_IN
.sym 14211 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14214 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 14215 w_soft_reset
.sym 14216 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14218 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 14219 w_clock_sys
.sym 14220 w_soft_reset_$glb_sr
.sym 14221 o_shdn_tx_lna$SB_IO_OUT
.sym 14222 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14223 io_ctrl_ins.mixer_en_state
.sym 14225 o_tr_vc2$SB_IO_OUT
.sym 14227 o_shdn_rx_lna$SB_IO_OUT
.sym 14234 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14235 i_config[0]$SB_IO_IN
.sym 14237 w_rx_data[1]
.sym 14238 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14241 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14242 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 14246 w_rx_data[2]
.sym 14275 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14277 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 14285 w_rx_data[3]
.sym 14289 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 14307 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14314 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 14320 w_rx_data[3]
.sym 14341 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 14342 w_clock_sys
.sym 14343 w_soft_reset_$glb_sr
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14353 o_shdn_rx_lna$SB_IO_OUT
.sym 14358 o_rx_h_tx_l_b$SB_IO_OUT
.sym 14359 o_shdn_tx_lna$SB_IO_OUT
.sym 14388 w_soft_reset
.sym 14401 w_soft_reset
.sym 14418 smi_ctrl_ins.soe_and_reset
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14437 io_smi_data[3]$SB_IO_OUT
.sym 14438 smi_ctrl_ins.soe_and_reset
.sym 14445 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 14446 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 14447 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 14448 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 14449 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 14450 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 14451 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14494 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14497 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14512 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 14513 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 14514 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 14515 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 14516 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 14519 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 14527 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 14531 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 14537 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 14544 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 14551 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14565 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14566 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 14567 w_soft_reset_$glb_sr
.sym 14572 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 14573 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 14574 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14575 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14576 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14577 rx_09_fifo.wr_addr[0]
.sym 14578 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 14579 rx_09_fifo.wr_addr_gray[2]
.sym 14620 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14622 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14628 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 14650 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 14652 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 14654 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 14655 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 14656 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 14658 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 14659 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 14660 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 14661 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 14662 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 14665 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 14668 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 14669 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 14670 rx_09_fifo.wr_addr[0]
.sym 14676 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14682 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 14685 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 14689 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 14690 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 14695 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 14697 rx_09_fifo.wr_addr[0]
.sym 14700 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 14703 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 14706 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 14707 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 14708 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 14709 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 14712 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 14718 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 14719 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 14720 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 14721 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 14726 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 14727 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 14728 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14729 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 14730 w_soft_reset_$glb_sr
.sym 14731 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 14732 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 14733 $io_pmod[6]$iobuf_i
.sym 14734 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 14735 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 14737 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 14738 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 14756 rx_09_fifo.wr_addr[7]
.sym 14760 rx_09_fifo.rd_addr_gray[0]
.sym 14761 rx_09_fifo.wr_addr[0]
.sym 14763 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14772 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14773 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 14774 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14775 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14778 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 14780 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14781 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 14782 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14783 io_pmod[3]$SB_IO_IN
.sym 14785 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14786 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 14788 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14793 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 14795 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 14799 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 14800 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 14801 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 14808 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14814 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14818 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 14820 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 14823 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14824 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14825 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 14826 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 14835 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14838 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14841 io_pmod[3]$SB_IO_IN
.sym 14842 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 14843 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 14844 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 14847 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14848 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 14849 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 14850 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 14851 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14852 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 14853 w_soft_reset_$glb_sr
.sym 14860 w_rx_09_fifo_data[0]
.sym 14867 i_smi_a3$SB_IO_IN
.sym 14868 rx_09_fifo.wr_addr[2]
.sym 14881 lvds_rx_09_inst.o_debug_state[0]
.sym 14883 w_rx_09_fifo_data[0]
.sym 14888 lvds_rx_09_inst.r_data[3]
.sym 14899 rx_09_fifo.rd_addr_gray[5]
.sym 14915 rx_09_fifo.rd_addr_gray_wr[5]
.sym 14920 rx_09_fifo.rd_addr_gray[0]
.sym 14924 rx_09_fifo.rd_addr_gray_wr[0]
.sym 14937 rx_09_fifo.rd_addr_gray_wr[5]
.sym 14942 rx_09_fifo.rd_addr_gray_wr[0]
.sym 14954 rx_09_fifo.rd_addr_gray[5]
.sym 14959 rx_09_fifo.rd_addr_gray[0]
.sym 14975 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 14977 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2[1]
.sym 14980 lvds_rx_09_inst.r_data[3]
.sym 14981 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_1_I2[1]
.sym 14982 lvds_rx_09_inst.r_data[1]
.sym 14983 lvds_rx_09_inst.r_data[0]
.sym 14988 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 14993 smi_ctrl_ins.r_fifo_09_pull
.sym 15001 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 15004 lvds_rx_09_inst.r_push
.sym 15008 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 15009 io_pmod[6]$SB_IO_IN
.sym 15019 lvds_rx_09_inst.r_cnt[1]
.sym 15020 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 15021 lvds_rx_09_inst.r_cnt[3]
.sym 15025 lvds_rx_09_inst.r_cnt[0]
.sym 15027 io_pmod[3]$SB_IO_IN
.sym 15033 lvds_rx_09_inst.r_cnt[0]
.sym 15036 w_soft_reset
.sym 15044 lvds_rx_09_inst.r_cnt[2]
.sym 15050 $nextpnr_ICESTORM_LC_1$O
.sym 15052 lvds_rx_09_inst.r_cnt[0]
.sym 15056 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[2]
.sym 15059 lvds_rx_09_inst.r_cnt[1]
.sym 15060 lvds_rx_09_inst.r_cnt[0]
.sym 15062 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[3]
.sym 15064 lvds_rx_09_inst.r_cnt[2]
.sym 15066 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[2]
.sym 15069 lvds_rx_09_inst.r_cnt[3]
.sym 15072 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[3]
.sym 15075 w_soft_reset
.sym 15077 io_pmod[3]$SB_IO_IN
.sym 15096 lvds_rx_09_inst.r_cnt[0]
.sym 15097 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 15098 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 15099 w_soft_reset_$glb_sr
.sym 15100 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D[1]
.sym 15101 lvds_rx_09_inst.o_debug_state[0]
.sym 15103 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 15104 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 15105 lvds_rx_09_inst.o_debug_state[1]
.sym 15106 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 15111 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15116 smi_ctrl_ins.soe_and_reset
.sym 15122 w_rx_09_fifo_data[1]
.sym 15124 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15127 i_ss$SB_IO_IN
.sym 15142 w_soft_reset
.sym 15143 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 15150 w_soft_reset
.sym 15152 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 15154 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 15157 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15158 lvds_rx_09_inst.o_debug_state[0]
.sym 15160 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 15161 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 15162 lvds_rx_09_inst.o_debug_state[1]
.sym 15168 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 15169 io_pmod[6]$SB_IO_IN
.sym 15170 lvds_rx_09_inst.o_debug_state[1]
.sym 15171 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 15175 lvds_rx_09_inst.o_debug_state[0]
.sym 15176 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 15181 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 15183 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 15186 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 15187 w_soft_reset
.sym 15188 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15189 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 15192 lvds_rx_09_inst.o_debug_state[1]
.sym 15193 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 15194 lvds_rx_09_inst.o_debug_state[0]
.sym 15195 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 15198 w_soft_reset
.sym 15199 lvds_rx_09_inst.o_debug_state[1]
.sym 15200 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15201 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 15205 w_soft_reset
.sym 15206 lvds_rx_09_inst.o_debug_state[1]
.sym 15207 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15216 io_pmod[6]$SB_IO_IN
.sym 15218 lvds_rx_09_inst.o_debug_state[0]
.sym 15219 lvds_rx_09_inst.o_debug_state[1]
.sym 15220 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 15221 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 15222 w_soft_reset_$glb_sr
.sym 15224 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 15225 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 15226 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 15227 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 15228 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 15229 lvds_rx_09_inst.r_phase_count[0]
.sym 15230 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 15239 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 15243 $io_pmod[5]$iobuf_i
.sym 15249 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 15257 w_soft_reset
.sym 15258 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15265 lvds_rx_09_inst.o_debug_state[0]
.sym 15266 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15277 lvds_rx_09_inst.o_debug_state[1]
.sym 15279 $PACKER_GND_NET
.sym 15284 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15306 $PACKER_GND_NET
.sym 15315 lvds_rx_09_inst.o_debug_state[0]
.sym 15316 lvds_rx_09_inst.o_debug_state[1]
.sym 15343 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15344 w_clock_sys
.sym 15345 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15347 spi_if_ins.spi.r_rx_done
.sym 15348 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 15351 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 15353 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 15397 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15421 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15467 w_clock_sys
.sym 15471 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15472 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15473 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15474 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15475 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15476 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15481 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15495 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15496 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15499 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 15504 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15512 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15514 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 15518 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15520 spi_if_ins.state_if[1]
.sym 15522 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 15528 spi_if_ins.spi.r_tx_byte[1]
.sym 15531 spi_if_ins.r_tx_byte[5]
.sym 15532 spi_if_ins.state_if[0]
.sym 15533 spi_if_ins.r_tx_byte[1]
.sym 15536 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15539 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15540 spi_if_ins.spi.r_tx_byte[5]
.sym 15541 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15546 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15549 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 15558 spi_if_ins.r_tx_byte[1]
.sym 15562 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15569 spi_if_ins.state_if[0]
.sym 15570 spi_if_ins.state_if[1]
.sym 15582 spi_if_ins.r_tx_byte[5]
.sym 15585 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15586 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15587 spi_if_ins.spi.r_tx_byte[5]
.sym 15588 spi_if_ins.spi.r_tx_byte[1]
.sym 15589 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15590 w_clock_sys
.sym 15591 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 15592 spi_if_ins.spi.r_tx_byte[7]
.sym 15593 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15594 spi_if_ins.spi.r_tx_byte[6]
.sym 15595 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15596 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15597 spi_if_ins.spi.r_tx_byte[3]
.sym 15598 spi_if_ins.spi.r_tx_byte[2]
.sym 15599 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15603 i_smi_a1$SB_IO_IN
.sym 15609 $PACKER_VCC_NET
.sym 15617 spi_if_ins.r_tx_byte[5]
.sym 15618 spi_if_ins.w_rx_data[1]
.sym 15619 spi_if_ins.r_tx_byte[1]
.sym 15620 spi_if_ins.w_rx_data[2]
.sym 15621 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15622 spi_if_ins.w_rx_data[4]
.sym 15623 spi_if_ins.r_tx_byte[6]
.sym 15624 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15625 spi_if_ins.r_tx_byte[3]
.sym 15627 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15635 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 15637 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15638 spi_if_ins.state_if[0]
.sym 15640 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15641 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15651 spi_if_ins.state_if[1]
.sym 15653 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15655 spi_if_ins.state_if[2]
.sym 15659 spi_if_ins.state_if[1]
.sym 15660 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15661 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15666 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 15667 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15669 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15678 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15679 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15680 spi_if_ins.state_if[2]
.sym 15684 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15690 spi_if_ins.state_if[2]
.sym 15691 spi_if_ins.state_if[1]
.sym 15693 spi_if_ins.state_if[0]
.sym 15703 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15708 spi_if_ins.state_if[0]
.sym 15709 spi_if_ins.state_if[2]
.sym 15710 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15711 spi_if_ins.state_if[1]
.sym 15712 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15713 w_clock_sys
.sym 15714 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15715 spi_if_ins.w_rx_data[2]
.sym 15716 spi_if_ins.w_rx_data[4]
.sym 15717 spi_if_ins.w_rx_data[6]
.sym 15720 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15721 spi_if_ins.w_rx_data[5]
.sym 15722 spi_if_ins.w_rx_data[1]
.sym 15727 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15737 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15739 spi_if_ins.r_tx_byte[2]
.sym 15741 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 15746 r_tx_data[1]
.sym 15747 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15750 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15767 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15776 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15781 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15782 spi_if_ins.w_rx_data[6]
.sym 15786 spi_if_ins.w_rx_data[5]
.sym 15807 spi_if_ins.w_rx_data[5]
.sym 15809 spi_if_ins.w_rx_data[6]
.sym 15822 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15835 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15836 w_clock_sys
.sym 15837 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15838 spi_if_ins.r_tx_byte[5]
.sym 15839 spi_if_ins.r_tx_byte[1]
.sym 15840 spi_if_ins.r_tx_byte[0]
.sym 15841 spi_if_ins.r_tx_byte[6]
.sym 15842 spi_if_ins.r_tx_byte[3]
.sym 15843 spi_if_ins.r_tx_byte[7]
.sym 15844 spi_if_ins.r_tx_byte[2]
.sym 15845 spi_if_ins.r_tx_byte[4]
.sym 15859 spi_if_ins.w_rx_data[4]
.sym 15890 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 15893 w_rx_data[4]
.sym 15896 w_rx_data[7]
.sym 15897 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15898 w_rx_data[5]
.sym 15901 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 15902 w_rx_data[6]
.sym 15904 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15905 io_ctrl_ins.pmod_dir_state[6]
.sym 15907 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15909 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15910 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 15915 w_rx_data[7]
.sym 15918 w_rx_data[5]
.sym 15925 w_rx_data[6]
.sym 15936 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 15938 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 15939 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15951 w_rx_data[4]
.sym 15954 io_ctrl_ins.pmod_dir_state[6]
.sym 15955 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 15956 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15957 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15958 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15959 w_clock_sys
.sym 15963 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 15964 w_tx_data_io[5]
.sym 15965 w_tx_data_io[6]
.sym 15967 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 15968 w_tx_data_io[7]
.sym 15981 w_rx_data[4]
.sym 15988 r_tx_data[0]
.sym 15990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 15992 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15994 io_ctrl_ins.pmod_dir_state[4]
.sym 15996 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16002 io_ctrl_ins.pmod_dir_state[7]
.sym 16003 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16004 o_tr_vc1$SB_IO_OUT
.sym 16005 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 16011 io_ctrl_ins.pmod_dir_state[5]
.sym 16015 w_rx_data[2]
.sym 16018 w_rx_data[7]
.sym 16020 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16024 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 16027 o_rx_h_tx_l$SB_IO_OUT
.sym 16030 w_rx_data[4]
.sym 16031 w_rx_data[5]
.sym 16033 w_ioc[0]
.sym 16035 o_rx_h_tx_l$SB_IO_OUT
.sym 16036 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16037 io_ctrl_ins.pmod_dir_state[7]
.sym 16038 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 16042 w_rx_data[5]
.sym 16050 w_rx_data[4]
.sym 16054 w_ioc[0]
.sym 16056 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 16059 io_ctrl_ins.pmod_dir_state[5]
.sym 16060 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16061 o_tr_vc1$SB_IO_OUT
.sym 16062 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 16071 w_rx_data[7]
.sym 16080 w_rx_data[2]
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16082 w_clock_sys
.sym 16087 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16088 w_tx_data_io[4]
.sym 16089 i_button_SB_LUT4_I3_O[2]
.sym 16091 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 16106 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 16113 o_rx_h_tx_l$SB_IO_OUT
.sym 16119 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 16126 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 16127 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16128 w_rx_data[3]
.sym 16129 w_rx_data[4]
.sym 16130 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 16131 w_ioc[0]
.sym 16136 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 16140 w_rx_data[6]
.sym 16143 io_ctrl_ins.o_pmod[3]
.sym 16147 w_rx_data[0]
.sym 16149 o_tr_vc2$SB_IO_OUT
.sym 16155 w_ioc[1]
.sym 16156 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 16158 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 16160 w_ioc[0]
.sym 16161 w_ioc[1]
.sym 16167 w_rx_data[4]
.sym 16173 w_rx_data[3]
.sym 16176 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 16177 w_ioc[0]
.sym 16178 o_tr_vc2$SB_IO_OUT
.sym 16179 io_ctrl_ins.o_pmod[3]
.sym 16184 w_rx_data[0]
.sym 16188 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 16189 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 16194 w_ioc[0]
.sym 16195 w_ioc[1]
.sym 16196 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 16203 w_rx_data[6]
.sym 16204 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16205 w_clock_sys
.sym 16207 io_ctrl_ins.rf_pin_state[4]
.sym 16209 io_ctrl_ins.rf_pin_state[6]
.sym 16211 io_ctrl_ins.rf_pin_state[7]
.sym 16212 io_ctrl_ins.rf_pin_state[5]
.sym 16214 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16221 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16227 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16231 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16232 i_config[3]$SB_IO_IN
.sym 16236 i_button$SB_IO_IN
.sym 16239 o_rx_h_tx_l$SB_IO_OUT
.sym 16249 io_ctrl_ins.debug_mode[0]
.sym 16250 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 16251 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16252 io_ctrl_ins.o_pmod[0]
.sym 16255 w_rx_data[1]
.sym 16257 io_ctrl_ins.debug_mode[0]
.sym 16258 io_ctrl_ins.mixer_en_state
.sym 16259 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16260 io_ctrl_ins.debug_mode[1]
.sym 16261 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16262 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16267 w_ioc[0]
.sym 16268 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16269 w_rx_data[2]
.sym 16275 w_rx_data[3]
.sym 16278 w_rx_data[0]
.sym 16283 w_rx_data[3]
.sym 16289 w_rx_data[0]
.sym 16293 io_ctrl_ins.o_pmod[0]
.sym 16294 io_ctrl_ins.mixer_en_state
.sym 16295 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 16296 w_ioc[0]
.sym 16299 w_rx_data[2]
.sym 16306 w_rx_data[1]
.sym 16311 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16312 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16313 io_ctrl_ins.debug_mode[1]
.sym 16314 io_ctrl_ins.debug_mode[0]
.sym 16318 io_ctrl_ins.debug_mode[0]
.sym 16320 io_ctrl_ins.debug_mode[1]
.sym 16323 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16324 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16325 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16326 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16327 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16328 w_clock_sys
.sym 16332 o_rx_h_tx_l$SB_IO_OUT
.sym 16336 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16344 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16346 w_rx_data[6]
.sym 16348 w_rx_data[7]
.sym 16354 o_tr_vc2$SB_IO_OUT
.sym 16357 w_rx_data[5]
.sym 16360 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16364 w_rx_data[0]
.sym 16372 io_ctrl_ins.rf_pin_state[0]
.sym 16373 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16374 io_ctrl_ins.rf_pin_state[2]
.sym 16375 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16379 io_ctrl_ins.rf_pin_state[3]
.sym 16383 io_ctrl_ins.rf_pin_state[1]
.sym 16385 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16390 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16398 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16400 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16404 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16405 io_ctrl_ins.rf_pin_state[2]
.sym 16406 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16407 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16410 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16411 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16412 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16413 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16416 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16417 io_ctrl_ins.rf_pin_state[0]
.sym 16418 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16419 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16428 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16429 io_ctrl_ins.rf_pin_state[3]
.sym 16430 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16431 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16440 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16441 io_ctrl_ins.rf_pin_state[1]
.sym 16443 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16450 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16451 w_clock_sys
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16469 o_led0$SB_IO_OUT
.sym 16479 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16595 rx_09_fifo.wr_addr[5]
.sym 16598 rx_09_fifo.wr_addr[4]
.sym 16603 rx_09_fifo.wr_addr[7]
.sym 16604 rx_09_fifo.wr_addr[2]
.sym 16605 rx_09_fifo.wr_addr[3]
.sym 16607 rx_09_fifo.wr_addr[6]
.sym 16608 rx_09_fifo.wr_addr[0]
.sym 16616 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 16627 $nextpnr_ICESTORM_LC_4$O
.sym 16630 rx_09_fifo.wr_addr[0]
.sym 16633 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 16636 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 16637 rx_09_fifo.wr_addr[0]
.sym 16639 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 16642 rx_09_fifo.wr_addr[2]
.sym 16643 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 16645 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 16648 rx_09_fifo.wr_addr[3]
.sym 16649 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 16651 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 16653 rx_09_fifo.wr_addr[4]
.sym 16655 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 16657 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 16659 rx_09_fifo.wr_addr[5]
.sym 16661 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 16663 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 16665 rx_09_fifo.wr_addr[6]
.sym 16667 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 16670 rx_09_fifo.wr_addr[7]
.sym 16673 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 16686 rx_09_fifo.wr_addr_gray[5]
.sym 16693 rx_09_fifo.wr_addr[7]
.sym 16719 io_smi_data[4]$SB_IO_OUT
.sym 16722 io_pmod[6]$SB_IO_IN
.sym 16723 io_pmod[3]$SB_IO_IN
.sym 16725 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 16759 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 16761 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 16765 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 16767 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 16768 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 16770 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 16771 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 16772 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 16777 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 16778 io_pmod[3]$SB_IO_IN
.sym 16779 io_pmod[6]$SB_IO_IN
.sym 16780 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 16785 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 16787 rx_09_fifo.wr_addr[0]
.sym 16791 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 16792 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 16797 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 16799 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 16804 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 16806 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 16809 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 16810 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 16811 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 16815 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 16816 io_pmod[6]$SB_IO_IN
.sym 16817 io_pmod[3]$SB_IO_IN
.sym 16818 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 16822 rx_09_fifo.wr_addr[0]
.sym 16827 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 16828 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 16834 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 16837 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 16838 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 16839 w_soft_reset_$glb_sr
.sym 16844 rx_09_fifo.wr_addr_gray_rd[2]
.sym 16845 rx_09_fifo.wr_addr_gray_rd[5]
.sym 16858 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 16871 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 16881 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 16883 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 16884 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16885 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 16886 rx_09_fifo.wr_addr[0]
.sym 16887 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 16889 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16891 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16892 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 16895 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 16896 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 16898 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 16899 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 16900 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 16901 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16902 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 16903 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 16904 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 16906 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 16907 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16909 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 16910 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 16911 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 16914 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 16915 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 16916 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 16917 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 16920 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 16921 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 16922 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16923 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 16926 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 16927 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 16928 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 16929 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 16932 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16933 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 16934 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 16935 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 16938 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 16939 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 16941 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 16950 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 16951 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 16952 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 16953 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 16956 rx_09_fifo.wr_addr[0]
.sym 16957 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 16958 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 16961 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 16962 w_soft_reset_$glb_sr
.sym 16976 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 16978 io_smi_data[5]$SB_IO_OUT
.sym 16981 $io_pmod[6]$iobuf_i
.sym 16988 lvds_rx_09_inst.r_data[0]
.sym 16989 lvds_rx_09_inst.o_debug_state[0]
.sym 16995 i_smi_soe_se$rename$0
.sym 17018 lvds_rx_09_inst.r_data[0]
.sym 17076 lvds_rx_09_inst.r_data[0]
.sym 17083 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_$glb_ce
.sym 17084 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 17086 w_rx_09_fifo_data[1]
.sym 17091 smi_ctrl_ins.soe_and_reset
.sym 17102 i_ss$SB_IO_IN
.sym 17110 io_pmod[2]$SB_IO_IN
.sym 17111 io_pmod[1]$SB_IO_IN
.sym 17115 $PACKER_VCC_NET
.sym 17121 io_pmod[2]$SB_IO_IN
.sym 17127 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2[1]
.sym 17128 lvds_rx_09_inst.o_debug_state[0]
.sym 17132 lvds_rx_09_inst.o_debug_state[1]
.sym 17135 io_pmod[1]$SB_IO_IN
.sym 17136 lvds_rx_09_inst.r_cnt[1]
.sym 17137 lvds_rx_09_inst.r_cnt[2]
.sym 17138 lvds_rx_09_inst.r_cnt[3]
.sym 17140 lvds_rx_09_inst.o_debug_state[1]
.sym 17142 lvds_rx_09_inst.r_cnt[0]
.sym 17145 io_pmod[2]$SB_IO_IN
.sym 17147 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_1_I2[1]
.sym 17148 lvds_rx_09_inst.r_data[1]
.sym 17157 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17160 lvds_rx_09_inst.o_debug_state[1]
.sym 17161 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17162 lvds_rx_09_inst.r_cnt[1]
.sym 17163 io_pmod[1]$SB_IO_IN
.sym 17178 lvds_rx_09_inst.o_debug_state[0]
.sym 17180 lvds_rx_09_inst.r_data[1]
.sym 17184 lvds_rx_09_inst.r_cnt[0]
.sym 17185 lvds_rx_09_inst.o_debug_state[1]
.sym 17186 io_pmod[2]$SB_IO_IN
.sym 17187 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17191 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2[1]
.sym 17192 lvds_rx_09_inst.o_debug_state[0]
.sym 17193 lvds_rx_09_inst.r_cnt[3]
.sym 17197 lvds_rx_09_inst.o_debug_state[0]
.sym 17198 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_1_I2[1]
.sym 17199 lvds_rx_09_inst.r_cnt[2]
.sym 17206 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 17207 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 17208 w_soft_reset_$glb_sr
.sym 17227 w_soft_reset
.sym 17250 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D[1]
.sym 17251 lvds_rx_09_inst.o_debug_state[0]
.sym 17252 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 17262 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 17270 io_pmod[2]$SB_IO_IN
.sym 17271 io_pmod[1]$SB_IO_IN
.sym 17278 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17279 lvds_rx_09_inst.o_debug_state[1]
.sym 17283 lvds_rx_09_inst.o_debug_state[1]
.sym 17284 lvds_rx_09_inst.o_debug_state[0]
.sym 17286 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17289 lvds_rx_09_inst.o_debug_state[0]
.sym 17290 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D[1]
.sym 17303 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 17308 io_pmod[1]$SB_IO_IN
.sym 17309 io_pmod[2]$SB_IO_IN
.sym 17314 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D[1]
.sym 17319 io_pmod[2]$SB_IO_IN
.sym 17322 io_pmod[1]$SB_IO_IN
.sym 17329 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 17330 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 17331 w_soft_reset_$glb_sr
.sym 17332 spi_if_ins.spi.SCKr[1]
.sym 17333 spi_if_ins.spi.r2_rx_done
.sym 17334 spi_if_ins.spi.SCKr[0]
.sym 17335 spi_if_ins.spi.r3_rx_done
.sym 17337 lvds_rx_09_inst.r_phase_count[1]
.sym 17338 spi_if_ins.spi.SCKr[2]
.sym 17339 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17363 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17374 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 17377 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 17378 lvds_rx_09_inst.o_debug_state[1]
.sym 17379 lvds_rx_09_inst.r_phase_count[0]
.sym 17382 lvds_rx_09_inst.o_debug_state[0]
.sym 17383 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 17384 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 17385 $PACKER_VCC_NET
.sym 17387 lvds_rx_09_inst.r_phase_count[0]
.sym 17394 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 17396 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 17400 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17402 lvds_rx_09_inst.r_phase_count[1]
.sym 17405 $nextpnr_ICESTORM_LC_2$O
.sym 17407 lvds_rx_09_inst.r_phase_count[0]
.sym 17411 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 17413 lvds_rx_09_inst.r_phase_count[1]
.sym 17414 $PACKER_VCC_NET
.sym 17415 lvds_rx_09_inst.r_phase_count[0]
.sym 17419 $PACKER_VCC_NET
.sym 17420 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 17421 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 17424 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 17425 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 17426 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 17430 lvds_rx_09_inst.o_debug_state[0]
.sym 17431 lvds_rx_09_inst.o_debug_state[1]
.sym 17432 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17433 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 17436 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 17437 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17438 lvds_rx_09_inst.o_debug_state[1]
.sym 17439 lvds_rx_09_inst.o_debug_state[0]
.sym 17443 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 17448 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 17449 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17450 lvds_rx_09_inst.o_debug_state[1]
.sym 17451 lvds_rx_09_inst.o_debug_state[0]
.sym 17452 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 17453 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 17454 w_soft_reset_$glb_sr
.sym 17457 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17458 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17459 i_ss_SB_LUT4_I1_O[0]
.sym 17460 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 17461 i_ss_SB_LUT4_I1_O[1]
.sym 17462 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17467 i_sck$SB_IO_IN
.sym 17472 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17473 io_pmod[6]$SB_IO_IN
.sym 17477 lvds_rx_09_inst.r_push
.sym 17479 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17484 i_ss_SB_LUT4_I1_O[1]
.sym 17485 spi_if_ins.r_tx_data_valid
.sym 17496 spi_if_ins.spi.SCKr[1]
.sym 17498 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17503 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17506 i_ss$SB_IO_IN
.sym 17509 i_ss$SB_IO_IN
.sym 17510 spi_if_ins.spi.SCKr[2]
.sym 17514 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17516 i_ss_SB_LUT4_I1_O[0]
.sym 17522 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 17525 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 17536 i_ss_SB_LUT4_I1_O[0]
.sym 17542 spi_if_ins.spi.SCKr[2]
.sym 17543 spi_if_ins.spi.SCKr[1]
.sym 17544 i_ss$SB_IO_IN
.sym 17559 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 17560 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 17561 i_ss$SB_IO_IN
.sym 17571 spi_if_ins.spi.SCKr[2]
.sym 17572 spi_if_ins.spi.SCKr[1]
.sym 17573 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17574 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17575 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17576 w_clock_sys
.sym 17577 i_ss$SB_IO_IN
.sym 17578 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17579 int_miso
.sym 17581 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 17584 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17594 i_ss$SB_IO_IN
.sym 17597 i_ss$SB_IO_IN
.sym 17601 i_ss$SB_IO_IN
.sym 17613 io_pmod[2]$SB_IO_IN
.sym 17621 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17622 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 17625 $PACKER_VCC_NET
.sym 17626 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17628 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17629 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17630 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17631 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17632 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17633 $PACKER_VCC_NET
.sym 17634 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17638 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17639 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17642 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17646 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17649 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17651 $nextpnr_ICESTORM_LC_6$O
.sym 17653 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17657 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17659 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17660 $PACKER_VCC_NET
.sym 17665 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17666 $PACKER_VCC_NET
.sym 17667 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17670 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17672 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17673 $PACKER_VCC_NET
.sym 17676 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17677 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17678 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17679 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17682 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 17683 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17684 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17688 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17689 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17690 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17691 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17694 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17698 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17699 w_clock_sys
.sym 17700 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17701 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17702 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17703 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17704 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17705 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17706 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17707 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17717 i_ss$SB_IO_IN
.sym 17720 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17726 i_mosi$SB_IO_IN
.sym 17729 spi_if_ins.r_tx_byte[0]
.sym 17735 spi_if_ins.r_tx_byte[7]
.sym 17744 spi_if_ins.spi.r_tx_byte[6]
.sym 17747 spi_if_ins.r_tx_byte[0]
.sym 17750 spi_if_ins.spi.r_tx_byte[7]
.sym 17752 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17757 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17758 spi_if_ins.r_tx_byte[3]
.sym 17761 spi_if_ins.r_tx_byte[7]
.sym 17762 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17764 spi_if_ins.r_tx_byte[6]
.sym 17765 spi_if_ins.r_tx_byte[4]
.sym 17769 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17770 spi_if_ins.r_tx_byte[2]
.sym 17771 spi_if_ins.spi.r_tx_byte[3]
.sym 17772 spi_if_ins.spi.r_tx_byte[2]
.sym 17776 spi_if_ins.r_tx_byte[7]
.sym 17781 spi_if_ins.spi.r_tx_byte[2]
.sym 17782 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17783 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17784 spi_if_ins.spi.r_tx_byte[6]
.sym 17787 spi_if_ins.r_tx_byte[6]
.sym 17795 spi_if_ins.r_tx_byte[4]
.sym 17802 spi_if_ins.r_tx_byte[0]
.sym 17806 spi_if_ins.r_tx_byte[3]
.sym 17812 spi_if_ins.r_tx_byte[2]
.sym 17817 spi_if_ins.spi.r_tx_byte[7]
.sym 17818 spi_if_ins.spi.r_tx_byte[3]
.sym 17819 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17820 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17821 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17822 w_clock_sys
.sym 17823 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17825 spi_if_ins.spi.r_rx_byte[3]
.sym 17826 spi_if_ins.spi.r_rx_byte[4]
.sym 17827 spi_if_ins.spi.r_rx_byte[6]
.sym 17828 spi_if_ins.spi.r_rx_byte[1]
.sym 17829 spi_if_ins.spi.r_rx_byte[5]
.sym 17830 spi_if_ins.spi.r_rx_byte[2]
.sym 17831 spi_if_ins.spi.r_rx_byte[0]
.sym 17842 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 17843 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17849 r_tx_data[2]
.sym 17850 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 17851 spi_if_ins.r_tx_byte[4]
.sym 17855 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17869 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17876 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17884 spi_if_ins.spi.r_rx_byte[6]
.sym 17885 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17887 spi_if_ins.spi.r_rx_byte[2]
.sym 17891 spi_if_ins.spi.r_rx_byte[4]
.sym 17893 spi_if_ins.spi.r_rx_byte[1]
.sym 17894 spi_if_ins.spi.r_rx_byte[5]
.sym 17900 spi_if_ins.spi.r_rx_byte[2]
.sym 17904 spi_if_ins.spi.r_rx_byte[4]
.sym 17911 spi_if_ins.spi.r_rx_byte[6]
.sym 17929 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17931 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17934 spi_if_ins.spi.r_rx_byte[5]
.sym 17940 spi_if_ins.spi.r_rx_byte[1]
.sym 17944 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17945 w_clock_sys
.sym 17947 spi_if_ins.w_rx_data[3]
.sym 17949 spi_if_ins.w_rx_data[0]
.sym 17972 spi_if_ins.w_rx_data[6]
.sym 17979 i_config[2]$SB_IO_IN
.sym 17980 spi_if_ins.w_rx_data[3]
.sym 17999 r_tx_data[1]
.sym 18007 r_tx_data[4]
.sym 18009 r_tx_data[2]
.sym 18013 r_tx_data[7]
.sym 18015 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18016 r_tx_data[3]
.sym 18017 r_tx_data[6]
.sym 18018 r_tx_data[5]
.sym 18019 r_tx_data[0]
.sym 18022 r_tx_data[5]
.sym 18030 r_tx_data[1]
.sym 18035 r_tx_data[0]
.sym 18040 r_tx_data[6]
.sym 18048 r_tx_data[3]
.sym 18052 r_tx_data[7]
.sym 18058 r_tx_data[2]
.sym 18063 r_tx_data[4]
.sym 18067 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18068 w_clock_sys
.sym 18071 r_tx_data[7]
.sym 18073 r_tx_data[4]
.sym 18074 r_tx_data[3]
.sym 18075 r_tx_data[6]
.sym 18076 r_tx_data[5]
.sym 18096 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 18111 i_button_SB_LUT4_I3_O[3]
.sym 18115 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 18116 i_button_SB_LUT4_I3_O[2]
.sym 18117 i_button_SB_LUT4_I3_O[0]
.sym 18120 io_ctrl_ins.o_pmod[5]
.sym 18121 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 18122 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 18124 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 18126 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 18127 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18131 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18132 i_button_SB_LUT4_I3_O[1]
.sym 18134 io_ctrl_ins.o_pmod[6]
.sym 18139 i_config[2]$SB_IO_IN
.sym 18141 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18142 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 18157 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18159 i_config[2]$SB_IO_IN
.sym 18162 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 18163 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 18164 i_button_SB_LUT4_I3_O[1]
.sym 18165 io_ctrl_ins.o_pmod[5]
.sym 18168 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 18169 i_button_SB_LUT4_I3_O[1]
.sym 18170 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 18171 io_ctrl_ins.o_pmod[6]
.sym 18180 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18182 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18186 i_button_SB_LUT4_I3_O[2]
.sym 18187 i_button_SB_LUT4_I3_O[3]
.sym 18188 i_button_SB_LUT4_I3_O[1]
.sym 18189 i_button_SB_LUT4_I3_O[0]
.sym 18190 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 18191 w_clock_sys
.sym 18192 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 18216 o_rx_h_tx_l$SB_IO_OUT
.sym 18239 io_ctrl_ins.pmod_dir_state[4]
.sym 18240 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18241 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18245 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18247 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18249 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18251 i_button$SB_IO_IN
.sym 18252 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18254 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18263 i_config[3]$SB_IO_IN
.sym 18288 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18291 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18292 io_ctrl_ins.pmod_dir_state[4]
.sym 18293 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18294 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18297 i_button$SB_IO_IN
.sym 18300 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18310 i_config[3]$SB_IO_IN
.sym 18312 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18313 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18314 w_clock_sys
.sym 18315 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18320 o_tr_vc1$SB_IO_OUT
.sym 18321 o_tr_vc1_b$SB_IO_OUT
.sym 18336 o_tr_vc2$SB_IO_OUT
.sym 18349 i_config[1]$SB_IO_IN
.sym 18366 w_rx_data[7]
.sym 18372 w_rx_data[6]
.sym 18373 i_config[1]$SB_IO_IN
.sym 18375 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18379 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18381 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18382 w_rx_data[4]
.sym 18387 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18388 w_rx_data[5]
.sym 18390 w_rx_data[4]
.sym 18402 w_rx_data[6]
.sym 18416 w_rx_data[7]
.sym 18421 w_rx_data[5]
.sym 18432 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 18433 i_config[1]$SB_IO_IN
.sym 18434 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18435 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18436 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18437 w_clock_sys
.sym 18471 i_config[2]$SB_IO_IN
.sym 18481 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18482 io_ctrl_ins.rf_pin_state[6]
.sym 18484 io_ctrl_ins.rf_pin_state[7]
.sym 18498 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18502 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18525 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18526 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18527 io_ctrl_ins.rf_pin_state[7]
.sym 18549 io_ctrl_ins.rf_pin_state[6]
.sym 18550 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18551 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18559 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18560 w_clock_sys
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18658 io_smi_data[4]$SB_IO_OUT
.sym 18684 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 18693 io_pmod[3]$SB_IO_IN
.sym 18695 i_mosi$SB_IO_IN
.sym 18785 $io_pmod[7]$iobuf_i
.sym 18872 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 18893 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 18930 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 18945 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 18946 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 18947 w_soft_reset_$glb_sr
.sym 19002 rx_09_fifo.wr_addr_gray[5]
.sym 19020 rx_09_fifo.wr_addr_gray[2]
.sym 19046 rx_09_fifo.wr_addr_gray[2]
.sym 19053 rx_09_fifo.wr_addr_gray[5]
.sym 19069 w_clock_sys
.sym 19083 io_pmod[6]$SB_IO_IN
.sym 19085 $PACKER_VCC_NET
.sym 19098 int_miso
.sym 19213 io_pmod[4]$SB_IO_IN
.sym 19219 io_pmod[3]$SB_IO_IN
.sym 19222 io_pmod[3]$SB_IO_IN
.sym 19236 w_soft_reset
.sym 19240 lvds_rx_09_inst.r_data[1]
.sym 19247 i_smi_soe_se$rename$0
.sym 19269 lvds_rx_09_inst.r_data[1]
.sym 19298 i_smi_soe_se$rename$0
.sym 19300 w_soft_reset
.sym 19314 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_$glb_ce
.sym 19315 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 19344 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19459 io_pmod[5]$SB_IO_IN
.sym 19463 i_smi_soe_se$rename$0
.sym 19470 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19483 spi_if_ins.spi.SCKr[0]
.sym 19488 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 19490 spi_if_ins.spi.r2_rx_done
.sym 19494 i_sck$SB_IO_IN
.sym 19500 spi_if_ins.spi.r3_rx_done
.sym 19505 spi_if_ins.spi.SCKr[1]
.sym 19506 spi_if_ins.spi.r_rx_done
.sym 19514 spi_if_ins.spi.SCKr[0]
.sym 19523 spi_if_ins.spi.r_rx_done
.sym 19526 i_sck$SB_IO_IN
.sym 19533 spi_if_ins.spi.r2_rx_done
.sym 19546 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 19553 spi_if_ins.spi.SCKr[1]
.sym 19556 spi_if_ins.spi.r3_rx_done
.sym 19557 spi_if_ins.spi.r2_rx_done
.sym 19561 w_clock_sys
.sym 19575 io_pmod[1]$SB_IO_IN
.sym 19581 $io_pmod[3]$iobuf_i
.sym 19586 io_pmod[6]$SB_IO_IN
.sym 19594 int_miso
.sym 19598 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 19606 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 19608 i_ss$SB_IO_IN
.sym 19610 spi_if_ins.spi.SCKr[2]
.sym 19612 spi_if_ins.spi.SCKr[1]
.sym 19615 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19619 i_ss$SB_IO_IN
.sym 19627 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19630 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19636 $nextpnr_ICESTORM_LC_5$O
.sym 19639 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19642 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19645 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19650 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19652 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19658 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19662 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19663 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19664 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19667 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19669 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19670 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19673 spi_if_ins.spi.SCKr[2]
.sym 19674 spi_if_ins.spi.SCKr[1]
.sym 19675 i_ss$SB_IO_IN
.sym 19680 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19681 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19683 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 19684 w_clock_sys
.sym 19685 i_ss$SB_IO_IN
.sym 19698 i_mosi$SB_IO_IN
.sym 19706 $PACKER_GND_NET
.sym 19718 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19729 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19733 i_ss_SB_LUT4_I1_O[1]
.sym 19737 spi_if_ins.r_tx_data_valid
.sym 19739 i_ss_SB_LUT4_I1_O[0]
.sym 19741 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19742 i_ss$SB_IO_IN
.sym 19745 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 19749 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 19757 spi_if_ins.r_tx_byte[7]
.sym 19762 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 19763 spi_if_ins.r_tx_data_valid
.sym 19766 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19768 spi_if_ins.r_tx_byte[7]
.sym 19769 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 19780 i_ss_SB_LUT4_I1_O[0]
.sym 19781 i_ss_SB_LUT4_I1_O[1]
.sym 19798 i_ss$SB_IO_IN
.sym 19799 spi_if_ins.r_tx_data_valid
.sym 19806 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19807 w_clock_sys
.sym 19851 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19852 i_ss_SB_LUT4_I1_O[1]
.sym 19854 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19856 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19860 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19861 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19863 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19874 i_mosi$SB_IO_IN
.sym 19883 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19892 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19897 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19901 i_mosi$SB_IO_IN
.sym 19910 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19916 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19920 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19929 i_ss_SB_LUT4_I1_O[1]
.sym 19930 w_clock_sys
.sym 19946 i_ss_SB_LUT4_I1_O[1]
.sym 19948 spi_if_ins.r_tx_data_valid
.sym 19974 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19975 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19976 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19978 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19985 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19986 i_mosi$SB_IO_IN
.sym 19987 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19991 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 20012 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20019 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20024 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20033 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20038 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20044 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20051 i_mosi$SB_IO_IN
.sym 20052 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 20053 w_clock_sys
.sym 20074 io_pmod[2]$SB_IO_IN
.sym 20085 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 20105 spi_if_ins.spi.r_rx_byte[3]
.sym 20107 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 20111 spi_if_ins.spi.r_rx_byte[0]
.sym 20131 spi_if_ins.spi.r_rx_byte[3]
.sym 20143 spi_if_ins.spi.r_rx_byte[0]
.sym 20175 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 20176 w_clock_sys
.sym 20223 w_tx_data_io[6]
.sym 20230 w_tx_data_io[5]
.sym 20234 w_tx_data_io[7]
.sym 20238 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 20243 w_tx_data_io[3]
.sym 20245 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 20246 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 20247 w_tx_data_io[4]
.sym 20248 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 20258 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 20259 w_tx_data_io[7]
.sym 20260 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 20270 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 20272 w_tx_data_io[4]
.sym 20277 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 20279 w_tx_data_io[3]
.sym 20282 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 20283 w_tx_data_io[6]
.sym 20288 w_tx_data_io[5]
.sym 20289 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 20291 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 20298 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 20299 w_clock_sys
.sym 20300 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 20448 o_tr_vc1$SB_IO_OUT
.sym 20450 o_tr_vc1_b$SB_IO_OUT
.sym 20456 o_led1$SB_IO_OUT
.sym 20473 io_ctrl_ins.rf_pin_state[4]
.sym 20478 io_ctrl_ins.rf_pin_state[5]
.sym 20483 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20487 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20493 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20522 io_ctrl_ins.rf_pin_state[5]
.sym 20523 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20524 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20528 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20530 io_ctrl_ins.rf_pin_state[4]
.sym 20531 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20544 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20545 w_clock_sys
.sym 20561 o_tr_vc1_b$SB_IO_OUT
.sym 20576 o_tr_vc1$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20695 i_config[0]$SB_IO_IN
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20755 io_smi_data[5]$SB_IO_OUT
.sym 20770 o_miso_$_TBUF__Y_E
.sym 20802 $io_pmod[7]$iobuf_i
.sym 20803 io_smi_data[5]$SB_IO_OUT
.sym 20844 i_mosi$SB_IO_IN
.sym 20985 $PACKER_VCC_NET
.sym 21035 int_miso
.sym 21049 $PACKER_VCC_NET
.sym 21087 smi_ctrl_ins.r_fifo_09_pull_1
.sym 21093 $io_pmod[4]$iobuf_i
.sym 21235 $io_pmod[4]$iobuf_i
.sym 21240 io_pmod[4]$SB_IO_IN
.sym 21333 io_pmod[3]$SB_IO_IN
.sym 21394 io_pmod_SB_DFFE_Q_E
.sym 21398 $io_pmod[3]$iobuf_i
.sym 21434 io_pmod[5]$SB_IO_IN
.sym 21435 io_pmod[4]$SB_IO_IN
.sym 21457 $PACKER_VCC_NET
.sym 21536 io_pmod[3]$SB_IO_IN
.sym 21545 w_soft_reset
.sym 21703 spi_if_ins.r_tx_data_valid
.sym 21756 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 22256 o_tr_vc1$SB_IO_OUT
.sym 22459 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22505 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22534 o_miso_$_TBUF__Y_E
.sym 22535 int_miso
.sym 22565 $PACKER_VCC_NET
.sym 22575 int_miso
.sym 22590 i_ss$SB_IO_IN
.sym 22619 i_ss$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22711 i_sck$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 22863 $PACKER_VCC_NET
.sym 22965 i_smi_a3$SB_IO_IN
.sym 22968 $PACKER_VCC_NET
.sym 22995 smi_ctrl_ins.r_fifo_09_pull
.sym 23010 smi_ctrl_ins.r_fifo_09_pull_1
.sym 23020 io_pmod[5]$SB_IO_IN
.sym 23035 smi_ctrl_ins.r_fifo_09_pull
.sym 23068 smi_ctrl_ins.r_fifo_09_pull_1
.sym 23069 io_pmod[5]$SB_IO_IN
.sym 23071 smi_ctrl_ins.r_fifo_09_pull
.sym 23073 w_clock_sys
.sym 23074 w_soft_reset_$glb_sr
.sym 23078 io_pmod[5]$SB_IO_IN
.sym 23089 smi_ctrl_ins.r_fifo_09_pull
.sym 23100 i_sck$SB_IO_IN
.sym 23107 $io_pmod[6]$iobuf_i
.sym 23223 i_ss$SB_IO_IN
.sym 23230 i_ss$SB_IO_IN
.sym 23341 $io_pmod[5]$iobuf_i
.sym 23348 i_ss$SB_IO_IN
.sym 23355 $PACKER_VCC_NET
.sym 23364 io_pmod_SB_DFFE_Q_E
.sym 23372 w_soft_reset
.sym 23383 lvds_rx_09_inst.r_push
.sym 23408 w_soft_reset
.sym 23434 lvds_rx_09_inst.r_push
.sym 23441 io_pmod_SB_DFFE_Q_E
.sym 23442 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 23742 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23743 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23760 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23796 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23810 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23811 w_clock_sys
.sym 23812 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23830 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23831 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23945 $io_pmod[1]$iobuf_i
.sym 24590 o_led0$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24616 o_led0$SB_IO_OUT
.sym 24664 i_ss$SB_IO_IN
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25106 io_smi_data[5]$SB_IO_OUT
.sym 25341 io_pmod[5]$SB_IO_IN
.sym 25370 io_pmod[5]$SB_IO_IN
.sym 25399 io_pmod[5]$SB_IO_IN
.sym 25401 i_smi_soe_se$rename$0
.sym 25554 io_pmod[3]$SB_IO_IN
.sym 25556 io_pmod[6]$SB_IO_IN
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25723 io_pmod[6]$SB_IO_IN
.sym 25728 $io_pmod[6]$iobuf_i
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26034 $PACKER_VCC_NET
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26176 io_pmod[1]$SB_IO_IN
.sym 26329 io_pmod[0]$SB_IO_IN
.sym 26333 $io_pmod[2]$iobuf_i
.sym 26488 $io_pmod[0]$iobuf_i
.sym 26658 o_rx_h_tx_l$SB_IO_OUT
.sym 26813 o_tr_vc2$SB_IO_OUT
.sym 27275 io_pmod[4]$SB_IO_IN
.sym 27283 $PACKER_VCC_NET
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27293 i_smi_a3$SB_IO_IN
.sym 27296 $PACKER_VCC_NET
.sym 27305 $io_pmod[7]$iobuf_i
.sym 27307 io_pmod[6]$SB_IO_IN
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27330 $io_pmod[4]$iobuf_i
.sym 27335 io_pmod[3]$SB_IO_IN
.sym 27337 i_mosi$SB_IO_IN
.sym 27365 io_pmod[3]$SB_IO_IN
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27373 $io_pmod[7]$iobuf_i
.sym 27390 $io_pmod[5]$iobuf_i
.sym 27391 $io_pmod[7]$iobuf_i
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27410 $io_pmod[6]$iobuf_i
.sym 27418 $io_pmod[3]$iobuf_i
.sym 27427 io_pmod[1]$SB_IO_IN
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27455 io_pmod[0]$SB_IO_IN
.sym 27458 $PACKER_GND_NET
.sym 27459 io_pmod[0]$SB_IO_IN
.sym 27460 $PACKER_VCC_NET
.sym 27481 io_pmod[0]$SB_IO_IN
.sym 27482 $PACKER_VCC_NET
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27522 $io_pmod[1]$iobuf_i
.sym 27528 $io_pmod[2]$iobuf_i
.sym 27538 $io_pmod[1]$iobuf_i
.sym 27549 $io_pmod[0]$iobuf_i
.sym 27552 $PACKER_GND_NET
.sym 27558 $io_pmod[0]$iobuf_i
.sym 27561 $PACKER_GND_NET
.sym 27575 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27589 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27615 o_tr_vc2$SB_IO_OUT
.sym 27618 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27647 o_tr_vc1_b$SB_IO_OUT
.sym 27653 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27716 lvds_rx_09_inst.o_debug_state[0]
.sym 27717 lvds_rx_09_inst.r_data[10]
.sym 27720 lvds_rx_09_inst.o_debug_state[0]
.sym 27721 lvds_rx_09_inst.r_data[16]
.sym 27724 lvds_rx_09_inst.o_debug_state[0]
.sym 27725 lvds_rx_09_inst.r_data[14]
.sym 27728 lvds_rx_09_inst.o_debug_state[0]
.sym 27729 lvds_rx_09_inst.r_data[18]
.sym 27732 lvds_rx_09_inst.o_debug_state[0]
.sym 27733 lvds_rx_09_inst.r_data[20]
.sym 27736 lvds_rx_09_inst.o_debug_state[0]
.sym 27737 lvds_rx_09_inst.r_data[8]
.sym 27740 lvds_rx_09_inst.o_debug_state[0]
.sym 27741 lvds_rx_09_inst.r_data[12]
.sym 27744 lvds_rx_09_inst.o_debug_state[0]
.sym 27745 lvds_rx_09_inst.r_data[22]
.sym 27746 lvds_rx_09_inst.r_data[10]
.sym 27750 lvds_rx_09_inst.r_data[18]
.sym 27754 lvds_rx_09_inst.r_data[12]
.sym 27762 lvds_rx_09_inst.r_data[22]
.sym 27770 lvds_rx_09_inst.r_data[16]
.sym 27798 lvds_rx_09_inst.r_data[14]
.sym 27810 lvds_rx_09_inst.r_data[9]
.sym 27814 lvds_rx_09_inst.r_data[11]
.sym 27818 lvds_rx_09_inst.r_data[17]
.sym 27822 lvds_rx_09_inst.r_data[15]
.sym 27826 lvds_rx_09_inst.r_data[7]
.sym 27834 lvds_rx_09_inst.r_data[13]
.sym 27844 lvds_rx_09_inst.o_debug_state[0]
.sym 27845 lvds_rx_09_inst.r_data[15]
.sym 27848 lvds_rx_09_inst.o_debug_state[0]
.sym 27849 lvds_rx_09_inst.r_data[13]
.sym 27852 lvds_rx_09_inst.o_debug_state[0]
.sym 27853 lvds_rx_09_inst.r_data[9]
.sym 27856 lvds_rx_09_inst.o_debug_state[0]
.sym 27857 lvds_rx_09_inst.r_data[11]
.sym 27864 lvds_rx_09_inst.o_debug_state[0]
.sym 27865 lvds_rx_09_inst.r_data[7]
.sym 27868 lvds_rx_09_inst.o_debug_state[0]
.sym 27869 lvds_rx_09_inst.r_data[5]
.sym 27921 r_counter
.sym 28057 $PACKER_VCC_NET
.sym 28196 lvds_rx_09_inst.o_debug_state[0]
.sym 28197 lvds_rx_09_inst.r_data[4]
.sym 28200 lvds_rx_09_inst.o_debug_state[0]
.sym 28201 lvds_rx_09_inst.r_data[2]
.sym 28204 lvds_rx_09_inst.o_debug_state[0]
.sym 28205 lvds_rx_09_inst.r_data[28]
.sym 28212 lvds_rx_09_inst.o_debug_state[0]
.sym 28213 lvds_rx_09_inst.r_data[6]
.sym 28216 lvds_rx_09_inst.o_debug_state[0]
.sym 28217 lvds_rx_09_inst.r_data[26]
.sym 28224 lvds_rx_09_inst.o_debug_state[0]
.sym 28225 lvds_rx_09_inst.r_data[24]
.sym 28226 lvds_rx_09_inst.r_data[8]
.sym 28230 lvds_rx_09_inst.r_data[4]
.sym 28234 lvds_rx_09_inst.r_data[26]
.sym 28238 lvds_rx_09_inst.r_data[28]
.sym 28242 lvds_rx_09_inst.r_data[20]
.sym 28246 lvds_rx_09_inst.r_data[30]
.sym 28250 lvds_rx_09_inst.r_data[24]
.sym 28254 lvds_rx_09_inst.r_data[6]
.sym 28266 w_rx_09_fifo_pulled_data[7]
.sym 28267 w_rx_09_fifo_pulled_data[23]
.sym 28268 smi_ctrl_ins.int_cnt_09[3]
.sym 28269 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 28270 w_rx_09_fifo_pulled_data[2]
.sym 28271 w_rx_09_fifo_pulled_data[18]
.sym 28272 smi_ctrl_ins.int_cnt_09[3]
.sym 28273 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 28274 w_rx_09_fifo_pulled_data[1]
.sym 28275 w_rx_09_fifo_pulled_data[17]
.sym 28276 smi_ctrl_ins.int_cnt_09[3]
.sym 28277 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 28286 w_rx_09_fifo_pulled_data[3]
.sym 28287 w_rx_09_fifo_pulled_data[19]
.sym 28288 smi_ctrl_ins.int_cnt_09[3]
.sym 28289 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 28293 w_rx_09_fifo_data[17]
.sym 28294 w_rx_09_fifo_pulled_data[10]
.sym 28295 w_rx_09_fifo_pulled_data[26]
.sym 28296 smi_ctrl_ins.int_cnt_09[3]
.sym 28297 smi_ctrl_ins.int_cnt_09[4]
.sym 28298 w_rx_09_fifo_pulled_data[11]
.sym 28299 w_rx_09_fifo_pulled_data[27]
.sym 28300 smi_ctrl_ins.int_cnt_09[3]
.sym 28301 smi_ctrl_ins.int_cnt_09[4]
.sym 28302 w_rx_09_fifo_pulled_data[14]
.sym 28303 w_rx_09_fifo_pulled_data[30]
.sym 28304 smi_ctrl_ins.int_cnt_09[3]
.sym 28305 smi_ctrl_ins.int_cnt_09[4]
.sym 28306 w_rx_09_fifo_pulled_data[15]
.sym 28307 w_rx_09_fifo_pulled_data[31]
.sym 28308 smi_ctrl_ins.int_cnt_09[3]
.sym 28309 smi_ctrl_ins.int_cnt_09[4]
.sym 28313 smi_ctrl_ins.int_cnt_09[3]
.sym 28314 w_rx_09_fifo_pulled_data[12]
.sym 28315 w_rx_09_fifo_pulled_data[28]
.sym 28316 smi_ctrl_ins.int_cnt_09[3]
.sym 28317 smi_ctrl_ins.int_cnt_09[4]
.sym 28318 w_rx_09_fifo_pulled_data[13]
.sym 28319 w_rx_09_fifo_pulled_data[29]
.sym 28320 smi_ctrl_ins.int_cnt_09[3]
.sym 28321 smi_ctrl_ins.int_cnt_09[4]
.sym 28326 w_rx_09_fifo_pulled_data[5]
.sym 28327 w_rx_09_fifo_pulled_data[21]
.sym 28328 smi_ctrl_ins.int_cnt_09[3]
.sym 28329 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 28333 w_rx_09_fifo_data[11]
.sym 28337 w_rx_09_fifo_pulled_data[15]
.sym 28342 w_rx_09_fifo_pulled_data[8]
.sym 28343 w_rx_09_fifo_pulled_data[24]
.sym 28344 smi_ctrl_ins.int_cnt_09[3]
.sym 28345 smi_ctrl_ins.int_cnt_09[4]
.sym 28346 w_rx_09_fifo_pulled_data[9]
.sym 28347 w_rx_09_fifo_pulled_data[25]
.sym 28348 smi_ctrl_ins.int_cnt_09[3]
.sym 28349 smi_ctrl_ins.int_cnt_09[4]
.sym 28350 w_rx_09_fifo_pulled_data[6]
.sym 28351 w_rx_09_fifo_pulled_data[22]
.sym 28352 smi_ctrl_ins.int_cnt_09[3]
.sym 28353 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 28376 smi_ctrl_ins.int_cnt_09[3]
.sym 28377 smi_ctrl_ins.int_cnt_09[4]
.sym 28410 lvds_rx_09_inst.r_data[5]
.sym 28712 lvds_rx_09_inst.o_debug_state[0]
.sym 28713 lvds_rx_09_inst.r_data[25]
.sym 28724 lvds_rx_09_inst.o_debug_state[0]
.sym 28725 lvds_rx_09_inst.r_data[23]
.sym 28728 lvds_rx_09_inst.o_debug_state[0]
.sym 28729 lvds_rx_09_inst.r_data[29]
.sym 28736 lvds_rx_09_inst.o_debug_state[0]
.sym 28737 lvds_rx_09_inst.r_data[27]
.sym 28738 lvds_rx_09_inst.r_data[25]
.sym 28742 lvds_rx_09_inst.r_data[29]
.sym 28748 i_smi_a3$SB_IO_IN
.sym 28749 w_smi_data_output[7]
.sym 28750 lvds_rx_09_inst.r_data[2]
.sym 28754 lvds_rx_09_inst.r_data[31]
.sym 28762 lvds_rx_09_inst.r_data[27]
.sym 28766 lvds_rx_09_inst.r_data[23]
.sym 28770 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28774 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 28778 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28784 i_smi_a3$SB_IO_IN
.sym 28785 w_smi_data_output[1]
.sym 28788 i_smi_a3$SB_IO_IN
.sym 28789 w_smi_data_output[5]
.sym 28790 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28797 rx_09_fifo.rd_addr[0]
.sym 28798 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28812 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28813 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28814 w_rx_09_fifo_pulled_data[0]
.sym 28815 w_rx_09_fifo_pulled_data[16]
.sym 28816 smi_ctrl_ins.int_cnt_09[3]
.sym 28817 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 28820 i_smi_a3$SB_IO_IN
.sym 28821 w_smi_data_output[6]
.sym 28830 w_rx_09_fifo_pulled_data[4]
.sym 28831 w_rx_09_fifo_pulled_data[20]
.sym 28832 smi_ctrl_ins.int_cnt_09[3]
.sym 28833 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 28834 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28838 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28844 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28845 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28846 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28850 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 28854 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28858 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28862 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 28868 lvds_rx_09_inst.o_debug_state[0]
.sym 28869 lvds_rx_09_inst.r_data[19]
.sym 28880 io_pmod[4]$SB_IO_IN
.sym 28881 w_soft_reset
.sym 28888 lvds_rx_09_inst.o_debug_state[0]
.sym 28889 lvds_rx_09_inst.r_data[3]
.sym 28892 lvds_rx_09_inst.o_debug_state[0]
.sym 28893 lvds_rx_09_inst.r_data[21]
.sym 28896 lvds_rx_09_inst.o_debug_state[0]
.sym 28897 lvds_rx_09_inst.r_data[17]
.sym 28902 w_soft_reset
.sym 28903 i_smi_a1$SB_IO_IN
.sym 28904 i_smi_a2$SB_IO_IN
.sym 28905 i_smi_a3$SB_IO_IN
.sym 28910 rx_09_fifo.rd_addr_gray_wr[6]
.sym 28918 rx_09_fifo.rd_addr_gray[6]
.sym 28926 i_smi_a2$SB_IO_IN
.sym 28927 i_smi_a1$SB_IO_IN
.sym 28928 i_smi_a3$SB_IO_IN
.sym 28929 w_soft_reset
.sym 28934 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28982 spi_if_ins.spi.r_rx_byte[7]
.sym 29018 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 29050 $PACKER_VCC_NET
.sym 29057 w_cs[0]
.sym 29066 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 29073 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 29146 w_rx_data[1]
.sym 29232 lvds_rx_09_inst.o_debug_state[0]
.sym 29233 lvds_rx_09_inst.r_data[0]
.sym 29249 io_smi_data[7]$SB_IO_OUT
.sym 29252 i_smi_a3$SB_IO_IN
.sym 29253 w_smi_data_output[2]
.sym 29256 i_smi_a3$SB_IO_IN
.sym 29257 w_smi_data_output[4]
.sym 29262 rx_09_fifo.rd_addr_gray[3]
.sym 29266 rx_09_fifo.rd_addr_gray_wr[3]
.sym 29274 rx_09_fifo.rd_addr_gray_wr[2]
.sym 29284 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29285 rx_09_fifo.rd_addr[1]
.sym 29286 rx_09_fifo.wr_addr_gray_rd[2]
.sym 29290 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29291 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29292 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29293 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29296 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29297 rx_09_fifo.rd_addr[4]
.sym 29299 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29300 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 29301 io_pmod[5]$SB_IO_IN
.sym 29302 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 29303 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29304 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29305 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 29308 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29309 rx_09_fifo.rd_addr[4]
.sym 29311 rx_09_fifo.rd_addr[0]
.sym 29312 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29313 rx_09_fifo.rd_addr[1]
.sym 29315 rx_09_fifo.rd_addr[0]
.sym 29320 rx_09_fifo.rd_addr[1]
.sym 29321 rx_09_fifo.rd_addr[0]
.sym 29324 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 29325 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29328 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29329 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29332 rx_09_fifo.rd_addr[4]
.sym 29333 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29336 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29337 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29340 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 29341 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29344 rx_09_fifo.rd_addr[7]
.sym 29345 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29348 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29349 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29352 rx_09_fifo.rd_addr[0]
.sym 29353 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29356 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29357 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29358 rx_09_fifo.rd_addr_gray[2]
.sym 29362 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29363 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29364 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29365 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29368 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29369 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29370 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29371 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29372 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29373 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29376 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29377 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29378 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29379 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29380 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29381 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29382 lvds_rx_09_inst.r_data[3]
.sym 29386 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29387 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29388 io_pmod[4]$SB_IO_IN
.sym 29389 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29398 lvds_rx_09_inst.r_data[21]
.sym 29406 lvds_rx_09_inst.r_data[19]
.sym 29418 io_pmod[6]$SB_IO_IN
.sym 29438 io_pmod[5]$SB_IO_IN
.sym 29443 sys_ctrl_ins.reset_count[0]
.sym 29448 sys_ctrl_ins.reset_count[1]
.sym 29450 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29452 sys_ctrl_ins.reset_count[2]
.sym 29453 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29454 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29456 sys_ctrl_ins.reset_count[3]
.sym 29457 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29458 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29460 sys_ctrl_ins.reset_count[1]
.sym 29461 sys_ctrl_ins.reset_count[0]
.sym 29465 sys_ctrl_ins.reset_count[0]
.sym 29468 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29469 sys_ctrl_ins.reset_cmd
.sym 29470 sys_ctrl_ins.reset_count[3]
.sym 29471 sys_ctrl_ins.reset_count[1]
.sym 29472 sys_ctrl_ins.reset_count[2]
.sym 29473 sys_ctrl_ins.reset_count[0]
.sym 29475 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 29476 w_tx_data_io[2]
.sym 29477 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 29489 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 29498 w_tx_data_smi[1]
.sym 29499 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 29500 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 29501 w_tx_data_io[1]
.sym 29514 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 29521 spi_if_ins.o_cs_SB_LUT4_I3_O
.sym 29534 w_tx_data_smi[0]
.sym 29535 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 29536 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 29537 w_tx_data_io[0]
.sym 29538 w_fetch
.sym 29539 w_load
.sym 29540 i_button_SB_LUT4_I3_O[1]
.sym 29541 w_cs[0]
.sym 29546 w_tx_data_sys[0]
.sym 29547 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 29548 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 29549 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 29552 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 29553 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 29554 w_soft_reset
.sym 29555 w_ioc[1]
.sym 29556 w_cs[2]
.sym 29557 w_fetch
.sym 29559 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 29560 w_cs[0]
.sym 29561 w_fetch
.sym 29571 w_ioc[0]
.sym 29572 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 29573 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 29578 spi_if_ins.w_rx_data[4]
.sym 29582 spi_if_ins.w_rx_data[2]
.sym 29590 spi_if_ins.w_rx_data[3]
.sym 29594 spi_if_ins.w_rx_data[0]
.sym 29598 spi_if_ins.w_rx_data[1]
.sym 29602 w_rx_data[3]
.sym 29606 w_rx_data[0]
.sym 29610 w_rx_data[1]
.sym 29617 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29620 w_ioc[0]
.sym 29621 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 29626 w_rx_data[2]
.sym 29630 w_ioc[1]
.sym 29631 w_ioc[4]
.sym 29632 w_ioc[3]
.sym 29633 w_ioc[2]
.sym 29642 spi_if_ins.w_rx_data[1]
.sym 29646 spi_if_ins.w_rx_data[0]
.sym 29650 spi_if_ins.w_rx_data[2]
.sym 29678 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 29679 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 29680 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 29681 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 29682 io_ctrl_ins.o_pmod[1]
.sym 29683 o_shdn_rx_lna$SB_IO_OUT
.sym 29684 w_ioc[0]
.sym 29685 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 29686 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 29687 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 29688 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 29689 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 29690 io_ctrl_ins.pmod_dir_state[3]
.sym 29691 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 29692 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 29693 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 29736 i_smi_a3$SB_IO_IN
.sym 29737 w_smi_data_output[3]
.sym 29738 rx_09_fifo.wr_addr_gray[3]
.sym 29763 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29768 rx_09_fifo.wr_addr[2]
.sym 29769 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29772 rx_09_fifo.wr_addr[3]
.sym 29773 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 29776 rx_09_fifo.wr_addr[4]
.sym 29777 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 29780 rx_09_fifo.wr_addr[5]
.sym 29781 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 29784 rx_09_fifo.wr_addr[6]
.sym 29785 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 29788 rx_09_fifo.wr_addr[7]
.sym 29789 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 29790 rx_09_fifo.wr_addr_gray_rd[3]
.sym 29794 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29798 rx_09_fifo.rd_addr_gray[1]
.sym 29802 rx_09_fifo.rd_addr_gray_wr[7]
.sym 29806 rx_09_fifo.rd_addr_gray_wr[1]
.sym 29810 rx_09_fifo.rd_addr[7]
.sym 29818 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29819 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29820 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 29821 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 29822 rx_09_fifo.rd_addr_gray[4]
.sym 29826 rx_09_fifo.wr_addr_gray_rd[4]
.sym 29830 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29831 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29832 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29833 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29834 rx_09_fifo.wr_addr_gray[0]
.sym 29838 rx_09_fifo.wr_addr_gray[4]
.sym 29842 rx_09_fifo.wr_addr_gray_rd[0]
.sym 29846 rx_09_fifo.wr_addr_gray_rd[5]
.sym 29850 rx_09_fifo.wr_addr_gray[1]
.sym 29854 rx_09_fifo.wr_addr_gray_rd[1]
.sym 29870 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29874 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 29878 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 29879 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29880 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29881 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29882 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 29883 rx_09_fifo.rd_addr[7]
.sym 29884 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29885 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 29886 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 29894 rx_09_fifo.wr_addr_gray_rd[6]
.sym 29898 rx_09_fifo.wr_addr_gray[6]
.sym 29902 rx_09_fifo.wr_addr[7]
.sym 29906 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 29907 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29908 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 29909 w_soft_reset
.sym 29910 rx_09_fifo.wr_addr_gray_rd[7]
.sym 29923 w_soft_reset
.sym 29924 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29925 lvds_rx_09_inst.r_push
.sym 29933 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 29942 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29943 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29944 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29945 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29951 io_pmod[5]$SB_IO_IN
.sym 29952 smi_ctrl_ins.int_cnt_09[4]
.sym 29953 smi_ctrl_ins.int_cnt_09[3]
.sym 29961 sys_ctrl_ins.reset_cmd
.sym 29978 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29990 spi_if_ins.state_if[2]
.sym 29991 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29992 spi_if_ins.state_if[0]
.sym 29993 spi_if_ins.state_if[1]
.sym 29994 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29995 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 29996 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29997 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30001 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 30003 spi_if_ins.state_if[2]
.sym 30004 spi_if_ins.state_if[1]
.sym 30005 spi_if_ins.state_if[0]
.sym 30007 spi_if_ins.state_if[2]
.sym 30008 spi_if_ins.state_if[0]
.sym 30009 spi_if_ins.state_if[1]
.sym 30018 spi_if_ins.state_if[2]
.sym 30019 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30020 spi_if_ins.state_if[0]
.sym 30021 spi_if_ins.state_if[1]
.sym 30022 w_cs[0]
.sym 30023 w_cs[2]
.sym 30024 w_cs[3]
.sym 30025 w_cs[1]
.sym 30027 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30028 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30029 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30030 w_cs[0]
.sym 30031 w_cs[1]
.sym 30032 w_cs[3]
.sym 30033 w_cs[2]
.sym 30036 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30037 spi_if_ins.state_if[2]
.sym 30047 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30048 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 30049 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 30052 spi_if_ins.w_rx_data[5]
.sym 30053 spi_if_ins.w_rx_data[6]
.sym 30056 spi_if_ins.w_rx_data[6]
.sym 30057 spi_if_ins.w_rx_data[5]
.sym 30059 w_fetch
.sym 30060 w_load
.sym 30061 w_cs[1]
.sym 30064 spi_if_ins.w_rx_data[5]
.sym 30065 spi_if_ins.w_rx_data[6]
.sym 30066 w_cs[0]
.sym 30067 w_cs[1]
.sym 30068 w_cs[2]
.sym 30069 w_cs[3]
.sym 30070 w_cs[1]
.sym 30071 w_cs[2]
.sym 30072 w_cs[3]
.sym 30073 w_cs[0]
.sym 30075 w_soft_reset
.sym 30076 w_cs[1]
.sym 30077 w_fetch
.sym 30078 w_cs[0]
.sym 30079 w_cs[1]
.sym 30080 w_cs[2]
.sym 30081 w_cs[3]
.sym 30087 w_ioc[0]
.sym 30088 w_ioc[1]
.sym 30089 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 30094 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 30095 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30096 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 30097 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 30100 w_soft_reset
.sym 30101 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30108 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30109 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30114 io_ctrl_ins.o_pmod[4]
.sym 30115 o_tr_vc1_b$SB_IO_OUT
.sym 30116 w_ioc[0]
.sym 30117 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 30119 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30120 w_ioc[1]
.sym 30121 w_ioc[0]
.sym 30122 w_rx_data[1]
.sym 30128 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30129 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30130 io_ctrl_ins.o_pmod[2]
.sym 30131 o_shdn_tx_lna$SB_IO_OUT
.sym 30132 w_ioc[0]
.sym 30133 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 30134 w_rx_data[0]
.sym 30140 i_button_SB_LUT4_I3_O[1]
.sym 30141 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30143 w_ioc[2]
.sym 30144 w_ioc[4]
.sym 30145 w_ioc[3]
.sym 30146 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30151 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30152 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 30153 w_soft_reset
.sym 30156 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30157 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 30158 spi_if_ins.w_rx_data[3]
.sym 30162 spi_if_ins.w_rx_data[4]
.sym 30166 spi_if_ins.w_rx_data[5]
.sym 30171 w_ioc[1]
.sym 30172 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30173 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 30174 spi_if_ins.w_rx_data[6]
.sym 30178 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30179 io_ctrl_ins.debug_mode[0]
.sym 30180 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 30181 o_led0$SB_IO_OUT
.sym 30182 w_rx_data[0]
.sym 30186 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30187 io_ctrl_ins.debug_mode[1]
.sym 30188 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 30189 o_led1$SB_IO_OUT
.sym 30190 w_rx_data[4]
.sym 30194 w_rx_data[1]
.sym 30198 w_rx_data[2]
.sym 30202 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30203 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30204 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 30205 i_config[0]$SB_IO_IN
.sym 30207 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30208 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30209 w_soft_reset
.sym 30221 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 30225 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30226 w_rx_data[3]
.sym 30242 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 30246 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 30250 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 30254 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 30258 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 30262 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30276 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 30277 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 30280 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 30281 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 30284 rx_09_fifo.wr_addr[0]
.sym 30285 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30288 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 30289 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30290 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 30291 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 30292 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 30293 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 30294 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30298 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 30299 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 30300 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30301 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 30304 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 30305 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 30306 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30310 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30316 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 30317 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 30318 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 30319 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30320 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30321 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30328 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 30329 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 30330 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 30331 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 30332 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 30333 io_pmod[3]$SB_IO_IN
.sym 30334 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30335 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30336 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 30337 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30342 rx_09_fifo.rd_addr_gray_wr[5]
.sym 30346 rx_09_fifo.rd_addr_gray_wr[0]
.sym 30354 rx_09_fifo.rd_addr_gray[5]
.sym 30358 rx_09_fifo.rd_addr_gray[0]
.sym 30371 lvds_rx_09_inst.r_cnt[0]
.sym 30376 lvds_rx_09_inst.r_cnt[1]
.sym 30377 lvds_rx_09_inst.r_cnt[0]
.sym 30380 lvds_rx_09_inst.r_cnt[2]
.sym 30381 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[2]
.sym 30384 lvds_rx_09_inst.r_cnt[3]
.sym 30385 lvds_rx_09_inst.r_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[3]
.sym 30388 w_soft_reset
.sym 30389 io_pmod[3]$SB_IO_IN
.sym 30401 lvds_rx_09_inst.r_cnt[0]
.sym 30404 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30405 lvds_rx_09_inst.o_debug_state[0]
.sym 30408 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 30409 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 30410 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30411 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 30412 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30413 w_soft_reset
.sym 30414 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 30415 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30416 lvds_rx_09_inst.o_debug_state[1]
.sym 30417 lvds_rx_09_inst.o_debug_state[0]
.sym 30418 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30419 lvds_rx_09_inst.o_debug_state[1]
.sym 30420 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 30421 w_soft_reset
.sym 30423 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30424 lvds_rx_09_inst.o_debug_state[1]
.sym 30425 w_soft_reset
.sym 30431 io_pmod[6]$SB_IO_IN
.sym 30432 lvds_rx_09_inst.o_debug_state[0]
.sym 30433 lvds_rx_09_inst.o_debug_state[1]
.sym 30438 $PACKER_GND_NET
.sym 30448 lvds_rx_09_inst.o_debug_state[1]
.sym 30449 lvds_rx_09_inst.o_debug_state[0]
.sym 30466 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30501 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30505 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 30506 spi_if_ins.r_tx_byte[1]
.sym 30513 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 30516 spi_if_ins.state_if[0]
.sym 30517 spi_if_ins.state_if[1]
.sym 30522 spi_if_ins.r_tx_byte[5]
.sym 30526 spi_if_ins.spi.r_tx_byte[1]
.sym 30527 spi_if_ins.spi.r_tx_byte[5]
.sym 30528 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30529 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30531 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30532 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30533 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 30539 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30540 spi_if_ins.state_if[2]
.sym 30541 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30545 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 30547 spi_if_ins.state_if[2]
.sym 30548 spi_if_ins.state_if[0]
.sym 30549 spi_if_ins.state_if[1]
.sym 30554 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30558 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30559 spi_if_ins.state_if[2]
.sym 30560 spi_if_ins.state_if[0]
.sym 30561 spi_if_ins.state_if[1]
.sym 30576 spi_if_ins.w_rx_data[5]
.sym 30577 spi_if_ins.w_rx_data[6]
.sym 30582 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30594 w_rx_data[7]
.sym 30598 w_rx_data[5]
.sym 30602 w_rx_data[6]
.sym 30611 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 30612 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30613 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30618 w_rx_data[4]
.sym 30622 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30623 io_ctrl_ins.pmod_dir_state[6]
.sym 30624 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 30625 o_rx_h_tx_l_b$SB_IO_OUT
.sym 30626 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30627 io_ctrl_ins.pmod_dir_state[7]
.sym 30628 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 30629 o_rx_h_tx_l$SB_IO_OUT
.sym 30630 w_rx_data[5]
.sym 30634 w_rx_data[4]
.sym 30640 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 30641 w_ioc[0]
.sym 30642 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30643 io_ctrl_ins.pmod_dir_state[5]
.sym 30644 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 30645 o_tr_vc1$SB_IO_OUT
.sym 30650 w_rx_data[7]
.sym 30654 w_rx_data[2]
.sym 30659 w_ioc[1]
.sym 30660 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30661 w_ioc[0]
.sym 30665 w_rx_data[4]
.sym 30666 w_rx_data[3]
.sym 30670 io_ctrl_ins.o_pmod[3]
.sym 30671 o_tr_vc2$SB_IO_OUT
.sym 30672 w_ioc[0]
.sym 30673 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 30674 w_rx_data[0]
.sym 30680 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 30681 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30683 w_ioc[0]
.sym 30684 w_ioc[1]
.sym 30685 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30686 w_rx_data[6]
.sym 30690 w_rx_data[3]
.sym 30694 w_rx_data[0]
.sym 30698 io_ctrl_ins.o_pmod[0]
.sym 30699 io_ctrl_ins.mixer_en_state
.sym 30700 w_ioc[0]
.sym 30701 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 30702 w_rx_data[2]
.sym 30706 w_rx_data[1]
.sym 30710 io_ctrl_ins.debug_mode[0]
.sym 30711 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30712 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30713 io_ctrl_ins.debug_mode[1]
.sym 30716 io_ctrl_ins.debug_mode[0]
.sym 30717 io_ctrl_ins.debug_mode[1]
.sym 30718 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30719 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30720 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30721 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30722 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30723 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30724 io_ctrl_ins.rf_pin_state[2]
.sym 30725 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30726 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30727 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30728 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30729 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30730 io_ctrl_ins.rf_pin_state[0]
.sym 30731 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30732 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30733 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30738 io_ctrl_ins.rf_pin_state[3]
.sym 30739 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30740 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30741 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30747 io_ctrl_ins.rf_pin_state[1]
.sym 30748 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30749 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30755 rx_09_fifo.wr_addr[0]
.sym 30760 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 30761 rx_09_fifo.wr_addr[0]
.sym 30764 rx_09_fifo.wr_addr[2]
.sym 30765 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 30768 rx_09_fifo.wr_addr[3]
.sym 30769 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 30772 rx_09_fifo.wr_addr[4]
.sym 30773 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 30776 rx_09_fifo.wr_addr[5]
.sym 30777 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 30780 rx_09_fifo.wr_addr[6]
.sym 30781 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 30784 rx_09_fifo.wr_addr[7]
.sym 30785 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 30788 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 30789 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 30792 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 30793 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 30796 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30797 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 30799 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 30800 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 30801 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 30802 io_pmod[3]$SB_IO_IN
.sym 30803 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 30804 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 30805 io_pmod[6]$SB_IO_IN
.sym 30809 rx_09_fifo.wr_addr[0]
.sym 30812 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 30813 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 30814 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 30818 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 30819 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 30820 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 30821 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 30822 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30823 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30824 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 30825 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30826 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 30827 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 30828 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 30829 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 30830 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30831 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 30832 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 30833 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 30835 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 30836 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 30837 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 30842 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 30843 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 30844 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 30845 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 30847 rx_09_fifo.wr_addr[0]
.sym 30848 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 30849 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 30874 lvds_rx_09_inst.r_data[0]
.sym 30882 lvds_rx_09_inst.r_cnt[1]
.sym 30883 io_pmod[1]$SB_IO_IN
.sym 30884 lvds_rx_09_inst.o_debug_state[1]
.sym 30885 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30896 lvds_rx_09_inst.o_debug_state[0]
.sym 30897 lvds_rx_09_inst.r_data[1]
.sym 30898 lvds_rx_09_inst.r_cnt[0]
.sym 30899 io_pmod[2]$SB_IO_IN
.sym 30900 lvds_rx_09_inst.o_debug_state[1]
.sym 30901 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30903 lvds_rx_09_inst.r_cnt[3]
.sym 30904 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2[1]
.sym 30905 lvds_rx_09_inst.o_debug_state[0]
.sym 30907 lvds_rx_09_inst.r_cnt[2]
.sym 30908 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_1_I2[1]
.sym 30909 lvds_rx_09_inst.o_debug_state[0]
.sym 30915 lvds_rx_09_inst.o_debug_state[1]
.sym 30916 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 30917 lvds_rx_09_inst.o_debug_state[0]
.sym 30920 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D[1]
.sym 30921 lvds_rx_09_inst.o_debug_state[0]
.sym 30929 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 30932 io_pmod[1]$SB_IO_IN
.sym 30933 io_pmod[2]$SB_IO_IN
.sym 30934 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_D[1]
.sym 30940 io_pmod[2]$SB_IO_IN
.sym 30941 io_pmod[1]$SB_IO_IN
.sym 30947 lvds_rx_09_inst.r_phase_count[0]
.sym 30951 lvds_rx_09_inst.r_phase_count[1]
.sym 30952 $PACKER_VCC_NET
.sym 30953 lvds_rx_09_inst.r_phase_count[0]
.sym 30954 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 30956 $PACKER_VCC_NET
.sym 30957 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 30959 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 30960 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 30961 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 30962 lvds_rx_09_inst.o_debug_state[1]
.sym 30963 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30964 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 30965 lvds_rx_09_inst.o_debug_state[0]
.sym 30966 lvds_rx_09_inst.o_debug_state[1]
.sym 30967 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30968 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 30969 lvds_rx_09_inst.o_debug_state[0]
.sym 30973 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 30974 lvds_rx_09_inst.o_debug_state[1]
.sym 30975 lvds_rx_09_inst.r_data_SB_DFFESR_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30976 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 30977 lvds_rx_09_inst.o_debug_state[0]
.sym 30982 i_ss_SB_LUT4_I1_O[0]
.sym 30987 spi_if_ins.spi.SCKr[2]
.sym 30988 spi_if_ins.spi.SCKr[1]
.sym 30989 i_ss$SB_IO_IN
.sym 30999 i_ss$SB_IO_IN
.sym 31000 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 31001 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 31006 spi_if_ins.spi.SCKr[2]
.sym 31007 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31008 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31009 spi_if_ins.spi.SCKr[1]
.sym 31011 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31015 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31016 $PACKER_VCC_NET
.sym 31019 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31020 $PACKER_VCC_NET
.sym 31021 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31023 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31024 $PACKER_VCC_NET
.sym 31025 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31026 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 31027 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31028 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31029 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31031 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31032 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 31033 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 31034 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31035 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31036 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31037 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31041 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31042 spi_if_ins.r_tx_byte[7]
.sym 31046 spi_if_ins.spi.r_tx_byte[2]
.sym 31047 spi_if_ins.spi.r_tx_byte[6]
.sym 31048 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31049 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31050 spi_if_ins.r_tx_byte[6]
.sym 31054 spi_if_ins.r_tx_byte[4]
.sym 31058 spi_if_ins.r_tx_byte[0]
.sym 31062 spi_if_ins.r_tx_byte[3]
.sym 31066 spi_if_ins.r_tx_byte[2]
.sym 31070 spi_if_ins.spi.r_tx_byte[3]
.sym 31071 spi_if_ins.spi.r_tx_byte[7]
.sym 31072 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31073 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31074 spi_if_ins.spi.r_rx_byte[2]
.sym 31078 spi_if_ins.spi.r_rx_byte[4]
.sym 31082 spi_if_ins.spi.r_rx_byte[6]
.sym 31096 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31097 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31098 spi_if_ins.spi.r_rx_byte[5]
.sym 31102 spi_if_ins.spi.r_rx_byte[1]
.sym 31106 r_tx_data[5]
.sym 31110 r_tx_data[1]
.sym 31114 r_tx_data[0]
.sym 31118 r_tx_data[6]
.sym 31122 r_tx_data[3]
.sym 31126 r_tx_data[7]
.sym 31130 r_tx_data[2]
.sym 31134 r_tx_data[4]
.sym 31148 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 31149 i_config[2]$SB_IO_IN
.sym 31150 io_ctrl_ins.o_pmod[5]
.sym 31151 i_button_SB_LUT4_I3_O[1]
.sym 31152 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 31153 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 31154 io_ctrl_ins.o_pmod[6]
.sym 31155 i_button_SB_LUT4_I3_O[1]
.sym 31156 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 31157 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 31164 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 31165 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 31166 i_button_SB_LUT4_I3_O[0]
.sym 31167 i_button_SB_LUT4_I3_O[1]
.sym 31168 i_button_SB_LUT4_I3_O[2]
.sym 31169 i_button_SB_LUT4_I3_O[3]
.sym 31185 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 31186 io_ctrl_ins.pmod_dir_state[4]
.sym 31187 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31188 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31189 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31192 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 31193 i_button$SB_IO_IN
.sym 31200 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 31201 i_config[3]$SB_IO_IN
.sym 31202 w_rx_data[4]
.sym 31210 w_rx_data[6]
.sym 31218 w_rx_data[7]
.sym 31222 w_rx_data[5]
.sym 31230 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 31231 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31232 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 31233 i_config[1]$SB_IO_IN
.sym 31243 io_ctrl_ins.rf_pin_state[7]
.sym 31244 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31245 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31259 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31260 io_ctrl_ins.rf_pin_state[6]
.sym 31261 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31318 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 31346 rx_09_fifo.wr_addr_gray[2]
.sym 31350 rx_09_fifo.wr_addr_gray[5]
.sym 31394 lvds_rx_09_inst.r_data[1]
.sym 31416 w_soft_reset
.sym 31417 i_smi_soe_se$rename$0
.sym 31458 spi_if_ins.spi.SCKr[0]
.sym 31462 spi_if_ins.spi.r_rx_done
.sym 31466 i_sck$SB_IO_IN
.sym 31470 spi_if_ins.spi.r2_rx_done
.sym 31481 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 31482 spi_if_ins.spi.SCKr[1]
.sym 31488 spi_if_ins.spi.r3_rx_done
.sym 31489 spi_if_ins.spi.r2_rx_done
.sym 31491 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31496 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31500 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31501 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31505 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31507 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31508 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31509 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31511 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31512 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31513 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31515 i_ss$SB_IO_IN
.sym 31516 spi_if_ins.spi.SCKr[2]
.sym 31517 spi_if_ins.spi.SCKr[1]
.sym 31520 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31521 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31524 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 31525 spi_if_ins.r_tx_data_valid
.sym 31527 spi_if_ins.r_tx_byte[7]
.sym 31528 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31529 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 31536 i_ss_SB_LUT4_I1_O[0]
.sym 31537 i_ss_SB_LUT4_I1_O[1]
.sym 31548 i_ss$SB_IO_IN
.sym 31549 spi_if_ins.r_tx_data_valid
.sym 31554 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31558 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31562 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31566 i_mosi$SB_IO_IN
.sym 31570 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31574 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31578 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31590 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31594 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31598 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31602 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31606 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31610 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31614 i_mosi$SB_IO_IN
.sym 31618 spi_if_ins.spi.r_rx_byte[3]
.sym 31626 spi_if_ins.spi.r_rx_byte[0]
.sym 31655 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 31656 w_tx_data_io[7]
.sym 31657 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 31664 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 31665 w_tx_data_io[4]
.sym 31668 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 31669 w_tx_data_io[3]
.sym 31672 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 31673 w_tx_data_io[6]
.sym 31675 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 31676 w_tx_data_io[5]
.sym 31677 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 31731 io_ctrl_ins.rf_pin_state[5]
.sym 31732 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31733 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31735 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31736 io_ctrl_ins.rf_pin_state[4]
.sym 31737 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31781 i_ss$SB_IO_IN
.sym 31878 smi_ctrl_ins.r_fifo_09_pull
.sym 31903 smi_ctrl_ins.r_fifo_09_pull_1
.sym 31904 io_pmod[5]$SB_IO_IN
.sym 31905 smi_ctrl_ins.r_fifo_09_pull
.sym 31981 w_soft_reset
.sym 31994 lvds_rx_09_inst.r_push
.sym 32086 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 32433 io_pmod[5]$SB_IO_IN
