// Seed: 1113579408
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
  assign id_5 = id_2;
  timeprecision 1ps;
  assign id_5 = id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply0 id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9;
endmodule
