# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../spi_to_axis_development.srcs/sources_1/new/spi_master_fsmd.v" \
"../../../../spi_to_axis_development.srcs/sim_2/new/spi_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
