
ElecMag_Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057e0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c4  080058ec  080058ec  000068ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bb0  08005bb0  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005bb0  08005bb0  0000705c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005bb0  08005bb0  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bb0  08005bb0  00006bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005bb4  08005bb4  00006bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005bb8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bec  2000005c  08005c14  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c48  08005c14  00007c48  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ade  00000000  00000000  00007085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fae  00000000  00000000  00018b63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001190  00000000  00000000  0001bb18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e00  00000000  00000000  0001cca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a25e  00000000  00000000  0001daa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017084  00000000  00000000  00037d06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093057  00000000  00000000  0004ed8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e1de1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f78  00000000  00000000  000e1e24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  000e6d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080058d4 	.word	0x080058d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080058d4 	.word	0x080058d4

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000772:	1d3b      	adds	r3, r7, #4
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	605a      	str	r2, [r3, #4]
 800077a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800077c:	4b36      	ldr	r3, [pc, #216]	@ (8000858 <MX_ADC1_Init+0xec>)
 800077e:	4a37      	ldr	r2, [pc, #220]	@ (800085c <MX_ADC1_Init+0xf0>)
 8000780:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000782:	4b35      	ldr	r3, [pc, #212]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000784:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000788:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800078a:	4b33      	ldr	r3, [pc, #204]	@ (8000858 <MX_ADC1_Init+0xec>)
 800078c:	2201      	movs	r2, #1
 800078e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000790:	4b31      	ldr	r3, [pc, #196]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000792:	2200      	movs	r2, #0
 8000794:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000796:	4b30      	ldr	r3, [pc, #192]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000798:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800079c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800079e:	4b2e      	ldr	r3, [pc, #184]	@ (8000858 <MX_ADC1_Init+0xec>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 80007a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000858 <MX_ADC1_Init+0xec>)
 80007a6:	2205      	movs	r2, #5
 80007a8:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007aa:	482b      	ldr	r0, [pc, #172]	@ (8000858 <MX_ADC1_Init+0xec>)
 80007ac:	f001 fb86 	bl	8001ebc <HAL_ADC_Init>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80007b6:	f000 fac6 	bl	8000d46 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007be:	2301      	movs	r3, #1
 80007c0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007c2:	2300      	movs	r3, #0
 80007c4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	4619      	mov	r1, r3
 80007ca:	4823      	ldr	r0, [pc, #140]	@ (8000858 <MX_ADC1_Init+0xec>)
 80007cc:	f001 fc4e 	bl	800206c <HAL_ADC_ConfigChannel>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80007d6:	f000 fab6 	bl	8000d46 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007da:	2301      	movs	r3, #1
 80007dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007de:	2302      	movs	r3, #2
 80007e0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	4619      	mov	r1, r3
 80007e6:	481c      	ldr	r0, [pc, #112]	@ (8000858 <MX_ADC1_Init+0xec>)
 80007e8:	f001 fc40 	bl	800206c <HAL_ADC_ConfigChannel>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80007f2:	f000 faa8 	bl	8000d46 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80007f6:	2302      	movs	r3, #2
 80007f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80007fa:	2303      	movs	r3, #3
 80007fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007fe:	1d3b      	adds	r3, r7, #4
 8000800:	4619      	mov	r1, r3
 8000802:	4815      	ldr	r0, [pc, #84]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000804:	f001 fc32 	bl	800206c <HAL_ADC_ConfigChannel>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800080e:	f000 fa9a 	bl	8000d46 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000812:	2303      	movs	r3, #3
 8000814:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000816:	2304      	movs	r3, #4
 8000818:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	4619      	mov	r1, r3
 800081e:	480e      	ldr	r0, [pc, #56]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000820:	f001 fc24 	bl	800206c <HAL_ADC_ConfigChannel>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800082a:	f000 fa8c 	bl	8000d46 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800082e:	2311      	movs	r3, #17
 8000830:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000832:	2305      	movs	r3, #5
 8000834:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000836:	2306      	movs	r3, #6
 8000838:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800083a:	1d3b      	adds	r3, r7, #4
 800083c:	4619      	mov	r1, r3
 800083e:	4806      	ldr	r0, [pc, #24]	@ (8000858 <MX_ADC1_Init+0xec>)
 8000840:	f001 fc14 	bl	800206c <HAL_ADC_ConfigChannel>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800084a:	f000 fa7c 	bl	8000d46 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800084e:	bf00      	nop
 8000850:	3710      	adds	r7, #16
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	20000078 	.word	0x20000078
 800085c:	40012400 	.word	0x40012400

08000860 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b088      	sub	sp, #32
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000868:	f107 0310 	add.w	r3, r7, #16
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
 8000872:	609a      	str	r2, [r3, #8]
 8000874:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a28      	ldr	r2, [pc, #160]	@ (800091c <HAL_ADC_MspInit+0xbc>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d149      	bne.n	8000914 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000880:	4b27      	ldr	r3, [pc, #156]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 8000882:	699b      	ldr	r3, [r3, #24]
 8000884:	4a26      	ldr	r2, [pc, #152]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 8000886:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800088a:	6193      	str	r3, [r2, #24]
 800088c:	4b24      	ldr	r3, [pc, #144]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000898:	4b21      	ldr	r3, [pc, #132]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	4a20      	ldr	r2, [pc, #128]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 800089e:	f043 0304 	orr.w	r3, r3, #4
 80008a2:	6193      	str	r3, [r2, #24]
 80008a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000920 <HAL_ADC_MspInit+0xc0>)
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	f003 0304 	and.w	r3, r3, #4
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80008b0:	230f      	movs	r3, #15
 80008b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008b4:	2303      	movs	r3, #3
 80008b6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b8:	f107 0310 	add.w	r3, r7, #16
 80008bc:	4619      	mov	r1, r3
 80008be:	4819      	ldr	r0, [pc, #100]	@ (8000924 <HAL_ADC_MspInit+0xc4>)
 80008c0:	f001 ff7c 	bl	80027bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80008c4:	4b18      	ldr	r3, [pc, #96]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008c6:	4a19      	ldr	r2, [pc, #100]	@ (800092c <HAL_ADC_MspInit+0xcc>)
 80008c8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008ca:	4b17      	ldr	r3, [pc, #92]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80008d0:	4b15      	ldr	r3, [pc, #84]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80008d6:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008d8:	2280      	movs	r2, #128	@ 0x80
 80008da:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80008dc:	4b12      	ldr	r3, [pc, #72]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008e2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008e4:	4b10      	ldr	r3, [pc, #64]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008ea:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80008ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008ee:	2220      	movs	r2, #32
 80008f0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80008f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80008f8:	480b      	ldr	r0, [pc, #44]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 80008fa:	f001 fdff 	bl	80024fc <HAL_DMA_Init>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000904:	f000 fa1f 	bl	8000d46 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	4a07      	ldr	r2, [pc, #28]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 800090c:	621a      	str	r2, [r3, #32]
 800090e:	4a06      	ldr	r2, [pc, #24]	@ (8000928 <HAL_ADC_MspInit+0xc8>)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000914:	bf00      	nop
 8000916:	3720      	adds	r7, #32
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40012400 	.word	0x40012400
 8000920:	40021000 	.word	0x40021000
 8000924:	40010800 	.word	0x40010800
 8000928:	200000a8 	.word	0x200000a8
 800092c:	40020008 	.word	0x40020008

08000930 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000936:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <MX_DMA_Init+0x38>)
 8000938:	695b      	ldr	r3, [r3, #20]
 800093a:	4a0b      	ldr	r2, [pc, #44]	@ (8000968 <MX_DMA_Init+0x38>)
 800093c:	f043 0301 	orr.w	r3, r3, #1
 8000940:	6153      	str	r3, [r2, #20]
 8000942:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <MX_DMA_Init+0x38>)
 8000944:	695b      	ldr	r3, [r3, #20]
 8000946:	f003 0301 	and.w	r3, r3, #1
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800094e:	2200      	movs	r2, #0
 8000950:	2100      	movs	r1, #0
 8000952:	200b      	movs	r0, #11
 8000954:	f001 fd9b 	bl	800248e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000958:	200b      	movs	r0, #11
 800095a:	f001 fdb4 	bl	80024c6 <HAL_NVIC_EnableIRQ>

}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40021000 	.word	0x40021000

0800096c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b088      	sub	sp, #32
 8000970:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000972:	f107 0310 	add.w	r3, r7, #16
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	605a      	str	r2, [r3, #4]
 800097c:	609a      	str	r2, [r3, #8]
 800097e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000980:	4b36      	ldr	r3, [pc, #216]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	4a35      	ldr	r2, [pc, #212]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 8000986:	f043 0310 	orr.w	r3, r3, #16
 800098a:	6193      	str	r3, [r2, #24]
 800098c:	4b33      	ldr	r3, [pc, #204]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	f003 0310 	and.w	r3, r3, #16
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000998:	4b30      	ldr	r3, [pc, #192]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	4a2f      	ldr	r2, [pc, #188]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 800099e:	f043 0320 	orr.w	r3, r3, #32
 80009a2:	6193      	str	r3, [r2, #24]
 80009a4:	4b2d      	ldr	r3, [pc, #180]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	f003 0320 	and.w	r3, r3, #32
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009b2:	699b      	ldr	r3, [r3, #24]
 80009b4:	4a29      	ldr	r2, [pc, #164]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009b6:	f043 0304 	orr.w	r3, r3, #4
 80009ba:	6193      	str	r3, [r2, #24]
 80009bc:	4b27      	ldr	r3, [pc, #156]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	f003 0304 	and.w	r3, r3, #4
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c8:	4b24      	ldr	r3, [pc, #144]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	4a23      	ldr	r2, [pc, #140]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009ce:	f043 0308 	orr.w	r3, r3, #8
 80009d2:	6193      	str	r3, [r2, #24]
 80009d4:	4b21      	ldr	r3, [pc, #132]	@ (8000a5c <MX_GPIO_Init+0xf0>)
 80009d6:	699b      	ldr	r3, [r3, #24]
 80009d8:	f003 0308 	and.w	r3, r3, #8
 80009dc:	603b      	str	r3, [r7, #0]
 80009de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SYS_WL_GPIO_Port, SYS_WL_Pin, GPIO_PIN_RESET);
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e6:	481e      	ldr	r0, [pc, #120]	@ (8000a60 <MX_GPIO_Init+0xf4>)
 80009e8:	f002 f86c 	bl	8002ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80009ec:	2200      	movs	r2, #0
 80009ee:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80009f2:	481c      	ldr	r0, [pc, #112]	@ (8000a64 <MX_GPIO_Init+0xf8>)
 80009f4:	f002 f866 	bl	8002ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SYS_WL_Pin */
  GPIO_InitStruct.Pin = SYS_WL_Pin;
 80009f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fe:	2301      	movs	r3, #1
 8000a00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a02:	2300      	movs	r3, #0
 8000a04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a06:	2302      	movs	r3, #2
 8000a08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SYS_WL_GPIO_Port, &GPIO_InitStruct);
 8000a0a:	f107 0310 	add.w	r3, r7, #16
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4813      	ldr	r0, [pc, #76]	@ (8000a60 <MX_GPIO_Init+0xf4>)
 8000a12:	f001 fed3 	bl	80027bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000a16:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000a1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a24:	2302      	movs	r3, #2
 8000a26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a28:	f107 0310 	add.w	r3, r7, #16
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	480d      	ldr	r0, [pc, #52]	@ (8000a64 <MX_GPIO_Init+0xf8>)
 8000a30:	f001 fec4 	bl	80027bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000a34:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000a38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2302      	movs	r3, #2
 8000a44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a46:	f107 0310 	add.w	r3, r7, #16
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4805      	ldr	r0, [pc, #20]	@ (8000a64 <MX_GPIO_Init+0xf8>)
 8000a4e:	f001 feb5 	bl	80027bc <HAL_GPIO_Init>

}
 8000a52:	bf00      	nop
 8000a54:	3720      	adds	r7, #32
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40021000 	.word	0x40021000
 8000a60:	40011000 	.word	0x40011000
 8000a64:	40010c00 	.word	0x40010c00

08000a68 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a6c:	4b12      	ldr	r3, [pc, #72]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a6e:	4a13      	ldr	r2, [pc, #76]	@ (8000abc <MX_I2C1_Init+0x54>)
 8000a70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000a72:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a74:	4a12      	ldr	r2, [pc, #72]	@ (8000ac0 <MX_I2C1_Init+0x58>)
 8000a76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a84:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a86:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a92:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a98:	4b07      	ldr	r3, [pc, #28]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a9e:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000aa4:	4804      	ldr	r0, [pc, #16]	@ (8000ab8 <MX_I2C1_Init+0x50>)
 8000aa6:	f002 f825 	bl	8002af4 <HAL_I2C_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ab0:	f000 f949 	bl	8000d46 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	200000ec 	.word	0x200000ec
 8000abc:	40005400 	.word	0x40005400
 8000ac0:	00061a80 	.word	0x00061a80

08000ac4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ac8:	4b12      	ldr	r3, [pc, #72]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000aca:	4a13      	ldr	r2, [pc, #76]	@ (8000b18 <MX_I2C2_Init+0x54>)
 8000acc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000ace:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000ad0:	4a12      	ldr	r2, [pc, #72]	@ (8000b1c <MX_I2C2_Init+0x58>)
 8000ad2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000ada:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000ae2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ae6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000aee:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000af4:	4b07      	ldr	r3, [pc, #28]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000afa:	4b06      	ldr	r3, [pc, #24]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b00:	4804      	ldr	r0, [pc, #16]	@ (8000b14 <MX_I2C2_Init+0x50>)
 8000b02:	f001 fff7 	bl	8002af4 <HAL_I2C_Init>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000b0c:	f000 f91b 	bl	8000d46 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b10:	bf00      	nop
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20000140 	.word	0x20000140
 8000b18:	40005800 	.word	0x40005800
 8000b1c:	000186a0 	.word	0x000186a0

08000b20 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08c      	sub	sp, #48	@ 0x30
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	f107 031c 	add.w	r3, r7, #28
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a32      	ldr	r2, [pc, #200]	@ (8000c04 <HAL_I2C_MspInit+0xe4>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d133      	bne.n	8000ba8 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b40:	4b31      	ldr	r3, [pc, #196]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	4a30      	ldr	r2, [pc, #192]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b46:	f043 0308 	orr.w	r3, r3, #8
 8000b4a:	6193      	str	r3, [r2, #24]
 8000b4c:	4b2e      	ldr	r3, [pc, #184]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	f003 0308 	and.w	r3, r3, #8
 8000b54:	61bb      	str	r3, [r7, #24]
 8000b56:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b58:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b5e:	2312      	movs	r3, #18
 8000b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b62:	2303      	movs	r3, #3
 8000b64:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b66:	f107 031c 	add.w	r3, r7, #28
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4827      	ldr	r0, [pc, #156]	@ (8000c0c <HAL_I2C_MspInit+0xec>)
 8000b6e:	f001 fe25 	bl	80027bc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000b72:	4b27      	ldr	r3, [pc, #156]	@ (8000c10 <HAL_I2C_MspInit+0xf0>)
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b7a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b82:	f043 0302 	orr.w	r3, r3, #2
 8000b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b88:	4a21      	ldr	r2, [pc, #132]	@ (8000c10 <HAL_I2C_MspInit+0xf0>)
 8000b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b8c:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b90:	69db      	ldr	r3, [r3, #28]
 8000b92:	4a1d      	ldr	r2, [pc, #116]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b98:	61d3      	str	r3, [r2, #28]
 8000b9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000b9c:	69db      	ldr	r3, [r3, #28]
 8000b9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ba2:	617b      	str	r3, [r7, #20]
 8000ba4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000ba6:	e029      	b.n	8000bfc <HAL_I2C_MspInit+0xdc>
  else if(i2cHandle->Instance==I2C2)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a19      	ldr	r2, [pc, #100]	@ (8000c14 <HAL_I2C_MspInit+0xf4>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d124      	bne.n	8000bfc <HAL_I2C_MspInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb2:	4b15      	ldr	r3, [pc, #84]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000bb4:	699b      	ldr	r3, [r3, #24]
 8000bb6:	4a14      	ldr	r2, [pc, #80]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000bb8:	f043 0308 	orr.w	r3, r3, #8
 8000bbc:	6193      	str	r3, [r2, #24]
 8000bbe:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000bc0:	699b      	ldr	r3, [r3, #24]
 8000bc2:	f003 0308 	and.w	r3, r3, #8
 8000bc6:	613b      	str	r3, [r7, #16]
 8000bc8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000bca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000bce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bd0:	2312      	movs	r3, #18
 8000bd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd8:	f107 031c 	add.w	r3, r7, #28
 8000bdc:	4619      	mov	r1, r3
 8000bde:	480b      	ldr	r0, [pc, #44]	@ (8000c0c <HAL_I2C_MspInit+0xec>)
 8000be0:	f001 fdec 	bl	80027bc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000be4:	4b08      	ldr	r3, [pc, #32]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000be6:	69db      	ldr	r3, [r3, #28]
 8000be8:	4a07      	ldr	r2, [pc, #28]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000bea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000bee:	61d3      	str	r3, [r2, #28]
 8000bf0:	4b05      	ldr	r3, [pc, #20]	@ (8000c08 <HAL_I2C_MspInit+0xe8>)
 8000bf2:	69db      	ldr	r3, [r3, #28]
 8000bf4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	68fb      	ldr	r3, [r7, #12]
}
 8000bfc:	bf00      	nop
 8000bfe:	3730      	adds	r7, #48	@ 0x30
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	40005400 	.word	0x40005400
 8000c08:	40021000 	.word	0x40021000
 8000c0c:	40010c00 	.word	0x40010c00
 8000c10:	40010000 	.word	0x40010000
 8000c14:	40005800 	.word	0x40005800

08000c18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c1c:	f001 f8c8 	bl	8001db0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c20:	f000 f836 	bl	8000c90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c24:	f7ff fea2 	bl	800096c <MX_GPIO_Init>
  MX_DMA_Init();
 8000c28:	f7ff fe82 	bl	8000930 <MX_DMA_Init>
  MX_TIM1_Init();
 8000c2c:	f000 fdd8 	bl	80017e0 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000c30:	f7ff ff1a 	bl	8000a68 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000c34:	f001 f812 	bl	8001c5c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000c38:	f7ff fd98 	bl	800076c <MX_ADC1_Init>
  MX_I2C2_Init();
 8000c3c:	f7ff ff42 	bl	8000ac4 <MX_I2C2_Init>
  MX_TIM2_Init();
 8000c40:	f000 fe7a 	bl	8001938 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000c44:	f000 fecc 	bl	80019e0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  #pragma region Initialization
  // Sensor_Init();
  Motor_Init();
 8000c48:	f000 f884 	bl	8000d54 <Motor_Init>
  OLED_Init();
 8000c4c:	f000 fb6a 	bl	8001324 <OLED_Init>
  while (1)
  {
    #pragma region Sensor
    // 
    // Sensor_Updater();
    Get_Motor_Info();
 8000c50:	f000 f970 	bl	8000f34 <Get_Motor_Info>
    #pragma region Debug
    
    #pragma endregion
    
    #pragma region OLED
    OLED_ClearBuffer();
 8000c54:	f000 faac 	bl	80011b0 <OLED_ClearBuffer>
    OLED_DisplayFloat(0, 0, motor_left_data.angle);
 8000c58:	4b0c      	ldr	r3, [pc, #48]	@ (8000c8c <main+0x74>)
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	2100      	movs	r1, #0
 8000c60:	2000      	movs	r0, #0
 8000c62:	f000 fccd 	bl	8001600 <OLED_DisplayFloat>
    OLED_DisplayFloat(0, 10, motor_left_data.speed);
 8000c66:	4b09      	ldr	r3, [pc, #36]	@ (8000c8c <main+0x74>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	210a      	movs	r1, #10
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f000 fcc6 	bl	8001600 <OLED_DisplayFloat>
    OLED_DisplayFloat(0, 20, motor_left_data.acceleration);
 8000c74:	4b05      	ldr	r3, [pc, #20]	@ (8000c8c <main+0x74>)
 8000c76:	689b      	ldr	r3, [r3, #8]
 8000c78:	461a      	mov	r2, r3
 8000c7a:	2114      	movs	r1, #20
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	f000 fcbf 	bl	8001600 <OLED_DisplayFloat>

    // OLED_SmartUpdate();
    OLED_UpdateDisplayVSync();
 8000c82:	f000 fadd 	bl	8001240 <OLED_UpdateDisplayVSync>
    Get_Motor_Info();
 8000c86:	bf00      	nop
 8000c88:	e7e2      	b.n	8000c50 <main+0x38>
 8000c8a:	bf00      	nop
 8000c8c:	20000194 	.word	0x20000194

08000c90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b094      	sub	sp, #80	@ 0x50
 8000c94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c96:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c9a:	2228      	movs	r2, #40	@ 0x28
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f004 f8ee 	bl	8004e80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca4:	f107 0314 	add.w	r3, r7, #20
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cc4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cd6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000cdc:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ce0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ce2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f002 fba0 	bl	800342c <HAL_RCC_OscConfig>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000cf2:	f000 f828 	bl	8000d46 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cf6:	230f      	movs	r3, #15
 8000cf8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d06:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d0c:	f107 0314 	add.w	r3, r7, #20
 8000d10:	2102      	movs	r1, #2
 8000d12:	4618      	mov	r0, r3
 8000d14:	f002 fe0c 	bl	8003930 <HAL_RCC_ClockConfig>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000d1e:	f000 f812 	bl	8000d46 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d22:	2302      	movs	r3, #2
 8000d24:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000d26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d2a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f002 ff8c 	bl	8003c4c <HAL_RCCEx_PeriphCLKConfig>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000d3a:	f000 f804 	bl	8000d46 <Error_Handler>
  }
}
 8000d3e:	bf00      	nop
 8000d40:	3750      	adds	r7, #80	@ 0x50
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d46:	b480      	push	{r7}
 8000d48:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d4a:	b672      	cpsid	i
}
 8000d4c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d4e:	bf00      	nop
 8000d50:	e7fd      	b.n	8000d4e <Error_Handler+0x8>
	...

08000d54 <Motor_Init>:

Motor_DataTypeDef motor_left_data;  // 
Motor_DataTypeDef motor_right_data; // 

void Motor_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // 
 8000d58:	2100      	movs	r1, #0
 8000d5a:	481e      	ldr	r0, [pc, #120]	@ (8000dd4 <Motor_Init+0x80>)
 8000d5c:	f003 f8d4 	bl	8003f08 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // 
 8000d60:	2104      	movs	r1, #4
 8000d62:	481c      	ldr	r0, [pc, #112]	@ (8000dd4 <Motor_Init+0x80>)
 8000d64:	f003 f8d0 	bl	8003f08 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1); // 
 8000d68:	2100      	movs	r1, #0
 8000d6a:	481b      	ldr	r0, [pc, #108]	@ (8000dd8 <Motor_Init+0x84>)
 8000d6c:	f003 fa10 	bl	8004190 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_2); // 
 8000d70:	2104      	movs	r1, #4
 8000d72:	4819      	ldr	r0, [pc, #100]	@ (8000dd8 <Motor_Init+0x84>)
 8000d74:	f003 fa0c 	bl	8004190 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1); // 
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4818      	ldr	r0, [pc, #96]	@ (8000ddc <Motor_Init+0x88>)
 8000d7c:	f003 fa08 	bl	8004190 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_2); // 
 8000d80:	2104      	movs	r1, #4
 8000d82:	4816      	ldr	r0, [pc, #88]	@ (8000ddc <Motor_Init+0x88>)
 8000d84:	f003 fa04 	bl	8004190 <HAL_TIM_Encoder_Start>
    __HAL_TIM_SET_COUNTER(&htim2, 0);             // 
 8000d88:	4b13      	ldr	r3, [pc, #76]	@ (8000dd8 <Motor_Init+0x84>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim3, 0);             // 
 8000d90:	4b12      	ldr	r3, [pc, #72]	@ (8000ddc <Motor_Init+0x88>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2200      	movs	r2, #0
 8000d96:	625a      	str	r2, [r3, #36]	@ 0x24

    // 
    motor_left_data.speed = 0.0f;
 8000d98:	4b11      	ldr	r3, [pc, #68]	@ (8000de0 <Motor_Init+0x8c>)
 8000d9a:	f04f 0200 	mov.w	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
    motor_left_data.angle = 0.0f;
 8000da0:	4b0f      	ldr	r3, [pc, #60]	@ (8000de0 <Motor_Init+0x8c>)
 8000da2:	f04f 0200 	mov.w	r2, #0
 8000da6:	605a      	str	r2, [r3, #4]
    motor_left_data.acceleration = 0.0f;
 8000da8:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <Motor_Init+0x8c>)
 8000daa:	f04f 0200 	mov.w	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
    motor_right_data.speed = 0.0f;
 8000db0:	4b0c      	ldr	r3, [pc, #48]	@ (8000de4 <Motor_Init+0x90>)
 8000db2:	f04f 0200 	mov.w	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
    motor_right_data.angle = 0.0f;
 8000db8:	4b0a      	ldr	r3, [pc, #40]	@ (8000de4 <Motor_Init+0x90>)
 8000dba:	f04f 0200 	mov.w	r2, #0
 8000dbe:	605a      	str	r2, [r3, #4]
    motor_right_data.acceleration = 0.0f;
 8000dc0:	4b08      	ldr	r3, [pc, #32]	@ (8000de4 <Motor_Init+0x90>)
 8000dc2:	f04f 0200 	mov.w	r2, #0
 8000dc6:	609a      	str	r2, [r3, #8]
    Motor_SetSpeed(0, 0);
 8000dc8:	2100      	movs	r1, #0
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f000 f80c 	bl	8000de8 <Motor_SetSpeed>
}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	200009dc 	.word	0x200009dc
 8000dd8:	20000a24 	.word	0x20000a24
 8000ddc:	20000a6c 	.word	0x20000a6c
 8000de0:	20000194 	.word	0x20000194
 8000de4:	200001a0 	.word	0x200001a0

08000de8 <Motor_SetSpeed>:
 * @param right_speed: 
 * -1000~1000
 * PWM
 */
void Motor_SetSpeed(int left_speed, int right_speed)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
    // 
    if (left_speed > MOTOR_MAX_SPEED)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000df8:	dd03      	ble.n	8000e02 <Motor_SetSpeed+0x1a>
    {
        left_speed = MOTOR_MAX_SPEED;
 8000dfa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dfe:	607b      	str	r3, [r7, #4]
 8000e00:	e005      	b.n	8000e0e <Motor_SetSpeed+0x26>
    }
    else if (left_speed < MOTOR_MIN_SPEED)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8000e08:	da01      	bge.n	8000e0e <Motor_SetSpeed+0x26>
    {
        left_speed = MOTOR_MIN_SPEED;
 8000e0a:	4b47      	ldr	r3, [pc, #284]	@ (8000f28 <Motor_SetSpeed+0x140>)
 8000e0c:	607b      	str	r3, [r7, #4]
    }

    if (right_speed > MOTOR_MAX_SPEED)
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e14:	dd03      	ble.n	8000e1e <Motor_SetSpeed+0x36>
    {
        right_speed = MOTOR_MAX_SPEED;
 8000e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e1a:	603b      	str	r3, [r7, #0]
 8000e1c:	e005      	b.n	8000e2a <Motor_SetSpeed+0x42>
    }
    else if (right_speed < MOTOR_MIN_SPEED)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8000e24:	da01      	bge.n	8000e2a <Motor_SetSpeed+0x42>
    {
        right_speed = MOTOR_MIN_SPEED;
 8000e26:	4b40      	ldr	r3, [pc, #256]	@ (8000f28 <Motor_SetSpeed+0x140>)
 8000e28:	603b      	str	r3, [r7, #0]
    }

    if (left_speed < 0)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	da13      	bge.n	8000e58 <Motor_SetSpeed+0x70>
    {
        left_speed = -left_speed; // 
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	425b      	negs	r3, r3
 8000e34:	607b      	str	r3, [r7, #4]
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN1, GPIO_PIN_RESET); // 
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e3c:	483b      	ldr	r0, [pc, #236]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000e3e:	f001 fe41 	bl	8002ac4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN2, GPIO_PIN_SET);   // 
 8000e42:	2201      	movs	r2, #1
 8000e44:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e48:	4838      	ldr	r0, [pc, #224]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000e4a:	f001 fe3b 	bl	8002ac4 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, Calculate_PWM_Value(left_speed));
 8000e4e:	4b38      	ldr	r3, [pc, #224]	@ (8000f30 <Motor_SetSpeed+0x148>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	687a      	ldr	r2, [r7, #4]
 8000e54:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e56:	e025      	b.n	8000ea4 <Motor_SetSpeed+0xbc>
    }
    else if (left_speed > 0)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	dd10      	ble.n	8000e80 <Motor_SetSpeed+0x98>
    {
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN1, GPIO_PIN_SET);   // 
 8000e5e:	2201      	movs	r2, #1
 8000e60:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e64:	4831      	ldr	r0, [pc, #196]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000e66:	f001 fe2d 	bl	8002ac4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN2, GPIO_PIN_RESET); // 
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e70:	482e      	ldr	r0, [pc, #184]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000e72:	f001 fe27 	bl	8002ac4 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, Calculate_PWM_Value(left_speed));
 8000e76:	4b2e      	ldr	r3, [pc, #184]	@ (8000f30 <Motor_SetSpeed+0x148>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e7e:	e011      	b.n	8000ea4 <Motor_SetSpeed+0xbc>
    }
    else
    {
        left_speed = 0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	607b      	str	r3, [r7, #4]
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN1, GPIO_PIN_RESET); // 
 8000e84:	2200      	movs	r2, #0
 8000e86:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e8a:	4828      	ldr	r0, [pc, #160]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000e8c:	f001 fe1a 	bl	8002ac4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_LEFT_PORT, GPIO_LEFT_MOTOR_IN2, GPIO_PIN_RESET); // 
 8000e90:	2200      	movs	r2, #0
 8000e92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e96:	4825      	ldr	r0, [pc, #148]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000e98:	f001 fe14 	bl	8002ac4 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0); // 
 8000e9c:	4b24      	ldr	r3, [pc, #144]	@ (8000f30 <Motor_SetSpeed+0x148>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    if (right_speed < 0)
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	da13      	bge.n	8000ed2 <Motor_SetSpeed+0xea>
    {
        right_speed = -right_speed; // 
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	425b      	negs	r3, r3
 8000eae:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN1, GPIO_PIN_RESET); // 
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eb6:	481d      	ldr	r0, [pc, #116]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000eb8:	f001 fe04 	bl	8002ac4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN2, GPIO_PIN_SET);   // 
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec2:	481a      	ldr	r0, [pc, #104]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000ec4:	f001 fdfe 	bl	8002ac4 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, Calculate_PWM_Value(right_speed));
 8000ec8:	4b19      	ldr	r3, [pc, #100]	@ (8000f30 <Motor_SetSpeed+0x148>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	683a      	ldr	r2, [r7, #0]
 8000ece:	639a      	str	r2, [r3, #56]	@ 0x38
        right_speed = 0;
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN1, GPIO_PIN_RESET); // 
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN2, GPIO_PIN_RESET); // 
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0); // 
    }    
}
 8000ed0:	e025      	b.n	8000f1e <Motor_SetSpeed+0x136>
    else if (right_speed > 0)
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	dd10      	ble.n	8000efa <Motor_SetSpeed+0x112>
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN1, GPIO_PIN_SET);   // 
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ede:	4813      	ldr	r0, [pc, #76]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000ee0:	f001 fdf0 	bl	8002ac4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN2, GPIO_PIN_RESET); // 
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000eea:	4810      	ldr	r0, [pc, #64]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000eec:	f001 fdea 	bl	8002ac4 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, Calculate_PWM_Value(right_speed));
 8000ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f30 <Motor_SetSpeed+0x148>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	683a      	ldr	r2, [r7, #0]
 8000ef6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000ef8:	e011      	b.n	8000f1e <Motor_SetSpeed+0x136>
        right_speed = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN1, GPIO_PIN_RESET); // 
 8000efe:	2200      	movs	r2, #0
 8000f00:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f04:	4809      	ldr	r0, [pc, #36]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000f06:	f001 fddd 	bl	8002ac4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIO_RIGHT_PORT, GPIO_RIGHT_MOTOR_IN2, GPIO_PIN_RESET); // 
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f10:	4806      	ldr	r0, [pc, #24]	@ (8000f2c <Motor_SetSpeed+0x144>)
 8000f12:	f001 fdd7 	bl	8002ac4 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0); // 
 8000f16:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <Motor_SetSpeed+0x148>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	fffffc18 	.word	0xfffffc18
 8000f2c:	40010c00 	.word	0x40010c00
 8000f30:	200009dc 	.word	0x200009dc

08000f34 <Get_Motor_Info>:

void Get_Motor_Info(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0
    static float pre_left_speed = 0.0f;
    static float pre_right_speed = 0.0f;
    static int32_t total_left_count = 0;
    static int32_t total_right_count = 0;

    uint32_t current_time = HAL_GetTick();
 8000f3a:	f000 ff91 	bl	8001e60 <HAL_GetTick>
 8000f3e:	6178      	str	r0, [r7, #20]

    // 0
    if (pre_time == 0)
 8000f40:	4b73      	ldr	r3, [pc, #460]	@ (8001110 <Get_Motor_Info+0x1dc>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d10f      	bne.n	8000f68 <Get_Motor_Info+0x34>
    {
        pre_time = current_time;
 8000f48:	4a71      	ldr	r2, [pc, #452]	@ (8001110 <Get_Motor_Info+0x1dc>)
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	6013      	str	r3, [r2, #0]
        preLeftCount = __HAL_TIM_GET_COUNTER(&htim2);
 8000f4e:	4b71      	ldr	r3, [pc, #452]	@ (8001114 <Get_Motor_Info+0x1e0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	4b70      	ldr	r3, [pc, #448]	@ (8001118 <Get_Motor_Info+0x1e4>)
 8000f58:	801a      	strh	r2, [r3, #0]
        preRightCount = __HAL_TIM_GET_COUNTER(&htim3);
 8000f5a:	4b70      	ldr	r3, [pc, #448]	@ (800111c <Get_Motor_Info+0x1e8>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f60:	b29a      	uxth	r2, r3
 8000f62:	4b6f      	ldr	r3, [pc, #444]	@ (8001120 <Get_Motor_Info+0x1ec>)
 8000f64:	801a      	strh	r2, [r3, #0]
        return;
 8000f66:	e0cf      	b.n	8001108 <Get_Motor_Info+0x1d4>
    }

    uint16_t left_encoder_count = __HAL_TIM_GET_COUNTER(&htim2);
 8000f68:	4b6a      	ldr	r3, [pc, #424]	@ (8001114 <Get_Motor_Info+0x1e0>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f6e:	827b      	strh	r3, [r7, #18]
    uint16_t right_encoder_count = __HAL_TIM_GET_COUNTER(&htim3);
 8000f70:	4b6a      	ldr	r3, [pc, #424]	@ (800111c <Get_Motor_Info+0x1e8>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f76:	823b      	strh	r3, [r7, #16]

    // 
    int16_t left_diff = (int16_t)(left_encoder_count - preLeftCount);
 8000f78:	4b67      	ldr	r3, [pc, #412]	@ (8001118 <Get_Motor_Info+0x1e4>)
 8000f7a:	881b      	ldrh	r3, [r3, #0]
 8000f7c:	8a7a      	ldrh	r2, [r7, #18]
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	81fb      	strh	r3, [r7, #14]
    int16_t right_diff = (int16_t)(right_encoder_count - preRightCount);
 8000f84:	4b66      	ldr	r3, [pc, #408]	@ (8001120 <Get_Motor_Info+0x1ec>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	8a3a      	ldrh	r2, [r7, #16]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	81bb      	strh	r3, [r7, #12]
    
    // 
    total_left_count += left_diff;
 8000f90:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000f94:	4b63      	ldr	r3, [pc, #396]	@ (8001124 <Get_Motor_Info+0x1f0>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4413      	add	r3, r2
 8000f9a:	4a62      	ldr	r2, [pc, #392]	@ (8001124 <Get_Motor_Info+0x1f0>)
 8000f9c:	6013      	str	r3, [r2, #0]
    total_right_count += right_diff;
 8000f9e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000fa2:	4b61      	ldr	r3, [pc, #388]	@ (8001128 <Get_Motor_Info+0x1f4>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	4a5f      	ldr	r2, [pc, #380]	@ (8001128 <Get_Motor_Info+0x1f4>)
 8000faa:	6013      	str	r3, [r2, #0]

    float time_diff = (current_time - pre_time) / 1000.0f; // 
 8000fac:	4b58      	ldr	r3, [pc, #352]	@ (8001110 <Get_Motor_Info+0x1dc>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	697a      	ldr	r2, [r7, #20]
 8000fb2:	1ad3      	subs	r3, r2, r3
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff f97f 	bl	80002b8 <__aeabi_ui2f>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	495b      	ldr	r1, [pc, #364]	@ (800112c <Get_Motor_Info+0x1f8>)
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff fa86 	bl	80004d0 <__aeabi_fdiv>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	60bb      	str	r3, [r7, #8]

    if (time_diff > 0)
 8000fc8:	f04f 0100 	mov.w	r1, #0
 8000fcc:	68b8      	ldr	r0, [r7, #8]
 8000fce:	f7ff fb87 	bl	80006e0 <__aeabi_fcmpgt>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	f000 808e 	beq.w	80010f6 <Get_Motor_Info+0x1c2>
    {
        // 
        motor_left_data.angle = (float)fabs(fmodf((float)total_left_count, MOTOR_PULSE_PER_REVOLUTION) * 360.0f / MOTOR_PULSE_PER_REVOLUTION);
 8000fda:	4b52      	ldr	r3, [pc, #328]	@ (8001124 <Get_Motor_Info+0x1f0>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff f96e 	bl	80002c0 <__aeabi_i2f>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	4952      	ldr	r1, [pc, #328]	@ (8001130 <Get_Motor_Info+0x1fc>)
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f004 fbd7 	bl	800579c <fmodf>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	4950      	ldr	r1, [pc, #320]	@ (8001134 <Get_Motor_Info+0x200>)
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff f9b8 	bl	8000368 <__aeabi_fmul>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	494d      	ldr	r1, [pc, #308]	@ (8001130 <Get_Motor_Info+0x1fc>)
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fa67 	bl	80004d0 <__aeabi_fdiv>
 8001002:	4603      	mov	r3, r0
 8001004:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001008:	4a4b      	ldr	r2, [pc, #300]	@ (8001138 <Get_Motor_Info+0x204>)
 800100a:	6053      	str	r3, [r2, #4]
        float left_angle_diff = (float)left_diff * 360.0f / MOTOR_PULSE_PER_REVOLUTION;
 800100c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff f955 	bl	80002c0 <__aeabi_i2f>
 8001016:	4603      	mov	r3, r0
 8001018:	4946      	ldr	r1, [pc, #280]	@ (8001134 <Get_Motor_Info+0x200>)
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff f9a4 	bl	8000368 <__aeabi_fmul>
 8001020:	4603      	mov	r3, r0
 8001022:	4943      	ldr	r1, [pc, #268]	@ (8001130 <Get_Motor_Info+0x1fc>)
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fa53 	bl	80004d0 <__aeabi_fdiv>
 800102a:	4603      	mov	r3, r0
 800102c:	607b      	str	r3, [r7, #4]
        motor_left_data.speed = left_angle_diff / time_diff;                                 // /
 800102e:	68b9      	ldr	r1, [r7, #8]
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff fa4d 	bl	80004d0 <__aeabi_fdiv>
 8001036:	4603      	mov	r3, r0
 8001038:	461a      	mov	r2, r3
 800103a:	4b3f      	ldr	r3, [pc, #252]	@ (8001138 <Get_Motor_Info+0x204>)
 800103c:	601a      	str	r2, [r3, #0]
        motor_left_data.acceleration = (motor_left_data.speed - pre_left_speed) / time_diff; // /
 800103e:	4b3e      	ldr	r3, [pc, #248]	@ (8001138 <Get_Motor_Info+0x204>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4a3e      	ldr	r2, [pc, #248]	@ (800113c <Get_Motor_Info+0x208>)
 8001044:	6812      	ldr	r2, [r2, #0]
 8001046:	4611      	mov	r1, r2
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff f883 	bl	8000154 <__aeabi_fsub>
 800104e:	4603      	mov	r3, r0
 8001050:	68b9      	ldr	r1, [r7, #8]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fa3c 	bl	80004d0 <__aeabi_fdiv>
 8001058:	4603      	mov	r3, r0
 800105a:	461a      	mov	r2, r3
 800105c:	4b36      	ldr	r3, [pc, #216]	@ (8001138 <Get_Motor_Info+0x204>)
 800105e:	609a      	str	r2, [r3, #8]

        // 
        motor_right_data.angle = (float)fabs(fmodf((float)total_right_count, MOTOR_PULSE_PER_REVOLUTION) * 360.0f / MOTOR_PULSE_PER_REVOLUTION);
 8001060:	4b31      	ldr	r3, [pc, #196]	@ (8001128 <Get_Motor_Info+0x1f4>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff f92b 	bl	80002c0 <__aeabi_i2f>
 800106a:	4603      	mov	r3, r0
 800106c:	4930      	ldr	r1, [pc, #192]	@ (8001130 <Get_Motor_Info+0x1fc>)
 800106e:	4618      	mov	r0, r3
 8001070:	f004 fb94 	bl	800579c <fmodf>
 8001074:	4603      	mov	r3, r0
 8001076:	492f      	ldr	r1, [pc, #188]	@ (8001134 <Get_Motor_Info+0x200>)
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff f975 	bl	8000368 <__aeabi_fmul>
 800107e:	4603      	mov	r3, r0
 8001080:	492b      	ldr	r1, [pc, #172]	@ (8001130 <Get_Motor_Info+0x1fc>)
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fa24 	bl	80004d0 <__aeabi_fdiv>
 8001088:	4603      	mov	r3, r0
 800108a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800108e:	4a2c      	ldr	r2, [pc, #176]	@ (8001140 <Get_Motor_Info+0x20c>)
 8001090:	6053      	str	r3, [r2, #4]
        float right_angle_diff = (float)right_diff * 360.0f / MOTOR_PULSE_PER_REVOLUTION;
 8001092:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff f912 	bl	80002c0 <__aeabi_i2f>
 800109c:	4603      	mov	r3, r0
 800109e:	4925      	ldr	r1, [pc, #148]	@ (8001134 <Get_Motor_Info+0x200>)
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff f961 	bl	8000368 <__aeabi_fmul>
 80010a6:	4603      	mov	r3, r0
 80010a8:	4921      	ldr	r1, [pc, #132]	@ (8001130 <Get_Motor_Info+0x1fc>)
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fa10 	bl	80004d0 <__aeabi_fdiv>
 80010b0:	4603      	mov	r3, r0
 80010b2:	603b      	str	r3, [r7, #0]
        motor_right_data.speed = right_angle_diff / time_diff;                                 // /
 80010b4:	68b9      	ldr	r1, [r7, #8]
 80010b6:	6838      	ldr	r0, [r7, #0]
 80010b8:	f7ff fa0a 	bl	80004d0 <__aeabi_fdiv>
 80010bc:	4603      	mov	r3, r0
 80010be:	461a      	mov	r2, r3
 80010c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001140 <Get_Motor_Info+0x20c>)
 80010c2:	601a      	str	r2, [r3, #0]
        motor_right_data.acceleration = (motor_right_data.speed - pre_right_speed) / time_diff; // /
 80010c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001140 <Get_Motor_Info+0x20c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001144 <Get_Motor_Info+0x210>)
 80010ca:	6812      	ldr	r2, [r2, #0]
 80010cc:	4611      	mov	r1, r2
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff f840 	bl	8000154 <__aeabi_fsub>
 80010d4:	4603      	mov	r3, r0
 80010d6:	68b9      	ldr	r1, [r7, #8]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff f9f9 	bl	80004d0 <__aeabi_fdiv>
 80010de:	4603      	mov	r3, r0
 80010e0:	461a      	mov	r2, r3
 80010e2:	4b17      	ldr	r3, [pc, #92]	@ (8001140 <Get_Motor_Info+0x20c>)
 80010e4:	609a      	str	r2, [r3, #8]

        // 
        pre_left_speed = motor_left_data.speed;
 80010e6:	4b14      	ldr	r3, [pc, #80]	@ (8001138 <Get_Motor_Info+0x204>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a14      	ldr	r2, [pc, #80]	@ (800113c <Get_Motor_Info+0x208>)
 80010ec:	6013      	str	r3, [r2, #0]
        pre_right_speed = motor_right_data.speed;
 80010ee:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <Get_Motor_Info+0x20c>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a14      	ldr	r2, [pc, #80]	@ (8001144 <Get_Motor_Info+0x210>)
 80010f4:	6013      	str	r3, [r2, #0]
    }

    preLeftCount = left_encoder_count;
 80010f6:	4a08      	ldr	r2, [pc, #32]	@ (8001118 <Get_Motor_Info+0x1e4>)
 80010f8:	8a7b      	ldrh	r3, [r7, #18]
 80010fa:	8013      	strh	r3, [r2, #0]
    preRightCount = right_encoder_count;
 80010fc:	4a08      	ldr	r2, [pc, #32]	@ (8001120 <Get_Motor_Info+0x1ec>)
 80010fe:	8a3b      	ldrh	r3, [r7, #16]
 8001100:	8013      	strh	r3, [r2, #0]
    pre_time = current_time;
 8001102:	4a03      	ldr	r2, [pc, #12]	@ (8001110 <Get_Motor_Info+0x1dc>)
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	6013      	str	r3, [r2, #0]
}
 8001108:	3718      	adds	r7, #24
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	200001ac 	.word	0x200001ac
 8001114:	20000a24 	.word	0x20000a24
 8001118:	200001b0 	.word	0x200001b0
 800111c:	20000a6c 	.word	0x20000a6c
 8001120:	200001b2 	.word	0x200001b2
 8001124:	200001b4 	.word	0x200001b4
 8001128:	200001b8 	.word	0x200001b8
 800112c:	447a0000 	.word	0x447a0000
 8001130:	471f7100 	.word	0x471f7100
 8001134:	43b40000 	.word	0x43b40000
 8001138:	20000194 	.word	0x20000194
 800113c:	200001bc 	.word	0x200001bc
 8001140:	200001a0 	.word	0x200001a0
 8001144:	200001c0 	.word	0x200001c0

08001148 <OLED_InitBuffer>:
        0x22, 0x00, 0x07  // : 0-7
};

// 
void OLED_InitBuffer(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
    // 
    memset(OLED_BackBuffer, 0, sizeof(OLED_BackBuffer));
 800114e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001152:	2100      	movs	r1, #0
 8001154:	4811      	ldr	r0, [pc, #68]	@ (800119c <OLED_InitBuffer+0x54>)
 8001156:	f003 fe93 	bl	8004e80 <memset>
    memset(OLED_FrontBuffer, 0, sizeof(OLED_FrontBuffer));
 800115a:	f240 4201 	movw	r2, #1025	@ 0x401
 800115e:	2100      	movs	r1, #0
 8001160:	480f      	ldr	r0, [pc, #60]	@ (80011a0 <OLED_InitBuffer+0x58>)
 8001162:	f003 fe8d 	bl	8004e80 <memset>

    // 
    OLED_FrontBuffer[0] = 0x40; // Co=0, D/C#=1 ()
 8001166:	4b0e      	ldr	r3, [pc, #56]	@ (80011a0 <OLED_InitBuffer+0x58>)
 8001168:	2240      	movs	r2, #64	@ 0x40
 800116a:	701a      	strb	r2, [r3, #0]

    // 
    oled_update_flag = OLED_READY;
 800116c:	4b0d      	ldr	r3, [pc, #52]	@ (80011a4 <OLED_InitBuffer+0x5c>)
 800116e:	2200      	movs	r2, #0
 8001170:	701a      	strb	r2, [r3, #0]
    oled_dma_busy = OLED_READY;
 8001172:	4b0d      	ldr	r3, [pc, #52]	@ (80011a8 <OLED_InitBuffer+0x60>)
 8001174:	2200      	movs	r2, #0
 8001176:	701a      	strb	r2, [r3, #0]

    // 
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8001178:	2300      	movs	r3, #0
 800117a:	71fb      	strb	r3, [r7, #7]
 800117c:	e006      	b.n	800118c <OLED_InitBuffer+0x44>
    {
        oled_dirty_pages[i] = 1;
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	4a0a      	ldr	r2, [pc, #40]	@ (80011ac <OLED_InitBuffer+0x64>)
 8001182:	2101      	movs	r1, #1
 8001184:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	3301      	adds	r3, #1
 800118a:	71fb      	strb	r3, [r7, #7]
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	2b07      	cmp	r3, #7
 8001190:	d9f5      	bls.n	800117e <OLED_InitBuffer+0x36>
    }
}
 8001192:	bf00      	nop
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200001d4 	.word	0x200001d4
 80011a0:	200005d4 	.word	0x200005d4
 80011a4:	200001c8 	.word	0x200001c8
 80011a8:	200001c9 	.word	0x200001c9
 80011ac:	200001cc 	.word	0x200001cc

080011b0 <OLED_ClearBuffer>:

// 
void OLED_ClearBuffer(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
    // 0 ()
    memset(OLED_BackBuffer, 0, sizeof(OLED_BackBuffer));
 80011b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011ba:	2100      	movs	r1, #0
 80011bc:	480a      	ldr	r0, [pc, #40]	@ (80011e8 <OLED_ClearBuffer+0x38>)
 80011be:	f003 fe5f 	bl	8004e80 <memset>

    // 
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 80011c2:	2300      	movs	r3, #0
 80011c4:	71fb      	strb	r3, [r7, #7]
 80011c6:	e006      	b.n	80011d6 <OLED_ClearBuffer+0x26>
    {
        oled_dirty_pages[i] = 1;
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	4a08      	ldr	r2, [pc, #32]	@ (80011ec <OLED_ClearBuffer+0x3c>)
 80011cc:	2101      	movs	r1, #1
 80011ce:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	3301      	adds	r3, #1
 80011d4:	71fb      	strb	r3, [r7, #7]
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	2b07      	cmp	r3, #7
 80011da:	d9f5      	bls.n	80011c8 <OLED_ClearBuffer+0x18>
    }
}
 80011dc:	bf00      	nop
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200001d4 	.word	0x200001d4
 80011ec:	200001cc 	.word	0x200001cc

080011f0 <OLED_IsBusy>:

uint8_t OLED_IsBusy(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
    // 
    if (oled_update_flag)
 80011f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001234 <OLED_IsBusy+0x44>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d007      	beq.n	8001210 <OLED_IsBusy+0x20>
    {
        // SSD1315/SSD1306 60Hz16.7ms
        // 
        uint32_t current_time = HAL_GetTick();
 8001200:	f000 fe2e 	bl	8001e60 <HAL_GetTick>
 8001204:	6078      	str	r0, [r7, #4]
        if (current_time - oled_last_update_time >= 0)
 8001206:	4b0c      	ldr	r3, [pc, #48]	@ (8001238 <OLED_IsBusy+0x48>)
 8001208:	681b      	ldr	r3, [r3, #0]
        {
            oled_update_flag = OLED_READY; // 
 800120a:	4b0a      	ldr	r3, [pc, #40]	@ (8001234 <OLED_IsBusy+0x44>)
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]
        }
    }

    // DMA
    return (oled_update_flag || oled_dma_busy);
 8001210:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <OLED_IsBusy+0x44>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	b2db      	uxtb	r3, r3
 8001216:	2b00      	cmp	r3, #0
 8001218:	d104      	bne.n	8001224 <OLED_IsBusy+0x34>
 800121a:	4b08      	ldr	r3, [pc, #32]	@ (800123c <OLED_IsBusy+0x4c>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	b2db      	uxtb	r3, r3
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <OLED_IsBusy+0x38>
 8001224:	2301      	movs	r3, #1
 8001226:	e000      	b.n	800122a <OLED_IsBusy+0x3a>
 8001228:	2300      	movs	r3, #0
 800122a:	b2db      	uxtb	r3, r3
}
 800122c:	4618      	mov	r0, r3
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	200001c8 	.word	0x200001c8
 8001238:	200001c4 	.word	0x200001c4
 800123c:	200001c9 	.word	0x200001c9

08001240 <OLED_UpdateDisplayVSync>:

void OLED_UpdateDisplayVSync(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af02      	add	r7, sp, #8
    // 
    while (OLED_IsBusy())
 8001246:	bf00      	nop
 8001248:	f7ff ffd2 	bl	80011f0 <OLED_IsBusy>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1fa      	bne.n	8001248 <OLED_UpdateDisplayVSync+0x8>
    {
        // CPU
    }

    oled_update_flag = OLED_BUSY;
 8001252:	4b1f      	ldr	r3, [pc, #124]	@ (80012d0 <OLED_UpdateDisplayVSync+0x90>)
 8001254:	2201      	movs	r2, #1
 8001256:	701a      	strb	r2, [r3, #0]
    oled_last_update_time = HAL_GetTick();
 8001258:	f000 fe02 	bl	8001e60 <HAL_GetTick>
 800125c:	4603      	mov	r3, r0
 800125e:	4a1d      	ldr	r2, [pc, #116]	@ (80012d4 <OLED_UpdateDisplayVSync+0x94>)
 8001260:	6013      	str	r3, [r2, #0]

    OLED_FrontBuffer[0] = 0x40;                                             // Co=0, D/C#=1 ()
 8001262:	4b1d      	ldr	r3, [pc, #116]	@ (80012d8 <OLED_UpdateDisplayVSync+0x98>)
 8001264:	2240      	movs	r2, #64	@ 0x40
 8001266:	701a      	strb	r2, [r3, #0]
    memcpy(OLED_FrontBuffer + 1, OLED_BackBuffer, OLED_WIDTH * OLED_PAGES); // 
 8001268:	4a1c      	ldr	r2, [pc, #112]	@ (80012dc <OLED_UpdateDisplayVSync+0x9c>)
 800126a:	4b1d      	ldr	r3, [pc, #116]	@ (80012e0 <OLED_UpdateDisplayVSync+0xa0>)
 800126c:	4610      	mov	r0, r2
 800126e:	4619      	mov	r1, r3
 8001270:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001274:	461a      	mov	r2, r3
 8001276:	f003 fe37 	bl	8004ee8 <memcpy>

    // 
    for (uint8_t i = 0; i < sizeof(cmds); i++)
 800127a:	2300      	movs	r3, #0
 800127c:	71fb      	strb	r3, [r7, #7]
 800127e:	e008      	b.n	8001292 <OLED_UpdateDisplayVSync+0x52>
    {
        OLED_SendCommand(cmds[i]);
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	4a18      	ldr	r2, [pc, #96]	@ (80012e4 <OLED_UpdateDisplayVSync+0xa4>)
 8001284:	5cd3      	ldrb	r3, [r2, r3]
 8001286:	4618      	mov	r0, r3
 8001288:	f000 f832 	bl	80012f0 <OLED_SendCommand>
    for (uint8_t i = 0; i < sizeof(cmds); i++)
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	3301      	adds	r3, #1
 8001290:	71fb      	strb	r3, [r7, #7]
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	2b07      	cmp	r3, #7
 8001296:	d9f3      	bls.n	8001280 <OLED_UpdateDisplayVSync+0x40>
    }


    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, OLED_FrontBuffer, OLED_WIDTH * OLED_PAGES + 1, HAL_MAX_DELAY);
 8001298:	f04f 33ff 	mov.w	r3, #4294967295
 800129c:	9300      	str	r3, [sp, #0]
 800129e:	f240 4301 	movw	r3, #1025	@ 0x401
 80012a2:	4a0d      	ldr	r2, [pc, #52]	@ (80012d8 <OLED_UpdateDisplayVSync+0x98>)
 80012a4:	2178      	movs	r1, #120	@ 0x78
 80012a6:	4810      	ldr	r0, [pc, #64]	@ (80012e8 <OLED_UpdateDisplayVSync+0xa8>)
 80012a8:	f001 fd68 	bl	8002d7c <HAL_I2C_Master_Transmit>

    // 
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 80012ac:	2300      	movs	r3, #0
 80012ae:	71bb      	strb	r3, [r7, #6]
 80012b0:	e006      	b.n	80012c0 <OLED_UpdateDisplayVSync+0x80>
    {
        oled_dirty_pages[i] = 0;
 80012b2:	79bb      	ldrb	r3, [r7, #6]
 80012b4:	4a0d      	ldr	r2, [pc, #52]	@ (80012ec <OLED_UpdateDisplayVSync+0xac>)
 80012b6:	2100      	movs	r1, #0
 80012b8:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 80012ba:	79bb      	ldrb	r3, [r7, #6]
 80012bc:	3301      	adds	r3, #1
 80012be:	71bb      	strb	r3, [r7, #6]
 80012c0:	79bb      	ldrb	r3, [r7, #6]
 80012c2:	2b07      	cmp	r3, #7
 80012c4:	d9f5      	bls.n	80012b2 <OLED_UpdateDisplayVSync+0x72>
    }
}
 80012c6:	bf00      	nop
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	200001c8 	.word	0x200001c8
 80012d4:	200001c4 	.word	0x200001c4
 80012d8:	200005d4 	.word	0x200005d4
 80012dc:	200005d5 	.word	0x200005d5
 80012e0:	200001d4 	.word	0x200001d4
 80012e4:	08005b40 	.word	0x08005b40
 80012e8:	200000ec 	.word	0x200000ec
 80012ec:	200001cc 	.word	0x200001cc

080012f0 <OLED_SendCommand>:
        oled_dirty_pages[page] = 1;
    }
}

void OLED_SendCommand(uint8_t command)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af02      	add	r7, sp, #8
 80012f6:	4603      	mov	r3, r0
 80012f8:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];
    data[0] = 0x00; // Co = 0, D/C# = 0
 80012fa:	2300      	movs	r3, #0
 80012fc:	733b      	strb	r3, [r7, #12]
    data[1] = command;
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8001302:	f107 020c 	add.w	r2, r7, #12
 8001306:	f04f 33ff 	mov.w	r3, #4294967295
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	2302      	movs	r3, #2
 800130e:	2178      	movs	r1, #120	@ 0x78
 8001310:	4803      	ldr	r0, [pc, #12]	@ (8001320 <OLED_SendCommand+0x30>)
 8001312:	f001 fd33 	bl	8002d7c <HAL_I2C_Master_Transmit>
}
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	200000ec 	.word	0x200000ec

08001324 <OLED_Init>:
    OLED_UpdateDisplayVSync();
}

// OLED
void OLED_Init()
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
    HAL_Delay(100); // OLED
 8001328:	2064      	movs	r0, #100	@ 0x64
 800132a:	f000 fda3 	bl	8001e74 <HAL_Delay>

    // 
    OLED_SendCommand(0xAE); // 
 800132e:	20ae      	movs	r0, #174	@ 0xae
 8001330:	f7ff ffde 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xD5); // /
 8001334:	20d5      	movs	r0, #213	@ 0xd5
 8001336:	f7ff ffdb 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x80); // 
 800133a:	2080      	movs	r0, #128	@ 0x80
 800133c:	f7ff ffd8 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xA8); // 
 8001340:	20a8      	movs	r0, #168	@ 0xa8
 8001342:	f7ff ffd5 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x3F); //  0x3F (1/64 duty)
 8001346:	203f      	movs	r0, #63	@ 0x3f
 8001348:	f7ff ffd2 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xD3); // 
 800134c:	20d3      	movs	r0, #211	@ 0xd3
 800134e:	f7ff ffcf 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x00); // 
 8001352:	2000      	movs	r0, #0
 8001354:	f7ff ffcc 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x40); //  (0x40-0x7F)
 8001358:	2040      	movs	r0, #64	@ 0x40
 800135a:	f7ff ffc9 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x8D); // 
 800135e:	208d      	movs	r0, #141	@ 0x8d
 8001360:	f7ff ffc6 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x14); // 
 8001364:	2014      	movs	r0, #20
 8001366:	f7ff ffc3 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x20); // 
 800136a:	2020      	movs	r0, #32
 800136c:	f7ff ffc0 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x00); // 
 8001370:	2000      	movs	r0, #0
 8001372:	f7ff ffbd 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xA1); // 127SEG0
 8001376:	20a1      	movs	r0, #161	@ 0xa1
 8001378:	f7ff ffba 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xC8); // COMCOM[N-1]COM0
 800137c:	20c8      	movs	r0, #200	@ 0xc8
 800137e:	f7ff ffb7 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xDA); // COM
 8001382:	20da      	movs	r0, #218	@ 0xda
 8001384:	f7ff ffb4 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x12); // COMCOM/
 8001388:	2012      	movs	r0, #18
 800138a:	f7ff ffb1 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x81); // 
 800138e:	2081      	movs	r0, #129	@ 0x81
 8001390:	f7ff ffae 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xCF); // (0-255)
 8001394:	20cf      	movs	r0, #207	@ 0xcf
 8001396:	f7ff ffab 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xD9); // 
 800139a:	20d9      	movs	r0, #217	@ 0xd9
 800139c:	f7ff ffa8 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xF1); // 12
 80013a0:	20f1      	movs	r0, #241	@ 0xf1
 80013a2:	f7ff ffa5 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xDB); // VCOMH
 80013a6:	20db      	movs	r0, #219	@ 0xdb
 80013a8:	f7ff ffa2 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x30); // 0.83xVcc
 80013ac:	2030      	movs	r0, #48	@ 0x30
 80013ae:	f7ff ff9f 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xA4); // RAM
 80013b2:	20a4      	movs	r0, #164	@ 0xa4
 80013b4:	f7ff ff9c 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0xA6); // ()
 80013b8:	20a6      	movs	r0, #166	@ 0xa6
 80013ba:	f7ff ff99 	bl	80012f0 <OLED_SendCommand>
    OLED_SendCommand(0x2E); // 
 80013be:	202e      	movs	r0, #46	@ 0x2e
 80013c0:	f7ff ff96 	bl	80012f0 <OLED_SendCommand>

    // 
    OLED_InitBuffer();
 80013c4:	f7ff fec0 	bl	8001148 <OLED_InitBuffer>

    // 
    OLED_ClearBuffer();
 80013c8:	f7ff fef2 	bl	80011b0 <OLED_ClearBuffer>

    // 
    OLED_SendCommand(0xAF);
 80013cc:	20af      	movs	r0, #175	@ 0xaf
 80013ce:	f7ff ff8f 	bl	80012f0 <OLED_SendCommand>
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <OLED_DisplayChar>:
    OLED_SendCommand(0x00 + (x & 0x0F));        // 4
    OLED_SendCommand(0x10 + ((x >> 4) & 0x0F)); // 4
}

void OLED_DisplayChar(int16_t x, int16_t y, char ch) //! UPDATEDISPLAY REQUIRED
{
 80013d8:	b480      	push	{r7}
 80013da:	b089      	sub	sp, #36	@ 0x24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	80fb      	strh	r3, [r7, #6]
 80013e2:	460b      	mov	r3, r1
 80013e4:	80bb      	strh	r3, [r7, #4]
 80013e6:	4613      	mov	r3, r2
 80013e8:	70fb      	strb	r3, [r7, #3]
    const uint8_t font_width = 6;
 80013ea:	2306      	movs	r3, #6
 80013ec:	773b      	strb	r3, [r7, #28]
    const uint8_t font_height = 8;
 80013ee:	2308      	movs	r3, #8
 80013f0:	76fb      	strb	r3, [r7, #27]

    if (ch < 32)
 80013f2:	78fb      	ldrb	r3, [r7, #3]
 80013f4:	2b1f      	cmp	r3, #31
 80013f6:	f240 80a8 	bls.w	800154a <OLED_DisplayChar+0x172>
        return;

    uint8_t c = ch - 32;
 80013fa:	78fb      	ldrb	r3, [r7, #3]
 80013fc:	3b20      	subs	r3, #32
 80013fe:	76bb      	strb	r3, [r7, #26]

    uint8_t start_page = (y >= 0) ? (y / 8) : 0;
 8001400:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001404:	2b00      	cmp	r3, #0
 8001406:	db08      	blt.n	800141a <OLED_DisplayChar+0x42>
 8001408:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800140c:	2b00      	cmp	r3, #0
 800140e:	da00      	bge.n	8001412 <OLED_DisplayChar+0x3a>
 8001410:	3307      	adds	r3, #7
 8001412:	10db      	asrs	r3, r3, #3
 8001414:	b21b      	sxth	r3, r3
 8001416:	b2db      	uxtb	r3, r3
 8001418:	e000      	b.n	800141c <OLED_DisplayChar+0x44>
 800141a:	2300      	movs	r3, #0
 800141c:	767b      	strb	r3, [r7, #25]
    uint8_t end_page = ((y + font_height - 1) < OLED_HEIGHT) ? ((y + font_height - 1) / 8) : (OLED_HEIGHT / 8 - 1);
 800141e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001422:	7efb      	ldrb	r3, [r7, #27]
 8001424:	4413      	add	r3, r2
 8001426:	2b40      	cmp	r3, #64	@ 0x40
 8001428:	dc0a      	bgt.n	8001440 <OLED_DisplayChar+0x68>
 800142a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800142e:	7efb      	ldrb	r3, [r7, #27]
 8001430:	4413      	add	r3, r2
 8001432:	3b01      	subs	r3, #1
 8001434:	2b00      	cmp	r3, #0
 8001436:	da00      	bge.n	800143a <OLED_DisplayChar+0x62>
 8001438:	3307      	adds	r3, #7
 800143a:	10db      	asrs	r3, r3, #3
 800143c:	b2db      	uxtb	r3, r3
 800143e:	e000      	b.n	8001442 <OLED_DisplayChar+0x6a>
 8001440:	2307      	movs	r3, #7
 8001442:	763b      	strb	r3, [r7, #24]

    extern volatile uint8_t oled_dirty_pages[];
    for (uint8_t page = start_page; page <= end_page && page < OLED_PAGES; page++)
 8001444:	7e7b      	ldrb	r3, [r7, #25]
 8001446:	77fb      	strb	r3, [r7, #31]
 8001448:	e006      	b.n	8001458 <OLED_DisplayChar+0x80>
    {
        oled_dirty_pages[page] = 1;
 800144a:	7ffb      	ldrb	r3, [r7, #31]
 800144c:	4a42      	ldr	r2, [pc, #264]	@ (8001558 <OLED_DisplayChar+0x180>)
 800144e:	2101      	movs	r1, #1
 8001450:	54d1      	strb	r1, [r2, r3]
    for (uint8_t page = start_page; page <= end_page && page < OLED_PAGES; page++)
 8001452:	7ffb      	ldrb	r3, [r7, #31]
 8001454:	3301      	adds	r3, #1
 8001456:	77fb      	strb	r3, [r7, #31]
 8001458:	7ffa      	ldrb	r2, [r7, #31]
 800145a:	7e3b      	ldrb	r3, [r7, #24]
 800145c:	429a      	cmp	r2, r3
 800145e:	d802      	bhi.n	8001466 <OLED_DisplayChar+0x8e>
 8001460:	7ffb      	ldrb	r3, [r7, #31]
 8001462:	2b07      	cmp	r3, #7
 8001464:	d9f1      	bls.n	800144a <OLED_DisplayChar+0x72>
    }
    // 
    for (uint8_t char_col = 0; char_col < font_width; char_col++)
 8001466:	2300      	movs	r3, #0
 8001468:	77bb      	strb	r3, [r7, #30]
 800146a:	e069      	b.n	8001540 <OLED_DisplayChar+0x168>
    {
        int16_t screen_x = x + char_col;
 800146c:	7fbb      	ldrb	r3, [r7, #30]
 800146e:	b29a      	uxth	r2, r3
 8001470:	88fb      	ldrh	r3, [r7, #6]
 8001472:	4413      	add	r3, r2
 8001474:	b29b      	uxth	r3, r3
 8001476:	82fb      	strh	r3, [r7, #22]
        if (screen_x < 0 || screen_x >= OLED_WIDTH)
 8001478:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800147c:	2b00      	cmp	r3, #0
 800147e:	db5b      	blt.n	8001538 <OLED_DisplayChar+0x160>
 8001480:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001484:	2b7f      	cmp	r3, #127	@ 0x7f
 8001486:	dc57      	bgt.n	8001538 <OLED_DisplayChar+0x160>
            continue;

        if ((c * font_width + char_col) >= sizeof(OLED_FONT_6x8))
 8001488:	7ebb      	ldrb	r3, [r7, #26]
 800148a:	7f3a      	ldrb	r2, [r7, #28]
 800148c:	fb03 f202 	mul.w	r2, r3, r2
 8001490:	7fbb      	ldrb	r3, [r7, #30]
 8001492:	4413      	add	r3, r2
 8001494:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 8001498:	d259      	bcs.n	800154e <OLED_DisplayChar+0x176>
            break;
        uint8_t font_data_col = OLED_FONT_6x8[c * font_width + char_col];
 800149a:	7ebb      	ldrb	r3, [r7, #26]
 800149c:	7f3a      	ldrb	r2, [r7, #28]
 800149e:	fb03 f202 	mul.w	r2, r3, r2
 80014a2:	7fbb      	ldrb	r3, [r7, #30]
 80014a4:	4413      	add	r3, r2
 80014a6:	4a2d      	ldr	r2, [pc, #180]	@ (800155c <OLED_DisplayChar+0x184>)
 80014a8:	5cd3      	ldrb	r3, [r2, r3]
 80014aa:	757b      	strb	r3, [r7, #21]

        for (uint8_t char_row_bit = 0; char_row_bit < font_height; char_row_bit++)
 80014ac:	2300      	movs	r3, #0
 80014ae:	777b      	strb	r3, [r7, #29]
 80014b0:	e03d      	b.n	800152e <OLED_DisplayChar+0x156>
        {
            int16_t screen_y = y + char_row_bit;
 80014b2:	7f7b      	ldrb	r3, [r7, #29]
 80014b4:	b29a      	uxth	r2, r3
 80014b6:	88bb      	ldrh	r3, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	827b      	strh	r3, [r7, #18]
            if (screen_y < 0 || screen_y >= OLED_HEIGHT)
 80014be:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	db2f      	blt.n	8001526 <OLED_DisplayChar+0x14e>
 80014c6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80014ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80014cc:	dc2b      	bgt.n	8001526 <OLED_DisplayChar+0x14e>
                continue;

            if ((font_data_col >> char_row_bit) & 0x01)
 80014ce:	7d7a      	ldrb	r2, [r7, #21]
 80014d0:	7f7b      	ldrb	r3, [r7, #29]
 80014d2:	fa42 f303 	asr.w	r3, r2, r3
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d024      	beq.n	8001528 <OLED_DisplayChar+0x150>
            {
                uint8_t page = (uint8_t)screen_y / 8;
 80014de:	8a7b      	ldrh	r3, [r7, #18]
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	08db      	lsrs	r3, r3, #3
 80014e4:	747b      	strb	r3, [r7, #17]
                uint8_t bit_offset_in_page = (uint8_t)screen_y % 8;
 80014e6:	8a7b      	ldrh	r3, [r7, #18]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	743b      	strb	r3, [r7, #16]
                uint16_t buffer_index = (uint16_t)screen_x + page * OLED_WIDTH;
 80014f0:	7c7b      	ldrb	r3, [r7, #17]
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	01db      	lsls	r3, r3, #7
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	8afb      	ldrh	r3, [r7, #22]
 80014fa:	4413      	add	r3, r2
 80014fc:	81fb      	strh	r3, [r7, #14]

                if (buffer_index < sizeof(OLED_BackBuffer))
 80014fe:	89fb      	ldrh	r3, [r7, #14]
 8001500:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001504:	d210      	bcs.n	8001528 <OLED_DisplayChar+0x150>
                {
                    OLED_BackBuffer[buffer_index] |= (1 << bit_offset_in_page);
 8001506:	89fb      	ldrh	r3, [r7, #14]
 8001508:	4a15      	ldr	r2, [pc, #84]	@ (8001560 <OLED_DisplayChar+0x188>)
 800150a:	5cd3      	ldrb	r3, [r2, r3]
 800150c:	b25a      	sxtb	r2, r3
 800150e:	7c3b      	ldrb	r3, [r7, #16]
 8001510:	2101      	movs	r1, #1
 8001512:	fa01 f303 	lsl.w	r3, r1, r3
 8001516:	b25b      	sxtb	r3, r3
 8001518:	4313      	orrs	r3, r2
 800151a:	b25a      	sxtb	r2, r3
 800151c:	89fb      	ldrh	r3, [r7, #14]
 800151e:	b2d1      	uxtb	r1, r2
 8001520:	4a0f      	ldr	r2, [pc, #60]	@ (8001560 <OLED_DisplayChar+0x188>)
 8001522:	54d1      	strb	r1, [r2, r3]
 8001524:	e000      	b.n	8001528 <OLED_DisplayChar+0x150>
                continue;
 8001526:	bf00      	nop
        for (uint8_t char_row_bit = 0; char_row_bit < font_height; char_row_bit++)
 8001528:	7f7b      	ldrb	r3, [r7, #29]
 800152a:	3301      	adds	r3, #1
 800152c:	777b      	strb	r3, [r7, #29]
 800152e:	7f7a      	ldrb	r2, [r7, #29]
 8001530:	7efb      	ldrb	r3, [r7, #27]
 8001532:	429a      	cmp	r2, r3
 8001534:	d3bd      	bcc.n	80014b2 <OLED_DisplayChar+0xda>
 8001536:	e000      	b.n	800153a <OLED_DisplayChar+0x162>
            continue;
 8001538:	bf00      	nop
    for (uint8_t char_col = 0; char_col < font_width; char_col++)
 800153a:	7fbb      	ldrb	r3, [r7, #30]
 800153c:	3301      	adds	r3, #1
 800153e:	77bb      	strb	r3, [r7, #30]
 8001540:	7fba      	ldrb	r2, [r7, #30]
 8001542:	7f3b      	ldrb	r3, [r7, #28]
 8001544:	429a      	cmp	r2, r3
 8001546:	d391      	bcc.n	800146c <OLED_DisplayChar+0x94>
 8001548:	e002      	b.n	8001550 <OLED_DisplayChar+0x178>
        return;
 800154a:	bf00      	nop
 800154c:	e000      	b.n	8001550 <OLED_DisplayChar+0x178>
            break;
 800154e:	bf00      	nop
                }
            }
        }
    }
}
 8001550:	3724      	adds	r7, #36	@ 0x24
 8001552:	46bd      	mov	sp, r7
 8001554:	bc80      	pop	{r7}
 8001556:	4770      	bx	lr
 8001558:	200001cc 	.word	0x200001cc
 800155c:	08005900 	.word	0x08005900
 8001560:	200001d4 	.word	0x200001d4

08001564 <OLED_DisplayString>:
        }
    }
}

void OLED_DisplayString(int16_t x, int16_t y, char *str) //! UPDATEDISPLAY REQUIRED
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	603a      	str	r2, [r7, #0]
 800156e:	80fb      	strh	r3, [r7, #6]
 8001570:	460b      	mov	r3, r1
 8001572:	80bb      	strh	r3, [r7, #4]
    uint8_t j = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	73fb      	strb	r3, [r7, #15]
    const uint8_t font_width = 6;
 8001578:	2306      	movs	r3, #6
 800157a:	73bb      	strb	r3, [r7, #14]
    const uint8_t font_height = 8;
 800157c:	2308      	movs	r3, #8
 800157e:	737b      	strb	r3, [r7, #13]

    if (y >= OLED_HEIGHT || (y + font_height - 1) < 0)
 8001580:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001584:	2b3f      	cmp	r3, #63	@ 0x3f
 8001586:	dc34      	bgt.n	80015f2 <OLED_DisplayString+0x8e>
 8001588:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800158c:	7b7b      	ldrb	r3, [r7, #13]
 800158e:	4413      	add	r3, r2
 8001590:	2b00      	cmp	r3, #0
 8001592:	dd2e      	ble.n	80015f2 <OLED_DisplayString+0x8e>
    {
        return;
    }

    int16_t current_char_x;
    while (str[j] != '\0')
 8001594:	e026      	b.n	80015e4 <OLED_DisplayString+0x80>
    {
        current_char_x = x + (j * font_width);
 8001596:	7bfb      	ldrb	r3, [r7, #15]
 8001598:	b29b      	uxth	r3, r3
 800159a:	7bba      	ldrb	r2, [r7, #14]
 800159c:	b292      	uxth	r2, r2
 800159e:	fb02 f303 	mul.w	r3, r2, r3
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	88fb      	ldrh	r3, [r7, #6]
 80015a6:	4413      	add	r3, r2
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	817b      	strh	r3, [r7, #10]
        if (current_char_x >= OLED_WIDTH)
 80015ac:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80015b2:	dc20      	bgt.n	80015f6 <OLED_DisplayString+0x92>
        {
            break;
        }
        if ((current_char_x + font_width - 1) < 0)
 80015b4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80015b8:	7bbb      	ldrb	r3, [r7, #14]
 80015ba:	4413      	add	r3, r2
 80015bc:	2b00      	cmp	r3, #0
 80015be:	dc03      	bgt.n	80015c8 <OLED_DisplayString+0x64>
        {
            j++;
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
 80015c2:	3301      	adds	r3, #1
 80015c4:	73fb      	strb	r3, [r7, #15]
            continue;
 80015c6:	e00d      	b.n	80015e4 <OLED_DisplayString+0x80>
        }
        OLED_DisplayChar(current_char_x, y, str[j]);
 80015c8:	7bfb      	ldrb	r3, [r7, #15]
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	4413      	add	r3, r2
 80015ce:	781a      	ldrb	r2, [r3, #0]
 80015d0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80015d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff fefd 	bl	80013d8 <OLED_DisplayChar>
        j++;
 80015de:	7bfb      	ldrb	r3, [r7, #15]
 80015e0:	3301      	adds	r3, #1
 80015e2:	73fb      	strb	r3, [r7, #15]
    while (str[j] != '\0')
 80015e4:	7bfb      	ldrb	r3, [r7, #15]
 80015e6:	683a      	ldr	r2, [r7, #0]
 80015e8:	4413      	add	r3, r2
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1d2      	bne.n	8001596 <OLED_DisplayString+0x32>
 80015f0:	e002      	b.n	80015f8 <OLED_DisplayString+0x94>
        return;
 80015f2:	bf00      	nop
 80015f4:	e000      	b.n	80015f8 <OLED_DisplayString+0x94>
            break;
 80015f6:	bf00      	nop
    }
}
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <OLED_DisplayFloat>:
    sprintf(str, "%d", number);
    OLED_DisplayString(x, y, str);
}

void OLED_DisplayFloat(int16_t x, int16_t y, float number) //! UPDATEDISPLAY REQUIRED
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08c      	sub	sp, #48	@ 0x30
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	603a      	str	r2, [r7, #0]
 800160a:	80fb      	strh	r3, [r7, #6]
 800160c:	460b      	mov	r3, r1
 800160e:	80bb      	strh	r3, [r7, #4]
    char str[32];
    int intPart = (int)number;
 8001610:	6838      	ldr	r0, [r7, #0]
 8001612:	f7ff f885 	bl	8000720 <__aeabi_f2iz>
 8001616:	4603      	mov	r3, r0
 8001618:	62bb      	str	r3, [r7, #40]	@ 0x28
    // 
    int fracPart = (int)((number - intPart) * 100);
 800161a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800161c:	f7fe fe50 	bl	80002c0 <__aeabi_i2f>
 8001620:	4603      	mov	r3, r0
 8001622:	4619      	mov	r1, r3
 8001624:	6838      	ldr	r0, [r7, #0]
 8001626:	f7fe fd95 	bl	8000154 <__aeabi_fsub>
 800162a:	4603      	mov	r3, r0
 800162c:	4917      	ldr	r1, [pc, #92]	@ (800168c <OLED_DisplayFloat+0x8c>)
 800162e:	4618      	mov	r0, r3
 8001630:	f7fe fe9a 	bl	8000368 <__aeabi_fmul>
 8001634:	4603      	mov	r3, r0
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff f872 	bl	8000720 <__aeabi_f2iz>
 800163c:	4603      	mov	r3, r0
 800163e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (fracPart < 0)
 8001640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001642:	2b00      	cmp	r3, #0
 8001644:	da02      	bge.n	800164c <OLED_DisplayFloat+0x4c>
        fracPart = -fracPart;
 8001646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001648:	425b      	negs	r3, r3
 800164a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // 
    if (fracPart < 10)
 800164c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800164e:	2b09      	cmp	r3, #9
 8001650:	dc07      	bgt.n	8001662 <OLED_DisplayFloat+0x62>
    {
        sprintf(str, "%d.0%d", intPart, fracPart);
 8001652:	f107 0008 	add.w	r0, r7, #8
 8001656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001658:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800165a:	490d      	ldr	r1, [pc, #52]	@ (8001690 <OLED_DisplayFloat+0x90>)
 800165c:	f003 fbee 	bl	8004e3c <siprintf>
 8001660:	e006      	b.n	8001670 <OLED_DisplayFloat+0x70>
    }
    else
    {
        sprintf(str, "%d.%d", intPart, fracPart);
 8001662:	f107 0008 	add.w	r0, r7, #8
 8001666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001668:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800166a:	490a      	ldr	r1, [pc, #40]	@ (8001694 <OLED_DisplayFloat+0x94>)
 800166c:	f003 fbe6 	bl	8004e3c <siprintf>
    }

    OLED_DisplayString(x, y, str);
 8001670:	f107 0208 	add.w	r2, r7, #8
 8001674:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001678:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff ff71 	bl	8001564 <OLED_DisplayString>
}
 8001682:	bf00      	nop
 8001684:	3730      	adds	r7, #48	@ 0x30
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	42c80000 	.word	0x42c80000
 8001690:	080058f0 	.word	0x080058f0
 8001694:	080058f8 	.word	0x080058f8

08001698 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800169e:	4b15      	ldr	r3, [pc, #84]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	4a14      	ldr	r2, [pc, #80]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6193      	str	r3, [r2, #24]
 80016aa:	4b12      	ldr	r3, [pc, #72]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b6:	4b0f      	ldr	r3, [pc, #60]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	4a0e      	ldr	r2, [pc, #56]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016c0:	61d3      	str	r3, [r2, #28]
 80016c2:	4b0c      	ldr	r3, [pc, #48]	@ (80016f4 <HAL_MspInit+0x5c>)
 80016c4:	69db      	ldr	r3, [r3, #28]
 80016c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016ce:	4b0a      	ldr	r3, [pc, #40]	@ (80016f8 <HAL_MspInit+0x60>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	4a04      	ldr	r2, [pc, #16]	@ (80016f8 <HAL_MspInit+0x60>)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ea:	bf00      	nop
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr
 80016f4:	40021000 	.word	0x40021000
 80016f8:	40010000 	.word	0x40010000

080016fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <NMI_Handler+0x4>

08001704 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001708:	bf00      	nop
 800170a:	e7fd      	b.n	8001708 <HardFault_Handler+0x4>

0800170c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001710:	bf00      	nop
 8001712:	e7fd      	b.n	8001710 <MemManage_Handler+0x4>

08001714 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001718:	bf00      	nop
 800171a:	e7fd      	b.n	8001718 <BusFault_Handler+0x4>

0800171c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <UsageFault_Handler+0x4>

08001724 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr

08001730 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr

0800173c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr

08001748 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800174c:	f000 fb76 	bl	8001e3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}

08001754 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001758:	4802      	ldr	r0, [pc, #8]	@ (8001764 <DMA1_Channel1_IRQHandler+0x10>)
 800175a:	f000 ff29 	bl	80025b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	200000a8 	.word	0x200000a8

08001768 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001770:	4a14      	ldr	r2, [pc, #80]	@ (80017c4 <_sbrk+0x5c>)
 8001772:	4b15      	ldr	r3, [pc, #84]	@ (80017c8 <_sbrk+0x60>)
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800177c:	4b13      	ldr	r3, [pc, #76]	@ (80017cc <_sbrk+0x64>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d102      	bne.n	800178a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001784:	4b11      	ldr	r3, [pc, #68]	@ (80017cc <_sbrk+0x64>)
 8001786:	4a12      	ldr	r2, [pc, #72]	@ (80017d0 <_sbrk+0x68>)
 8001788:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800178a:	4b10      	ldr	r3, [pc, #64]	@ (80017cc <_sbrk+0x64>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	429a      	cmp	r2, r3
 8001796:	d207      	bcs.n	80017a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001798:	f003 fb7a 	bl	8004e90 <__errno>
 800179c:	4603      	mov	r3, r0
 800179e:	220c      	movs	r2, #12
 80017a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017a2:	f04f 33ff 	mov.w	r3, #4294967295
 80017a6:	e009      	b.n	80017bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a8:	4b08      	ldr	r3, [pc, #32]	@ (80017cc <_sbrk+0x64>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ae:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <_sbrk+0x64>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	4a05      	ldr	r2, [pc, #20]	@ (80017cc <_sbrk+0x64>)
 80017b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ba:	68fb      	ldr	r3, [r7, #12]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3718      	adds	r7, #24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20005000 	.word	0x20005000
 80017c8:	00000400 	.word	0x00000400
 80017cc:	200009d8 	.word	0x200009d8
 80017d0:	20000c48 	.word	0x20000c48

080017d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr

080017e0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b096      	sub	sp, #88	@ 0x58
 80017e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017e6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80017ea:	2200      	movs	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]
 80017ee:	605a      	str	r2, [r3, #4]
 80017f0:	609a      	str	r2, [r3, #8]
 80017f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017f4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]
 800180c:	611a      	str	r2, [r3, #16]
 800180e:	615a      	str	r2, [r3, #20]
 8001810:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001812:	1d3b      	adds	r3, r7, #4
 8001814:	2220      	movs	r2, #32
 8001816:	2100      	movs	r1, #0
 8001818:	4618      	mov	r0, r3
 800181a:	f003 fb31 	bl	8004e80 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800181e:	4b44      	ldr	r3, [pc, #272]	@ (8001930 <MX_TIM1_Init+0x150>)
 8001820:	4a44      	ldr	r2, [pc, #272]	@ (8001934 <MX_TIM1_Init+0x154>)
 8001822:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001824:	4b42      	ldr	r3, [pc, #264]	@ (8001930 <MX_TIM1_Init+0x150>)
 8001826:	2200      	movs	r2, #0
 8001828:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800182a:	4b41      	ldr	r3, [pc, #260]	@ (8001930 <MX_TIM1_Init+0x150>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001830:	4b3f      	ldr	r3, [pc, #252]	@ (8001930 <MX_TIM1_Init+0x150>)
 8001832:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001836:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001838:	4b3d      	ldr	r3, [pc, #244]	@ (8001930 <MX_TIM1_Init+0x150>)
 800183a:	2200      	movs	r2, #0
 800183c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800183e:	4b3c      	ldr	r3, [pc, #240]	@ (8001930 <MX_TIM1_Init+0x150>)
 8001840:	2200      	movs	r2, #0
 8001842:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001844:	4b3a      	ldr	r3, [pc, #232]	@ (8001930 <MX_TIM1_Init+0x150>)
 8001846:	2200      	movs	r2, #0
 8001848:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800184a:	4839      	ldr	r0, [pc, #228]	@ (8001930 <MX_TIM1_Init+0x150>)
 800184c:	f002 fab4 	bl	8003db8 <HAL_TIM_Base_Init>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001856:	f7ff fa76 	bl	8000d46 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800185a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800185e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001860:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001864:	4619      	mov	r1, r3
 8001866:	4832      	ldr	r0, [pc, #200]	@ (8001930 <MX_TIM1_Init+0x150>)
 8001868:	f002 fde2 	bl	8004430 <HAL_TIM_ConfigClockSource>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001872:	f7ff fa68 	bl	8000d46 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001876:	482e      	ldr	r0, [pc, #184]	@ (8001930 <MX_TIM1_Init+0x150>)
 8001878:	f002 faed 	bl	8003e56 <HAL_TIM_PWM_Init>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001882:	f7ff fa60 	bl	8000d46 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001886:	2300      	movs	r3, #0
 8001888:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800188a:	2300      	movs	r3, #0
 800188c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800188e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001892:	4619      	mov	r1, r3
 8001894:	4826      	ldr	r0, [pc, #152]	@ (8001930 <MX_TIM1_Init+0x150>)
 8001896:	f003 f943 	bl	8004b20 <HAL_TIMEx_MasterConfigSynchronization>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80018a0:	f7ff fa51 	bl	8000d46 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018a4:	2360      	movs	r3, #96	@ 0x60
 80018a6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018ac:	2300      	movs	r3, #0
 80018ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018b0:	2300      	movs	r3, #0
 80018b2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018b4:	2300      	movs	r3, #0
 80018b6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018b8:	2300      	movs	r3, #0
 80018ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018bc:	2300      	movs	r3, #0
 80018be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018c4:	2200      	movs	r2, #0
 80018c6:	4619      	mov	r1, r3
 80018c8:	4819      	ldr	r0, [pc, #100]	@ (8001930 <MX_TIM1_Init+0x150>)
 80018ca:	f002 fcef 	bl	80042ac <HAL_TIM_PWM_ConfigChannel>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80018d4:	f7ff fa37 	bl	8000d46 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018dc:	2204      	movs	r2, #4
 80018de:	4619      	mov	r1, r3
 80018e0:	4813      	ldr	r0, [pc, #76]	@ (8001930 <MX_TIM1_Init+0x150>)
 80018e2:	f002 fce3 	bl	80042ac <HAL_TIM_PWM_ConfigChannel>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80018ec:	f7ff fa2b 	bl	8000d46 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018f0:	2300      	movs	r3, #0
 80018f2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018f4:	2300      	movs	r3, #0
 80018f6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018fc:	2300      	movs	r3, #0
 80018fe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001904:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001908:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800190a:	2300      	movs	r3, #0
 800190c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	4619      	mov	r1, r3
 8001912:	4807      	ldr	r0, [pc, #28]	@ (8001930 <MX_TIM1_Init+0x150>)
 8001914:	f003 f962 	bl	8004bdc <HAL_TIMEx_ConfigBreakDeadTime>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800191e:	f7ff fa12 	bl	8000d46 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001922:	4803      	ldr	r0, [pc, #12]	@ (8001930 <MX_TIM1_Init+0x150>)
 8001924:	f000 f966 	bl	8001bf4 <HAL_TIM_MspPostInit>

}
 8001928:	bf00      	nop
 800192a:	3758      	adds	r7, #88	@ 0x58
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	200009dc 	.word	0x200009dc
 8001934:	40012c00 	.word	0x40012c00

08001938 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08c      	sub	sp, #48	@ 0x30
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800193e:	f107 030c 	add.w	r3, r7, #12
 8001942:	2224      	movs	r2, #36	@ 0x24
 8001944:	2100      	movs	r1, #0
 8001946:	4618      	mov	r0, r3
 8001948:	f003 fa9a 	bl	8004e80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800194c:	1d3b      	adds	r3, r7, #4
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001954:	4b21      	ldr	r3, [pc, #132]	@ (80019dc <MX_TIM2_Init+0xa4>)
 8001956:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800195a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800195c:	4b1f      	ldr	r3, [pc, #124]	@ (80019dc <MX_TIM2_Init+0xa4>)
 800195e:	2200      	movs	r2, #0
 8001960:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001962:	4b1e      	ldr	r3, [pc, #120]	@ (80019dc <MX_TIM2_Init+0xa4>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001968:	4b1c      	ldr	r3, [pc, #112]	@ (80019dc <MX_TIM2_Init+0xa4>)
 800196a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800196e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001970:	4b1a      	ldr	r3, [pc, #104]	@ (80019dc <MX_TIM2_Init+0xa4>)
 8001972:	2200      	movs	r2, #0
 8001974:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001976:	4b19      	ldr	r3, [pc, #100]	@ (80019dc <MX_TIM2_Init+0xa4>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800197c:	2303      	movs	r3, #3
 800197e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001980:	2300      	movs	r3, #0
 8001982:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001984:	2301      	movs	r3, #1
 8001986:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001988:	2300      	movs	r3, #0
 800198a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 1;
 800198c:	2301      	movs	r3, #1
 800198e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001990:	2300      	movs	r3, #0
 8001992:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001994:	2301      	movs	r3, #1
 8001996:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001998:	2300      	movs	r3, #0
 800199a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 1;
 800199c:	2301      	movs	r3, #1
 800199e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80019a0:	f107 030c 	add.w	r3, r7, #12
 80019a4:	4619      	mov	r1, r3
 80019a6:	480d      	ldr	r0, [pc, #52]	@ (80019dc <MX_TIM2_Init+0xa4>)
 80019a8:	f002 fb50 	bl	800404c <HAL_TIM_Encoder_Init>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80019b2:	f7ff f9c8 	bl	8000d46 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019b6:	2300      	movs	r3, #0
 80019b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ba:	2300      	movs	r3, #0
 80019bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	4619      	mov	r1, r3
 80019c2:	4806      	ldr	r0, [pc, #24]	@ (80019dc <MX_TIM2_Init+0xa4>)
 80019c4:	f003 f8ac 	bl	8004b20 <HAL_TIMEx_MasterConfigSynchronization>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80019ce:	f7ff f9ba 	bl	8000d46 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019d2:	bf00      	nop
 80019d4:	3730      	adds	r7, #48	@ 0x30
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	20000a24 	.word	0x20000a24

080019e0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08c      	sub	sp, #48	@ 0x30
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019e6:	f107 030c 	add.w	r3, r7, #12
 80019ea:	2224      	movs	r2, #36	@ 0x24
 80019ec:	2100      	movs	r1, #0
 80019ee:	4618      	mov	r0, r3
 80019f0:	f003 fa46 	bl	8004e80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f4:	1d3b      	adds	r3, r7, #4
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019fc:	4b20      	ldr	r3, [pc, #128]	@ (8001a80 <MX_TIM3_Init+0xa0>)
 80019fe:	4a21      	ldr	r2, [pc, #132]	@ (8001a84 <MX_TIM3_Init+0xa4>)
 8001a00:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a02:	4b1f      	ldr	r3, [pc, #124]	@ (8001a80 <MX_TIM3_Init+0xa0>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a08:	4b1d      	ldr	r3, [pc, #116]	@ (8001a80 <MX_TIM3_Init+0xa0>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001a80 <MX_TIM3_Init+0xa0>)
 8001a10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a14:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a16:	4b1a      	ldr	r3, [pc, #104]	@ (8001a80 <MX_TIM3_Init+0xa0>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a1c:	4b18      	ldr	r3, [pc, #96]	@ (8001a80 <MX_TIM3_Init+0xa0>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a22:	2303      	movs	r3, #3
 8001a24:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 1;
 8001a32:	2301      	movs	r3, #1
 8001a34:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a36:	2300      	movs	r3, #0
 8001a38:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 1;
 8001a42:	2301      	movs	r3, #1
 8001a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001a46:	f107 030c 	add.w	r3, r7, #12
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	480c      	ldr	r0, [pc, #48]	@ (8001a80 <MX_TIM3_Init+0xa0>)
 8001a4e:	f002 fafd 	bl	800404c <HAL_TIM_Encoder_Init>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001a58:	f7ff f975 	bl	8000d46 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a60:	2300      	movs	r3, #0
 8001a62:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a64:	1d3b      	adds	r3, r7, #4
 8001a66:	4619      	mov	r1, r3
 8001a68:	4805      	ldr	r0, [pc, #20]	@ (8001a80 <MX_TIM3_Init+0xa0>)
 8001a6a:	f003 f859 	bl	8004b20 <HAL_TIMEx_MasterConfigSynchronization>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001a74:	f7ff f967 	bl	8000d46 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a78:	bf00      	nop
 8001a7a:	3730      	adds	r7, #48	@ 0x30
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	20000a6c 	.word	0x20000a6c
 8001a84:	40000400 	.word	0x40000400

08001a88 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a09      	ldr	r2, [pc, #36]	@ (8001abc <HAL_TIM_Base_MspInit+0x34>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d10b      	bne.n	8001ab2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <HAL_TIM_Base_MspInit+0x38>)
 8001a9c:	699b      	ldr	r3, [r3, #24]
 8001a9e:	4a08      	ldr	r2, [pc, #32]	@ (8001ac0 <HAL_TIM_Base_MspInit+0x38>)
 8001aa0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001aa4:	6193      	str	r3, [r2, #24]
 8001aa6:	4b06      	ldr	r3, [pc, #24]	@ (8001ac0 <HAL_TIM_Base_MspInit+0x38>)
 8001aa8:	699b      	ldr	r3, [r3, #24]
 8001aaa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr
 8001abc:	40012c00 	.word	0x40012c00
 8001ac0:	40021000 	.word	0x40021000

08001ac4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08c      	sub	sp, #48	@ 0x30
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	f107 031c 	add.w	r3, r7, #28
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ae2:	d14f      	bne.n	8001b84 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ae4:	4b3e      	ldr	r3, [pc, #248]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001ae6:	69db      	ldr	r3, [r3, #28]
 8001ae8:	4a3d      	ldr	r2, [pc, #244]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001aea:	f043 0301 	orr.w	r3, r3, #1
 8001aee:	61d3      	str	r3, [r2, #28]
 8001af0:	4b3b      	ldr	r3, [pc, #236]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001af2:	69db      	ldr	r3, [r3, #28]
 8001af4:	f003 0301 	and.w	r3, r3, #1
 8001af8:	61bb      	str	r3, [r7, #24]
 8001afa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afc:	4b38      	ldr	r3, [pc, #224]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	4a37      	ldr	r2, [pc, #220]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001b02:	f043 0304 	orr.w	r3, r3, #4
 8001b06:	6193      	str	r3, [r2, #24]
 8001b08:	4b35      	ldr	r3, [pc, #212]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b14:	4b32      	ldr	r3, [pc, #200]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	4a31      	ldr	r2, [pc, #196]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001b1a:	f043 0308 	orr.w	r3, r3, #8
 8001b1e:	6193      	str	r3, [r2, #24]
 8001b20:	4b2f      	ldr	r3, [pc, #188]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001b22:	699b      	ldr	r3, [r3, #24]
 8001b24:	f003 0308 	and.w	r3, r3, #8
 8001b28:	613b      	str	r3, [r7, #16]
 8001b2a:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b2c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b32:	2300      	movs	r3, #0
 8001b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3a:	f107 031c 	add.w	r3, r7, #28
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4828      	ldr	r0, [pc, #160]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0x120>)
 8001b42:	f000 fe3b 	bl	80027bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b46:	2308      	movs	r3, #8
 8001b48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b52:	f107 031c 	add.w	r3, r7, #28
 8001b56:	4619      	mov	r1, r3
 8001b58:	4823      	ldr	r0, [pc, #140]	@ (8001be8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001b5a:	f000 fe2f 	bl	80027bc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001b5e:	4b23      	ldr	r3, [pc, #140]	@ (8001bec <HAL_TIM_Encoder_MspInit+0x128>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b6e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b7c:	4a1b      	ldr	r2, [pc, #108]	@ (8001bec <HAL_TIM_Encoder_MspInit+0x128>)
 8001b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001b82:	e028      	b.n	8001bd6 <HAL_TIM_Encoder_MspInit+0x112>
  else if(tim_encoderHandle->Instance==TIM3)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a19      	ldr	r2, [pc, #100]	@ (8001bf0 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d123      	bne.n	8001bd6 <HAL_TIM_Encoder_MspInit+0x112>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b8e:	4b14      	ldr	r3, [pc, #80]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	4a13      	ldr	r2, [pc, #76]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001b94:	f043 0302 	orr.w	r3, r3, #2
 8001b98:	61d3      	str	r3, [r2, #28]
 8001b9a:	4b11      	ldr	r3, [pc, #68]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	4a0d      	ldr	r2, [pc, #52]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001bac:	f043 0304 	orr.w	r3, r3, #4
 8001bb0:	6193      	str	r3, [r2, #24]
 8001bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001be0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001bb4:	699b      	ldr	r3, [r3, #24]
 8001bb6:	f003 0304 	and.w	r3, r3, #4
 8001bba:	60bb      	str	r3, [r7, #8]
 8001bbc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bbe:	23c0      	movs	r3, #192	@ 0xc0
 8001bc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bca:	f107 031c 	add.w	r3, r7, #28
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4804      	ldr	r0, [pc, #16]	@ (8001be4 <HAL_TIM_Encoder_MspInit+0x120>)
 8001bd2:	f000 fdf3 	bl	80027bc <HAL_GPIO_Init>
}
 8001bd6:	bf00      	nop
 8001bd8:	3730      	adds	r7, #48	@ 0x30
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40021000 	.word	0x40021000
 8001be4:	40010800 	.word	0x40010800
 8001be8:	40010c00 	.word	0x40010c00
 8001bec:	40010000 	.word	0x40010000
 8001bf0:	40000400 	.word	0x40000400

08001bf4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b088      	sub	sp, #32
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 0310 	add.w	r3, r7, #16
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a10      	ldr	r2, [pc, #64]	@ (8001c50 <HAL_TIM_MspPostInit+0x5c>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d118      	bne.n	8001c46 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c14:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <HAL_TIM_MspPostInit+0x60>)
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	4a0e      	ldr	r2, [pc, #56]	@ (8001c54 <HAL_TIM_MspPostInit+0x60>)
 8001c1a:	f043 0304 	orr.w	r3, r3, #4
 8001c1e:	6193      	str	r3, [r2, #24]
 8001c20:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <HAL_TIM_MspPostInit+0x60>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	f003 0304 	and.w	r3, r3, #4
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c2c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c32:	2302      	movs	r3, #2
 8001c34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c36:	2302      	movs	r3, #2
 8001c38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3a:	f107 0310 	add.w	r3, r7, #16
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4805      	ldr	r0, [pc, #20]	@ (8001c58 <HAL_TIM_MspPostInit+0x64>)
 8001c42:	f000 fdbb 	bl	80027bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c46:	bf00      	nop
 8001c48:	3720      	adds	r7, #32
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40012c00 	.word	0x40012c00
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40010800 	.word	0x40010800

08001c5c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c60:	4b11      	ldr	r3, [pc, #68]	@ (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c62:	4a12      	ldr	r2, [pc, #72]	@ (8001cac <MX_USART1_UART_Init+0x50>)
 8001c64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c66:	4b10      	ldr	r3, [pc, #64]	@ (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c80:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c82:	220c      	movs	r2, #12
 8001c84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c86:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c92:	4805      	ldr	r0, [pc, #20]	@ (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c94:	f002 fff3 	bl	8004c7e <HAL_UART_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c9e:	f7ff f852 	bl	8000d46 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000ab4 	.word	0x20000ab4
 8001cac:	40013800 	.word	0x40013800

08001cb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08a      	sub	sp, #40	@ 0x28
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb8:	f107 0314 	add.w	r3, r7, #20
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a22      	ldr	r2, [pc, #136]	@ (8001d54 <HAL_UART_MspInit+0xa4>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d13d      	bne.n	8001d4c <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cd0:	4b21      	ldr	r3, [pc, #132]	@ (8001d58 <HAL_UART_MspInit+0xa8>)
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	4a20      	ldr	r2, [pc, #128]	@ (8001d58 <HAL_UART_MspInit+0xa8>)
 8001cd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cda:	6193      	str	r3, [r2, #24]
 8001cdc:	4b1e      	ldr	r3, [pc, #120]	@ (8001d58 <HAL_UART_MspInit+0xa8>)
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ce4:	613b      	str	r3, [r7, #16]
 8001ce6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d58 <HAL_UART_MspInit+0xa8>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	4a1a      	ldr	r2, [pc, #104]	@ (8001d58 <HAL_UART_MspInit+0xa8>)
 8001cee:	f043 0308 	orr.w	r3, r3, #8
 8001cf2:	6193      	str	r3, [r2, #24]
 8001cf4:	4b18      	ldr	r3, [pc, #96]	@ (8001d58 <HAL_UART_MspInit+0xa8>)
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	f003 0308 	and.w	r3, r3, #8
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d00:	2340      	movs	r3, #64	@ 0x40
 8001d02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d04:	2302      	movs	r3, #2
 8001d06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	4619      	mov	r1, r3
 8001d12:	4812      	ldr	r0, [pc, #72]	@ (8001d5c <HAL_UART_MspInit+0xac>)
 8001d14:	f000 fd52 	bl	80027bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d18:	2380      	movs	r3, #128	@ 0x80
 8001d1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	4619      	mov	r1, r3
 8001d2a:	480c      	ldr	r0, [pc, #48]	@ (8001d5c <HAL_UART_MspInit+0xac>)
 8001d2c:	f000 fd46 	bl	80027bc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001d30:	4b0b      	ldr	r3, [pc, #44]	@ (8001d60 <HAL_UART_MspInit+0xb0>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d38:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001d3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d40:	f043 0304 	orr.w	r3, r3, #4
 8001d44:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d46:	4a06      	ldr	r2, [pc, #24]	@ (8001d60 <HAL_UART_MspInit+0xb0>)
 8001d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001d4c:	bf00      	nop
 8001d4e:	3728      	adds	r7, #40	@ 0x28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40013800 	.word	0x40013800
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	40010c00 	.word	0x40010c00
 8001d60:	40010000 	.word	0x40010000

08001d64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d64:	f7ff fd36 	bl	80017d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d68:	480b      	ldr	r0, [pc, #44]	@ (8001d98 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d6a:	490c      	ldr	r1, [pc, #48]	@ (8001d9c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d6c:	4a0c      	ldr	r2, [pc, #48]	@ (8001da0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d70:	e002      	b.n	8001d78 <LoopCopyDataInit>

08001d72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d76:	3304      	adds	r3, #4

08001d78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d7c:	d3f9      	bcc.n	8001d72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d7e:	4a09      	ldr	r2, [pc, #36]	@ (8001da4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d80:	4c09      	ldr	r4, [pc, #36]	@ (8001da8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d84:	e001      	b.n	8001d8a <LoopFillZerobss>

08001d86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d88:	3204      	adds	r2, #4

08001d8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d8c:	d3fb      	bcc.n	8001d86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d8e:	f003 f885 	bl	8004e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d92:	f7fe ff41 	bl	8000c18 <main>
  bx lr
 8001d96:	4770      	bx	lr
  ldr r0, =_sdata
 8001d98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d9c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001da0:	08005bb8 	.word	0x08005bb8
  ldr r2, =_sbss
 8001da4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001da8:	20000c48 	.word	0x20000c48

08001dac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001dac:	e7fe      	b.n	8001dac <ADC1_2_IRQHandler>
	...

08001db0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001db4:	4b08      	ldr	r3, [pc, #32]	@ (8001dd8 <HAL_Init+0x28>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a07      	ldr	r2, [pc, #28]	@ (8001dd8 <HAL_Init+0x28>)
 8001dba:	f043 0310 	orr.w	r3, r3, #16
 8001dbe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dc0:	2003      	movs	r0, #3
 8001dc2:	f000 fb59 	bl	8002478 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dc6:	200f      	movs	r0, #15
 8001dc8:	f000 f808 	bl	8001ddc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dcc:	f7ff fc64 	bl	8001698 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40022000 	.word	0x40022000

08001ddc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001de4:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <HAL_InitTick+0x54>)
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	4b12      	ldr	r3, [pc, #72]	@ (8001e34 <HAL_InitTick+0x58>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	4619      	mov	r1, r3
 8001dee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001df2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f000 fb71 	bl	80024e2 <HAL_SYSTICK_Config>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e00e      	b.n	8001e28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2b0f      	cmp	r3, #15
 8001e0e:	d80a      	bhi.n	8001e26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e10:	2200      	movs	r2, #0
 8001e12:	6879      	ldr	r1, [r7, #4]
 8001e14:	f04f 30ff 	mov.w	r0, #4294967295
 8001e18:	f000 fb39 	bl	800248e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e1c:	4a06      	ldr	r2, [pc, #24]	@ (8001e38 <HAL_InitTick+0x5c>)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
 8001e24:	e000      	b.n	8001e28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	20000000 	.word	0x20000000
 8001e34:	20000008 	.word	0x20000008
 8001e38:	20000004 	.word	0x20000004

08001e3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e40:	4b05      	ldr	r3, [pc, #20]	@ (8001e58 <HAL_IncTick+0x1c>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	461a      	mov	r2, r3
 8001e46:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <HAL_IncTick+0x20>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	4a03      	ldr	r2, [pc, #12]	@ (8001e5c <HAL_IncTick+0x20>)
 8001e4e:	6013      	str	r3, [r2, #0]
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr
 8001e58:	20000008 	.word	0x20000008
 8001e5c:	20000afc 	.word	0x20000afc

08001e60 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  return uwTick;
 8001e64:	4b02      	ldr	r3, [pc, #8]	@ (8001e70 <HAL_GetTick+0x10>)
 8001e66:	681b      	ldr	r3, [r3, #0]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr
 8001e70:	20000afc 	.word	0x20000afc

08001e74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e7c:	f7ff fff0 	bl	8001e60 <HAL_GetTick>
 8001e80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e8c:	d005      	beq.n	8001e9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb8 <HAL_Delay+0x44>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	461a      	mov	r2, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	4413      	add	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e9a:	bf00      	nop
 8001e9c:	f7ff ffe0 	bl	8001e60 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	68fa      	ldr	r2, [r7, #12]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d8f7      	bhi.n	8001e9c <HAL_Delay+0x28>
  {
  }
}
 8001eac:	bf00      	nop
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20000008 	.word	0x20000008

08001ebc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e0be      	b.n	800205c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d109      	bne.n	8001f00 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f7fe fcb0 	bl	8000860 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f000 f9ab 	bl	800225c <ADC_ConversionStop_Disable>
 8001f06:	4603      	mov	r3, r0
 8001f08:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f0e:	f003 0310 	and.w	r3, r3, #16
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f040 8099 	bne.w	800204a <HAL_ADC_Init+0x18e>
 8001f18:	7dfb      	ldrb	r3, [r7, #23]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f040 8095 	bne.w	800204a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f24:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f28:	f023 0302 	bic.w	r3, r3, #2
 8001f2c:	f043 0202 	orr.w	r2, r3, #2
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f3c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	7b1b      	ldrb	r3, [r3, #12]
 8001f42:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f44:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f46:	68ba      	ldr	r2, [r7, #8]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f54:	d003      	beq.n	8001f5e <HAL_ADC_Init+0xa2>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d102      	bne.n	8001f64 <HAL_ADC_Init+0xa8>
 8001f5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f62:	e000      	b.n	8001f66 <HAL_ADC_Init+0xaa>
 8001f64:	2300      	movs	r3, #0
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	7d1b      	ldrb	r3, [r3, #20]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d119      	bne.n	8001fa8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	7b1b      	ldrb	r3, [r3, #12]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d109      	bne.n	8001f90 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	3b01      	subs	r3, #1
 8001f82:	035a      	lsls	r2, r3, #13
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f8c:	613b      	str	r3, [r7, #16]
 8001f8e:	e00b      	b.n	8001fa8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f94:	f043 0220 	orr.w	r2, r3, #32
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa0:	f043 0201 	orr.w	r2, r3, #1
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689a      	ldr	r2, [r3, #8]
 8001fc2:	4b28      	ldr	r3, [pc, #160]	@ (8002064 <HAL_ADC_Init+0x1a8>)
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	6812      	ldr	r2, [r2, #0]
 8001fca:	68b9      	ldr	r1, [r7, #8]
 8001fcc:	430b      	orrs	r3, r1
 8001fce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fd8:	d003      	beq.n	8001fe2 <HAL_ADC_Init+0x126>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d104      	bne.n	8001fec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	051b      	lsls	r3, r3, #20
 8001fea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	689a      	ldr	r2, [r3, #8]
 8002006:	4b18      	ldr	r3, [pc, #96]	@ (8002068 <HAL_ADC_Init+0x1ac>)
 8002008:	4013      	ands	r3, r2
 800200a:	68ba      	ldr	r2, [r7, #8]
 800200c:	429a      	cmp	r2, r3
 800200e:	d10b      	bne.n	8002028 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800201a:	f023 0303 	bic.w	r3, r3, #3
 800201e:	f043 0201 	orr.w	r2, r3, #1
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002026:	e018      	b.n	800205a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800202c:	f023 0312 	bic.w	r3, r3, #18
 8002030:	f043 0210 	orr.w	r2, r3, #16
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203c:	f043 0201 	orr.w	r2, r3, #1
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002048:	e007      	b.n	800205a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800204e:	f043 0210 	orr.w	r2, r3, #16
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800205a:	7dfb      	ldrb	r3, [r7, #23]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3718      	adds	r7, #24
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	ffe1f7fd 	.word	0xffe1f7fd
 8002068:	ff1f0efe 	.word	0xff1f0efe

0800206c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002076:	2300      	movs	r3, #0
 8002078:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800207a:	2300      	movs	r3, #0
 800207c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002084:	2b01      	cmp	r3, #1
 8002086:	d101      	bne.n	800208c <HAL_ADC_ConfigChannel+0x20>
 8002088:	2302      	movs	r3, #2
 800208a:	e0dc      	b.n	8002246 <HAL_ADC_ConfigChannel+0x1da>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2201      	movs	r2, #1
 8002090:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	2b06      	cmp	r3, #6
 800209a:	d81c      	bhi.n	80020d6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	4613      	mov	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	3b05      	subs	r3, #5
 80020ae:	221f      	movs	r2, #31
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	43db      	mvns	r3, r3
 80020b6:	4019      	ands	r1, r3
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	6818      	ldr	r0, [r3, #0]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	4613      	mov	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	4413      	add	r3, r2
 80020c6:	3b05      	subs	r3, #5
 80020c8:	fa00 f203 	lsl.w	r2, r0, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80020d4:	e03c      	b.n	8002150 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b0c      	cmp	r3, #12
 80020dc:	d81c      	bhi.n	8002118 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685a      	ldr	r2, [r3, #4]
 80020e8:	4613      	mov	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	3b23      	subs	r3, #35	@ 0x23
 80020f0:	221f      	movs	r2, #31
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	43db      	mvns	r3, r3
 80020f8:	4019      	ands	r1, r3
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	6818      	ldr	r0, [r3, #0]
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685a      	ldr	r2, [r3, #4]
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	3b23      	subs	r3, #35	@ 0x23
 800210a:	fa00 f203 	lsl.w	r2, r0, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	631a      	str	r2, [r3, #48]	@ 0x30
 8002116:	e01b      	b.n	8002150 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685a      	ldr	r2, [r3, #4]
 8002122:	4613      	mov	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4413      	add	r3, r2
 8002128:	3b41      	subs	r3, #65	@ 0x41
 800212a:	221f      	movs	r2, #31
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	43db      	mvns	r3, r3
 8002132:	4019      	ands	r1, r3
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	6818      	ldr	r0, [r3, #0]
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685a      	ldr	r2, [r3, #4]
 800213c:	4613      	mov	r3, r2
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	4413      	add	r3, r2
 8002142:	3b41      	subs	r3, #65	@ 0x41
 8002144:	fa00 f203 	lsl.w	r2, r0, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	430a      	orrs	r2, r1
 800214e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2b09      	cmp	r3, #9
 8002156:	d91c      	bls.n	8002192 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68d9      	ldr	r1, [r3, #12]
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	4613      	mov	r3, r2
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	4413      	add	r3, r2
 8002168:	3b1e      	subs	r3, #30
 800216a:	2207      	movs	r2, #7
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43db      	mvns	r3, r3
 8002172:	4019      	ands	r1, r3
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	6898      	ldr	r0, [r3, #8]
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4613      	mov	r3, r2
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	4413      	add	r3, r2
 8002182:	3b1e      	subs	r3, #30
 8002184:	fa00 f203 	lsl.w	r2, r0, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	430a      	orrs	r2, r1
 800218e:	60da      	str	r2, [r3, #12]
 8002190:	e019      	b.n	80021c6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6919      	ldr	r1, [r3, #16]
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	4613      	mov	r3, r2
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	4413      	add	r3, r2
 80021a2:	2207      	movs	r2, #7
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	43db      	mvns	r3, r3
 80021aa:	4019      	ands	r1, r3
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	6898      	ldr	r0, [r3, #8]
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	4613      	mov	r3, r2
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	4413      	add	r3, r2
 80021ba:	fa00 f203 	lsl.w	r2, r0, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	430a      	orrs	r2, r1
 80021c4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2b10      	cmp	r3, #16
 80021cc:	d003      	beq.n	80021d6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80021d2:	2b11      	cmp	r3, #17
 80021d4:	d132      	bne.n	800223c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a1d      	ldr	r2, [pc, #116]	@ (8002250 <HAL_ADC_ConfigChannel+0x1e4>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d125      	bne.n	800222c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d126      	bne.n	800223c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80021fc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2b10      	cmp	r3, #16
 8002204:	d11a      	bne.n	800223c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002206:	4b13      	ldr	r3, [pc, #76]	@ (8002254 <HAL_ADC_ConfigChannel+0x1e8>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a13      	ldr	r2, [pc, #76]	@ (8002258 <HAL_ADC_ConfigChannel+0x1ec>)
 800220c:	fba2 2303 	umull	r2, r3, r2, r3
 8002210:	0c9a      	lsrs	r2, r3, #18
 8002212:	4613      	mov	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800221c:	e002      	b.n	8002224 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	3b01      	subs	r3, #1
 8002222:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f9      	bne.n	800221e <HAL_ADC_ConfigChannel+0x1b2>
 800222a:	e007      	b.n	800223c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002230:	f043 0220 	orr.w	r2, r3, #32
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002244:	7bfb      	ldrb	r3, [r7, #15]
}
 8002246:	4618      	mov	r0, r3
 8002248:	3714      	adds	r7, #20
 800224a:	46bd      	mov	sp, r7
 800224c:	bc80      	pop	{r7}
 800224e:	4770      	bx	lr
 8002250:	40012400 	.word	0x40012400
 8002254:	20000000 	.word	0x20000000
 8002258:	431bde83 	.word	0x431bde83

0800225c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002264:	2300      	movs	r3, #0
 8002266:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f003 0301 	and.w	r3, r3, #1
 8002272:	2b01      	cmp	r3, #1
 8002274:	d12e      	bne.n	80022d4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0201 	bic.w	r2, r2, #1
 8002284:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002286:	f7ff fdeb 	bl	8001e60 <HAL_GetTick>
 800228a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800228c:	e01b      	b.n	80022c6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800228e:	f7ff fde7 	bl	8001e60 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d914      	bls.n	80022c6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d10d      	bne.n	80022c6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ae:	f043 0210 	orr.w	r2, r3, #16
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ba:	f043 0201 	orr.w	r2, r3, #1
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e007      	b.n	80022d6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d0dc      	beq.n	800228e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
	...

080022e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f003 0307 	and.w	r3, r3, #7
 80022ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002324 <__NVIC_SetPriorityGrouping+0x44>)
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022fc:	4013      	ands	r3, r2
 80022fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002308:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800230c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002310:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002312:	4a04      	ldr	r2, [pc, #16]	@ (8002324 <__NVIC_SetPriorityGrouping+0x44>)
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	60d3      	str	r3, [r2, #12]
}
 8002318:	bf00      	nop
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800232c:	4b04      	ldr	r3, [pc, #16]	@ (8002340 <__NVIC_GetPriorityGrouping+0x18>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	0a1b      	lsrs	r3, r3, #8
 8002332:	f003 0307 	and.w	r3, r3, #7
}
 8002336:	4618      	mov	r0, r3
 8002338:	46bd      	mov	sp, r7
 800233a:	bc80      	pop	{r7}
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	e000ed00 	.word	0xe000ed00

08002344 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800234e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002352:	2b00      	cmp	r3, #0
 8002354:	db0b      	blt.n	800236e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	f003 021f 	and.w	r2, r3, #31
 800235c:	4906      	ldr	r1, [pc, #24]	@ (8002378 <__NVIC_EnableIRQ+0x34>)
 800235e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002362:	095b      	lsrs	r3, r3, #5
 8002364:	2001      	movs	r0, #1
 8002366:	fa00 f202 	lsl.w	r2, r0, r2
 800236a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800236e:	bf00      	nop
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	bc80      	pop	{r7}
 8002376:	4770      	bx	lr
 8002378:	e000e100 	.word	0xe000e100

0800237c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	4603      	mov	r3, r0
 8002384:	6039      	str	r1, [r7, #0]
 8002386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238c:	2b00      	cmp	r3, #0
 800238e:	db0a      	blt.n	80023a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	b2da      	uxtb	r2, r3
 8002394:	490c      	ldr	r1, [pc, #48]	@ (80023c8 <__NVIC_SetPriority+0x4c>)
 8002396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239a:	0112      	lsls	r2, r2, #4
 800239c:	b2d2      	uxtb	r2, r2
 800239e:	440b      	add	r3, r1
 80023a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023a4:	e00a      	b.n	80023bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	b2da      	uxtb	r2, r3
 80023aa:	4908      	ldr	r1, [pc, #32]	@ (80023cc <__NVIC_SetPriority+0x50>)
 80023ac:	79fb      	ldrb	r3, [r7, #7]
 80023ae:	f003 030f 	and.w	r3, r3, #15
 80023b2:	3b04      	subs	r3, #4
 80023b4:	0112      	lsls	r2, r2, #4
 80023b6:	b2d2      	uxtb	r2, r2
 80023b8:	440b      	add	r3, r1
 80023ba:	761a      	strb	r2, [r3, #24]
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	e000e100 	.word	0xe000e100
 80023cc:	e000ed00 	.word	0xe000ed00

080023d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b089      	sub	sp, #36	@ 0x24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	f1c3 0307 	rsb	r3, r3, #7
 80023ea:	2b04      	cmp	r3, #4
 80023ec:	bf28      	it	cs
 80023ee:	2304      	movcs	r3, #4
 80023f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	3304      	adds	r3, #4
 80023f6:	2b06      	cmp	r3, #6
 80023f8:	d902      	bls.n	8002400 <NVIC_EncodePriority+0x30>
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	3b03      	subs	r3, #3
 80023fe:	e000      	b.n	8002402 <NVIC_EncodePriority+0x32>
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002404:	f04f 32ff 	mov.w	r2, #4294967295
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	43da      	mvns	r2, r3
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	401a      	ands	r2, r3
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002418:	f04f 31ff 	mov.w	r1, #4294967295
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	fa01 f303 	lsl.w	r3, r1, r3
 8002422:	43d9      	mvns	r1, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002428:	4313      	orrs	r3, r2
         );
}
 800242a:	4618      	mov	r0, r3
 800242c:	3724      	adds	r7, #36	@ 0x24
 800242e:	46bd      	mov	sp, r7
 8002430:	bc80      	pop	{r7}
 8002432:	4770      	bx	lr

08002434 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3b01      	subs	r3, #1
 8002440:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002444:	d301      	bcc.n	800244a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002446:	2301      	movs	r3, #1
 8002448:	e00f      	b.n	800246a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800244a:	4a0a      	ldr	r2, [pc, #40]	@ (8002474 <SysTick_Config+0x40>)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3b01      	subs	r3, #1
 8002450:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002452:	210f      	movs	r1, #15
 8002454:	f04f 30ff 	mov.w	r0, #4294967295
 8002458:	f7ff ff90 	bl	800237c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800245c:	4b05      	ldr	r3, [pc, #20]	@ (8002474 <SysTick_Config+0x40>)
 800245e:	2200      	movs	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002462:	4b04      	ldr	r3, [pc, #16]	@ (8002474 <SysTick_Config+0x40>)
 8002464:	2207      	movs	r2, #7
 8002466:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	e000e010 	.word	0xe000e010

08002478 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f7ff ff2d 	bl	80022e0 <__NVIC_SetPriorityGrouping>
}
 8002486:	bf00      	nop
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800248e:	b580      	push	{r7, lr}
 8002490:	b086      	sub	sp, #24
 8002492:	af00      	add	r7, sp, #0
 8002494:	4603      	mov	r3, r0
 8002496:	60b9      	str	r1, [r7, #8]
 8002498:	607a      	str	r2, [r7, #4]
 800249a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024a0:	f7ff ff42 	bl	8002328 <__NVIC_GetPriorityGrouping>
 80024a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	6978      	ldr	r0, [r7, #20]
 80024ac:	f7ff ff90 	bl	80023d0 <NVIC_EncodePriority>
 80024b0:	4602      	mov	r2, r0
 80024b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024b6:	4611      	mov	r1, r2
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff ff5f 	bl	800237c <__NVIC_SetPriority>
}
 80024be:	bf00      	nop
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	4603      	mov	r3, r0
 80024ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff35 	bl	8002344 <__NVIC_EnableIRQ>
}
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7ff ffa2 	bl	8002434 <SysTick_Config>
 80024f0:	4603      	mov	r3, r0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002504:	2300      	movs	r3, #0
 8002506:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e043      	b.n	800259a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	461a      	mov	r2, r3
 8002518:	4b22      	ldr	r3, [pc, #136]	@ (80025a4 <HAL_DMA_Init+0xa8>)
 800251a:	4413      	add	r3, r2
 800251c:	4a22      	ldr	r2, [pc, #136]	@ (80025a8 <HAL_DMA_Init+0xac>)
 800251e:	fba2 2303 	umull	r2, r3, r2, r3
 8002522:	091b      	lsrs	r3, r3, #4
 8002524:	009a      	lsls	r2, r3, #2
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a1f      	ldr	r2, [pc, #124]	@ (80025ac <HAL_DMA_Init+0xb0>)
 800252e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2202      	movs	r2, #2
 8002534:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002546:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800254a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002554:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002560:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800256c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	4313      	orrs	r3, r2
 8002578:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr
 80025a4:	bffdfff8 	.word	0xbffdfff8
 80025a8:	cccccccd 	.word	0xcccccccd
 80025ac:	40020000 	.word	0x40020000

080025b0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025cc:	2204      	movs	r2, #4
 80025ce:	409a      	lsls	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	4013      	ands	r3, r2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d04f      	beq.n	8002678 <HAL_DMA_IRQHandler+0xc8>
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	f003 0304 	and.w	r3, r3, #4
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d04a      	beq.n	8002678 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0320 	and.w	r3, r3, #32
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d107      	bne.n	8002600 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 0204 	bic.w	r2, r2, #4
 80025fe:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a66      	ldr	r2, [pc, #408]	@ (80027a0 <HAL_DMA_IRQHandler+0x1f0>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d029      	beq.n	800265e <HAL_DMA_IRQHandler+0xae>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a65      	ldr	r2, [pc, #404]	@ (80027a4 <HAL_DMA_IRQHandler+0x1f4>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d022      	beq.n	800265a <HAL_DMA_IRQHandler+0xaa>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a63      	ldr	r2, [pc, #396]	@ (80027a8 <HAL_DMA_IRQHandler+0x1f8>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d01a      	beq.n	8002654 <HAL_DMA_IRQHandler+0xa4>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a62      	ldr	r2, [pc, #392]	@ (80027ac <HAL_DMA_IRQHandler+0x1fc>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d012      	beq.n	800264e <HAL_DMA_IRQHandler+0x9e>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a60      	ldr	r2, [pc, #384]	@ (80027b0 <HAL_DMA_IRQHandler+0x200>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d00a      	beq.n	8002648 <HAL_DMA_IRQHandler+0x98>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a5f      	ldr	r2, [pc, #380]	@ (80027b4 <HAL_DMA_IRQHandler+0x204>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d102      	bne.n	8002642 <HAL_DMA_IRQHandler+0x92>
 800263c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002640:	e00e      	b.n	8002660 <HAL_DMA_IRQHandler+0xb0>
 8002642:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002646:	e00b      	b.n	8002660 <HAL_DMA_IRQHandler+0xb0>
 8002648:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800264c:	e008      	b.n	8002660 <HAL_DMA_IRQHandler+0xb0>
 800264e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002652:	e005      	b.n	8002660 <HAL_DMA_IRQHandler+0xb0>
 8002654:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002658:	e002      	b.n	8002660 <HAL_DMA_IRQHandler+0xb0>
 800265a:	2340      	movs	r3, #64	@ 0x40
 800265c:	e000      	b.n	8002660 <HAL_DMA_IRQHandler+0xb0>
 800265e:	2304      	movs	r3, #4
 8002660:	4a55      	ldr	r2, [pc, #340]	@ (80027b8 <HAL_DMA_IRQHandler+0x208>)
 8002662:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 8094 	beq.w	8002796 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002676:	e08e      	b.n	8002796 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267c:	2202      	movs	r2, #2
 800267e:	409a      	lsls	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	4013      	ands	r3, r2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d056      	beq.n	8002736 <HAL_DMA_IRQHandler+0x186>
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d051      	beq.n	8002736 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0320 	and.w	r3, r3, #32
 800269c:	2b00      	cmp	r3, #0
 800269e:	d10b      	bne.n	80026b8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 020a 	bic.w	r2, r2, #10
 80026ae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a38      	ldr	r2, [pc, #224]	@ (80027a0 <HAL_DMA_IRQHandler+0x1f0>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d029      	beq.n	8002716 <HAL_DMA_IRQHandler+0x166>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a37      	ldr	r2, [pc, #220]	@ (80027a4 <HAL_DMA_IRQHandler+0x1f4>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d022      	beq.n	8002712 <HAL_DMA_IRQHandler+0x162>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a35      	ldr	r2, [pc, #212]	@ (80027a8 <HAL_DMA_IRQHandler+0x1f8>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d01a      	beq.n	800270c <HAL_DMA_IRQHandler+0x15c>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a34      	ldr	r2, [pc, #208]	@ (80027ac <HAL_DMA_IRQHandler+0x1fc>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d012      	beq.n	8002706 <HAL_DMA_IRQHandler+0x156>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a32      	ldr	r2, [pc, #200]	@ (80027b0 <HAL_DMA_IRQHandler+0x200>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d00a      	beq.n	8002700 <HAL_DMA_IRQHandler+0x150>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a31      	ldr	r2, [pc, #196]	@ (80027b4 <HAL_DMA_IRQHandler+0x204>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d102      	bne.n	80026fa <HAL_DMA_IRQHandler+0x14a>
 80026f4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80026f8:	e00e      	b.n	8002718 <HAL_DMA_IRQHandler+0x168>
 80026fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026fe:	e00b      	b.n	8002718 <HAL_DMA_IRQHandler+0x168>
 8002700:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002704:	e008      	b.n	8002718 <HAL_DMA_IRQHandler+0x168>
 8002706:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800270a:	e005      	b.n	8002718 <HAL_DMA_IRQHandler+0x168>
 800270c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002710:	e002      	b.n	8002718 <HAL_DMA_IRQHandler+0x168>
 8002712:	2320      	movs	r3, #32
 8002714:	e000      	b.n	8002718 <HAL_DMA_IRQHandler+0x168>
 8002716:	2302      	movs	r3, #2
 8002718:	4a27      	ldr	r2, [pc, #156]	@ (80027b8 <HAL_DMA_IRQHandler+0x208>)
 800271a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002728:	2b00      	cmp	r3, #0
 800272a:	d034      	beq.n	8002796 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002734:	e02f      	b.n	8002796 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	2208      	movs	r2, #8
 800273c:	409a      	lsls	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	4013      	ands	r3, r2
 8002742:	2b00      	cmp	r3, #0
 8002744:	d028      	beq.n	8002798 <HAL_DMA_IRQHandler+0x1e8>
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	f003 0308 	and.w	r3, r3, #8
 800274c:	2b00      	cmp	r3, #0
 800274e:	d023      	beq.n	8002798 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 020e 	bic.w	r2, r2, #14
 800275e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002768:	2101      	movs	r1, #1
 800276a:	fa01 f202 	lsl.w	r2, r1, r2
 800276e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2201      	movs	r2, #1
 8002774:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2201      	movs	r2, #1
 800277a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278a:	2b00      	cmp	r3, #0
 800278c:	d004      	beq.n	8002798 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	4798      	blx	r3
    }
  }
  return;
 8002796:	bf00      	nop
 8002798:	bf00      	nop
}
 800279a:	3710      	adds	r7, #16
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40020008 	.word	0x40020008
 80027a4:	4002001c 	.word	0x4002001c
 80027a8:	40020030 	.word	0x40020030
 80027ac:	40020044 	.word	0x40020044
 80027b0:	40020058 	.word	0x40020058
 80027b4:	4002006c 	.word	0x4002006c
 80027b8:	40020000 	.word	0x40020000

080027bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027bc:	b480      	push	{r7}
 80027be:	b08b      	sub	sp, #44	@ 0x2c
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027c6:	2300      	movs	r3, #0
 80027c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80027ca:	2300      	movs	r3, #0
 80027cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027ce:	e169      	b.n	8002aa4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80027d0:	2201      	movs	r2, #1
 80027d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	69fa      	ldr	r2, [r7, #28]
 80027e0:	4013      	ands	r3, r2
 80027e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	f040 8158 	bne.w	8002a9e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	4a9a      	ldr	r2, [pc, #616]	@ (8002a5c <HAL_GPIO_Init+0x2a0>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d05e      	beq.n	80028b6 <HAL_GPIO_Init+0xfa>
 80027f8:	4a98      	ldr	r2, [pc, #608]	@ (8002a5c <HAL_GPIO_Init+0x2a0>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d875      	bhi.n	80028ea <HAL_GPIO_Init+0x12e>
 80027fe:	4a98      	ldr	r2, [pc, #608]	@ (8002a60 <HAL_GPIO_Init+0x2a4>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d058      	beq.n	80028b6 <HAL_GPIO_Init+0xfa>
 8002804:	4a96      	ldr	r2, [pc, #600]	@ (8002a60 <HAL_GPIO_Init+0x2a4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d86f      	bhi.n	80028ea <HAL_GPIO_Init+0x12e>
 800280a:	4a96      	ldr	r2, [pc, #600]	@ (8002a64 <HAL_GPIO_Init+0x2a8>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d052      	beq.n	80028b6 <HAL_GPIO_Init+0xfa>
 8002810:	4a94      	ldr	r2, [pc, #592]	@ (8002a64 <HAL_GPIO_Init+0x2a8>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d869      	bhi.n	80028ea <HAL_GPIO_Init+0x12e>
 8002816:	4a94      	ldr	r2, [pc, #592]	@ (8002a68 <HAL_GPIO_Init+0x2ac>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d04c      	beq.n	80028b6 <HAL_GPIO_Init+0xfa>
 800281c:	4a92      	ldr	r2, [pc, #584]	@ (8002a68 <HAL_GPIO_Init+0x2ac>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d863      	bhi.n	80028ea <HAL_GPIO_Init+0x12e>
 8002822:	4a92      	ldr	r2, [pc, #584]	@ (8002a6c <HAL_GPIO_Init+0x2b0>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d046      	beq.n	80028b6 <HAL_GPIO_Init+0xfa>
 8002828:	4a90      	ldr	r2, [pc, #576]	@ (8002a6c <HAL_GPIO_Init+0x2b0>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d85d      	bhi.n	80028ea <HAL_GPIO_Init+0x12e>
 800282e:	2b12      	cmp	r3, #18
 8002830:	d82a      	bhi.n	8002888 <HAL_GPIO_Init+0xcc>
 8002832:	2b12      	cmp	r3, #18
 8002834:	d859      	bhi.n	80028ea <HAL_GPIO_Init+0x12e>
 8002836:	a201      	add	r2, pc, #4	@ (adr r2, 800283c <HAL_GPIO_Init+0x80>)
 8002838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800283c:	080028b7 	.word	0x080028b7
 8002840:	08002891 	.word	0x08002891
 8002844:	080028a3 	.word	0x080028a3
 8002848:	080028e5 	.word	0x080028e5
 800284c:	080028eb 	.word	0x080028eb
 8002850:	080028eb 	.word	0x080028eb
 8002854:	080028eb 	.word	0x080028eb
 8002858:	080028eb 	.word	0x080028eb
 800285c:	080028eb 	.word	0x080028eb
 8002860:	080028eb 	.word	0x080028eb
 8002864:	080028eb 	.word	0x080028eb
 8002868:	080028eb 	.word	0x080028eb
 800286c:	080028eb 	.word	0x080028eb
 8002870:	080028eb 	.word	0x080028eb
 8002874:	080028eb 	.word	0x080028eb
 8002878:	080028eb 	.word	0x080028eb
 800287c:	080028eb 	.word	0x080028eb
 8002880:	08002899 	.word	0x08002899
 8002884:	080028ad 	.word	0x080028ad
 8002888:	4a79      	ldr	r2, [pc, #484]	@ (8002a70 <HAL_GPIO_Init+0x2b4>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d013      	beq.n	80028b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800288e:	e02c      	b.n	80028ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	623b      	str	r3, [r7, #32]
          break;
 8002896:	e029      	b.n	80028ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	3304      	adds	r3, #4
 800289e:	623b      	str	r3, [r7, #32]
          break;
 80028a0:	e024      	b.n	80028ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	3308      	adds	r3, #8
 80028a8:	623b      	str	r3, [r7, #32]
          break;
 80028aa:	e01f      	b.n	80028ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	330c      	adds	r3, #12
 80028b2:	623b      	str	r3, [r7, #32]
          break;
 80028b4:	e01a      	b.n	80028ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d102      	bne.n	80028c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028be:	2304      	movs	r3, #4
 80028c0:	623b      	str	r3, [r7, #32]
          break;
 80028c2:	e013      	b.n	80028ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d105      	bne.n	80028d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028cc:	2308      	movs	r3, #8
 80028ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	69fa      	ldr	r2, [r7, #28]
 80028d4:	611a      	str	r2, [r3, #16]
          break;
 80028d6:	e009      	b.n	80028ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028d8:	2308      	movs	r3, #8
 80028da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	69fa      	ldr	r2, [r7, #28]
 80028e0:	615a      	str	r2, [r3, #20]
          break;
 80028e2:	e003      	b.n	80028ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028e4:	2300      	movs	r3, #0
 80028e6:	623b      	str	r3, [r7, #32]
          break;
 80028e8:	e000      	b.n	80028ec <HAL_GPIO_Init+0x130>
          break;
 80028ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	2bff      	cmp	r3, #255	@ 0xff
 80028f0:	d801      	bhi.n	80028f6 <HAL_GPIO_Init+0x13a>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	e001      	b.n	80028fa <HAL_GPIO_Init+0x13e>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	3304      	adds	r3, #4
 80028fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	2bff      	cmp	r3, #255	@ 0xff
 8002900:	d802      	bhi.n	8002908 <HAL_GPIO_Init+0x14c>
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	e002      	b.n	800290e <HAL_GPIO_Init+0x152>
 8002908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290a:	3b08      	subs	r3, #8
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	210f      	movs	r1, #15
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	fa01 f303 	lsl.w	r3, r1, r3
 800291c:	43db      	mvns	r3, r3
 800291e:	401a      	ands	r2, r3
 8002920:	6a39      	ldr	r1, [r7, #32]
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	fa01 f303 	lsl.w	r3, r1, r3
 8002928:	431a      	orrs	r2, r3
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	f000 80b1 	beq.w	8002a9e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800293c:	4b4d      	ldr	r3, [pc, #308]	@ (8002a74 <HAL_GPIO_Init+0x2b8>)
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	4a4c      	ldr	r2, [pc, #304]	@ (8002a74 <HAL_GPIO_Init+0x2b8>)
 8002942:	f043 0301 	orr.w	r3, r3, #1
 8002946:	6193      	str	r3, [r2, #24]
 8002948:	4b4a      	ldr	r3, [pc, #296]	@ (8002a74 <HAL_GPIO_Init+0x2b8>)
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	60bb      	str	r3, [r7, #8]
 8002952:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002954:	4a48      	ldr	r2, [pc, #288]	@ (8002a78 <HAL_GPIO_Init+0x2bc>)
 8002956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002958:	089b      	lsrs	r3, r3, #2
 800295a:	3302      	adds	r3, #2
 800295c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002960:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002964:	f003 0303 	and.w	r3, r3, #3
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	220f      	movs	r2, #15
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	43db      	mvns	r3, r3
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	4013      	ands	r3, r2
 8002976:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4a40      	ldr	r2, [pc, #256]	@ (8002a7c <HAL_GPIO_Init+0x2c0>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d013      	beq.n	80029a8 <HAL_GPIO_Init+0x1ec>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4a3f      	ldr	r2, [pc, #252]	@ (8002a80 <HAL_GPIO_Init+0x2c4>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d00d      	beq.n	80029a4 <HAL_GPIO_Init+0x1e8>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4a3e      	ldr	r2, [pc, #248]	@ (8002a84 <HAL_GPIO_Init+0x2c8>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d007      	beq.n	80029a0 <HAL_GPIO_Init+0x1e4>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4a3d      	ldr	r2, [pc, #244]	@ (8002a88 <HAL_GPIO_Init+0x2cc>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d101      	bne.n	800299c <HAL_GPIO_Init+0x1e0>
 8002998:	2303      	movs	r3, #3
 800299a:	e006      	b.n	80029aa <HAL_GPIO_Init+0x1ee>
 800299c:	2304      	movs	r3, #4
 800299e:	e004      	b.n	80029aa <HAL_GPIO_Init+0x1ee>
 80029a0:	2302      	movs	r3, #2
 80029a2:	e002      	b.n	80029aa <HAL_GPIO_Init+0x1ee>
 80029a4:	2301      	movs	r3, #1
 80029a6:	e000      	b.n	80029aa <HAL_GPIO_Init+0x1ee>
 80029a8:	2300      	movs	r3, #0
 80029aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029ac:	f002 0203 	and.w	r2, r2, #3
 80029b0:	0092      	lsls	r2, r2, #2
 80029b2:	4093      	lsls	r3, r2
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029ba:	492f      	ldr	r1, [pc, #188]	@ (8002a78 <HAL_GPIO_Init+0x2bc>)
 80029bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029be:	089b      	lsrs	r3, r3, #2
 80029c0:	3302      	adds	r3, #2
 80029c2:	68fa      	ldr	r2, [r7, #12]
 80029c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d006      	beq.n	80029e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029d4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 80029d6:	689a      	ldr	r2, [r3, #8]
 80029d8:	492c      	ldr	r1, [pc, #176]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	4313      	orrs	r3, r2
 80029de:	608b      	str	r3, [r1, #8]
 80029e0:	e006      	b.n	80029f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029e2:	4b2a      	ldr	r3, [pc, #168]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 80029e4:	689a      	ldr	r2, [r3, #8]
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	43db      	mvns	r3, r3
 80029ea:	4928      	ldr	r1, [pc, #160]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 80029ec:	4013      	ands	r3, r2
 80029ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d006      	beq.n	8002a0a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029fc:	4b23      	ldr	r3, [pc, #140]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 80029fe:	68da      	ldr	r2, [r3, #12]
 8002a00:	4922      	ldr	r1, [pc, #136]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	60cb      	str	r3, [r1, #12]
 8002a08:	e006      	b.n	8002a18 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a0a:	4b20      	ldr	r3, [pc, #128]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	43db      	mvns	r3, r3
 8002a12:	491e      	ldr	r1, [pc, #120]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 8002a14:	4013      	ands	r3, r2
 8002a16:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d006      	beq.n	8002a32 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a24:	4b19      	ldr	r3, [pc, #100]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 8002a26:	685a      	ldr	r2, [r3, #4]
 8002a28:	4918      	ldr	r1, [pc, #96]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	604b      	str	r3, [r1, #4]
 8002a30:	e006      	b.n	8002a40 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a32:	4b16      	ldr	r3, [pc, #88]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 8002a34:	685a      	ldr	r2, [r3, #4]
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	4914      	ldr	r1, [pc, #80]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d021      	beq.n	8002a90 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	490e      	ldr	r1, [pc, #56]	@ (8002a8c <HAL_GPIO_Init+0x2d0>)
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	600b      	str	r3, [r1, #0]
 8002a58:	e021      	b.n	8002a9e <HAL_GPIO_Init+0x2e2>
 8002a5a:	bf00      	nop
 8002a5c:	10320000 	.word	0x10320000
 8002a60:	10310000 	.word	0x10310000
 8002a64:	10220000 	.word	0x10220000
 8002a68:	10210000 	.word	0x10210000
 8002a6c:	10120000 	.word	0x10120000
 8002a70:	10110000 	.word	0x10110000
 8002a74:	40021000 	.word	0x40021000
 8002a78:	40010000 	.word	0x40010000
 8002a7c:	40010800 	.word	0x40010800
 8002a80:	40010c00 	.word	0x40010c00
 8002a84:	40011000 	.word	0x40011000
 8002a88:	40011400 	.word	0x40011400
 8002a8c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a90:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac0 <HAL_GPIO_Init+0x304>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	43db      	mvns	r3, r3
 8002a98:	4909      	ldr	r1, [pc, #36]	@ (8002ac0 <HAL_GPIO_Init+0x304>)
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f47f ae8e 	bne.w	80027d0 <HAL_GPIO_Init+0x14>
  }
}
 8002ab4:	bf00      	nop
 8002ab6:	bf00      	nop
 8002ab8:	372c      	adds	r7, #44	@ 0x2c
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr
 8002ac0:	40010400 	.word	0x40010400

08002ac4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	460b      	mov	r3, r1
 8002ace:	807b      	strh	r3, [r7, #2]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ad4:	787b      	ldrb	r3, [r7, #1]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ada:	887a      	ldrh	r2, [r7, #2]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ae0:	e003      	b.n	8002aea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ae2:	887b      	ldrh	r3, [r7, #2]
 8002ae4:	041a      	lsls	r2, r3, #16
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	611a      	str	r2, [r3, #16]
}
 8002aea:	bf00      	nop
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bc80      	pop	{r7}
 8002af2:	4770      	bx	lr

08002af4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e12b      	b.n	8002d5e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d106      	bne.n	8002b20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f7fe f800 	bl	8000b20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2224      	movs	r2, #36	@ 0x24
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0201 	bic.w	r2, r2, #1
 8002b36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b58:	f001 f832 	bl	8003bc0 <HAL_RCC_GetPCLK1Freq>
 8002b5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	4a81      	ldr	r2, [pc, #516]	@ (8002d68 <HAL_I2C_Init+0x274>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d807      	bhi.n	8002b78 <HAL_I2C_Init+0x84>
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4a80      	ldr	r2, [pc, #512]	@ (8002d6c <HAL_I2C_Init+0x278>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	bf94      	ite	ls
 8002b70:	2301      	movls	r3, #1
 8002b72:	2300      	movhi	r3, #0
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	e006      	b.n	8002b86 <HAL_I2C_Init+0x92>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	4a7d      	ldr	r2, [pc, #500]	@ (8002d70 <HAL_I2C_Init+0x27c>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	bf94      	ite	ls
 8002b80:	2301      	movls	r3, #1
 8002b82:	2300      	movhi	r3, #0
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e0e7      	b.n	8002d5e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	4a78      	ldr	r2, [pc, #480]	@ (8002d74 <HAL_I2C_Init+0x280>)
 8002b92:	fba2 2303 	umull	r2, r3, r2, r3
 8002b96:	0c9b      	lsrs	r3, r3, #18
 8002b98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	68ba      	ldr	r2, [r7, #8]
 8002baa:	430a      	orrs	r2, r1
 8002bac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	4a6a      	ldr	r2, [pc, #424]	@ (8002d68 <HAL_I2C_Init+0x274>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d802      	bhi.n	8002bc8 <HAL_I2C_Init+0xd4>
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	e009      	b.n	8002bdc <HAL_I2C_Init+0xe8>
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002bce:	fb02 f303 	mul.w	r3, r2, r3
 8002bd2:	4a69      	ldr	r2, [pc, #420]	@ (8002d78 <HAL_I2C_Init+0x284>)
 8002bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd8:	099b      	lsrs	r3, r3, #6
 8002bda:	3301      	adds	r3, #1
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	6812      	ldr	r2, [r2, #0]
 8002be0:	430b      	orrs	r3, r1
 8002be2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002bee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	495c      	ldr	r1, [pc, #368]	@ (8002d68 <HAL_I2C_Init+0x274>)
 8002bf8:	428b      	cmp	r3, r1
 8002bfa:	d819      	bhi.n	8002c30 <HAL_I2C_Init+0x13c>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	1e59      	subs	r1, r3, #1
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c0a:	1c59      	adds	r1, r3, #1
 8002c0c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c10:	400b      	ands	r3, r1
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00a      	beq.n	8002c2c <HAL_I2C_Init+0x138>
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	1e59      	subs	r1, r3, #1
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c24:	3301      	adds	r3, #1
 8002c26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c2a:	e051      	b.n	8002cd0 <HAL_I2C_Init+0x1dc>
 8002c2c:	2304      	movs	r3, #4
 8002c2e:	e04f      	b.n	8002cd0 <HAL_I2C_Init+0x1dc>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d111      	bne.n	8002c5c <HAL_I2C_Init+0x168>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	1e58      	subs	r0, r3, #1
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6859      	ldr	r1, [r3, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	440b      	add	r3, r1
 8002c46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	bf0c      	ite	eq
 8002c54:	2301      	moveq	r3, #1
 8002c56:	2300      	movne	r3, #0
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	e012      	b.n	8002c82 <HAL_I2C_Init+0x18e>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	1e58      	subs	r0, r3, #1
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6859      	ldr	r1, [r3, #4]
 8002c64:	460b      	mov	r3, r1
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	440b      	add	r3, r1
 8002c6a:	0099      	lsls	r1, r3, #2
 8002c6c:	440b      	add	r3, r1
 8002c6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c72:	3301      	adds	r3, #1
 8002c74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	bf0c      	ite	eq
 8002c7c:	2301      	moveq	r3, #1
 8002c7e:	2300      	movne	r3, #0
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <HAL_I2C_Init+0x196>
 8002c86:	2301      	movs	r3, #1
 8002c88:	e022      	b.n	8002cd0 <HAL_I2C_Init+0x1dc>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10e      	bne.n	8002cb0 <HAL_I2C_Init+0x1bc>
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	1e58      	subs	r0, r3, #1
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6859      	ldr	r1, [r3, #4]
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	440b      	add	r3, r1
 8002ca0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002caa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cae:	e00f      	b.n	8002cd0 <HAL_I2C_Init+0x1dc>
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	1e58      	subs	r0, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6859      	ldr	r1, [r3, #4]
 8002cb8:	460b      	mov	r3, r1
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	0099      	lsls	r1, r3, #2
 8002cc0:	440b      	add	r3, r1
 8002cc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ccc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002cd0:	6879      	ldr	r1, [r7, #4]
 8002cd2:	6809      	ldr	r1, [r1, #0]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	69da      	ldr	r2, [r3, #28]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a1b      	ldr	r3, [r3, #32]
 8002cea:	431a      	orrs	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	430a      	orrs	r2, r1
 8002cf2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002cfe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6911      	ldr	r1, [r2, #16]
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	68d2      	ldr	r2, [r2, #12]
 8002d0a:	4311      	orrs	r1, r2
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	6812      	ldr	r2, [r2, #0]
 8002d10:	430b      	orrs	r3, r1
 8002d12:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	695a      	ldr	r2, [r3, #20]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	431a      	orrs	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0201 	orr.w	r2, r2, #1
 8002d3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2220      	movs	r2, #32
 8002d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	000186a0 	.word	0x000186a0
 8002d6c:	001e847f 	.word	0x001e847f
 8002d70:	003d08ff 	.word	0x003d08ff
 8002d74:	431bde83 	.word	0x431bde83
 8002d78:	10624dd3 	.word	0x10624dd3

08002d7c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b088      	sub	sp, #32
 8002d80:	af02      	add	r7, sp, #8
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	607a      	str	r2, [r7, #4]
 8002d86:	461a      	mov	r2, r3
 8002d88:	460b      	mov	r3, r1
 8002d8a:	817b      	strh	r3, [r7, #10]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d90:	f7ff f866 	bl	8001e60 <HAL_GetTick>
 8002d94:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b20      	cmp	r3, #32
 8002da0:	f040 80e0 	bne.w	8002f64 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	2319      	movs	r3, #25
 8002daa:	2201      	movs	r2, #1
 8002dac:	4970      	ldr	r1, [pc, #448]	@ (8002f70 <HAL_I2C_Master_Transmit+0x1f4>)
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f000 f964 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002dba:	2302      	movs	r3, #2
 8002dbc:	e0d3      	b.n	8002f66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d101      	bne.n	8002dcc <HAL_I2C_Master_Transmit+0x50>
 8002dc8:	2302      	movs	r3, #2
 8002dca:	e0cc      	b.n	8002f66 <HAL_I2C_Master_Transmit+0x1ea>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d007      	beq.n	8002df2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f042 0201 	orr.w	r2, r2, #1
 8002df0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e00:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2221      	movs	r2, #33	@ 0x21
 8002e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2210      	movs	r2, #16
 8002e0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	893a      	ldrh	r2, [r7, #8]
 8002e22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e28:	b29a      	uxth	r2, r3
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	4a50      	ldr	r2, [pc, #320]	@ (8002f74 <HAL_I2C_Master_Transmit+0x1f8>)
 8002e32:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e34:	8979      	ldrh	r1, [r7, #10]
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	6a3a      	ldr	r2, [r7, #32]
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	f000 f89c 	bl	8002f78 <I2C_MasterRequestWrite>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e08d      	b.n	8002f66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	613b      	str	r3, [r7, #16]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	613b      	str	r3, [r7, #16]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	613b      	str	r3, [r7, #16]
 8002e5e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002e60:	e066      	b.n	8002f30 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	6a39      	ldr	r1, [r7, #32]
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 fa22 	bl	80032b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00d      	beq.n	8002e8e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e76:	2b04      	cmp	r3, #4
 8002e78:	d107      	bne.n	8002e8a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e88:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e06b      	b.n	8002f66 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e92:	781a      	ldrb	r2, [r3, #0]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9e:	1c5a      	adds	r2, r3, #1
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	f003 0304 	and.w	r3, r3, #4
 8002ec8:	2b04      	cmp	r3, #4
 8002eca:	d11b      	bne.n	8002f04 <HAL_I2C_Master_Transmit+0x188>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d017      	beq.n	8002f04 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed8:	781a      	ldrb	r2, [r3, #0]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee4:	1c5a      	adds	r2, r3, #1
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	3b01      	subs	r3, #1
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efc:	3b01      	subs	r3, #1
 8002efe:	b29a      	uxth	r2, r3
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f04:	697a      	ldr	r2, [r7, #20]
 8002f06:	6a39      	ldr	r1, [r7, #32]
 8002f08:	68f8      	ldr	r0, [r7, #12]
 8002f0a:	f000 fa19 	bl	8003340 <I2C_WaitOnBTFFlagUntilTimeout>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d00d      	beq.n	8002f30 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f18:	2b04      	cmp	r3, #4
 8002f1a:	d107      	bne.n	8002f2c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f2a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e01a      	b.n	8002f66 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d194      	bne.n	8002e62 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f60:	2300      	movs	r3, #0
 8002f62:	e000      	b.n	8002f66 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002f64:	2302      	movs	r3, #2
  }
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3718      	adds	r7, #24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	00100002 	.word	0x00100002
 8002f74:	ffff0000 	.word	0xffff0000

08002f78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b088      	sub	sp, #32
 8002f7c:	af02      	add	r7, sp, #8
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	607a      	str	r2, [r7, #4]
 8002f82:	603b      	str	r3, [r7, #0]
 8002f84:	460b      	mov	r3, r1
 8002f86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	2b08      	cmp	r3, #8
 8002f92:	d006      	beq.n	8002fa2 <I2C_MasterRequestWrite+0x2a>
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d003      	beq.n	8002fa2 <I2C_MasterRequestWrite+0x2a>
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002fa0:	d108      	bne.n	8002fb4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	e00b      	b.n	8002fcc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb8:	2b12      	cmp	r3, #18
 8002fba:	d107      	bne.n	8002fcc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002fd8:	68f8      	ldr	r0, [r7, #12]
 8002fda:	f000 f84f 	bl	800307c <I2C_WaitOnFlagUntilTimeout>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d00d      	beq.n	8003000 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ff2:	d103      	bne.n	8002ffc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ffa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e035      	b.n	800306c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	691b      	ldr	r3, [r3, #16]
 8003004:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003008:	d108      	bne.n	800301c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800300a:	897b      	ldrh	r3, [r7, #10]
 800300c:	b2db      	uxtb	r3, r3
 800300e:	461a      	mov	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003018:	611a      	str	r2, [r3, #16]
 800301a:	e01b      	b.n	8003054 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800301c:	897b      	ldrh	r3, [r7, #10]
 800301e:	11db      	asrs	r3, r3, #7
 8003020:	b2db      	uxtb	r3, r3
 8003022:	f003 0306 	and.w	r3, r3, #6
 8003026:	b2db      	uxtb	r3, r3
 8003028:	f063 030f 	orn	r3, r3, #15
 800302c:	b2da      	uxtb	r2, r3
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	490e      	ldr	r1, [pc, #56]	@ (8003074 <I2C_MasterRequestWrite+0xfc>)
 800303a:	68f8      	ldr	r0, [r7, #12]
 800303c:	f000 f898 	bl	8003170 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e010      	b.n	800306c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800304a:	897b      	ldrh	r3, [r7, #10]
 800304c:	b2da      	uxtb	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	4907      	ldr	r1, [pc, #28]	@ (8003078 <I2C_MasterRequestWrite+0x100>)
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 f888 	bl	8003170 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e000      	b.n	800306c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800306a:	2300      	movs	r3, #0
}
 800306c:	4618      	mov	r0, r3
 800306e:	3718      	adds	r7, #24
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	00010008 	.word	0x00010008
 8003078:	00010002 	.word	0x00010002

0800307c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	603b      	str	r3, [r7, #0]
 8003088:	4613      	mov	r3, r2
 800308a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800308c:	e048      	b.n	8003120 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003094:	d044      	beq.n	8003120 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003096:	f7fe fee3 	bl	8001e60 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	683a      	ldr	r2, [r7, #0]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d302      	bcc.n	80030ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d139      	bne.n	8003120 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	0c1b      	lsrs	r3, r3, #16
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d10d      	bne.n	80030d2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	43da      	mvns	r2, r3
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	4013      	ands	r3, r2
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	bf0c      	ite	eq
 80030c8:	2301      	moveq	r3, #1
 80030ca:	2300      	movne	r3, #0
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	461a      	mov	r2, r3
 80030d0:	e00c      	b.n	80030ec <I2C_WaitOnFlagUntilTimeout+0x70>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	43da      	mvns	r2, r3
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	4013      	ands	r3, r2
 80030de:	b29b      	uxth	r3, r3
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	bf0c      	ite	eq
 80030e4:	2301      	moveq	r3, #1
 80030e6:	2300      	movne	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	461a      	mov	r2, r3
 80030ec:	79fb      	ldrb	r3, [r7, #7]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d116      	bne.n	8003120 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2220      	movs	r2, #32
 80030fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310c:	f043 0220 	orr.w	r2, r3, #32
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e023      	b.n	8003168 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	0c1b      	lsrs	r3, r3, #16
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b01      	cmp	r3, #1
 8003128:	d10d      	bne.n	8003146 <I2C_WaitOnFlagUntilTimeout+0xca>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	43da      	mvns	r2, r3
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	4013      	ands	r3, r2
 8003136:	b29b      	uxth	r3, r3
 8003138:	2b00      	cmp	r3, #0
 800313a:	bf0c      	ite	eq
 800313c:	2301      	moveq	r3, #1
 800313e:	2300      	movne	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	461a      	mov	r2, r3
 8003144:	e00c      	b.n	8003160 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	43da      	mvns	r2, r3
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	4013      	ands	r3, r2
 8003152:	b29b      	uxth	r3, r3
 8003154:	2b00      	cmp	r3, #0
 8003156:	bf0c      	ite	eq
 8003158:	2301      	moveq	r3, #1
 800315a:	2300      	movne	r3, #0
 800315c:	b2db      	uxtb	r3, r3
 800315e:	461a      	mov	r2, r3
 8003160:	79fb      	ldrb	r3, [r7, #7]
 8003162:	429a      	cmp	r2, r3
 8003164:	d093      	beq.n	800308e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003166:	2300      	movs	r3, #0
}
 8003168:	4618      	mov	r0, r3
 800316a:	3710      	adds	r7, #16
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
 800317c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800317e:	e071      	b.n	8003264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800318e:	d123      	bne.n	80031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800319e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2220      	movs	r2, #32
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c4:	f043 0204 	orr.w	r2, r3, #4
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e067      	b.n	80032a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031de:	d041      	beq.n	8003264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031e0:	f7fe fe3e 	bl	8001e60 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d302      	bcc.n	80031f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d136      	bne.n	8003264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	0c1b      	lsrs	r3, r3, #16
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d10c      	bne.n	800321a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	695b      	ldr	r3, [r3, #20]
 8003206:	43da      	mvns	r2, r3
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	4013      	ands	r3, r2
 800320c:	b29b      	uxth	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	bf14      	ite	ne
 8003212:	2301      	movne	r3, #1
 8003214:	2300      	moveq	r3, #0
 8003216:	b2db      	uxtb	r3, r3
 8003218:	e00b      	b.n	8003232 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	43da      	mvns	r2, r3
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	4013      	ands	r3, r2
 8003226:	b29b      	uxth	r3, r3
 8003228:	2b00      	cmp	r3, #0
 800322a:	bf14      	ite	ne
 800322c:	2301      	movne	r3, #1
 800322e:	2300      	moveq	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d016      	beq.n	8003264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2200      	movs	r2, #0
 800323a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2220      	movs	r2, #32
 8003240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003250:	f043 0220 	orr.w	r2, r3, #32
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e021      	b.n	80032a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	0c1b      	lsrs	r3, r3, #16
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b01      	cmp	r3, #1
 800326c:	d10c      	bne.n	8003288 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	695b      	ldr	r3, [r3, #20]
 8003274:	43da      	mvns	r2, r3
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	4013      	ands	r3, r2
 800327a:	b29b      	uxth	r3, r3
 800327c:	2b00      	cmp	r3, #0
 800327e:	bf14      	ite	ne
 8003280:	2301      	movne	r3, #1
 8003282:	2300      	moveq	r3, #0
 8003284:	b2db      	uxtb	r3, r3
 8003286:	e00b      	b.n	80032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	43da      	mvns	r2, r3
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	4013      	ands	r3, r2
 8003294:	b29b      	uxth	r3, r3
 8003296:	2b00      	cmp	r3, #0
 8003298:	bf14      	ite	ne
 800329a:	2301      	movne	r3, #1
 800329c:	2300      	moveq	r3, #0
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f47f af6d 	bne.w	8003180 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80032a6:	2300      	movs	r3, #0
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032bc:	e034      	b.n	8003328 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f000 f886 	bl	80033d0 <I2C_IsAcknowledgeFailed>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e034      	b.n	8003338 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d4:	d028      	beq.n	8003328 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032d6:	f7fe fdc3 	bl	8001e60 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	68ba      	ldr	r2, [r7, #8]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d302      	bcc.n	80032ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d11d      	bne.n	8003328 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032f6:	2b80      	cmp	r3, #128	@ 0x80
 80032f8:	d016      	beq.n	8003328 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2220      	movs	r2, #32
 8003304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003314:	f043 0220 	orr.w	r2, r3, #32
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e007      	b.n	8003338 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003332:	2b80      	cmp	r3, #128	@ 0x80
 8003334:	d1c3      	bne.n	80032be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	3710      	adds	r7, #16
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800334c:	e034      	b.n	80033b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f000 f83e 	bl	80033d0 <I2C_IsAcknowledgeFailed>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e034      	b.n	80033c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003364:	d028      	beq.n	80033b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003366:	f7fe fd7b 	bl	8001e60 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	68ba      	ldr	r2, [r7, #8]
 8003372:	429a      	cmp	r2, r3
 8003374:	d302      	bcc.n	800337c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d11d      	bne.n	80033b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	f003 0304 	and.w	r3, r3, #4
 8003386:	2b04      	cmp	r3, #4
 8003388:	d016      	beq.n	80033b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2220      	movs	r2, #32
 8003394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a4:	f043 0220 	orr.w	r2, r3, #32
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e007      	b.n	80033c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	f003 0304 	and.w	r3, r3, #4
 80033c2:	2b04      	cmp	r3, #4
 80033c4:	d1c3      	bne.n	800334e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3710      	adds	r7, #16
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033e6:	d11b      	bne.n	8003420 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033f0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2220      	movs	r2, #32
 80033fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340c:	f043 0204 	orr.w	r2, r3, #4
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e000      	b.n	8003422 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	bc80      	pop	{r7}
 800342a:	4770      	bx	lr

0800342c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e272      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	2b00      	cmp	r3, #0
 8003448:	f000 8087 	beq.w	800355a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800344c:	4b92      	ldr	r3, [pc, #584]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f003 030c 	and.w	r3, r3, #12
 8003454:	2b04      	cmp	r3, #4
 8003456:	d00c      	beq.n	8003472 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003458:	4b8f      	ldr	r3, [pc, #572]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f003 030c 	and.w	r3, r3, #12
 8003460:	2b08      	cmp	r3, #8
 8003462:	d112      	bne.n	800348a <HAL_RCC_OscConfig+0x5e>
 8003464:	4b8c      	ldr	r3, [pc, #560]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800346c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003470:	d10b      	bne.n	800348a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003472:	4b89      	ldr	r3, [pc, #548]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d06c      	beq.n	8003558 <HAL_RCC_OscConfig+0x12c>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d168      	bne.n	8003558 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e24c      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003492:	d106      	bne.n	80034a2 <HAL_RCC_OscConfig+0x76>
 8003494:	4b80      	ldr	r3, [pc, #512]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a7f      	ldr	r2, [pc, #508]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 800349a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800349e:	6013      	str	r3, [r2, #0]
 80034a0:	e02e      	b.n	8003500 <HAL_RCC_OscConfig+0xd4>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10c      	bne.n	80034c4 <HAL_RCC_OscConfig+0x98>
 80034aa:	4b7b      	ldr	r3, [pc, #492]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a7a      	ldr	r2, [pc, #488]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034b4:	6013      	str	r3, [r2, #0]
 80034b6:	4b78      	ldr	r3, [pc, #480]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a77      	ldr	r2, [pc, #476]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034c0:	6013      	str	r3, [r2, #0]
 80034c2:	e01d      	b.n	8003500 <HAL_RCC_OscConfig+0xd4>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034cc:	d10c      	bne.n	80034e8 <HAL_RCC_OscConfig+0xbc>
 80034ce:	4b72      	ldr	r3, [pc, #456]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a71      	ldr	r2, [pc, #452]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	4b6f      	ldr	r3, [pc, #444]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a6e      	ldr	r2, [pc, #440]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034e4:	6013      	str	r3, [r2, #0]
 80034e6:	e00b      	b.n	8003500 <HAL_RCC_OscConfig+0xd4>
 80034e8:	4b6b      	ldr	r3, [pc, #428]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a6a      	ldr	r2, [pc, #424]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034f2:	6013      	str	r3, [r2, #0]
 80034f4:	4b68      	ldr	r3, [pc, #416]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a67      	ldr	r2, [pc, #412]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80034fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d013      	beq.n	8003530 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003508:	f7fe fcaa 	bl	8001e60 <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003510:	f7fe fca6 	bl	8001e60 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b64      	cmp	r3, #100	@ 0x64
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e200      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003522:	4b5d      	ldr	r3, [pc, #372]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d0f0      	beq.n	8003510 <HAL_RCC_OscConfig+0xe4>
 800352e:	e014      	b.n	800355a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003530:	f7fe fc96 	bl	8001e60 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003536:	e008      	b.n	800354a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003538:	f7fe fc92 	bl	8001e60 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b64      	cmp	r3, #100	@ 0x64
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e1ec      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800354a:	4b53      	ldr	r3, [pc, #332]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1f0      	bne.n	8003538 <HAL_RCC_OscConfig+0x10c>
 8003556:	e000      	b.n	800355a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d063      	beq.n	800362e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003566:	4b4c      	ldr	r3, [pc, #304]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f003 030c 	and.w	r3, r3, #12
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00b      	beq.n	800358a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003572:	4b49      	ldr	r3, [pc, #292]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f003 030c 	and.w	r3, r3, #12
 800357a:	2b08      	cmp	r3, #8
 800357c:	d11c      	bne.n	80035b8 <HAL_RCC_OscConfig+0x18c>
 800357e:	4b46      	ldr	r3, [pc, #280]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d116      	bne.n	80035b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800358a:	4b43      	ldr	r3, [pc, #268]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d005      	beq.n	80035a2 <HAL_RCC_OscConfig+0x176>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d001      	beq.n	80035a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e1c0      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	00db      	lsls	r3, r3, #3
 80035b0:	4939      	ldr	r1, [pc, #228]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035b6:	e03a      	b.n	800362e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d020      	beq.n	8003602 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035c0:	4b36      	ldr	r3, [pc, #216]	@ (800369c <HAL_RCC_OscConfig+0x270>)
 80035c2:	2201      	movs	r2, #1
 80035c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c6:	f7fe fc4b 	bl	8001e60 <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035cc:	e008      	b.n	80035e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ce:	f7fe fc47 	bl	8001e60 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d901      	bls.n	80035e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e1a1      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d0f0      	beq.n	80035ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	695b      	ldr	r3, [r3, #20]
 80035f8:	00db      	lsls	r3, r3, #3
 80035fa:	4927      	ldr	r1, [pc, #156]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	600b      	str	r3, [r1, #0]
 8003600:	e015      	b.n	800362e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003602:	4b26      	ldr	r3, [pc, #152]	@ (800369c <HAL_RCC_OscConfig+0x270>)
 8003604:	2200      	movs	r2, #0
 8003606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003608:	f7fe fc2a 	bl	8001e60 <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800360e:	e008      	b.n	8003622 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003610:	f7fe fc26 	bl	8001e60 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d901      	bls.n	8003622 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e180      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003622:	4b1d      	ldr	r3, [pc, #116]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d1f0      	bne.n	8003610 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	2b00      	cmp	r3, #0
 8003638:	d03a      	beq.n	80036b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	699b      	ldr	r3, [r3, #24]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d019      	beq.n	8003676 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003642:	4b17      	ldr	r3, [pc, #92]	@ (80036a0 <HAL_RCC_OscConfig+0x274>)
 8003644:	2201      	movs	r2, #1
 8003646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003648:	f7fe fc0a 	bl	8001e60 <HAL_GetTick>
 800364c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800364e:	e008      	b.n	8003662 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003650:	f7fe fc06 	bl	8001e60 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	2b02      	cmp	r3, #2
 800365c:	d901      	bls.n	8003662 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e160      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003662:	4b0d      	ldr	r3, [pc, #52]	@ (8003698 <HAL_RCC_OscConfig+0x26c>)
 8003664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003666:	f003 0302 	and.w	r3, r3, #2
 800366a:	2b00      	cmp	r3, #0
 800366c:	d0f0      	beq.n	8003650 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800366e:	2001      	movs	r0, #1
 8003670:	f000 face 	bl	8003c10 <RCC_Delay>
 8003674:	e01c      	b.n	80036b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003676:	4b0a      	ldr	r3, [pc, #40]	@ (80036a0 <HAL_RCC_OscConfig+0x274>)
 8003678:	2200      	movs	r2, #0
 800367a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800367c:	f7fe fbf0 	bl	8001e60 <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003682:	e00f      	b.n	80036a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003684:	f7fe fbec 	bl	8001e60 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d908      	bls.n	80036a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e146      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
 8003696:	bf00      	nop
 8003698:	40021000 	.word	0x40021000
 800369c:	42420000 	.word	0x42420000
 80036a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a4:	4b92      	ldr	r3, [pc, #584]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 80036a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d1e9      	bne.n	8003684 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0304 	and.w	r3, r3, #4
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f000 80a6 	beq.w	800380a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036be:	2300      	movs	r3, #0
 80036c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036c2:	4b8b      	ldr	r3, [pc, #556]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d10d      	bne.n	80036ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ce:	4b88      	ldr	r3, [pc, #544]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 80036d0:	69db      	ldr	r3, [r3, #28]
 80036d2:	4a87      	ldr	r2, [pc, #540]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 80036d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036d8:	61d3      	str	r3, [r2, #28]
 80036da:	4b85      	ldr	r3, [pc, #532]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 80036dc:	69db      	ldr	r3, [r3, #28]
 80036de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e2:	60bb      	str	r3, [r7, #8]
 80036e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036e6:	2301      	movs	r3, #1
 80036e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ea:	4b82      	ldr	r3, [pc, #520]	@ (80038f4 <HAL_RCC_OscConfig+0x4c8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d118      	bne.n	8003728 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036f6:	4b7f      	ldr	r3, [pc, #508]	@ (80038f4 <HAL_RCC_OscConfig+0x4c8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a7e      	ldr	r2, [pc, #504]	@ (80038f4 <HAL_RCC_OscConfig+0x4c8>)
 80036fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003700:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003702:	f7fe fbad 	bl	8001e60 <HAL_GetTick>
 8003706:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003708:	e008      	b.n	800371c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800370a:	f7fe fba9 	bl	8001e60 <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b64      	cmp	r3, #100	@ 0x64
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e103      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800371c:	4b75      	ldr	r3, [pc, #468]	@ (80038f4 <HAL_RCC_OscConfig+0x4c8>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003724:	2b00      	cmp	r3, #0
 8003726:	d0f0      	beq.n	800370a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d106      	bne.n	800373e <HAL_RCC_OscConfig+0x312>
 8003730:	4b6f      	ldr	r3, [pc, #444]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003732:	6a1b      	ldr	r3, [r3, #32]
 8003734:	4a6e      	ldr	r2, [pc, #440]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003736:	f043 0301 	orr.w	r3, r3, #1
 800373a:	6213      	str	r3, [r2, #32]
 800373c:	e02d      	b.n	800379a <HAL_RCC_OscConfig+0x36e>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	68db      	ldr	r3, [r3, #12]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10c      	bne.n	8003760 <HAL_RCC_OscConfig+0x334>
 8003746:	4b6a      	ldr	r3, [pc, #424]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	4a69      	ldr	r2, [pc, #420]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 800374c:	f023 0301 	bic.w	r3, r3, #1
 8003750:	6213      	str	r3, [r2, #32]
 8003752:	4b67      	ldr	r3, [pc, #412]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	4a66      	ldr	r2, [pc, #408]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003758:	f023 0304 	bic.w	r3, r3, #4
 800375c:	6213      	str	r3, [r2, #32]
 800375e:	e01c      	b.n	800379a <HAL_RCC_OscConfig+0x36e>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	2b05      	cmp	r3, #5
 8003766:	d10c      	bne.n	8003782 <HAL_RCC_OscConfig+0x356>
 8003768:	4b61      	ldr	r3, [pc, #388]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	4a60      	ldr	r2, [pc, #384]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 800376e:	f043 0304 	orr.w	r3, r3, #4
 8003772:	6213      	str	r3, [r2, #32]
 8003774:	4b5e      	ldr	r3, [pc, #376]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003776:	6a1b      	ldr	r3, [r3, #32]
 8003778:	4a5d      	ldr	r2, [pc, #372]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 800377a:	f043 0301 	orr.w	r3, r3, #1
 800377e:	6213      	str	r3, [r2, #32]
 8003780:	e00b      	b.n	800379a <HAL_RCC_OscConfig+0x36e>
 8003782:	4b5b      	ldr	r3, [pc, #364]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	4a5a      	ldr	r2, [pc, #360]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003788:	f023 0301 	bic.w	r3, r3, #1
 800378c:	6213      	str	r3, [r2, #32]
 800378e:	4b58      	ldr	r3, [pc, #352]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003790:	6a1b      	ldr	r3, [r3, #32]
 8003792:	4a57      	ldr	r2, [pc, #348]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003794:	f023 0304 	bic.w	r3, r3, #4
 8003798:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d015      	beq.n	80037ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037a2:	f7fe fb5d 	bl	8001e60 <HAL_GetTick>
 80037a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037a8:	e00a      	b.n	80037c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037aa:	f7fe fb59 	bl	8001e60 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d901      	bls.n	80037c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e0b1      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037c0:	4b4b      	ldr	r3, [pc, #300]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d0ee      	beq.n	80037aa <HAL_RCC_OscConfig+0x37e>
 80037cc:	e014      	b.n	80037f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ce:	f7fe fb47 	bl	8001e60 <HAL_GetTick>
 80037d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037d4:	e00a      	b.n	80037ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037d6:	f7fe fb43 	bl	8001e60 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d901      	bls.n	80037ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e09b      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037ec:	4b40      	ldr	r3, [pc, #256]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1ee      	bne.n	80037d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037f8:	7dfb      	ldrb	r3, [r7, #23]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d105      	bne.n	800380a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037fe:	4b3c      	ldr	r3, [pc, #240]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003800:	69db      	ldr	r3, [r3, #28]
 8003802:	4a3b      	ldr	r2, [pc, #236]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003804:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003808:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	69db      	ldr	r3, [r3, #28]
 800380e:	2b00      	cmp	r3, #0
 8003810:	f000 8087 	beq.w	8003922 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003814:	4b36      	ldr	r3, [pc, #216]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f003 030c 	and.w	r3, r3, #12
 800381c:	2b08      	cmp	r3, #8
 800381e:	d061      	beq.n	80038e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	69db      	ldr	r3, [r3, #28]
 8003824:	2b02      	cmp	r3, #2
 8003826:	d146      	bne.n	80038b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003828:	4b33      	ldr	r3, [pc, #204]	@ (80038f8 <HAL_RCC_OscConfig+0x4cc>)
 800382a:	2200      	movs	r2, #0
 800382c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800382e:	f7fe fb17 	bl	8001e60 <HAL_GetTick>
 8003832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003834:	e008      	b.n	8003848 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003836:	f7fe fb13 	bl	8001e60 <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d901      	bls.n	8003848 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e06d      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003848:	4b29      	ldr	r3, [pc, #164]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1f0      	bne.n	8003836 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800385c:	d108      	bne.n	8003870 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800385e:	4b24      	ldr	r3, [pc, #144]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	4921      	ldr	r1, [pc, #132]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 800386c:	4313      	orrs	r3, r2
 800386e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003870:	4b1f      	ldr	r3, [pc, #124]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a19      	ldr	r1, [r3, #32]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003880:	430b      	orrs	r3, r1
 8003882:	491b      	ldr	r1, [pc, #108]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 8003884:	4313      	orrs	r3, r2
 8003886:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003888:	4b1b      	ldr	r3, [pc, #108]	@ (80038f8 <HAL_RCC_OscConfig+0x4cc>)
 800388a:	2201      	movs	r2, #1
 800388c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800388e:	f7fe fae7 	bl	8001e60 <HAL_GetTick>
 8003892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003894:	e008      	b.n	80038a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003896:	f7fe fae3 	bl	8001e60 <HAL_GetTick>
 800389a:	4602      	mov	r2, r0
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d901      	bls.n	80038a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e03d      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038a8:	4b11      	ldr	r3, [pc, #68]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d0f0      	beq.n	8003896 <HAL_RCC_OscConfig+0x46a>
 80038b4:	e035      	b.n	8003922 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b6:	4b10      	ldr	r3, [pc, #64]	@ (80038f8 <HAL_RCC_OscConfig+0x4cc>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038bc:	f7fe fad0 	bl	8001e60 <HAL_GetTick>
 80038c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038c2:	e008      	b.n	80038d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c4:	f7fe facc 	bl	8001e60 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d901      	bls.n	80038d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e026      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038d6:	4b06      	ldr	r3, [pc, #24]	@ (80038f0 <HAL_RCC_OscConfig+0x4c4>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1f0      	bne.n	80038c4 <HAL_RCC_OscConfig+0x498>
 80038e2:	e01e      	b.n	8003922 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	69db      	ldr	r3, [r3, #28]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d107      	bne.n	80038fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e019      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
 80038f0:	40021000 	.word	0x40021000
 80038f4:	40007000 	.word	0x40007000
 80038f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038fc:	4b0b      	ldr	r3, [pc, #44]	@ (800392c <HAL_RCC_OscConfig+0x500>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	429a      	cmp	r2, r3
 800390e:	d106      	bne.n	800391e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800391a:	429a      	cmp	r2, r3
 800391c:	d001      	beq.n	8003922 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e000      	b.n	8003924 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003922:	2300      	movs	r3, #0
}
 8003924:	4618      	mov	r0, r3
 8003926:	3718      	adds	r7, #24
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	40021000 	.word	0x40021000

08003930 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d101      	bne.n	8003944 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e0d0      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003944:	4b6a      	ldr	r3, [pc, #424]	@ (8003af0 <HAL_RCC_ClockConfig+0x1c0>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	683a      	ldr	r2, [r7, #0]
 800394e:	429a      	cmp	r2, r3
 8003950:	d910      	bls.n	8003974 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003952:	4b67      	ldr	r3, [pc, #412]	@ (8003af0 <HAL_RCC_ClockConfig+0x1c0>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f023 0207 	bic.w	r2, r3, #7
 800395a:	4965      	ldr	r1, [pc, #404]	@ (8003af0 <HAL_RCC_ClockConfig+0x1c0>)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	4313      	orrs	r3, r2
 8003960:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003962:	4b63      	ldr	r3, [pc, #396]	@ (8003af0 <HAL_RCC_ClockConfig+0x1c0>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0307 	and.w	r3, r3, #7
 800396a:	683a      	ldr	r2, [r7, #0]
 800396c:	429a      	cmp	r2, r3
 800396e:	d001      	beq.n	8003974 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e0b8      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	2b00      	cmp	r3, #0
 800397e:	d020      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0304 	and.w	r3, r3, #4
 8003988:	2b00      	cmp	r3, #0
 800398a:	d005      	beq.n	8003998 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800398c:	4b59      	ldr	r3, [pc, #356]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	4a58      	ldr	r2, [pc, #352]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003992:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003996:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0308 	and.w	r3, r3, #8
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d005      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039a4:	4b53      	ldr	r3, [pc, #332]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	4a52      	ldr	r2, [pc, #328]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 80039aa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80039ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039b0:	4b50      	ldr	r3, [pc, #320]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	494d      	ldr	r1, [pc, #308]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d040      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d107      	bne.n	80039e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039d6:	4b47      	ldr	r3, [pc, #284]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d115      	bne.n	8003a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e07f      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d107      	bne.n	80039fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ee:	4b41      	ldr	r3, [pc, #260]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d109      	bne.n	8003a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e073      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039fe:	4b3d      	ldr	r3, [pc, #244]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e06b      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a0e:	4b39      	ldr	r3, [pc, #228]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f023 0203 	bic.w	r2, r3, #3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	4936      	ldr	r1, [pc, #216]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a20:	f7fe fa1e 	bl	8001e60 <HAL_GetTick>
 8003a24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a26:	e00a      	b.n	8003a3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a28:	f7fe fa1a 	bl	8001e60 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e053      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a3e:	4b2d      	ldr	r3, [pc, #180]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f003 020c 	and.w	r2, r3, #12
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d1eb      	bne.n	8003a28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a50:	4b27      	ldr	r3, [pc, #156]	@ (8003af0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0307 	and.w	r3, r3, #7
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d210      	bcs.n	8003a80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a5e:	4b24      	ldr	r3, [pc, #144]	@ (8003af0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f023 0207 	bic.w	r2, r3, #7
 8003a66:	4922      	ldr	r1, [pc, #136]	@ (8003af0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a6e:	4b20      	ldr	r3, [pc, #128]	@ (8003af0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0307 	and.w	r3, r3, #7
 8003a76:	683a      	ldr	r2, [r7, #0]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d001      	beq.n	8003a80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e032      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0304 	and.w	r3, r3, #4
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d008      	beq.n	8003a9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a8c:	4b19      	ldr	r3, [pc, #100]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	4916      	ldr	r1, [pc, #88]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0308 	and.w	r3, r3, #8
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d009      	beq.n	8003abe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003aaa:	4b12      	ldr	r3, [pc, #72]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	00db      	lsls	r3, r3, #3
 8003ab8:	490e      	ldr	r1, [pc, #56]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003abe:	f000 f821 	bl	8003b04 <HAL_RCC_GetSysClockFreq>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	091b      	lsrs	r3, r3, #4
 8003aca:	f003 030f 	and.w	r3, r3, #15
 8003ace:	490a      	ldr	r1, [pc, #40]	@ (8003af8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ad0:	5ccb      	ldrb	r3, [r1, r3]
 8003ad2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ad6:	4a09      	ldr	r2, [pc, #36]	@ (8003afc <HAL_RCC_ClockConfig+0x1cc>)
 8003ad8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ada:	4b09      	ldr	r3, [pc, #36]	@ (8003b00 <HAL_RCC_ClockConfig+0x1d0>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fe f97c 	bl	8001ddc <HAL_InitTick>

  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	40022000 	.word	0x40022000
 8003af4:	40021000 	.word	0x40021000
 8003af8:	08005b48 	.word	0x08005b48
 8003afc:	20000000 	.word	0x20000000
 8003b00:	20000004 	.word	0x20000004

08003b04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b087      	sub	sp, #28
 8003b08:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	60fb      	str	r3, [r7, #12]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	60bb      	str	r3, [r7, #8]
 8003b12:	2300      	movs	r3, #0
 8003b14:	617b      	str	r3, [r7, #20]
 8003b16:	2300      	movs	r3, #0
 8003b18:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003b98 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f003 030c 	and.w	r3, r3, #12
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d002      	beq.n	8003b34 <HAL_RCC_GetSysClockFreq+0x30>
 8003b2e:	2b08      	cmp	r3, #8
 8003b30:	d003      	beq.n	8003b3a <HAL_RCC_GetSysClockFreq+0x36>
 8003b32:	e027      	b.n	8003b84 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b34:	4b19      	ldr	r3, [pc, #100]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003b36:	613b      	str	r3, [r7, #16]
      break;
 8003b38:	e027      	b.n	8003b8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	0c9b      	lsrs	r3, r3, #18
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	4a17      	ldr	r2, [pc, #92]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b44:	5cd3      	ldrb	r3, [r2, r3]
 8003b46:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d010      	beq.n	8003b74 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b52:	4b11      	ldr	r3, [pc, #68]	@ (8003b98 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	0c5b      	lsrs	r3, r3, #17
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	4a11      	ldr	r2, [pc, #68]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b5e:	5cd3      	ldrb	r3, [r2, r3]
 8003b60:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a0d      	ldr	r2, [pc, #52]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003b66:	fb03 f202 	mul.w	r2, r3, r2
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b70:	617b      	str	r3, [r7, #20]
 8003b72:	e004      	b.n	8003b7e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	4a0c      	ldr	r2, [pc, #48]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b78:	fb02 f303 	mul.w	r3, r2, r3
 8003b7c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	613b      	str	r3, [r7, #16]
      break;
 8003b82:	e002      	b.n	8003b8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b84:	4b05      	ldr	r3, [pc, #20]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003b86:	613b      	str	r3, [r7, #16]
      break;
 8003b88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b8a:	693b      	ldr	r3, [r7, #16]
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	371c      	adds	r7, #28
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bc80      	pop	{r7}
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	40021000 	.word	0x40021000
 8003b9c:	007a1200 	.word	0x007a1200
 8003ba0:	08005b60 	.word	0x08005b60
 8003ba4:	08005b70 	.word	0x08005b70
 8003ba8:	003d0900 	.word	0x003d0900

08003bac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bb0:	4b02      	ldr	r3, [pc, #8]	@ (8003bbc <HAL_RCC_GetHCLKFreq+0x10>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bc80      	pop	{r7}
 8003bba:	4770      	bx	lr
 8003bbc:	20000000 	.word	0x20000000

08003bc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bc4:	f7ff fff2 	bl	8003bac <HAL_RCC_GetHCLKFreq>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	4b05      	ldr	r3, [pc, #20]	@ (8003be0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	0a1b      	lsrs	r3, r3, #8
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	4903      	ldr	r1, [pc, #12]	@ (8003be4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bd6:	5ccb      	ldrb	r3, [r1, r3]
 8003bd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	40021000 	.word	0x40021000
 8003be4:	08005b58 	.word	0x08005b58

08003be8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bec:	f7ff ffde 	bl	8003bac <HAL_RCC_GetHCLKFreq>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	4b05      	ldr	r3, [pc, #20]	@ (8003c08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	0adb      	lsrs	r3, r3, #11
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	4903      	ldr	r1, [pc, #12]	@ (8003c0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bfe:	5ccb      	ldrb	r3, [r1, r3]
 8003c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	08005b58 	.word	0x08005b58

08003c10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c18:	4b0a      	ldr	r3, [pc, #40]	@ (8003c44 <RCC_Delay+0x34>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a0a      	ldr	r2, [pc, #40]	@ (8003c48 <RCC_Delay+0x38>)
 8003c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c22:	0a5b      	lsrs	r3, r3, #9
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	fb02 f303 	mul.w	r3, r2, r3
 8003c2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c2c:	bf00      	nop
  }
  while (Delay --);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	1e5a      	subs	r2, r3, #1
 8003c32:	60fa      	str	r2, [r7, #12]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1f9      	bne.n	8003c2c <RCC_Delay+0x1c>
}
 8003c38:	bf00      	nop
 8003c3a:	bf00      	nop
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bc80      	pop	{r7}
 8003c42:	4770      	bx	lr
 8003c44:	20000000 	.word	0x20000000
 8003c48:	10624dd3 	.word	0x10624dd3

08003c4c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b086      	sub	sp, #24
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003c54:	2300      	movs	r3, #0
 8003c56:	613b      	str	r3, [r7, #16]
 8003c58:	2300      	movs	r3, #0
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d07d      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c6c:	4b4f      	ldr	r3, [pc, #316]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c6e:	69db      	ldr	r3, [r3, #28]
 8003c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d10d      	bne.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c78:	4b4c      	ldr	r3, [pc, #304]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c7a:	69db      	ldr	r3, [r3, #28]
 8003c7c:	4a4b      	ldr	r2, [pc, #300]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c82:	61d3      	str	r3, [r2, #28]
 8003c84:	4b49      	ldr	r3, [pc, #292]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c86:	69db      	ldr	r3, [r3, #28]
 8003c88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c8c:	60bb      	str	r3, [r7, #8]
 8003c8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c90:	2301      	movs	r3, #1
 8003c92:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c94:	4b46      	ldr	r3, [pc, #280]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d118      	bne.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ca0:	4b43      	ldr	r3, [pc, #268]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a42      	ldr	r2, [pc, #264]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ca6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003caa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cac:	f7fe f8d8 	bl	8001e60 <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cb4:	f7fe f8d4 	bl	8001e60 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b64      	cmp	r3, #100	@ 0x64
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e06d      	b.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc6:	4b3a      	ldr	r3, [pc, #232]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d0f0      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003cd2:	4b36      	ldr	r3, [pc, #216]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cda:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d02e      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d027      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003cf0:	4b2e      	ldr	r3, [pc, #184]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cf2:	6a1b      	ldr	r3, [r3, #32]
 8003cf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cf8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003cfa:	4b2e      	ldr	r3, [pc, #184]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d00:	4b2c      	ldr	r3, [pc, #176]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003d06:	4a29      	ldr	r2, [pc, #164]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d014      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d16:	f7fe f8a3 	bl	8001e60 <HAL_GetTick>
 8003d1a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d1c:	e00a      	b.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d1e:	f7fe f89f 	bl	8001e60 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e036      	b.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d34:	4b1d      	ldr	r3, [pc, #116]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d36:	6a1b      	ldr	r3, [r3, #32]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d0ee      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d40:	4b1a      	ldr	r3, [pc, #104]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	4917      	ldr	r1, [pc, #92]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d52:	7dfb      	ldrb	r3, [r7, #23]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d105      	bne.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d58:	4b14      	ldr	r3, [pc, #80]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	4a13      	ldr	r2, [pc, #76]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d62:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d008      	beq.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d70:	4b0e      	ldr	r3, [pc, #56]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	490b      	ldr	r1, [pc, #44]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0310 	and.w	r3, r3, #16
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d008      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d8e:	4b07      	ldr	r3, [pc, #28]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	4904      	ldr	r1, [pc, #16]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3718      	adds	r7, #24
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	40021000 	.word	0x40021000
 8003db0:	40007000 	.word	0x40007000
 8003db4:	42420440 	.word	0x42420440

08003db8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e041      	b.n	8003e4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d106      	bne.n	8003de4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f7fd fe52 	bl	8001a88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3304      	adds	r3, #4
 8003df4:	4619      	mov	r1, r3
 8003df6:	4610      	mov	r0, r2
 8003df8:	f000 fbe2 	bl	80045c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3708      	adds	r7, #8
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b082      	sub	sp, #8
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e041      	b.n	8003eec <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d106      	bne.n	8003e82 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 f839 	bl	8003ef4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2202      	movs	r2, #2
 8003e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	3304      	adds	r3, #4
 8003e92:	4619      	mov	r1, r3
 8003e94:	4610      	mov	r0, r2
 8003e96:	f000 fb93 	bl	80045c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3708      	adds	r7, #8
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bc80      	pop	{r7}
 8003f04:	4770      	bx	lr
	...

08003f08 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d109      	bne.n	8003f2c <HAL_TIM_PWM_Start+0x24>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	bf14      	ite	ne
 8003f24:	2301      	movne	r3, #1
 8003f26:	2300      	moveq	r3, #0
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	e022      	b.n	8003f72 <HAL_TIM_PWM_Start+0x6a>
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	2b04      	cmp	r3, #4
 8003f30:	d109      	bne.n	8003f46 <HAL_TIM_PWM_Start+0x3e>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	bf14      	ite	ne
 8003f3e:	2301      	movne	r3, #1
 8003f40:	2300      	moveq	r3, #0
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	e015      	b.n	8003f72 <HAL_TIM_PWM_Start+0x6a>
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2b08      	cmp	r3, #8
 8003f4a:	d109      	bne.n	8003f60 <HAL_TIM_PWM_Start+0x58>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	bf14      	ite	ne
 8003f58:	2301      	movne	r3, #1
 8003f5a:	2300      	moveq	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	e008      	b.n	8003f72 <HAL_TIM_PWM_Start+0x6a>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	bf14      	ite	ne
 8003f6c:	2301      	movne	r3, #1
 8003f6e:	2300      	moveq	r3, #0
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d001      	beq.n	8003f7a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e05e      	b.n	8004038 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d104      	bne.n	8003f8a <HAL_TIM_PWM_Start+0x82>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f88:	e013      	b.n	8003fb2 <HAL_TIM_PWM_Start+0xaa>
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2b04      	cmp	r3, #4
 8003f8e:	d104      	bne.n	8003f9a <HAL_TIM_PWM_Start+0x92>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2202      	movs	r2, #2
 8003f94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f98:	e00b      	b.n	8003fb2 <HAL_TIM_PWM_Start+0xaa>
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	2b08      	cmp	r3, #8
 8003f9e:	d104      	bne.n	8003faa <HAL_TIM_PWM_Start+0xa2>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fa8:	e003      	b.n	8003fb2 <HAL_TIM_PWM_Start+0xaa>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2202      	movs	r2, #2
 8003fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	6839      	ldr	r1, [r7, #0]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f000 fd8c 	bl	8004ad8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a1e      	ldr	r2, [pc, #120]	@ (8004040 <HAL_TIM_PWM_Start+0x138>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d107      	bne.n	8003fda <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a18      	ldr	r2, [pc, #96]	@ (8004040 <HAL_TIM_PWM_Start+0x138>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d00e      	beq.n	8004002 <HAL_TIM_PWM_Start+0xfa>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fec:	d009      	beq.n	8004002 <HAL_TIM_PWM_Start+0xfa>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a14      	ldr	r2, [pc, #80]	@ (8004044 <HAL_TIM_PWM_Start+0x13c>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d004      	beq.n	8004002 <HAL_TIM_PWM_Start+0xfa>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a12      	ldr	r2, [pc, #72]	@ (8004048 <HAL_TIM_PWM_Start+0x140>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d111      	bne.n	8004026 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f003 0307 	and.w	r3, r3, #7
 800400c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2b06      	cmp	r3, #6
 8004012:	d010      	beq.n	8004036 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0201 	orr.w	r2, r2, #1
 8004022:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004024:	e007      	b.n	8004036 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f042 0201 	orr.w	r2, r2, #1
 8004034:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40012c00 	.word	0x40012c00
 8004044:	40000400 	.word	0x40000400
 8004048:	40000800 	.word	0x40000800

0800404c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d101      	bne.n	8004060 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e093      	b.n	8004188 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	d106      	bne.n	800407a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f7fd fd25 	bl	8001ac4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2202      	movs	r2, #2
 800407e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	6812      	ldr	r2, [r2, #0]
 800408c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004090:	f023 0307 	bic.w	r3, r3, #7
 8004094:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	3304      	adds	r3, #4
 800409e:	4619      	mov	r1, r3
 80040a0:	4610      	mov	r0, r2
 80040a2:	f000 fa8d 	bl	80045c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	697a      	ldr	r2, [r7, #20]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040ce:	f023 0303 	bic.w	r3, r3, #3
 80040d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	689a      	ldr	r2, [r3, #8]
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	021b      	lsls	r3, r3, #8
 80040de:	4313      	orrs	r3, r2
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80040ec:	f023 030c 	bic.w	r3, r3, #12
 80040f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80040f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	68da      	ldr	r2, [r3, #12]
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	021b      	lsls	r3, r3, #8
 8004108:	4313      	orrs	r3, r2
 800410a:	693a      	ldr	r2, [r7, #16]
 800410c:	4313      	orrs	r3, r2
 800410e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	011a      	lsls	r2, r3, #4
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	031b      	lsls	r3, r3, #12
 800411c:	4313      	orrs	r3, r2
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	4313      	orrs	r3, r2
 8004122:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800412a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685a      	ldr	r2, [r3, #4]
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	695b      	ldr	r3, [r3, #20]
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	4313      	orrs	r3, r2
 8004138:	68fa      	ldr	r2, [r7, #12]
 800413a:	4313      	orrs	r3, r2
 800413c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2201      	movs	r2, #1
 800416a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041a0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80041a8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041b0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80041b8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d110      	bne.n	80041e2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041c0:	7bfb      	ldrb	r3, [r7, #15]
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d102      	bne.n	80041cc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80041c6:	7b7b      	ldrb	r3, [r7, #13]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d001      	beq.n	80041d0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e069      	b.n	80042a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2202      	movs	r2, #2
 80041dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041e0:	e031      	b.n	8004246 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b04      	cmp	r3, #4
 80041e6:	d110      	bne.n	800420a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80041e8:	7bbb      	ldrb	r3, [r7, #14]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d102      	bne.n	80041f4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041ee:	7b3b      	ldrb	r3, [r7, #12]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d001      	beq.n	80041f8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e055      	b.n	80042a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2202      	movs	r2, #2
 80041fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2202      	movs	r2, #2
 8004204:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004208:	e01d      	b.n	8004246 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800420a:	7bfb      	ldrb	r3, [r7, #15]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d108      	bne.n	8004222 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004210:	7bbb      	ldrb	r3, [r7, #14]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d105      	bne.n	8004222 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004216:	7b7b      	ldrb	r3, [r7, #13]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d102      	bne.n	8004222 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800421c:	7b3b      	ldrb	r3, [r7, #12]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d001      	beq.n	8004226 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e03e      	b.n	80042a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2202      	movs	r2, #2
 800422a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2202      	movs	r2, #2
 8004232:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2202      	movs	r2, #2
 800423a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2202      	movs	r2, #2
 8004242:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d003      	beq.n	8004254 <HAL_TIM_Encoder_Start+0xc4>
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	2b04      	cmp	r3, #4
 8004250:	d008      	beq.n	8004264 <HAL_TIM_Encoder_Start+0xd4>
 8004252:	e00f      	b.n	8004274 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2201      	movs	r2, #1
 800425a:	2100      	movs	r1, #0
 800425c:	4618      	mov	r0, r3
 800425e:	f000 fc3b 	bl	8004ad8 <TIM_CCxChannelCmd>
      break;
 8004262:	e016      	b.n	8004292 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2201      	movs	r2, #1
 800426a:	2104      	movs	r1, #4
 800426c:	4618      	mov	r0, r3
 800426e:	f000 fc33 	bl	8004ad8 <TIM_CCxChannelCmd>
      break;
 8004272:	e00e      	b.n	8004292 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2201      	movs	r2, #1
 800427a:	2100      	movs	r1, #0
 800427c:	4618      	mov	r0, r3
 800427e:	f000 fc2b 	bl	8004ad8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2201      	movs	r2, #1
 8004288:	2104      	movs	r1, #4
 800428a:	4618      	mov	r0, r3
 800428c:	f000 fc24 	bl	8004ad8 <TIM_CCxChannelCmd>
      break;
 8004290:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f042 0201 	orr.w	r2, r2, #1
 80042a0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042b8:	2300      	movs	r3, #0
 80042ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d101      	bne.n	80042ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042c6:	2302      	movs	r3, #2
 80042c8:	e0ae      	b.n	8004428 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b0c      	cmp	r3, #12
 80042d6:	f200 809f 	bhi.w	8004418 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80042da:	a201      	add	r2, pc, #4	@ (adr r2, 80042e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80042dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e0:	08004315 	.word	0x08004315
 80042e4:	08004419 	.word	0x08004419
 80042e8:	08004419 	.word	0x08004419
 80042ec:	08004419 	.word	0x08004419
 80042f0:	08004355 	.word	0x08004355
 80042f4:	08004419 	.word	0x08004419
 80042f8:	08004419 	.word	0x08004419
 80042fc:	08004419 	.word	0x08004419
 8004300:	08004397 	.word	0x08004397
 8004304:	08004419 	.word	0x08004419
 8004308:	08004419 	.word	0x08004419
 800430c:	08004419 	.word	0x08004419
 8004310:	080043d7 	.word	0x080043d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68b9      	ldr	r1, [r7, #8]
 800431a:	4618      	mov	r0, r3
 800431c:	f000 f9be 	bl	800469c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	699a      	ldr	r2, [r3, #24]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f042 0208 	orr.w	r2, r2, #8
 800432e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	699a      	ldr	r2, [r3, #24]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 0204 	bic.w	r2, r2, #4
 800433e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	6999      	ldr	r1, [r3, #24]
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	691a      	ldr	r2, [r3, #16]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	430a      	orrs	r2, r1
 8004350:	619a      	str	r2, [r3, #24]
      break;
 8004352:	e064      	b.n	800441e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68b9      	ldr	r1, [r7, #8]
 800435a:	4618      	mov	r0, r3
 800435c:	f000 fa04 	bl	8004768 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	699a      	ldr	r2, [r3, #24]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800436e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	699a      	ldr	r2, [r3, #24]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800437e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6999      	ldr	r1, [r3, #24]
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	021a      	lsls	r2, r3, #8
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	430a      	orrs	r2, r1
 8004392:	619a      	str	r2, [r3, #24]
      break;
 8004394:	e043      	b.n	800441e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68b9      	ldr	r1, [r7, #8]
 800439c:	4618      	mov	r0, r3
 800439e:	f000 fa4d 	bl	800483c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	69da      	ldr	r2, [r3, #28]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0208 	orr.w	r2, r2, #8
 80043b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	69da      	ldr	r2, [r3, #28]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f022 0204 	bic.w	r2, r2, #4
 80043c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	69d9      	ldr	r1, [r3, #28]
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	691a      	ldr	r2, [r3, #16]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	430a      	orrs	r2, r1
 80043d2:	61da      	str	r2, [r3, #28]
      break;
 80043d4:	e023      	b.n	800441e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68b9      	ldr	r1, [r7, #8]
 80043dc:	4618      	mov	r0, r3
 80043de:	f000 fa97 	bl	8004910 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	69da      	ldr	r2, [r3, #28]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	69da      	ldr	r2, [r3, #28]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004400:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	69d9      	ldr	r1, [r3, #28]
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	691b      	ldr	r3, [r3, #16]
 800440c:	021a      	lsls	r2, r3, #8
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	430a      	orrs	r2, r1
 8004414:	61da      	str	r2, [r3, #28]
      break;
 8004416:	e002      	b.n	800441e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	75fb      	strb	r3, [r7, #23]
      break;
 800441c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004426:	7dfb      	ldrb	r3, [r7, #23]
}
 8004428:	4618      	mov	r0, r3
 800442a:	3718      	adds	r7, #24
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800443a:	2300      	movs	r3, #0
 800443c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004444:	2b01      	cmp	r3, #1
 8004446:	d101      	bne.n	800444c <HAL_TIM_ConfigClockSource+0x1c>
 8004448:	2302      	movs	r3, #2
 800444a:	e0b4      	b.n	80045b6 <HAL_TIM_ConfigClockSource+0x186>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2202      	movs	r2, #2
 8004458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800446a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004472:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68ba      	ldr	r2, [r7, #8]
 800447a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004484:	d03e      	beq.n	8004504 <HAL_TIM_ConfigClockSource+0xd4>
 8004486:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800448a:	f200 8087 	bhi.w	800459c <HAL_TIM_ConfigClockSource+0x16c>
 800448e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004492:	f000 8086 	beq.w	80045a2 <HAL_TIM_ConfigClockSource+0x172>
 8004496:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800449a:	d87f      	bhi.n	800459c <HAL_TIM_ConfigClockSource+0x16c>
 800449c:	2b70      	cmp	r3, #112	@ 0x70
 800449e:	d01a      	beq.n	80044d6 <HAL_TIM_ConfigClockSource+0xa6>
 80044a0:	2b70      	cmp	r3, #112	@ 0x70
 80044a2:	d87b      	bhi.n	800459c <HAL_TIM_ConfigClockSource+0x16c>
 80044a4:	2b60      	cmp	r3, #96	@ 0x60
 80044a6:	d050      	beq.n	800454a <HAL_TIM_ConfigClockSource+0x11a>
 80044a8:	2b60      	cmp	r3, #96	@ 0x60
 80044aa:	d877      	bhi.n	800459c <HAL_TIM_ConfigClockSource+0x16c>
 80044ac:	2b50      	cmp	r3, #80	@ 0x50
 80044ae:	d03c      	beq.n	800452a <HAL_TIM_ConfigClockSource+0xfa>
 80044b0:	2b50      	cmp	r3, #80	@ 0x50
 80044b2:	d873      	bhi.n	800459c <HAL_TIM_ConfigClockSource+0x16c>
 80044b4:	2b40      	cmp	r3, #64	@ 0x40
 80044b6:	d058      	beq.n	800456a <HAL_TIM_ConfigClockSource+0x13a>
 80044b8:	2b40      	cmp	r3, #64	@ 0x40
 80044ba:	d86f      	bhi.n	800459c <HAL_TIM_ConfigClockSource+0x16c>
 80044bc:	2b30      	cmp	r3, #48	@ 0x30
 80044be:	d064      	beq.n	800458a <HAL_TIM_ConfigClockSource+0x15a>
 80044c0:	2b30      	cmp	r3, #48	@ 0x30
 80044c2:	d86b      	bhi.n	800459c <HAL_TIM_ConfigClockSource+0x16c>
 80044c4:	2b20      	cmp	r3, #32
 80044c6:	d060      	beq.n	800458a <HAL_TIM_ConfigClockSource+0x15a>
 80044c8:	2b20      	cmp	r3, #32
 80044ca:	d867      	bhi.n	800459c <HAL_TIM_ConfigClockSource+0x16c>
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d05c      	beq.n	800458a <HAL_TIM_ConfigClockSource+0x15a>
 80044d0:	2b10      	cmp	r3, #16
 80044d2:	d05a      	beq.n	800458a <HAL_TIM_ConfigClockSource+0x15a>
 80044d4:	e062      	b.n	800459c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80044e6:	f000 fad8 	bl	8004a9a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80044f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68ba      	ldr	r2, [r7, #8]
 8004500:	609a      	str	r2, [r3, #8]
      break;
 8004502:	e04f      	b.n	80045a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004514:	f000 fac1 	bl	8004a9a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	689a      	ldr	r2, [r3, #8]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004526:	609a      	str	r2, [r3, #8]
      break;
 8004528:	e03c      	b.n	80045a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004536:	461a      	mov	r2, r3
 8004538:	f000 fa38 	bl	80049ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2150      	movs	r1, #80	@ 0x50
 8004542:	4618      	mov	r0, r3
 8004544:	f000 fa8f 	bl	8004a66 <TIM_ITRx_SetConfig>
      break;
 8004548:	e02c      	b.n	80045a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004556:	461a      	mov	r2, r3
 8004558:	f000 fa56 	bl	8004a08 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2160      	movs	r1, #96	@ 0x60
 8004562:	4618      	mov	r0, r3
 8004564:	f000 fa7f 	bl	8004a66 <TIM_ITRx_SetConfig>
      break;
 8004568:	e01c      	b.n	80045a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004576:	461a      	mov	r2, r3
 8004578:	f000 fa18 	bl	80049ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2140      	movs	r1, #64	@ 0x40
 8004582:	4618      	mov	r0, r3
 8004584:	f000 fa6f 	bl	8004a66 <TIM_ITRx_SetConfig>
      break;
 8004588:	e00c      	b.n	80045a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4619      	mov	r1, r3
 8004594:	4610      	mov	r0, r2
 8004596:	f000 fa66 	bl	8004a66 <TIM_ITRx_SetConfig>
      break;
 800459a:	e003      	b.n	80045a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	73fb      	strb	r3, [r7, #15]
      break;
 80045a0:	e000      	b.n	80045a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80045a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80045b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
	...

080045c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a2f      	ldr	r2, [pc, #188]	@ (8004690 <TIM_Base_SetConfig+0xd0>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d00b      	beq.n	80045f0 <TIM_Base_SetConfig+0x30>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045de:	d007      	beq.n	80045f0 <TIM_Base_SetConfig+0x30>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	4a2c      	ldr	r2, [pc, #176]	@ (8004694 <TIM_Base_SetConfig+0xd4>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d003      	beq.n	80045f0 <TIM_Base_SetConfig+0x30>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	4a2b      	ldr	r2, [pc, #172]	@ (8004698 <TIM_Base_SetConfig+0xd8>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d108      	bne.n	8004602 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	4313      	orrs	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a22      	ldr	r2, [pc, #136]	@ (8004690 <TIM_Base_SetConfig+0xd0>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d00b      	beq.n	8004622 <TIM_Base_SetConfig+0x62>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004610:	d007      	beq.n	8004622 <TIM_Base_SetConfig+0x62>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a1f      	ldr	r2, [pc, #124]	@ (8004694 <TIM_Base_SetConfig+0xd4>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d003      	beq.n	8004622 <TIM_Base_SetConfig+0x62>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a1e      	ldr	r2, [pc, #120]	@ (8004698 <TIM_Base_SetConfig+0xd8>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d108      	bne.n	8004634 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004628:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	4313      	orrs	r3, r2
 8004632:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	4313      	orrs	r3, r2
 8004640:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	689a      	ldr	r2, [r3, #8]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a0d      	ldr	r2, [pc, #52]	@ (8004690 <TIM_Base_SetConfig+0xd0>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d103      	bne.n	8004668 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	691a      	ldr	r2, [r3, #16]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d005      	beq.n	8004686 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	f023 0201 	bic.w	r2, r3, #1
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	611a      	str	r2, [r3, #16]
  }
}
 8004686:	bf00      	nop
 8004688:	3714      	adds	r7, #20
 800468a:	46bd      	mov	sp, r7
 800468c:	bc80      	pop	{r7}
 800468e:	4770      	bx	lr
 8004690:	40012c00 	.word	0x40012c00
 8004694:	40000400 	.word	0x40000400
 8004698:	40000800 	.word	0x40000800

0800469c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800469c:	b480      	push	{r7}
 800469e:	b087      	sub	sp, #28
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	f023 0201 	bic.w	r2, r3, #1
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f023 0303 	bic.w	r3, r3, #3
 80046d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	4313      	orrs	r3, r2
 80046dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	f023 0302 	bic.w	r3, r3, #2
 80046e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	697a      	ldr	r2, [r7, #20]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a1c      	ldr	r2, [pc, #112]	@ (8004764 <TIM_OC1_SetConfig+0xc8>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d10c      	bne.n	8004712 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	f023 0308 	bic.w	r3, r3, #8
 80046fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	4313      	orrs	r3, r2
 8004708:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	f023 0304 	bic.w	r3, r3, #4
 8004710:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a13      	ldr	r2, [pc, #76]	@ (8004764 <TIM_OC1_SetConfig+0xc8>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d111      	bne.n	800473e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004720:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004728:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	4313      	orrs	r3, r2
 8004732:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	699b      	ldr	r3, [r3, #24]
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	4313      	orrs	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	685a      	ldr	r2, [r3, #4]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	697a      	ldr	r2, [r7, #20]
 8004756:	621a      	str	r2, [r3, #32]
}
 8004758:	bf00      	nop
 800475a:	371c      	adds	r7, #28
 800475c:	46bd      	mov	sp, r7
 800475e:	bc80      	pop	{r7}
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	40012c00 	.word	0x40012c00

08004768 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004768:	b480      	push	{r7}
 800476a:	b087      	sub	sp, #28
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a1b      	ldr	r3, [r3, #32]
 800477c:	f023 0210 	bic.w	r2, r3, #16
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800479e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	021b      	lsls	r3, r3, #8
 80047a6:	68fa      	ldr	r2, [r7, #12]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	f023 0320 	bic.w	r3, r3, #32
 80047b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	011b      	lsls	r3, r3, #4
 80047ba:	697a      	ldr	r2, [r7, #20]
 80047bc:	4313      	orrs	r3, r2
 80047be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a1d      	ldr	r2, [pc, #116]	@ (8004838 <TIM_OC2_SetConfig+0xd0>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d10d      	bne.n	80047e4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	011b      	lsls	r3, r3, #4
 80047d6:	697a      	ldr	r2, [r7, #20]
 80047d8:	4313      	orrs	r3, r2
 80047da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a14      	ldr	r2, [pc, #80]	@ (8004838 <TIM_OC2_SetConfig+0xd0>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d113      	bne.n	8004814 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80047f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80047fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	695b      	ldr	r3, [r3, #20]
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	4313      	orrs	r3, r2
 8004806:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	4313      	orrs	r3, r2
 8004812:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	685a      	ldr	r2, [r3, #4]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	621a      	str	r2, [r3, #32]
}
 800482e:	bf00      	nop
 8004830:	371c      	adds	r7, #28
 8004832:	46bd      	mov	sp, r7
 8004834:	bc80      	pop	{r7}
 8004836:	4770      	bx	lr
 8004838:	40012c00 	.word	0x40012c00

0800483c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800483c:	b480      	push	{r7}
 800483e:	b087      	sub	sp, #28
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	69db      	ldr	r3, [r3, #28]
 8004862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800486a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f023 0303 	bic.w	r3, r3, #3
 8004872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	4313      	orrs	r3, r2
 800487c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004884:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	021b      	lsls	r3, r3, #8
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	4313      	orrs	r3, r2
 8004890:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a1d      	ldr	r2, [pc, #116]	@ (800490c <TIM_OC3_SetConfig+0xd0>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d10d      	bne.n	80048b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80048a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	021b      	lsls	r3, r3, #8
 80048a8:	697a      	ldr	r2, [r7, #20]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80048b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a14      	ldr	r2, [pc, #80]	@ (800490c <TIM_OC3_SetConfig+0xd0>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d113      	bne.n	80048e6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80048c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80048cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	011b      	lsls	r3, r3, #4
 80048d4:	693a      	ldr	r2, [r7, #16]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	011b      	lsls	r3, r3, #4
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	693a      	ldr	r2, [r7, #16]
 80048ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	685a      	ldr	r2, [r3, #4]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	697a      	ldr	r2, [r7, #20]
 80048fe:	621a      	str	r2, [r3, #32]
}
 8004900:	bf00      	nop
 8004902:	371c      	adds	r7, #28
 8004904:	46bd      	mov	sp, r7
 8004906:	bc80      	pop	{r7}
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	40012c00 	.word	0x40012c00

08004910 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004910:	b480      	push	{r7}
 8004912:	b087      	sub	sp, #28
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a1b      	ldr	r3, [r3, #32]
 8004924:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	69db      	ldr	r3, [r3, #28]
 8004936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800493e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004946:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	021b      	lsls	r3, r3, #8
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	4313      	orrs	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800495a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	031b      	lsls	r3, r3, #12
 8004962:	693a      	ldr	r2, [r7, #16]
 8004964:	4313      	orrs	r3, r2
 8004966:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a0f      	ldr	r2, [pc, #60]	@ (80049a8 <TIM_OC4_SetConfig+0x98>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d109      	bne.n	8004984 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004976:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	695b      	ldr	r3, [r3, #20]
 800497c:	019b      	lsls	r3, r3, #6
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	4313      	orrs	r3, r2
 8004982:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	697a      	ldr	r2, [r7, #20]
 8004988:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	68fa      	ldr	r2, [r7, #12]
 800498e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	685a      	ldr	r2, [r3, #4]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	693a      	ldr	r2, [r7, #16]
 800499c:	621a      	str	r2, [r3, #32]
}
 800499e:	bf00      	nop
 80049a0:	371c      	adds	r7, #28
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bc80      	pop	{r7}
 80049a6:	4770      	bx	lr
 80049a8:	40012c00 	.word	0x40012c00

080049ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b087      	sub	sp, #28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6a1b      	ldr	r3, [r3, #32]
 80049bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	f023 0201 	bic.w	r2, r3, #1
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	4313      	orrs	r3, r2
 80049e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	f023 030a 	bic.w	r3, r3, #10
 80049e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049ea:	697a      	ldr	r2, [r7, #20]
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	621a      	str	r2, [r3, #32]
}
 80049fe:	bf00      	nop
 8004a00:	371c      	adds	r7, #28
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bc80      	pop	{r7}
 8004a06:	4770      	bx	lr

08004a08 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b087      	sub	sp, #28
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6a1b      	ldr	r3, [r3, #32]
 8004a18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	f023 0210 	bic.w	r2, r3, #16
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004a32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	031b      	lsls	r3, r3, #12
 8004a38:	693a      	ldr	r2, [r7, #16]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004a44:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	011b      	lsls	r3, r3, #4
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	621a      	str	r2, [r3, #32]
}
 8004a5c:	bf00      	nop
 8004a5e:	371c      	adds	r7, #28
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bc80      	pop	{r7}
 8004a64:	4770      	bx	lr

08004a66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a66:	b480      	push	{r7}
 8004a68:	b085      	sub	sp, #20
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
 8004a6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	f043 0307 	orr.w	r3, r3, #7
 8004a88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	609a      	str	r2, [r3, #8]
}
 8004a90:	bf00      	nop
 8004a92:	3714      	adds	r7, #20
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bc80      	pop	{r7}
 8004a98:	4770      	bx	lr

08004a9a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b087      	sub	sp, #28
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	60f8      	str	r0, [r7, #12]
 8004aa2:	60b9      	str	r1, [r7, #8]
 8004aa4:	607a      	str	r2, [r7, #4]
 8004aa6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ab4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	021a      	lsls	r2, r3, #8
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	431a      	orrs	r2, r3
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	697a      	ldr	r2, [r7, #20]
 8004acc:	609a      	str	r2, [r3, #8]
}
 8004ace:	bf00      	nop
 8004ad0:	371c      	adds	r7, #28
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bc80      	pop	{r7}
 8004ad6:	4770      	bx	lr

08004ad8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b087      	sub	sp, #28
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	f003 031f 	and.w	r3, r3, #31
 8004aea:	2201      	movs	r2, #1
 8004aec:	fa02 f303 	lsl.w	r3, r2, r3
 8004af0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6a1a      	ldr	r2, [r3, #32]
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	43db      	mvns	r3, r3
 8004afa:	401a      	ands	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6a1a      	ldr	r2, [r3, #32]
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	f003 031f 	and.w	r3, r3, #31
 8004b0a:	6879      	ldr	r1, [r7, #4]
 8004b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b10:	431a      	orrs	r2, r3
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	621a      	str	r2, [r3, #32]
}
 8004b16:	bf00      	nop
 8004b18:	371c      	adds	r7, #28
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bc80      	pop	{r7}
 8004b1e:	4770      	bx	lr

08004b20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d101      	bne.n	8004b38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b34:	2302      	movs	r3, #2
 8004b36:	e046      	b.n	8004bc6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2202      	movs	r2, #2
 8004b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a16      	ldr	r2, [pc, #88]	@ (8004bd0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d00e      	beq.n	8004b9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b84:	d009      	beq.n	8004b9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a12      	ldr	r2, [pc, #72]	@ (8004bd4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d004      	beq.n	8004b9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a10      	ldr	r2, [pc, #64]	@ (8004bd8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d10c      	bne.n	8004bb4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ba0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	68ba      	ldr	r2, [r7, #8]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68ba      	ldr	r2, [r7, #8]
 8004bb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004bc4:	2300      	movs	r3, #0
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3714      	adds	r7, #20
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bc80      	pop	{r7}
 8004bce:	4770      	bx	lr
 8004bd0:	40012c00 	.word	0x40012c00
 8004bd4:	40000400 	.word	0x40000400
 8004bd8:	40000800 	.word	0x40000800

08004bdc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d101      	bne.n	8004bf8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004bf4:	2302      	movs	r3, #2
 8004bf6:	e03d      	b.n	8004c74 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	695b      	ldr	r3, [r3, #20]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c72:	2300      	movs	r3, #0
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3714      	adds	r7, #20
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bc80      	pop	{r7}
 8004c7c:	4770      	bx	lr

08004c7e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b082      	sub	sp, #8
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d101      	bne.n	8004c90 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e042      	b.n	8004d16 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d106      	bne.n	8004caa <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f7fd f803 	bl	8001cb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2224      	movs	r2, #36	@ 0x24
 8004cae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68da      	ldr	r2, [r3, #12]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cc0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 f82c 	bl	8004d20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	691a      	ldr	r2, [r3, #16]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004cd6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	695a      	ldr	r2, [r3, #20]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ce6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68da      	ldr	r2, [r3, #12]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cf6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2220      	movs	r2, #32
 8004d02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2220      	movs	r2, #32
 8004d0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
	...

08004d20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68da      	ldr	r2, [r3, #12]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	430a      	orrs	r2, r1
 8004d3c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	689a      	ldr	r2, [r3, #8]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	431a      	orrs	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004d5a:	f023 030c 	bic.w	r3, r3, #12
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	6812      	ldr	r2, [r2, #0]
 8004d62:	68b9      	ldr	r1, [r7, #8]
 8004d64:	430b      	orrs	r3, r1
 8004d66:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	699a      	ldr	r2, [r3, #24]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	430a      	orrs	r2, r1
 8004d7c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a2c      	ldr	r2, [pc, #176]	@ (8004e34 <UART_SetConfig+0x114>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d103      	bne.n	8004d90 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004d88:	f7fe ff2e 	bl	8003be8 <HAL_RCC_GetPCLK2Freq>
 8004d8c:	60f8      	str	r0, [r7, #12]
 8004d8e:	e002      	b.n	8004d96 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d90:	f7fe ff16 	bl	8003bc0 <HAL_RCC_GetPCLK1Freq>
 8004d94:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	4413      	add	r3, r2
 8004d9e:	009a      	lsls	r2, r3, #2
 8004da0:	441a      	add	r2, r3
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dac:	4a22      	ldr	r2, [pc, #136]	@ (8004e38 <UART_SetConfig+0x118>)
 8004dae:	fba2 2303 	umull	r2, r3, r2, r3
 8004db2:	095b      	lsrs	r3, r3, #5
 8004db4:	0119      	lsls	r1, r3, #4
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	4613      	mov	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	4413      	add	r3, r2
 8004dbe:	009a      	lsls	r2, r3, #2
 8004dc0:	441a      	add	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8004e38 <UART_SetConfig+0x118>)
 8004dce:	fba3 0302 	umull	r0, r3, r3, r2
 8004dd2:	095b      	lsrs	r3, r3, #5
 8004dd4:	2064      	movs	r0, #100	@ 0x64
 8004dd6:	fb00 f303 	mul.w	r3, r0, r3
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	011b      	lsls	r3, r3, #4
 8004dde:	3332      	adds	r3, #50	@ 0x32
 8004de0:	4a15      	ldr	r2, [pc, #84]	@ (8004e38 <UART_SetConfig+0x118>)
 8004de2:	fba2 2303 	umull	r2, r3, r2, r3
 8004de6:	095b      	lsrs	r3, r3, #5
 8004de8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dec:	4419      	add	r1, r3
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	4613      	mov	r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	4413      	add	r3, r2
 8004df6:	009a      	lsls	r2, r3, #2
 8004df8:	441a      	add	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e04:	4b0c      	ldr	r3, [pc, #48]	@ (8004e38 <UART_SetConfig+0x118>)
 8004e06:	fba3 0302 	umull	r0, r3, r3, r2
 8004e0a:	095b      	lsrs	r3, r3, #5
 8004e0c:	2064      	movs	r0, #100	@ 0x64
 8004e0e:	fb00 f303 	mul.w	r3, r0, r3
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	011b      	lsls	r3, r3, #4
 8004e16:	3332      	adds	r3, #50	@ 0x32
 8004e18:	4a07      	ldr	r2, [pc, #28]	@ (8004e38 <UART_SetConfig+0x118>)
 8004e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1e:	095b      	lsrs	r3, r3, #5
 8004e20:	f003 020f 	and.w	r2, r3, #15
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	440a      	add	r2, r1
 8004e2a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004e2c:	bf00      	nop
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	40013800 	.word	0x40013800
 8004e38:	51eb851f 	.word	0x51eb851f

08004e3c <siprintf>:
 8004e3c:	b40e      	push	{r1, r2, r3}
 8004e3e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004e42:	b510      	push	{r4, lr}
 8004e44:	2400      	movs	r4, #0
 8004e46:	b09d      	sub	sp, #116	@ 0x74
 8004e48:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004e4a:	9002      	str	r0, [sp, #8]
 8004e4c:	9006      	str	r0, [sp, #24]
 8004e4e:	9107      	str	r1, [sp, #28]
 8004e50:	9104      	str	r1, [sp, #16]
 8004e52:	4809      	ldr	r0, [pc, #36]	@ (8004e78 <siprintf+0x3c>)
 8004e54:	4909      	ldr	r1, [pc, #36]	@ (8004e7c <siprintf+0x40>)
 8004e56:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e5a:	9105      	str	r1, [sp, #20]
 8004e5c:	6800      	ldr	r0, [r0, #0]
 8004e5e:	a902      	add	r1, sp, #8
 8004e60:	9301      	str	r3, [sp, #4]
 8004e62:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004e64:	f000 f9a0 	bl	80051a8 <_svfiprintf_r>
 8004e68:	9b02      	ldr	r3, [sp, #8]
 8004e6a:	701c      	strb	r4, [r3, #0]
 8004e6c:	b01d      	add	sp, #116	@ 0x74
 8004e6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e72:	b003      	add	sp, #12
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	2000000c 	.word	0x2000000c
 8004e7c:	ffff0208 	.word	0xffff0208

08004e80 <memset>:
 8004e80:	4603      	mov	r3, r0
 8004e82:	4402      	add	r2, r0
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d100      	bne.n	8004e8a <memset+0xa>
 8004e88:	4770      	bx	lr
 8004e8a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e8e:	e7f9      	b.n	8004e84 <memset+0x4>

08004e90 <__errno>:
 8004e90:	4b01      	ldr	r3, [pc, #4]	@ (8004e98 <__errno+0x8>)
 8004e92:	6818      	ldr	r0, [r3, #0]
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	2000000c 	.word	0x2000000c

08004e9c <__libc_init_array>:
 8004e9c:	b570      	push	{r4, r5, r6, lr}
 8004e9e:	2600      	movs	r6, #0
 8004ea0:	4d0c      	ldr	r5, [pc, #48]	@ (8004ed4 <__libc_init_array+0x38>)
 8004ea2:	4c0d      	ldr	r4, [pc, #52]	@ (8004ed8 <__libc_init_array+0x3c>)
 8004ea4:	1b64      	subs	r4, r4, r5
 8004ea6:	10a4      	asrs	r4, r4, #2
 8004ea8:	42a6      	cmp	r6, r4
 8004eaa:	d109      	bne.n	8004ec0 <__libc_init_array+0x24>
 8004eac:	f000 fd12 	bl	80058d4 <_init>
 8004eb0:	2600      	movs	r6, #0
 8004eb2:	4d0a      	ldr	r5, [pc, #40]	@ (8004edc <__libc_init_array+0x40>)
 8004eb4:	4c0a      	ldr	r4, [pc, #40]	@ (8004ee0 <__libc_init_array+0x44>)
 8004eb6:	1b64      	subs	r4, r4, r5
 8004eb8:	10a4      	asrs	r4, r4, #2
 8004eba:	42a6      	cmp	r6, r4
 8004ebc:	d105      	bne.n	8004eca <__libc_init_array+0x2e>
 8004ebe:	bd70      	pop	{r4, r5, r6, pc}
 8004ec0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ec4:	4798      	blx	r3
 8004ec6:	3601      	adds	r6, #1
 8004ec8:	e7ee      	b.n	8004ea8 <__libc_init_array+0xc>
 8004eca:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ece:	4798      	blx	r3
 8004ed0:	3601      	adds	r6, #1
 8004ed2:	e7f2      	b.n	8004eba <__libc_init_array+0x1e>
 8004ed4:	08005bb0 	.word	0x08005bb0
 8004ed8:	08005bb0 	.word	0x08005bb0
 8004edc:	08005bb0 	.word	0x08005bb0
 8004ee0:	08005bb4 	.word	0x08005bb4

08004ee4 <__retarget_lock_acquire_recursive>:
 8004ee4:	4770      	bx	lr

08004ee6 <__retarget_lock_release_recursive>:
 8004ee6:	4770      	bx	lr

08004ee8 <memcpy>:
 8004ee8:	440a      	add	r2, r1
 8004eea:	4291      	cmp	r1, r2
 8004eec:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ef0:	d100      	bne.n	8004ef4 <memcpy+0xc>
 8004ef2:	4770      	bx	lr
 8004ef4:	b510      	push	{r4, lr}
 8004ef6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004efa:	4291      	cmp	r1, r2
 8004efc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f00:	d1f9      	bne.n	8004ef6 <memcpy+0xe>
 8004f02:	bd10      	pop	{r4, pc}

08004f04 <_free_r>:
 8004f04:	b538      	push	{r3, r4, r5, lr}
 8004f06:	4605      	mov	r5, r0
 8004f08:	2900      	cmp	r1, #0
 8004f0a:	d040      	beq.n	8004f8e <_free_r+0x8a>
 8004f0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f10:	1f0c      	subs	r4, r1, #4
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	bfb8      	it	lt
 8004f16:	18e4      	addlt	r4, r4, r3
 8004f18:	f000 f8de 	bl	80050d8 <__malloc_lock>
 8004f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8004f90 <_free_r+0x8c>)
 8004f1e:	6813      	ldr	r3, [r2, #0]
 8004f20:	b933      	cbnz	r3, 8004f30 <_free_r+0x2c>
 8004f22:	6063      	str	r3, [r4, #4]
 8004f24:	6014      	str	r4, [r2, #0]
 8004f26:	4628      	mov	r0, r5
 8004f28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f2c:	f000 b8da 	b.w	80050e4 <__malloc_unlock>
 8004f30:	42a3      	cmp	r3, r4
 8004f32:	d908      	bls.n	8004f46 <_free_r+0x42>
 8004f34:	6820      	ldr	r0, [r4, #0]
 8004f36:	1821      	adds	r1, r4, r0
 8004f38:	428b      	cmp	r3, r1
 8004f3a:	bf01      	itttt	eq
 8004f3c:	6819      	ldreq	r1, [r3, #0]
 8004f3e:	685b      	ldreq	r3, [r3, #4]
 8004f40:	1809      	addeq	r1, r1, r0
 8004f42:	6021      	streq	r1, [r4, #0]
 8004f44:	e7ed      	b.n	8004f22 <_free_r+0x1e>
 8004f46:	461a      	mov	r2, r3
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	b10b      	cbz	r3, 8004f50 <_free_r+0x4c>
 8004f4c:	42a3      	cmp	r3, r4
 8004f4e:	d9fa      	bls.n	8004f46 <_free_r+0x42>
 8004f50:	6811      	ldr	r1, [r2, #0]
 8004f52:	1850      	adds	r0, r2, r1
 8004f54:	42a0      	cmp	r0, r4
 8004f56:	d10b      	bne.n	8004f70 <_free_r+0x6c>
 8004f58:	6820      	ldr	r0, [r4, #0]
 8004f5a:	4401      	add	r1, r0
 8004f5c:	1850      	adds	r0, r2, r1
 8004f5e:	4283      	cmp	r3, r0
 8004f60:	6011      	str	r1, [r2, #0]
 8004f62:	d1e0      	bne.n	8004f26 <_free_r+0x22>
 8004f64:	6818      	ldr	r0, [r3, #0]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	4408      	add	r0, r1
 8004f6a:	6010      	str	r0, [r2, #0]
 8004f6c:	6053      	str	r3, [r2, #4]
 8004f6e:	e7da      	b.n	8004f26 <_free_r+0x22>
 8004f70:	d902      	bls.n	8004f78 <_free_r+0x74>
 8004f72:	230c      	movs	r3, #12
 8004f74:	602b      	str	r3, [r5, #0]
 8004f76:	e7d6      	b.n	8004f26 <_free_r+0x22>
 8004f78:	6820      	ldr	r0, [r4, #0]
 8004f7a:	1821      	adds	r1, r4, r0
 8004f7c:	428b      	cmp	r3, r1
 8004f7e:	bf01      	itttt	eq
 8004f80:	6819      	ldreq	r1, [r3, #0]
 8004f82:	685b      	ldreq	r3, [r3, #4]
 8004f84:	1809      	addeq	r1, r1, r0
 8004f86:	6021      	streq	r1, [r4, #0]
 8004f88:	6063      	str	r3, [r4, #4]
 8004f8a:	6054      	str	r4, [r2, #4]
 8004f8c:	e7cb      	b.n	8004f26 <_free_r+0x22>
 8004f8e:	bd38      	pop	{r3, r4, r5, pc}
 8004f90:	20000c44 	.word	0x20000c44

08004f94 <sbrk_aligned>:
 8004f94:	b570      	push	{r4, r5, r6, lr}
 8004f96:	4e0f      	ldr	r6, [pc, #60]	@ (8004fd4 <sbrk_aligned+0x40>)
 8004f98:	460c      	mov	r4, r1
 8004f9a:	6831      	ldr	r1, [r6, #0]
 8004f9c:	4605      	mov	r5, r0
 8004f9e:	b911      	cbnz	r1, 8004fa6 <sbrk_aligned+0x12>
 8004fa0:	f000 fba8 	bl	80056f4 <_sbrk_r>
 8004fa4:	6030      	str	r0, [r6, #0]
 8004fa6:	4621      	mov	r1, r4
 8004fa8:	4628      	mov	r0, r5
 8004faa:	f000 fba3 	bl	80056f4 <_sbrk_r>
 8004fae:	1c43      	adds	r3, r0, #1
 8004fb0:	d103      	bne.n	8004fba <sbrk_aligned+0x26>
 8004fb2:	f04f 34ff 	mov.w	r4, #4294967295
 8004fb6:	4620      	mov	r0, r4
 8004fb8:	bd70      	pop	{r4, r5, r6, pc}
 8004fba:	1cc4      	adds	r4, r0, #3
 8004fbc:	f024 0403 	bic.w	r4, r4, #3
 8004fc0:	42a0      	cmp	r0, r4
 8004fc2:	d0f8      	beq.n	8004fb6 <sbrk_aligned+0x22>
 8004fc4:	1a21      	subs	r1, r4, r0
 8004fc6:	4628      	mov	r0, r5
 8004fc8:	f000 fb94 	bl	80056f4 <_sbrk_r>
 8004fcc:	3001      	adds	r0, #1
 8004fce:	d1f2      	bne.n	8004fb6 <sbrk_aligned+0x22>
 8004fd0:	e7ef      	b.n	8004fb2 <sbrk_aligned+0x1e>
 8004fd2:	bf00      	nop
 8004fd4:	20000c40 	.word	0x20000c40

08004fd8 <_malloc_r>:
 8004fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fdc:	1ccd      	adds	r5, r1, #3
 8004fde:	f025 0503 	bic.w	r5, r5, #3
 8004fe2:	3508      	adds	r5, #8
 8004fe4:	2d0c      	cmp	r5, #12
 8004fe6:	bf38      	it	cc
 8004fe8:	250c      	movcc	r5, #12
 8004fea:	2d00      	cmp	r5, #0
 8004fec:	4606      	mov	r6, r0
 8004fee:	db01      	blt.n	8004ff4 <_malloc_r+0x1c>
 8004ff0:	42a9      	cmp	r1, r5
 8004ff2:	d904      	bls.n	8004ffe <_malloc_r+0x26>
 8004ff4:	230c      	movs	r3, #12
 8004ff6:	6033      	str	r3, [r6, #0]
 8004ff8:	2000      	movs	r0, #0
 8004ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ffe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80050d4 <_malloc_r+0xfc>
 8005002:	f000 f869 	bl	80050d8 <__malloc_lock>
 8005006:	f8d8 3000 	ldr.w	r3, [r8]
 800500a:	461c      	mov	r4, r3
 800500c:	bb44      	cbnz	r4, 8005060 <_malloc_r+0x88>
 800500e:	4629      	mov	r1, r5
 8005010:	4630      	mov	r0, r6
 8005012:	f7ff ffbf 	bl	8004f94 <sbrk_aligned>
 8005016:	1c43      	adds	r3, r0, #1
 8005018:	4604      	mov	r4, r0
 800501a:	d158      	bne.n	80050ce <_malloc_r+0xf6>
 800501c:	f8d8 4000 	ldr.w	r4, [r8]
 8005020:	4627      	mov	r7, r4
 8005022:	2f00      	cmp	r7, #0
 8005024:	d143      	bne.n	80050ae <_malloc_r+0xd6>
 8005026:	2c00      	cmp	r4, #0
 8005028:	d04b      	beq.n	80050c2 <_malloc_r+0xea>
 800502a:	6823      	ldr	r3, [r4, #0]
 800502c:	4639      	mov	r1, r7
 800502e:	4630      	mov	r0, r6
 8005030:	eb04 0903 	add.w	r9, r4, r3
 8005034:	f000 fb5e 	bl	80056f4 <_sbrk_r>
 8005038:	4581      	cmp	r9, r0
 800503a:	d142      	bne.n	80050c2 <_malloc_r+0xea>
 800503c:	6821      	ldr	r1, [r4, #0]
 800503e:	4630      	mov	r0, r6
 8005040:	1a6d      	subs	r5, r5, r1
 8005042:	4629      	mov	r1, r5
 8005044:	f7ff ffa6 	bl	8004f94 <sbrk_aligned>
 8005048:	3001      	adds	r0, #1
 800504a:	d03a      	beq.n	80050c2 <_malloc_r+0xea>
 800504c:	6823      	ldr	r3, [r4, #0]
 800504e:	442b      	add	r3, r5
 8005050:	6023      	str	r3, [r4, #0]
 8005052:	f8d8 3000 	ldr.w	r3, [r8]
 8005056:	685a      	ldr	r2, [r3, #4]
 8005058:	bb62      	cbnz	r2, 80050b4 <_malloc_r+0xdc>
 800505a:	f8c8 7000 	str.w	r7, [r8]
 800505e:	e00f      	b.n	8005080 <_malloc_r+0xa8>
 8005060:	6822      	ldr	r2, [r4, #0]
 8005062:	1b52      	subs	r2, r2, r5
 8005064:	d420      	bmi.n	80050a8 <_malloc_r+0xd0>
 8005066:	2a0b      	cmp	r2, #11
 8005068:	d917      	bls.n	800509a <_malloc_r+0xc2>
 800506a:	1961      	adds	r1, r4, r5
 800506c:	42a3      	cmp	r3, r4
 800506e:	6025      	str	r5, [r4, #0]
 8005070:	bf18      	it	ne
 8005072:	6059      	strne	r1, [r3, #4]
 8005074:	6863      	ldr	r3, [r4, #4]
 8005076:	bf08      	it	eq
 8005078:	f8c8 1000 	streq.w	r1, [r8]
 800507c:	5162      	str	r2, [r4, r5]
 800507e:	604b      	str	r3, [r1, #4]
 8005080:	4630      	mov	r0, r6
 8005082:	f000 f82f 	bl	80050e4 <__malloc_unlock>
 8005086:	f104 000b 	add.w	r0, r4, #11
 800508a:	1d23      	adds	r3, r4, #4
 800508c:	f020 0007 	bic.w	r0, r0, #7
 8005090:	1ac2      	subs	r2, r0, r3
 8005092:	bf1c      	itt	ne
 8005094:	1a1b      	subne	r3, r3, r0
 8005096:	50a3      	strne	r3, [r4, r2]
 8005098:	e7af      	b.n	8004ffa <_malloc_r+0x22>
 800509a:	6862      	ldr	r2, [r4, #4]
 800509c:	42a3      	cmp	r3, r4
 800509e:	bf0c      	ite	eq
 80050a0:	f8c8 2000 	streq.w	r2, [r8]
 80050a4:	605a      	strne	r2, [r3, #4]
 80050a6:	e7eb      	b.n	8005080 <_malloc_r+0xa8>
 80050a8:	4623      	mov	r3, r4
 80050aa:	6864      	ldr	r4, [r4, #4]
 80050ac:	e7ae      	b.n	800500c <_malloc_r+0x34>
 80050ae:	463c      	mov	r4, r7
 80050b0:	687f      	ldr	r7, [r7, #4]
 80050b2:	e7b6      	b.n	8005022 <_malloc_r+0x4a>
 80050b4:	461a      	mov	r2, r3
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	42a3      	cmp	r3, r4
 80050ba:	d1fb      	bne.n	80050b4 <_malloc_r+0xdc>
 80050bc:	2300      	movs	r3, #0
 80050be:	6053      	str	r3, [r2, #4]
 80050c0:	e7de      	b.n	8005080 <_malloc_r+0xa8>
 80050c2:	230c      	movs	r3, #12
 80050c4:	4630      	mov	r0, r6
 80050c6:	6033      	str	r3, [r6, #0]
 80050c8:	f000 f80c 	bl	80050e4 <__malloc_unlock>
 80050cc:	e794      	b.n	8004ff8 <_malloc_r+0x20>
 80050ce:	6005      	str	r5, [r0, #0]
 80050d0:	e7d6      	b.n	8005080 <_malloc_r+0xa8>
 80050d2:	bf00      	nop
 80050d4:	20000c44 	.word	0x20000c44

080050d8 <__malloc_lock>:
 80050d8:	4801      	ldr	r0, [pc, #4]	@ (80050e0 <__malloc_lock+0x8>)
 80050da:	f7ff bf03 	b.w	8004ee4 <__retarget_lock_acquire_recursive>
 80050de:	bf00      	nop
 80050e0:	20000c3c 	.word	0x20000c3c

080050e4 <__malloc_unlock>:
 80050e4:	4801      	ldr	r0, [pc, #4]	@ (80050ec <__malloc_unlock+0x8>)
 80050e6:	f7ff befe 	b.w	8004ee6 <__retarget_lock_release_recursive>
 80050ea:	bf00      	nop
 80050ec:	20000c3c 	.word	0x20000c3c

080050f0 <__ssputs_r>:
 80050f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050f4:	461f      	mov	r7, r3
 80050f6:	688e      	ldr	r6, [r1, #8]
 80050f8:	4682      	mov	sl, r0
 80050fa:	42be      	cmp	r6, r7
 80050fc:	460c      	mov	r4, r1
 80050fe:	4690      	mov	r8, r2
 8005100:	680b      	ldr	r3, [r1, #0]
 8005102:	d82d      	bhi.n	8005160 <__ssputs_r+0x70>
 8005104:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005108:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800510c:	d026      	beq.n	800515c <__ssputs_r+0x6c>
 800510e:	6965      	ldr	r5, [r4, #20]
 8005110:	6909      	ldr	r1, [r1, #16]
 8005112:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005116:	eba3 0901 	sub.w	r9, r3, r1
 800511a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800511e:	1c7b      	adds	r3, r7, #1
 8005120:	444b      	add	r3, r9
 8005122:	106d      	asrs	r5, r5, #1
 8005124:	429d      	cmp	r5, r3
 8005126:	bf38      	it	cc
 8005128:	461d      	movcc	r5, r3
 800512a:	0553      	lsls	r3, r2, #21
 800512c:	d527      	bpl.n	800517e <__ssputs_r+0x8e>
 800512e:	4629      	mov	r1, r5
 8005130:	f7ff ff52 	bl	8004fd8 <_malloc_r>
 8005134:	4606      	mov	r6, r0
 8005136:	b360      	cbz	r0, 8005192 <__ssputs_r+0xa2>
 8005138:	464a      	mov	r2, r9
 800513a:	6921      	ldr	r1, [r4, #16]
 800513c:	f7ff fed4 	bl	8004ee8 <memcpy>
 8005140:	89a3      	ldrh	r3, [r4, #12]
 8005142:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005146:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800514a:	81a3      	strh	r3, [r4, #12]
 800514c:	6126      	str	r6, [r4, #16]
 800514e:	444e      	add	r6, r9
 8005150:	6026      	str	r6, [r4, #0]
 8005152:	463e      	mov	r6, r7
 8005154:	6165      	str	r5, [r4, #20]
 8005156:	eba5 0509 	sub.w	r5, r5, r9
 800515a:	60a5      	str	r5, [r4, #8]
 800515c:	42be      	cmp	r6, r7
 800515e:	d900      	bls.n	8005162 <__ssputs_r+0x72>
 8005160:	463e      	mov	r6, r7
 8005162:	4632      	mov	r2, r6
 8005164:	4641      	mov	r1, r8
 8005166:	6820      	ldr	r0, [r4, #0]
 8005168:	f000 faaa 	bl	80056c0 <memmove>
 800516c:	2000      	movs	r0, #0
 800516e:	68a3      	ldr	r3, [r4, #8]
 8005170:	1b9b      	subs	r3, r3, r6
 8005172:	60a3      	str	r3, [r4, #8]
 8005174:	6823      	ldr	r3, [r4, #0]
 8005176:	4433      	add	r3, r6
 8005178:	6023      	str	r3, [r4, #0]
 800517a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800517e:	462a      	mov	r2, r5
 8005180:	f000 fad6 	bl	8005730 <_realloc_r>
 8005184:	4606      	mov	r6, r0
 8005186:	2800      	cmp	r0, #0
 8005188:	d1e0      	bne.n	800514c <__ssputs_r+0x5c>
 800518a:	4650      	mov	r0, sl
 800518c:	6921      	ldr	r1, [r4, #16]
 800518e:	f7ff feb9 	bl	8004f04 <_free_r>
 8005192:	230c      	movs	r3, #12
 8005194:	f8ca 3000 	str.w	r3, [sl]
 8005198:	89a3      	ldrh	r3, [r4, #12]
 800519a:	f04f 30ff 	mov.w	r0, #4294967295
 800519e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051a2:	81a3      	strh	r3, [r4, #12]
 80051a4:	e7e9      	b.n	800517a <__ssputs_r+0x8a>
	...

080051a8 <_svfiprintf_r>:
 80051a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051ac:	4698      	mov	r8, r3
 80051ae:	898b      	ldrh	r3, [r1, #12]
 80051b0:	4607      	mov	r7, r0
 80051b2:	061b      	lsls	r3, r3, #24
 80051b4:	460d      	mov	r5, r1
 80051b6:	4614      	mov	r4, r2
 80051b8:	b09d      	sub	sp, #116	@ 0x74
 80051ba:	d510      	bpl.n	80051de <_svfiprintf_r+0x36>
 80051bc:	690b      	ldr	r3, [r1, #16]
 80051be:	b973      	cbnz	r3, 80051de <_svfiprintf_r+0x36>
 80051c0:	2140      	movs	r1, #64	@ 0x40
 80051c2:	f7ff ff09 	bl	8004fd8 <_malloc_r>
 80051c6:	6028      	str	r0, [r5, #0]
 80051c8:	6128      	str	r0, [r5, #16]
 80051ca:	b930      	cbnz	r0, 80051da <_svfiprintf_r+0x32>
 80051cc:	230c      	movs	r3, #12
 80051ce:	603b      	str	r3, [r7, #0]
 80051d0:	f04f 30ff 	mov.w	r0, #4294967295
 80051d4:	b01d      	add	sp, #116	@ 0x74
 80051d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051da:	2340      	movs	r3, #64	@ 0x40
 80051dc:	616b      	str	r3, [r5, #20]
 80051de:	2300      	movs	r3, #0
 80051e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80051e2:	2320      	movs	r3, #32
 80051e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80051e8:	2330      	movs	r3, #48	@ 0x30
 80051ea:	f04f 0901 	mov.w	r9, #1
 80051ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80051f2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800538c <_svfiprintf_r+0x1e4>
 80051f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80051fa:	4623      	mov	r3, r4
 80051fc:	469a      	mov	sl, r3
 80051fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005202:	b10a      	cbz	r2, 8005208 <_svfiprintf_r+0x60>
 8005204:	2a25      	cmp	r2, #37	@ 0x25
 8005206:	d1f9      	bne.n	80051fc <_svfiprintf_r+0x54>
 8005208:	ebba 0b04 	subs.w	fp, sl, r4
 800520c:	d00b      	beq.n	8005226 <_svfiprintf_r+0x7e>
 800520e:	465b      	mov	r3, fp
 8005210:	4622      	mov	r2, r4
 8005212:	4629      	mov	r1, r5
 8005214:	4638      	mov	r0, r7
 8005216:	f7ff ff6b 	bl	80050f0 <__ssputs_r>
 800521a:	3001      	adds	r0, #1
 800521c:	f000 80a7 	beq.w	800536e <_svfiprintf_r+0x1c6>
 8005220:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005222:	445a      	add	r2, fp
 8005224:	9209      	str	r2, [sp, #36]	@ 0x24
 8005226:	f89a 3000 	ldrb.w	r3, [sl]
 800522a:	2b00      	cmp	r3, #0
 800522c:	f000 809f 	beq.w	800536e <_svfiprintf_r+0x1c6>
 8005230:	2300      	movs	r3, #0
 8005232:	f04f 32ff 	mov.w	r2, #4294967295
 8005236:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800523a:	f10a 0a01 	add.w	sl, sl, #1
 800523e:	9304      	str	r3, [sp, #16]
 8005240:	9307      	str	r3, [sp, #28]
 8005242:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005246:	931a      	str	r3, [sp, #104]	@ 0x68
 8005248:	4654      	mov	r4, sl
 800524a:	2205      	movs	r2, #5
 800524c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005250:	484e      	ldr	r0, [pc, #312]	@ (800538c <_svfiprintf_r+0x1e4>)
 8005252:	f000 fa5f 	bl	8005714 <memchr>
 8005256:	9a04      	ldr	r2, [sp, #16]
 8005258:	b9d8      	cbnz	r0, 8005292 <_svfiprintf_r+0xea>
 800525a:	06d0      	lsls	r0, r2, #27
 800525c:	bf44      	itt	mi
 800525e:	2320      	movmi	r3, #32
 8005260:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005264:	0711      	lsls	r1, r2, #28
 8005266:	bf44      	itt	mi
 8005268:	232b      	movmi	r3, #43	@ 0x2b
 800526a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800526e:	f89a 3000 	ldrb.w	r3, [sl]
 8005272:	2b2a      	cmp	r3, #42	@ 0x2a
 8005274:	d015      	beq.n	80052a2 <_svfiprintf_r+0xfa>
 8005276:	4654      	mov	r4, sl
 8005278:	2000      	movs	r0, #0
 800527a:	f04f 0c0a 	mov.w	ip, #10
 800527e:	9a07      	ldr	r2, [sp, #28]
 8005280:	4621      	mov	r1, r4
 8005282:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005286:	3b30      	subs	r3, #48	@ 0x30
 8005288:	2b09      	cmp	r3, #9
 800528a:	d94b      	bls.n	8005324 <_svfiprintf_r+0x17c>
 800528c:	b1b0      	cbz	r0, 80052bc <_svfiprintf_r+0x114>
 800528e:	9207      	str	r2, [sp, #28]
 8005290:	e014      	b.n	80052bc <_svfiprintf_r+0x114>
 8005292:	eba0 0308 	sub.w	r3, r0, r8
 8005296:	fa09 f303 	lsl.w	r3, r9, r3
 800529a:	4313      	orrs	r3, r2
 800529c:	46a2      	mov	sl, r4
 800529e:	9304      	str	r3, [sp, #16]
 80052a0:	e7d2      	b.n	8005248 <_svfiprintf_r+0xa0>
 80052a2:	9b03      	ldr	r3, [sp, #12]
 80052a4:	1d19      	adds	r1, r3, #4
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	9103      	str	r1, [sp, #12]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	bfbb      	ittet	lt
 80052ae:	425b      	neglt	r3, r3
 80052b0:	f042 0202 	orrlt.w	r2, r2, #2
 80052b4:	9307      	strge	r3, [sp, #28]
 80052b6:	9307      	strlt	r3, [sp, #28]
 80052b8:	bfb8      	it	lt
 80052ba:	9204      	strlt	r2, [sp, #16]
 80052bc:	7823      	ldrb	r3, [r4, #0]
 80052be:	2b2e      	cmp	r3, #46	@ 0x2e
 80052c0:	d10a      	bne.n	80052d8 <_svfiprintf_r+0x130>
 80052c2:	7863      	ldrb	r3, [r4, #1]
 80052c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80052c6:	d132      	bne.n	800532e <_svfiprintf_r+0x186>
 80052c8:	9b03      	ldr	r3, [sp, #12]
 80052ca:	3402      	adds	r4, #2
 80052cc:	1d1a      	adds	r2, r3, #4
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	9203      	str	r2, [sp, #12]
 80052d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80052d6:	9305      	str	r3, [sp, #20]
 80052d8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005390 <_svfiprintf_r+0x1e8>
 80052dc:	2203      	movs	r2, #3
 80052de:	4650      	mov	r0, sl
 80052e0:	7821      	ldrb	r1, [r4, #0]
 80052e2:	f000 fa17 	bl	8005714 <memchr>
 80052e6:	b138      	cbz	r0, 80052f8 <_svfiprintf_r+0x150>
 80052e8:	2240      	movs	r2, #64	@ 0x40
 80052ea:	9b04      	ldr	r3, [sp, #16]
 80052ec:	eba0 000a 	sub.w	r0, r0, sl
 80052f0:	4082      	lsls	r2, r0
 80052f2:	4313      	orrs	r3, r2
 80052f4:	3401      	adds	r4, #1
 80052f6:	9304      	str	r3, [sp, #16]
 80052f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052fc:	2206      	movs	r2, #6
 80052fe:	4825      	ldr	r0, [pc, #148]	@ (8005394 <_svfiprintf_r+0x1ec>)
 8005300:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005304:	f000 fa06 	bl	8005714 <memchr>
 8005308:	2800      	cmp	r0, #0
 800530a:	d036      	beq.n	800537a <_svfiprintf_r+0x1d2>
 800530c:	4b22      	ldr	r3, [pc, #136]	@ (8005398 <_svfiprintf_r+0x1f0>)
 800530e:	bb1b      	cbnz	r3, 8005358 <_svfiprintf_r+0x1b0>
 8005310:	9b03      	ldr	r3, [sp, #12]
 8005312:	3307      	adds	r3, #7
 8005314:	f023 0307 	bic.w	r3, r3, #7
 8005318:	3308      	adds	r3, #8
 800531a:	9303      	str	r3, [sp, #12]
 800531c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800531e:	4433      	add	r3, r6
 8005320:	9309      	str	r3, [sp, #36]	@ 0x24
 8005322:	e76a      	b.n	80051fa <_svfiprintf_r+0x52>
 8005324:	460c      	mov	r4, r1
 8005326:	2001      	movs	r0, #1
 8005328:	fb0c 3202 	mla	r2, ip, r2, r3
 800532c:	e7a8      	b.n	8005280 <_svfiprintf_r+0xd8>
 800532e:	2300      	movs	r3, #0
 8005330:	f04f 0c0a 	mov.w	ip, #10
 8005334:	4619      	mov	r1, r3
 8005336:	3401      	adds	r4, #1
 8005338:	9305      	str	r3, [sp, #20]
 800533a:	4620      	mov	r0, r4
 800533c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005340:	3a30      	subs	r2, #48	@ 0x30
 8005342:	2a09      	cmp	r2, #9
 8005344:	d903      	bls.n	800534e <_svfiprintf_r+0x1a6>
 8005346:	2b00      	cmp	r3, #0
 8005348:	d0c6      	beq.n	80052d8 <_svfiprintf_r+0x130>
 800534a:	9105      	str	r1, [sp, #20]
 800534c:	e7c4      	b.n	80052d8 <_svfiprintf_r+0x130>
 800534e:	4604      	mov	r4, r0
 8005350:	2301      	movs	r3, #1
 8005352:	fb0c 2101 	mla	r1, ip, r1, r2
 8005356:	e7f0      	b.n	800533a <_svfiprintf_r+0x192>
 8005358:	ab03      	add	r3, sp, #12
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	462a      	mov	r2, r5
 800535e:	4638      	mov	r0, r7
 8005360:	4b0e      	ldr	r3, [pc, #56]	@ (800539c <_svfiprintf_r+0x1f4>)
 8005362:	a904      	add	r1, sp, #16
 8005364:	f3af 8000 	nop.w
 8005368:	1c42      	adds	r2, r0, #1
 800536a:	4606      	mov	r6, r0
 800536c:	d1d6      	bne.n	800531c <_svfiprintf_r+0x174>
 800536e:	89ab      	ldrh	r3, [r5, #12]
 8005370:	065b      	lsls	r3, r3, #25
 8005372:	f53f af2d 	bmi.w	80051d0 <_svfiprintf_r+0x28>
 8005376:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005378:	e72c      	b.n	80051d4 <_svfiprintf_r+0x2c>
 800537a:	ab03      	add	r3, sp, #12
 800537c:	9300      	str	r3, [sp, #0]
 800537e:	462a      	mov	r2, r5
 8005380:	4638      	mov	r0, r7
 8005382:	4b06      	ldr	r3, [pc, #24]	@ (800539c <_svfiprintf_r+0x1f4>)
 8005384:	a904      	add	r1, sp, #16
 8005386:	f000 f87d 	bl	8005484 <_printf_i>
 800538a:	e7ed      	b.n	8005368 <_svfiprintf_r+0x1c0>
 800538c:	08005b72 	.word	0x08005b72
 8005390:	08005b78 	.word	0x08005b78
 8005394:	08005b7c 	.word	0x08005b7c
 8005398:	00000000 	.word	0x00000000
 800539c:	080050f1 	.word	0x080050f1

080053a0 <_printf_common>:
 80053a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053a4:	4616      	mov	r6, r2
 80053a6:	4698      	mov	r8, r3
 80053a8:	688a      	ldr	r2, [r1, #8]
 80053aa:	690b      	ldr	r3, [r1, #16]
 80053ac:	4607      	mov	r7, r0
 80053ae:	4293      	cmp	r3, r2
 80053b0:	bfb8      	it	lt
 80053b2:	4613      	movlt	r3, r2
 80053b4:	6033      	str	r3, [r6, #0]
 80053b6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80053ba:	460c      	mov	r4, r1
 80053bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053c0:	b10a      	cbz	r2, 80053c6 <_printf_common+0x26>
 80053c2:	3301      	adds	r3, #1
 80053c4:	6033      	str	r3, [r6, #0]
 80053c6:	6823      	ldr	r3, [r4, #0]
 80053c8:	0699      	lsls	r1, r3, #26
 80053ca:	bf42      	ittt	mi
 80053cc:	6833      	ldrmi	r3, [r6, #0]
 80053ce:	3302      	addmi	r3, #2
 80053d0:	6033      	strmi	r3, [r6, #0]
 80053d2:	6825      	ldr	r5, [r4, #0]
 80053d4:	f015 0506 	ands.w	r5, r5, #6
 80053d8:	d106      	bne.n	80053e8 <_printf_common+0x48>
 80053da:	f104 0a19 	add.w	sl, r4, #25
 80053de:	68e3      	ldr	r3, [r4, #12]
 80053e0:	6832      	ldr	r2, [r6, #0]
 80053e2:	1a9b      	subs	r3, r3, r2
 80053e4:	42ab      	cmp	r3, r5
 80053e6:	dc2b      	bgt.n	8005440 <_printf_common+0xa0>
 80053e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80053ec:	6822      	ldr	r2, [r4, #0]
 80053ee:	3b00      	subs	r3, #0
 80053f0:	bf18      	it	ne
 80053f2:	2301      	movne	r3, #1
 80053f4:	0692      	lsls	r2, r2, #26
 80053f6:	d430      	bmi.n	800545a <_printf_common+0xba>
 80053f8:	4641      	mov	r1, r8
 80053fa:	4638      	mov	r0, r7
 80053fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005400:	47c8      	blx	r9
 8005402:	3001      	adds	r0, #1
 8005404:	d023      	beq.n	800544e <_printf_common+0xae>
 8005406:	6823      	ldr	r3, [r4, #0]
 8005408:	6922      	ldr	r2, [r4, #16]
 800540a:	f003 0306 	and.w	r3, r3, #6
 800540e:	2b04      	cmp	r3, #4
 8005410:	bf14      	ite	ne
 8005412:	2500      	movne	r5, #0
 8005414:	6833      	ldreq	r3, [r6, #0]
 8005416:	f04f 0600 	mov.w	r6, #0
 800541a:	bf08      	it	eq
 800541c:	68e5      	ldreq	r5, [r4, #12]
 800541e:	f104 041a 	add.w	r4, r4, #26
 8005422:	bf08      	it	eq
 8005424:	1aed      	subeq	r5, r5, r3
 8005426:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800542a:	bf08      	it	eq
 800542c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005430:	4293      	cmp	r3, r2
 8005432:	bfc4      	itt	gt
 8005434:	1a9b      	subgt	r3, r3, r2
 8005436:	18ed      	addgt	r5, r5, r3
 8005438:	42b5      	cmp	r5, r6
 800543a:	d11a      	bne.n	8005472 <_printf_common+0xd2>
 800543c:	2000      	movs	r0, #0
 800543e:	e008      	b.n	8005452 <_printf_common+0xb2>
 8005440:	2301      	movs	r3, #1
 8005442:	4652      	mov	r2, sl
 8005444:	4641      	mov	r1, r8
 8005446:	4638      	mov	r0, r7
 8005448:	47c8      	blx	r9
 800544a:	3001      	adds	r0, #1
 800544c:	d103      	bne.n	8005456 <_printf_common+0xb6>
 800544e:	f04f 30ff 	mov.w	r0, #4294967295
 8005452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005456:	3501      	adds	r5, #1
 8005458:	e7c1      	b.n	80053de <_printf_common+0x3e>
 800545a:	2030      	movs	r0, #48	@ 0x30
 800545c:	18e1      	adds	r1, r4, r3
 800545e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005462:	1c5a      	adds	r2, r3, #1
 8005464:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005468:	4422      	add	r2, r4
 800546a:	3302      	adds	r3, #2
 800546c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005470:	e7c2      	b.n	80053f8 <_printf_common+0x58>
 8005472:	2301      	movs	r3, #1
 8005474:	4622      	mov	r2, r4
 8005476:	4641      	mov	r1, r8
 8005478:	4638      	mov	r0, r7
 800547a:	47c8      	blx	r9
 800547c:	3001      	adds	r0, #1
 800547e:	d0e6      	beq.n	800544e <_printf_common+0xae>
 8005480:	3601      	adds	r6, #1
 8005482:	e7d9      	b.n	8005438 <_printf_common+0x98>

08005484 <_printf_i>:
 8005484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005488:	7e0f      	ldrb	r7, [r1, #24]
 800548a:	4691      	mov	r9, r2
 800548c:	2f78      	cmp	r7, #120	@ 0x78
 800548e:	4680      	mov	r8, r0
 8005490:	460c      	mov	r4, r1
 8005492:	469a      	mov	sl, r3
 8005494:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005496:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800549a:	d807      	bhi.n	80054ac <_printf_i+0x28>
 800549c:	2f62      	cmp	r7, #98	@ 0x62
 800549e:	d80a      	bhi.n	80054b6 <_printf_i+0x32>
 80054a0:	2f00      	cmp	r7, #0
 80054a2:	f000 80d1 	beq.w	8005648 <_printf_i+0x1c4>
 80054a6:	2f58      	cmp	r7, #88	@ 0x58
 80054a8:	f000 80b8 	beq.w	800561c <_printf_i+0x198>
 80054ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80054b4:	e03a      	b.n	800552c <_printf_i+0xa8>
 80054b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80054ba:	2b15      	cmp	r3, #21
 80054bc:	d8f6      	bhi.n	80054ac <_printf_i+0x28>
 80054be:	a101      	add	r1, pc, #4	@ (adr r1, 80054c4 <_printf_i+0x40>)
 80054c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054c4:	0800551d 	.word	0x0800551d
 80054c8:	08005531 	.word	0x08005531
 80054cc:	080054ad 	.word	0x080054ad
 80054d0:	080054ad 	.word	0x080054ad
 80054d4:	080054ad 	.word	0x080054ad
 80054d8:	080054ad 	.word	0x080054ad
 80054dc:	08005531 	.word	0x08005531
 80054e0:	080054ad 	.word	0x080054ad
 80054e4:	080054ad 	.word	0x080054ad
 80054e8:	080054ad 	.word	0x080054ad
 80054ec:	080054ad 	.word	0x080054ad
 80054f0:	0800562f 	.word	0x0800562f
 80054f4:	0800555b 	.word	0x0800555b
 80054f8:	080055e9 	.word	0x080055e9
 80054fc:	080054ad 	.word	0x080054ad
 8005500:	080054ad 	.word	0x080054ad
 8005504:	08005651 	.word	0x08005651
 8005508:	080054ad 	.word	0x080054ad
 800550c:	0800555b 	.word	0x0800555b
 8005510:	080054ad 	.word	0x080054ad
 8005514:	080054ad 	.word	0x080054ad
 8005518:	080055f1 	.word	0x080055f1
 800551c:	6833      	ldr	r3, [r6, #0]
 800551e:	1d1a      	adds	r2, r3, #4
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	6032      	str	r2, [r6, #0]
 8005524:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005528:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800552c:	2301      	movs	r3, #1
 800552e:	e09c      	b.n	800566a <_printf_i+0x1e6>
 8005530:	6833      	ldr	r3, [r6, #0]
 8005532:	6820      	ldr	r0, [r4, #0]
 8005534:	1d19      	adds	r1, r3, #4
 8005536:	6031      	str	r1, [r6, #0]
 8005538:	0606      	lsls	r6, r0, #24
 800553a:	d501      	bpl.n	8005540 <_printf_i+0xbc>
 800553c:	681d      	ldr	r5, [r3, #0]
 800553e:	e003      	b.n	8005548 <_printf_i+0xc4>
 8005540:	0645      	lsls	r5, r0, #25
 8005542:	d5fb      	bpl.n	800553c <_printf_i+0xb8>
 8005544:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005548:	2d00      	cmp	r5, #0
 800554a:	da03      	bge.n	8005554 <_printf_i+0xd0>
 800554c:	232d      	movs	r3, #45	@ 0x2d
 800554e:	426d      	negs	r5, r5
 8005550:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005554:	230a      	movs	r3, #10
 8005556:	4858      	ldr	r0, [pc, #352]	@ (80056b8 <_printf_i+0x234>)
 8005558:	e011      	b.n	800557e <_printf_i+0xfa>
 800555a:	6821      	ldr	r1, [r4, #0]
 800555c:	6833      	ldr	r3, [r6, #0]
 800555e:	0608      	lsls	r0, r1, #24
 8005560:	f853 5b04 	ldr.w	r5, [r3], #4
 8005564:	d402      	bmi.n	800556c <_printf_i+0xe8>
 8005566:	0649      	lsls	r1, r1, #25
 8005568:	bf48      	it	mi
 800556a:	b2ad      	uxthmi	r5, r5
 800556c:	2f6f      	cmp	r7, #111	@ 0x6f
 800556e:	6033      	str	r3, [r6, #0]
 8005570:	bf14      	ite	ne
 8005572:	230a      	movne	r3, #10
 8005574:	2308      	moveq	r3, #8
 8005576:	4850      	ldr	r0, [pc, #320]	@ (80056b8 <_printf_i+0x234>)
 8005578:	2100      	movs	r1, #0
 800557a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800557e:	6866      	ldr	r6, [r4, #4]
 8005580:	2e00      	cmp	r6, #0
 8005582:	60a6      	str	r6, [r4, #8]
 8005584:	db05      	blt.n	8005592 <_printf_i+0x10e>
 8005586:	6821      	ldr	r1, [r4, #0]
 8005588:	432e      	orrs	r6, r5
 800558a:	f021 0104 	bic.w	r1, r1, #4
 800558e:	6021      	str	r1, [r4, #0]
 8005590:	d04b      	beq.n	800562a <_printf_i+0x1a6>
 8005592:	4616      	mov	r6, r2
 8005594:	fbb5 f1f3 	udiv	r1, r5, r3
 8005598:	fb03 5711 	mls	r7, r3, r1, r5
 800559c:	5dc7      	ldrb	r7, [r0, r7]
 800559e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055a2:	462f      	mov	r7, r5
 80055a4:	42bb      	cmp	r3, r7
 80055a6:	460d      	mov	r5, r1
 80055a8:	d9f4      	bls.n	8005594 <_printf_i+0x110>
 80055aa:	2b08      	cmp	r3, #8
 80055ac:	d10b      	bne.n	80055c6 <_printf_i+0x142>
 80055ae:	6823      	ldr	r3, [r4, #0]
 80055b0:	07df      	lsls	r7, r3, #31
 80055b2:	d508      	bpl.n	80055c6 <_printf_i+0x142>
 80055b4:	6923      	ldr	r3, [r4, #16]
 80055b6:	6861      	ldr	r1, [r4, #4]
 80055b8:	4299      	cmp	r1, r3
 80055ba:	bfde      	ittt	le
 80055bc:	2330      	movle	r3, #48	@ 0x30
 80055be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80055c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80055c6:	1b92      	subs	r2, r2, r6
 80055c8:	6122      	str	r2, [r4, #16]
 80055ca:	464b      	mov	r3, r9
 80055cc:	4621      	mov	r1, r4
 80055ce:	4640      	mov	r0, r8
 80055d0:	f8cd a000 	str.w	sl, [sp]
 80055d4:	aa03      	add	r2, sp, #12
 80055d6:	f7ff fee3 	bl	80053a0 <_printf_common>
 80055da:	3001      	adds	r0, #1
 80055dc:	d14a      	bne.n	8005674 <_printf_i+0x1f0>
 80055de:	f04f 30ff 	mov.w	r0, #4294967295
 80055e2:	b004      	add	sp, #16
 80055e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055e8:	6823      	ldr	r3, [r4, #0]
 80055ea:	f043 0320 	orr.w	r3, r3, #32
 80055ee:	6023      	str	r3, [r4, #0]
 80055f0:	2778      	movs	r7, #120	@ 0x78
 80055f2:	4832      	ldr	r0, [pc, #200]	@ (80056bc <_printf_i+0x238>)
 80055f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80055f8:	6823      	ldr	r3, [r4, #0]
 80055fa:	6831      	ldr	r1, [r6, #0]
 80055fc:	061f      	lsls	r7, r3, #24
 80055fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8005602:	d402      	bmi.n	800560a <_printf_i+0x186>
 8005604:	065f      	lsls	r7, r3, #25
 8005606:	bf48      	it	mi
 8005608:	b2ad      	uxthmi	r5, r5
 800560a:	6031      	str	r1, [r6, #0]
 800560c:	07d9      	lsls	r1, r3, #31
 800560e:	bf44      	itt	mi
 8005610:	f043 0320 	orrmi.w	r3, r3, #32
 8005614:	6023      	strmi	r3, [r4, #0]
 8005616:	b11d      	cbz	r5, 8005620 <_printf_i+0x19c>
 8005618:	2310      	movs	r3, #16
 800561a:	e7ad      	b.n	8005578 <_printf_i+0xf4>
 800561c:	4826      	ldr	r0, [pc, #152]	@ (80056b8 <_printf_i+0x234>)
 800561e:	e7e9      	b.n	80055f4 <_printf_i+0x170>
 8005620:	6823      	ldr	r3, [r4, #0]
 8005622:	f023 0320 	bic.w	r3, r3, #32
 8005626:	6023      	str	r3, [r4, #0]
 8005628:	e7f6      	b.n	8005618 <_printf_i+0x194>
 800562a:	4616      	mov	r6, r2
 800562c:	e7bd      	b.n	80055aa <_printf_i+0x126>
 800562e:	6833      	ldr	r3, [r6, #0]
 8005630:	6825      	ldr	r5, [r4, #0]
 8005632:	1d18      	adds	r0, r3, #4
 8005634:	6961      	ldr	r1, [r4, #20]
 8005636:	6030      	str	r0, [r6, #0]
 8005638:	062e      	lsls	r6, r5, #24
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	d501      	bpl.n	8005642 <_printf_i+0x1be>
 800563e:	6019      	str	r1, [r3, #0]
 8005640:	e002      	b.n	8005648 <_printf_i+0x1c4>
 8005642:	0668      	lsls	r0, r5, #25
 8005644:	d5fb      	bpl.n	800563e <_printf_i+0x1ba>
 8005646:	8019      	strh	r1, [r3, #0]
 8005648:	2300      	movs	r3, #0
 800564a:	4616      	mov	r6, r2
 800564c:	6123      	str	r3, [r4, #16]
 800564e:	e7bc      	b.n	80055ca <_printf_i+0x146>
 8005650:	6833      	ldr	r3, [r6, #0]
 8005652:	2100      	movs	r1, #0
 8005654:	1d1a      	adds	r2, r3, #4
 8005656:	6032      	str	r2, [r6, #0]
 8005658:	681e      	ldr	r6, [r3, #0]
 800565a:	6862      	ldr	r2, [r4, #4]
 800565c:	4630      	mov	r0, r6
 800565e:	f000 f859 	bl	8005714 <memchr>
 8005662:	b108      	cbz	r0, 8005668 <_printf_i+0x1e4>
 8005664:	1b80      	subs	r0, r0, r6
 8005666:	6060      	str	r0, [r4, #4]
 8005668:	6863      	ldr	r3, [r4, #4]
 800566a:	6123      	str	r3, [r4, #16]
 800566c:	2300      	movs	r3, #0
 800566e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005672:	e7aa      	b.n	80055ca <_printf_i+0x146>
 8005674:	4632      	mov	r2, r6
 8005676:	4649      	mov	r1, r9
 8005678:	4640      	mov	r0, r8
 800567a:	6923      	ldr	r3, [r4, #16]
 800567c:	47d0      	blx	sl
 800567e:	3001      	adds	r0, #1
 8005680:	d0ad      	beq.n	80055de <_printf_i+0x15a>
 8005682:	6823      	ldr	r3, [r4, #0]
 8005684:	079b      	lsls	r3, r3, #30
 8005686:	d413      	bmi.n	80056b0 <_printf_i+0x22c>
 8005688:	68e0      	ldr	r0, [r4, #12]
 800568a:	9b03      	ldr	r3, [sp, #12]
 800568c:	4298      	cmp	r0, r3
 800568e:	bfb8      	it	lt
 8005690:	4618      	movlt	r0, r3
 8005692:	e7a6      	b.n	80055e2 <_printf_i+0x15e>
 8005694:	2301      	movs	r3, #1
 8005696:	4632      	mov	r2, r6
 8005698:	4649      	mov	r1, r9
 800569a:	4640      	mov	r0, r8
 800569c:	47d0      	blx	sl
 800569e:	3001      	adds	r0, #1
 80056a0:	d09d      	beq.n	80055de <_printf_i+0x15a>
 80056a2:	3501      	adds	r5, #1
 80056a4:	68e3      	ldr	r3, [r4, #12]
 80056a6:	9903      	ldr	r1, [sp, #12]
 80056a8:	1a5b      	subs	r3, r3, r1
 80056aa:	42ab      	cmp	r3, r5
 80056ac:	dcf2      	bgt.n	8005694 <_printf_i+0x210>
 80056ae:	e7eb      	b.n	8005688 <_printf_i+0x204>
 80056b0:	2500      	movs	r5, #0
 80056b2:	f104 0619 	add.w	r6, r4, #25
 80056b6:	e7f5      	b.n	80056a4 <_printf_i+0x220>
 80056b8:	08005b83 	.word	0x08005b83
 80056bc:	08005b94 	.word	0x08005b94

080056c0 <memmove>:
 80056c0:	4288      	cmp	r0, r1
 80056c2:	b510      	push	{r4, lr}
 80056c4:	eb01 0402 	add.w	r4, r1, r2
 80056c8:	d902      	bls.n	80056d0 <memmove+0x10>
 80056ca:	4284      	cmp	r4, r0
 80056cc:	4623      	mov	r3, r4
 80056ce:	d807      	bhi.n	80056e0 <memmove+0x20>
 80056d0:	1e43      	subs	r3, r0, #1
 80056d2:	42a1      	cmp	r1, r4
 80056d4:	d008      	beq.n	80056e8 <memmove+0x28>
 80056d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80056de:	e7f8      	b.n	80056d2 <memmove+0x12>
 80056e0:	4601      	mov	r1, r0
 80056e2:	4402      	add	r2, r0
 80056e4:	428a      	cmp	r2, r1
 80056e6:	d100      	bne.n	80056ea <memmove+0x2a>
 80056e8:	bd10      	pop	{r4, pc}
 80056ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80056ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80056f2:	e7f7      	b.n	80056e4 <memmove+0x24>

080056f4 <_sbrk_r>:
 80056f4:	b538      	push	{r3, r4, r5, lr}
 80056f6:	2300      	movs	r3, #0
 80056f8:	4d05      	ldr	r5, [pc, #20]	@ (8005710 <_sbrk_r+0x1c>)
 80056fa:	4604      	mov	r4, r0
 80056fc:	4608      	mov	r0, r1
 80056fe:	602b      	str	r3, [r5, #0]
 8005700:	f7fc f832 	bl	8001768 <_sbrk>
 8005704:	1c43      	adds	r3, r0, #1
 8005706:	d102      	bne.n	800570e <_sbrk_r+0x1a>
 8005708:	682b      	ldr	r3, [r5, #0]
 800570a:	b103      	cbz	r3, 800570e <_sbrk_r+0x1a>
 800570c:	6023      	str	r3, [r4, #0]
 800570e:	bd38      	pop	{r3, r4, r5, pc}
 8005710:	20000c38 	.word	0x20000c38

08005714 <memchr>:
 8005714:	4603      	mov	r3, r0
 8005716:	b510      	push	{r4, lr}
 8005718:	b2c9      	uxtb	r1, r1
 800571a:	4402      	add	r2, r0
 800571c:	4293      	cmp	r3, r2
 800571e:	4618      	mov	r0, r3
 8005720:	d101      	bne.n	8005726 <memchr+0x12>
 8005722:	2000      	movs	r0, #0
 8005724:	e003      	b.n	800572e <memchr+0x1a>
 8005726:	7804      	ldrb	r4, [r0, #0]
 8005728:	3301      	adds	r3, #1
 800572a:	428c      	cmp	r4, r1
 800572c:	d1f6      	bne.n	800571c <memchr+0x8>
 800572e:	bd10      	pop	{r4, pc}

08005730 <_realloc_r>:
 8005730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005734:	4607      	mov	r7, r0
 8005736:	4614      	mov	r4, r2
 8005738:	460d      	mov	r5, r1
 800573a:	b921      	cbnz	r1, 8005746 <_realloc_r+0x16>
 800573c:	4611      	mov	r1, r2
 800573e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005742:	f7ff bc49 	b.w	8004fd8 <_malloc_r>
 8005746:	b92a      	cbnz	r2, 8005754 <_realloc_r+0x24>
 8005748:	f7ff fbdc 	bl	8004f04 <_free_r>
 800574c:	4625      	mov	r5, r4
 800574e:	4628      	mov	r0, r5
 8005750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005754:	f000 f81a 	bl	800578c <_malloc_usable_size_r>
 8005758:	4284      	cmp	r4, r0
 800575a:	4606      	mov	r6, r0
 800575c:	d802      	bhi.n	8005764 <_realloc_r+0x34>
 800575e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005762:	d8f4      	bhi.n	800574e <_realloc_r+0x1e>
 8005764:	4621      	mov	r1, r4
 8005766:	4638      	mov	r0, r7
 8005768:	f7ff fc36 	bl	8004fd8 <_malloc_r>
 800576c:	4680      	mov	r8, r0
 800576e:	b908      	cbnz	r0, 8005774 <_realloc_r+0x44>
 8005770:	4645      	mov	r5, r8
 8005772:	e7ec      	b.n	800574e <_realloc_r+0x1e>
 8005774:	42b4      	cmp	r4, r6
 8005776:	4622      	mov	r2, r4
 8005778:	4629      	mov	r1, r5
 800577a:	bf28      	it	cs
 800577c:	4632      	movcs	r2, r6
 800577e:	f7ff fbb3 	bl	8004ee8 <memcpy>
 8005782:	4629      	mov	r1, r5
 8005784:	4638      	mov	r0, r7
 8005786:	f7ff fbbd 	bl	8004f04 <_free_r>
 800578a:	e7f1      	b.n	8005770 <_realloc_r+0x40>

0800578c <_malloc_usable_size_r>:
 800578c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005790:	1f18      	subs	r0, r3, #4
 8005792:	2b00      	cmp	r3, #0
 8005794:	bfbc      	itt	lt
 8005796:	580b      	ldrlt	r3, [r1, r0]
 8005798:	18c0      	addlt	r0, r0, r3
 800579a:	4770      	bx	lr

0800579c <fmodf>:
 800579c:	b570      	push	{r4, r5, r6, lr}
 800579e:	4606      	mov	r6, r0
 80057a0:	460d      	mov	r5, r1
 80057a2:	f000 f817 	bl	80057d4 <__ieee754_fmodf>
 80057a6:	4629      	mov	r1, r5
 80057a8:	4604      	mov	r4, r0
 80057aa:	4630      	mov	r0, r6
 80057ac:	f7fa ffa2 	bl	80006f4 <__aeabi_fcmpun>
 80057b0:	b968      	cbnz	r0, 80057ce <fmodf+0x32>
 80057b2:	2100      	movs	r1, #0
 80057b4:	4628      	mov	r0, r5
 80057b6:	f7fa ff6b 	bl	8000690 <__aeabi_fcmpeq>
 80057ba:	b140      	cbz	r0, 80057ce <fmodf+0x32>
 80057bc:	f7ff fb68 	bl	8004e90 <__errno>
 80057c0:	2321      	movs	r3, #33	@ 0x21
 80057c2:	2100      	movs	r1, #0
 80057c4:	6003      	str	r3, [r0, #0]
 80057c6:	4608      	mov	r0, r1
 80057c8:	f7fa fe82 	bl	80004d0 <__aeabi_fdiv>
 80057cc:	4604      	mov	r4, r0
 80057ce:	4620      	mov	r0, r4
 80057d0:	bd70      	pop	{r4, r5, r6, pc}
	...

080057d4 <__ieee754_fmodf>:
 80057d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057d6:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 80057da:	1e63      	subs	r3, r4, #1
 80057dc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80057e0:	460f      	mov	r7, r1
 80057e2:	d205      	bcs.n	80057f0 <__ieee754_fmodf+0x1c>
 80057e4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80057e8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80057ec:	4605      	mov	r5, r0
 80057ee:	d305      	bcc.n	80057fc <__ieee754_fmodf+0x28>
 80057f0:	f7fa fdba 	bl	8000368 <__aeabi_fmul>
 80057f4:	4601      	mov	r1, r0
 80057f6:	f7fa fe6b 	bl	80004d0 <__aeabi_fdiv>
 80057fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057fc:	42a3      	cmp	r3, r4
 80057fe:	dbfc      	blt.n	80057fa <__ieee754_fmodf+0x26>
 8005800:	f000 4600 	and.w	r6, r0, #2147483648	@ 0x80000000
 8005804:	d104      	bne.n	8005810 <__ieee754_fmodf+0x3c>
 8005806:	4b32      	ldr	r3, [pc, #200]	@ (80058d0 <__ieee754_fmodf+0xfc>)
 8005808:	0ff6      	lsrs	r6, r6, #31
 800580a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800580e:	e7f4      	b.n	80057fa <__ieee754_fmodf+0x26>
 8005810:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8005814:	d144      	bne.n	80058a0 <__ieee754_fmodf+0xcc>
 8005816:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800581a:	021a      	lsls	r2, r3, #8
 800581c:	2a00      	cmp	r2, #0
 800581e:	dc3c      	bgt.n	800589a <__ieee754_fmodf+0xc6>
 8005820:	f017 4fff 	tst.w	r7, #2139095040	@ 0x7f800000
 8005824:	bf03      	ittte	eq
 8005826:	0222      	lsleq	r2, r4, #8
 8005828:	fab2 f282 	clzeq	r2, r2
 800582c:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8005830:	15e2      	asrne	r2, r4, #23
 8005832:	bf06      	itte	eq
 8005834:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8005838:	3282      	addeq	r2, #130	@ 0x82
 800583a:	3a7f      	subne	r2, #127	@ 0x7f
 800583c:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8005840:	bfb7      	itett	lt
 8005842:	f06f 017d 	mvnlt.w	r1, #125	@ 0x7d
 8005846:	f3c5 0516 	ubfxge	r5, r5, #0, #23
 800584a:	1a09      	sublt	r1, r1, r0
 800584c:	fa03 f101 	lsllt.w	r1, r3, r1
 8005850:	bfa8      	it	ge
 8005852:	f445 0100 	orrge.w	r1, r5, #8388608	@ 0x800000
 8005856:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800585a:	bfb5      	itete	lt
 800585c:	f06f 037d 	mvnlt.w	r3, #125	@ 0x7d
 8005860:	f3c7 0316 	ubfxge	r3, r7, #0, #23
 8005864:	1a9b      	sublt	r3, r3, r2
 8005866:	f443 0400 	orrge.w	r4, r3, #8388608	@ 0x800000
 800586a:	bfb8      	it	lt
 800586c:	409c      	lsllt	r4, r3
 800586e:	1a80      	subs	r0, r0, r2
 8005870:	1b0b      	subs	r3, r1, r4
 8005872:	b9c0      	cbnz	r0, 80058a6 <__ieee754_fmodf+0xd2>
 8005874:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8005878:	bf28      	it	cs
 800587a:	460b      	movcs	r3, r1
 800587c:	2b00      	cmp	r3, #0
 800587e:	d0c2      	beq.n	8005806 <__ieee754_fmodf+0x32>
 8005880:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005884:	db17      	blt.n	80058b6 <__ieee754_fmodf+0xe2>
 8005886:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800588a:	db17      	blt.n	80058bc <__ieee754_fmodf+0xe8>
 800588c:	f5a3 0000 	sub.w	r0, r3, #8388608	@ 0x800000
 8005890:	327f      	adds	r2, #127	@ 0x7f
 8005892:	4330      	orrs	r0, r6
 8005894:	ea40 50c2 	orr.w	r0, r0, r2, lsl #23
 8005898:	e7af      	b.n	80057fa <__ieee754_fmodf+0x26>
 800589a:	3801      	subs	r0, #1
 800589c:	0052      	lsls	r2, r2, #1
 800589e:	e7bd      	b.n	800581c <__ieee754_fmodf+0x48>
 80058a0:	15d8      	asrs	r0, r3, #23
 80058a2:	387f      	subs	r0, #127	@ 0x7f
 80058a4:	e7bc      	b.n	8005820 <__ieee754_fmodf+0x4c>
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	da02      	bge.n	80058b0 <__ieee754_fmodf+0xdc>
 80058aa:	0049      	lsls	r1, r1, #1
 80058ac:	3801      	subs	r0, #1
 80058ae:	e7df      	b.n	8005870 <__ieee754_fmodf+0x9c>
 80058b0:	d0a9      	beq.n	8005806 <__ieee754_fmodf+0x32>
 80058b2:	0059      	lsls	r1, r3, #1
 80058b4:	e7fa      	b.n	80058ac <__ieee754_fmodf+0xd8>
 80058b6:	005b      	lsls	r3, r3, #1
 80058b8:	3a01      	subs	r2, #1
 80058ba:	e7e1      	b.n	8005880 <__ieee754_fmodf+0xac>
 80058bc:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 80058c0:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 80058c4:	3282      	adds	r2, #130	@ 0x82
 80058c6:	fa43 f002 	asr.w	r0, r3, r2
 80058ca:	4330      	orrs	r0, r6
 80058cc:	e795      	b.n	80057fa <__ieee754_fmodf+0x26>
 80058ce:	bf00      	nop
 80058d0:	08005ba8 	.word	0x08005ba8

080058d4 <_init>:
 80058d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058d6:	bf00      	nop
 80058d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058da:	bc08      	pop	{r3}
 80058dc:	469e      	mov	lr, r3
 80058de:	4770      	bx	lr

080058e0 <_fini>:
 80058e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058e2:	bf00      	nop
 80058e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058e6:	bc08      	pop	{r3}
 80058e8:	469e      	mov	lr, r3
 80058ea:	4770      	bx	lr
