Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/student/Desktop/lab03_skel/unitTestCpu_isim_beh.exe" -prj "C:/Users/student/Desktop/lab03_skel/unitTestCpu_beh.prj" "work.unitTestCpu" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/state_machine.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/signal_generation_unit.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/reg_file_interface_unit.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/decode_unit.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/bus_interface_unit.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/sram.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/rom.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/register_file.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/control_unit.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/alu.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/cpu.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/unitTest.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab03_skel/unitTestCpu.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/student/Desktop/lab03_skel/cpu.v" Line 138: Port debug_register_X is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/lab03_skel/cpu.v" Line 155: Size mismatch in connection of port <debug_register_Y>. Formal port size is 16-bit while actual signal size is 7-bit.
Completed static elaboration
Compiling module state_machine
Compiling module decode_unit(INSTR_WIDTH=16)
Compiling module signal_generation_unit
Compiling module reg_file_interface_unit(INSTR_WI...
Compiling module bus_interface_unit(DATA_WIDTH=8,...
Compiling module control_unit(INSTR_WIDTH=16,I_AD...
Compiling module alu(DATA_WIDTH=8)
Compiling module rom(DATA_WIDTH=16,ADDR_WIDTH=10)
Compiling module dual_port_sram(DATA_WIDTH=8,ADDR...
Compiling module sram(DATA_WIDTH=8,ADDR_WIDTH=7)
Compiling module cpu
Compiling module unitTest
Compiling module unitTestCpu
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable C:/Users/student/Desktop/lab03_skel/unitTestCpu_isim_beh.exe
Fuse Memory Usage: 28904 KB
Fuse CPU Usage: 655 ms
