$date
	Sat Oct 22 21:56:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#160993
b11 !
1"
#160994
b11 &
b11 %
1$
#160995
0"
#160998
b1010 &
b1010 %
#161002
b101 &
b101 %
#161006
b10000 &
b10000 %
#161010
b1000 &
b1000 %
#161014
b100 &
b100 %
#161018
b10 &
b10 %
#161022
b1 &
1#
b1 %
#161026
b0 &
b0 %
0#
0$
#1124468
b1000 !
1"
#1124470
b1000 &
b1000 %
1$
#1124471
0"
#1124474
b100 &
b100 %
#1124478
b10 &
b10 %
#1124482
b1 &
b1 %
1#
#1124486
b0 &
0#
b0 %
0$
#2183797
b11101 !
1"
#2183798
b11101 &
b11101 %
1$
#2183799
0"
#2183802
b1011000 &
b1011000 %
#2183806
b101100 &
b101100 %
#2183810
b10110 &
b10110 %
#2183814
b1011 &
b1011 %
#2183818
b100010 &
b100010 %
#2183822
b10001 &
b10001 %
#2183826
b110100 &
b110100 %
#2183830
b11010 &
b11010 %
#2183834
b1101 &
b1101 %
#2183838
b101000 &
b101000 %
#2183842
b10100 &
b10100 %
#2183846
b1010 &
b1010 %
#2183850
b101 &
b101 %
#2183854
b10000 &
b10000 %
#2183858
b1000 &
b1000 %
#2183862
b100 &
b100 %
#2183866
b10 &
b10 %
#2183870
b1 &
1#
b1 %
#2183874
b0 &
b0 %
0#
0$
#4500012
