

================================================================
== Vitis HLS Report for 'inner_product'
================================================================
* Date:           Tue Feb 14 05:37:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        InnerProduct
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.981 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |       11|       12|  44.000 ns|  48.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- inner_product_loop  |       11|       11|         9|          1|          1|     4|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.83ns)   --->   "%br_ln10 = br void %rewind_header" [inner_product.cpp:10]   --->   Operation 16 'br' 'br_ln10' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.body.split, i1 1, void %for.end"   --->   Operation 17 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i1 = phi i3 0, void %entry, i3 %trunc_ln6, void %for.body.split, i3 0, void %for.end" [inner_product.cpp:6]   --->   Operation 18 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body.split, void %rewind_init"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [inner_product.cpp:3]   --->   Operation 20 'spectopmodule' 'spectopmodule_ln3' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_1"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %s"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body.split" [inner_product.cpp:10]   --->   Operation 26 'br' 'br_ln10' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i1_cast = zext i3 %i1" [inner_product.cpp:6]   --->   Operation 27 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i3 %i1" [inner_product.cpp:10]   --->   Operation 28 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i1, i32 2"   --->   Operation 29 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1317 = zext i2 %trunc_ln10"   --->   Operation 30 'zext' 'zext_ln1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i16 %a_0, i64 0, i64 %zext_ln1317"   --->   Operation 31 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.14ns)   --->   "%a_0_load = load i2 %a_0_addr"   --->   Operation 32 'load' 'a_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i16 %a_1, i64 0, i64 %zext_ln1317"   --->   Operation 33 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.14ns)   --->   "%a_1_load = load i2 %a_1_addr"   --->   Operation 34 'load' 'a_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i16 %b_0, i64 0, i64 %zext_ln1317"   --->   Operation 35 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.14ns)   --->   "%b_0_load = load i2 %b_0_addr"   --->   Operation 36 'load' 'b_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i16 %b_1, i64 0, i64 %zext_ln1317"   --->   Operation 37 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.14ns)   --->   "%b_1_load = load i2 %b_1_addr"   --->   Operation 38 'load' 'b_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln1317 = or i2 %trunc_ln10, i2 1"   --->   Operation 39 'or' 'or_ln1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1317_1 = zext i2 %or_ln1317"   --->   Operation 40 'zext' 'zext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr i16 %a_0, i64 0, i64 %zext_ln1317_1"   --->   Operation 41 'getelementptr' 'a_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.14ns)   --->   "%a_0_load_1 = load i2 %a_0_addr_1"   --->   Operation 42 'load' 'a_0_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr i16 %a_1, i64 0, i64 %zext_ln1317_1"   --->   Operation 43 'getelementptr' 'a_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.14ns)   --->   "%a_1_load_1 = load i2 %a_1_addr_1"   --->   Operation 44 'load' 'a_1_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr i16 %b_0, i64 0, i64 %zext_ln1317_1"   --->   Operation 45 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.14ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1"   --->   Operation 46 'load' 'b_0_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr i16 %b_1, i64 0, i64 %zext_ln1317_1"   --->   Operation 47 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.14ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1"   --->   Operation 48 'load' 'b_1_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (0.93ns)   --->   "%i = add i4 %i1_cast, i4 2" [inner_product.cpp:10]   --->   Operation 49 'add' 'i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i4 %i" [inner_product.cpp:6]   --->   Operation 50 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 3" [inner_product.cpp:10]   --->   Operation 51 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %tmp_5, void %rewind_header, void %for.end" [inner_product.cpp:10]   --->   Operation 52 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln15 = br void %rewind_header" [inner_product.cpp:15]   --->   Operation 53 'br' 'br_ln15' <Predicate = (tmp_5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 54 [1/2] (1.14ns)   --->   "%a_0_load = load i2 %a_0_addr"   --->   Operation 54 'load' 'a_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 55 [1/2] (1.14ns)   --->   "%a_1_load = load i2 %a_1_addr"   --->   Operation 55 'load' 'a_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 56 [1/1] (0.83ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %a_0_load, i16 %a_1_load, i1 %tmp_4"   --->   Operation 56 'mux' 'tmp' <Predicate = true> <Delay = 0.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/2] (1.14ns)   --->   "%b_0_load = load i2 %b_0_addr"   --->   Operation 57 'load' 'b_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 58 [1/2] (1.14ns)   --->   "%b_1_load = load i2 %b_1_addr"   --->   Operation 58 'load' 'b_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/1] (0.83ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %b_0_load, i16 %b_1_load, i1 %tmp_4"   --->   Operation 59 'mux' 'tmp_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/2] (1.14ns)   --->   "%a_0_load_1 = load i2 %a_0_addr_1"   --->   Operation 60 'load' 'a_0_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 61 [1/2] (1.14ns)   --->   "%a_1_load_1 = load i2 %a_1_addr_1"   --->   Operation 61 'load' 'a_1_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 62 [1/1] (0.83ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %a_0_load_1, i16 %a_1_load_1, i1 %tmp_4"   --->   Operation 62 'mux' 'tmp_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/2] (1.14ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1"   --->   Operation 63 'load' 'b_0_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 64 [1/2] (1.14ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1"   --->   Operation 64 'load' 'b_1_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 65 [1/1] (0.83ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %b_0_load_1, i16 %b_1_load_1, i1 %tmp_4"   --->   Operation 65 'mux' 'tmp_3' <Predicate = true> <Delay = 0.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 66 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %tmp_3, i16 %tmp_2"   --->   Operation 66 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.54>
ST_4 : Operation 67 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %tmp_3, i16 %tmp_2"   --->   Operation 67 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.54>
ST_5 : Operation 68 [3/3] (1.02ns) (grouped into DSP with root node add_ln859)   --->   "%mul_ln859 = mul i16 %tmp_1, i16 %tmp"   --->   Operation 68 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %tmp_3, i16 %tmp_2"   --->   Operation 69 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.02>
ST_6 : Operation 70 [2/3] (1.02ns) (grouped into DSP with root node add_ln859)   --->   "%mul_ln859 = mul i16 %tmp_1, i16 %tmp"   --->   Operation 70 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %tmp_3, i16 %tmp_2"   --->   Operation 71 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 72 [1/3] (0.00ns) (grouped into DSP with root node add_ln859)   --->   "%mul_ln859 = mul i16 %tmp_1, i16 %tmp"   --->   Operation 72 'mul' 'mul_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859 = add i16 %mul_ln859_1, i16 %mul_ln859"   --->   Operation 73 'add' 'add_ln859' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.49>
ST_8 : Operation 74 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859 = add i16 %mul_ln859_1, i16 %mul_ln859"   --->   Operation 74 'add' 'add_ln859' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.34>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%acc_V2 = phi i16 0, void %entry, i16 %acc_V, void %for.body.split, i16 0, void %for.end"   --->   Operation 75 'phi' 'acc_V2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/directives.tcl:7]   --->   Operation 77 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [inner_product.cpp:6]   --->   Operation 78 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (1.34ns)   --->   "%acc_V = add i16 %acc_V2, i16 %add_ln859"   --->   Operation 79 'add' 'acc_V' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %s, i16 %acc_V" [inner_product.cpp:14]   --->   Operation 80 'write' 'write_ln14' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%return_ln15 = return void @_ssdm_op_Return" [inner_product.cpp:15]   --->   Operation 81 'return' 'return_ln15' <Predicate = (tmp_5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.98ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i1', inner_product.cpp:6) with incoming values : ('trunc_ln6', inner_product.cpp:6) [15]  (0.833 ns)
	'phi' operation ('i1', inner_product.cpp:6) with incoming values : ('trunc_ln6', inner_product.cpp:6) [15]  (0 ns)
	'getelementptr' operation ('a_0_addr') [33]  (0 ns)
	'load' operation ('a_0_load') on array 'a_0' [34]  (1.15 ns)

 <State 2>: 1.98ns
The critical path consists of the following:
	'load' operation ('a_0_load') on array 'a_0' [34]  (1.15 ns)
	'mux' operation ('tmp') [37]  (0.833 ns)

 <State 3>: 1.54ns
The critical path consists of the following:
	'mul' operation of DSP[56] ('mul_ln859_1') [56]  (1.54 ns)

 <State 4>: 1.54ns
The critical path consists of the following:
	'mul' operation of DSP[56] ('mul_ln859_1') [56]  (1.54 ns)

 <State 5>: 1.54ns
The critical path consists of the following:
	'mul' operation of DSP[56] ('mul_ln859_1') [56]  (1.54 ns)

 <State 6>: 1.02ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('mul_ln859') [43]  (1.02 ns)

 <State 7>: 1.49ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('mul_ln859') [43]  (0 ns)
	'add' operation of DSP[57] ('add_ln859') [57]  (1.49 ns)

 <State 8>: 1.49ns
The critical path consists of the following:
	'add' operation of DSP[57] ('add_ln859') [57]  (1.49 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	'phi' operation ('acc.V') with incoming values : ('acc_V') [14]  (0 ns)
	'add' operation ('acc_V') [58]  (1.35 ns)
	wire write operation ('write_ln14', inner_product.cpp:14) on port 's' (inner_product.cpp:14) [64]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
