$date
	Sun Oct 23 03:11:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1095879
b1011 !
1"
#1095882
b1011 &
b1011 %
1$
#1095883
0"
#1095886
b100010 &
b100010 %
#1095890
b10001 &
b10001 %
#1095894
b110100 &
b110100 %
#1095898
b11010 &
b11010 %
#1095902
b1101 &
b1101 %
#1095906
b101000 &
b101000 %
#1095910
b10100 &
b10100 %
#1095914
b1010 &
b1010 %
#1095918
b101 &
b101 %
#1095922
b10000 &
b10000 %
#1095926
b1000 &
b1000 %
#1095930
b100 &
b100 %
#1095934
b10 &
b10 %
#1095938
b1 &
b1 %
1#
#1095942
b0 &
0#
b0 %
0$
#2072026
b100 &
b100 %
1$
b100 !
1"
#2072027
0"
#2072030
b10 &
b10 %
#2072034
b1 &
b1 %
1#
#2072038
b0 &
0#
b0 %
0$
#3061133
b1111 !
1"
#3061134
b1111 &
b1111 %
1$
#3061135
0"
#3061138
b101110 &
b101110 %
#3061142
b10111 &
b10111 %
#3061146
b1000110 &
b1000110 %
#3061150
b100011 &
b100011 %
#3061154
b1101010 &
b1101010 %
#3061158
b110101 &
b110101 %
#3061162
b10100000 &
b10100000 %
#3061166
b1010000 &
b1010000 %
#3061170
b101000 &
b101000 %
#3061174
b10100 &
b10100 %
#3061178
b1010 &
b1010 %
#3061182
b101 &
b101 %
#3061186
b10000 &
b10000 %
#3061190
b1000 &
b1000 %
#3061194
b100 &
b100 %
#3061198
b10 &
b10 %
#3061202
b1 &
b1 %
1#
#3061206
b0 &
0#
b0 %
0$
#4500012
