#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x186d5a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1862ba0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x186e8a0 .functor NOT 1, L_0x18a5410, C4<0>, C4<0>, C4<0>;
L_0x18a5170 .functor XOR 1, L_0x18a4f80, L_0x18a50d0, C4<0>, C4<0>;
L_0x18a5300 .functor XOR 1, L_0x18a5170, L_0x18a5230, C4<0>, C4<0>;
v0x18a37b0_0 .net *"_ivl_10", 0 0, L_0x18a5230;  1 drivers
v0x18a38b0_0 .net *"_ivl_12", 0 0, L_0x18a5300;  1 drivers
v0x18a3990_0 .net *"_ivl_2", 0 0, L_0x18a4ee0;  1 drivers
v0x18a3a50_0 .net *"_ivl_4", 0 0, L_0x18a4f80;  1 drivers
v0x18a3b30_0 .net *"_ivl_6", 0 0, L_0x18a50d0;  1 drivers
v0x18a3c60_0 .net *"_ivl_8", 0 0, L_0x18a5170;  1 drivers
v0x18a3d40_0 .net "a", 0 0, v0x18a2340_0;  1 drivers
v0x18a3de0_0 .net "b", 0 0, v0x18a23e0_0;  1 drivers
v0x18a3e80_0 .net "c", 0 0, v0x18a2480_0;  1 drivers
v0x18a3fb0_0 .var "clk", 0 0;
v0x18a4050_0 .net "d", 0 0, v0x18a25c0_0;  1 drivers
v0x18a40f0_0 .net "q_dut", 0 0, L_0x18a4dd0;  1 drivers
v0x18a4190_0 .net "q_ref", 0 0, L_0x18a4830;  1 drivers
v0x18a4230_0 .var/2u "stats1", 159 0;
v0x18a42d0_0 .var/2u "strobe", 0 0;
v0x18a4370_0 .net "tb_match", 0 0, L_0x18a5410;  1 drivers
v0x18a4430_0 .net "tb_mismatch", 0 0, L_0x186e8a0;  1 drivers
v0x18a44f0_0 .net "wavedrom_enable", 0 0, v0x18a26b0_0;  1 drivers
v0x18a4590_0 .net "wavedrom_title", 511 0, v0x18a2750_0;  1 drivers
L_0x18a4ee0 .concat [ 1 0 0 0], L_0x18a4830;
L_0x18a4f80 .concat [ 1 0 0 0], L_0x18a4830;
L_0x18a50d0 .concat [ 1 0 0 0], L_0x18a4dd0;
L_0x18a5230 .concat [ 1 0 0 0], L_0x18a4830;
L_0x18a5410 .cmp/eeq 1, L_0x18a4ee0, L_0x18a5300;
S_0x18708f0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1862ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1867660 .functor NOT 1, v0x18a2340_0, C4<0>, C4<0>, C4<0>;
L_0x187adb0 .functor XOR 1, L_0x1867660, v0x18a23e0_0, C4<0>, C4<0>;
L_0x186e910 .functor XOR 1, L_0x187adb0, v0x18a2480_0, C4<0>, C4<0>;
L_0x18a4830 .functor XOR 1, L_0x186e910, v0x18a25c0_0, C4<0>, C4<0>;
v0x186eb10_0 .net *"_ivl_0", 0 0, L_0x1867660;  1 drivers
v0x186ebb0_0 .net *"_ivl_2", 0 0, L_0x187adb0;  1 drivers
v0x18677b0_0 .net *"_ivl_4", 0 0, L_0x186e910;  1 drivers
v0x1867850_0 .net "a", 0 0, v0x18a2340_0;  alias, 1 drivers
v0x18a1700_0 .net "b", 0 0, v0x18a23e0_0;  alias, 1 drivers
v0x18a1810_0 .net "c", 0 0, v0x18a2480_0;  alias, 1 drivers
v0x18a18d0_0 .net "d", 0 0, v0x18a25c0_0;  alias, 1 drivers
v0x18a1990_0 .net "q", 0 0, L_0x18a4830;  alias, 1 drivers
S_0x18a1af0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1862ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x18a2340_0 .var "a", 0 0;
v0x18a23e0_0 .var "b", 0 0;
v0x18a2480_0 .var "c", 0 0;
v0x18a2520_0 .net "clk", 0 0, v0x18a3fb0_0;  1 drivers
v0x18a25c0_0 .var "d", 0 0;
v0x18a26b0_0 .var "wavedrom_enable", 0 0;
v0x18a2750_0 .var "wavedrom_title", 511 0;
E_0x1875220/0 .event negedge, v0x18a2520_0;
E_0x1875220/1 .event posedge, v0x18a2520_0;
E_0x1875220 .event/or E_0x1875220/0, E_0x1875220/1;
E_0x1875470 .event posedge, v0x18a2520_0;
E_0x185f9f0 .event negedge, v0x18a2520_0;
S_0x18a1e40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18a1af0;
 .timescale -12 -12;
v0x18a2040_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18a2140 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18a1af0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18a28b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1862ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x18a4960 .functor AND 1, v0x18a23e0_0, v0x18a2480_0, C4<1>, C4<1>;
L_0x18a49d0 .functor NOT 1, L_0x18a4960, C4<0>, C4<0>, C4<0>;
L_0x18a4a60 .functor AND 1, v0x18a2340_0, L_0x18a49d0, C4<1>, C4<1>;
L_0x18a4b20 .functor NOT 1, v0x18a25c0_0, C4<0>, C4<0>, C4<0>;
L_0x18a4bc0 .functor OR 1, L_0x18a4a60, L_0x18a4b20, C4<0>, C4<0>;
L_0x18a4cd0 .functor AND 1, L_0x18a4bc0, v0x18a2480_0, C4<1>, C4<1>;
L_0x18a4dd0 .functor NOT 1, L_0x18a4cd0, C4<0>, C4<0>, C4<0>;
v0x18a2ba0_0 .net *"_ivl_10", 0 0, L_0x18a4cd0;  1 drivers
v0x18a2c80_0 .net *"_ivl_2", 0 0, L_0x18a49d0;  1 drivers
v0x18a2d60_0 .net "a", 0 0, v0x18a2340_0;  alias, 1 drivers
v0x18a2e80_0 .net "b", 0 0, v0x18a23e0_0;  alias, 1 drivers
v0x18a2f70_0 .net "c", 0 0, v0x18a2480_0;  alias, 1 drivers
v0x18a30b0_0 .net "d", 0 0, v0x18a25c0_0;  alias, 1 drivers
v0x18a31a0_0 .net "q", 0 0, L_0x18a4dd0;  alias, 1 drivers
v0x18a3240_0 .net "w1", 0 0, L_0x18a4960;  1 drivers
v0x18a3300_0 .net "w2", 0 0, L_0x18a4a60;  1 drivers
v0x18a33c0_0 .net "w3", 0 0, L_0x18a4b20;  1 drivers
v0x18a3480_0 .net "w4", 0 0, L_0x18a4bc0;  1 drivers
S_0x18a35e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1862ba0;
 .timescale -12 -12;
E_0x1874fc0 .event anyedge, v0x18a42d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18a42d0_0;
    %nor/r;
    %assign/vec4 v0x18a42d0_0, 0;
    %wait E_0x1874fc0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18a1af0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18a25c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a2480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a23e0_0, 0;
    %assign/vec4 v0x18a2340_0, 0;
    %wait E_0x185f9f0;
    %wait E_0x1875470;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18a25c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a2480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a23e0_0, 0;
    %assign/vec4 v0x18a2340_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1875220;
    %load/vec4 v0x18a2340_0;
    %load/vec4 v0x18a23e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18a2480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18a25c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18a25c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a2480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a23e0_0, 0;
    %assign/vec4 v0x18a2340_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18a2140;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1875220;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18a25c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a2480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18a23e0_0, 0;
    %assign/vec4 v0x18a2340_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1862ba0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a3fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a42d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1862ba0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18a3fb0_0;
    %inv;
    %store/vec4 v0x18a3fb0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1862ba0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18a2520_0, v0x18a4430_0, v0x18a3d40_0, v0x18a3de0_0, v0x18a3e80_0, v0x18a4050_0, v0x18a4190_0, v0x18a40f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1862ba0;
T_7 ;
    %load/vec4 v0x18a4230_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18a4230_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18a4230_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18a4230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18a4230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18a4230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18a4230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1862ba0;
T_8 ;
    %wait E_0x1875220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18a4230_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a4230_0, 4, 32;
    %load/vec4 v0x18a4370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18a4230_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a4230_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18a4230_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a4230_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18a4190_0;
    %load/vec4 v0x18a4190_0;
    %load/vec4 v0x18a40f0_0;
    %xor;
    %load/vec4 v0x18a4190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18a4230_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a4230_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18a4230_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a4230_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/circuit2/iter0/response13/top_module.sv";
