5 8 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -o inc2.cdd -v inc2.v
3 0 main main inc2.v 1 18
2 1 6 c000c 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 6 80008 0 1 400 0 0 a
2 3 6 8000c 1 37 1006 1 2
2 4 8 a000a 0 1 400 0 0 a
2 5 8 a000c 20 51 2 0 4
2 6 7 80008 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 7 7 60006 0 1 400 0 0 i
2 8 7 60008 1 37 6 6 7
2 9 7 d000e 1 0 20008 0 0 32 64 0 4 0 0 0 0 0 0
2 10 7 b000b 21 1 c 0 0 i
2 11 7 b000e 21 d 2028e 9 10 1 64 1002
2 12 7 150015 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 13 7 130013 20 1 1c 0 0 i
2 14 7 130015 20 6 20298 12 13 32 64 ffaa 13aa aa aa aa aa aa aa
2 15 7 110011 0 1 400 0 0 i
2 16 7 b0011 20 37 602a 14 15
1 a 0 3 30008 32 80 ffaa 13aa aa aa aa aa aa aa
1 i 0 3 3000b 32 80 ffaa 13aa aa aa aa aa aa aa
4 16 11 11
4 5 16 16
4 11 5 0
4 8 11 11
4 3 8 8
