/*
 * Copyright (c) 2024 Silicon Laboratories Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_SILABS_LDMA_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_SILABS_LDMA_H_

/**
 * @name custom DMA slot for channel configuration
 * @{
 */
#define SILABS_LDMA_SIG_USART0_RXDATAV	((4 << 3) | 0 )
#define SILABS_LDMA_SIG_USART0_TXBL	((4 << 3) | 2 )

#endif ZEPHYR_INCLUDE_DT_BINDINGS_SILABS_LDMA_H_

