mkdir -p xclbin
/opt/Xilinx/SDx/2017.4.op/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k vadd  -o xclbin/vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0.xo -t hw --platform /home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_dynamic_5_0/xilinx_aws-vu9p-f1_dynamic_5_0.xpfm ./src/vadd.cpp

****** xocc v2017.4 (64-bit)
  **** SW Build 2193837 on Tue Apr 10 18:06:59 MDT 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for hardware target
INFO: [XOCC 60-895]    Target platform: /home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_dynamic_5_0/xilinx_aws-vu9p-f1_dynamic_5_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx_aws-vu9p-f1_dynamic_5_0
INFO: [XOCC 60-242] Creating kernel: 'vadd'

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file:/home/centos/src/project_data/SDAccel_Examples_100_optimized/getting_started/host/helloworld_c/_xocc_compile_vadd_vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0.dir/impl/kernels/vadd/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.1'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.1'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.2'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.3'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.4'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.5'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.6'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.7'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.8'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.9'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.10'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.11'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.12'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.13'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.14'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.15'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.16'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.17'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.18'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.19'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.20'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.21'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.22'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.23'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.24'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.25'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.26'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.27'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.28'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.29'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.30'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.31'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.32'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.33'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.34'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.35'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.36'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.37'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.38'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.39'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.40'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.41'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.42'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.43'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.44'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.45'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.46'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3.2.47'.
INFO: [XOCC 17-14] Message 'XOCC 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 2m 28s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.4.op/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0.xclbin -t hw --platform /home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_dynamic_5_0/xilinx_aws-vu9p-f1_dynamic_5_0.xpfm xclbin/vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0.xo

****** xocc v2017.4 (64-bit)
  **** SW Build 2193837 on Tue Apr 10 18:06:59 MDT 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [XOCC 60-897] Reading --xp value from platform: param:compiler.lockFlowCritSlackThreshold=0
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:bd.disablePrefixForFaasIntf=1
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:hd.routingContainmentAreaExpansion=true
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_param:bitstream.enablePR=4123
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]    Target platform: /home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_dynamic_5_0/xilinx_aws-vu9p-f1_dynamic_5_0.xpfm
INFO: [XOCC 60-897] Reading --xp value from platform: vivado_prop:run.impl_1.STEPS.OPT_DESIGN.TCL.SDXPOST=/home/centos/src/project_data/SDAccel_Examples_100_optimized/getting_started/host/helloworld_c/_xocc_link_vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0_vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0.dir/tcl_hooks/post_opt.tcl
INFO: [XOCC 60-423]   Target device: xilinx_aws-vu9p-f1_dynamic_5_0
INFO: [XOCC 60-825] xocc command line options for sdx_link are --xo xclbin/vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0.xo -keep 
INFO: [XOCC 60-824] sdx_link command line is sdx_link --xo xclbin/vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0.xo -keep --xpfm /home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_dynamic_5_0/xilinx_aws-vu9p-f1_dynamic_5_0.xpfm --target hw --output_dir . --temp_dir .
using /home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_dynamic_5_0/xilinx_aws-vu9p-f1_dynamic_5_0.xpfm
extracting xo v3 file /home/centos/src/project_data/SDAccel_Examples_100_optimized/getting_started/host/helloworld_c/xclbin/vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0.xo
Creating IP database /home/centos/src/project_data/SDAccel_Examples_100_optimized/getting_started/host/helloworld_c/_sds/.cdb/xd_ip_db.xml
processing accelerators: /home/centos/src/project_data/SDAccel_Examples_100_optimized/getting_started/host/helloworld_c/iprepo/xilinx_com_hls_vadd_1_0
ip_dir: /home/centos/src/project_data/SDAccel_Examples_100_optimized/getting_started/host/helloworld_c/iprepo/xilinx_com_hls_vadd_1_0
/opt/Xilinx/SDx/2017.4.op/bin/xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /opt/Xilinx/SDx/2017.4.op/scripts/xdcc/xpathValueOf.xsl /home/centos/src/project_data/SDAccel_Examples_100_optimized/getting_started/host/helloworld_c/iprepo/xilinx_com_hls_vadd_1_0/component.xml
ip_name: vadd
Creating apsys_0.xml
Port Specs: 
Kernel Specs: 
Pipes:

Creating dr.bd.tcl
INFO: [CF2XD 83-2203] Adding accelerator adapters...
INFO: [CF2XD 83-2200] Adding axi_interconnects...
INFO: [CF2XD 83-2201] Adding axi_stream_router for scatter-gather DMAs...
INFO: [CF2XD 83-2202] Adding axi_dwidth_converters...
INFO: [CF2XD 83-2208] Adding bus connections for logical connections...
INFO: [CF2XD 83-2205] Adding clock connections...
INFO: [CF2XD 83-2206] Adding reset connections...
INFO: [XOCC 60-812] xocc command line options for vpl are --xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:bd.disablePrefixForFaasIntf=1 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_prop:run.impl_1.STEPS.OPT_DESIGN.TCL.SDXPOST=/home/centos/src/project_data/SDAccel_Examples_100_optimized/getting_started/host/helloworld_c/_xocc_link_vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0_vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0.dir/tcl_hooks/post_opt.tcl -t hw -f /home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_dynamic_5_0/xilinx_aws-vu9p-f1_dynamic_5_0.xpfm --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} --xp param:compiler.enableRunInBitstreamGeneration=1 --xp param:compiler.preserveHlsOutput=1 --xp param:compiler.generateExtraRunData=true -s 

****** vpl v2017.4 (64-bit)
  **** SW Build 2193837 on Tue Apr 10 18:06:59 MDT 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file 'kernel_info.dat'.
INFO: [VPL 60-895]    Target platform: /home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1_dynamic_5_0/xilinx_aws-vu9p-f1_dynamic_5_0.xpfm
INFO: [VPL 60-423]   Target device: xilinx_aws-vu9p-f1_dynamic_5_0
INFO: [VPL 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
[20:08:21] Synthesis is running.
[20:09:21] Synthesis is running.
[20:10:21] Synthesis is running.
[20:11:21] Synthesis is running.
[20:12:21] Synthesis is running.
[20:13:21] Synthesis is running.
[20:14:21] Synthesis is running.
[20:15:21] Synthesis is running.
[20:16:21] Synthesis is running.
[20:17:21] Synthesis is running.
[20:18:21] Synthesis is running.
[20:19:21] Synthesis is running.
[20:20:21] Synthesis is running.
[20:21:21] Synthesis is running.
[20:22:21] Synthesis is running.
[20:23:21] Synthesis is running.
[20:24:21] Synthesis is running.
[20:25:21] Synthesis is running.
[20:26:21] Synthesis is running.
[20:27:21] Synthesis is running.
[20:28:21] Synthesis is running.
[20:29:21] Synthesis is running.
[20:30:21] Synthesis is running.
[20:31:21] Synthesis is running.
[20:32:21] Synthesis is running.
[20:33:21] Synthesis is running.
[20:34:21] Synthesis is running.
[20:35:21] Synthesis is running.
[20:36:21] Synthesis is running.
[20:37:21] Synthesis is running.
[20:38:21] Synthesis is running.
[20:39:21] Synthesis is running.
[20:40:21] Synthesis is running.
[20:41:21] Synthesis is running.
[20:44:00] Finished 1st of 6 tasks (FPGA synthesis). Elapsed time: 00h 39m 23s 

[20:44:00] Starting to link synthesized kernels..
[20:44:37] Phase 1 Generating reports.
[20:44:42] Phase 2 Done generating reports.
[21:01:07] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 17m 06s 

[21:01:07] Starting logic optimization..
[21:02:16] Phase 1 Retarget
[21:02:31] Phase 2 Constant propagation
[21:02:41] Phase 3 Sweep
[21:03:18] Phase 4 BUFG optimization
[21:03:38] Phase 5 Shift Register Optimization
[21:06:58] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 50s 

[21:06:58] Starting logic placement..
[21:07:55] Phase 1 Placer Initialization
[21:08:00] Phase 1.1 Placer Initialization Netlist Sorting
[21:10:51] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[21:12:04] Phase 1.3 Build Placer Netlist Model
[21:14:00] Phase 1.4 Constrain Clocks/Macros
[21:14:10] Phase 2 Global Placement
[21:19:49] Phase 3 Detail Placement
[21:19:49] Phase 3.1 Commit Multi Column Macros
[21:19:54] Phase 3.2 Commit Most Macros & LUTRAMs
[21:20:10] Phase 3.3 Area Swap Optimization
[21:20:21] Phase 3.4 Pipeline Register Optimization
[21:20:21] Phase 3.5 IO Cut Optimizer
[21:20:26] Phase 3.6 Timing Path Optimizer
[21:20:31] Phase 3.7 Fast Optimization
[21:21:08] Phase 3.8 Small Shape Clustering
[21:21:24] Phase 3.9 DP Optimization
[21:22:32] Phase 3.10 Flow Legalize Slice Clusters
[21:22:37] Phase 3.11 Slice Area Swap
[21:22:48] Phase 3.12 Commit Slice Clusters
[21:22:58] Phase 3.13 Place Remaining
[21:23:03] Phase 3.14 Re-assign LUT pins
[21:23:14] Phase 3.15 Pipeline Register Optimization
[21:23:19] Phase 3.16 Fast Optimization
[21:24:06] Phase 4 Post Placement Optimization and Clean-Up
[21:24:06] Phase 4.1 Post Commit Optimization
[21:25:09] Phase 4.1.1 Post Placement Optimization
[21:25:15] Phase 4.1.1.1 BUFG Insertion
[21:27:04] Phase 4.1.1.2 Replication
[21:27:25] Phase 4.2 Post Placement Cleanup
[21:29:19] Phase 4.3 Placer Reporting
[21:29:30] Phase 4.4 Final Placement Cleanup
[21:30:53] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 23m 55s 

[21:30:53] Starting logic routing..
[21:32:01] Phase 1 Build RT Design
[21:35:03] Phase 2 Router Initialization
[21:35:03] Phase 2.1 Fix Topology Constraints
[21:35:09] Phase 2.2 Pre Route Cleanup
[21:35:19] Phase 2.3 Global Clock Net Routing
[21:35:40] Phase 2.4 Update Timing
[21:37:30] Phase 2.5 Update Timing for Bus Skew
[21:37:30] Phase 2.5.1 Update Timing
[21:38:18] Phase 3 Initial Routing
[21:38:59] Phase 4 Rip-up And Reroute
[21:38:59] Phase 4.1 Global Iteration 0
[21:44:29] Phase 4.2 Global Iteration 1
[21:45:52] Phase 4.3 Global Iteration 2
[21:49:37] Phase 4.4 Global Iteration 3
[21:52:08] Phase 4.5 Global Iteration 4
[21:54:23] Phase 4.6 Global Iteration 5
[21:57:10] Phase 4.7 Global Iteration 6
[21:58:34] Phase 5 Delay and Skew Optimization
[21:58:34] Phase 5.1 Delay CleanUp
[21:58:34] Phase 5.1.1 Update Timing
[21:59:36] Phase 5.2 Clock Skew Optimization
[21:59:47] Phase 6 Post Hold Fix
[21:59:47] Phase 6.1 Hold Fix Iter
[21:59:47] Phase 6.1.1 Update Timing
[22:00:39] Phase 7 Leaf Clock Prog Delay Opt
[22:02:30] Phase 7.1 Delay CleanUp
[22:02:30] Phase 7.1.1 Update Timing
[22:03:23] Phase 7.2 Hold Fix Iter
[22:03:23] Phase 7.2.1 Update Timing
[22:05:02] Phase 8 Route finalize
[22:05:08] Phase 9 Verifying routed nets
[22:05:13] Phase 10 Depositing Routes
[22:05:44] Phase 11 Post Router Timing
[22:05:49] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 34m 56s 

[22:05:49] Starting bitstream generation..

INFO: [VPL 60-841] Created output file: ./_new_clk_freq
INFO: [VPL 60-841] Created output file: ./top_sp.ltx
INFO: [VPL 60-841] Created output file: ./routed.dcp
INFO: [VPL 60-841] Created output file: ./address_map.xml
INFO: [XOCC 60-991] clock name 'clk_extra_b0' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [XOCC 60-991] clock name 'clk_extra_c0' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [XOCC 60-991] clock name 'clk_main_a0' (clock ID '') is being mapped to clock name 'clk_main_a0' in the xclbin
INFO: [CF2SW 83-2203] Adding accelerator adapters...
INFO: [CF2SW 83-2200] Adding axi_interconnects...
INFO: [CF2SW 83-2201] Adding axi_stream_router for scatter-gather DMAs...
INFO: [CF2SW 83-2202] Adding axi_dwidth_converters...
INFO: [CF2SW 83-2208] Adding bus connections for logical connections...
INFO: [CF2SW 83-2205] Adding clock connections...
INFO: [CF2SW 83-2206] Adding reset connections...
INFO: [XOCC 60-586] Created xclbin/vadd.hw.xilinx_aws-vu9p-f1_dynamic_5_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 2h 10m 28s
