# system info IntegracaoPlatformDesigner_tb on 2022.07.12.15:33:00
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1657650763
#
#
# Files generated for IntegracaoPlatformDesigner_tb on 2022.07.12.15:33:00
files:
filepath,kind,attributes,module,is_top
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/IntegracaoPlatformDesigner_tb.v,VERILOG,,IntegracaoPlatformDesigner_tb,true
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner.v,VERILOG,,IntegracaoPlatformDesigner,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_dual_clock_buffer.v,VERILOG,,IntegracaoPlatformDesigner_dual_clock_buffer,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v,VERILOG,,IntegracaoPlatformDesigner_edge_detector,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_edge_detection_sobel_operator.v,VERILOG,,IntegracaoPlatformDesigner_edge_detector,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_edge_detection_nonmaximum_suppression.v,VERILOG,,IntegracaoPlatformDesigner_edge_detector,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_edge_detection_hysteresis.v,VERILOG,,IntegracaoPlatformDesigner_edge_detector,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_edge_detection_pixel_info_shift_register.v,VERILOG,,IntegracaoPlatformDesigner_edge_detector,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_edge_detection_data_shift_register.v,VERILOG,,IntegracaoPlatformDesigner_edge_detector,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_edge_detector.v,VERILOG,,IntegracaoPlatformDesigner_edge_detector,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_YCrCb_to_RGB_converter.v,VERILOG,,IntegracaoPlatformDesigner_grayscale_converter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_RGB_to_YCrCb_converter.v,VERILOG,,IntegracaoPlatformDesigner_grayscale_converter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_grayscale_converter.v,VERILOG,,IntegracaoPlatformDesigner_grayscale_converter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_jtag_uart.v,VERILOG,,IntegracaoPlatformDesigner_jtag_uart,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios.v,VERILOG,,IntegracaoPlatformDesigner_nios,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_onchip_memory.hex,HEX,,IntegracaoPlatformDesigner_onchip_memory,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_onchip_memory.v,VERILOG,,IntegracaoPlatformDesigner_onchip_memory,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_pixel_buffer.v,VERILOG,,IntegracaoPlatformDesigner_pixel_buffer,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_pll_vga.v,VERILOG,,IntegracaoPlatformDesigner_pll_vga,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_resample_1bit.v,VERILOG,,IntegracaoPlatformDesigner_resample_1bit,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_resample_24bit.v,VERILOG,,IntegracaoPlatformDesigner_resample_24bit,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_video_scaler_shrink.v,VERILOG,,IntegracaoPlatformDesigner_scaler,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_video_scaler_multiply_width.v,VERILOG,,IntegracaoPlatformDesigner_scaler,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_video_scaler_multiply_height.v,VERILOG,,IntegracaoPlatformDesigner_scaler,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_scaler.v,VERILOG,,IntegracaoPlatformDesigner_scaler,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_external_memory_bfm.sv,SYSTEM_VERILOG,,altera_external_memory_bfm,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_external_memory_bfm.hex,HEX,,altera_external_memory_bfm,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_sram_controller.v,VERILOG,,IntegracaoPlatformDesigner_sram_controller,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_avalon_video_vga_timing.v,VERILOG,,IntegracaoPlatformDesigner_vga_controller,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_vga_controller.v,VERILOG,,IntegracaoPlatformDesigner_vga_controller,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_vga_resample.v,VERILOG,,IntegracaoPlatformDesigner_vga_resample,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0.v,VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_irq_mapper.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_irq_mapper,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu.sdc,SDC,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu.v,VERILOG,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_debug_slave_sysclk.v,VERILOG,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_debug_slave_tck.v,VERILOG,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_debug_slave_wrapper.v,VERILOG,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_nios2_waves.do,OTHER,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_ociram_default_contents.dat,DAT,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_ociram_default_contents.hex,HEX,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_ociram_default_contents.mif,MIF,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_rf_ram_a.dat,DAT,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_rf_ram_a.hex,HEX,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_rf_ram_a.mif,MIF,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_rf_ram_b.dat,DAT,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_rf_ram_b.hex,HEX,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_rf_ram_b.mif,MIF,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_nios_cpu_test_bench.v,VERILOG,,IntegracaoPlatformDesigner_nios_cpu,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_altpll.v,VERILOG,,altera_up_altpll,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_router,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_router_001,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_router_002,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_router_003,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_router_004,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_router_009,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_router_010.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_router_010,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_demux,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_demux_001,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_demux_002,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_001,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_001,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_006.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_006,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_006,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_007.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_007,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_007,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_001,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_006.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_006,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_007.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_007,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux_001,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux_001,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux_002,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux_002,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst,IntegracaoPlatformDesigner
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.dual_clock_buffer,IntegracaoPlatformDesigner_dual_clock_buffer
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.edge_detector,IntegracaoPlatformDesigner_edge_detector
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.grayscale_converter,IntegracaoPlatformDesigner_grayscale_converter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.jtag_uart,IntegracaoPlatformDesigner_jtag_uart
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.nios,IntegracaoPlatformDesigner_nios
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.nios.cpu,IntegracaoPlatformDesigner_nios_cpu
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.onchip_memory,IntegracaoPlatformDesigner_onchip_memory
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.pixel_buffer,IntegracaoPlatformDesigner_pixel_buffer
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.pll_vga,IntegracaoPlatformDesigner_pll_vga
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.pll_vga.video_pll,altera_up_altpll
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.pll_vga.reset_from_locked,altera_up_avalon_reset_from_locked_signal
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.resample_1bit,IntegracaoPlatformDesigner_resample_1bit
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.resample_24bit,IntegracaoPlatformDesigner_resample_24bit
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.scaler,IntegracaoPlatformDesigner_scaler
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.sram,altera_external_memory_bfm
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.sram_controller,IntegracaoPlatformDesigner_sram_controller
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.vga_controller,IntegracaoPlatformDesigner_vga_controller
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.vga_resample,IntegracaoPlatformDesigner_vga_resample
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0,IntegracaoPlatformDesigner_mm_interconnect_0
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.pixel_buffer_avalon_pixel_dma_master_translator,altera_merlin_master_translator
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.nios_data_master_translator,altera_merlin_master_translator
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.nios_instruction_master_translator,altera_merlin_master_translator
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.sram_controller_avalon_sram_slave_translator,altera_merlin_slave_translator
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.pixel_buffer_avalon_control_slave_translator,altera_merlin_slave_translator
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.resample_24bit_avalon_rgb_slave_translator,altera_merlin_slave_translator
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.vga_resample_avalon_rgb_slave_translator,altera_merlin_slave_translator
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.resample_1bit_avalon_rgb_slave_translator,altera_merlin_slave_translator
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.nios_debug_mem_slave_translator,altera_merlin_slave_translator
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.onchip_memory_s1_translator,altera_merlin_slave_translator
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.pixel_buffer_avalon_pixel_dma_master_agent,altera_merlin_master_agent
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.nios_data_master_agent,altera_merlin_master_agent
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.nios_instruction_master_agent,altera_merlin_master_agent
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.sram_controller_avalon_sram_slave_agent,altera_merlin_slave_agent
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.pixel_buffer_avalon_control_slave_agent,altera_merlin_slave_agent
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.resample_24bit_avalon_rgb_slave_agent,altera_merlin_slave_agent
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.vga_resample_avalon_rgb_slave_agent,altera_merlin_slave_agent
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.resample_1bit_avalon_rgb_slave_agent,altera_merlin_slave_agent
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.nios_debug_mem_slave_agent,altera_merlin_slave_agent
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.onchip_memory_s1_agent,altera_merlin_slave_agent
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.sram_controller_avalon_sram_slave_agent_rsp_fifo,altera_avalon_sc_fifo
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.sram_controller_avalon_sram_slave_agent_rdata_fifo,altera_avalon_sc_fifo
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.pixel_buffer_avalon_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.resample_24bit_avalon_rgb_slave_agent_rsp_fifo,altera_avalon_sc_fifo
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.vga_resample_avalon_rgb_slave_agent_rsp_fifo,altera_avalon_sc_fifo
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.resample_1bit_avalon_rgb_slave_agent_rsp_fifo,altera_avalon_sc_fifo
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.nios_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.onchip_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.router,IntegracaoPlatformDesigner_mm_interconnect_0_router
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.router_001,IntegracaoPlatformDesigner_mm_interconnect_0_router_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.router_002,IntegracaoPlatformDesigner_mm_interconnect_0_router_002
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.router_003,IntegracaoPlatformDesigner_mm_interconnect_0_router_003
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.router_004,IntegracaoPlatformDesigner_mm_interconnect_0_router_004
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.router_005,IntegracaoPlatformDesigner_mm_interconnect_0_router_004
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.router_006,IntegracaoPlatformDesigner_mm_interconnect_0_router_004
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.router_007,IntegracaoPlatformDesigner_mm_interconnect_0_router_004
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.router_008,IntegracaoPlatformDesigner_mm_interconnect_0_router_004
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.router_009,IntegracaoPlatformDesigner_mm_interconnect_0_router_009
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.router_010,IntegracaoPlatformDesigner_mm_interconnect_0_router_010
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.sram_controller_avalon_sram_slave_burst_adapter,altera_merlin_burst_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.onchip_memory_s1_burst_adapter,altera_merlin_burst_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.cmd_demux,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_demux
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.cmd_demux_001,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_demux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.cmd_demux_002,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_demux_002
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.cmd_mux,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.cmd_mux_001,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.cmd_mux_002,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.cmd_mux_003,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.cmd_mux_004,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.cmd_mux_005,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.cmd_mux_006,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_006
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.cmd_mux_007,IntegracaoPlatformDesigner_mm_interconnect_0_cmd_mux_007
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.rsp_demux,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.rsp_demux_001,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.rsp_demux_002,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.rsp_demux_003,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.rsp_demux_004,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.rsp_demux_005,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.rsp_demux_006,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_006
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.rsp_demux_007,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_demux_007
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.rsp_mux,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.rsp_mux_001,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.rsp_mux_002,IntegracaoPlatformDesigner_mm_interconnect_0_rsp_mux_002
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.nios_data_master_to_sram_controller_avalon_sram_slave_cmd_width_adapter,altera_merlin_width_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.nios_data_master_to_onchip_memory_s1_cmd_width_adapter,altera_merlin_width_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.nios_instruction_master_to_sram_controller_avalon_sram_slave_cmd_width_adapter,altera_merlin_width_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.nios_instruction_master_to_onchip_memory_s1_cmd_width_adapter,altera_merlin_width_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.sram_controller_avalon_sram_slave_to_nios_data_master_rsp_width_adapter,altera_merlin_width_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.sram_controller_avalon_sram_slave_to_nios_instruction_master_rsp_width_adapter,altera_merlin_width_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.onchip_memory_s1_to_nios_data_master_rsp_width_adapter,altera_merlin_width_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.onchip_memory_s1_to_nios_instruction_master_rsp_width_adapter,altera_merlin_width_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_006,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_001,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_002,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_003,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_004,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_005,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_007,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.irq_mapper,IntegracaoPlatformDesigner_irq_mapper
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.rst_controller,altera_reset_controller
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.rst_controller_001,altera_reset_controller
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst.rst_controller_002,altera_reset_controller
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst_clk_bfm,altera_avalon_clock_source
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst_reset_bfm,altera_avalon_reset_source
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst_sram_conduit_bfm,altera_conduit_bfm
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst_sram_controller_conduit_bfm,altera_conduit_bfm_0002
IntegracaoPlatformDesigner_tb.IntegracaoPlatformDesigner_inst_vga_conduit_bfm,altera_conduit_bfm_0003
