###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          369   # Number of WRITE/WRITEP commands
num_reads_done                 =       816327   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       660785   # Number of read row buffer hits
num_read_cmds                  =       816324   # Number of READ/READP commands
num_writes_done                =          369   # Number of read requests issued
num_write_row_hits             =          279   # Number of write row buffer hits
num_act_cmds                   =       156224   # Number of ACT commands
num_pre_cmds                   =       156208   # Number of PRE commands
num_ondemand_pres              =       144531   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9321172   # Cyles of rank active rank.0
rank_active_cycles.1           =      8975380   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       678828   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1024620   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       753143   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15061   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7146   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9109   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3496   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1966   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2516   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4359   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2634   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          366   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16960   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            4   # Write cmd latency (cycles)
write_latency[80-99]           =            3   # Write cmd latency (cycles)
write_latency[100-119]         =            4   # Write cmd latency (cycles)
write_latency[120-139]         =            3   # Write cmd latency (cycles)
write_latency[140-159]         =           14   # Write cmd latency (cycles)
write_latency[160-179]         =           11   # Write cmd latency (cycles)
write_latency[180-199]         =            8   # Write cmd latency (cycles)
write_latency[200-]            =          322   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       287390   # Read request latency (cycles)
read_latency[40-59]            =       100527   # Read request latency (cycles)
read_latency[60-79]            =        94931   # Read request latency (cycles)
read_latency[80-99]            =        51054   # Read request latency (cycles)
read_latency[100-119]          =        41381   # Read request latency (cycles)
read_latency[120-139]          =        37743   # Read request latency (cycles)
read_latency[140-159]          =        26594   # Read request latency (cycles)
read_latency[160-179]          =        21501   # Read request latency (cycles)
read_latency[180-199]          =        17874   # Read request latency (cycles)
read_latency[200-]             =       137323   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.84205e+06   # Write energy
read_energy                    =  3.29142e+09   # Read energy
act_energy                     =  4.27429e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.25837e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.91818e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81641e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.60064e+09   # Active standby energy rank.1
average_read_latency           =      128.537   # Average read request latency (cycles)
average_interarrival           =      12.2435   # Average request interarrival latency (cycles)
total_energy                   =    1.666e+10   # Total energy (pJ)
average_power                  =         1666   # Average power (mW)
average_bandwidth              =      6.96914   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          490   # Number of WRITE/WRITEP commands
num_reads_done                 =       855335   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       754671   # Number of read row buffer hits
num_read_cmds                  =       855335   # Number of READ/READP commands
num_writes_done                =          498   # Number of read requests issued
num_write_row_hits             =          395   # Number of write row buffer hits
num_act_cmds                   =       101111   # Number of ACT commands
num_pre_cmds                   =       101090   # Number of PRE commands
num_ondemand_pres              =        86946   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9169102   # Cyles of rank active rank.0
rank_active_cycles.1           =      9082289   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       830898   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       917711   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       791842   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15264   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7419   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9054   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3478   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2010   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2620   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4557   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2379   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          371   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16861   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            2   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            3   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            5   # Write cmd latency (cycles)
write_latency[180-199]         =           10   # Write cmd latency (cycles)
write_latency[200-]            =          469   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       333741   # Read request latency (cycles)
read_latency[40-59]            =       120055   # Read request latency (cycles)
read_latency[60-79]            =        82980   # Read request latency (cycles)
read_latency[80-99]            =        49362   # Read request latency (cycles)
read_latency[100-119]          =        37792   # Read request latency (cycles)
read_latency[120-139]          =        34524   # Read request latency (cycles)
read_latency[140-159]          =        24721   # Read request latency (cycles)
read_latency[160-179]          =        20355   # Read request latency (cycles)
read_latency[180-199]          =        16648   # Read request latency (cycles)
read_latency[200-]             =       135151   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.44608e+06   # Write energy
read_energy                    =  3.44871e+09   # Read energy
act_energy                     =   2.7664e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.98831e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.40501e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72152e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66735e+09   # Active standby energy rank.1
average_read_latency           =       127.22   # Average read request latency (cycles)
average_interarrival           =      11.6842   # Average request interarrival latency (cycles)
total_energy                   =  1.66606e+10   # Total energy (pJ)
average_power                  =      1666.06   # Average power (mW)
average_bandwidth              =      7.30311   # Average bandwidth
