// Seed: 3190907826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  output wire id_33;
  inout wire id_32;
  inout wire id_31;
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_34;
  assign id_15 = 1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input supply0 id_2,
    input wor id_3,
    output tri id_4,
    output wor id_5,
    input uwire id_6,
    input uwire id_7,
    input wand id_8,
    input wand id_9,
    input supply1 id_10,
    output supply0 id_11,
    output wand id_12,
    input wand id_13,
    inout wand id_14,
    input wire id_15
);
  xor primCall (id_1, id_7, id_8, id_10, id_17, id_14, id_6, id_13, id_3, id_9);
  generate
    assign id_1 = 1'b0;
  endgenerate
  generate
    assign id_0  = 1'b0;
    assign id_11 = id_9;
  endgenerate
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
