

================================================================
== Vitis HLS Report for 'rnn_forward'
================================================================
* Date:           Tue Apr 22 20:10:41 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        es_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      413|      413|  4.130 us|  4.130 us|  414|  414|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_tanh_double_s_fu_306  |generic_tanh_double_s  |       45|       45|  0.450 us|  0.450 us|    1|    1|      yes|
        |grp_generic_tanh_double_s_fu_317  |generic_tanh_double_s  |       45|       45|  0.450 us|  0.450 us|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |      411|      411|       157|         85|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      26|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       10|   137|   20530|   19019|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1998|    -|
|Register         |        -|     -|    3620|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       10|   137|   24150|   21043|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     7|       5|       9|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |CONTROL_BUS_s_axi_U                 |CONTROL_BUS_s_axi               |        0|   0|   196|   184|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U30  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   218|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U31  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   218|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U32   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   137|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U33   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   137|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U34   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   137|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U35   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   137|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U36   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   137|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U37   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   137|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U38   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   137|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U39   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   137|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U40   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   137|    0|
    |fpext_32ns_64_2_no_dsp_1_U43        |fpext_32ns_64_2_no_dsp_1        |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U44        |fpext_32ns_64_2_no_dsp_1        |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U41      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U42      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|     0|     0|    0|
    |grp_generic_tanh_double_s_fu_306    |generic_tanh_double_s           |        5|  53|  9364|  8583|    0|
    |grp_generic_tanh_double_s_fu_317    |generic_tanh_double_s           |        5|  53|  9364|  8583|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |       10| 137| 20530| 19019|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_684_p2   |         +|   0|  0|  10|           3|           1|
    |ap_condition_1104    |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_678_p2  |      icmp|   0|  0|  12|           3|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|           8|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  442|         86|    1|         86|
    |ap_done_int                            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |    9|          2|    1|          2|
    |ap_sig_allocacmp_t_1                   |    9|          2|    3|          6|
    |grp_fu_328_p0                          |   54|         10|   32|        320|
    |grp_fu_328_p1                          |  197|         45|   32|       1440|
    |grp_fu_333_p0                          |   49|          9|   32|        288|
    |grp_fu_333_p1                          |  166|         37|   32|       1184|
    |grp_fu_345_p0                          |   37|          7|   32|        224|
    |grp_fu_345_p1                          |   54|         10|   32|        320|
    |grp_fu_350_p0                          |   49|          9|   32|        288|
    |grp_fu_350_p1                          |   54|         10|   32|        320|
    |grp_fu_355_p0                          |   49|          9|   32|        288|
    |grp_fu_355_p1                          |   54|         10|   32|        320|
    |grp_fu_360_p0                          |   43|          8|   32|        256|
    |grp_fu_360_p1                          |   54|         10|   32|        320|
    |grp_fu_365_p0                          |   49|          9|   32|        288|
    |grp_fu_365_p1                          |   54|         10|   32|        320|
    |grp_fu_370_p0                          |   43|          8|   32|        256|
    |grp_fu_370_p1                          |   54|         10|   32|        320|
    |grp_fu_375_p0                          |   43|          8|   32|        256|
    |grp_fu_375_p1                          |   54|         10|   32|        320|
    |grp_fu_380_p0                          |   37|          7|   32|        224|
    |grp_fu_380_p1                          |   54|         10|   32|        320|
    |grp_fu_393_p0                          |   37|          7|   32|        224|
    |grp_fu_393_p1                          |   49|          9|   32|        288|
    |grp_fu_461_p0                          |   20|          4|   64|        256|
    |grp_fu_464_p0                          |   20|          4|   64|        256|
    |grp_fu_467_p0                          |   14|          3|   32|         96|
    |grp_fu_470_p0                          |   14|          3|   32|         96|
    |grp_generic_tanh_double_s_fu_306_t_in  |   14|          3|   64|        192|
    |grp_generic_tanh_double_s_fu_317_t_in  |   14|          3|   64|        192|
    |mux_case_075_fu_248                    |    9|          2|   32|         64|
    |mux_case_179_fu_252                    |    9|          2|   32|         64|
    |mux_case_283_fu_256                    |    9|          2|   32|         64|
    |mux_case_387_fu_260                    |    9|          2|   32|         64|
    |mux_case_491_fu_264                    |    9|          2|   32|         64|
    |mux_case_595_fu_268                    |    9|          2|   32|         64|
    |mux_case_699_fu_272                    |    9|          2|   32|         64|
    |mux_case_7103_fu_276                   |    9|          2|   32|         64|
    |t_fu_244                               |    9|          2|    3|          6|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  | 1998|        396| 1291|      10090|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  85|   0|   85|          0|
    |ap_done_reg                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |grp_generic_tanh_double_s_fu_306_ap_start_reg  |   1|   0|    1|          0|
    |grp_generic_tanh_double_s_fu_317_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln24_reg_868                              |   1|   0|    1|          0|
    |mul20_10_reg_1010                              |  32|   0|   32|          0|
    |mul20_11_reg_1015                              |  32|   0|   32|          0|
    |mul20_12_reg_1045                              |  32|   0|   32|          0|
    |mul20_13_reg_1050                              |  32|   0|   32|          0|
    |mul20_1_1_reg_948                              |  32|   0|   32|          0|
    |mul20_1_4_reg_1020                             |  32|   0|   32|          0|
    |mul20_1_5_reg_1025                             |  32|   0|   32|          0|
    |mul20_1_6_reg_1055                             |  32|   0|   32|          0|
    |mul20_2_1_reg_953                              |  32|   0|   32|          0|
    |mul20_2_2_reg_990                              |  32|   0|   32|          0|
    |mul20_2_3_reg_995                              |  32|   0|   32|          0|
    |mul20_2_5_reg_1060                             |  32|   0|   32|          0|
    |mul20_2_6_reg_1080                             |  32|   0|   32|          0|
    |mul20_3_1_reg_958                              |  32|   0|   32|          0|
    |mul20_3_2_reg_1000                             |  32|   0|   32|          0|
    |mul20_3_4_reg_1065                             |  32|   0|   32|          0|
    |mul20_3_5_reg_1085                             |  32|   0|   32|          0|
    |mul20_3_6_reg_1090                             |  32|   0|   32|          0|
    |mul20_3_7_reg_1115                             |  32|   0|   32|          0|
    |mul20_4_1_reg_1005                             |  32|   0|   32|          0|
    |mul20_4_2_reg_1030                             |  32|   0|   32|          0|
    |mul20_4_3_reg_1070                             |  32|   0|   32|          0|
    |mul20_4_4_reg_1095                             |  32|   0|   32|          0|
    |mul20_4_5_reg_1120                             |  32|   0|   32|          0|
    |mul20_4_6_reg_1125                             |  32|   0|   32|          0|
    |mul20_4_7_reg_1150                             |  32|   0|   32|          0|
    |mul20_5_1_reg_1035                             |  32|   0|   32|          0|
    |mul20_5_3_reg_1100                             |  32|   0|   32|          0|
    |mul20_5_4_reg_1130                             |  32|   0|   32|          0|
    |mul20_5_6_reg_1155                             |  32|   0|   32|          0|
    |mul20_5_7_reg_1160                             |  32|   0|   32|          0|
    |mul20_6_2_reg_1105                             |  32|   0|   32|          0|
    |mul20_6_3_reg_1135                             |  32|   0|   32|          0|
    |mul20_6_5_reg_1165                             |  32|   0|   32|          0|
    |mul20_6_6_reg_1170                             |  32|   0|   32|          0|
    |mul20_6_7_reg_1175                             |  32|   0|   32|          0|
    |mul20_6_reg_1040                               |  32|   0|   32|          0|
    |mul20_7_1_reg_1110                             |  32|   0|   32|          0|
    |mul20_7_2_reg_1140                             |  32|   0|   32|          0|
    |mul20_7_3_reg_1145                             |  32|   0|   32|          0|
    |mul20_7_4_reg_1180                             |  32|   0|   32|          0|
    |mul20_7_5_reg_1185                             |  32|   0|   32|          0|
    |mul20_7_7_reg_1190                             |  32|   0|   32|          0|
    |mul20_7_reg_1075                               |  32|   0|   32|          0|
    |mul20_8_reg_980                                |  32|   0|   32|          0|
    |mul20_9_reg_985                                |  32|   0|   32|          0|
    |mul2_reg_1235                                  |  32|   0|   32|          0|
    |mul58_1_reg_1240                               |  32|   0|   32|          0|
    |mul58_2_reg_1245                               |  32|   0|   32|          0|
    |mul58_3_reg_1250                               |  32|   0|   32|          0|
    |mul58_4_reg_1255                               |  32|   0|   32|          0|
    |mul58_5_reg_1260                               |  32|   0|   32|          0|
    |mul58_6_reg_1265                               |  32|   0|   32|          0|
    |mux_case_075_fu_248                            |  32|   0|   32|          0|
    |mux_case_075_load_reg_894                      |  32|   0|   32|          0|
    |mux_case_179_fu_252                            |  32|   0|   32|          0|
    |mux_case_179_load_reg_903                      |  32|   0|   32|          0|
    |mux_case_283_fu_256                            |  32|   0|   32|          0|
    |mux_case_283_load_reg_912                      |  32|   0|   32|          0|
    |mux_case_387_fu_260                            |  32|   0|   32|          0|
    |mux_case_387_load_reg_921                      |  32|   0|   32|          0|
    |mux_case_491_fu_264                            |  32|   0|   32|          0|
    |mux_case_491_load_reg_930                      |  32|   0|   32|          0|
    |mux_case_595_fu_268                            |  32|   0|   32|          0|
    |mux_case_595_load_reg_940                      |  32|   0|   32|          0|
    |mux_case_699_fu_272                            |  32|   0|   32|          0|
    |mux_case_699_load_reg_963                      |  32|   0|   32|          0|
    |mux_case_7103_fu_276                           |  32|   0|   32|          0|
    |mux_case_7103_load_reg_972                     |  32|   0|   32|          0|
    |reg_473                                        |  32|   0|   32|          0|
    |reg_480                                        |  32|   0|   32|          0|
    |reg_486                                        |  32|   0|   32|          0|
    |reg_492                                        |  32|   0|   32|          0|
    |reg_498                                        |  32|   0|   32|          0|
    |reg_504                                        |  32|   0|   32|          0|
    |reg_510                                        |  32|   0|   32|          0|
    |reg_516                                        |  32|   0|   32|          0|
    |reg_522                                        |  32|   0|   32|          0|
    |reg_528                                        |  32|   0|   32|          0|
    |reg_534                                        |  32|   0|   32|          0|
    |reg_540                                        |  32|   0|   32|          0|
    |reg_546                                        |  32|   0|   32|          0|
    |reg_552                                        |  32|   0|   32|          0|
    |reg_558                                        |  32|   0|   32|          0|
    |reg_564                                        |  32|   0|   32|          0|
    |reg_570                                        |  32|   0|   32|          0|
    |reg_576                                        |  32|   0|   32|          0|
    |reg_581                                        |  32|   0|   32|          0|
    |reg_586                                        |  32|   0|   32|          0|
    |reg_591                                        |  32|   0|   32|          0|
    |reg_596                                        |  64|   0|   64|          0|
    |reg_602                                        |  64|   0|   64|          0|
    |reg_608                                        |  64|   0|   64|          0|
    |reg_614                                        |  64|   0|   64|          0|
    |reg_620                                        |  64|   0|   64|          0|
    |reg_625                                        |  64|   0|   64|          0|
    |t_fu_244                                       |   3|   0|    3|          0|
    |temp_hidden_10_reg_1210                        |  32|   0|   32|          0|
    |temp_hidden_11_reg_1215                        |  32|   0|   32|          0|
    |temp_hidden_12_reg_1220                        |  32|   0|   32|          0|
    |temp_hidden_13_reg_1225                        |  32|   0|   32|          0|
    |temp_hidden_14_reg_1230                        |  32|   0|   32|          0|
    |temp_hidden_8_reg_1200                         |  32|   0|   32|          0|
    |temp_hidden_9_reg_1205                         |  32|   0|   32|          0|
    |temp_hidden_reg_1195                           |  32|   0|   32|          0|
    |zext_ln24_reg_872                              |   3|   0|   64|         61|
    |zext_ln24_reg_872_pp0_iter1_reg                |   3|   0|   64|         61|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |3620|   0| 3742|        122|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_AWADDR   |   in|    6|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_ARADDR   |   in|    6|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|   CONTROL_BUS|         array|
|ap_clk                     |   in|    1|  ap_ctrl_hs|   rnn_forward|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|   rnn_forward|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|   rnn_forward|  return value|
+---------------------------+-----+-----+------------+--------------+--------------+

