<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 7.1.1">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"wangxianke123.github.io","root":"/","scheme":"Pisces","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":true},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="梳理一些数字IC面试的高频常见问题，以及一些手撕代码的题目。">
<meta property="og:type" content="article">
<meta property="og:title" content="数字IC八股">
<meta property="og:url" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/index.html">
<meta property="og:site_name" content="花间一壶酒">
<meta property="og:description" content="梳理一些数字IC面试的高频常见问题，以及一些手撕代码的题目。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-30.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-1.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-2.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-3.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-4.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-5.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-6.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-7.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-8.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-9.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-10.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-11.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-12.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-13.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-14.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-15.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-17.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-18.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-19.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-20.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-21.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-22.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-23.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-24.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-25.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-26.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-27.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-28.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-29.png">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/a647da7ef595292a90012d36faf0812.jpg">
<meta property="og:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image.png">
<meta property="article:published_time" content="2024-11-07T07:15:02.000Z">
<meta property="article:modified_time" content="2025-04-06T15:07:01.759Z">
<meta property="article:author" content="Wang xianke">
<meta property="article:tag" content="数字集成电路">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-30.png">

<link rel="canonical" href="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>数字IC八股 | 花间一壶酒</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>


  <script src="https://cdn.jsdelivr.net/npm/jquery/dist/jquery.min.js"></script>
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/font-awesome/css/font-awesome.min.css">
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
    
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">花间一壶酒</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">举杯邀明月，对影成三人</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://wangxianke123.github.io/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Wang xianke">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="花间一壶酒">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          数字IC八股
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2024-11-07 15:15:02" itemprop="dateCreated datePublished" datetime="2024-11-07T15:15:02+08:00">2024-11-07</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2025-04-06 23:07:01" itemprop="dateModified" datetime="2025-04-06T23:07:01+08:00">2025-04-06</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>16k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>29 分钟</span>
            </span>
            <div class="post-description">梳理一些数字IC面试的高频常见问题，以及一些手撕代码的题目。</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <!-- @import "[TOC]" {cmd="toc" depthFrom=1 depthTo=6 orderedList=false} -->

<!-- code_chunk_output -->

<ul>
<li><a href="#%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86">数字电路设计基础知识</a><ul>
<li><a href="#%E6%95%B0%E5%AD%97ic%E8%AE%BE%E8%AE%A1%E6%B5%81%E7%A8%8B">数字IC设计流程</a></li>
<li><a href="#%E6%97%B6%E9%92%9F%E4%B8%8E%E5%90%8C%E6%AD%A5">时钟与同步</a></li>
<li><a href="#%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E4%BC%A0%E8%BE%93">跨时钟域传输</a><ul>
<li><a href="#%E4%BA%9A%E7%A8%B3%E6%80%81%E7%9A%84%E6%A6%82%E5%BF%B5">亚稳态的概念</a></li>
</ul>
</li>
<li><a href="#%E9%9D%99%E6%80%81%E6%97%B6%E5%BA%8F%E5%88%86%E6%9E%90sta">静态时序分析STA</a></li>
<li><a href="#%E5%8A%9F%E8%80%97">功耗</a><ul>
<li><a href="#%E5%8A%9F%E8%80%97%E7%B1%BB%E5%9E%8B%E5%8F%8A%E6%88%90%E5%9B%A0">功耗类型及成因</a></li>
<li><a href="#%E4%BD%8E%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1">低功耗设计</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#%E5%B8%B8%E8%A7%81%E7%94%B5%E8%B7%AF">常见电路</a><ul>
<li><a href="#%E5%8A%A0%E6%B3%95%E5%99%A8">加法器</a></li>
<li><a href="#%E4%B9%98%E6%B3%95%E5%99%A8">乘法器</a><ul>
<li><a href="#%E7%A7%BB%E4%BD%8D%E4%B9%98%E6%B3%95%E5%99%A8">移位乘法器</a><ul>
<li><a href="#%E5%8E%9F%E7%90%86">原理</a></li>
</ul>
</li>
<li><a href="#%E6%9C%89%E7%AC%A6%E5%8F%B7%E7%9A%84%E7%A7%BB%E4%BD%8D%E4%B9%98%E6%B3%95">有符号的移位乘法</a></li>
<li><a href="#booth%E7%BC%96%E7%A0%81">BOOTH编码</a></li>
<li><a href="#%E9%AB%98%E5%9F%BA%E4%B9%98%E6%B3%95%E5%99%A8">高基乘法器</a></li>
</ul>
</li>
<li><a href="#%E9%99%A4%E6%B3%95%E5%99%A8">除法器</a><ul>
<li><a href="#%E7%A7%BB%E4%BD%8D%E9%99%A4%E6%B3%95%E5%99%A8">移位除法器</a><ul>
<li><a href="#%E6%97%A0%E7%AC%A6%E5%8F%B7%E9%99%A4%E6%B3%95">无符号除法</a></li>
<li><a href="#%E6%9C%89%E7%AC%A6%E5%8F%B7%E9%99%A4%E6%B3%95">有符号除法</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#lfsr">LFSR</a></li>
<li><a href="#%E7%BA%A0%E9%94%99%E4%B8%8E%E6%A0%A1%E9%AA%8C">纠错与校验</a></li>
<li><a href="#fifo">FIFO</a></li>
<li><a href="#%E6%A0%BC%E9%9B%B7%E7%A0%81">格雷码</a></li>
</ul>
</li>
<li><a href="#%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84">体系结构</a><ul>
<li><a href="#ilp">ILP</a><ul>
<li><a href="#%E6%B5%81%E6%B0%B4%E7%BA%BF">流水线</a></li>
</ul>
</li>
<li><a href="#memory-hierarchy">Memory Hierarchy</a></li>
<li><a href="#dlp">DLP</a><ul>
<li><a href="#gpgpu%E5%9F%BA%E7%A1%80">GPGPU基础</a></li>
<li><a href="#npu%E6%A6%82%E8%BF%B0">NPU概述</a></li>
</ul>
</li>
<li><a href="#memory-coherency">Memory coherency</a></li>
</ul>
</li>
<li><a href="#soc">SoC</a><ul>
<li><a href="#%E5%B8%B8%E8%A7%81ip%E5%8F%8A%E5%85%B6%E5%8A%9F%E8%83%BD">常见IP及其功能</a></li>
<li><a href="#amba%E6%80%BB%E7%BA%BF">AMBA总线</a><ul>
<li><a href="#axi">AXI</a></li>
<li><a href="#ahb">AHB</a></li>
<li><a href="#apb">APB</a></li>
</ul>
</li>
<li><a href="#noc">NoC</a></li>
</ul>
</li>
<li><a href="#%E4%BB%A3%E7%A0%81%E4%B8%8E%E9%AA%8C%E8%AF%81">代码与验证</a><ul>
<li><a href="#verilog-%E6%8A%80%E5%B7%A7">Verilog 技巧</a></li>
<li><a href="#%E9%AA%8C%E8%AF%81%E5%9F%BA%E7%A1%80">验证基础</a></li>
<li><a href="#sv">SV</a></li>
<li><a href="#uvm">UVM</a><ul>
<li><a href="#%E9%9D%A2%E8%AF%95%E5%B8%B8%E8%A7%81%E9%97%AE%E9%A2%98">面试常见问题</a><ul>
<li><a href="#1sv%E4%B8%ADfunction%E5%92%8Ctask%E7%9A%84%E5%8C%BA%E5%88%AB">1.sv中function和task的区别？</a></li>
<li><a href="#2-fork-joinjoin_anyjoin_none%E7%9A%84%E5%8C%BA%E5%88%AB">2. fork join,join_any,join_none的区别</a></li>
<li><a href="#3-sv%E5%92%8Cuvm%E4%B8%AD%E8%BF%9B%E7%A8%8B%E9%97%B4%E9%80%9A%E4%BF%A1%E7%9A%84%E6%96%B9%E6%B3%95">3. SV和UVM中进程间通信的方法</a></li>
<li><a href="#4uvm%E9%82%A3%E4%BA%9B%E7%BB%84%E4%BB%B6%E7%BB%A7%E6%89%BF%E8%87%AAobject%E5%93%AA%E4%BA%9B%E7%BB%A7%E6%89%BF%E8%87%AAcomponent">4.UVM那些组件继承自object，哪些继承自component</a></li>
<li><a href="#5-monitor%E5%92%8Cdriver%E7%9A%84%E5%8C%BA%E5%88%AB">5. monitor和driver的区别</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><a href="#%E6%89%8B%E6%92%95%E4%BB%A3%E7%A0%81">手撕代码</a><ul>
<li><a href="#%E6%97%B6%E9%92%9F%E5%88%86%E9%A2%91">时钟分频</a><ul>
<li><a href="#%E5%8D%A0%E7%A9%BA%E6%AF%94%E4%B8%BA1%E4%BB%BB%E6%84%8F%E5%80%8D%E7%9A%84%E5%A5%87%E6%95%B0%E5%88%86%E9%A2%91">占空比为1任意倍的奇数分频</a></li>
</ul>
</li>
<li><a href="#%E6%B3%A2%E5%BD%A2%E6%A3%80%E6%B5%8B">波形检测</a></li>
<li><a href="#%E5%BC%82%E6%AD%A5fifo">异步FIFO</a></li>
<li><a href="#%E9%9D%A2%E8%AF%95%E7%9C%9F%E9%A2%98">面试真题</a><ul>
<li><a href="#%E8%AF%8D%E9%A2%91%E6%A3%80%E6%B5%8B">词频检测</a></li>
<li><a href="#%E7%8B%AC%E7%83%AD%E7%A0%81%E6%A3%80%E6%B5%8B">独热码检测</a></li>
<li><a href="#%E8%BD%AE%E8%AF%A2%E4%BB%B2%E8%A3%81">轮询仲裁</a></li>
<li><a href="#%E5%9B%BA%E5%AE%9A%E4%BC%98%E5%85%88%E7%BA%A7%E4%BB%B2%E8%A3%81">固定优先级仲裁</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#%E5%BC%80%E6%94%BE%E6%80%A7%E9%97%AE%E9%A2%98">开放性问题</a></li>
</ul>
<!-- /code_chunk_output -->





<h2 id="数字电路设计基础知识"><a href="#数字电路设计基础知识" class="headerlink" title="数字电路设计基础知识"></a>数字电路设计基础知识</h2><h3 id="数字IC设计流程"><a href="#数字IC设计流程" class="headerlink" title="数字IC设计流程"></a>数字IC设计流程</h3><p>SPEC定义-&gt;建模仿真-&gt;前端设计-&gt;仿真验证-&gt;逻辑综合-&gt;STA检查 (前端)</p>
<p>后端：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-30.png"></p>
<h3 id="时钟与同步"><a href="#时钟与同步" class="headerlink" title="时钟与同步"></a>时钟与同步</h3><h3 id="跨时钟域传输"><a href="#跨时钟域传输" class="headerlink" title="跨时钟域传输"></a>跨时钟域传输</h3><h4 id="亚稳态的概念"><a href="#亚稳态的概念" class="headerlink" title="亚稳态的概念"></a>亚稳态的概念</h4><h3 id="静态时序分析STA"><a href="#静态时序分析STA" class="headerlink" title="静态时序分析STA"></a>静态时序分析STA</h3><h3 id="功耗"><a href="#功耗" class="headerlink" title="功耗"></a>功耗</h3><h4 id="功耗类型及成因"><a href="#功耗类型及成因" class="headerlink" title="功耗类型及成因"></a>功耗类型及成因</h4><h4 id="低功耗设计"><a href="#低功耗设计" class="headerlink" title="低功耗设计"></a>低功耗设计</h4><h2 id="常见电路"><a href="#常见电路" class="headerlink" title="常见电路"></a>常见电路</h2><h3 id="加法器"><a href="#加法器" class="headerlink" title="加法器"></a>加法器</h3><h3 id="乘法器"><a href="#乘法器" class="headerlink" title="乘法器"></a>乘法器</h3><p>参考：《Computer arithmetic _ algorithms and hardware designs》Parhami, Behrooz， 第9章</p>
<h4 id="移位乘法器"><a href="#移位乘法器" class="headerlink" title="移位乘法器"></a>移位乘法器</h4><h5 id="原理"><a href="#原理" class="headerlink" title="原理"></a>原理</h5><p>首先考虑无符号的整数乘法，即：</p>
<p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-1.png"></p>
<p>不妨考虑一个最简单的4位乘法的情况：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-2.png"></p>
<p>乘数表示为a，被乘数x的每一位为$x_0,x_1,x_2,x_3$。一个很自然的想法是分别取出被乘数x的每一位，与a进行乘法(与操作)，之后乘以2的幂。</p>
<p>左移还是右移：<br>上述算法的流程，可以通过左移或者右移实现。右移看上去似乎比较自然，每次右移都是取出了x的最低位，并且与a相乘相加。右移可以将上述式子从上到下进行累加，其迭代公式如下：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-3.png"></p>
<p>需要注意的是，这个公式每次将总体结果右移了移位，k次之后相当于总体右移了k位，为了抵消这种操作，需要提前将a左移k位。这很容易实现，只需要将a的值放在一个2k宽度的寄存器的前k位即可。在经过k次迭代后，我们有：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-4.png"></p>
<p>可以看到，如果将部分和$p_0$初始化为0，计算得到的是一个简单的乘法:<br>$$p&#x3D;ax$$</p>
<p>如果将其初始化为$y2^k$,则可以计算$ax+y$,也就是乘加操作。这样的好处是不需要额外的硬件资源。右移的计算过程如下：</p>
<p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-5.png"></p>
<p>我们可以写出如下算法流程：</p>
<p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-6.png"></p>
<p>对应的电路如下：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-7.png"></p>
<p>a的值一开始放在一个2k长度的部分积寄存器的左半边，每次取出其高k位，与经过x对应位选择的multiplicand相加，结果写回部分积寄存器的高k位。</p>
<p>右移乘法的好处是可以节省加法器的位宽，对应的加法器只需要k-bit,如果是左移计算，则需要2k位宽的加法器:<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-8.png"></p>
<p>此外，我们可以将x放在部分积寄存器的后k位来进一步节约资源。考虑加法器的进位情况，最终的摆放如下：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-9.png"></p>
<p>另外值得注意的一点是图中的mux，其实可以用一系列的与门来代替，与门的一端连接shift后x的一位。</p>
<p>如果是后续有符号的乘法，则使用真的mux,通过x来选择a,a的补码或者0。</p>
<h4 id="有符号的移位乘法"><a href="#有符号的移位乘法" class="headerlink" title="有符号的移位乘法"></a>有符号的移位乘法</h4><p>对于有符号数，一个办法是在计算前，对负数计算其补码，得到对应的正数，正数相乘得到相应的绝对值，之后再根据<br>结果决定是否转化为负数。</p>
<p>但是这样的3个过程太慢了，可以考虑直接在每次迭代的时候进行计算，一个示例流程如下：</p>
<p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-10.png"></p>
<p>当乘数为负的时候，一开始正常的相乘相加。最后的符号位则需要计算减法(2’s completion)。对应的电路结构如下：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-11.png"></p>
<p>因为符号位的存在，这里使用一个k+1位的加法器。</p>
<h4 id="BOOTH编码"><a href="#BOOTH编码" class="headerlink" title="BOOTH编码"></a>BOOTH编码</h4><p>此外还可以使用booth编码，将{0，1}集合表示的数映射到{-1,1}的集合上去。</p>
<p>另外，一个数x乘以一个常数a的问题，如果常数a已知，可以转化为一系列移位加法。</p>
<p>例如8’b11010001,可以将1分别左移7，6，4位后求和，然后再+1。 </p>
<p>这是因为加法和移位运算是<strong>图灵完备</strong>的。但这种方法的问题在于，一个数的二进制表达中的1越多，所需要的加法次数就越多，相应的周期也就越长。</p>
<p>而结合booth编码，可以同时引入加法，减法和移位运算，例如，C&#x3D;23，其二进制表示为<br>10111而：<br>$$<br>23&#x3D;2^4−2^2+2^1+2^0 $$</p>
<p>这样可以有效减少指令数目</p>
<p>因此，在无法乘法和除法并不是计算机的基础指令，而是可以通过编译器将其修改为一系列移位和加减法来间接实现。在乘以一个常数时，如果乘法占用的周期数过高，也可以通过编译器优化为移位和乘法来解决。<br>有趣的是，给定一个整数常数 $C$，如果允许使用移位、加法和减法的组合，找到最优的（最少操作数的）表达形式确实是一个<strong>NP 完全问题</strong>。这个问题在计算机科学中被称为最小移位加法问题（Minimum Addition-Subtraction Chains Problem）。</p>
<h4 id="高基乘法器"><a href="#高基乘法器" class="headerlink" title="高基乘法器"></a>高基乘法器</h4><p>上面的移位乘法器存在一个问题，就是每次只能计算1位，运算周期过长，这在现代处理器中往往是不可接受的。</p>
<p>一个自然的相反是一次计算多位，也就是采用高基乘法器。</p>
<p>例如，一个k位的二进制数，也可以看成是k&#x2F;2位基数(radix)为4的数（即k&#x2F;2位4进制数），或k&#x2F;4位，基数为8的数。</p>
<h3 id="除法器"><a href="#除法器" class="headerlink" title="除法器"></a>除法器</h3><h4 id="移位除法器"><a href="#移位除法器" class="headerlink" title="移位除法器"></a>移位除法器</h4><h5 id="无符号除法"><a href="#无符号除法" class="headerlink" title="无符号除法"></a>无符号除法</h5><p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-12.png"></p>
<p>一个典型的二进制整数除法的流程如图，2kbit的被除数z除以除数d,商为q,余数为s。</p>
<p>由于结果q的每一位不是0就是1，其与d的乘积不是0就是d本身。所有问题转化为z对d或d的移位结果的一系列减法。</p>
<p>在一系列右移减法的过程中，除法的问题在于，一开始不知道商q的每一位是0还是1，需要一次额外的估计(比较)操作来得到商的一位，然后再执行减法。</p>
<p>此外除法与乘法的另一个不同在于，虽然2个k位数的乘积不会超过2k位，但是一个2k位的数除以k位的数，其结果可能超过K位(这很好理解，除数为1的极端情况下，结果不变还是2k位)。因此在计算之前，需要进行溢出检测：</p>
<p>如果要得到一个k位的商q，那么q一定小于$2^k$,而余数s一定小于d,估算z的最大值，有：<br>$$z &lt; (2^k-1)d + d &lt; 2^kd$$</p>
<p>也就是说d左移k位后一定大于被除数z,换言之，z的最高k位必须小于d,才能保证商的位数小于等于k。</p>
<p>图13.1可以用下面的迭代公式来表示：</p>
<p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-13.png"></p>
<p>除法是一个左移迭代算法，因为商q的每一位结果是从高到底获得的，q乘以2^d是为了这一点。在k次迭代后，有：</p>
<p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-14.png"></p>
<p>一个例子如下：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-15.png"></p>
<p>对应的算法为：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-17.png"></p>
<p>需要注意的是，当且仅当每次被除数的前k位大于除数时，才执行减法操作，否则应当保持被除数不变，下一次移位后再计算(对应该位的商为0时的情况)。</p>
<p>而被除数前k位大于除数，有以下2种可能：</p>
<ol>
<li>加法器的进位 cout &#x3D; 1; </li>
<li>余数寄存器的最高位为1(因为移位后可以获得$2^{k+1}$,而任何一个k bit的数小于$2^{k+1}$)</li>
</ol>
<p>只有这种情况满足时，商的对应位才为1，同时执行减法。</p>
<p>一个verilog实现如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> divider #(</span><br><span class="line">    K = <span class="number">32</span></span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>*K-<span class="number">1</span>:<span class="number">0</span>]  dividend,</span><br><span class="line">    <span class="keyword">input</span> [K-<span class="number">1</span>:<span class="number">0</span>]    divisor,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [K-<span class="number">1</span>:<span class="number">0</span>]  qoutient, </span><br><span class="line">    <span class="keyword">output</span> [K-<span class="number">1</span>:<span class="number">0</span>]  remainder,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>  valid_i,</span><br><span class="line">    <span class="keyword">input</span>  ready_i,</span><br><span class="line">    <span class="keyword">output</span> busy, <span class="comment">// the divider is busy in computing</span></span><br><span class="line">    <span class="keyword">output</span> valid_o,</span><br><span class="line">    <span class="keyword">output</span> ready_o,</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n </span><br><span class="line">);</span><br><span class="line">    <span class="keyword">localparam</span> WIDTH = <span class="built_in">$clog2</span>(K);</span><br><span class="line">    <span class="keyword">reg</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rp; <span class="comment">// rp is initialized to  high k bits of dicidend</span></span><br><span class="line">    <span class="keyword">reg</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rq; <span class="comment">// rq is initialized to  low  k bits of dicidend</span></span><br><span class="line">    <span class="keyword">reg</span> [WIDTH:<span class="number">0</span>] Rc; <span class="comment">// shift counter, initialized to K</span></span><br><span class="line">   </span><br><span class="line">    <span class="keyword">reg</span> valid;</span><br><span class="line">    <span class="comment">// combinational logic</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [K-<span class="number">1</span>:<span class="number">0</span>] neg_divisor  = ~divisor;</span><br><span class="line">    <span class="keyword">wire</span> cout;</span><br><span class="line">    <span class="keyword">wire</span> [K-<span class="number">1</span>:<span class="number">0</span>] adder_result;</span><br><span class="line">    <span class="keyword">wire</span> zero_flag;</span><br><span class="line">    <span class="keyword">wire</span> overflow_flag;</span><br><span class="line">    <span class="keyword">wire</span> load_en = Rp[K-<span class="number">1</span>] | cout;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rp_shift = &#123;Rp[K-<span class="number">2</span>:<span class="number">0</span>],Rq[K-<span class="number">1</span>]&#125;;</span><br><span class="line">    <span class="keyword">wire</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rp_next = load_en ? adder_result : Rp_shift;</span><br><span class="line">    <span class="keyword">wire</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rq_next = &#123;Rq[K-<span class="number">2</span>:<span class="number">0</span>],load_en&#125;;</span><br><span class="line"></span><br><span class="line">     adder <span class="variable">#(.N(K))</span> u_adder(</span><br><span class="line">        <span class="variable">.A</span>             (Rp_shift             ),</span><br><span class="line">        <span class="variable">.B</span>             (neg_divisor             ),</span><br><span class="line">        <span class="variable">.carry_in</span>      (<span class="number">1&#x27;b1</span>      ),</span><br><span class="line">        <span class="variable">.result</span>        (adder_result        ),</span><br><span class="line">        <span class="variable">.zero_flag</span>     (zero_flag     ),</span><br><span class="line">        <span class="variable">.overflow_flag</span> (overflow_flag ),</span><br><span class="line">        <span class="variable">.carry_out</span>     (cout     )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span></span><br><span class="line">            Rc &lt;= &#123;(WIDTH+<span class="number">1</span>)&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (~busy &amp; valid_i)<span class="keyword">begin</span></span><br><span class="line">            Rc &lt;= K;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            Rc &lt;= Rc - <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span></span><br><span class="line">            Rp &lt;= &#123;K&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (~busy &amp; valid_i)<span class="keyword">begin</span></span><br><span class="line">            Rp &lt;= dividend[<span class="number">2</span>*K-<span class="number">1</span>:K];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            Rp &lt;= Rp_next;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span></span><br><span class="line">            Rq &lt;= &#123;K&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (~busy &amp; valid_i)<span class="keyword">begin</span></span><br><span class="line">            Rq &lt;= dividend[K-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            Rq &lt;= Rq_next;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span></span><br><span class="line">            valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> ( valid_i &amp; (Rc == &#123;&#123;WIDTH&#123;<span class="number">1&#x27;b0</span>&#125;&#125;, <span class="number">1&#x27;b1</span>&#125;))<span class="keyword">begin</span></span><br><span class="line">            valid &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> busy = (Rc != &#123;(WIDTH+<span class="number">1</span>)&#123;<span class="number">1&#x27;b0</span>&#125;&#125;);</span><br><span class="line">    <span class="keyword">assign</span> ready_o = ~busy &amp; ready_i;</span><br><span class="line">    <span class="keyword">assign</span> valid_o = valid &amp; ~busy;</span><br><span class="line">    <span class="keyword">assign</span> qoutient = Rq;</span><br><span class="line">    <span class="keyword">assign</span> remainder = Rp;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-18.png" alt="alt text"></p>
<p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-19.png"></p>
<p>事实上，这种实现叫做restoring的算法，每次需要判断加法器的结果，才能决定寄存器需要更新的值。</p>
<p>如果进行时序分析，则每个时钟周期需要做到以下事情：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-20.png"></p>
<p>如果想要优化这个时序，可以使用non-restoring的算法。</p>
<p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-21.png"></p>
<p>在 non-restoring算法种，每个周期都减去一个被除数，而如果当时的余数小于被除数而错误的剪掉了一个被除数，则可以在下一个周期加回来。<br>这是因为下一个周期会进行shift left的操作，相当于已经提前减去了2个被除数，因此只需要再加上一个被除数，仍然能达到减去一个被除数的效果。</p>
<p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-22.png"></p>
<h5 id="有符号除法"><a href="#有符号除法" class="headerlink" title="有符号除法"></a>有符号除法</h5><p>在上述的restoring 算法中，每个周期总是减去一个被除数或是不减，也就是说被除数的系数为{0,-1},而在non-restoring的算法中，没周期总是<br>减去或加上一个被除数，也即其系数为{-1,1}。而在除法结束时，余数的符合总是与被除数相同(这是有符号除法的定义决定的)。</p>
<p>因此，可以考虑直接处理有符号除法：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-23.png"></p>
<p>若当前的余数与被除数的符合相同，则q对应的位为1，否则为-1。</p>
<p>而在计算结束后，还需进行如下步骤：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-24.png"></p>
<p>即</p>
<ol>
<li>先将商的表示由{-1,1}的二进制空间映射回标准的{0,1}空间。</li>
<li>如果余数的符合与商的不一致，说明多减去&#x2F;加上了一个被除数。需要对结果进行矫正。</li>
</ol>
<p>对于1，做法应该是：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-25.png"></p>
<p>即将所以的对应位置的-1变为0，然后将最高位取反，整体左移一位后最低位补1。这种转化很简单，可以通过硬件，在计算出商的同时完成。<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-26.png"></p>
<p>在初始化时先设置商的符号位，然后根据之后每次是加法还是减法操作来生成对应位的0,1,最后在商的末尾补1.</p>
<p>对于2：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-27.png"></p>
<p>矫正时需要将商加上或减去1，同时将余数减去或加上被除数。由于1的变化算法使得商的最后一位为1，导致商总是奇数，因此当商为偶数时，矫正不可避免。</p>
<p>该算法的一个示例过程如下：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-28.png"></p>
<p>对应的电路为：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image-29.png"></p>
<p>根据上述思路实现的移位除法器代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//=====================================================================</span></span><br><span class="line"><span class="comment">//</span></span><br><span class="line"><span class="comment">// Designer   : wenkai_sjtu@163.com</span></span><br><span class="line"><span class="comment">//</span></span><br><span class="line"><span class="comment">// Description:</span></span><br><span class="line"><span class="comment">//  an signed left shift divider, using nonerestoring algrithm</span></span><br><span class="line"><span class="comment">//  no overflow and zero  divisor check</span></span><br><span class="line"><span class="comment">// Revision History: </span></span><br><span class="line"><span class="comment">// ====================================================================</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> signed_divider #(</span><br><span class="line">    K = <span class="number">32</span></span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>*K-<span class="number">2</span>:<span class="number">0</span>]  dividend,</span><br><span class="line">    <span class="keyword">input</span> [K-<span class="number">1</span>:<span class="number">0</span>]    divisor,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [K-<span class="number">1</span>:<span class="number">0</span>]  qoutient, </span><br><span class="line">    <span class="keyword">output</span> [K-<span class="number">1</span>:<span class="number">0</span>]  remainder,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>  valid_i,</span><br><span class="line">    <span class="keyword">input</span>  ready_i,</span><br><span class="line">    <span class="keyword">output</span> busy, <span class="comment">// the divider is busy in computing</span></span><br><span class="line">    <span class="keyword">output</span> valid_o,</span><br><span class="line">    <span class="keyword">output</span> ready_o,</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//   use state machine </span></span><br><span class="line">    <span class="keyword">localparam</span> IDEL = <span class="number">2&#x27;b00</span>, SHIFT=<span class="number">2&#x27;b01</span>, CORRECT = <span class="number">2&#x27;b10</span>, OUTPUT = <span class="number">2&#x27;b11</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">localparam</span> WIDTH = <span class="built_in">$clog2</span>(K) + <span class="number">1</span>; <span class="comment">// expand 1 bit to avoid overflow </span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rp; <span class="comment">// rp is initialized to  high k bits of dicidend</span></span><br><span class="line">    <span class="keyword">reg</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rq; <span class="comment">// rq is initialized to  low  k bits of dicidend</span></span><br><span class="line">    <span class="keyword">reg</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] Rc; <span class="comment">// shift counter, initialized to K</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]   state; <span class="comment">// the state of divider</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]  state_next;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> sign_dividend = dividend[<span class="number">2</span>*K-<span class="number">2</span>]; <span class="comment">// sign bit of dividend</span></span><br><span class="line">    <span class="keyword">wire</span> sign_divisor = divisor[K-<span class="number">1</span>]; <span class="comment">// sign bit of divisor </span></span><br><span class="line">    <span class="keyword">wire</span> sign_remainder = Rp[K-<span class="number">1</span>];<span class="comment">//  sign bit of remainder</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [K-<span class="number">1</span>:<span class="number">0</span>] divisor_neg = ~divisor;  <span class="comment">// 1&#x27;s complement of divisor</span></span><br><span class="line">    <span class="keyword">wire</span> shift_sub = ~(sign_remainder ^ sign_divisor); <span class="comment">// sign of remainder equal to sign of divisor, sub ,otherwise add</span></span><br><span class="line">    <span class="keyword">wire</span> need_correct;</span><br><span class="line">    <span class="keyword">wire</span> correct_sub;</span><br><span class="line">    <span class="keyword">reg</span>  sub;   <span class="comment">// substract flag of adder</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> cout;</span><br><span class="line">    <span class="keyword">wire</span> [K-<span class="number">1</span>:<span class="number">0</span>] adder_result;</span><br><span class="line">    <span class="keyword">wire</span> zero_flag;</span><br><span class="line">    <span class="keyword">wire</span> overflow_flag;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rp_shift = &#123;Rp[K-<span class="number">2</span>:<span class="number">0</span>],Rq[K-<span class="number">1</span>]&#125;;</span><br><span class="line">    <span class="keyword">wire</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rq_shift =  &#123;Rq[K-<span class="number">2</span>:<span class="number">0</span>],shift_sub&#125;;</span><br><span class="line">    <span class="keyword">wire</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rq_con = &#123;~Rq[K-<span class="number">2</span>],Rq[K-<span class="number">3</span>:<span class="number">0</span>],<span class="number">1&#x27;b1</span>&#125;;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [K-<span class="number">1</span>:<span class="number">0</span>] addend1;  <span class="comment">// operand 1 of adder, net</span></span><br><span class="line">    <span class="keyword">reg</span> [K-<span class="number">1</span>:<span class="number">0</span>] addend2;  <span class="comment">// operand 2 of adder, net</span></span><br><span class="line">    <span class="keyword">reg</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] Rc_next;</span><br><span class="line">    <span class="keyword">reg</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rq_next ;</span><br><span class="line">    <span class="keyword">reg</span> [K-<span class="number">1</span>:<span class="number">0</span>] Rp_next ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    adder <span class="variable">#(.N(K))</span> u_adder(</span><br><span class="line">        <span class="variable">.A</span>             (addend1             ),</span><br><span class="line">        <span class="variable">.B</span>             (addend2             ),</span><br><span class="line">        <span class="variable">.carry_in</span>      (sub      ),</span><br><span class="line">        <span class="variable">.result</span>        (adder_result        ),</span><br><span class="line">        <span class="variable">.zero_flag</span>     (zero_flag     ),</span><br><span class="line">        <span class="variable">.overflow_flag</span> (overflow_flag ),</span><br><span class="line">        <span class="variable">.carry_out</span>     (cout     )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// when shift finish, the result needs correct if sign of remainder is different to sign of dividend</span></span><br><span class="line">    <span class="keyword">assign</span>   need_correct = (Rc == &#123;WIDTH&#123;<span class="number">1&#x27;b0</span>&#125;&#125;)  &amp; (sign_remainder ^ sign_dividend);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span>   correct_sub =  need_correct &amp; (  </span><br><span class="line">            (sign_remainder  &amp; sign_divisor) <span class="comment">// remainder &lt; 0, divisor &lt; 0 but dividend &gt; 0</span></span><br><span class="line">        |   (~sign_remainder &amp; ~sign_divisor)); <span class="comment">// remainder &gt; 0, divisor &gt; 0 but dividend &lt; 0</span></span><br><span class="line">        <span class="comment">// in this 2 case we need to substract another divisor to correct the result otherwise we need to add</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// default value</span></span><br><span class="line">        Rp_next = dividend[<span class="number">2</span>*K-<span class="number">2</span>:K-<span class="number">1</span>];</span><br><span class="line">        Rq_next = &#123;dividend[K-<span class="number">2</span>:<span class="number">0</span>],<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">        Rc_next = K-<span class="number">2</span>;</span><br><span class="line">        sub = shift_sub;</span><br><span class="line">        addend1 =  Rp_shift;</span><br><span class="line">        addend2 =  shift_sub ? divisor_neg : divisor;</span><br><span class="line">        <span class="keyword">case</span> (state)</span><br><span class="line">        IDEL : <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(valid_i)<span class="keyword">begin</span></span><br><span class="line">                state_next = SHIFT;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                state_next = IDEL;</span><br><span class="line">                Rp_next = Rp;</span><br><span class="line">                Rq_next = Rq;</span><br><span class="line">                Rc_next = Rc;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">        SHIFT:<span class="keyword">begin</span></span><br><span class="line">            Rp_next =  adder_result;</span><br><span class="line">            Rq_next =  Rq_shift;            </span><br><span class="line">            sub = shift_sub;</span><br><span class="line">            addend1 =  Rp_shift;</span><br><span class="line">            addend2 =  shift_sub ? divisor_neg : divisor;</span><br><span class="line">            <span class="keyword">if</span>(Rc != &#123;WIDTH&#123;<span class="number">1&#x27;b0</span>&#125;&#125;)<span class="keyword">begin</span></span><br><span class="line">                state_next = SHIFT;     </span><br><span class="line">                Rc_next =  Rc-<span class="number">1&#x27;b1</span>;     </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                state_next = CORRECT;</span><br><span class="line">                Rc_next = Rc;  <span class="comment">// keep rc=0</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        CORRECT:<span class="keyword">begin</span></span><br><span class="line">            state_next = OUTPUT;</span><br><span class="line">            Rp_next = need_correct ? adder_result : Rp;</span><br><span class="line">            Rq_next = need_correct ? (correct_sub ? Rq_con + <span class="number">1&#x27;b1</span> : Rq_con - <span class="number">1&#x27;b1</span>) : Rq_con;</span><br><span class="line">            Rc_next = Rc;</span><br><span class="line">            addend1 = Rp;</span><br><span class="line">            addend2 = correct_sub ? divisor_neg : divisor;</span><br><span class="line">            sub = correct_sub;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        OUTPUT:<span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(ready_i &amp; ~valid_i)<span class="keyword">begin</span> <span class="comment">// wait next data </span></span><br><span class="line">                state_next = IDEL;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (ready_i &amp; valid_i)<span class="keyword">begin</span> <span class="comment">// begin next computation</span></span><br><span class="line">                state_next = SHIFT;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span>  <span class="comment">// wait result to be stored</span></span><br><span class="line">                state_next = OUTPUT;</span><br><span class="line">                Rp_next = Rp;</span><br><span class="line">                Rq_next = Rq;</span><br><span class="line">                Rc_next = Rc;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span></span><br><span class="line">            state &lt;= IDEL;</span><br><span class="line">            Rp    &lt;= &#123;K&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">            Rq    &lt;= &#123;K&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">            Rc    &lt;= &#123;WIDTH&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            state &lt;= state_next;</span><br><span class="line">            Rp    &lt;= Rp_next;</span><br><span class="line">            Rq    &lt;= Rq_next;</span><br><span class="line">            Rc    &lt;= Rc_next;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> busy = ((state == SHIFT) | (state == CORRECT));</span><br><span class="line">    <span class="keyword">assign</span> valid_o = (state== OUTPUT);</span><br><span class="line">    <span class="keyword">assign</span> ready_o =  ~busy &amp; ready_i;</span><br><span class="line">    <span class="keyword">assign</span> qoutient = Rq;</span><br><span class="line">    <span class="keyword">assign</span> remainder = Rp;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>上述实现采用状态机进行控制，在移位完成后的一个周期内进行结果矫正，之后输出。使用时需要自行保证除数非0以及无溢出。<br>(即前面讨论的,被除数的高K位必须小于除数，有一个简单的做法是对被除数进行符号扩展，比如32位的有符号除法，先将被除数扩展为63位再进行计算，可以避免溢出)。</p>
<p><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/a647da7ef595292a90012d36faf0812.jpg">{width&#x3D;300 height&#x3D;200 align&#x3D;center}</p>
<h3 id="LFSR"><a href="#LFSR" class="headerlink" title="LFSR"></a>LFSR</h3><h3 id="纠错与校验"><a href="#纠错与校验" class="headerlink" title="纠错与校验"></a>纠错与校验</h3><h3 id="FIFO"><a href="#FIFO" class="headerlink" title="FIFO"></a>FIFO</h3><h3 id="格雷码"><a href="#格雷码" class="headerlink" title="格雷码"></a>格雷码</h3><h2 id="体系结构"><a href="#体系结构" class="headerlink" title="体系结构"></a>体系结构</h2><h3 id="ILP"><a href="#ILP" class="headerlink" title="ILP"></a>ILP</h3><h4 id="流水线"><a href="#流水线" class="headerlink" title="流水线"></a>流水线</h4><h3 id="Memory-Hierarchy"><a href="#Memory-Hierarchy" class="headerlink" title="Memory Hierarchy"></a>Memory Hierarchy</h3><h3 id="DLP"><a href="#DLP" class="headerlink" title="DLP"></a>DLP</h3><h4 id="GPGPU基础"><a href="#GPGPU基础" class="headerlink" title="GPGPU基础"></a>GPGPU基础</h4><h4 id="NPU概述"><a href="#NPU概述" class="headerlink" title="NPU概述"></a>NPU概述</h4><h3 id="Memory-coherency"><a href="#Memory-coherency" class="headerlink" title="Memory coherency"></a>Memory coherency</h3><h2 id="SoC"><a href="#SoC" class="headerlink" title="SoC"></a>SoC</h2><h3 id="常见IP及其功能"><a href="#常见IP及其功能" class="headerlink" title="常见IP及其功能"></a>常见IP及其功能</h3><h3 id="AMBA总线"><a href="#AMBA总线" class="headerlink" title="AMBA总线"></a>AMBA总线</h3><h4 id="AXI"><a href="#AXI" class="headerlink" title="AXI"></a>AXI</h4><h4 id="AHB"><a href="#AHB" class="headerlink" title="AHB"></a>AHB</h4><h4 id="APB"><a href="#APB" class="headerlink" title="APB"></a>APB</h4><h3 id="NoC"><a href="#NoC" class="headerlink" title="NoC"></a>NoC</h3><h2 id="代码与验证"><a href="#代码与验证" class="headerlink" title="代码与验证"></a>代码与验证</h2><h3 id="Verilog-技巧"><a href="#Verilog-技巧" class="headerlink" title="Verilog 技巧"></a>Verilog 技巧</h3><h3 id="验证基础"><a href="#验证基础" class="headerlink" title="验证基础"></a>验证基础</h3><h3 id="SV"><a href="#SV" class="headerlink" title="SV"></a>SV</h3><h3 id="UVM"><a href="#UVM" class="headerlink" title="UVM"></a>UVM</h3><h4 id="面试常见问题"><a href="#面试常见问题" class="headerlink" title="面试常见问题"></a>面试常见问题</h4><h5 id="1-sv中function和task的区别？"><a href="#1-sv中function和task的区别？" class="headerlink" title="1.sv中function和task的区别？"></a>1.sv中function和task的区别？</h5><ol>
<li>延时：function不能用延时操作，被看作瞬时完成，tash中可以设置delay</li>
<li>返回值：function需要有返回值，task无返回值，但可以用input和output传递结果</li>
<li>调用：function只能调用其他function,task可以调用function和其他task</li>
</ol>
<h5 id="2-fork-join-join-any-join-none的区别"><a href="#2-fork-join-join-any-join-none的区别" class="headerlink" title="2. fork join,join_any,join_none的区别"></a>2. fork join,join_any,join_none的区别</h5><p>fork join创建的子进程会阻塞父进程，只有当fork的所有进程执行完毕后，才继续执行join后的代码<br>join any的话，只要有一个子进程&#x2F;线程执行结束，就会继续执行之后的代码<br>join none并不会阻塞父进程，创建的进程只会被调度，在触发对应的条件后执行。</p>
<h5 id="3-SV和UVM中进程间通信的方法"><a href="#3-SV和UVM中进程间通信的方法" class="headerlink" title="3. SV和UVM中进程间通信的方法"></a>3. SV和UVM中进程间通信的方法</h5><h5 id="4-UVM那些组件继承自object，哪些继承自component"><a href="#4-UVM那些组件继承自object，哪些继承自component" class="headerlink" title="4.UVM那些组件继承自object，哪些继承自component"></a>4.UVM那些组件继承自object，哪些继承自component</h5><h5 id="5-monitor和driver的区别"><a href="#5-monitor和driver的区别" class="headerlink" title="5. monitor和driver的区别"></a>5. monitor和driver的区别</h5><h1 id="手撕代码"><a href="#手撕代码" class="headerlink" title="手撕代码"></a>手撕代码</h1><h2 id="时钟分频"><a href="#时钟分频" class="headerlink" title="时钟分频"></a>时钟分频</h2><h3 id="占空比为1任意倍的奇数分频"><a href="#占空比为1任意倍的奇数分频" class="headerlink" title="占空比为1任意倍的奇数分频"></a>占空比为1任意倍的奇数分频</h3><p>通过一个计数器来对时钟周期计数，2个信号分别由原始时钟的上升沿和下降沿触发，通过或操作来满足占空比要求。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> clk_divider</span><br><span class="line">    #(<span class="keyword">parameter</span> dividor = <span class="number">5</span>)</span><br><span class="line">( 	<span class="keyword">input</span> clk_in,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">output</span> clk_out</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">localparam</span> COUNTER_WIDTH = <span class="built_in">$clog2</span>(dividor) + <span class="number">1</span> ;</span><br><span class="line">	<span class="keyword">reg</span> [COUNTER_WIDTH-<span class="number">1</span> : <span class="number">0</span>] clk_counter1;</span><br><span class="line">	<span class="keyword">reg</span> clk_out_r1;</span><br><span class="line">	<span class="keyword">reg</span> clk_out_r2;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst_n)<span class="keyword">begin</span></span><br><span class="line">			clk_counter1 &lt;= &#123;COUNTER_WIDTH&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(clk_counter1== dividor-<span class="number">1</span> )<span class="keyword">begin</span></span><br><span class="line">			clk_counter1 &lt;= &#123;COUNTER_WIDTH&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			clk_counter1 &lt;= clk_counter1 + <span class="number">1&#x27;b1</span>; </span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst_n)<span class="keyword">begin</span></span><br><span class="line">			clk_out_r1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> (clk_counter1 == dividor &gt;&gt; <span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">			clk_out_r1 &lt;= ~clk_out_r1;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> (clk_counter1 == dividor-<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">			clk_out_r1 &lt;= ~clk_out_r1;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">negedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst_n)<span class="keyword">begin</span></span><br><span class="line">			clk_out_r2 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> (clk_counter1 == dividor &gt;&gt; <span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">			clk_out_r2 &lt;= ~clk_out_r2;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> (clk_counter1 == dividor-<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">			clk_out_r2 &lt;= ~clk_out_r2;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> clk_out = clk_out_r1 | clk_out_r2;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="波形检测"><a href="#波形检测" class="headerlink" title="波形检测"></a>波形检测</h2><h2 id="异步FIFO"><a href="#异步FIFO" class="headerlink" title="异步FIFO"></a>异步FIFO</h2><h2 id="面试真题"><a href="#面试真题" class="headerlink" title="面试真题"></a>面试真题</h2><h3 id="词频检测"><a href="#词频检测" class="headerlink" title="词频检测"></a>词频检测</h3><p>题目描述： 使用verilog设计实现一个模块，对长度为byte(8 bits)的单词进行词频检测。假设每周期输入一个单词，共4096个单词,统计每个单词的出现次数，可以不考虑电路的输出。面试时不要求写出代码，只要求给出思路，口头描述电路的构成。</p>
<p>当时初步回答是，不同单词的编码本身可以看作单词的地址，用这个地址可以将单词分开，不考虑面积的情况下，可以在一个256to1的mux后接256个counter,每收到一个单词，将对应位置的counter+1。面试官进一步追问，如果考虑面积开销，应该怎样优化。回答：counter换成memory或register file），然后增加一级流水线，每收到一个单词将对应位置的数据读出，然后将该数据+1，下个周期将该数据写回，同时读入一个新的数据。如果连续2个周期出现同一个单词的地址冲突，考虑数据的forwarding,将来不及写回的数据作为读数直接+1。</p>
<p>参考设计代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> wordcounts (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] data_in,</span><br><span class="line">    <span class="keyword">input</span>   clk,</span><br><span class="line">    <span class="keyword">input</span>   rst_n</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">12</span>:<span class="number">0</span>]    word_counts;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">12</span>:<span class="number">0</span>]  read_data[<span class="number">255</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">255</span>:<span class="number">0</span>]   write_en;</span><br><span class="line">    <span class="keyword">genvar</span>  i;</span><br><span class="line">   </span><br><span class="line">    <span class="keyword">generate</span></span><br><span class="line">        <span class="keyword">for</span> (i=<span class="number">0</span> ;i&lt;<span class="number">256</span>;i=i+<span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">assign</span> write_en[i] = (data_in == i[<span class="number">7</span>:<span class="number">0</span>]);</span><br><span class="line">            sim_dfflr <span class="variable">#(13) counter(word_counts+ 1&#x27;b1,  read_data[i] ,write_en[i],clk,rst_n)</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endgenerate</span></span><br><span class="line">    <span class="keyword">assign</span> word_counts = read_data[data_in];</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> sim_dfflr #(</span><br><span class="line">    N=<span class="number">8</span></span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span>[N-<span class="number">1</span>:<span class="number">0</span>] din,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[N-<span class="number">1</span>:<span class="number">0</span>] qout,</span><br><span class="line">    <span class="keyword">input</span> load_en,</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n)</span><br><span class="line">            qout &lt;= &#123;N&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (load_en)</span><br><span class="line">            qout &lt;= din;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>思路是先定义寄存器，然后使用generate语句生成一个寄存器堆。对应的data_in作为load_en信号使能对应位置寄存器进行写操作。这里不需要考虑地址冲突时的bypass问题，因为事实上并不是先读后写，而是第一种，计数器加上mux的思路（读操作并没有耗费一个周期的时间）。<br>因此下面这种写法更直观：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> wordcounts (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] data_in,</span><br><span class="line">    <span class="keyword">input</span>   clk,</span><br><span class="line">    <span class="keyword">input</span>   rst_n</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">12</span>:<span class="number">0</span>]  read_data[<span class="number">255</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">255</span>:<span class="number">0</span>]   write_en;</span><br><span class="line">    <span class="keyword">genvar</span>  i;</span><br><span class="line">   </span><br><span class="line">    <span class="keyword">generate</span></span><br><span class="line">        <span class="keyword">for</span> (i=<span class="number">0</span> ;i&lt;<span class="number">256</span>;i=i+<span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">assign</span> write_en[i] = (data_in == i[<span class="number">7</span>:<span class="number">0</span>]);</span><br><span class="line">            sim_dfflr <span class="variable">#(13) counter( read_data[i]+ 1&#x27;b1,  read_data[i] ,write_en[i],clk,rst_n)</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endgenerate</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>对应的testbench如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tb_top;</span><br><span class="line"></span><br><span class="line">    <span class="meta">`<span class="keyword">define</span> CLK_PERIOD  10</span></span><br><span class="line">    <span class="keyword">logic</span> clk;</span><br><span class="line">    <span class="keyword">logic</span> rst_n;</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">7</span>:<span class="number">0</span>] data_in;</span><br><span class="line">    <span class="keyword">class</span> word;</span><br><span class="line">        <span class="keyword">rand</span> <span class="keyword">byte</span> data;</span><br><span class="line">        <span class="keyword">logic</span> [<span class="number">12</span>:<span class="number">0</span>]  counts[<span class="number">256</span>];</span><br><span class="line"></span><br><span class="line">        <span class="keyword">function</span> counts_init;</span><br><span class="line">            <span class="keyword">foreach</span> (<span class="keyword">this</span><span class="variable">.counts</span>[i])<span class="keyword">begin</span></span><br><span class="line">                counts[i] = <span class="number">13&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line">        <span class="keyword">task</span>  data_gen(<span class="keyword">input</span> clk, <span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] data_out);</span><br><span class="line">            <span class="keyword">this</span><span class="variable">.randomize</span>();</span><br><span class="line">            data_out = <span class="keyword">this</span><span class="variable">.data</span>;</span><br><span class="line">            <span class="built_in">$display</span>(<span class="string">&quot;generate ramdom words：%c &quot;</span>,<span class="keyword">this</span><span class="variable">.data</span>);</span><br><span class="line">            counts[data_out] += <span class="number">13&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">endtask</span> <span class="comment">//</span></span><br><span class="line">    <span class="keyword">endclass</span> </span><br><span class="line"></span><br><span class="line">    word test_word = <span class="keyword">new</span>();</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        rst_n = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        #<span class="number">1</span> rst_n = <span class="number">1&#x27;b1</span>;</span><br><span class="line">        # (<span class="number">4097</span>*`CLK_PERIOD)</span><br><span class="line">        <span class="keyword">for</span> (<span class="keyword">int</span> i = <span class="number">0</span>;i&lt;<span class="number">256</span> ;i++ ) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (test_word<span class="variable">.counts</span>[i]==u_wordcounts<span class="variable">.read_data</span>[i])</span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;word %2h count right,number:%d&quot;</span>,i,test_word<span class="variable">.counts</span>[i]);</span><br><span class="line">            <span class="keyword">else</span> <span class="built_in">$display</span>(<span class="string">&quot;word %2h count wrong! generate %d, counts %d&quot;</span>,i,test_word<span class="variable">.counts</span>[i],u_wordcounts<span class="variable">.read_data</span>[i]);</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="built_in">$finish</span>();</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">forever</span> <span class="variable">#(`CLK_PERIOD/2)</span> clk = ~clk;  </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        test_word<span class="variable">.counts_init</span>();  </span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;wait for reset&quot;</span>);</span><br><span class="line">        @(<span class="keyword">posedge</span> rst_n);  </span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;reset success&quot;</span>);</span><br><span class="line">        <span class="keyword">fork</span></span><br><span class="line">        <span class="keyword">forever</span> <span class="keyword">begin</span></span><br><span class="line">            @(<span class="keyword">posedge</span> clk);</span><br><span class="line">            test_word<span class="variable">.data_gen</span>(clk, data_in);</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">join_none</span></span><br><span class="line">        </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        $fsdbDumpfile(<span class="string">&quot;tb_top.fsdb&quot;</span>);</span><br><span class="line">        $fsdbDumpvars(<span class="number">0</span>, tb_top, <span class="string">&quot;+mda&quot;</span>);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    wordcounts u_wordcounts(</span><br><span class="line">        <span class="variable">.data_in</span> (data_in ),</span><br><span class="line">        <span class="variable">.clk</span>     (clk     ),</span><br><span class="line">        <span class="variable">.rst_n</span>   (rst_n   )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

<p>测试结果如下：<br><img src="/2024/11/07/%E6%95%B0%E5%AD%97IC%E5%85%AB%E8%82%A1/image.png"></p>
<h3 id="独热码检测"><a href="#独热码检测" class="headerlink" title="独热码检测"></a>独热码检测</h3><p>题目描述：并行输入的16bit数据，判断其是否为one-hot(即只有一位是1，其余位都是0).</p>
<p>思路：</p>
<ol>
<li>如果是纯组合逻辑，可以进行逐位亦或。如果是onehot,则逐位亦或的结果必定为从高到低全1，后半部分全0的情况(例如，16’h01的结果会是，16’hfe,16’h02的结果会是16’hfb)。此外，根据原始独热码1的位置，可以判断出逐位亦或得到的第一个1的位置。</li>
<li>此外由于只有16种情况，也可以考虑查表</li>
<li>PPA优化，考虑分治，每4bit进行单独判断，最后的4个结果再进行一次独热判断</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> is_onehot(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] data,</span><br><span class="line">    <span class="keyword">output</span> is_onehot</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] masked_data;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">genvar</span> i;</span><br><span class="line">    <span class="keyword">assign</span> masked_data[<span class="number">0</span>]=<span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">15</span>;i=i+<span class="number">1</span>)<span class="keyword">begin</span>: mask</span><br><span class="line">        masked_data[i+<span class="number">1</span>] = data[i] ^ masked_data[i];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> is_onehot = masked_data[<span class="number">15</span>] &amp; ( &amp;( masked_data[<span class="number">14</span>:<span class="number">0</span>] | ~data[<span class="number">14</span>:<span class="number">0</span>]) );</span><br></pre></td></tr></table></figure>

<h3 id="轮询仲裁"><a href="#轮询仲裁" class="headerlink" title="轮询仲裁"></a>轮询仲裁</h3><p>题目描述：实现对4个请求的轮询仲裁。假设有abcd 4个端口，一开始a具有最高优先级，a得到资源后其优先级变为最低，以此类推。</p>
<p>思路： 构建优先级矩阵。4个变量两两一组需要6个偏序关系，所以实际上是一个上三角矩阵。矩阵中每个寄存器的1或0代表优先级的相对高低。之后每个cycle根据仲裁结果进行优先级关系的调整。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> arbiter(</span><br><span class="line">    <span class="keyword">input</span> grant_a,</span><br><span class="line">    <span class="keyword">input</span> grant_b,</span><br><span class="line">    <span class="keyword">input</span> grant_c,</span><br><span class="line">    <span class="keyword">input</span> grant_d,</span><br><span class="line">    <span class="keyword">output</span> sel_a,</span><br><span class="line">    <span class="keyword">output</span> sel_b,</span><br><span class="line">    <span class="keyword">output</span> sel_c,</span><br><span class="line">    <span class="keyword">output</span> sel_d,</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n</span><br><span class="line">); </span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> prio_a_b;</span><br><span class="line">    <span class="keyword">reg</span> prio_a_c;</span><br><span class="line">    <span class="keyword">reg</span> prio_a_d;</span><br><span class="line">    <span class="keyword">reg</span> prio_b_c;</span><br><span class="line">    <span class="keyword">reg</span> prio_b_d;</span><br><span class="line">    <span class="keyword">reg</span> prio_c_b;</span><br><span class="line"></span><br><span class="line">    </span><br></pre></td></tr></table></figure>
<p>写太多遍了，略。</p>
<h3 id="固定优先级仲裁"><a href="#固定优先级仲裁" class="headerlink" title="固定优先级仲裁"></a>固定优先级仲裁</h3><p>题目描述：实现任意比特的固定优先级仲裁。优先级从最高位到最低位逐位递减。</p>
<p>思路：纯组合逻辑之间实现就好了。从高到低依次优先级判断。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> prio_arbiter #(</span><br><span class="line">    <span class="keyword">parameter</span> N =<span class="number">16</span> </span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span>   [N-<span class="number">1</span>:<span class="number">0</span>] req_in,</span><br><span class="line">    <span class="keyword">output</span>  [N-<span class="number">1</span>:<span class="number">0</span>] grant_out</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> [N:<span class="number">0</span>]    granted;</span><br><span class="line">    <span class="keyword">wire</span> [N-<span class="number">1</span>:<span class="number">0</span>]    grant;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> granted[N]   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">genvar</span> i;</span><br><span class="line">    <span class="keyword">generate</span></span><br><span class="line">        <span class="keyword">for</span> (i = N-<span class="number">1</span>;i&gt;=<span class="number">0</span> ; i=i-<span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">assign</span> grant[i] = req_in[i] &amp; ~ granted[i+<span class="number">1</span>];</span><br><span class="line">            <span class="keyword">assign</span> granted[i] = grant[i] | granted[i+<span class="number">1</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endgenerate</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> grant_out = grant;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h1 id="开放性问题"><a href="#开放性问题" class="headerlink" title="开放性问题"></a>开放性问题</h1><ol>
<li><p>平时的学习工作中如何学习？</p>
</li>
<li><p>今后想从事的方向？</p>
</li>
<li><p>学校中学习的课程？</p>
</li>
<li><p>自我评价一下，你认为自己的优劣势有哪些？</p>
</li>
</ol>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/%E6%95%B0%E5%AD%97%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF/" rel="tag"># 数字集成电路</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2024/06/10/%E9%AB%98%E7%AD%89%E6%95%B0%E5%AD%97%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1/" rel="prev" title="高等数字集成电路设计">
      <i class="fa fa-chevron-left"></i> 高等数字集成电路设计
    </a></div>
      <div class="post-nav-item">
    <a href="/2024/12/11/AMBA-AXI/" rel="next" title="AMBA AXI">
      AMBA AXI <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86"><span class="nav-number">1.</span> <span class="nav-text">数字电路设计基础知识</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E6%B5%81%E7%A8%8B"><span class="nav-number">1.1.</span> <span class="nav-text">数字IC设计流程</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E4%B8%8E%E5%90%8C%E6%AD%A5"><span class="nav-number">1.2.</span> <span class="nav-text">时钟与同步</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E4%BC%A0%E8%BE%93"><span class="nav-number">1.3.</span> <span class="nav-text">跨时钟域传输</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BA%9A%E7%A8%B3%E6%80%81%E7%9A%84%E6%A6%82%E5%BF%B5"><span class="nav-number">1.3.1.</span> <span class="nav-text">亚稳态的概念</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%9D%99%E6%80%81%E6%97%B6%E5%BA%8F%E5%88%86%E6%9E%90STA"><span class="nav-number">1.4.</span> <span class="nav-text">静态时序分析STA</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%8A%9F%E8%80%97"><span class="nav-number">1.5.</span> <span class="nav-text">功耗</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%8A%9F%E8%80%97%E7%B1%BB%E5%9E%8B%E5%8F%8A%E6%88%90%E5%9B%A0"><span class="nav-number">1.5.1.</span> <span class="nav-text">功耗类型及成因</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BD%8E%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1"><span class="nav-number">1.5.2.</span> <span class="nav-text">低功耗设计</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%B8%B8%E8%A7%81%E7%94%B5%E8%B7%AF"><span class="nav-number">2.</span> <span class="nav-text">常见电路</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="nav-number">2.1.</span> <span class="nav-text">加法器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B9%98%E6%B3%95%E5%99%A8"><span class="nav-number">2.2.</span> <span class="nav-text">乘法器</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E7%A7%BB%E4%BD%8D%E4%B9%98%E6%B3%95%E5%99%A8"><span class="nav-number">2.2.1.</span> <span class="nav-text">移位乘法器</span></a><ol class="nav-child"><li class="nav-item nav-level-5"><a class="nav-link" href="#%E5%8E%9F%E7%90%86"><span class="nav-number">2.2.1.1.</span> <span class="nav-text">原理</span></a></li></ol></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E6%9C%89%E7%AC%A6%E5%8F%B7%E7%9A%84%E7%A7%BB%E4%BD%8D%E4%B9%98%E6%B3%95"><span class="nav-number">2.2.2.</span> <span class="nav-text">有符号的移位乘法</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#BOOTH%E7%BC%96%E7%A0%81"><span class="nav-number">2.2.3.</span> <span class="nav-text">BOOTH编码</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E9%AB%98%E5%9F%BA%E4%B9%98%E6%B3%95%E5%99%A8"><span class="nav-number">2.2.4.</span> <span class="nav-text">高基乘法器</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%99%A4%E6%B3%95%E5%99%A8"><span class="nav-number">2.3.</span> <span class="nav-text">除法器</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E7%A7%BB%E4%BD%8D%E9%99%A4%E6%B3%95%E5%99%A8"><span class="nav-number">2.3.1.</span> <span class="nav-text">移位除法器</span></a><ol class="nav-child"><li class="nav-item nav-level-5"><a class="nav-link" href="#%E6%97%A0%E7%AC%A6%E5%8F%B7%E9%99%A4%E6%B3%95"><span class="nav-number">2.3.1.1.</span> <span class="nav-text">无符号除法</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#%E6%9C%89%E7%AC%A6%E5%8F%B7%E9%99%A4%E6%B3%95"><span class="nav-number">2.3.1.2.</span> <span class="nav-text">有符号除法</span></a></li></ol></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#LFSR"><span class="nav-number">2.4.</span> <span class="nav-text">LFSR</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%BA%A0%E9%94%99%E4%B8%8E%E6%A0%A1%E9%AA%8C"><span class="nav-number">2.5.</span> <span class="nav-text">纠错与校验</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#FIFO"><span class="nav-number">2.6.</span> <span class="nav-text">FIFO</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%A0%BC%E9%9B%B7%E7%A0%81"><span class="nav-number">2.7.</span> <span class="nav-text">格雷码</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84"><span class="nav-number">3.</span> <span class="nav-text">体系结构</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#ILP"><span class="nav-number">3.1.</span> <span class="nav-text">ILP</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E6%B5%81%E6%B0%B4%E7%BA%BF"><span class="nav-number">3.1.1.</span> <span class="nav-text">流水线</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Memory-Hierarchy"><span class="nav-number">3.2.</span> <span class="nav-text">Memory Hierarchy</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#DLP"><span class="nav-number">3.3.</span> <span class="nav-text">DLP</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#GPGPU%E5%9F%BA%E7%A1%80"><span class="nav-number">3.3.1.</span> <span class="nav-text">GPGPU基础</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#NPU%E6%A6%82%E8%BF%B0"><span class="nav-number">3.3.2.</span> <span class="nav-text">NPU概述</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Memory-coherency"><span class="nav-number">3.4.</span> <span class="nav-text">Memory coherency</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#SoC"><span class="nav-number">4.</span> <span class="nav-text">SoC</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%B8%B8%E8%A7%81IP%E5%8F%8A%E5%85%B6%E5%8A%9F%E8%83%BD"><span class="nav-number">4.1.</span> <span class="nav-text">常见IP及其功能</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#AMBA%E6%80%BB%E7%BA%BF"><span class="nav-number">4.2.</span> <span class="nav-text">AMBA总线</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#AXI"><span class="nav-number">4.2.1.</span> <span class="nav-text">AXI</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#AHB"><span class="nav-number">4.2.2.</span> <span class="nav-text">AHB</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#APB"><span class="nav-number">4.2.3.</span> <span class="nav-text">APB</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#NoC"><span class="nav-number">4.3.</span> <span class="nav-text">NoC</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BB%A3%E7%A0%81%E4%B8%8E%E9%AA%8C%E8%AF%81"><span class="nav-number">5.</span> <span class="nav-text">代码与验证</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#Verilog-%E6%8A%80%E5%B7%A7"><span class="nav-number">5.1.</span> <span class="nav-text">Verilog 技巧</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%AA%8C%E8%AF%81%E5%9F%BA%E7%A1%80"><span class="nav-number">5.2.</span> <span class="nav-text">验证基础</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#SV"><span class="nav-number">5.3.</span> <span class="nav-text">SV</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#UVM"><span class="nav-number">5.4.</span> <span class="nav-text">UVM</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E9%9D%A2%E8%AF%95%E5%B8%B8%E8%A7%81%E9%97%AE%E9%A2%98"><span class="nav-number">5.4.1.</span> <span class="nav-text">面试常见问题</span></a><ol class="nav-child"><li class="nav-item nav-level-5"><a class="nav-link" href="#1-sv%E4%B8%ADfunction%E5%92%8Ctask%E7%9A%84%E5%8C%BA%E5%88%AB%EF%BC%9F"><span class="nav-number">5.4.1.1.</span> <span class="nav-text">1.sv中function和task的区别？</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#2-fork-join-join-any-join-none%E7%9A%84%E5%8C%BA%E5%88%AB"><span class="nav-number">5.4.1.2.</span> <span class="nav-text">2. fork join,join_any,join_none的区别</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#3-SV%E5%92%8CUVM%E4%B8%AD%E8%BF%9B%E7%A8%8B%E9%97%B4%E9%80%9A%E4%BF%A1%E7%9A%84%E6%96%B9%E6%B3%95"><span class="nav-number">5.4.1.3.</span> <span class="nav-text">3. SV和UVM中进程间通信的方法</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#4-UVM%E9%82%A3%E4%BA%9B%E7%BB%84%E4%BB%B6%E7%BB%A7%E6%89%BF%E8%87%AAobject%EF%BC%8C%E5%93%AA%E4%BA%9B%E7%BB%A7%E6%89%BF%E8%87%AAcomponent"><span class="nav-number">5.4.1.4.</span> <span class="nav-text">4.UVM那些组件继承自object，哪些继承自component</span></a></li><li class="nav-item nav-level-5"><a class="nav-link" href="#5-monitor%E5%92%8Cdriver%E7%9A%84%E5%8C%BA%E5%88%AB"><span class="nav-number">5.4.1.5.</span> <span class="nav-text">5. monitor和driver的区别</span></a></li></ol></li></ol></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%89%8B%E6%92%95%E4%BB%A3%E7%A0%81"><span class="nav-number"></span> <span class="nav-text">手撕代码</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E5%88%86%E9%A2%91"><span class="nav-number">1.</span> <span class="nav-text">时钟分频</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%8D%A0%E7%A9%BA%E6%AF%94%E4%B8%BA1%E4%BB%BB%E6%84%8F%E5%80%8D%E7%9A%84%E5%A5%87%E6%95%B0%E5%88%86%E9%A2%91"><span class="nav-number">1.1.</span> <span class="nav-text">占空比为1任意倍的奇数分频</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B3%A2%E5%BD%A2%E6%A3%80%E6%B5%8B"><span class="nav-number">2.</span> <span class="nav-text">波形检测</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%BC%82%E6%AD%A5FIFO"><span class="nav-number">3.</span> <span class="nav-text">异步FIFO</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%9D%A2%E8%AF%95%E7%9C%9F%E9%A2%98"><span class="nav-number">4.</span> <span class="nav-text">面试真题</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AF%8D%E9%A2%91%E6%A3%80%E6%B5%8B"><span class="nav-number">4.1.</span> <span class="nav-text">词频检测</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%8B%AC%E7%83%AD%E7%A0%81%E6%A3%80%E6%B5%8B"><span class="nav-number">4.2.</span> <span class="nav-text">独热码检测</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%BD%AE%E8%AF%A2%E4%BB%B2%E8%A3%81"><span class="nav-number">4.3.</span> <span class="nav-text">轮询仲裁</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%9B%BA%E5%AE%9A%E4%BC%98%E5%85%88%E7%BA%A7%E4%BB%B2%E8%A3%81"><span class="nav-number">4.4.</span> <span class="nav-text">固定优先级仲裁</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%BC%80%E6%94%BE%E6%80%A7%E9%97%AE%E9%A2%98"><span class="nav-number"></span> <span class="nav-text">开放性问题</span></a></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">Wang xianke</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">10</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">1</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">7</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/Wangxianke123" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;Wangxianke123" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:yourname@gmail.com" title="E-Mail → mailto:yourname@gmail.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
  </div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2025</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Wang xianke</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-chart-area"></i>
    </span>
    <span title="站点总字数">191k</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-coffee"></i>
    </span>
    <span title="站点阅读时长">5:47</span>
</div>

        








      </div>
      <script src="https://Wangxianke123.github.io/live2d/autoload.js"></script>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  




  
<script src="/js/local-search.js"></script>













  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

</body>

</html>
