<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/HexagonVLIWPacketizer.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">HexagonVLIWPacketizer.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonVLIWPacketizer_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- HexagonPacketizer.cpp - VLIW packetizer ----------------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This implements a simple VLIW packetizer using DFA. The packetizer works on</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// machine basic blocks. For each instruction I in BB, the packetizer consults</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// the DFA to see if machine resources are available to execute I. If so, the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// packetizer checks if I depends on any instruction J in the current packet.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// If no dependency is found, I is added to current packet and machine resource</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// is marked as taken. If any dependency is found, a target API call is made to</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// prune the dependence.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonVLIWPacketizer_8h.html">HexagonVLIWPacketizer.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Hexagon_8h.html">Hexagon.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonInstrInfo_8h.html">HexagonInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonRegisterInfo_8h.html">HexagonRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonSubtarget_8h.html">HexagonSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseSet_8h.html">llvm/ADT/DenseSet.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringExtras_8h.html">llvm/ADT/StringExtras.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AliasAnalysis_8h.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBranchProbabilityInfo_8h.html">llvm/CodeGen/MachineBranchProbabilityInfo.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBundle_8h.html">llvm/CodeGen/MachineInstrBundle.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineLoopInfo_8h.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   56</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;packets&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a56c3295345a18b330b140c7810ed8602">DisablePacketizer</a>(<span class="stringliteral">&quot;disable-packetizer&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable Hexagon packetizer pass&quot;</span>));</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a066bfbf4e4e86acc236682680b251192">Slot1Store</a>(<span class="stringliteral">&quot;slot1-store-slot0-load&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Allow slot1 store and slot0 load&quot;</span>));</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8545faa0cb08404baa475680c2f9a00a">PacketizeVolatiles</a>(<span class="stringliteral">&quot;hexagon-packetize-volatiles&quot;</span>,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Allow non-solo packetization of volatile memory references&quot;</span>));</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a3dcaa1358691a9263cd0a1ed8bdc241e">EnableGenAllInsnClass</a>(<span class="stringliteral">&quot;enable-gen-insn&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>, <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Generate all instruction with TC&quot;</span>));</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a5818bc6de074114d70339f52ef1bc747">DisableVecDblNVStores</a>(<span class="stringliteral">&quot;disable-vecdbl-nv-stores&quot;</span>,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable vector double new-value-stores&quot;</span>));</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">extern</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8f5bbecfcc473b7efaa0cbbecbd6d420">ScheduleInlineAsm</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#a63380f1987abfc83e2dd45e71dba56c9">createHexagonPacketizer</a>(<span class="keywordtype">bool</span> Minimal);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a5de82e1150528a8ef77da7dee97ae05c">initializeHexagonPacketizerPass</a>(<a class="code" href="classllvm_1_1PassRegistry.html">PassRegistry</a>&amp;);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keyword">class </span>HexagonPacketizer : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    HexagonPacketizer(<span class="keywordtype">bool</span> Min = <span class="keyword">false</span>)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID), Minimal(Min) {}</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1AAResultsWrapperPass.html">AAResultsWrapperPass</a>&gt;();</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineBranchProbabilityInfo.html">MachineBranchProbabilityInfo</a>&gt;();</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>&gt;();</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>&gt;();</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="stringliteral">&quot;Hexagon Packetizer&quot;</span>; }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <span class="keyword">override</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="classllvm_1_1MachineFunctionProperties.html">MachineFunctionProperties</a> getRequiredProperties()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineFunctionProperties.html">MachineFunctionProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aa0f2b6097642894ce79ff3e15c896206">set</a>(</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;          <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">MachineFunctionProperties::Property::NoVRegs</a>);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    }</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> *HII = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> *HRI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> Minimal = <span class="keyword">false</span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  };</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">HexagonPacketizer::ID</a> = 0;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<a class="code" href="HexagonVLIWPacketizer_8cpp.html#ae224b6ca05cea968d2c7a22b6888a2d2">INITIALIZE_PASS_BEGIN</a>(HexagonPacketizer, <span class="stringliteral">&quot;hexagon-packetizer&quot;</span>,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                      <span class="stringliteral">&quot;Hexagon Packetizer&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachineBranchProbabilityInfo.html">MachineBranchProbabilityInfo</a>)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1AAResultsWrapperPass.html">AAResultsWrapperPass</a>)</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a78e9dc7ea7a5999184eee04b742ae431">  130</a></span>&#160;<a class="code" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(HexagonPacketizer, &quot;hexagon-<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a78e9dc7ea7a5999184eee04b742ae431">packetizer</a>&quot;,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                    &quot;Hexagon <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a513d81e2e238e78fc7104171c19f282a">Packetizer</a>&quot;, <a class="code" href="namespacefalse.html">false</a>, false)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a0bd4071843f49d48f53401da3603c0e9">  133</a></span>&#160;<a class="code" href="classllvm_1_1HexagonPacketizerList.html">HexagonPacketizerList</a>::<a class="code" href="classllvm_1_1HexagonPacketizerList.html">HexagonPacketizerList</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;MLI, <a class="code" href="classllvm_1_1AAResults.html">AAResults</a> *AA,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <a class="code" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="code" href="classllvm_1_1MachineBranchProbabilityInfo.html">MachineBranchProbabilityInfo</a> *MBPI, <span class="keywordtype">bool</span> Minimal)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    : <a class="code" href="classllvm_1_1VLIWPacketizerList.html">VLIWPacketizerList</a>(MF, MLI, AA), MBPI(MBPI), MLI(&amp;MLI),</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      Minimal(Minimal) {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  HII = MF.getSubtarget&lt;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a>&gt;().getInstrInfo();</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  HRI = MF.getSubtarget&lt;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a>&gt;().getRegisterInfo();</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  addMutation(std::make_unique&lt;HexagonSubtarget::UsrOverflowMutation&gt;());</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  addMutation(std::make_unique&lt;HexagonSubtarget::HVXMemLatencyMutation&gt;());</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  addMutation(std::make_unique&lt;HexagonSubtarget::BankConflictMutation&gt;());</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// Check if FirstI modifies a register that SecondI reads.</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#aa2eaa868ed1dfcc89946d7b7fc4d2149">  147</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#aa2eaa868ed1dfcc89946d7b7fc4d2149">hasWriteToReadDep</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;FirstI,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SecondI,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : FirstI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg() || !MO.isDef())</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> R = MO.getReg();</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">if</span> (SecondI.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(R, TRI))</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a263c68370ee4203b80d388fd7b89ebb5">  161</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a263c68370ee4203b80d388fd7b89ebb5">moveInstrOut</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> BundleIt, <span class="keywordtype">bool</span> Before) {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::instr_iterator</a> InsertPt;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">if</span> (Before)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    InsertPt = BundleIt.<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html#a897c4661275324674e38c41a52e7fc88">getInstrIterator</a>();</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    InsertPt = std::next(BundleIt).getInstrIterator();</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// The instruction should at least be bundled with the preceding instruction</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// (there will always be one, i.e. BUNDLE, if nothing else).</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5cc5933defcffa4e4eca689dfeaf0a2d">isBundledWithPred</a>());</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad07416ea31edd139a4ebe5b42a6f80b0">isBundledWithSucc</a>()) {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a859897c8a9706acd4c065d857254d58c">clearFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518ad00e31da3877ce738df8343edcff6ed8">MachineInstr::BundledSucc</a>);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a859897c8a9706acd4c065d857254d58c">clearFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a9a9e5ef20669b2c9666b2689808b48ee">MachineInstr::BundledPred</a>);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// If it&#39;s not bundled with the successor (i.e. it is the last one</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">// in the bundle), then we can simply unbundle it from the predecessor,</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">// which will take care of updating the predecessor&#39;s flag.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a6780a3b4a7f87d5fc85574207fa02c60">unbundleFromPred</a>();</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(InsertPt, &amp;B, MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">// Get the size of the bundle without asserting.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = BundleIt.<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html#a897c4661275324674e38c41a52e7fc88">getInstrIterator</a>();</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>();</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = 0;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">for</span> (++I; I != E &amp;&amp; I-&gt;isBundledWithPred(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    ++Size;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// If there are still two or more instructions, then there is nothing</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="comment">// else to be done.</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">if</span> (Size &gt; 1)</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">return</span> BundleIt;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// Otherwise, extract the single instruction out and delete the bundle.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NextIt = std::next(BundleIt);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SingleI = *BundleIt-&gt;getNextNode();</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  SingleI.<a class="code" href="classllvm_1_1MachineInstr.html#a6780a3b4a7f87d5fc85574207fa02c60">unbundleFromPred</a>();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!SingleI.<a class="code" href="classllvm_1_1MachineInstr.html#ad07416ea31edd139a4ebe5b42a6f80b0">isBundledWithSucc</a>());</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  BundleIt-&gt;eraseFromParent();</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">return</span> NextIt;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keywordtype">bool</span> HexagonPacketizer::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keyword">auto</span> &amp;HST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a>&gt;();</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  HII = HST.<a class="code" href="classllvm_1_1HexagonSubtarget.html#a0b587d8644ef2a545907e933958ef8ab">getInstrInfo</a>();</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  HRI = HST.getRegisterInfo();</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">auto</span> &amp;MLI = getAnalysis&lt;MachineLoopInfo&gt;();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keyword">auto</span> *AA = &amp;getAnalysis&lt;AAResultsWrapperPass&gt;().getAAResults();</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keyword">auto</span> *MBPI = &amp;getAnalysis&lt;MachineBranchProbabilityInfo&gt;();</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a3dcaa1358691a9263cd0a1ed8bdc241e">EnableGenAllInsnClass</a>)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    HII-&gt;genAllInsnTimingClasses(MF);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">// Instantiate the packetizer.</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordtype">bool</span> MinOnly = Minimal || <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a56c3295345a18b330b140c7810ed8602">DisablePacketizer</a> || !HST.usePackets() ||</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                 skipFunction(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>());</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="classllvm_1_1HexagonPacketizerList.html">HexagonPacketizerList</a> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a513d81e2e238e78fc7104171c19f282a">Packetizer</a>(MF, MLI, AA, MBPI, MinOnly);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// DFA state table should not be empty.</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Packetizer.getResourceTracker() &amp;&amp; <span class="stringliteral">&quot;Empty DFA table!&quot;</span>);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">// Loop over all basic blocks and remove KILL pseudo-instructions</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// These instructions confuse the dependence analysis. Consider:</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">// D0 = ...   (Insn 0)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// R0 = KILL R0, D0 (Insn 1)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// R0 = ... (Insn 2)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// Here, Insn 1 will result in the dependence graph not emitting an output</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">// dependence between Insn 0 and Insn 2. This can lead to incorrect</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// packetization</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MB : MF) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keyword">auto</span> End = MB.end();</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keyword">auto</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MB.begin();</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> != End) {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <span class="keyword">auto</span> NextI = std::next(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isKill()) {</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        MB.erase(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        End = MB.end();</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = NextI;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    }</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">// Loop over all of the basic blocks.</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MB : MF) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keyword">auto</span> Begin = MB.begin(), End = MB.end();</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">while</span> (Begin != End) {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="comment">// Find the first non-boundary starting from the end of the last</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="comment">// scheduling region.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> RB = Begin;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="keywordflow">while</span> (RB != End &amp;&amp; HII-&gt;isSchedulingBoundary(*RB, &amp;MB, MF))</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        ++RB;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="comment">// Find the first boundary starting from the beginning of the new</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="comment">// region.</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> RE = RB;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <span class="keywordflow">while</span> (RE != End &amp;&amp; !HII-&gt;isSchedulingBoundary(*RE, &amp;MB, MF))</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        ++RE;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="comment">// Add the scheduling boundary if it&#39;s not block end.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      <span class="keywordflow">if</span> (RE != End)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        ++RE;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      <span class="comment">// If RB == End, then RE == End.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="keywordflow">if</span> (RB != End)</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        Packetizer.PacketizeMIs(&amp;MB, RB, RE);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      Begin = RE;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    }</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  }</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  Packetizer.unpacketizeSoloInstrs(MF);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;}</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">// Reserve resources for a constant extender. Trigger an assertion if the</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// reservation fails.</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#adcf25263c649ddc404f284097fd03df1">  276</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#adcf25263c649ddc404f284097fd03df1">HexagonPacketizerList::reserveResourcesForConstExt</a>() {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">if</span> (!tryAllocateResourcesForConstExt(<span class="keyword">true</span>))</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Resources not available&quot;</span>);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;}</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#ab40822d3425b0713132cccda5f3e0f85">  281</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#ab40822d3425b0713132cccda5f3e0f85">HexagonPacketizerList::canReserveResourcesForConstExt</a>() {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">return</span> tryAllocateResourcesForConstExt(<span class="keyword">false</span>);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// Allocate resources (i.e. 4 bytes) for constant extender. If succeeded,</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// return true, otherwise, return false.</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#ad36ca022c185189ffab3e5b69c97e12b">  287</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#ad36ca022c185189ffab3e5b69c97e12b">HexagonPacketizerList::tryAllocateResourcesForConstExt</a>(<span class="keywordtype">bool</span> Reserve) {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keyword">auto</span> *ExtMI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a667320dc205c1106d0b0c800ccecb4ba">CreateMachineInstr</a>(HII-&gt;get(Hexagon::A4_ext), <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>());</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordtype">bool</span> Avail = ResourceTracker-&gt;canReserveResources(*ExtMI);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">if</span> (Reserve &amp;&amp; Avail)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    ResourceTracker-&gt;reserveResources(*ExtMI);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#a61126c45c9c4b281173205f7bc3ef241">DeleteMachineInstr</a>(ExtMI);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">return</span> Avail;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;}</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a10f967413bf4f246c5eecdabd708ab4a">  296</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a10f967413bf4f246c5eecdabd708ab4a">HexagonPacketizerList::isCallDependent</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">SDep::Kind</a> DepType, <span class="keywordtype">unsigned</span> DepReg) {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="comment">// Check for LR dependence.</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">if</span> (DepReg == HRI-&gt;getRARegister())</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;isDeallocRet(MI))</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">if</span> (DepReg == HRI-&gt;getFrameRegister() || DepReg == HRI-&gt;getStackRegister())</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="comment">// Call-like instructions can be packetized with preceding instructions</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="comment">// that define registers implicitly used or modified by the call. Explicit</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="comment">// uses are still prohibited, as in the case of indirect calls:</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">//   r0 = ...</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">//   J2_jumpr r0</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">if</span> (DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>) {</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>())</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">if</span> (MO.isReg() &amp;&amp; MO.getReg() == DepReg &amp;&amp; !MO.isImplicit())</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a311b8c04ec795da16c375d7a4b422bd2">  320</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a311b8c04ec795da16c375d7a4b422bd2">isRegDependence</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">SDep::Kind</a> DepType) {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordflow">return</span> DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a> || DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a> ||</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;         DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;}</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a0a2728add68625c42d7e94c9339c3109">  325</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a0a2728add68625c42d7e94c9339c3109">isDirectJump</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == Hexagon::J2_jump;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;}</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#aedb49a59ba27d6eae99eadbf090a5171">  329</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#aedb49a59ba27d6eae99eadbf090a5171">isSchedBarrier</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">case</span> Hexagon::Y2_barrier:</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a4e265d5e49cf5c931e58c8c963e0031b">  337</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a4e265d5e49cf5c931e58c8c963e0031b">isControlFlow</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#ace405d3fb039de6393e50328397487be">isTerminator</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#aae1b2a98bb0ec92da21fc3ddf683ca71">isCall</a>();</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;}</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/// Returns true if the instruction modifies a callee-saved register.</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#aa38ce9de80252e6af533d4544dde77b7">  342</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#aa38ce9de80252e6af533d4544dde77b7">doesModifyCalleeSavedReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> *CSR = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">getCalleeSavedRegs</a>(&amp;MF); CSR &amp;&amp; *CSR; ++CSR)</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(*CSR, TRI))</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;}</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">// Returns true if an instruction can be promoted to .new predicate or</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">// new-value store.</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#af85ec932ed39cb089910950893bbe55c">  353</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#af85ec932ed39cb089910950893bbe55c">HexagonPacketizerList::isNewifiable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC) {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">// Vector stores can be predicated, and can be new-value stores, but</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="comment">// they cannot be predicated on a .new predicate value.</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">if</span> (NewRC == &amp;Hexagon::PredRegsRegClass) {</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">if</span> (HII-&gt;isHVXVec(MI) &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>())</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">return</span> HII-&gt;isPredicated(MI) &amp;&amp; HII-&gt;getDotNewPredOp(MI, <span class="keyword">nullptr</span>) &gt; 0;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  }</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">// If the class is not PredRegs, it could only apply to new-value stores.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">return</span> HII-&gt;mayBeNewStore(MI);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;}</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// Promote an instructiont to its .cur form.</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// At this time, we have already made a call to canPromoteToDotCur and made</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// sure that it can *indeed* be promoted.</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a1bd36c93435c58d1b43710d0f328df2d">  369</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a1bd36c93435c58d1b43710d0f328df2d">HexagonPacketizerList::promoteToDotCur</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">SDep::Kind</a> DepType, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MII,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* RC) {</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordtype">int</span> CurOpcode = HII-&gt;getDotCurOp(MI);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(HII-&gt;get(CurOpcode));</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a8185efd733082b43be2ca1a1b5d977ad">  378</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a8185efd733082b43be2ca1a1b5d977ad">HexagonPacketizerList::cleanUpDotCur</a>() {</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> BI : CurrentPacketMIs) {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cleanup packet has &quot;</span>; BI-&gt;dump(););</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">if</span> (HII-&gt;isDotCurInst(*BI)) {</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      MI = BI;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">if</span> (MI) {</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : BI-&gt;operands())</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <span class="keywordflow">if</span> (MO.isReg() &amp;&amp; MO.getReg() == MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    }</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  }</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">if</span> (!MI)</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="comment">// We did not find a use of the CUR, so de-cur it.</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(HII-&gt;get(HII-&gt;getNonDotCurOp(*MI)));</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Demoted CUR &quot;</span>; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(););</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;}</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">// Check to see if an instruction can be dot cur.</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a284b9287f16ce98d3063620d92f54700">  400</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a284b9287f16ce98d3063620d92f54700">HexagonPacketizerList::canPromoteToDotCur</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PacketSU, <span class="keywordtype">unsigned</span> DepReg, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MII,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;isHVXVec(MI))</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;isHVXVec(*MII))</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">// Already a dot new instruction.</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;isDotCurInst(MI) &amp;&amp; !HII-&gt;mayBeCurLoad(MI))</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;mayBeCurLoad(MI))</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="comment">// The &quot;cur value&quot; cannot come from inline asm.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordflow">if</span> (PacketSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">// Make sure candidate instruction uses cur.</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Can we DOT Cur Vector MI\n&quot;</span>; MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>();</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;in packet\n&quot;</span>;);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MJ = *MII;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Checking CUR against &quot;</span>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    MJ.dump();</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  });</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordtype">bool</span> FoundMatch = <span class="keyword">false</span>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : MJ.operands())</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">if</span> (MO.isReg() &amp;&amp; MO.getReg() == DestReg)</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      FoundMatch = <span class="keyword">true</span>;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordflow">if</span> (!FoundMatch)</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="comment">// Check for existing uses of a vector register within the packet which</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="comment">// would be affected by converting a vector load into .cur formt.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> BI : CurrentPacketMIs) {</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;packet has &quot;</span>; BI-&gt;dump(););</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordflow">if</span> (BI-&gt;readsRegister(DepReg, MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>()))</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  }</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Can Dot CUR MI\n&quot;</span>; MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(););</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="comment">// We can convert the opcode into a .cur.</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;}</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">// Promote an instruction to its .new form. At this time, we have already</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">// made a call to canPromoteToDotNew and made sure that it can *indeed* be</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">// promoted.</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a1d823ecfaee7937234d836e7985fc7b1">  451</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a1d823ecfaee7937234d836e7985fc7b1">HexagonPacketizerList::promoteToDotNew</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">SDep::Kind</a> DepType, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MII,</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* RC) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordtype">int</span> NewOpcode;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;Hexagon::PredRegsRegClass)</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    NewOpcode = HII-&gt;getDotNewPredOp(MI, MBPI);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    NewOpcode = HII-&gt;getDotNewOp(MI);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(HII-&gt;get(NewOpcode));</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;}</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a368cb9a7fa072861bb90548a42572013">  464</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a368cb9a7fa072861bb90548a42572013">HexagonPacketizerList::demoteToDotOld</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordtype">int</span> NewOpcode = HII-&gt;getDotOldOp(MI);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(HII-&gt;get(NewOpcode));</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;}</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#abf8fdc79c6fcc0fb997214d040de1063">  470</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#abf8fdc79c6fcc0fb997214d040de1063">HexagonPacketizerList::useCallersSP</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerd_io:</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storeri_io:</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerh_io:</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerb_io:</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected instruction&quot;</span>);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  }</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordtype">unsigned</span> FrameSize = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">getStackSize</a>();</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Off = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  int64_t NewOff = Off.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() - (FrameSize + <a class="code" href="HexagonMCTargetDesc_8h.html#a39298692b00c8dc4bb83650c5414b83b">HEXAGON_LRFP_SIZE</a>);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;isValidOffset(Opc, NewOff, HRI)) {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    Off.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewOff);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  }</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;}</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a2c4c903d0a03629b92e4bcc894bbd793">  491</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a2c4c903d0a03629b92e4bcc894bbd793">HexagonPacketizerList::useCalleesSP</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerd_io:</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storeri_io:</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerh_io:</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerb_io:</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected instruction&quot;</span>);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  }</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordtype">unsigned</span> FrameSize = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">getStackSize</a>();</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Off = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  Off.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Off.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() + FrameSize + <a class="code" href="HexagonMCTargetDesc_8h.html#a39298692b00c8dc4bb83650c5414b83b">HEXAGON_LRFP_SIZE</a>);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;}</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/// Return true if we can update the offset in MI so that MI and MJ</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/// can be packetized together.</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a062ea093e135121a384a1c6c4cd3d96c">  509</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a062ea093e135121a384a1c6c4cd3d96c">HexagonPacketizerList::updateOffset</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUI, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUJ) {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SUI-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>() &amp;&amp; SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *SUI-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MJ = *SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordtype">unsigned</span> BPI, OPI;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;getBaseAndOffsetPosition(MI, BPI, OPI))</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordtype">unsigned</span> BPJ, OPJ;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;getBaseAndOffsetPosition(MJ, BPJ, OPJ))</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.getOperand(BPI).getReg();</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">if</span> (Reg != MJ.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(BPJ).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="comment">// Make sure that the dependences do not restrict adding MI to the packet.</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="comment">// That is, ignore anti dependences, and make sure the only data dependence</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="comment">// involves the specific register.</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;PI : SUI-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>)</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">if</span> (PI.getKind() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a> &amp;&amp;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        (PI.getKind() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a> || PI.getReg() != <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordtype">int</span> Incr;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;getIncrementValue(MJ, Incr))</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = MI.getOperand(OPI).getImm();</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;isValidOffset(MI.getOpcode(), Offset+Incr, HRI))</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  MI.getOperand(OPI).setImm(Offset + Incr);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  ChangedOffset = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;}</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/// Undo the changed offset. This is needed if the instruction cannot be</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/// added to the current packet due to a different instruction.</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a72b034ef532cb4f3326c3744b9625a5b">  545</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a72b034ef532cb4f3326c3744b9625a5b">HexagonPacketizerList::undoChangedOffset</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordtype">unsigned</span> BP, <a class="code" href="regex2_8h.html#af4408501bd0122c5686327ce657853de">OP</a>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;getBaseAndOffsetPosition(MI, BP, OP))</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unable to find base and offset operands.&quot;</span>);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OP).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(ChangedOffset);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;}</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36e">  552</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36e">PredicateKind</a> {</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ead94a46e013697c92643d95d9b9606a16">  553</a></span>&#160;  <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ead94a46e013697c92643d95d9b9606a16">PK_False</a>,</div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ea2fb37d2b8e1be7a2e154e8b8577b4ee6">  554</a></span>&#160;  <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ea2fb37d2b8e1be7a2e154e8b8577b4ee6">PK_True</a>,</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ea1418e0de5990064da570cea12cf7059b">  555</a></span>&#160;  <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ea1418e0de5990064da570cea12cf7059b">PK_Unknown</a></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;};</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/// Returns true if an instruction is predicated on p0 and false if it&#39;s</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/// predicated on !p0.</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a5fe53637e6201b2fd01d8a0a954c4a6a">  560</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36e">PredicateKind</a> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a5fe53637e6201b2fd01d8a0a954c4a6a">getPredicateSense</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> *HII) {</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a08a6fa663190c41b23870c4037019577">isPredicated</a>(MI))</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ea1418e0de5990064da570cea12cf7059b">PK_Unknown</a>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#aecdf0fa9dd1430956f5cfbe6ce10e85a">isPredicatedTrue</a>(MI))</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ea2fb37d2b8e1be7a2e154e8b8577b4ee6">PK_True</a>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ead94a46e013697c92643d95d9b9606a16">PK_False</a>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;}</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a616f13c6405b88b914ed917eca0185fa">  569</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a616f13c6405b88b914ed917eca0185fa">getPostIncrementOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> *HII) {</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HII-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a97faee68eb98fcfcb3f7ac387a126143">isPostIncrement</a>(MI) &amp;&amp; <span class="stringliteral">&quot;Not a post increment operation.&quot;</span>);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="comment">// Post Increment means duplicates. Use dense map to find duplicates in the</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="comment">// list. Caution: Densemap initializes with the minimum of 64 buckets,</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="comment">// whereas there are at most 5 operands in the post increment.</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;unsigned&gt;</a> DefRegsSet;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>())</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">if</span> (MO.isReg() &amp;&amp; MO.isDef())</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      DefRegsSet.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#a79eed48913651aeedda2eed25201ea84">insert</a>(MO.getReg());</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>())</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="keywordflow">if</span> (MO.isReg() &amp;&amp; MO.isUse() &amp;&amp; DefRegsSet.count(MO.getReg()))</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <span class="keywordflow">return</span> MO;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>()) {</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="comment">// The 2nd operand is always the post increment operand in load.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Post increment operand has be to a register.&quot;</span>);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keywordflow">return</span> Op1;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  }</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">mayStore</a>()) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="comment">// The 1st operand is always the post increment operand in store.</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Post increment operand has be to a register.&quot;</span>);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keywordflow">return</span> Op0;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="comment">// we should never come here.</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;mayLoad or mayStore not set for Post Increment operation&quot;</span>);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;}</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">// Get the value being stored.</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a248315df3d325da0108bef4534de72e9">  603</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a>&amp; <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a248315df3d325da0108bef4534de72e9">getStoreValueOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="comment">// value being stored is always the last operand.</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>()-1);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;}</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#ab1fa3dd0780832053b30f808e8893aeb">  608</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#ab1fa3dd0780832053b30f808e8893aeb">isLoadAbsSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">case</span> Hexagon::L4_loadrd_ap:</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="keywordflow">case</span> Hexagon::L4_loadrb_ap:</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">case</span> Hexagon::L4_loadrh_ap:</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">case</span> Hexagon::L4_loadrub_ap:</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="keywordflow">case</span> Hexagon::L4_loadruh_ap:</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">case</span> Hexagon::L4_loadri_ap:</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  }</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;}</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a7e0874ee6ef07f8b4d6a6eabe18b3a7c">  622</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a7e0874ee6ef07f8b4d6a6eabe18b3a7c">getAbsSetOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="HexagonVLIWPacketizer_8cpp.html#ab1fa3dd0780832053b30f808e8893aeb">isLoadAbsSet</a>(MI));</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;}</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">// Can be new value store?</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// Following restrictions are to be respected in convert a store into</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">// a new value store.</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">// 1. If an instruction uses auto-increment, its address register cannot</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">//    be a new-value register. Arch Spec 5.4.2.1</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">// 2. If an instruction uses absolute-set addressing mode, its address</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">//    register cannot be a new-value register. Arch Spec 5.4.2.1.</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">// 3. If an instruction produces a 64-bit result, its registers cannot be used</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">//    as new-value registers. Arch Spec 5.4.2.2.</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">// 4. If the instruction that sets the new-value register is conditional, then</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">//    the instruction that uses the new-value register must also be conditional,</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">//    and both must always have their predicates evaluate identically.</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">//    Arch Spec 5.4.2.3.</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">// 5. There is an implied restriction that a packet cannot have another store,</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">//    if there is a new value store in the packet. Corollary: if there is</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">//    already a store in a packet, there can not be a new value store.</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">//    Arch Spec: 3.4.4.2</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#ac257b1d3de2b7254c046a5591191e26c">  644</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#ac257b1d3de2b7254c046a5591191e26c">HexagonPacketizerList::canPromoteToNewValueStore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;PacketMI, <span class="keywordtype">unsigned</span> DepReg) {</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="comment">// Make sure we are looking at the store, that can be promoted.</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;mayBeNewStore(MI))</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">// Make sure there is dependency and can be new value&#39;d.</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Val = <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a248315df3d325da0108bef4534de72e9">getStoreValueOperand</a>(MI);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">if</span> (Val.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Val.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != DepReg)</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a>&amp; MCID = PacketMI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="comment">// First operand is always the result.</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *PacketRC = HII-&gt;getRegClass(MCID, 0, HRI, MF);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="comment">// Double regs can not feed into new value store: PRM section: 5.4.2.2.</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">if</span> (PacketRC == &amp;Hexagon::DoubleRegsRegClass)</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="comment">// New-value stores are of class NV (slot 0), dual stores require class ST</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="comment">// in slot 0 (PRM 5.5).</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : CurrentPacketMIs) {</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PacketSU = MIToSUnit.find(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)-&gt;second;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordflow">if</span> (PacketSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>())</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  }</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="comment">// Make sure it&#39;s NOT the post increment register that we are going to</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="comment">// new value.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;isPostIncrement(MI) &amp;&amp;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a616f13c6405b88b914ed917eca0185fa">getPostIncrementOperand</a>(MI, HII).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == DepReg) {</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  }</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;isPostIncrement(PacketMI) &amp;&amp; PacketMI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() &amp;&amp;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a616f13c6405b88b914ed917eca0185fa">getPostIncrementOperand</a>(PacketMI, HII).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == DepReg) {</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="comment">// If source is post_inc, or absolute-set addressing, it can not feed</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="comment">// into new value store</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="comment">//   r3 = memw(r2++#4)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="comment">//   memw(r30 + #-1404) = r2.new -&gt; can not be new value store</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="comment">// arch spec section: 5.4.2.1.</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  }</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonVLIWPacketizer_8cpp.html#ab1fa3dd0780832053b30f808e8893aeb">isLoadAbsSet</a>(PacketMI) &amp;&amp; <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a7e0874ee6ef07f8b4d6a6eabe18b3a7c">getAbsSetOperand</a>(PacketMI).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == DepReg)</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">// If the source that feeds the store is predicated, new value store must</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="comment">// also be predicated.</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;isPredicated(PacketMI)) {</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">if</span> (!HII-&gt;isPredicated(MI))</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="comment">// Check to make sure that they both will have their predicates</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="comment">// evaluate identically.</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordtype">unsigned</span> predRegNumSrc = 0;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordtype">unsigned</span> predRegNumDst = 0;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* predRegClass = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="comment">// Get predicate register used in the source instruction.</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : PacketMI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      <span class="keywordflow">if</span> (!MO.isReg())</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      predRegNumSrc = MO.getReg();</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      predRegClass = HRI-&gt;getMinimalPhysRegClass(predRegNumSrc);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      <span class="keywordflow">if</span> (predRegClass == &amp;Hexagon::PredRegsRegClass)</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    }</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((predRegClass == &amp;Hexagon::PredRegsRegClass) &amp;&amp;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        <span class="stringliteral">&quot;predicate register not found in a predicated PacketMI instruction&quot;</span>);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="comment">// Get predicate register used in new-value store instruction.</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      <span class="keywordflow">if</span> (!MO.isReg())</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      predRegNumDst = MO.getReg();</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      predRegClass = HRI-&gt;getMinimalPhysRegClass(predRegNumDst);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      <span class="keywordflow">if</span> (predRegClass == &amp;Hexagon::PredRegsRegClass)</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    }</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((predRegClass == &amp;Hexagon::PredRegsRegClass) &amp;&amp;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;           <span class="stringliteral">&quot;predicate register not found in a predicated MI instruction&quot;</span>);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="comment">// New-value register producer and user (store) need to satisfy these</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="comment">// constraints:</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="comment">// 1) Both instructions should be predicated on the same register.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="comment">// 2) If producer of the new-value register is .new predicated then store</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="comment">// should also be .new predicated and if producer is not .new predicated</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="comment">// then store should not be .new predicated.</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="comment">// 3) Both new-value register producer and user should have same predicate</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="comment">// sense, i.e, either both should be negated or both should be non-negated.</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">if</span> (predRegNumDst != predRegNumSrc ||</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        HII-&gt;isDotNewInst(PacketMI) != HII-&gt;isDotNewInst(MI) ||</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a5fe53637e6201b2fd01d8a0a954c4a6a">getPredicateSense</a>(MI, HII) != <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a5fe53637e6201b2fd01d8a0a954c4a6a">getPredicateSense</a>(PacketMI, HII))</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  }</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="comment">// Make sure that other than the new-value register no other store instruction</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="comment">// register has been modified in the same packet. Predicate registers can be</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="comment">// modified by they should not be modified between the producer and the store</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="comment">// instruction as it will make them both conditional on different values.</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="comment">// We already know this to be true for all the instructions before and</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="comment">// including PacketMI. Howerver, we need to perform the check for the</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="comment">// remaining instructions in the packet.</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordtype">unsigned</span> StartCheck = 0;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : CurrentPacketMIs) {</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *TempSU = MIToSUnit.find(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)-&gt;second;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TempMI = *TempSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="comment">// Following condition is true for all the instructions until PacketMI is</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="comment">// reached (StartCheck is set to 0 before the for loop).</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="comment">// StartCheck flag is 1 for all the instructions after PacketMI.</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">if</span> (&amp;TempMI != &amp;PacketMI &amp;&amp; !StartCheck) <span class="comment">// Start processing only after</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;      <span class="keywordflow">continue</span>;                              <span class="comment">// encountering PacketMI.</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    StartCheck = 1;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="keywordflow">if</span> (&amp;TempMI == &amp;PacketMI) <span class="comment">// We don&#39;t want to check PacketMI for dependence.</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>())</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      <span class="keywordflow">if</span> (MO.isReg() &amp;&amp; TempSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(MO.getReg(), HRI))</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  }</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="comment">// Make sure that for non-POST_INC stores:</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="comment">// 1. The only use of reg is DepReg and no other registers.</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">//    This handles base+index registers.</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="comment">//    The following store can not be dot new.</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="comment">//    Eg.   r0 = add(r0, #3)</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="comment">//          memw(r1+r0&lt;&lt;#2) = r0</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;isPostIncrement(MI)) {</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> opNum = 0; opNum &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>()-1; opNum++) {</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(opNum);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == DepReg)</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    }</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  }</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">// If data definition is because of implicit definition of the register,</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="comment">// do not newify the store. Eg.</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="comment">// %r9 = ZXTH %r12, implicit %d6, implicit-def %r12</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="comment">// S2_storerh_io %r8, 2, killed %r12; mem:ST2[%scevgep343]</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : PacketMI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="keywordflow">if</span> (MO.isRegMask() &amp;&amp; MO.clobbersPhysReg(DepReg))</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg() || !MO.isDef() || !MO.isImplicit())</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> R = MO.getReg();</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="keywordflow">if</span> (R == DepReg || HRI-&gt;isSuperRegister(DepReg, R))</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  }</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="comment">// Handle imp-use of super reg case. There is a target independent side</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="comment">// change that should prevent this situation but I am handling it for</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="comment">// just-in-case. For example, we cannot newify R2 in the following case:</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="comment">// %r3 = A2_tfrsi 0;</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="comment">// S2_storeri_io killed %r0, 0, killed %r2, implicit killed %d1;</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">if</span> (MO.isReg() &amp;&amp; MO.isUse() &amp;&amp; MO.isImplicit() &amp;&amp; MO.getReg() == DepReg)</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  }</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="comment">// Can be dot new store.</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;}</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">// Can this MI to promoted to either new value store or new value jump.</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a9085e6f205a2f9604a6458faa9a18d49">  813</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a9085e6f205a2f9604a6458faa9a18d49">HexagonPacketizerList::canPromoteToNewValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PacketSU, <span class="keywordtype">unsigned</span> DepReg,</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MII) {</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordflow">if</span> (!HII-&gt;mayBeNewStore(MI))</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="comment">// Check to see the store can be new value&#39;ed.</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;PacketMI = *PacketSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordflow">if</span> (canPromoteToNewValueStore(MI, PacketMI, DepReg))</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="comment">// Check to see the compare/jump can be new value&#39;ed.</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <span class="comment">// This is done as a pass on its own. Don&#39;t need to check it here.</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;}</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#ae27efac50f5a56e780768d08f1101fb9">  829</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#ae27efac50f5a56e780768d08f1101fb9">isImplicitDependency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keywordtype">bool</span> CheckDef,</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      <span class="keywordtype">unsigned</span> DepReg) {</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : I.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <span class="keywordflow">if</span> (CheckDef &amp;&amp; MO.isRegMask() &amp;&amp; MO.clobbersPhysReg(DepReg))</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg() || MO.getReg() != DepReg || !MO.isImplicit())</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keywordflow">if</span> (CheckDef == MO.isDef())</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  }</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;}</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">// Check to see if an instruction can be dot new.</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a87edaaaaa788f8bc30dfad90aecdb343">  843</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a87edaaaaa788f8bc30dfad90aecdb343">HexagonPacketizerList::canPromoteToDotNew</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PacketSU, <span class="keywordtype">unsigned</span> DepReg, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MII,</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* RC) {</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <span class="comment">// Already a dot new instruction.</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;isDotNewInst(MI) &amp;&amp; !HII-&gt;mayBeNewStore(MI))</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordflow">if</span> (!isNewifiable(MI, RC))</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;PI = *PacketSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="comment">// The &quot;new value&quot; cannot come from inline asm.</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="keywordflow">if</span> (PI.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">// IMPLICIT_DEFs won&#39;t materialize as real instructions, so .new makes no</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="comment">// sense.</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keywordflow">if</span> (PI.<a class="code" href="classllvm_1_1MachineInstr.html#a120ccebe70e1b0ddf72fc776229d0025">isImplicitDef</a>())</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="comment">// If dependency is trough an implicitly defined register, we should not</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="comment">// newify the use.</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonVLIWPacketizer_8cpp.html#ae27efac50f5a56e780768d08f1101fb9">isImplicitDependency</a>(PI, <span class="keyword">true</span>, DepReg) ||</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;      <a class="code" href="HexagonVLIWPacketizer_8cpp.html#ae27efac50f5a56e780768d08f1101fb9">isImplicitDependency</a>(MI, <span class="keyword">false</span>, DepReg))</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a>&amp; MCID = PI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VecRC = HII-&gt;getRegClass(MCID, 0, HRI, MF);</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a5818bc6de074114d70339f52ef1bc747">DisableVecDblNVStores</a> &amp;&amp; VecRC == &amp;Hexagon::HvxWRRegClass)</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <span class="comment">// predicate .new</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;Hexagon::PredRegsRegClass)</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="keywordflow">return</span> HII-&gt;predCanBeUsedAsDotNew(PI, DepReg);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordflow">if</span> (RC != &amp;Hexagon::PredRegsRegClass &amp;&amp; !HII-&gt;mayBeNewStore(MI))</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="comment">// Create a dot new machine instruction to see if resources can be</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="comment">// allocated. If not, bail out now.</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="keywordtype">int</span> NewOpcode = HII-&gt;getDotNewOp(MI);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a> = HII-&gt;get(NewOpcode);</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a667320dc205c1106d0b0c800ccecb4ba">CreateMachineInstr</a>(D, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>());</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordtype">bool</span> ResourcesAvailable = ResourceTracker-&gt;canReserveResources(*NewMI);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#a61126c45c9c4b281173205f7bc3ef241">DeleteMachineInstr</a>(NewMI);</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordflow">if</span> (!ResourcesAvailable)</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="comment">// New Value Store only. New Value Jump generated as a separate pass.</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordflow">if</span> (!canPromoteToNewValue(MI, PacketSU, DepReg, MII))</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;}</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">// Go through the packet instructions and search for an anti dependency between</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">// them and DepReg from MI. Consider this case:</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">// Trying to add</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">// a) %r1 = TFRI_cdNotPt %p3, 2</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">// to this packet:</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">//   b) %p0 = C2_or killed %p3, killed %p0</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">//   c) %p3 = C2_tfrrp %r23</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">//   d) %r1 = C2_cmovenewit %p3, 4</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">//  }</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">// The P3 from a) and d) will be complements after</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">// a)&#39;s P3 is converted to .new form</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">// Anti-dep between c) and b) is irrelevant for this case</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a642903485b484d638fafe7da8142cdd8">  912</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a642903485b484d638fafe7da8142cdd8">HexagonPacketizerList::restrictingDepExistInPacket</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                                                        <span class="keywordtype">unsigned</span> DepReg) {</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PacketSUDep = MIToSUnit.find(&amp;MI)-&gt;second;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : CurrentPacketMIs) {</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="comment">// We only care for dependencies to predicated instructions</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="keywordflow">if</span> (!HII-&gt;isPredicated(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="comment">// Scheduling Unit for current insn in the packet</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PacketSU = MIToSUnit.find(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)-&gt;second;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="comment">// Look at dependencies between current members of the packet and</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="comment">// predicate defining instruction MI. Make sure that dependency is</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <span class="comment">// on the exact register we care about.</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="keywordflow">if</span> (PacketSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a65e96694f0d2eef93a9653beba7d12dc">isSucc</a>(PacketSUDep)) {</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; PacketSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.size(); ++i) {</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        <span class="keyword">auto</span> &amp;Dep = PacketSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>[i];</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        <span class="keywordflow">if</span> (Dep.getSUnit() == PacketSUDep &amp;&amp; Dep.getKind() == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a> &amp;&amp;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;            Dep.getReg() == DepReg)</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;      }</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    }</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  }</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;}</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/// Gets the predicate register of a predicated instruction.</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a68cebe53cac420d7b1dcde0a79304cc0">  941</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a68cebe53cac420d7b1dcde0a79304cc0">getPredicatedRegister</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> *QII) {<span class="comment"></span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">  /// We use the following rule: The first predicate register that is a use is</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">  /// the predicate register of a predicated instruction.</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment"></span>  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(QII-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a08a6fa663190c41b23870c4037019577">isPredicated</a>(MI) &amp;&amp; <span class="stringliteral">&quot;Must be predicated instruction&quot;</span>);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg() &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isUse() &amp;&amp;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;        Hexagon::PredRegsRegClass.contains(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg()))</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg();</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  }</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown instruction operand layout&quot;</span>);</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;}</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">// Given two predicated instructions, this function detects whether</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">// the predicates are complements.</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a0256920aada1bf35dc3c90cbfba10e5d">  959</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a0256920aada1bf35dc3c90cbfba10e5d">HexagonPacketizerList::arePredicatesComplements</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;                                                     <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2) {</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="comment">// If we don&#39;t know the predicate sense of the instructions bail out early, we</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="comment">// need it later.</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a5fe53637e6201b2fd01d8a0a954c4a6a">getPredicateSense</a>(MI1, HII) == <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ea1418e0de5990064da570cea12cf7059b">PK_Unknown</a> ||</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a5fe53637e6201b2fd01d8a0a954c4a6a">getPredicateSense</a>(MI2, HII) == <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ea1418e0de5990064da570cea12cf7059b">PK_Unknown</a>)</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="comment">// Scheduling unit for candidate.</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = MIToSUnit[&amp;MI1];</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="comment">// One corner case deals with the following scenario:</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="comment">// Trying to add</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="comment">// a) %r24 = A2_tfrt %p0, %r25</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="comment">// to this packet:</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="comment">// {</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="comment">//   b) %r25 = A2_tfrf %p0, %r24</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="comment">//   c) %p0 = C2_cmpeqi %r26, 1</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="comment">// }</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="comment">// On general check a) and b) are complements, but presence of c) will</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="comment">// convert a) to .new form, and then it is not a complement.</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="comment">// We attempt to detect it by analyzing existing dependencies in the packet.</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="comment">// Analyze relationships between all existing members of the packet.</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="comment">// Look for Anti dependecy on the same predicate reg as used in the</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="comment">// candidate.</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : CurrentPacketMIs) {</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="comment">// Scheduling Unit for current insn in the packet.</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PacketSU = MIToSUnit.find(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)-&gt;second;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="comment">// If this instruction in the packet is succeeded by the candidate...</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="keywordflow">if</span> (PacketSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a65e96694f0d2eef93a9653beba7d12dc">isSucc</a>(SU)) {</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; PacketSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.size(); ++i) {</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        <span class="keyword">auto</span> Dep = PacketSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>[i];</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        <span class="comment">// The corner case exist when there is true data dependency between</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        <span class="comment">// candidate and one of current packet members, this dep is on</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        <span class="comment">// predicate reg, and there already exist anti dep on the same pred in</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        <span class="comment">// the packet.</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        <span class="keywordflow">if</span> (Dep.getSUnit() == SU &amp;&amp; Dep.getKind() == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a> &amp;&amp;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;            Hexagon::PredRegsRegClass.contains(Dep.getReg())) {</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;          <span class="comment">// Here I know that I is predicate setting instruction with true</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;          <span class="comment">// data dep to candidate on the register we care about - c) in the</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;          <span class="comment">// above example. Now I need to see if there is an anti dependency</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;          <span class="comment">// from c) to any other instruction in the same packet on the pred</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;          <span class="comment">// reg of interest.</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;          <span class="keywordflow">if</span> (restrictingDepExistInPacket(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Dep.getReg()))</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;        }</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;      }</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    }</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  }</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="comment">// If the above case does not apply, check regular complement condition.</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="comment">// Check that the predicate register is the same and that the predicate</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="comment">// sense is different We also need to differentiate .old vs. .new: !p0</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="comment">// is not complementary to p0.new.</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordtype">unsigned</span> PReg1 = <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a68cebe53cac420d7b1dcde0a79304cc0">getPredicatedRegister</a>(MI1, HII);</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="keywordtype">unsigned</span> PReg2 = <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a68cebe53cac420d7b1dcde0a79304cc0">getPredicatedRegister</a>(MI2, HII);</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="keywordflow">return</span> PReg1 == PReg2 &amp;&amp;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;         Hexagon::PredRegsRegClass.contains(PReg1) &amp;&amp;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;         Hexagon::PredRegsRegClass.contains(PReg2) &amp;&amp;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;         <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a5fe53637e6201b2fd01d8a0a954c4a6a">getPredicateSense</a>(MI1, HII) != <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a5fe53637e6201b2fd01d8a0a954c4a6a">getPredicateSense</a>(MI2, HII) &amp;&amp;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;         HII-&gt;isDotNewInst(MI1) == HII-&gt;isDotNewInst(MI2);</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;}</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">// Initialize packetizer flags.</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a5734374d530ee7ee7a3fdda172fc22cd"> 1026</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a5734374d530ee7ee7a3fdda172fc22cd">HexagonPacketizerList::initPacketizerState</a>() {</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <a class="code" href="classllvm_1_1Dependence.html">Dependence</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  PromotedToDotNew = <span class="keyword">false</span>;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  GlueToNewValueJump = <span class="keyword">false</span>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  GlueAllocframeStore = <span class="keyword">false</span>;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  FoundSequentialDependence = <span class="keyword">false</span>;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  ChangedOffset = <a class="code" href="c_2DataTypes_8h.html#ad0d744f05898e32d01f73f8af3cd2071">INT64_MAX</a>;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;}</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">// Ignore bundling of pseudo instructions.</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#aa3867c828f38e2bf9dd517c69c682cc9"> 1036</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#aa3867c828f38e2bf9dd517c69c682cc9">HexagonPacketizerList::ignorePseudoInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;                                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *) {</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">isDebugInstr</a>())</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a75489f444c9e3bdc12cb985c54d84a37">isCFIInstruction</a>())</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="comment">// We must print out inline assembly.</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a120ccebe70e1b0ddf72fc776229d0025">isImplicitDef</a>())</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="comment">// We check if MI has any functional units mapped to it. If it doesn&#39;t,</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="comment">// we ignore the instruction.</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a>&amp; TID = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keyword">auto</span> *IS = ResourceTracker-&gt;getInstrItins()-&gt;beginStage(TID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>());</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordtype">unsigned</span> FuncUnits = IS-&gt;getUnits();</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">return</span> !FuncUnits;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;}</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a4067dba124388f0e4acca8a29fa3c995"> 1059</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a4067dba124388f0e4acca8a29fa3c995">HexagonPacketizerList::isSoloInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="comment">// Ensure any bundles created by gather packetize remain seperate.</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3e2f795dfcb9269e1263453796f4b994">isBundle</a>())</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad803ef666d44b78308d571df8b445f63">isEHLabel</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a75489f444c9e3bdc12cb985c54d84a37">isCFIInstruction</a>())</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="comment">// Consider inline asm to not be a solo instruction by default.</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="comment">// Inline asm will be put in a packet temporarily, but then it will be</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="comment">// removed, and placed outside of the packet (before or after, depending</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="comment">// on dependencies).  This is to reduce the impact of inline asm as a</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="comment">// &quot;packet splitting&quot; instruction.</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>() &amp;&amp; !<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8f5bbecfcc473b7efaa0cbbecbd6d420">ScheduleInlineAsm</a>)</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonVLIWPacketizer_8cpp.html#aedb49a59ba27d6eae99eadbf090a5171">isSchedBarrier</a>(MI))</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;isSolo(MI))</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == Hexagon::A2_nop)</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;}</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">// Quick check if instructions MI and MJ cannot coexist in the same packet.</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">// Limit the tests to be &quot;one-way&quot;, e.g.  &quot;if MI-&gt;isBranch and MJ-&gt;isInlineAsm&quot;,</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">// but not the symmetric case: &quot;if MJ-&gt;isBranch and MI-&gt;isInlineAsm&quot;.</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">// For full test call this function twice:</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">//   cannotCoexistAsymm(MI, MJ) || cannotCoexistAsymm(MJ, MI)</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">// Doing the test only one way saves the amount of code in this function,</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">// since every test would need to be repeated with the MI and MJ reversed.</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#a006a3e1788b7d4a381385cd00ed19508"> 1094</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a006a3e1788b7d4a381385cd00ed19508">cannotCoexistAsymm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MJ,</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;HII) {</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <span class="keywordflow">if</span> (MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a>&gt;().<a class="code" href="classllvm_1_1HexagonSubtarget.html#aea116a0b6893783c76a0f377843d92cf">hasV60OpsOnly</a>() &amp;&amp;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      HII.<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a0900b0dbbda9bcb799da111f6ecfec1b">isHVXMemWithAIndirect</a>(MI, MJ))</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="comment">// An inline asm cannot be together with a branch, because we may not be</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="comment">// able to remove the asm out after packetizing (i.e. if the asm must be</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="comment">// moved past the bundle).  Similarly, two asms cannot be together to avoid</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="comment">// complications when determining their relative order outside of a bundle.</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">return</span> MJ.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>() || MJ.<a class="code" href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">isBranch</a>() || MJ.<a class="code" href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">isBarrier</a>() ||</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;           MJ.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>() || MJ.<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>();</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="comment">// New-value stores cannot coexist with any other stores.</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="keywordflow">if</span> (HII.<a class="code" href="classllvm_1_1HexagonInstrInfo.html#af02831e1ec83ccce2146a8d520807b05">isNewValueStore</a>(MI) &amp;&amp; MJ.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>())</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordflow">case</span> Hexagon::S2_storew_locked:</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <span class="keywordflow">case</span> Hexagon::S4_stored_locked:</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordflow">case</span> Hexagon::L2_loadw_locked:</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordflow">case</span> Hexagon::L4_loadd_locked:</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">case</span> Hexagon::Y2_dccleana:</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">case</span> Hexagon::Y2_dccleaninva:</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">case</span> Hexagon::Y2_dcinva:</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">case</span> Hexagon::Y2_dczeroa:</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordflow">case</span> Hexagon::Y4_l2fetch:</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">case</span> Hexagon::Y5_l2fetch: {</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="comment">// These instructions can only be grouped with ALU32 or non-floating-point</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <span class="comment">// XTYPE instructions.  Since there is no convenient way of identifying fp</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="comment">// XTYPE instructions, only allow grouping with ALU32 for now.</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="keywordtype">unsigned</span> TJ = HII.<a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad75876eb10638ef04c71a02fd4f21447">getType</a>(MJ);</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordflow">if</span> (TJ != <a class="code" href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807af587caa3f5623f75f5c70393039bd1d2">HexagonII::TypeALU32_2op</a> &amp;&amp;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;        TJ != <a class="code" href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807a252bb34d9b721a8e353e6dc4deefe5da">HexagonII::TypeALU32_3op</a> &amp;&amp;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;        TJ != <a class="code" href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807a339127cb32340583942dee2cd6883db6">HexagonII::TypeALU32_ADDI</a>)</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  }</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  }</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="comment">// &quot;False&quot; really means that the quick check failed to determine if</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="comment">// I and J cannot coexist.</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;}</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">// Full, symmetric check.</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a36e0378ea005200a3ee9ee9787dc79df"> 1144</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a36e0378ea005200a3ee9ee9787dc79df">HexagonPacketizerList::cannotCoexist</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MJ) {</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a006a3e1788b7d4a381385cd00ed19508">cannotCoexistAsymm</a>(MI, MJ, *HII) || <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a006a3e1788b7d4a381385cd00ed19508">cannotCoexistAsymm</a>(MJ, MI, *HII);</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;}</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#aa591493a333d880df171a5036eb16449"> 1149</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#aa591493a333d880df171a5036eb16449">HexagonPacketizerList::unpacketizeSoloInstrs</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> : MF) {</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> BundleIt;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::instr_iterator</a> NextI;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.instr_begin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.instr_end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = NextI) {</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;      NextI = std::next(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3e2f795dfcb9269e1263453796f4b994">isBundle</a>())</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;        BundleIt = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;      <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa97496994b12c49c3141d8f15bc871eb">isInsideBundle</a>())</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;      <span class="comment">// Decide on where to insert the instruction that we are pulling out.</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;      <span class="comment">// Debug instructions always go before the bundle, but the placement of</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;      <span class="comment">// INLINE_ASM depends on potential dependencies.  By default, try to</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;      <span class="comment">// put it before the bundle, but if the asm writes to a register that</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      <span class="comment">// other instructions in the bundle read, then we need to place it</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;      <span class="comment">// after the bundle (to preserve the bundle semantics).</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      <span class="keywordtype">bool</span> InsertBeforeBundle;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;        InsertBeforeBundle = !<a class="code" href="HexagonVLIWPacketizer_8cpp.html#aa2eaa868ed1dfcc89946d7b7fc4d2149">hasWriteToReadDep</a>(MI, *BundleIt, HRI);</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">isDebugValue</a>())</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;        InsertBeforeBundle = <span class="keyword">true</span>;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;      BundleIt = <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a263c68370ee4203b80d388fd7b89ebb5">moveInstrOut</a>(MI, BundleIt, InsertBeforeBundle);</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    }</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  }</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;}</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">// Check if a given instruction is of class &quot;system&quot;.</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="HexagonVLIWPacketizer_8cpp.html#af1461876a909bd02a6c81c6d4f0a1fc3"> 1181</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="HexagonVLIWPacketizer_8cpp.html#af1461876a909bd02a6c81c6d4f0a1fc3">isSystemInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <span class="keywordflow">case</span> Hexagon::Y2_barrier:</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="keywordflow">case</span> Hexagon::Y2_dcfetchbo:</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="keywordflow">case</span> Hexagon::Y4_l2fetch:</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <span class="keywordflow">case</span> Hexagon::Y5_l2fetch:</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  }</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;}</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#af4d1857aa86e6720b373f08a74982c93"> 1193</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#af4d1857aa86e6720b373f08a74982c93">HexagonPacketizerList::hasDeadDependence</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;J) {</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="comment">// The dependence graph may not include edges between dead definitions,</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="comment">// so without extra checks, we could end up packetizing two instruction</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="comment">// defining the same (dead) register.</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>() || J.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>())</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;isPredicated(I) || HII-&gt;isPredicated(J))</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> DeadDefs(Hexagon::NUM_TARGET_REGS);</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : I.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg() || !MO.isDef() || !MO.isDead())</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    DeadDefs[MO.getReg()] = <span class="keyword">true</span>;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  }</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : J.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg() || !MO.isDef() || !MO.isDead())</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> R = MO.getReg();</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">if</span> (R != Hexagon::USR_OVF &amp;&amp; DeadDefs[R])</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  }</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;}</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a63671bab1a5a09de954177796404fe02"> 1220</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a63671bab1a5a09de954177796404fe02">HexagonPacketizerList::hasControlDependence</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;J) {</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <span class="comment">// A save callee-save register function call can only be in a packet</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <span class="comment">// with instructions that don&#39;t write to the callee-save registers.</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">if</span> ((HII-&gt;isSaveCalleeSavedRegsCall(I) &amp;&amp;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;       <a class="code" href="HexagonVLIWPacketizer_8cpp.html#aa38ce9de80252e6af533d4544dde77b7">doesModifyCalleeSavedReg</a>(J, HRI)) ||</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;      (HII-&gt;isSaveCalleeSavedRegsCall(J) &amp;&amp;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;       <a class="code" href="HexagonVLIWPacketizer_8cpp.html#aa38ce9de80252e6af533d4544dde77b7">doesModifyCalleeSavedReg</a>(I, HRI)))</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <span class="comment">// Two control flow instructions cannot go in the same packet.</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a4e265d5e49cf5c931e58c8c963e0031b">isControlFlow</a>(I) &amp;&amp; <a class="code" href="HexagonVLIWPacketizer_8cpp.html#a4e265d5e49cf5c931e58c8c963e0031b">isControlFlow</a>(J))</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="comment">// \ref-manual (7.3.4) A loop setup packet in loopN or spNloop0 cannot</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="comment">// contain a speculative indirect jump,</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="comment">// a new-value compare jump or a dealloc_return.</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="keyword">auto</span> isBadForLoopN = [<span class="keyword">this</span>] (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; <span class="keywordtype">bool</span> {</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() || HII-&gt;isDeallocRet(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || HII-&gt;isNewValueJump(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <span class="keywordflow">if</span> (HII-&gt;isPredicated(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; HII-&gt;isPredicatedNew(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; HII-&gt;isJumpR(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  };</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;isLoopN(I) &amp;&amp; isBadForLoopN(J))</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">if</span> (HII-&gt;isLoopN(J) &amp;&amp; isBadForLoopN(I))</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="comment">// dealloc_return cannot appear in the same packet as a conditional or</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="comment">// unconditional jump.</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="keywordflow">return</span> HII-&gt;isDeallocRet(I) &amp;&amp;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;         (J.<a class="code" href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">isBranch</a>() || J.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>() || J.<a class="code" href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">isBarrier</a>());</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;}</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#afe0ff327925132355807b97771a7a4f5"> 1256</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#afe0ff327925132355807b97771a7a4f5">HexagonPacketizerList::hasRegMaskDependence</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;J) {</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="comment">// Adding I to a packet that has J.</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="comment">// Regmasks are not reflected in the scheduling dependency graph, so</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="comment">// we need to check them manually. This code assumes that regmasks only</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="comment">// occur on calls, and the problematic case is when we add an instruction</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="comment">// defining a register R to a packet that has a call that clobbers R via</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="comment">// a regmask. Those cannot be packetized together, because the call will</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="comment">// be executed last. That&#39;s also a reson why it is ok to add a call</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="comment">// clobbering R to a packet that defines R.</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="comment">// Look for regmasks in J.</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OpJ : J.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <span class="keywordflow">if</span> (!OpJ.isRegMask())</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((J.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>() || HII-&gt;isTailCall(J)) &amp;&amp; <span class="stringliteral">&quot;Regmask on a non-call&quot;</span>);</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OpI : I.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;      <span class="keywordflow">if</span> (OpI.isReg()) {</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;        <span class="keywordflow">if</span> (OpJ.clobbersPhysReg(OpI.getReg()))</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (OpI.isRegMask()) {</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;        <span class="comment">// Both are regmasks. Assume that they intersect.</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;      }</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    }</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  }</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;}</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a7bd17a975574e883de8508974c9b6184"> 1286</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a7bd17a975574e883de8508974c9b6184">HexagonPacketizerList::hasDualStoreDependence</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;                                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;J) {</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <span class="keywordtype">bool</span> SysI = <a class="code" href="HexagonVLIWPacketizer_8cpp.html#af1461876a909bd02a6c81c6d4f0a1fc3">isSystemInstr</a>(I), SysJ = <a class="code" href="HexagonVLIWPacketizer_8cpp.html#af1461876a909bd02a6c81c6d4f0a1fc3">isSystemInstr</a>(J);</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <span class="keywordtype">bool</span> StoreI = I.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>(), StoreJ = J.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>();</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keywordflow">if</span> ((SysI &amp;&amp; StoreJ) || (SysJ &amp;&amp; StoreI))</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="keywordflow">if</span> (StoreI &amp;&amp; StoreJ) {</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    <span class="keywordflow">if</span> (HII-&gt;isNewValueInst(J) || HII-&gt;isMemOp(J) || HII-&gt;isMemOp(I))</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="comment">// A memop cannot be in the same packet with another memop or a store.</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    <span class="comment">// Two stores can be together, but here I and J cannot both be stores.</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    <span class="keywordtype">bool</span> MopStI = HII-&gt;isMemOp(I) || StoreI;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    <span class="keywordtype">bool</span> MopStJ = HII-&gt;isMemOp(J) || StoreJ;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="keywordflow">if</span> (MopStI &amp;&amp; MopStJ)</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  }</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordflow">return</span> (StoreJ &amp;&amp; HII-&gt;isDeallocRet(I)) || (StoreI &amp;&amp; HII-&gt;isDeallocRet(J));</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;}</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">// SUI is the current instruction that is out side of the current packet.</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">// SUJ is the current instruction inside the current packet against which that</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">// SUI will be packetized.</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a2526f4f46289ec5bfb0201a6963b6a1b"> 1311</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a2526f4f46289ec5bfb0201a6963b6a1b">HexagonPacketizerList::isLegalToPacketizeTogether</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUI, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUJ) {</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SUI-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>() &amp;&amp; SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = *SUI-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;J = *SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="comment">// Clear IgnoreDepMIs when Packet starts.</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="keywordflow">if</span> (CurrentPacketMIs.size() == 1)</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    IgnoreDepMIs.clear();</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II = I.getIterator();</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="comment">// Solo instructions cannot go in the packet.</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSoloInstruction(I) &amp;&amp; <span class="stringliteral">&quot;Unexpected solo instr!&quot;</span>);</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="keywordflow">if</span> (cannotCoexist(I, J))</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <a class="code" href="classllvm_1_1Dependence.html">Dependence</a> = hasDeadDependence(I, J) || hasControlDependence(I, J);</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Dependence.html">Dependence</a>)</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="comment">// Regmasks are not accounted for in the scheduling graph, so we need</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="comment">// to explicitly check for dependencies caused by them. They should only</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="comment">// appear on calls, so it&#39;s not too pessimistic to reject all regmask</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="comment">// dependencies.</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <a class="code" href="classllvm_1_1Dependence.html">Dependence</a> = hasRegMaskDependence(I, J);</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Dependence.html">Dependence</a>)</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="comment">// Dual-store does not allow second store, if the first store is not</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="comment">// in SLOT0. New value store, new value jump, dealloc_return and memop</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="comment">// always take SLOT0. Arch spec 3.4.4.2.</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <a class="code" href="classllvm_1_1Dependence.html">Dependence</a> = hasDualStoreDependence(I, J);</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Dependence.html">Dependence</a>)</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="comment">// If an instruction feeds new value jump, glue it.</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NextMII = I.getIterator();</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  ++NextMII;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="keywordflow">if</span> (NextMII != I.getParent()-&gt;end() &amp;&amp; HII-&gt;isNewValueJump(*NextMII)) {</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NextMI = *NextMII;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="keywordtype">bool</span> secondRegMatch = <span class="keyword">false</span>;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;NOp0 = NextMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;NOp1 = NextMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <span class="keywordflow">if</span> (NOp1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; I.getOperand(0).getReg() == NOp1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;      secondRegMatch = <span class="keyword">true</span>;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PI : CurrentPacketMIs) {</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;      <span class="comment">// NVJ can not be part of the dual jump - Arch Spec: section 7.8.</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;      <span class="keywordflow">if</span> (PI-&gt;isCall()) {</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;        <a class="code" href="classllvm_1_1Dependence.html">Dependence</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;      }</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;      <span class="comment">// Validate:</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;      <span class="comment">// 1. Packet does not have a store in it.</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;      <span class="comment">// 2. If the first operand of the nvj is newified, and the second</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      <span class="comment">//    operand is also a reg, it (second reg) is not defined in</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;      <span class="comment">//    the same packet.</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;      <span class="comment">// 3. If the second operand of the nvj is newified, (which means</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;      <span class="comment">//    first operand is also a reg), first reg is not defined in</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;      <span class="comment">//    the same packet.</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;      <span class="keywordflow">if</span> (PI-&gt;getOpcode() == Hexagon::S2_allocframe || PI-&gt;mayStore() ||</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;          HII-&gt;isLoopN(*PI)) {</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;        <a class="code" href="classllvm_1_1Dependence.html">Dependence</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;      }</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;      <span class="comment">// Check #2/#3.</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OpR = secondRegMatch ? NOp0 : NOp1;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;      <span class="keywordflow">if</span> (OpR.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; PI-&gt;modifiesRegister(OpR.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), HRI)) {</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;        <a class="code" href="classllvm_1_1Dependence.html">Dependence</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;      }</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    }</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    GlueToNewValueJump = <span class="keyword">true</span>;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Dependence.html">Dependence</a>)</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  }</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="comment">// There no dependency between a prolog instruction and its successor.</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <span class="keywordflow">if</span> (!SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a65e96694f0d2eef93a9653beba7d12dc">isSucc</a>(SUI))</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.size(); ++i) {</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    <span class="keywordflow">if</span> (FoundSequentialDependence)</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <span class="keywordflow">if</span> (SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>[i].getSUnit() != SUI)</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">SDep::Kind</a> DepType = SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>[i].getKind();</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="comment">// For direct calls:</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="comment">// Ignore register dependences for call instructions for packetization</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="comment">// purposes except for those due to r31 and predicate registers.</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <span class="comment">// For indirect calls:</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    <span class="comment">// Same as direct calls + check for true dependences to the register</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    <span class="comment">// used in the indirect call.</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <span class="comment">// We completely ignore Order dependences for call instructions.</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="comment">// For returns:</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <span class="comment">// Ignore register dependences for return instructions like jumpr,</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="comment">// dealloc return unless we have dependencies on the explicit uses</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="comment">// of the registers used by jumpr (like r31) or dealloc return</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    <span class="comment">// (like r29 or r30).</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    <span class="keywordtype">unsigned</span> DepReg = 0;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="keywordflow">if</span> (DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>) {</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;      DepReg = SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>[i].getReg();</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;      RC = HRI-&gt;getMinimalPhysRegClass(DepReg);</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    }</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="keywordflow">if</span> (I.isCall() || HII-&gt;isJumpR(I) || I.isReturn() || HII-&gt;isTailCall(I)) {</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a311b8c04ec795da16c375d7a4b422bd2">isRegDependence</a>(DepType))</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;      <span class="keywordflow">if</span> (!isCallDependent(I, DepType, SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>[i].getReg()))</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    }</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    <span class="keywordflow">if</span> (DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>) {</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;      <span class="keywordflow">if</span> (canPromoteToDotCur(J, SUJ, DepReg, II, RC))</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;        <span class="keywordflow">if</span> (promoteToDotCur(J, DepType, II, RC))</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    }</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    <span class="comment">// Data dpendence ok if we have load.cur.</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <span class="keywordflow">if</span> (DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a> &amp;&amp; HII-&gt;isDotCurInst(J)) {</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;      <span class="keywordflow">if</span> (HII-&gt;isHVXVec(I))</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    }</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    <span class="comment">// For instructions that can be promoted to dot-new, try to promote.</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    <span class="keywordflow">if</span> (DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>) {</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;      <span class="keywordflow">if</span> (canPromoteToDotNew(I, SUJ, DepReg, II, RC)) {</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;        <span class="keywordflow">if</span> (promoteToDotNew(I, DepType, II, RC)) {</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;          PromotedToDotNew = <span class="keyword">true</span>;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;          <span class="keywordflow">if</span> (cannotCoexist(I, J))</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;            FoundSequentialDependence = <span class="keyword">true</span>;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;        }</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;      }</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;      <span class="keywordflow">if</span> (HII-&gt;isNewValueJump(I))</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    }</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    <span class="comment">// For predicated instructions, if the predicates are complements then</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    <span class="comment">// there can be no dependence.</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    <span class="keywordflow">if</span> (HII-&gt;isPredicated(I) &amp;&amp; HII-&gt;isPredicated(J) &amp;&amp;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;        arePredicatesComplements(I, J)) {</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;      <span class="comment">// Not always safe to do this translation.</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;      <span class="comment">// DAG Builder attempts to reduce dependence edges using transitive</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;      <span class="comment">// nature of dependencies. Here is an example:</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;      <span class="comment">// r0 = tfr_pt ... (1)</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;      <span class="comment">// r0 = tfr_pf ... (2)</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;      <span class="comment">// r0 = tfr_pt ... (3)</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;      <span class="comment">// There will be an output dependence between (1)-&gt;(2) and (2)-&gt;(3).</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;      <span class="comment">// However, there is no dependence edge between (1)-&gt;(3). This results</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;      <span class="comment">// in all 3 instructions going in the same packet. We ignore dependce</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;      <span class="comment">// only once to avoid this situation.</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;      <span class="keyword">auto</span> Itr = <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">find</a>(IgnoreDepMIs, &amp;J);</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;      <span class="keywordflow">if</span> (Itr != IgnoreDepMIs.end()) {</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;        <a class="code" href="classllvm_1_1Dependence.html">Dependence</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;      }</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;      IgnoreDepMIs.push_back(&amp;I);</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    }</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    <span class="comment">// Ignore Order dependences between unconditional direct branches</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    <span class="comment">// and non-control-flow instructions.</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a0a2728add68625c42d7e94c9339c3109">isDirectJump</a>(I) &amp;&amp; !J.<a class="code" href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">isBranch</a>() &amp;&amp; !J.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>() &amp;&amp;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;        DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0">SDep::Order</a>)</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    <span class="comment">// Ignore all dependences for jumps except for true and output</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    <span class="comment">// dependences.</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    <span class="keywordflow">if</span> (I.isConditionalBranch() &amp;&amp; DepType != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a> &amp;&amp;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;        DepType != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>)</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    <span class="keywordflow">if</span> (DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>) {</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;      FoundSequentialDependence = <span class="keyword">true</span>;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    }</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <span class="comment">// For Order dependences:</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    <span class="comment">// 1. Volatile loads/stores can be packetized together, unless other</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    <span class="comment">//    rules prevent is.</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <span class="comment">// 2. Store followed by a load is not allowed.</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    <span class="comment">// 3. Store followed by a store is valid.</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    <span class="comment">// 4. Load followed by any memory operation is allowed.</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <span class="keywordflow">if</span> (DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0">SDep::Order</a>) {</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a8545faa0cb08404baa475680c2f9a00a">PacketizeVolatiles</a>) {</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;        <span class="keywordtype">bool</span> OrdRefs = I.hasOrderedMemoryRef() || J.<a class="code" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>();</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;        <span class="keywordflow">if</span> (OrdRefs) {</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;          FoundSequentialDependence = <span class="keyword">true</span>;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;        }</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;      }</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;      <span class="comment">// J is first, I is second.</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;      <span class="keywordtype">bool</span> LoadJ = J.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>(), StoreJ = J.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>();</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;      <span class="keywordtype">bool</span> LoadI = I.mayLoad(), StoreI = I.mayStore();</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;      <span class="keywordtype">bool</span> NVStoreJ = HII-&gt;isNewValueStore(J);</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;      <span class="keywordtype">bool</span> NVStoreI = HII-&gt;isNewValueStore(I);</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;      <span class="keywordtype">bool</span> IsVecJ = HII-&gt;isHVXVec(J);</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;      <span class="keywordtype">bool</span> IsVecI = HII-&gt;isHVXVec(I);</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="HexagonVLIWPacketizer_8cpp.html#a066bfbf4e4e86acc236682680b251192">Slot1Store</a> &amp;&amp; MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a>&gt;().<a class="code" href="classllvm_1_1HexagonSubtarget.html#ad61a073a966a5810f636cfc5df331b0d">hasV65Ops</a>() &amp;&amp;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;          ((LoadJ &amp;&amp; StoreI &amp;&amp; !NVStoreI) ||</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;           (StoreJ &amp;&amp; LoadI &amp;&amp; !NVStoreJ)) &amp;&amp;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;          (J.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != Hexagon::S2_allocframe &amp;&amp;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;           I.getOpcode() != Hexagon::S2_allocframe) &amp;&amp;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;          (J.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != Hexagon::L2_deallocframe &amp;&amp;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;           I.getOpcode() != Hexagon::L2_deallocframe) &amp;&amp;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;          (!HII-&gt;isMemOp(J) &amp;&amp; !HII-&gt;isMemOp(I)) &amp;&amp; (!IsVecJ &amp;&amp; !IsVecI))</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;        setmemShufDisabled(<span class="keyword">true</span>);</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;        <span class="keywordflow">if</span> (StoreJ &amp;&amp; LoadI &amp;&amp; alias(J, I)) {</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;          FoundSequentialDependence = <span class="keyword">true</span>;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;        }</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;      <span class="keywordflow">if</span> (!StoreJ)</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;        <span class="keywordflow">if</span> (!LoadJ || (!LoadI &amp;&amp; !StoreI)) {</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;          <span class="comment">// If J is neither load nor store, assume a dependency.</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;          <span class="comment">// If J is a load, but I is neither, also assume a dependency.</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;          FoundSequentialDependence = <span class="keyword">true</span>;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;        }</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;      <span class="comment">// Store followed by store: not OK on V2.</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;      <span class="comment">// Store followed by load: not OK on all.</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;      <span class="comment">// Load followed by store: OK on all.</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;      <span class="comment">// Load followed by load: OK on all.</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    }</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <span class="comment">// Special case for ALLOCFRAME: even though there is dependency</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <span class="comment">// between ALLOCFRAME and subsequent store, allow it to be packetized</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    <span class="comment">// in a same packet. This implies that the store is using the caller&#39;s</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <span class="comment">// SP. Hence, offset needs to be updated accordingly.</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <span class="keywordflow">if</span> (DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a> &amp;&amp; J.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == Hexagon::S2_allocframe) {</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;      <span class="keywordtype">unsigned</span> Opc = I.getOpcode();</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;      <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;        <span class="keywordflow">case</span> Hexagon::S2_storerd_io:</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;        <span class="keywordflow">case</span> Hexagon::S2_storeri_io:</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;        <span class="keywordflow">case</span> Hexagon::S2_storerh_io:</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;        <span class="keywordflow">case</span> Hexagon::S2_storerb_io:</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;          <span class="keywordflow">if</span> (I.getOperand(0).getReg() == HRI-&gt;getStackRegister()) {</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;            <span class="comment">// Since this store is to be glued with allocframe in the same</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;            <span class="comment">// packet, it will use SP of the previous stack frame, i.e.</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;            <span class="comment">// caller&#39;s SP. Therefore, we need to recalculate offset</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;            <span class="comment">// according to this change.</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;            GlueAllocframeStore = useCallersSP(I);</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;            <span class="keywordflow">if</span> (GlueAllocframeStore)</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;              <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;          }</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;      }</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    }</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    <span class="comment">// There are certain anti-dependencies that cannot be ignored.</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    <span class="comment">// Specifically:</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    <span class="comment">//   J2_call ... implicit-def %r0   ; SUJ</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    <span class="comment">//   R0 = ...                   ; SUI</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;    <span class="comment">// Those cannot be packetized together, since the call will observe</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    <span class="comment">// the effect of the assignment to R0.</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    <span class="keywordflow">if</span> ((DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a> || DepType == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>) &amp;&amp; J.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>()) {</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;      <span class="comment">// Check if I defines any volatile register. We should also check</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;      <span class="comment">// registers that the call may read, but these happen to be a</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;      <span class="comment">// subset of the volatile register set.</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : I.operands()) {</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isDef()) {</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> R = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg();</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;          <span class="keywordflow">if</span> (!J.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(R, HRI) &amp;&amp; !J.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(R, HRI))</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isRegMask()) {</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;          <span class="comment">// If I has a regmask assume dependency.</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;        }</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;        FoundSequentialDependence = <span class="keyword">true</span>;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;      }</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    }</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    <span class="comment">// Skip over remaining anti-dependences. Two instructions that are</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    <span class="comment">// anti-dependent can share a packet, since in most such cases all</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <span class="comment">// operands are read before any modifications take place.</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    <span class="comment">// The exceptions are branch and call instructions, since they are</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <span class="comment">// executed after all other instructions have completed (at least</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    <span class="comment">// conceptually).</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    <span class="keywordflow">if</span> (DepType != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>) {</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;      FoundSequentialDependence = <span class="keyword">true</span>;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    }</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  }</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  <span class="keywordflow">if</span> (FoundSequentialDependence) {</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    <a class="code" href="classllvm_1_1Dependence.html">Dependence</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  }</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;}</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a49f30830f4e853ee33ad7b021d0f5403"> 1622</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a49f30830f4e853ee33ad7b021d0f5403">HexagonPacketizerList::isLegalToPruneDependencies</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUI, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUJ) {</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SUI-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>() &amp;&amp; SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = *SUI-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;J = *SUJ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <span class="keywordtype">bool</span> Coexist = !cannotCoexist(I, J);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  <span class="keywordflow">if</span> (Coexist &amp;&amp; !<a class="code" href="classllvm_1_1Dependence.html">Dependence</a>)</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  <span class="comment">// Check if the instruction was promoted to a dot-new. If so, demote it</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <span class="comment">// back into a dot-old.</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <span class="keywordflow">if</span> (PromotedToDotNew)</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    demoteToDotOld(I);</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  cleanUpDotCur();</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  <span class="comment">// Check if the instruction (must be a store) was glued with an allocframe</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  <span class="comment">// instruction. If so, restore its offset to its original value, i.e. use</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="comment">// current SP instead of caller&#39;s SP.</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <span class="keywordflow">if</span> (GlueAllocframeStore) {</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    useCalleesSP(I);</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    GlueAllocframeStore = <span class="keyword">false</span>;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  }</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="keywordflow">if</span> (ChangedOffset != <a class="code" href="c_2DataTypes_8h.html#ad0d744f05898e32d01f73f8af3cd2071">INT64_MAX</a>)</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    undoChangedOffset(I);</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="keywordflow">if</span> (GlueToNewValueJump) {</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    <span class="comment">// Putting I and J together would prevent the new-value jump from being</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    <span class="comment">// packetized with the producer. In that case I and J must be separated.</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    GlueToNewValueJump = <span class="keyword">false</span>;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  }</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;  <span class="keywordflow">if</span> (!Coexist)</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordflow">if</span> (ChangedOffset == <a class="code" href="c_2DataTypes_8h.html#ad0d744f05898e32d01f73f8af3cd2071">INT64_MAX</a> &amp;&amp; updateOffset(SUI, SUJ)) {</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    FoundSequentialDependence = <span class="keyword">false</span>;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    <a class="code" href="classllvm_1_1Dependence.html">Dependence</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  }</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;}</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a868b649a2ce162e4c94bbc9fcfd5d3ab"> 1669</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a868b649a2ce162e4c94bbc9fcfd5d3ab">HexagonPacketizerList::foundLSInPacket</a>() {</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <span class="keywordtype">bool</span> FoundLoad = <span class="keyword">false</span>;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <span class="keywordtype">bool</span> FoundStore = <span class="keyword">false</span>;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> MJ : CurrentPacketMIs) {</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    <span class="keywordtype">unsigned</span> Opc = MJ-&gt;getOpcode();</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    <span class="keywordflow">if</span> (Opc == Hexagon::S2_allocframe || Opc == Hexagon::L2_deallocframe)</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    <span class="keywordflow">if</span> (HII-&gt;isMemOp(*MJ))</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    <span class="keywordflow">if</span> (MJ-&gt;mayLoad())</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;      FoundLoad = <span class="keyword">true</span>;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keywordflow">if</span> (MJ-&gt;mayStore() &amp;&amp; !HII-&gt;isNewValueStore(*MJ))</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;      FoundStore = <span class="keyword">true</span>;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  }</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <span class="keywordflow">return</span> FoundLoad &amp;&amp; FoundStore;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;}</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#aec7e812b238864a5d4ddc2c6b2548c74"> 1689</a></span>&#160;<a class="code" href="classllvm_1_1HexagonPacketizerList.html#aec7e812b238864a5d4ddc2c6b2548c74">HexagonPacketizerList::addToPacket</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <span class="keywordflow">if</span> (CurrentPacketMIs.empty())</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    PacketStalls = <span class="keyword">false</span>;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  PacketStalls |= producesStall(MI);</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a120ccebe70e1b0ddf72fc776229d0025">isImplicitDef</a>()) {</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    <span class="comment">// Add to the packet to allow subsequent instructions to be checked</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    <span class="comment">// properly.</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    CurrentPacketMIs.push_back(&amp;MI);</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="keywordflow">return</span> MII;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  }</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ResourceTracker-&gt;canReserveResources(MI));</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  <span class="keywordtype">bool</span> ExtMI = HII-&gt;isExtended(MI) || HII-&gt;isConstExtended(MI);</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <span class="keywordtype">bool</span> Good = <span class="keyword">true</span>;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="keywordflow">if</span> (GlueToNewValueJump) {</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NvjMI = *++MII;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <span class="comment">// We need to put both instructions in the same packet: MI and NvjMI.</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    <span class="comment">// Either of them can require a constant extender. Try to add both to</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    <span class="comment">// the current packet, and if that fails, end the packet and start a</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    <span class="comment">// new one.</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    ResourceTracker-&gt;reserveResources(MI);</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    <span class="keywordflow">if</span> (ExtMI)</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;      Good = tryAllocateResourcesForConstExt(<span class="keyword">true</span>);</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <span class="keywordtype">bool</span> ExtNvjMI = HII-&gt;isExtended(NvjMI) || HII-&gt;isConstExtended(NvjMI);</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    <span class="keywordflow">if</span> (Good) {</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;      <span class="keywordflow">if</span> (ResourceTracker-&gt;canReserveResources(NvjMI))</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;        ResourceTracker-&gt;reserveResources(NvjMI);</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;        Good = <span class="keyword">false</span>;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    }</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    <span class="keywordflow">if</span> (Good &amp;&amp; ExtNvjMI)</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;      Good = tryAllocateResourcesForConstExt(<span class="keyword">true</span>);</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <span class="keywordflow">if</span> (!Good) {</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;      endPacket(MBB, MI);</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ResourceTracker-&gt;canReserveResources(MI));</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;      ResourceTracker-&gt;reserveResources(MI);</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;      <span class="keywordflow">if</span> (ExtMI) {</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(canReserveResourcesForConstExt());</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;        tryAllocateResourcesForConstExt(<span class="keyword">true</span>);</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;      }</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ResourceTracker-&gt;canReserveResources(NvjMI));</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;      ResourceTracker-&gt;reserveResources(NvjMI);</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;      <span class="keywordflow">if</span> (ExtNvjMI) {</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(canReserveResourcesForConstExt());</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;        reserveResourcesForConstExt();</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;      }</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    }</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    CurrentPacketMIs.push_back(&amp;MI);</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    CurrentPacketMIs.push_back(&amp;NvjMI);</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordflow">return</span> MII;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  }</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  ResourceTracker-&gt;reserveResources(MI);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <span class="keywordflow">if</span> (ExtMI &amp;&amp; !tryAllocateResourcesForConstExt(<span class="keyword">true</span>)) {</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    endPacket(MBB, MI);</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    <span class="keywordflow">if</span> (PromotedToDotNew)</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;      demoteToDotOld(MI);</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;    <span class="keywordflow">if</span> (GlueAllocframeStore) {</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;      useCalleesSP(MI);</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;      GlueAllocframeStore = <span class="keyword">false</span>;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    }</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    ResourceTracker-&gt;reserveResources(MI);</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    reserveResourcesForConstExt();</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  }</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  CurrentPacketMIs.push_back(&amp;MI);</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">return</span> MII;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;}</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a0917b287f84d46e070dbddb483e4ce94"> 1765</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a0917b287f84d46e070dbddb483e4ce94">HexagonPacketizerList::endPacket</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> EndMI) {</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  <span class="comment">// Replace VLIWPacketizerList::endPacket(MBB, EndMI).</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="keywordflow">if</span> (!CurrentPacketMIs.empty()) {</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Finalizing packet:\n&quot;</span>;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;      <span class="keywordtype">unsigned</span> Idx = 0;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : CurrentPacketMIs) {</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;        <span class="keywordtype">unsigned</span> R = ResourceTracker-&gt;getUsedResources(Idx++);</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; * [res:0x&quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#ace2593fda6dfc06d50351b4864ccef22">utohexstr</a>(R) &lt;&lt; <span class="stringliteral">&quot;] &quot;</span> &lt;&lt; *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;      }</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    }</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  });</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <span class="keywordtype">bool</span> memShufDisabled = getmemShufDisabled();</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <span class="keywordflow">if</span> (memShufDisabled &amp;&amp; !foundLSInPacket()) {</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    setmemShufDisabled(<span class="keyword">false</span>);</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Not added to NoShufPacket\n&quot;</span>);</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  }</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  memShufDisabled = getmemShufDisabled();</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  OldPacketMIs.clear();</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : CurrentPacketMIs) {</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::instr_iterator</a> NextMI = std::next(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getIterator());</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(HII-&gt;expandVGatherPseudo(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>), NextMI))</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;      OldPacketMIs.push_back(&amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  }</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  CurrentPacketMIs.clear();</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="keywordflow">if</span> (OldPacketMIs.size() &gt; 1) {</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::instr_iterator</a> FirstMI(OldPacketMIs.front());</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;    <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::instr_iterator</a> LastMI(EndMI.<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html#a897c4661275324674e38c41a52e7fc88">getInstrIterator</a>());</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    <a class="code" href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">finalizeBundle</a>(*MBB, FirstMI, LastMI);</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <span class="keyword">auto</span> BundleMII = std::prev(FirstMI);</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    <span class="keywordflow">if</span> (memShufDisabled)</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;      HII-&gt;setBundleNoShuf(BundleMII);</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    setmemShufDisabled(<span class="keyword">false</span>);</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  }</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;  ResourceTracker-&gt;clearResources();</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;End packet\n&quot;</span>);</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;}</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;</div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#ab2691fcbf8c425f40f56f085b5233783"> 1809</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#ab2691fcbf8c425f40f56f085b5233783">HexagonPacketizerList::shouldAddToPacket</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <span class="keywordflow">if</span> (Minimal)</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="keywordflow">return</span> !producesStall(MI);</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;}</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">// V60 forward scheduling.</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonPacketizerList.html#a65ef9c94df8b5109e5ad589ea303da44"> 1816</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonPacketizerList.html#a65ef9c94df8b5109e5ad589ea303da44">HexagonPacketizerList::producesStall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <span class="comment">// If the packet already stalls, then ignore the stall from a subsequent</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="comment">// instruction in the same packet.</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="keywordflow">if</span> (PacketStalls)</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="comment">// Check whether the previous packet is in a different loop. If this is the</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="comment">// case, there is little point in trying to avoid a stall because that would</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  <span class="comment">// favor the rare case (loop entry) over the common case (loop iteration).</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="comment">// TODO: We should really be able to check all the incoming edges if this is</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="comment">// the first packet in a basic block, so we can avoid stalls from the loop</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <span class="comment">// backedge.</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <span class="keywordflow">if</span> (!OldPacketMIs.empty()) {</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    <span class="keyword">auto</span> *OldBB = OldPacketMIs.front()-&gt;getParent();</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="keyword">auto</span> *ThisBB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    <span class="keywordflow">if</span> (MLI-&gt;getLoopFor(OldBB) != MLI-&gt;getLoopFor(ThisBB))</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  }</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUI = MIToSUnit[<span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<span class="keyword">&gt;</span>(&amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)];</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  <span class="comment">// If the latency is 0 and there is a data dependence between this</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <span class="comment">// instruction and any instruction in the current packet, we disregard any</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  <span class="comment">// potential stalls due to the instructions in the previous packet. Most of</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  <span class="comment">// the instruction pairs that can go together in the same packet have 0</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <span class="comment">// latency between them. The exceptions are</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="comment">// 1. NewValueJumps as they&#39;re generated much later and the latencies can&#39;t</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="comment">// be changed at that point.</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="comment">// 2. .cur instructions, if its consumer has a 0 latency successor (such as</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <span class="comment">// .new). In this case, the latency between .cur and the consumer stays</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="comment">// non-zero even though we can have  both .cur and .new in the same packet.</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  <span class="comment">// Changing the latency to 0 is not an option as it causes software pipeliner</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <span class="comment">// to not pipeline in some cases.</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <span class="comment">// For Example:</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <span class="comment">// {</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <span class="comment">//   I1:  v6.cur = vmem(r0++#1)</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <span class="comment">//   I2:  v7 = valign(v6,v4,r2)</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="comment">//   I3:  vmem(r5++#1) = v7.new</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  <span class="comment">// }</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <span class="comment">// Here I2 and I3 has 0 cycle latency, but I1 and I2 has 2.</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> J : CurrentPacketMIs) {</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUJ = MIToSUnit[J];</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Pred : SUI-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>)</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;      <span class="keywordflow">if</span> (Pred.getSUnit() == SUJ)</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;        <span class="keywordflow">if</span> ((Pred.getLatency() == 0 &amp;&amp; Pred.isAssignedRegDep()) ||</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;            HII-&gt;isNewValueJump(I) || HII-&gt;isToBeScheduledASAP(*J, I))</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  }</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  <span class="comment">// Check if the latency is greater than one between this instruction and any</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <span class="comment">// instruction in the previous packet.</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> J : OldPacketMIs) {</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUJ = MIToSUnit[J];</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Pred : SUI-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>)</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;      <span class="keywordflow">if</span> (Pred.getSUnit() == SUJ &amp;&amp; Pred.getLatency() &gt; 1)</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  }</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;}</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">//                         Public Constructor Functions</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="namespacellvm.html#a63380f1987abfc83e2dd45e71dba56c9"> 1884</a></span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#a63380f1987abfc83e2dd45e71dba56c9">llvm::createHexagonPacketizer</a>(<span class="keywordtype">bool</span> Minimal) {</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> HexagonPacketizer(Minimal);</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;}</div><div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_ac257b1d3de2b7254c046a5591191e26c"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#ac257b1d3de2b7254c046a5591191e26c">llvm::HexagonPacketizerList::canPromoteToNewValueStore</a></div><div class="ttdeci">bool canPromoteToNewValueStore(const MachineInstr &amp;MI, const MachineInstr &amp;PacketMI, unsigned DepReg)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00644">HexagonVLIWPacketizer.cpp:644</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_a884f90190bca4bd354f2d5c91c264028"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">llvm::AnalysisUsage::addPreserved</a></div><div class="ttdeci">AnalysisUsage &amp; addPreserved()</div><div class="ttdoc">Add the specified Pass class to the set of analyses preserved by this pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00088">PassAnalysisSupport.h:88</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_aa2eaa868ed1dfcc89946d7b7fc4d2149"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#aa2eaa868ed1dfcc89946d7b7fc4d2149">hasWriteToReadDep</a></div><div class="ttdeci">static bool hasWriteToReadDep(const MachineInstr &amp;FirstI, const MachineInstr &amp;SecondI, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00147">HexagonVLIWPacketizer.cpp:147</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00682">MachineInstr.h:682</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acae72f6ab1071b7ec87b741a8bef582b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">llvm::MachineBasicBlock::instr_end</a></div><div class="ttdeci">instr_iterator instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00202">MachineBasicBlock.h:202</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWPacketizerList_html"><div class="ttname"><a href="classllvm_1_1VLIWPacketizerList.html">llvm::VLIWPacketizerList</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00112">DFAPacketizer.h:112</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a87edaaaaa788f8bc30dfad90aecdb343"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a87edaaaaa788f8bc30dfad90aecdb343">llvm::HexagonPacketizerList::canPromoteToDotNew</a></div><div class="ttdeci">bool canPromoteToDotNew(const MachineInstr &amp;MI, const SUnit *PacketSU, unsigned DepReg, MachineBasicBlock::iterator &amp;MII, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00843">HexagonVLIWPacketizer.cpp:843</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a006a3e1788b7d4a381385cd00ed19508"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a006a3e1788b7d4a381385cd00ed19508">cannotCoexistAsymm</a></div><div class="ttdeci">static bool cannotCoexistAsymm(const MachineInstr &amp;MI, const MachineInstr &amp;MJ, const HexagonInstrInfo &amp;HII)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01094">HexagonVLIWPacketizer.cpp:1094</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a75489f444c9e3bdc12cb985c54d84a37"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a75489f444c9e3bdc12cb985c54d84a37">llvm::MachineInstr::isCFIInstruction</a></div><div class="ttdeci">bool isCFIInstruction() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01050">MachineInstr.h:1050</a></div></div>
<div class="ttc" id="classllvm_1_1DenseSet_html"><div class="ttname"><a href="classllvm_1_1DenseSet.html">llvm::DenseSet&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5cc5933defcffa4e4eca689dfeaf0a2d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5cc5933defcffa4e4eca689dfeaf0a2d">llvm::MachineInstr::isBundledWithPred</a></div><div class="ttdeci">bool isBundledWithPred() const</div><div class="ttdoc">Return true if this instruction is part of a bundle, and it is not the first instruction in the bundl...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00379">MachineInstr.h:379</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_ae27efac50f5a56e780768d08f1101fb9"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#ae27efac50f5a56e780768d08f1101fb9">isImplicitDependency</a></div><div class="ttdeci">static bool isImplicitDependency(const MachineInstr &amp;I, bool CheckDef, unsigned DepReg)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00829">HexagonVLIWPacketizer.cpp:829</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html">llvm::HexagonInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00038">HexagonInstrInfo.h:38</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4b743093219cfca13b1ec2cb58903fba"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">llvm::MachineInstr::isInlineAsm</a></div><div class="ttdeci">bool isInlineAsm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01085">MachineInstr.h:1085</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a368cb9a7fa072861bb90548a42572013"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a368cb9a7fa072861bb90548a42572013">llvm::HexagonPacketizerList::demoteToDotOld</a></div><div class="ttdeci">bool demoteToDotOld(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00464">HexagonVLIWPacketizer.cpp:464</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a9a9e5ef20669b2c9666b2689808b48ee"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a9a9e5ef20669b2c9666b2689808b48ee">llvm::MachineInstr::BundledPred</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00085">MachineInstr.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">llvm::MachineFunctionProperties::Property::NoVRegs</a></div></div>
<div class="ttc" id="Hexagon_8h_html"><div class="ttname"><a href="Hexagon_8h.html">Hexagon.h</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a8d60d6c6e0f8d29d2ee342209c93a36ea1418e0de5990064da570cea12cf7059b"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ea1418e0de5990064da570cea12cf7059b">PK_Unknown</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00555">HexagonVLIWPacketizer.cpp:555</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a8545faa0cb08404baa475680c2f9a00a"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a8545faa0cb08404baa475680c2f9a00a">PacketizeVolatiles</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; PacketizeVolatiles(&quot;hexagon-packetize-volatiles&quot;, cl::ZeroOrMore, cl::Hidden, cl::init(true), cl::desc(&quot;Allow non-solo packetization of volatile memory references&quot;))</div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a72b034ef532cb4f3326c3744b9625a5b"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a72b034ef532cb4f3326c3744b9625a5b">llvm::HexagonPacketizerList::undoChangedOffset</a></div><div class="ttdeci">void undoChangedOffset(MachineInstr &amp;MI)</div><div class="ttdoc">Undo the changed offset. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00545">HexagonVLIWPacketizer.cpp:545</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8h_html"><div class="ttname"><a href="HexagonVLIWPacketizer_8h.html">HexagonVLIWPacketizer.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accc60d2019e9dff57bb0918a94422ebb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01448">MachineInstr.cpp:1448</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a56c3295345a18b330b140c7810ed8602"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a56c3295345a18b330b140c7810ed8602">DisablePacketizer</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisablePacketizer(&quot;disable-packetizer&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(false), cl::desc(&quot;Disable Hexagon packetizer pass&quot;))</div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_ae224b6ca05cea968d2c7a22b6888a2d2"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#ae224b6ca05cea968d2c7a22b6888a2d2">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(HexagonPacketizer, &quot;hexagon-packetizer&quot;, &quot;Hexagon Packetizer&quot;, false, false) INITIALIZE_PASS_END(HexagonPacketizer</div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_ad61a073a966a5810f636cfc5df331b0d"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#ad61a073a966a5810f636cfc5df331b0d">llvm::HexagonSubtarget::hasV65Ops</a></div><div class="ttdeci">bool hasV65Ops() const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00148">HexagonSubtarget.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">llvm::SDep::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdoc">These are the different kinds of scheduling dependencies. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00052">ScheduleDAG.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a667320dc205c1106d0b0c800ccecb4ba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a667320dc205c1106d0b0c800ccecb4ba">llvm::MachineFunction::CreateMachineInstr</a></div><div class="ttdeci">MachineInstr * CreateMachineInstr(const MCInstrDesc &amp;MCID, const DebugLoc &amp;DL, bool NoImp=false)</div><div class="ttdoc">CreateMachineInstr - Allocate a new MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00341">MachineFunction.cpp:341</a></div></div>
<div class="ttc" id="HexagonMCTargetDesc_8h_html_a39298692b00c8dc4bb83650c5414b83b"><div class="ttname"><a href="HexagonMCTargetDesc_8h.html#a39298692b00c8dc4bb83650c5414b83b">HEXAGON_LRFP_SIZE</a></div><div class="ttdeci">#define HEXAGON_LRFP_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMCTargetDesc_8h_source.html#l00029">HexagonMCTargetDesc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdoc">All sunit predecessors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00256">ScheduleDAG.h:256</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">llvm::SDep::Anti</a></div><div class="ttdoc">A register anti-dependence (aka WAR). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00054">ScheduleDAG.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a642903485b484d638fafe7da8142cdd8"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a642903485b484d638fafe7da8142cdd8">llvm::HexagonPacketizerList::restrictingDepExistInPacket</a></div><div class="ttdeci">bool restrictingDepExistInPacket(MachineInstr &amp;, unsigned)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00912">HexagonVLIWPacketizer.cpp:912</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a284b9287f16ce98d3063620d92f54700"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a284b9287f16ce98d3063620d92f54700">llvm::HexagonPacketizerList::canPromoteToDotCur</a></div><div class="ttdeci">bool canPromoteToDotCur(const MachineInstr &amp;MI, const SUnit *PacketSU, unsigned DepReg, MachineBasicBlock::iterator &amp;MII, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00400">HexagonVLIWPacketizer.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_ae5c60fd282ee894c87ea02c3f0fcb6d0"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00065">PassAnalysisSupport.h:65</a></div></div>
<div class="ttc" id="PassSupport_8h_html_a14724f1ccf528e73bb29bc9230737967"><div class="ttname"><a href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">#define INITIALIZE_PASS_DEPENDENCY(depName)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00050">PassSupport.h:50</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a3dcaa1358691a9263cd0a1ed8bdc241e"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a3dcaa1358691a9263cd0a1ed8bdc241e">EnableGenAllInsnClass</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableGenAllInsnClass(&quot;enable-gen-insn&quot;, cl::init(false), cl::Hidden, cl::ZeroOrMore, cl::desc(&quot;Generate all instruction with TC&quot;))</div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a868b649a2ce162e4c94bbc9fcfd5d3ab"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a868b649a2ce162e4c94bbc9fcfd5d3ab">llvm::HexagonPacketizerList::foundLSInPacket</a></div><div class="ttdeci">bool foundLSInPacket()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01669">HexagonVLIWPacketizer.cpp:1669</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a066bfbf4e4e86acc236682680b251192"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a066bfbf4e4e86acc236682680b251192">Slot1Store</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; Slot1Store(&quot;slot1-store-slot0-load&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(true), cl::desc(&quot;Allow slot1 store and slot0 load&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad07416ea31edd139a4ebe5b42a6f80b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad07416ea31edd139a4ebe5b42a6f80b0">llvm::MachineInstr::isBundledWithSucc</a></div><div class="ttdeci">bool isBundledWithSucc() const</div><div class="ttdoc">Return true if this instruction is part of a bundle, and it is not the last instruction in the bundle...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00383">MachineInstr.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_ab2691fcbf8c425f40f56f085b5233783"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#ab2691fcbf8c425f40f56f085b5233783">llvm::HexagonPacketizerList::shouldAddToPacket</a></div><div class="ttdeci">bool shouldAddToPacket(const MachineInstr &amp;MI) override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01809">HexagonVLIWPacketizer.cpp:1809</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">llvm::SDep::Data</a></div><div class="ttdoc">Regular data dependence (aka true-dependence). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00053">ScheduleDAG.h:53</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518ad00e31da3877ce738df8343edcff6ed8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518ad00e31da3877ce738df8343edcff6ed8">llvm::MachineInstr::BundledSucc</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00086">MachineInstr.h:86</a></div></div>
<div class="ttc" id="c_2DataTypes_8h_html_ad0d744f05898e32d01f73f8af3cd2071"><div class="ttname"><a href="c_2DataTypes_8h.html#ad0d744f05898e32d01f73f8af3cd2071">INT64_MAX</a></div><div class="ttdeci">#define INT64_MAX</div><div class="ttdef"><b>Definition:</b> <a href="c_2DataTypes_8h_source.html#l00077">DataTypes.h:77</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0e85c20fe804527f12c86db38ec947ea"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00698">MachineInstr.h:698</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonII_html_a9bebdf970b4f51041ed3dee5d558a807af587caa3f5623f75f5c70393039bd1d2"><div class="ttname"><a href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807af587caa3f5623f75f5c70393039bd1d2">llvm::HexagonII::TypeALU32_2op</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonDepITypes_8h_source.html#l00014">HexagonDepITypes.h:14</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonII_html_a9bebdf970b4f51041ed3dee5d558a807a339127cb32340583942dee2cd6883db6"><div class="ttname"><a href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807a339127cb32340583942dee2cd6883db6">llvm::HexagonII::TypeALU32_ADDI</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonDepITypes_8h_source.html#l00016">HexagonDepITypes.h:16</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a0917b287f84d46e070dbddb483e4ce94"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a0917b287f84d46e070dbddb483e4ce94">llvm::HexagonPacketizerList::endPacket</a></div><div class="ttdeci">void endPacket(MachineBasicBlock *MBB, MachineBasicBlock::iterator MI) override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01765">HexagonVLIWPacketizer.cpp:1765</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a0256920aada1bf35dc3c90cbfba10e5d"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a0256920aada1bf35dc3c90cbfba10e5d">llvm::HexagonPacketizerList::arePredicatesComplements</a></div><div class="ttdeci">bool arePredicatesComplements(MachineInstr &amp;MI1, MachineInstr &amp;MI2)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00959">HexagonVLIWPacketizer.cpp:959</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_aa38ce9de80252e6af533d4544dde77b7"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#aa38ce9de80252e6af533d4544dde77b7">doesModifyCalleeSavedReg</a></div><div class="ttdeci">static bool doesModifyCalleeSavedReg(const MachineInstr &amp;MI, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Returns true if the instruction modifies a callee-saved register. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00342">HexagonVLIWPacketizer.cpp:342</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6780a3b4a7f87d5fc85574207fa02c60"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6780a3b4a7f87d5fc85574207fa02c60">llvm::MachineInstr::unbundleFromPred</a></div><div class="ttdeci">void unbundleFromPred()</div><div class="ttdoc">Break bundle above this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00750">MachineInstr.cpp:750</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">llvm::SDep::Output</a></div><div class="ttdoc">A register output-dependence (aka WAW). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00055">ScheduleDAG.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a4e265d5e49cf5c931e58c8c963e0031b"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a4e265d5e49cf5c931e58c8c963e0031b">isControlFlow</a></div><div class="ttdeci">static bool isControlFlow(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00337">HexagonVLIWPacketizer.cpp:337</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3e2f795dfcb9269e1263453796f4b994"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3e2f795dfcb9269e1263453796f4b994">llvm::MachineInstr::isBundle</a></div><div class="ttdeci">bool isBundle() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01111">MachineInstr.h:1111</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html">llvm::HexagonRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00029">HexagonRegisterInfo.h:29</a></div></div>
<div class="ttc" id="namespacellvm_html_a5de82e1150528a8ef77da7dee97ae05c"><div class="ttname"><a href="namespacellvm.html#a5de82e1150528a8ef77da7dee97ae05c">llvm::initializeHexagonPacketizerPass</a></div><div class="ttdeci">void initializeHexagonPacketizerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html_a897c4661275324674e38c41a52e7fc88"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html#a897c4661275324674e38c41a52e7fc88">llvm::MachineInstrBundleIterator::getInstrIterator</a></div><div class="ttdeci">instr_iterator getInstrIterator() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundleIterator_8h_source.html#l00274">MachineInstrBundleIterator.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="MachineInstrBundle_8h_html"><div class="ttname"><a href="MachineInstrBundle_8h.html">MachineInstrBundle.h</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a8185efd733082b43be2ca1a1b5d977ad"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a8185efd733082b43be2ca1a1b5d977ad">llvm::HexagonPacketizerList::cleanUpDotCur</a></div><div class="ttdeci">void cleanUpDotCur()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00378">HexagonVLIWPacketizer.cpp:378</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa97496994b12c49c3141d8f15bc871eb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa97496994b12c49c3141d8f15bc871eb">llvm::MachineInstr::isInsideBundle</a></div><div class="ttdeci">bool isInsideBundle() const</div><div class="ttdoc">Return true if MI is in a bundle (but not the first MI in a bundle). </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00367">MachineInstr.h:367</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6801a273e861350b84268644b09a4783"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">llvm::TargetRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">virtual const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const =0</div><div class="ttdoc">Return a null-terminated list of all of the callee-saved registers on this target. </div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a513d81e2e238e78fc7104171c19f282a"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a513d81e2e238e78fc7104171c19f282a">Packetizer</a></div><div class="ttdeci">hexagon Hexagon Packetizer</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00130">HexagonVLIWPacketizer.cpp:130</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a7bd17a975574e883de8508974c9b6184"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a7bd17a975574e883de8508974c9b6184">llvm::HexagonPacketizerList::hasDualStoreDependence</a></div><div class="ttdeci">bool hasDualStoreDependence(const MachineInstr &amp;I, const MachineInstr &amp;J)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01286">HexagonVLIWPacketizer.cpp:1286</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5891cdb51072f67e65f7ebd9be1205e7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">llvm::MachineInstr::isBranch</a></div><div class="ttdeci">bool isBranch(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this is a conditional, unconditional, or indirect branch. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00706">MachineInstr.h:706</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a263c68370ee4203b80d388fd7b89ebb5"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a263c68370ee4203b80d388fd7b89ebb5">moveInstrOut</a></div><div class="ttdeci">static MachineBasicBlock::iterator moveInstrOut(MachineInstr &amp;MI, MachineBasicBlock::iterator BundleIt, bool Before)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00161">HexagonVLIWPacketizer.cpp:161</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a68cebe53cac420d7b1dcde0a79304cc0"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a68cebe53cac420d7b1dcde0a79304cc0">getPredicatedRegister</a></div><div class="ttdeci">static unsigned getPredicatedRegister(MachineInstr &amp;MI, const HexagonInstrInfo *QII)</div><div class="ttdoc">Gets the predicate register of a predicated instruction. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00941">HexagonVLIWPacketizer.cpp:941</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a7e0874ee6ef07f8b4d6a6eabe18b3a7c"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a7e0874ee6ef07f8b4d6a6eabe18b3a7c">getAbsSetOperand</a></div><div class="ttdeci">static const MachineOperand &amp; getAbsSetOperand(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00622">HexagonVLIWPacketizer.cpp:622</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a4067dba124388f0e4acca8a29fa3c995"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a4067dba124388f0e4acca8a29fa3c995">llvm::HexagonPacketizerList::isSoloInstruction</a></div><div class="ttdeci">bool isSoloInstruction(const MachineInstr &amp;MI) override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01059">HexagonVLIWPacketizer.cpp:1059</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a03a564c2840cb8d27314596549fc04b8"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">llvm::MCInstrDesc::getSchedClass</a></div><div class="ttdeci">unsigned getSchedClass() const</div><div class="ttdoc">Return the scheduling class for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00619">MCInstrDesc.h:619</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab96f3235c18e659758517d0532d606c9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00869">MachineInstr.h:869</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_af1461876a909bd02a6c81c6d4f0a1fc3"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#af1461876a909bd02a6c81c6d4f0a1fc3">isSystemInstr</a></div><div class="ttdeci">static bool isSystemInstr(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01181">HexagonVLIWPacketizer.cpp:1181</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="HexagonSubtarget_8h_html"><div class="ttname"><a href="HexagonSubtarget_8h.html">HexagonSubtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="InitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="classllvm_1_1detail_1_1DenseSetImpl_html_a79eed48913651aeedda2eed25201ea84"><div class="ttname"><a href="classllvm_1_1detail_1_1DenseSetImpl.html#a79eed48913651aeedda2eed25201ea84">llvm::detail::DenseSetImpl::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const ValueT &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00187">DenseSet.h:187</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a859897c8a9706acd4c065d857254d58c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a859897c8a9706acd4c065d857254d58c">llvm::MachineInstr::clearFlag</a></div><div class="ttdeci">void clearFlag(MIFlag Flag)</div><div class="ttdoc">clearFlag - Clear a MI flag. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00328">MachineInstr.h:328</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9"><div class="ttname"><a href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">llvm::cl::ZeroOrMore</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00125">CommandLine.h:125</a></div></div>
<div class="ttc" id="DenseSet_8h_html"><div class="ttname"><a href="DenseSet_8h.html">DenseSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad803ef666d44b78308d571df8b445f63"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad803ef666d44b78308d571df8b445f63">llvm::MachineInstr::isEHLabel</a></div><div class="ttdeci">bool isEHLabel() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01039">MachineInstr.h:1039</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a311b8c04ec795da16c375d7a4b422bd2"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a311b8c04ec795da16c375d7a4b422bd2">isRegDependence</a></div><div class="ttdeci">static bool isRegDependence(const SDep::Kind DepType)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00320">HexagonVLIWPacketizer.cpp:320</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBranchProbabilityInfo_html"><div class="ttname"><a href="classllvm_1_1MachineBranchProbabilityInfo.html">llvm::MachineBranchProbabilityInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBranchProbabilityInfo_8h_source.html#l00024">MachineBranchProbabilityInfo.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_ad36ca022c185189ffab3e5b69c97e12b"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#ad36ca022c185189ffab3e5b69c97e12b">llvm::HexagonPacketizerList::tryAllocateResourcesForConstExt</a></div><div class="ttdeci">bool tryAllocateResourcesForConstExt(bool Reserve)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00287">HexagonVLIWPacketizer.cpp:287</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a61126c45c9c4b281173205f7bc3ef241"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a61126c45c9c4b281173205f7bc3ef241">llvm::MachineFunction::DeleteMachineInstr</a></div><div class="ttdeci">void DeleteMachineInstr(MachineInstr *MI)</div><div class="ttdoc">DeleteMachineInstr - Delete the given MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00381">MachineFunction.cpp:381</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a120ccebe70e1b0ddf72fc776229d0025"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a120ccebe70e1b0ddf72fc776229d0025">llvm::MachineInstr::isImplicitDef</a></div><div class="ttdeci">bool isImplicitDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01084">MachineInstr.h:1084</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0">llvm::SDep::Order</a></div><div class="ttdoc">Any other ordering dependency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00056">ScheduleDAG.h:56</a></div></div>
<div class="ttc" id="namespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01203">STLExtras.h:1203</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_a97faee68eb98fcfcb3f7ac387a126143"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a97faee68eb98fcfcb3f7ac387a126143">llvm::HexagonInstrInfo::isPostIncrement</a></div><div class="ttdeci">bool isPostIncrement(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Return true for post-incremented instructions. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01545">HexagonInstrInfo.cpp:1545</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a42020afbcac5113c831c00294a0ac37f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">llvm::MachineInstr::isDebugInstr</a></div><div class="ttdeci">bool isDebugInstr() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01059">MachineInstr.h:1059</a></div></div>
<div class="ttc" id="RegBankSelect_8cpp_html_a0eee13989797c0d4612066f84ff7a7b8"><div class="ttname"><a href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a></div><div class="ttdeci">INITIALIZE_PASS_END(RegBankSelect, DEBUG_TYPE, &quot;Assign register bank of generic virtual registers&quot;, false, false) RegBankSelect</div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8cpp_source.html#l00069">RegBankSelect.cpp:69</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a2526f4f46289ec5bfb0201a6963b6a1b"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a2526f4f46289ec5bfb0201a6963b6a1b">llvm::HexagonPacketizerList::isLegalToPacketizeTogether</a></div><div class="ttdeci">bool isLegalToPacketizeTogether(SUnit *SUI, SUnit *SUJ) override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01311">HexagonVLIWPacketizer.cpp:1311</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_a08a6fa663190c41b23870c4037019577"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a08a6fa663190c41b23870c4037019577">llvm::HexagonInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Returns true if the instruction is already predicated. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01557">HexagonInstrInfo.cpp:1557</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00054">iterator_range.h:54</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a616f13c6405b88b914ed917eca0185fa"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a616f13c6405b88b914ed917eca0185fa">getPostIncrementOperand</a></div><div class="ttdeci">static const MachineOperand &amp; getPostIncrementOperand(const MachineInstr &amp;MI, const HexagonInstrInfo *HII)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00569">HexagonVLIWPacketizer.cpp:569</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abe04ffc605f0c3a48a581cdb3ded2df4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01188">MachineInstr.h:1188</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_af02831e1ec83ccce2146a8d520807b05"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#af02831e1ec83ccce2146a8d520807b05">llvm::HexagonInstrInfo::isNewValueStore</a></div><div class="ttdeci">bool isNewValueStore(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02422">HexagonInstrInfo.cpp:2422</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_aea116a0b6893783c76a0f377843d92cf"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#aea116a0b6893783c76a0f377843d92cf">llvm::HexagonSubtarget::hasV60OpsOnly</a></div><div class="ttdeci">bool hasV60OpsOnly() const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00139">HexagonSubtarget.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accb3520c6008297678829eed493b6c68"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01057">MachineInstr.h:1057</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a66e91c5407ade0326e5dbd87e986e648"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">llvm::MachineInstr::modifiesRegister</a></div><div class="ttdeci">bool modifiesRegister(Register Reg, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if the MachineInstr modifies (fully define or partially define) the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01226">MachineInstr.h:1226</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonII_html_a9bebdf970b4f51041ed3dee5d558a807a252bb34d9b721a8e353e6dc4deefe5da"><div class="ttname"><a href="namespacellvm_1_1HexagonII.html#a9bebdf970b4f51041ed3dee5d558a807a252bb34d9b721a8e353e6dc4deefe5da">llvm::HexagonII::TypeALU32_3op</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonDepITypes_8h_source.html#l00015">HexagonDepITypes.h:15</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_ad75876eb10638ef04c71a02fd4f21447"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ad75876eb10638ef04c71a02fd4f21447">llvm::HexagonInstrInfo::getType</a></div><div class="ttdeci">uint64_t getType(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04326">HexagonInstrInfo.cpp:4326</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabc3917d917c6247778c88107945d13b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">llvm::MachineInstr::hasOrderedMemoryRef</a></div><div class="ttdeci">bool hasOrderedMemoryRef() const</div><div class="ttdoc">Return true if this instruction may have an ordered or volatile memory reference, or if the informati...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01287">MachineInstr.cpp:1287</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a5818bc6de074114d70339f52ef1bc747"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a5818bc6de074114d70339f52ef1bc747">DisableVecDblNVStores</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableVecDblNVStores(&quot;disable-vecdbl-nv-stores&quot;, cl::init(false), cl::Hidden, cl::ZeroOrMore, cl::desc(&quot;Disable vector double new-value-stores&quot;))</div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a9bf617fd3367180fb96cebccfaae8dfa"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdoc">This function should be called by the pass, iff they do not: </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00256">Pass.cpp:256</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a5734374d530ee7ee7a3fdda172fc22cd"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a5734374d530ee7ee7a3fdda172fc22cd">llvm::HexagonPacketizerList::initPacketizerState</a></div><div class="ttdeci">void initPacketizerState() override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01026">HexagonVLIWPacketizer.cpp:1026</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_ab40822d3425b0713132cccda5f3e0f85"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#ab40822d3425b0713132cccda5f3e0f85">llvm::HexagonPacketizerList::canReserveResourcesForConstExt</a></div><div class="ttdeci">bool canReserveResourcesForConstExt()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00281">HexagonVLIWPacketizer.cpp:281</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a8d60d6c6e0f8d29d2ee342209c93a36ea2fb37d2b8e1be7a2e154e8b8577b4ee6"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ea2fb37d2b8e1be7a2e154e8b8577b4ee6">PK_True</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00554">HexagonVLIWPacketizer.cpp:554</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_aec7e812b238864a5d4ddc2c6b2548c74"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#aec7e812b238864a5d4ddc2c6b2548c74">llvm::HexagonPacketizerList::addToPacket</a></div><div class="ttdeci">MachineBasicBlock::iterator addToPacket(MachineInstr &amp;MI) override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01689">HexagonVLIWPacketizer.cpp:1689</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html">llvm::HexagonSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00042">HexagonSubtarget.h:42</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a1652b3fb1337b788da41bd95a348990c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">llvm::MCInstrDesc::mayStore</a></div><div class="ttdeci">bool mayStore() const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00442">MCInstrDesc.h:442</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a8d60d6c6e0f8d29d2ee342209c93a36e"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36e">PredicateKind</a></div><div class="ttdeci">PredicateKind</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00552">HexagonVLIWPacketizer.cpp:552</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a248315df3d325da0108bef4534de72e9"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a248315df3d325da0108bef4534de72e9">getStoreValueOperand</a></div><div class="ttdeci">static const MachineOperand &amp; getStoreValueOperand(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00603">HexagonVLIWPacketizer.cpp:603</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_ab1fa3dd0780832053b30f808e8893aeb"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#ab1fa3dd0780832053b30f808e8893aeb">isLoadAbsSet</a></div><div class="ttdeci">static bool isLoadAbsSet(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00608">HexagonVLIWPacketizer.cpp:608</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a5fe53637e6201b2fd01d8a0a954c4a6a"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a5fe53637e6201b2fd01d8a0a954c4a6a">getPredicateSense</a></div><div class="ttdeci">static PredicateKind getPredicateSense(const MachineInstr &amp;MI, const HexagonInstrInfo *HII)</div><div class="ttdoc">Returns true if an instruction is predicated on p0 and false if it&amp;#39;s predicated on !p0...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00560">HexagonVLIWPacketizer.cpp:560</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_aa0f2b6097642894ce79ff3e15c896206"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aa0f2b6097642894ce79ff3e15c896206">llvm::MachineFunctionProperties::set</a></div><div class="ttdeci">MachineFunctionProperties &amp; set(Property P)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00162">MachineFunction.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="AliasAnalysis_8h_html"><div class="ttname"><a href="AliasAnalysis_8h.html">AliasAnalysis.h</a></div></div>
<div class="ttc" id="StringExtras_8h_html"><div class="ttname"><a href="StringExtras_8h.html">StringExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_aedb49a59ba27d6eae99eadbf090a5171"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#aedb49a59ba27d6eae99eadbf090a5171">isSchedBarrier</a></div><div class="ttdeci">static bool isSchedBarrier(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00329">HexagonVLIWPacketizer.cpp:329</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_adcf25263c649ddc404f284097fd03df1"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#adcf25263c649ddc404f284097fd03df1">llvm::HexagonPacketizerList::reserveResourcesForConstExt</a></div><div class="ttdeci">void reserveResourcesForConstExt()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00276">HexagonVLIWPacketizer.cpp:276</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a1bd36c93435c58d1b43710d0f328df2d"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a1bd36c93435c58d1b43710d0f328df2d">llvm::HexagonPacketizerList::promoteToDotCur</a></div><div class="ttdeci">bool promoteToDotCur(MachineInstr &amp;MI, SDep::Kind DepType, MachineBasicBlock::iterator &amp;MII, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00369">HexagonVLIWPacketizer.cpp:369</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdoc">Take an instruction from MBB &amp;#39;Other&amp;#39; at the position From, and insert it into this MBB right before &amp;#39;...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00708">MachineBasicBlock.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a10f967413bf4f246c5eecdabd708ab4a"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a10f967413bf4f246c5eecdabd708ab4a">llvm::HexagonPacketizerList::isCallDependent</a></div><div class="ttdeci">bool isCallDependent(const MachineInstr &amp;MI, SDep::Kind DepType, unsigned DepReg)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00296">HexagonVLIWPacketizer.cpp:296</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_aa3867c828f38e2bf9dd517c69c682cc9"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#aa3867c828f38e2bf9dd517c69c682cc9">llvm::HexagonPacketizerList::ignorePseudoInstruction</a></div><div class="ttdeci">bool ignorePseudoInstruction(const MachineInstr &amp;MI, const MachineBasicBlock *MBB) override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01036">HexagonVLIWPacketizer.cpp:1036</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_af85ec932ed39cb089910950893bbe55c"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#af85ec932ed39cb089910950893bbe55c">llvm::HexagonPacketizerList::isNewifiable</a></div><div class="ttdeci">bool isNewifiable(const MachineInstr &amp;MI, const TargetRegisterClass *NewRC)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00353">HexagonVLIWPacketizer.cpp:353</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a062ea093e135121a384a1c6c4cd3d96c"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a062ea093e135121a384a1c6c4cd3d96c">llvm::HexagonPacketizerList::updateOffset</a></div><div class="ttdeci">bool updateOffset(SUnit *SUI, SUnit *SUJ)</div><div class="ttdoc">Return true if we can update the offset in MI so that MI and MJ can be packetized together...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00509">HexagonVLIWPacketizer.cpp:509</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a8d60d6c6e0f8d29d2ee342209c93a36ead94a46e013697c92643d95d9b9606a16"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a8d60d6c6e0f8d29d2ee342209c93a36ead94a46e013697c92643d95d9b9606a16">PK_False</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00553">HexagonVLIWPacketizer.cpp:553</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a8f5bbecfcc473b7efaa0cbbecbd6d420"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a8f5bbecfcc473b7efaa0cbbecbd6d420">ScheduleInlineAsm</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ScheduleInlineAsm</div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aae1b2a98bb0ec92da21fc3ddf683ca71"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aae1b2a98bb0ec92da21fc3ddf683ca71">llvm::MCInstrDesc::isCall</a></div><div class="ttdeci">bool isCall() const</div><div class="ttdoc">Return true if the instruction is a call. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00286">MCInstrDesc.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_aecdf0fa9dd1430956f5cfbe6ce10e85a"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aecdf0fa9dd1430956f5cfbe6ce10e85a">llvm::HexagonInstrInfo::isPredicatedTrue</a></div><div class="ttdeci">bool isPredicatedTrue(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02452">HexagonInstrInfo.cpp:2452</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html">llvm::HexagonPacketizerList</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8h_source.html#l00027">HexagonVLIWPacketizer.h:27</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a63671bab1a5a09de954177796404fe02"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a63671bab1a5a09de954177796404fe02">llvm::HexagonPacketizerList::hasControlDependence</a></div><div class="ttdeci">bool hasControlDependence(const MachineInstr &amp;I, const MachineInstr &amp;J)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01220">HexagonVLIWPacketizer.cpp:1220</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_abf8fdc79c6fcc0fb997214d040de1063"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#abf8fdc79c6fcc0fb997214d040de1063">llvm::HexagonPacketizerList::useCallersSP</a></div><div class="ttdeci">bool useCallersSP(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00470">HexagonVLIWPacketizer.cpp:470</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="MachineBranchProbabilityInfo_8h_html"><div class="ttname"><a href="MachineBranchProbabilityInfo_8h.html">MachineBranchProbabilityInfo.h</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a78e9dc7ea7a5999184eee04b742ae431"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a78e9dc7ea7a5999184eee04b742ae431">packetizer</a></div><div class="ttdeci">hexagon packetizer</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00130">HexagonVLIWPacketizer.cpp:130</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00856">MachineInstr.h:856</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a1d823ecfaee7937234d836e7985fc7b1"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a1d823ecfaee7937234d836e7985fc7b1">llvm::HexagonPacketizerList::promoteToDotNew</a></div><div class="ttdeci">bool promoteToDotNew(MachineInstr &amp;MI, SDep::Kind DepType, MachineBasicBlock::iterator &amp;MII, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00451">HexagonVLIWPacketizer.cpp:451</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="ScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_af4d1857aa86e6720b373f08a74982c93"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#af4d1857aa86e6720b373f08a74982c93">llvm::HexagonPacketizerList::hasDeadDependence</a></div><div class="ttdeci">bool hasDeadDependence(const MachineInstr &amp;I, const MachineInstr &amp;J)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01193">HexagonVLIWPacketizer.cpp:1193</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_a0900b0dbbda9bcb799da111f6ecfec1b"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a0900b0dbbda9bcb799da111f6ecfec1b">llvm::HexagonInstrInfo::isHVXMemWithAIndirect</a></div><div class="ttdeci">bool isHVXMemWithAIndirect(const MachineInstr &amp;I, const MachineInstr &amp;J) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02219">HexagonInstrInfo.cpp:2219</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ace405d3fb039de6393e50328397487be"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ace405d3fb039de6393e50328397487be">llvm::MCInstrDesc::isTerminator</a></div><div class="ttdeci">bool isTerminator() const</div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00299">MCInstrDesc.h:299</a></div></div>
<div class="ttc" id="AArch64PromoteConstant_8cpp_html_a90f8350fecae261c25be85d38b451bff"><div class="ttname"><a href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></div><div class="ttdeci">aarch64 promote const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PromoteConstant_8cpp_source.html#l00232">AArch64PromoteConstant.cpp:232</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a36e0378ea005200a3ee9ee9787dc79df"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a36e0378ea005200a3ee9ee9787dc79df">llvm::HexagonPacketizerList::cannotCoexist</a></div><div class="ttdeci">bool cannotCoexist(const MachineInstr &amp;MI, const MachineInstr &amp;MJ)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01144">HexagonVLIWPacketizer.cpp:1144</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a49f30830f4e853ee33ad7b021d0f5403"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a49f30830f4e853ee33ad7b021d0f5403">llvm::HexagonPacketizerList::isLegalToPruneDependencies</a></div><div class="ttdeci">bool isLegalToPruneDependencies(SUnit *SUI, SUnit *SUJ) override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01622">HexagonVLIWPacketizer.cpp:1622</a></div></div>
<div class="ttc" id="namespacellvm_html_a63380f1987abfc83e2dd45e71dba56c9"><div class="ttname"><a href="namespacellvm.html#a63380f1987abfc83e2dd45e71dba56c9">llvm::createHexagonPacketizer</a></div><div class="ttdeci">FunctionPass * createHexagonPacketizer(bool Minimal)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01884">HexagonVLIWPacketizer.cpp:1884</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a0b587d8644ef2a545907e933958ef8ab"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a0b587d8644ef2a545907e933958ef8ab">llvm::HexagonSubtarget::getInstrInfo</a></div><div class="ttdeci">const HexagonInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00103">HexagonSubtarget.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdoc">All sunit successors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00257">ScheduleDAG.h:257</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="HexagonRegisterInfo_8h_html"><div class="ttname"><a href="HexagonRegisterInfo_8h.html">HexagonRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a2c4c903d0a03629b92e4bcc894bbd793"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a2c4c903d0a03629b92e4bcc894bbd793">llvm::HexagonPacketizerList::useCalleesSP</a></div><div class="ttdeci">void useCalleesSP(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00491">HexagonVLIWPacketizer.cpp:491</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_afe0ff327925132355807b97771a7a4f5"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#afe0ff327925132355807b97771a7a4f5">llvm::HexagonPacketizerList::hasRegMaskDependence</a></div><div class="ttdeci">bool hasRegMaskDependence(const MachineInstr &amp;I, const MachineInstr &amp;J)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01256">HexagonVLIWPacketizer.cpp:1256</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2dbc79cfed570a9127d2853385162bdf"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">llvm::MachineInstr::isBarrier</a></div><div class="ttdeci">bool isBarrier(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if the specified instruction stops control flow from executing the instruction immediate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00689">MachineInstr.h:689</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html"><div class="ttname"><a href="classllvm_1_1PassRegistry.html">llvm::PassRegistry</a></div><div class="ttdoc">PassRegistry - This class manages the registration and intitialization of the pass subsystem as appli...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8h_source.html#l00038">PassRegistry.h:38</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="MachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_aa591493a333d880df171a5036eb16449"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#aa591493a333d880df171a5036eb16449">llvm::HexagonPacketizerList::unpacketizeSoloInstrs</a></div><div class="ttdeci">void unpacketizeSoloInstrs(MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01149">HexagonVLIWPacketizer.cpp:1149</a></div></div>
<div class="ttc" id="classllvm_1_1AAResultsWrapperPass_html"><div class="ttname"><a href="classllvm_1_1AAResultsWrapperPass.html">llvm::AAResultsWrapperPass</a></div><div class="ttdoc">A wrapper pass to provide the legacy pass manager access to a suitably prepared AAResults object...</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l01157">AliasAnalysis.h:1157</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00084">MachineLoopInfo.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1Dependence_html"><div class="ttname"><a href="classllvm_1_1Dependence.html">llvm::Dependence</a></div><div class="ttdoc">Dependence - This class represents a dependence between two memory memory references in a function...</div><div class="ttdef"><b>Definition:</b> <a href="DependenceAnalysis_8h_source.html#l00070">DependenceAnalysis.h:70</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="namespacellvm_html_a077981b5798a5d7a95cec16ece863aeb"><div class="ttname"><a href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">llvm::finalizeBundle</a></div><div class="ttdeci">void finalizeBundle(MachineBasicBlock &amp;MBB, MachineBasicBlock::instr_iterator FirstMI, MachineBasicBlock::instr_iterator LastMI)</div><div class="ttdoc">finalizeBundle - Finalize a machine instruction bundle which includes a sequence of instructions star...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8cpp_source.html#l00125">MachineInstrBundle.cpp:125</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a9085e6f205a2f9604a6458faa9a18d49"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a9085e6f205a2f9604a6458faa9a18d49">llvm::HexagonPacketizerList::canPromoteToNewValue</a></div><div class="ttdeci">bool canPromoteToNewValue(const MachineInstr &amp;MI, const SUnit *PacketSU, unsigned DepReg, MachineBasicBlock::iterator &amp;MII)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00813">HexagonVLIWPacketizer.cpp:813</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a14c39a24bf6ebbe339ae8a453c7fdd11"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">llvm::MachineFrameInfo::getStackSize</a></div><div class="ttdeci">uint64_t getStackSize() const</div><div class="ttdoc">Return the number of bytes that must be allocated to hold all of the fixed size frame objects...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00550">MachineFrameInfo.h:550</a></div></div>
<div class="ttc" id="HexagonInstrInfo_8h_html"><div class="ttname"><a href="HexagonInstrInfo_8h.html">HexagonInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00046">MachineDominators.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a65e96694f0d2eef93a9653beba7d12dc"><div class="ttname"><a href="classllvm_1_1SUnit.html#a65e96694f0d2eef93a9653beba7d12dc">llvm::SUnit::isSucc</a></div><div class="ttdeci">bool isSucc(const SUnit *N) const</div><div class="ttdoc">Tests if node N is a successor of this node. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00439">ScheduleDAG.h:439</a></div></div>
<div class="ttc" id="regex2_8h_html_af4408501bd0122c5686327ce657853de"><div class="ttname"><a href="regex2_8h.html#af4408501bd0122c5686327ce657853de">OP</a></div><div class="ttdeci">#define OP(n)</div><div class="ttdef"><b>Definition:</b> <a href="regex2_8h_source.html#l00073">regex2.h:73</a></div></div>
<div class="ttc" id="HexagonVLIWPacketizer_8cpp_html_a0a2728add68625c42d7e94c9339c3109"><div class="ttname"><a href="HexagonVLIWPacketizer_8cpp.html#a0a2728add68625c42d7e94c9339c3109">isDirectJump</a></div><div class="ttdeci">static bool isDirectJump(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l00325">HexagonVLIWPacketizer.cpp:325</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonPacketizerList_html_a65ef9c94df8b5109e5ad589ea303da44"><div class="ttname"><a href="classllvm_1_1HexagonPacketizerList.html#a65ef9c94df8b5109e5ad589ea303da44">llvm::HexagonPacketizerList::producesStall</a></div><div class="ttdeci">bool producesStall(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonVLIWPacketizer_8cpp_source.html#l01816">HexagonVLIWPacketizer.cpp:1816</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html">llvm::MachineFunctionProperties</a></div><div class="ttdoc">Properties which a MachineFunction may have at a given point in time. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00110">MachineFunction.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="namespacellvm_html_ace2593fda6dfc06d50351b4864ccef22"><div class="ttname"><a href="namespacellvm.html#ace2593fda6dfc06d50351b4864ccef22">llvm::utohexstr</a></div><div class="ttdeci">std::string utohexstr(uint64_t X, bool LowerCase=false)</div><div class="ttdef"><b>Definition:</b> <a href="StringExtras_8h_source.html#l00124">StringExtras.h:124</a></div></div>
<div class="ttc" id="MachineLoopInfo_8h_html"><div class="ttname"><a href="MachineLoopInfo_8h.html">MachineLoopInfo.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:11 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
