Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov 19 21:39:51 2022
| Host         : ScratPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SmartSafe_timing_summary_routed.rpt -pb SmartSafe_timing_summary_routed.pb -rpx SmartSafe_timing_summary_routed.rpx -warn_on_violation
| Design       : SmartSafe
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       11          
HPDR-1     Warning           Port pin direction inconsistency  4           
TIMING-18  Warning           Missing input or output delay     35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (12)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: ServoCLK/temporal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.161        0.000                      0                  173        0.184        0.000                      0                  173        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        14.161        0.000                      0                  173        0.184        0.000                      0                  173        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.161ns  (required time - arrival time)
  Source:                 DecodeDigits/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            DecodeDigits/digit4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.090ns (19.143%)  route 4.604ns (80.857%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.631     5.152    DecodeDigits/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  DecodeDigits/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  DecodeDigits/sclk_reg[19]/Q
                         net (fo=6, routed)           1.193     6.764    DecodeDigits/p_0_in
    SLICE_X64Y32         LUT3 (Prop_lut3_I0_O)        0.299     7.063 f  DecodeDigits/sclk[19]_i_6/O
                         net (fo=4, routed)           1.054     8.117    DecodeDigits/sclk[19]_i_6_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.241 f  DecodeDigits/sclk[17]_i_2/O
                         net (fo=14, routed)          0.691     8.932    DecodeDigits/sclk[17]_i_2_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  DecodeDigits/digit1[1]_i_2/O
                         net (fo=1, routed)           0.787     9.843    DecodeDigits/digit1[1]_i_2_n_0
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.967 r  DecodeDigits/digit1[1]_i_1/O
                         net (fo=4, routed)           0.879    10.846    DecodeDigits/digit1[1]_i_1_n_0
    SLICE_X62Y30         FDRE                                         r  DecodeDigits/digit4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    24.849    DecodeDigits/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  DecodeDigits/digit4_reg[1]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_D)       -0.081    25.007    DecodeDigits/digit4_reg[1]
  -------------------------------------------------------------------
                         required time                         25.007    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                 14.161    

Slack (MET) :             14.208ns  (required time - arrival time)
  Source:                 DecodeDigits/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            DecodeDigits/digit3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.090ns (19.788%)  route 4.418ns (80.212%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.631     5.152    DecodeDigits/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  DecodeDigits/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  DecodeDigits/sclk_reg[19]/Q
                         net (fo=6, routed)           1.193     6.764    DecodeDigits/p_0_in
    SLICE_X64Y32         LUT3 (Prop_lut3_I0_O)        0.299     7.063 f  DecodeDigits/sclk[19]_i_6/O
                         net (fo=4, routed)           1.054     8.117    DecodeDigits/sclk[19]_i_6_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.241 f  DecodeDigits/sclk[17]_i_2/O
                         net (fo=14, routed)          0.461     8.702    DecodeDigits/sclk[17]_i_2_n_0
    SLICE_X65Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.826 r  DecodeDigits/sclk[3]_i_4/O
                         net (fo=6, routed)           1.142     9.968    DecodeDigits/sclk[3]_i_4_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.092 r  DecodeDigits/digit3[3]_i_2/O
                         net (fo=4, routed)           0.569    10.661    DecodeDigits/digit3[3]_i_2_n_0
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    24.849    DecodeDigits/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[0]/C
                         clock pessimism              0.260    25.109    
                         clock uncertainty           -0.035    25.074    
    SLICE_X61Y31         FDRE (Setup_fdre_C_CE)      -0.205    24.869    DecodeDigits/digit3_reg[0]
  -------------------------------------------------------------------
                         required time                         24.869    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                 14.208    

Slack (MET) :             14.208ns  (required time - arrival time)
  Source:                 DecodeDigits/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            DecodeDigits/digit3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.090ns (19.788%)  route 4.418ns (80.212%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.631     5.152    DecodeDigits/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  DecodeDigits/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  DecodeDigits/sclk_reg[19]/Q
                         net (fo=6, routed)           1.193     6.764    DecodeDigits/p_0_in
    SLICE_X64Y32         LUT3 (Prop_lut3_I0_O)        0.299     7.063 f  DecodeDigits/sclk[19]_i_6/O
                         net (fo=4, routed)           1.054     8.117    DecodeDigits/sclk[19]_i_6_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.241 f  DecodeDigits/sclk[17]_i_2/O
                         net (fo=14, routed)          0.461     8.702    DecodeDigits/sclk[17]_i_2_n_0
    SLICE_X65Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.826 r  DecodeDigits/sclk[3]_i_4/O
                         net (fo=6, routed)           1.142     9.968    DecodeDigits/sclk[3]_i_4_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.092 r  DecodeDigits/digit3[3]_i_2/O
                         net (fo=4, routed)           0.569    10.661    DecodeDigits/digit3[3]_i_2_n_0
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    24.849    DecodeDigits/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[1]/C
                         clock pessimism              0.260    25.109    
                         clock uncertainty           -0.035    25.074    
    SLICE_X61Y31         FDRE (Setup_fdre_C_CE)      -0.205    24.869    DecodeDigits/digit3_reg[1]
  -------------------------------------------------------------------
                         required time                         24.869    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                 14.208    

Slack (MET) :             14.208ns  (required time - arrival time)
  Source:                 DecodeDigits/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            DecodeDigits/digit3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.090ns (19.788%)  route 4.418ns (80.212%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.631     5.152    DecodeDigits/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  DecodeDigits/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  DecodeDigits/sclk_reg[19]/Q
                         net (fo=6, routed)           1.193     6.764    DecodeDigits/p_0_in
    SLICE_X64Y32         LUT3 (Prop_lut3_I0_O)        0.299     7.063 f  DecodeDigits/sclk[19]_i_6/O
                         net (fo=4, routed)           1.054     8.117    DecodeDigits/sclk[19]_i_6_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.241 f  DecodeDigits/sclk[17]_i_2/O
                         net (fo=14, routed)          0.461     8.702    DecodeDigits/sclk[17]_i_2_n_0
    SLICE_X65Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.826 r  DecodeDigits/sclk[3]_i_4/O
                         net (fo=6, routed)           1.142     9.968    DecodeDigits/sclk[3]_i_4_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.092 r  DecodeDigits/digit3[3]_i_2/O
                         net (fo=4, routed)           0.569    10.661    DecodeDigits/digit3[3]_i_2_n_0
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    24.849    DecodeDigits/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[2]/C
                         clock pessimism              0.260    25.109    
                         clock uncertainty           -0.035    25.074    
    SLICE_X61Y31         FDRE (Setup_fdre_C_CE)      -0.205    24.869    DecodeDigits/digit3_reg[2]
  -------------------------------------------------------------------
                         required time                         24.869    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                 14.208    

Slack (MET) :             14.208ns  (required time - arrival time)
  Source:                 DecodeDigits/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            DecodeDigits/digit3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.090ns (19.788%)  route 4.418ns (80.212%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.631     5.152    DecodeDigits/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  DecodeDigits/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  DecodeDigits/sclk_reg[19]/Q
                         net (fo=6, routed)           1.193     6.764    DecodeDigits/p_0_in
    SLICE_X64Y32         LUT3 (Prop_lut3_I0_O)        0.299     7.063 f  DecodeDigits/sclk[19]_i_6/O
                         net (fo=4, routed)           1.054     8.117    DecodeDigits/sclk[19]_i_6_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.241 f  DecodeDigits/sclk[17]_i_2/O
                         net (fo=14, routed)          0.461     8.702    DecodeDigits/sclk[17]_i_2_n_0
    SLICE_X65Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.826 r  DecodeDigits/sclk[3]_i_4/O
                         net (fo=6, routed)           1.142     9.968    DecodeDigits/sclk[3]_i_4_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.092 r  DecodeDigits/digit3[3]_i_2/O
                         net (fo=4, routed)           0.569    10.661    DecodeDigits/digit3[3]_i_2_n_0
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    24.849    DecodeDigits/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[3]/C
                         clock pessimism              0.260    25.109    
                         clock uncertainty           -0.035    25.074    
    SLICE_X61Y31         FDRE (Setup_fdre_C_CE)      -0.205    24.869    DecodeDigits/digit3_reg[3]
  -------------------------------------------------------------------
                         required time                         24.869    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                 14.208    

Slack (MET) :             14.307ns  (required time - arrival time)
  Source:                 DecodeDigits/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            DecodeDigits/digit3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.090ns (19.699%)  route 4.443ns (80.301%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.631     5.152    DecodeDigits/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  DecodeDigits/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  DecodeDigits/sclk_reg[19]/Q
                         net (fo=6, routed)           1.193     6.764    DecodeDigits/p_0_in
    SLICE_X64Y32         LUT3 (Prop_lut3_I0_O)        0.299     7.063 f  DecodeDigits/sclk[19]_i_6/O
                         net (fo=4, routed)           1.054     8.117    DecodeDigits/sclk[19]_i_6_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.241 f  DecodeDigits/sclk[17]_i_2/O
                         net (fo=14, routed)          0.691     8.932    DecodeDigits/sclk[17]_i_2_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  DecodeDigits/digit1[1]_i_2/O
                         net (fo=1, routed)           0.787     9.843    DecodeDigits/digit1[1]_i_2_n_0
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.967 r  DecodeDigits/digit1[1]_i_1/O
                         net (fo=4, routed)           0.719    10.685    DecodeDigits/digit1[1]_i_1_n_0
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    24.849    DecodeDigits/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[1]/C
                         clock pessimism              0.260    25.109    
                         clock uncertainty           -0.035    25.074    
    SLICE_X61Y31         FDRE (Setup_fdre_C_D)       -0.081    24.993    DecodeDigits/digit3_reg[1]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 14.307    

Slack (MET) :             14.313ns  (required time - arrival time)
  Source:                 DecodeDigits/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            DecodeDigits/digit2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 1.090ns (19.723%)  route 4.436ns (80.277%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.631     5.152    DecodeDigits/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  DecodeDigits/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  DecodeDigits/sclk_reg[19]/Q
                         net (fo=6, routed)           1.193     6.764    DecodeDigits/p_0_in
    SLICE_X64Y32         LUT3 (Prop_lut3_I0_O)        0.299     7.063 f  DecodeDigits/sclk[19]_i_6/O
                         net (fo=4, routed)           1.054     8.117    DecodeDigits/sclk[19]_i_6_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.241 f  DecodeDigits/sclk[17]_i_2/O
                         net (fo=14, routed)          0.691     8.932    DecodeDigits/sclk[17]_i_2_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  DecodeDigits/digit1[1]_i_2/O
                         net (fo=1, routed)           0.787     9.843    DecodeDigits/digit1[1]_i_2_n_0
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.967 r  DecodeDigits/digit1[1]_i_1/O
                         net (fo=4, routed)           0.712    10.679    DecodeDigits/digit1[1]_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  DecodeDigits/digit2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.507    24.848    DecodeDigits/clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  DecodeDigits/digit2_reg[1]/C
                         clock pessimism              0.260    25.108    
                         clock uncertainty           -0.035    25.073    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)       -0.081    24.992    DecodeDigits/digit2_reg[1]
  -------------------------------------------------------------------
                         required time                         24.992    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                 14.313    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 DecodeDigits/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            DecodeDigits/digit4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.090ns (20.146%)  route 4.321ns (79.854%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.631     5.152    DecodeDigits/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  DecodeDigits/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  DecodeDigits/sclk_reg[19]/Q
                         net (fo=6, routed)           1.193     6.764    DecodeDigits/p_0_in
    SLICE_X64Y32         LUT3 (Prop_lut3_I0_O)        0.299     7.063 f  DecodeDigits/sclk[19]_i_6/O
                         net (fo=4, routed)           1.054     8.117    DecodeDigits/sclk[19]_i_6_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.241 f  DecodeDigits/sclk[17]_i_2/O
                         net (fo=14, routed)          0.461     8.702    DecodeDigits/sclk[17]_i_2_n_0
    SLICE_X65Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.826 r  DecodeDigits/sclk[3]_i_4/O
                         net (fo=6, routed)           1.137     9.963    DecodeDigits/sclk[3]_i_4_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.087 r  DecodeDigits/digit4[3]_i_2/O
                         net (fo=4, routed)           0.476    10.563    DecodeDigits/digit4[3]_i_2_n_0
    SLICE_X62Y30         FDRE                                         r  DecodeDigits/digit4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    24.849    DecodeDigits/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  DecodeDigits/digit4_reg[0]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_CE)      -0.205    24.883    DecodeDigits/digit4_reg[0]
  -------------------------------------------------------------------
                         required time                         24.883    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 DecodeDigits/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            DecodeDigits/digit4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.090ns (20.146%)  route 4.321ns (79.854%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.631     5.152    DecodeDigits/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  DecodeDigits/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  DecodeDigits/sclk_reg[19]/Q
                         net (fo=6, routed)           1.193     6.764    DecodeDigits/p_0_in
    SLICE_X64Y32         LUT3 (Prop_lut3_I0_O)        0.299     7.063 f  DecodeDigits/sclk[19]_i_6/O
                         net (fo=4, routed)           1.054     8.117    DecodeDigits/sclk[19]_i_6_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.241 f  DecodeDigits/sclk[17]_i_2/O
                         net (fo=14, routed)          0.461     8.702    DecodeDigits/sclk[17]_i_2_n_0
    SLICE_X65Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.826 r  DecodeDigits/sclk[3]_i_4/O
                         net (fo=6, routed)           1.137     9.963    DecodeDigits/sclk[3]_i_4_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.087 r  DecodeDigits/digit4[3]_i_2/O
                         net (fo=4, routed)           0.476    10.563    DecodeDigits/digit4[3]_i_2_n_0
    SLICE_X62Y30         FDRE                                         r  DecodeDigits/digit4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    24.849    DecodeDigits/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  DecodeDigits/digit4_reg[1]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_CE)      -0.205    24.883    DecodeDigits/digit4_reg[1]
  -------------------------------------------------------------------
                         required time                         24.883    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 DecodeDigits/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            DecodeDigits/digit4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.090ns (20.146%)  route 4.321ns (79.854%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.631     5.152    DecodeDigits/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  DecodeDigits/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  DecodeDigits/sclk_reg[19]/Q
                         net (fo=6, routed)           1.193     6.764    DecodeDigits/p_0_in
    SLICE_X64Y32         LUT3 (Prop_lut3_I0_O)        0.299     7.063 f  DecodeDigits/sclk[19]_i_6/O
                         net (fo=4, routed)           1.054     8.117    DecodeDigits/sclk[19]_i_6_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.241 f  DecodeDigits/sclk[17]_i_2/O
                         net (fo=14, routed)          0.461     8.702    DecodeDigits/sclk[17]_i_2_n_0
    SLICE_X65Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.826 r  DecodeDigits/sclk[3]_i_4/O
                         net (fo=6, routed)           1.137     9.963    DecodeDigits/sclk[3]_i_4_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.087 r  DecodeDigits/digit4[3]_i_2/O
                         net (fo=4, routed)           0.476    10.563    DecodeDigits/digit4[3]_i_2_n_0
    SLICE_X62Y30         FDRE                                         r  DecodeDigits/digit4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    24.849    DecodeDigits/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  DecodeDigits/digit4_reg[2]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_CE)      -0.205    24.883    DecodeDigits/digit4_reg[2]
  -------------------------------------------------------------------
                         required time                         24.883    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                 14.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 DecodeDigits/digit3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            safePassword_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.470    DecodeDigits/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DecodeDigits/digit3_reg[1]/Q
                         net (fo=13, routed)          0.126     1.737    Decode[9]
    SLICE_X61Y29         FDRE                                         r  safePassword_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  safePassword_reg[9]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.071     1.553    safePassword_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FSM_onehot_globalState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            buzzer_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  FSM_onehot_globalState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  FSM_onehot_globalState_reg[0]/Q
                         net (fo=8, routed)           0.138     1.718    FSM_onehot_globalState_reg_n_0_[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  buzzer_i_2/O
                         net (fo=1, routed)           0.000     1.763    buzzer_i_2_n_0
    SLICE_X54Y21         FDRE                                         r  buzzer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  buzzer_reg/C
                         clock pessimism             -0.500     1.452    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.121     1.573    buzzer_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DecodeDigits/digit3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            safePassword_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.832%)  route 0.136ns (49.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.470    DecodeDigits/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DecodeDigits/digit3_reg[0]/Q
                         net (fo=12, routed)          0.136     1.748    Decode[8]
    SLICE_X61Y29         FDRE                                         r  safePassword_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  safePassword_reg[8]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.075     1.557    safePassword_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FSM_onehot_globalState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            testOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  FSM_onehot_globalState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  FSM_onehot_globalState_reg[2]/Q
                         net (fo=7, routed)           0.074     1.643    globalState_reg[0]
    SLICE_X54Y20         FDRE                                         r  testOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  testOut_reg[4]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)        -0.001     1.452    testOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 DecodeDigits/digit2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            safePassword_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.607%)  route 0.143ns (50.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.586     1.469    DecodeDigits/clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  DecodeDigits/digit2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DecodeDigits/digit2_reg[2]/Q
                         net (fo=14, routed)          0.143     1.753    Decode[6]
    SLICE_X61Y29         FDRE                                         r  safePassword_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  safePassword_reg[6]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.070     1.552    safePassword_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ServoCLK/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ServoCLK/temporal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.473    ServoCLK/clk_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  ServoCLK/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  ServoCLK/counter_reg[2]/Q
                         net (fo=8, routed)           0.120     1.734    ServoCLK/counter[2]
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  ServoCLK/temporal_i_1/O
                         net (fo=1, routed)           0.000     1.779    ServoCLK/temporal_i_1_n_0
    SLICE_X59Y35         FDCE                                         r  ServoCLK/temporal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.986    ServoCLK/clk_IBUF_BUFG
    SLICE_X59Y35         FDCE                                         r  ServoCLK/temporal_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X59Y35         FDCE (Hold_fdce_C_D)         0.091     1.577    ServoCLK/temporal_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ServoCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ServoCLK/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.237%)  route 0.128ns (40.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.473    ServoCLK/clk_IBUF_BUFG
    SLICE_X59Y34         FDCE                                         r  ServoCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  ServoCLK/counter_reg[0]/Q
                         net (fo=11, routed)          0.128     1.742    ServoCLK/counter[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  ServoCLK/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.787    ServoCLK/counter_0[7]
    SLICE_X58Y34         FDCE                                         r  ServoCLK/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.985    ServoCLK/clk_IBUF_BUFG
    SLICE_X58Y34         FDCE                                         r  ServoCLK/counter_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X58Y34         FDCE (Hold_fdce_C_D)         0.091     1.577    ServoCLK/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DecodeDigits/digit3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            safePassword_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.470    DecodeDigits/clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DecodeDigits/digit3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DecodeDigits/digit3_reg[2]/Q
                         net (fo=13, routed)          0.162     1.773    Decode[10]
    SLICE_X60Y29         FDRE                                         r  safePassword_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  safePassword_reg[10]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.076     1.558    safePassword_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FSM_onehot_globalState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            testOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  FSM_onehot_globalState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  FSM_onehot_globalState_reg[1]/Q
                         net (fo=10, routed)          0.150     1.731    globalState_reg[1]
    SLICE_X54Y20         FDRE                                         r  testOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  testOut_reg[5]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.063     1.516    testOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 DecodeDigits/digit2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            safePassword_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.536%)  route 0.144ns (50.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.586     1.469    DecodeDigits/clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  DecodeDigits/digit2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DecodeDigits/digit2_reg[1]/Q
                         net (fo=14, routed)          0.144     1.754    Decode[5]
    SLICE_X61Y29         FDRE                                         r  safePassword_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  safePassword_reg[5]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.047     1.529    safePassword_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y21   FSM_onehot_globalState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y20   FSM_onehot_globalState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y20   FSM_onehot_globalState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X54Y21   buzzer_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X60Y29   safePassword_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X60Y29   safePassword_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X60Y29   safePassword_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X59Y30   safePassword_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X59Y30   safePassword_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X55Y21   FSM_onehot_globalState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X55Y21   FSM_onehot_globalState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X55Y20   FSM_onehot_globalState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X55Y20   FSM_onehot_globalState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X55Y20   FSM_onehot_globalState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X55Y20   FSM_onehot_globalState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y21   buzzer_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y21   buzzer_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X60Y29   safePassword_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X60Y29   safePassword_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   FSM_onehot_globalState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   FSM_onehot_globalState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   FSM_onehot_globalState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   FSM_onehot_globalState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   FSM_onehot_globalState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   FSM_onehot_globalState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   buzzer_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   buzzer_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   safePassword_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   safePassword_reg[0]/C



