Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948_AR71898 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 21 17:20:31 2023
| Host         : Telops330 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00257-Storage/reports/fir_00257_Storage_16_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_257_top
| Device       : 7k160tfbg676-1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                          Instance                          |                           Module                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| fir_257_top                                                |                                                      (top) |      51899 |      41149 |    8556 | 2194 | 63823 |    167 |     39 |           16 |
|   (fir_257_top)                                            |                                                      (top) |         27 |         27 |       0 |    0 |     0 |      0 |      0 |            0 |
|   AXIL_DEMUX                                               |                                         axil32_addr_demux4 |        126 |        126 |       0 |    0 |     0 |      0 |      0 |            0 |
|   CORE_BD                                                  |                                                 bd_wrapper |      48183 |      37696 |    8556 | 1931 | 57705 |    152 |     37 |            0 |
|     (CORE_BD)                                              |                                                 bd_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|     core_wrapper_i                                         |                                               core_wrapper |      48182 |      37695 |    8556 | 1931 | 57705 |    152 |     37 |            0 |
|       (core_wrapper_i)                                     |                                               core_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       core_i                                               |                                                       core |      48182 |      37695 |    8556 | 1931 | 57705 |    152 |     37 |            0 |
|         (core_i)                                           |                                                       core |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         INTC                                               |                                            INTC_imp_PABUAD |        196 |        164 |      32 |    0 |   216 |      0 |      0 |            0 |
|           microblaze_0_axi_intc                            |                               core_microblaze_0_axi_intc_0 |        196 |        164 |      32 |    0 |   216 |      0 |      0 |            0 |
|           microblaze_0_xlconcat                            |                               core_microblaze_0_xlconcat_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         MCU                                                |                                             MCU_imp_N4RJ0G |       1823 |       1617 |      64 |  142 |  1759 |    128 |      0 |            0 |
|           mdm_1                                            |                                               core_mdm_1_0 |        379 |        291 |       0 |   88 |   344 |      0 |      0 |            0 |
|           microblaze_0                                     |                                        core_microblaze_0_0 |       1334 |       1216 |      64 |   54 |  1352 |      0 |      0 |            0 |
|           microblaze_0_local_memory                        |                       microblaze_0_local_memory_imp_LRV7VF |        110 |        110 |       0 |    0 |    63 |    128 |      0 |            0 |
|         MemoryBuffer                                       |                                    MemoryBuffer_imp_SPXWA4 |      43548 |      33340 |    8444 | 1764 | 52364 |     24 |     34 |            0 |
|           axi_cdma_0                                       |                                          core_axi_cdma_0_0 |       2255 |       2040 |       0 |  215 |  3237 |      0 |      0 |            0 |
|           axi_cdma_1                                       |                                          core_axi_cdma_1_0 |       2233 |       2018 |       0 |  215 |  2948 |      0 |      0 |            0 |
|           axi_datamover_0                                  |                                     core_axi_datamover_0_0 |       2151 |       1899 |       8 |  244 |  2445 |      8 |      2 |            0 |
|           axi_interconnect_0                               |                                  core_axi_interconnect_0_0 |       2194 |       1454 |     736 |    4 |  3558 |      0 |      0 |            0 |
|           axi_interconnect_1                               |                                  core_axi_interconnect_1_0 |       2191 |       1451 |     736 |    4 |  3558 |      0 |      0 |            0 |
|           buffer_interconnect_0                            |                               core_buffer_interconnect_0_0 |      11600 |       8010 |    3580 |   10 | 20584 |     16 |     32 |            0 |
|           dimm0_ctrl                                       |                                          core_dimm0_ctrl_0 |      10460 |       8236 |    1688 |  536 |  8017 |      0 |      0 |            0 |
|           dimm1_ctrl                                       |                                          core_dimm1_ctrl_0 |      10466 |       8234 |    1696 |  536 |  8017 |      0 |      0 |            0 |
|           vcc                                              |                                                 core_vcc_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         axi_gpio                                           |                                            core_axi_gpio_0 |         44 |         44 |       0 |    0 |    56 |      0 |      0 |            0 |
|           U0                                               |                                   core_axi_gpio_0_axi_gpio |         44 |         44 |       0 |    0 |    56 |      0 |      0 |            0 |
|         axi_hwicap_0                                       |                                        core_axi_hwicap_0_0 |        412 |        412 |       0 |    0 |  1109 |      0 |      2 |            0 |
|           U0                                               |                             core_axi_hwicap_0_0_axi_hwicap |        412 |        412 |       0 |    0 |  1109 |      0 |      2 |            0 |
|         axi_iic_0                                          |                                           core_axi_iic_0_0 |        379 |        369 |       0 |   10 |   366 |      0 |      0 |            0 |
|           U0                                               |                                   core_axi_iic_0_0_axi_iic |        379 |        369 |       0 |   10 |   366 |      0 |      0 |            0 |
|         axi_interconnect_0                                 |                                  core_axi_interconnect_0_1 |        434 |        434 |       0 |    0 |   284 |      0 |      0 |            0 |
|           s00_couplers                                     |                                   s00_couplers_imp_134BMC2 |         17 |         17 |       0 |    0 |   144 |      0 |      0 |            0 |
|           xbar                                             |                                                core_xbar_3 |        417 |        417 |       0 |    0 |   140 |      0 |      0 |            0 |
|         axi_quad_spi_0                                     |                                      core_axi_quad_spi_0_0 |        420 |        402 |      16 |    2 |   602 |      0 |      1 |            0 |
|           U0                                               |                         core_axi_quad_spi_0_0_axi_quad_spi |        420 |        402 |      16 |    2 |   602 |      0 |      1 |            0 |
|         axi_timer_0                                        |                                         core_axi_timer_0_0 |        293 |        293 |       0 |    0 |   241 |      0 |      0 |            0 |
|           U0                                               |                               core_axi_timer_0_0_axi_timer |        293 |        293 |       0 |    0 |   241 |      0 |      0 |            0 |
|         axi_uart_fpga_output                               |                                core_axi_uart_fpga_output_0 |        356 |        344 |       0 |   12 |   301 |      0 |      0 |            0 |
|           U0                                               |                  core_axi_uart_fpga_output_0_axi_uart16550 |        356 |        344 |       0 |   12 |   301 |      0 |      0 |            0 |
|         clk_wiz_1                                          |                                           core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           inst                                             |                  core_clk_wiz_1_0_core_clk_wiz_1_0_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         rst_clk_wiz_1_100M                                 |                                  core_rst_clk_wiz_1_100M_0 |         17 |         16 |       0 |    1 |    39 |      0 |      0 |            0 |
|           U0                                               |                   core_rst_clk_wiz_1_100M_0_proc_sys_reset |         17 |         16 |       0 |    1 |    39 |      0 |      0 |            0 |
|         xadc_wiz_0                                         |                                          core_xadc_wiz_0_0 |        260 |        260 |       0 |    0 |   368 |      0 |      0 |            0 |
|           U0                                               |               core_xadc_wiz_0_0_core_xadc_wiz_0_0_axi_xadc |        260 |        260 |       0 |    0 |   368 |      0 |      0 |            0 |
|   MGT                                                      |                                        storage_mgt_wrapper |       1561 |       1304 |       0 |  257 |  3472 |      8 |      1 |            0 |
|     (MGT)                                                  |                                        storage_mgt_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|     MGT                                                    |                                                  mgt_block |       1415 |       1164 |       0 |  251 |  3179 |      4 |      0 |            0 |
|       (MGT)                                                |                                                  mgt_block |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CTRL                                                 |                                                   MGT_CTRL |         92 |         92 |       0 |    0 |   281 |      0 |      0 |            0 |
|         (CTRL)                                             |                                                   MGT_CTRL |         91 |         91 |       0 |    0 |   143 |      0 |      0 |            0 |
|         core_sync                                          |                                      double_sync_vector__1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|         exp_loopback_sync                                  |                         double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|         exp_pwrdown_sync                                   |                                             double_sync__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         pll_sync                                           |                                         double_sync_vector |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|         sync_resetn_inst                                   |                                             sync_resetn__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       EXP                                                  |                                                    exp_mgt |       1260 |       1013 |       0 |  247 |  2630 |      2 |      0 |            0 |
|         inst                                               |                                       exp_mgt_exp_mgt_core |       1260 |       1013 |       0 |  247 |  2630 |      2 |      0 |            0 |
|           (inst)                                           |                                       exp_mgt_exp_mgt_core |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           aurora_lane_0_i                                  |                                exp_mgt_exp_mgt_AURORA_LANE |         77 |         76 |       0 |    1 |   242 |      0 |      0 |            0 |
|           aurora_lane_1_i                                  |                              exp_mgt_exp_mgt_AURORA_LANE_0 |         83 |         82 |       0 |    1 |   239 |      0 |      0 |            0 |
|           axi_to_ll_data_i                                 |                                  exp_mgt_exp_mgt_AXI_TO_LL |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           core_reset_logic_i                               |                                exp_mgt_exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |    16 |      0 |      0 |            0 |
|           exp_mgt_wrapper_i                                |                                    exp_mgt_exp_mgt_WRAPPER |        743 |        638 |       0 |  105 |  1727 |      2 |      0 |            0 |
|           global_logic_i                                   |                               exp_mgt_exp_mgt_GLOBAL_LOGIC |         48 |         48 |       0 |    0 |    40 |      0 |      0 |            0 |
|           gt_reset_sync                                    |                                   exp_mgt_exp_mgt_rst_sync |          0 |          0 |       0 |    0 |     5 |      0 |      0 |            0 |
|           reset_pb_sync                                    |                                 exp_mgt_exp_mgt_rst_sync_1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |            0 |
|           rx_ll_i                                          |                                      exp_mgt_exp_mgt_RX_LL |        220 |         80 |       0 |  140 |   138 |      0 |      0 |            0 |
|           standard_cc_module_i                             |                         exp_mgt_exp_mgt_STANDARD_CC_MODULE |         19 |         19 |       0 |    0 |    61 |      0 |      0 |            0 |
|           tx_ll_i                                          |                                      exp_mgt_exp_mgt_TX_LL |         67 |         67 |       0 |    0 |   155 |      0 |      0 |            0 |
|       EXP_CLOCK                                            |                                       exp_mgt_clock_module |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U1                                                 |                                  exp_mgt_CLOCK_MODULE_impl |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       EXP_COMMON                                           |                                  exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U1                                                 |                             exp_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       EXP_RESET                                            |                                exp_mgt_support_reset_logic |          3 |          2 |       0 |    1 |    16 |      0 |      0 |            0 |
|         U1                                                 |                           exp_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |    16 |      0 |      0 |            0 |
|           (U1)                                             |                           exp_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |    11 |      0 |      0 |            0 |
|           u_rst_sync_gt                                    |                                    exp_mgt_rst_sync_shared |          0 |          0 |       0 |    0 |     5 |      0 |      0 |            0 |
|       U1                                                   |                              t_axi4_stream_wr64_rd128_fifo |         52 |         49 |       0 |    3 |   252 |      2 |      0 |            0 |
|         (U1)                                               |                              t_axi4_stream_wr64_rd128_fifo |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|         agen_wr64_rd128_d32.fwft_afifo_wr66_rd132_d32_inst |                                  fwft_afifo_wr66_rd132_d32 |         49 |         46 |       0 |    3 |   252 |      2 |      0 |            0 |
|           U0                                               |           fwft_afifo_wr66_rd132_d32_fifo_generator_v13_2_3 |         49 |         46 |       0 |    3 |   252 |      2 |      0 |            0 |
|     TO_PROC_FIFO                                           |                            t_axi4_stream64_fifo__xdcDup__1 |         47 |         44 |       0 |    3 |   104 |      1 |      1 |            0 |
|       agen_d16.t_axi4_stream64_afifo_d16_inst              |                              t_axi4_stream64_afifo_d16_HD2 |         47 |         44 |       0 |    3 |   104 |      1 |      1 |            0 |
|         U0                                                 |       t_axi4_stream64_afifo_d16_fifo_generator_v13_2_3_HD3 |         47 |         44 |       0 |    3 |   104 |      1 |      1 |            0 |
|           inst_fifo_gen                                    | t_axi4_stream64_afifo_d16_fifo_generator_v13_2_3_synth_HD4 |         47 |         44 |       0 |    3 |   104 |      1 |      1 |            0 |
|     U2                                                     |                                                   mgt_init |         18 |         18 |       0 |    0 |    20 |      0 |      0 |            0 |
|     U3                                                     |                                      t_axi4_stream128_fifo |         80 |         77 |       0 |    3 |   169 |      3 |      0 |            0 |
|       agen_d512.t_axi4_stream128_afifo_d512_inst           |                                t_axi4_stream128_afifo_d512 |         80 |         77 |       0 |    3 |   169 |      3 |      0 |            0 |
|         U0                                                 |         t_axi4_stream128_afifo_d512_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |   169 |      3 |      0 |            0 |
|           inst_fifo_gen                                    |   t_axi4_stream128_afifo_d512_fifo_generator_v13_2_3_synth |         80 |         77 |       0 |    3 |   169 |      3 |      0 |            0 |
|   U1                                                       |                                          Buffering_wrapper |       2006 |       2000 |       0 |    6 |  2646 |      7 |      1 |           16 |
|     AXIL_MEM                                               |                                      memory_access_handler |        101 |        101 |       0 |    0 |     0 |      0 |      0 |            0 |
|     U2                                                     |                                                  Buffering |       1903 |       1897 |       0 |    6 |  2643 |      7 |      1 |           16 |
|       (U2)                                                 |                                                  Buffering |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|       BUF_CTRL                                             |                                             Buffering_Ctrl |         69 |         69 |       0 |    0 |   544 |      0 |      0 |            0 |
|         (BUF_CTRL)                                         |                                             Buffering_Ctrl |         65 |         65 |       0 |    0 |   527 |      0 |      0 |            0 |
|         U0A                                                |                                             sync_resetn__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1B                                                |                                             double_sync__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1C                                                |                                             double_sync__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1D                                                |                                                  Pulse_gen |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|         U1E                                                |                                             double_sync__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3B                                                |                                            double_sync__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3D                                                |                                            double_sync__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       FSM                                                  |                                              BUFFERING_FSM |       1456 |       1456 |       0 |    0 |  1264 |      0 |      0 |           16 |
|         (FSM)                                              |                                              BUFFERING_FSM |       1456 |       1456 |       0 |    0 |  1260 |      0 |      0 |           16 |
|         WL_sync                                            |                                            double_sync__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst_sync_reset                                    |                                              sync_reset__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U11                                                  |                                         axil32_to_native96 |         39 |         39 |       0 |    0 |    54 |      0 |      0 |            0 |
|         (U11)                                              |                                         axil32_to_native96 |         39 |         39 |       0 |    0 |    52 |      0 |      0 |            0 |
|         sync_reset_inst                                    |                                              sync_reset__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U13                                                  |                                       t_axi4_stream64_fifo |         49 |         46 |       0 |    3 |   104 |      1 |      1 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst            |                                  t_axi4_stream64_afifo_d16 |         49 |         46 |       0 |    3 |   104 |      1 |      1 |            0 |
|           U0                                               |           t_axi4_stream64_afifo_d16_fifo_generator_v13_2_3 |         49 |         46 |       0 |    3 |   104 |      1 |      1 |            0 |
|       U2                                                   |                                          axis128_hole_sync |        109 |        109 |       0 |    0 |   406 |      0 |      0 |            0 |
|         (U2)                                               |                                          axis128_hole_sync |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|         U1                                                 |                                              sync_reset__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                                 |                                                axis128_reg |        104 |        104 |       0 |    0 |   400 |      0 |      0 |            0 |
|           (U2)                                             |                                                axis128_reg |        104 |        104 |       0 |    0 |   398 |      0 |      0 |            0 |
|           U0                                               |                                              sync_reset__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                      |                                     axis128_img_boundaries |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                  |                                     axis128_img_boundaries |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           U1                                               |                                             sync_resetn__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U4                                                   |                                           buffer_table_ram |          0 |          0 |       0 |    0 |     0 |      3 |      0 |            0 |
|         U0                                                 |                        buffer_table_ram_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |     0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                                 |                  buffer_table_ram_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |     0 |      3 |      0 |            0 |
|       U5                                                   |                                            flow_controller |         80 |         80 |       0 |    0 |    94 |      0 |      0 |            0 |
|         (U5)                                               |                                            flow_controller |         79 |         79 |       0 |    0 |    88 |      0 |      0 |            0 |
|         U1                                                 |                                             sync_resetn__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1B                                                |                                            double_sync__14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1C                                                |                                                double_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U7                                                   |                                          shift_registers_x |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U8                                                   |                                     axis128_hder_extractor |         30 |         30 |       0 |    0 |    31 |      0 |      0 |            0 |
|         (U8)                                               |                                     axis128_hder_extractor |         30 |         30 |       0 |    0 |    29 |      0 |      0 |            0 |
|         r0                                                 |                                                 sync_reset |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U9                                                   |                      t_axi4_stream128_fifo__parameterized1 |         69 |         66 |       0 |    3 |   144 |      3 |      0 |            0 |
|         (U9)                                               |                      t_axi4_stream128_fifo__parameterized1 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         agen_d128.t_axi4_stream128_afifo_d128_inst         |                                t_axi4_stream128_afifo_d128 |         67 |         64 |       0 |    3 |   143 |      3 |      0 |            0 |
|           U0                                               |         t_axi4_stream128_afifo_d128_fifo_generator_v13_2_3 |         67 |         64 |       0 |    3 |   143 |      3 |      0 |            0 |
|     U3                                                     |                                            axis128_tid_gen |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|       (U3)                                                 |                                            axis128_tid_gen |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       U1                                                   |                                                sync_resetn |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


