#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 26 18:43:30 2020
# Process ID: 8444
# Current directory: F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.runs/synth_1/TOP.vds
# Journal file: F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 430.590 ; gain = 97.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_control' [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/clk_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_control' (1#1) [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/clk_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/keyboard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (2#1) [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/keyboard.v:23]
INFO: [Synth 8-6157] synthesizing module 'ps2_keyboard' [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/ps2_keyboard.v:23]
WARNING: [Synth 8-5788] Register error_reg in module ps2_keyboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/ps2_keyboard.v:130]
WARNING: [Synth 8-5788] Register key_out_reg in module ps2_keyboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/ps2_keyboard.v:150]
WARNING: [Synth 8-5788] Register key_value_reg in module ps2_keyboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/ps2_keyboard.v:147]
INFO: [Synth 8-6155] done synthesizing module 'ps2_keyboard' (3#1) [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/ps2_keyboard.v:23]
INFO: [Synth 8-6157] synthesizing module 'audio_port' [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/audio_port.v:23]
INFO: [Synth 8-6155] done synthesizing module 'audio_port' (4#1) [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/audio_port.v:23]
INFO: [Synth 8-6157] synthesizing module 'auto_display' [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/auto_display.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/auto_display.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/auto_display.v:375]
INFO: [Synth 8-6155] done synthesizing module 'auto_display' (5#1) [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/auto_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'scan_led_hex_disp' [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/Digital_show.v:23]
INFO: [Synth 8-6155] done synthesizing module 'scan_led_hex_disp' (6#1) [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/Digital_show.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (7#1) [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 486.781 ; gain = 153.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.781 ; gain = 153.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.781 ; gain = 153.953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/constrs_1/new/port_constrains.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/constrs_1/new/port_constrains.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/constrs_1/new/port_constrains.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/constrs_1/new/port_constrains.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/constrs_1/new/port_constrains.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/constrs_1/new/port_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/constrs_1/new/port_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/constrs_1/new/top1.xdc]
Finished Parsing XDC File [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/constrs_1/new/top1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.srcs/constrs_1/new/top1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.484 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.484 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 814.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 814.484 ; gain = 481.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 814.484 ; gain = 481.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 814.484 ; gain = 481.656
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "COUNT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'row_scan_reg' in module 'keyboard'
INFO: [Synth 8-5587] ROM size for "key_value" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "row_scan" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "PS2CF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PS2DF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_loosen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "key_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tone" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                             1111
*
                  iSTATE |                              001 |                             1110
                 iSTATE0 |                              010 |                             1101
                 iSTATE1 |                              011 |                             1011
                 iSTATE2 |                              100 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'row_scan_reg' using encoding 'sequential' in module 'keyboard'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 814.484 ; gain = 481.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	 197 Input      5 Bit        Muxes := 1     
	 196 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
	  22 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	 197 Input      1 Bit        Muxes := 1     
	 196 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module clk_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module keyboard 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
Module ps2_keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 22    
	  22 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module audio_port 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module auto_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	 197 Input      5 Bit        Muxes := 1     
	 196 Input      5 Bit        Muxes := 1     
	 197 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	 196 Input      1 Bit        Muxes := 1     
Module scan_led_hex_disp 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "clk1/COUNT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "PS2CF0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_1/PS2CF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PS2DF0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_1/PS2DF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a1/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a1/audio_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register auto1/count_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-3886] merging instance 'd1/hex0_reg[3]' (FD) to 'd1/dp_in_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d1/dp_in_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ps2_1/key_loosen_reg[1] )
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[19]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[18]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[17]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[16]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[15]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[14]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[13]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[12]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[11]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[10]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[9]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (auto1/count_reg_rep[8]) is unused and will be removed from module TOP.
INFO: [Synth 8-3886] merging instance 'd1/hex1_reg[3]' (FD) to 'd1/dp_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'd1/hex_in_reg[3]' (FD) to 'd1/dp_reg'
WARNING: [Synth 8-3332] Sequential element (ps2_1/error_reg[0]_P) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 814.484 ; gain = 481.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|audio_port        | p_0_out    | 32x21         | LUT            | 
|scan_led_hex_disp | hex0       | 32x5          | LUT            | 
|scan_led_hex_disp | sseg       | 32x7          | LUT            | 
|TOP               | p_0_out    | 32x21         | LUT            | 
|TOP               | auto1/tone | 256x5         | LUT            | 
|TOP               | d1/hex0    | 32x5          | LUT            | 
|TOP               | d1/sseg    | 32x7          | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 814.484 ; gain = 481.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 814.484 ; gain = 481.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 835.844 ; gain = 503.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 835.844 ; gain = 503.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 835.844 ; gain = 503.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 835.844 ; gain = 503.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 835.844 ; gain = 503.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 835.844 ; gain = 503.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 835.844 ; gain = 503.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    35|
|3     |LUT1   |    10|
|4     |LUT2   |    45|
|5     |LUT3   |    19|
|6     |LUT4   |    44|
|7     |LUT5   |    76|
|8     |LUT6   |    88|
|9     |MUXF7  |     1|
|10    |FDCE   |    33|
|11    |FDPE   |    16|
|12    |FDRE   |   150|
|13    |FDSE   |     3|
|14    |IBUF   |    14|
|15    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   568|
|2     |  a1     |audio_port        |    44|
|3     |  auto1  |auto_display      |   185|
|4     |  clk1   |clk_control       |    96|
|5     |  d1     |scan_led_hex_disp |    64|
|6     |  k1     |keyboard          |    27|
|7     |  ps2_1  |ps2_keyboard      |   104|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 835.844 ; gain = 503.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 835.844 ; gain = 175.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 835.844 ; gain = 503.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 835.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 19 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 835.844 ; gain = 516.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 835.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_Project/altrea/PS2keyboard_piano/PIANO_1.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 18:44:04 2020...
