5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd toggle.vcd -o toggle.cdd -v toggle.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" toggle.v 1 22 1
1 a 3 3000e 1 0 17 0 18 33 55aa 55aa 55aa 55aa 10a
1 i 5 30008 1 0 31 0 32 97 7faa aa aa aa aa aa aa aa
3 1 main.$u0 "main.$u0" toggle.v 0 20 1
