# Sensor Test
# 2022-10-11 02:46:08Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "\QuadDec_L:Net_1203_split\" 2 2 0 0
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "M2_IN2(0)" iocell 12 5
set_io "input_signal_0(0)" iocell 0 1
set_io "input_signal_1(0)" iocell 2 7
set_io "input_signal_2(0)" iocell 0 0
set_io "M1_IN2(0)" iocell 15 5
set_io "M2_IN1(0)" iocell 12 4
set_io "M1_IN1(0)" iocell 15 4
set_io "input_signal_3(0)" iocell 2 6
set_io "input_signal_4(0)" iocell 2 5
set_io "ENCD_L_1(0)" iocell 0 7
set_io "ENCD_L_2(0)" iocell 0 6
set_io "ENCD_R_1(0)" iocell 1 6
set_io "ENCD_R_2(0)" iocell 1 7
set_io "led(0)" iocell 2 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\" 0 3 1 3
set_location "\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\" 0 3 0 1
set_location "Net_2942" 0 5 0 2
set_location "Net_2941" 0 3 0 2
set_location "\QuadDec_L:Cnt16:CounterUDB:reload\" 2 4 0 2
set_location "\QuadDec_L:Cnt16:CounterUDB:status_0\" 3 3 1 1
set_location "\QuadDec_L:Cnt16:CounterUDB:status_2\" 3 3 0 2
set_location "\QuadDec_L:Cnt16:CounterUDB:status_3\" 3 3 1 3
set_location "\QuadDec_L:Cnt16:CounterUDB:count_enable\" 2 3 0 0
set_location "\QuadDec_L:Net_530\" 2 5 1 1
set_location "\QuadDec_L:Net_611\" 2 5 0 2
set_location "\QuadDec_R:Cnt16:CounterUDB:reload\" 2 2 1 0
set_location "\QuadDec_R:Cnt16:CounterUDB:status_0\" 2 1 1 2
set_location "\QuadDec_R:Cnt16:CounterUDB:status_2\" 2 1 0 3
set_location "\QuadDec_R:Cnt16:CounterUDB:status_3\" 2 1 1 3
set_location "\QuadDec_R:Cnt16:CounterUDB:count_enable\" 3 4 0 3
set_location "\QuadDec_R:Net_1203_split\" 2 4 1 0
set_location "\QuadDec_R:Net_530\" 3 1 1 2
set_location "\QuadDec_R:Net_611\" 3 1 1 3
set_location "\ADC_SAR_Seq_1:SAR:ADC_SAR\" sarcell -1 -1 0
set_location "\QuadDec_R:Net_1251_split\" 3 2 1 0
set_location "__ONE__" 2 0 0 0
set_location "\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\" 0 2 6
set_location "\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\" 0 4 7
set_location "\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\" 0 3 3
set_location "\ADC_SAR_Seq_1:TempBuf\" drqcell -1 -1 1
set_location "\ADC_SAR_Seq_1:FinalBuf\" drqcell -1 -1 0
set_location "\ADC_SAR_Seq_1:IRQ\" interrupt -1 -1 0
set_location "\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\" 1 2 5 0
set_location "\PWM_1:PWMHW\" timercell -1 -1 1
set_location "isr_eoc_1" interrupt -1 -1 1
set_location "\PWM_2:PWMHW\" timercell -1 -1 2
set_location "\Timer_1:TimerHW\" timercell -1 -1 3
set_location "isr_timer_1" interrupt -1 -1 2
set_location "\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\" 2 3 6
set_location "\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\" 3 3 4
set_location "\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\" 2 3 2
set_location "\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\" 3 3 2
set_location "\QuadDec_L:bQuadDec:quad_A_delayed_0\" 3 4 1 2
set_location "\QuadDec_L:bQuadDec:quad_A_delayed_1\" 3 5 0 3
set_location "\QuadDec_L:bQuadDec:quad_A_delayed_2\" 3 5 1 0
set_location "\QuadDec_L:bQuadDec:quad_B_delayed_0\" 3 4 0 2
set_location "\QuadDec_L:bQuadDec:quad_B_delayed_1\" 3 4 1 0
set_location "\QuadDec_L:bQuadDec:quad_B_delayed_2\" 3 4 0 0
set_location "\QuadDec_L:bQuadDec:Stsreg\" 2 5 4
set_location "\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\" 3 4 6
set_location "\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\" 2 1 4
set_location "\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\" 3 2 2
set_location "\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\" 2 2 2
set_location "\QuadDec_R:bQuadDec:quad_A_delayed_0\" 1 1 1 3
set_location "\QuadDec_R:bQuadDec:quad_A_delayed_1\" 1 1 1 1
set_location "\QuadDec_R:bQuadDec:quad_A_delayed_2\" 2 1 1 0
set_location "\QuadDec_R:bQuadDec:quad_B_delayed_0\" 1 1 0 0
set_location "\QuadDec_R:bQuadDec:quad_B_delayed_1\" 1 1 1 2
set_location "\QuadDec_R:bQuadDec:quad_B_delayed_2\" 1 1 0 2
set_location "\QuadDec_R:bQuadDec:Stsreg\" 3 1 4
set_location "\Dec_Timer:TimerHW\" timercell -1 -1 0
set_location "Dec_Timer_ISR" interrupt -1 -1 17
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\" 0 5 1 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\" 0 5 0 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\" 0 2 0 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\" 0 5 1 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\" 0 5 0 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\" 0 2 1 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\" 1 5 0 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\" 0 4 0 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\" 1 4 0 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\" 0 4 0 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\" 0 4 0 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\" 1 3 1 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\" 1 3 0 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\" 0 0 1 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\" 1 4 1 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\" 0 5 1 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\" 0 2 0 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\" 1 2 1 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\" 1 2 1 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\" 1 0 1 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\" 1 3 0 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\" 0 2 1 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\" 0 2 0 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\" 1 5 1 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\" 0 1 1 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\" 1 3 1 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\" 1 5 1 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\" 1 3 0 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\" 1 4 1 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\" 0 0 1 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\" 1 0 1 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\" 0 5 1 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\" 1 3 0 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\" 1 5 0 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\" 1 5 0 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\" 0 1 0 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\" 0 1 1 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\" 1 2 1 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\" 0 0 0 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\" 0 5 0 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\" 1 0 1 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\" 0 2 1 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\" 1 0 0 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\" 1 2 0 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\" 1 4 0 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\" 1 4 0 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\" 0 2 0 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\" 0 0 1 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\" 1 0 0 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\" 1 0 1 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\" 1 2 0 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\" 1 5 1 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\" 0 1 1 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\" 1 2 1 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\" 1 4 1 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\" 0 0 0 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\" 1 4 1 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\" 0 0 0 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\" 0 1 1 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\" 1 3 1 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\" 1 5 0 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\" 0 1 0 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\" 0 1 0 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\" 0 2 1 3
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\" 1 0 0 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\" 1 3 1 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\" 1 4 0 0
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\" 1 5 1 2
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\" 1 2 0 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\" 0 1 0 0
set_location "Net_9" 0 3 1 0
set_location "\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\" 0 3 0 0
set_location "\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\" 0 3 1 1
set_location "\QuadDec_L:Net_1251\" 3 5 0 2
set_location "\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\" 3 3 0 3
set_location "\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\" 3 3 1 2
set_location "\QuadDec_L:Net_1275\" 2 4 0 1
set_location "\QuadDec_L:Cnt16:CounterUDB:prevCompare\" 3 3 0 1
set_location "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\" 0 4 1 0
set_location "\QuadDec_L:Cnt16:CounterUDB:count_stored_i\" 2 2 1 1
set_location "\QuadDec_L:Net_1203\" 2 2 1 2
set_location "\QuadDec_L:bQuadDec:quad_A_filt\" 3 5 1 1
set_location "\QuadDec_L:bQuadDec:quad_B_filt\" 3 4 0 1
set_location "\QuadDec_L:Net_1260\" 3 5 1 2
set_location "\QuadDec_L:bQuadDec:error\" 3 3 1 0
set_location "\QuadDec_L:bQuadDec:state_1\" 2 5 1 2
set_location "\QuadDec_L:bQuadDec:state_0\" 2 5 0 0
set_location "\QuadDec_R:Net_1251\" 3 4 1 1
set_location "\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\" 2 1 0 2
set_location "\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\" 2 1 0 1
set_location "\QuadDec_R:Net_1275\" 2 1 1 1
set_location "\QuadDec_R:Cnt16:CounterUDB:prevCompare\" 2 1 0 0
set_location "\QuadDec_L:Net_1251_split\" 3 2 0 0
set_location "\QuadDec_R:Cnt16:CounterUDB:count_stored_i\" 3 4 1 3
set_location "\QuadDec_R:Net_1203\" 2 4 0 0
set_location "\QuadDec_R:bQuadDec:quad_A_filt\" 1 1 0 3
set_location "\QuadDec_R:bQuadDec:quad_B_filt\" 1 1 0 1
set_location "\QuadDec_R:Net_1260\" 2 3 0 3
set_location "\QuadDec_R:bQuadDec:error\" 3 1 1 1
set_location "\QuadDec_R:bQuadDec:state_1\" 1 1 1 0
set_location "\QuadDec_R:bQuadDec:state_0\" 3 1 0 0
