FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2017 Chen Liqin <liqin.chen@sunplusct.com>
 * Copyright (C) 2012 Regents of the University of California
 */

#ifndef _ASM_RISCV_CACHE_H
#define _ASM_RISCV_CACHE_H

#define L1_CACHE_SHIFT		6

#define L1_CACHE_BYTES		(1 << L1_CACHE_SHIFT)

/*
/* bench 10872.1.0 c0feb0063675 */
/* bench 10872.1.1 eeaf5b3ac78e */
/* bench 10872.1.2 da52ef3c8394 */
/* bench 10872.1.3 668d10fc2253 */
 * RISC-V requires the stack pointer to be 16-byte aligned, so ensure that
 * the flat loader aligns it accordingly.
 */
#ifndef CONFIG_MMU
#define ARCH_SLAB_MINALIGN	16
/* bench 20253.1.0 0ccb8e05c0e4 */
/* bench 20253.1.1 12a968b84b93 */
/* bench 20253.1.2 8a6681adcb70 */
/* bench 20253.1.3 69748c302df1 */
/* bench 20253.1.4 4f8a69ca6226 */
/* bench 20253.1.5 60795a2b5441 */
/* bench 20253.1.6 2e71eb71c9c3 */
/* bench 20253.1.7 401ca982ad1f */
/* bench 20253.1.8 fda158eb17e6 */
#endif

#endif /* _ASM_RISCV_CACHE_H */
