{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.08559,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09829,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0144082,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0115913,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00139483,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0115913,
	"finish__design__instance__count__class:buffer": 40,
	"finish__design__instance__area__class:buffer": 68.894,
	"finish__design__instance__count__class:clock_buffer": 18,
	"finish__design__instance__area__class:clock_buffer": 23.408,
	"finish__design__instance__count__class:timing_repair_buffer": 20,
	"finish__design__instance__area__class:timing_repair_buffer": 18.088,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 9.576,
	"finish__design__instance__count__class:clock_inverter": 11,
	"finish__design__instance__area__class:clock_inverter": 10.108,
	"finish__design__instance__count__class:sequential_cell": 142,
	"finish__design__instance__area__class:sequential_cell": 644.784,
	"finish__design__instance__count__class:multi_input_combinational_cell": 369,
	"finish__design__instance__area__class:multi_input_combinational_cell": 672.448,
	"finish__design__instance__count": 611,
	"finish__design__instance__area": 1447.31,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.0305695,
	"finish__clock__skew__setup": 0.0050094,
	"finish__clock__skew__hold": 0.0050094,
	"finish__timing__drv__max_slew_limit": 0.63446,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.888609,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00292694,
	"finish__power__switching__total": 0.0019176,
	"finish__power__leakage__total": 2.95316e-05,
	"finish__power__total": 0.00487407,
	"finish__design__io": 31,
	"finish__design__die__area": 246751,
	"finish__design__core__area": 244416,
	"finish__design__instance__count": 2027,
	"finish__design__instance__area": 1823.96,
	"finish__design__instance__count__stdcell": 2027,
	"finish__design__instance__area__stdcell": 1823.96,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00746252,
	"finish__design__instance__utilization__stdcell": 0.00746252,
	"finish__design__rows": 353,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 353,
	"finish__design__sites": 918859,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 918859,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}