// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

#include <stdbool.h>

#include "sw/device/lib/crypto/include/hash.h"
#include "sw/device/lib/testing/test_framework/check.h"
#include "sw/device/lib/testing/test_framework/ottf_main.h"
#include "sw/lib/sw/device/base/memory.h"
#include "sw/lib/sw/device/base/status.h"
#include "sw/lib/sw/device/silicon_creator/chip_info.h"

#include "hw/top_darjeeling/sw/autogen/top_darjeeling.h"
#include "hw/top_darjeeling/sw/autogen/top_darjeeling_memory.h"

OTTF_DEFINE_TEST_CONFIG();

enum {
  // Hash size.
  kSha256HashSizeInBits = 256,
  kSha256HashSizeInBytes = kSha256HashSizeInBits / 8,
  kSha256HashSizeIn32BitWords = kSha256HashSizeInBytes / 4,
};

/**
 * The golden ROM size and hashes expected below are generated using the
 * following instructions. If the ROM is updated, these values must also be
 * updated to prevent CI failures.
 *
 * 1. Build the ROM and query the ROM hashes:
 *    bazel build //sw/device/silicon_creator/rom:rom_hashes
 *    cat bazel-bin/sw/device/silicon_creator/rom/rom_hashes.txt
 *
 * 2. Update the size and golden ROM hashes below (`k*GoldenRomHash`) by
 *    copying the little-endian-32 value arrays from the `rom_hashes.txt`
 *    report.
 */

const size_t kGoldenRomSizeBytes = 32652 - sizeof(chip_info_t);
const uint32_t kSimDvGoldenRomHash[kSha256HashSizeIn32BitWords] = {
    0x23666ac8, 0x369c59b5, 0x13704245, 0x3cca7872,
    0x6ffdb69f, 0x40d91feb, 0x21079e09, 0x21a036aa,
};
const uint32_t kFpgaCw310GoldenRomHash[kSha256HashSizeIn32BitWords] = {
    0xb990c55c, 0x7f327f76, 0x0a7ee6db, 0x8541f96b,
    0xe3a7c719, 0x6875c88c, 0xbf1c08b4, 0xad5fd883,
};

extern const char _rom0_chip_info_start[];

// We hash the ROM using the SHA256 algorithm and print the hash to the console.
status_t hash_rom(void) {
  uint32_t rom_hash[kSha256HashSizeIn32BitWords];
  crypto_const_uint8_buf_t input = {
      .data = (uint8_t *)TOP_DARJEELING_ROM0_BASE_ADDR,
      .len = kGoldenRomSizeBytes,
  };
  crypto_uint8_buf_t output = {
      .data = (uint8_t *)rom_hash,
      .len = kSha256HashSizeInBytes,
  };

  TRY(otcrypto_hash(input, kHashModeSha256, &output));
  LOG_INFO("ROM Hash: 0x%!x", kSha256HashSizeInBytes, rom_hash);
  chip_info_t *rom_chip_info = (chip_info_t *)_rom0_chip_info_start;
  LOG_INFO("rom_chip_info @ %p:", rom_chip_info);
  LOG_INFO("scm_revision = %08x%08x",
           rom_chip_info->scm_revision.scm_revision_high,
           rom_chip_info->scm_revision.scm_revision_low);
  LOG_INFO("version = %08x", rom_chip_info->version);

  // TODO(#18868) Add checks for the chip_info values we expect to see in the
  // released ROM binary.

  if (kDeviceType == kDeviceSimDV) {
    TRY_CHECK_ARRAYS_EQ((uint8_t *)output.data, (uint8_t *)kSimDvGoldenRomHash,
                        sizeof(kSimDvGoldenRomHash));
  } else if (kDeviceType == kDeviceFpgaCw310) {
    TRY_CHECK_ARRAYS_EQ((uint8_t *)output.data,
                        (uint8_t *)kFpgaCw310GoldenRomHash,
                        sizeof(kFpgaCw310GoldenRomHash));
  } else {
    LOG_ERROR("ROM hash not self-checked for this device type: 0x%x",
              kDeviceType);
    return INTERNAL();
  }

  return OK_STATUS();
};

bool test_main(void) {
  status_t test_result = OK_STATUS();
  EXECUTE_TEST(test_result, hash_rom);
  return status_ok(test_result);
}
