/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  reg [5:0] _02_;
  reg [2:0] _03_;
  reg [2:0] _04_;
  reg [5:0] _05_;
  wire [2:0] _06_;
  wire [8:0] _07_;
  reg [13:0] _08_;
  wire [17:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [22:0] celloutsig_0_17z;
  wire [25:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [32:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [38:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire [26:0] celloutsig_0_46z;
  wire [6:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [7:0] celloutsig_0_51z;
  wire [9:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [9:0] celloutsig_0_55z;
  wire [4:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_67z;
  wire [5:0] celloutsig_0_68z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = _00_ | celloutsig_0_19z[2];
  assign celloutsig_1_3z = celloutsig_1_1z[3] | celloutsig_1_2z;
  assign celloutsig_1_17z = celloutsig_1_14z[2] | celloutsig_1_2z;
  assign celloutsig_0_8z = celloutsig_0_3z[15] | in_data[6];
  assign celloutsig_0_23z = celloutsig_0_9z[0] | in_data[57];
  reg [8:0] _14_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _14_ <= 9'h000;
    else _14_ <= in_data[89:81];
  assign { _07_[8:6], _01_ } = _14_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 3'h0;
    else _03_ <= _01_[2:0];
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _05_ <= 6'h00;
    else _05_ <= { _01_[5:3], _03_ };
  always_ff @(negedge clkin_data[96], posedge clkin_data[128])
    if (clkin_data[128]) _04_ <= 3'h0;
    else _04_ <= in_data[159:157];
  reg [2:0] _18_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _18_ <= 3'h0;
    else _18_ <= celloutsig_0_3z[9:7];
  assign { _00_, _06_[1:0] } = _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _02_ <= 6'h00;
    else _02_ <= _01_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _08_ <= 14'h0000;
    else _08_ <= { celloutsig_0_12z[4:2], celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_23z };
  assign celloutsig_0_68z = celloutsig_0_17z[17:12] / { 1'h1, celloutsig_0_18z[12:8] };
  assign celloutsig_0_7z = { _01_[3:1], _02_, _07_[8:6], _01_ } / { 1'h1, celloutsig_0_3z[23:19], _07_[8:6], _01_, _03_ };
  assign celloutsig_0_36z = celloutsig_0_27z[7:5] === { celloutsig_0_17z[4:3], celloutsig_0_30z };
  assign celloutsig_0_14z = celloutsig_0_12z === { _01_[4:0], _03_, celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[54:51] === { _07_[7:6], _01_[5:4] };
  assign celloutsig_0_44z = _08_[9:0] <= { in_data[69:67], celloutsig_0_32z[6:1], 1'h0 };
  assign celloutsig_0_54z = in_data[75:70] <= celloutsig_0_46z[26:21];
  assign celloutsig_1_2z = { celloutsig_1_1z[19:9], celloutsig_1_0z, celloutsig_1_0z } <= { celloutsig_1_1z[11:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z } <= celloutsig_1_6z[9:0];
  assign celloutsig_0_16z = { _07_[7:6], _01_[5:3], celloutsig_0_15z } <= { celloutsig_0_3z[8:7], _05_ };
  assign celloutsig_0_21z = { celloutsig_0_17z[22:11], celloutsig_0_17z[11], celloutsig_0_17z[9:3] } <= celloutsig_0_3z[35:16];
  assign celloutsig_0_20z = { _01_[1], celloutsig_0_5z[4:3], celloutsig_0_5z[4:3] } || { celloutsig_0_12z[7:0], celloutsig_0_9z };
  assign celloutsig_0_34z = celloutsig_0_12z[3:1] % { 1'h1, celloutsig_0_7z[10:9] };
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_5z, _04_, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_7z[3:1], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_1_14z = celloutsig_1_13z[8:1] % { 1'h1, celloutsig_1_6z[1], celloutsig_1_5z };
  assign celloutsig_0_15z = { _00_, _06_[1:0] } % { 1'h1, _06_[1], in_data[0] };
  assign celloutsig_0_22z = { in_data[53:52], celloutsig_0_16z, _00_, _06_[1:0] } % { 1'h1, celloutsig_0_5z[4:3], 3'h0 };
  assign celloutsig_0_51z = { _07_[7:6], _01_ } * { celloutsig_0_47z[5:0], celloutsig_0_21z, celloutsig_0_49z };
  assign celloutsig_0_55z = { celloutsig_0_1z, celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_29z } * { celloutsig_0_53z[6:5], celloutsig_0_29z, _03_ };
  assign celloutsig_0_67z = celloutsig_0_55z[5:1] * { celloutsig_0_55z[3:1], celloutsig_0_54z, celloutsig_0_16z };
  assign celloutsig_1_1z = in_data[138:117] * in_data[134:113];
  assign celloutsig_0_10z = { celloutsig_0_9z[2:1], _02_, _03_, celloutsig_0_1z, _05_ } * { in_data[16:1], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_17z[21:11], celloutsig_0_17z[11], celloutsig_0_17z[9:6], _03_, celloutsig_0_13z, _05_ } * { celloutsig_0_17z[19:12], celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_24z[15:10], celloutsig_0_8z, celloutsig_0_16z } * celloutsig_0_12z[7:0];
  assign celloutsig_0_40z = ~ { celloutsig_0_10z[17:10], _00_, _06_[1:0], celloutsig_0_14z };
  assign celloutsig_0_3z = ~ in_data[51:13];
  assign celloutsig_0_53z = ~ { celloutsig_0_51z[6:0], celloutsig_0_15z };
  assign celloutsig_0_24z = ~ { celloutsig_0_3z[9:5], celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_1_6z = { celloutsig_1_1z[14:5], celloutsig_1_2z } | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_35z = ~^ { celloutsig_0_34z[2:1], _07_[8:6], _01_, _05_, celloutsig_0_22z, _02_, celloutsig_0_1z, _03_, celloutsig_0_30z };
  assign celloutsig_0_30z = ~^ { in_data[66:62], celloutsig_0_14z };
  assign celloutsig_1_0z = ^ in_data[145:137];
  assign celloutsig_1_18z = ^ { celloutsig_1_6z[9:1], celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_13z = ^ { in_data[57], _03_, _00_, _06_[1:0] };
  assign celloutsig_1_7z = in_data[137:133] >> { in_data[129:126], celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_9z[2:1], celloutsig_0_14z } >> celloutsig_0_10z[4:2];
  assign celloutsig_0_29z = celloutsig_0_10z[16:12] >> { celloutsig_0_5z[4:3], 3'h0 };
  assign celloutsig_0_9z = { celloutsig_0_5z[4:3], 1'h0 } <<< { celloutsig_0_7z[16:15], celloutsig_0_8z };
  assign celloutsig_0_47z = { celloutsig_0_5z[4:3], 3'h0, celloutsig_0_35z, celloutsig_0_8z } - { celloutsig_0_40z[7:5], celloutsig_0_44z, celloutsig_0_34z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z } - { celloutsig_1_1z[5:1], celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_13z[10:7] - { celloutsig_1_14z[5:3], celloutsig_1_0z };
  assign celloutsig_0_46z = { celloutsig_0_40z[7:0], celloutsig_0_27z, _02_, celloutsig_0_44z, celloutsig_0_34z, celloutsig_0_30z } ^ celloutsig_0_3z[35:9];
  assign celloutsig_1_4z = { celloutsig_1_1z[20:18], celloutsig_1_2z } ^ { in_data[152], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_6z[8:6] ^ celloutsig_1_7z[2:0];
  assign celloutsig_1_10z = celloutsig_1_5z[5:1] ^ in_data[127:123];
  assign celloutsig_0_12z = { celloutsig_0_10z[14:10], _03_, celloutsig_0_1z } ^ { celloutsig_0_10z[17:15], _02_ };
  assign celloutsig_0_5z[4:3] = _02_[3:2] ^ _03_[2:1];
  assign { celloutsig_0_17z[11], celloutsig_0_17z[20:12], celloutsig_0_17z[22:21], celloutsig_0_17z[0], celloutsig_0_17z[9:1] } = ~ { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_10z[11:10], celloutsig_0_8z, _07_[8:6], _01_ };
  assign celloutsig_0_32z[6:1] = in_data[66:61] ^ { celloutsig_0_10z[4:2], _03_ };
  assign _06_[2] = _00_;
  assign _07_[5:0] = _01_;
  assign celloutsig_0_17z[10] = celloutsig_0_17z[11];
  assign celloutsig_0_32z[0] = 1'h0;
  assign celloutsig_0_5z[2:0] = 3'h0;
  assign { out_data[128], out_data[99:96], out_data[36:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
