
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {acc.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/16bit/unarytemporal/acc.sv

Inferred memory devices in process
	in routine acc line 23 in file
		'/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/16bit/unarytemporal/acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'acc'.
acc
set current_design acc
acc
link

  Linking design 'acc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  acc                         /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/16bit/unarytemporal/acc.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db

1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en clr acc sign_i sign_w prod_bit sum_i[31] sum_i[30] sum_i[29] sum_i[28] sum_i[27] sum_i[26] sum_i[25] sum_i[24] sum_i[23] sum_i[22] sum_i[21] sum_i[20] sum_i[19] sum_i[18] sum_i[17] sum_i[16] sum_i[15] sum_i[14] sum_i[13] sum_i[12] sum_i[11] sum_i[10] sum_i[9] sum_i[8] sum_i[7] sum_i[6] sum_i[5] sum_i[4] sum_i[3] sum_i[2] sum_i[1] sum_i[0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en clr acc sign_i sign_w prod_bit sum_i[31] sum_i[30] sum_i[29] sum_i[28] sum_i[27] sum_i[26] sum_i[25] sum_i[24] sum_i[23] sum_i[22] sum_i[21] sum_i[20] sum_i[19] sum_i[18] sum_i[17] sum_i[16] sum_i[15] sum_i[14] sum_i[13] sum_i[12] sum_i[11] sum_i[10] sum_i[9] sum_i[8] sum_i[7] sum_i[6] sum_i[5] sum_i[4] sum_i[3] sum_i[2] sum_i[1] sum_i[0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'acc'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design acc has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    1028.5      0.15       0.2       0.0                          
    0:00:04    1028.5      0.15       0.2       0.0                          
    0:00:04    1028.5      0.15       0.2       0.0                          
    0:00:04    1028.5      0.15       0.2       0.0                          
    0:00:04    1028.5      0.15       0.2       0.0                          
    0:00:04     903.7      0.13       0.2       0.0                          
    0:00:04     902.5      0.14       0.2       0.0                          
    0:00:04     902.5      0.14       0.2       0.0                          
    0:00:04     902.5      0.14       0.2       0.0                          
    0:00:04     902.5      0.14       0.2       0.0                          
    0:00:04     902.5      0.14       0.2       0.0                          
    0:00:04     902.5      0.14       0.2       0.0                          
    0:00:04     902.5      0.14       0.2       0.0                          
    0:00:04     902.5      0.14       0.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     902.5      0.14       0.2       0.0                          
    0:00:04     922.0      0.05       0.0       0.0 sum_o_reg[31]/D          
    0:00:04     927.6      0.02       0.0       0.0 sum_o_reg[31]/D          
    0:00:04     929.7      0.02       0.0       0.0 sum_o_reg[31]/D          
    0:00:04     930.9      0.02       0.0       0.0 sum_o_reg[31]/D          
    0:00:04     938.8      0.02       0.0       0.0 sum_o_reg[31]/D          
    0:00:04     936.8      0.02       0.0       0.0 sum_o_reg[31]/D          
    0:00:05     937.5      0.01       0.0       0.0 sum_o_reg[31]/D          
    0:00:05     937.5      0.01       0.0       0.0                          
    0:00:05     937.5      0.01       0.0       0.0                          
    0:00:05     937.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05     937.5      0.00       0.0       0.0                          
    0:00:05     937.5      0.00       0.0       0.0                          
    0:00:05     913.9      0.01       0.0       0.0                          
    0:00:05     911.4      0.01       0.0       0.0                          
    0:00:05     910.1      0.01       0.0       0.0                          
    0:00:05     908.8      0.01       0.0       0.0                          
    0:00:05     907.5      0.02       0.0       0.0                          
    0:00:05     907.5      0.02       0.0       0.0                          
    0:00:05     924.1      0.01       0.0       0.0                          
    0:00:05     924.1      0.01       0.0       0.0                          
    0:00:05     904.5      0.02       0.0       0.0                          
    0:00:05     898.1      0.04       0.0       0.0                          
    0:00:05     898.1      0.04       0.0       0.0                          
    0:00:05     898.1      0.04       0.0       0.0                          
    0:00:05     898.1      0.04       0.0       0.0                          
    0:00:05     898.1      0.04       0.0       0.0                          
    0:00:05     898.1      0.04       0.0       0.0                          
    0:00:05     915.9      0.01       0.0       0.0 sum_o_reg[31]/D          
    0:00:06     921.8      0.01       0.0       0.0 sum_o_reg[31]/D          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Thu Feb  4 11:27:36 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     32
    Unloaded inputs (LINT-8)                                       30
    Unconnected ports (LINT-28)                                     2

Cells                                                               2
    Connected to power or ground (LINT-32)                          1
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                               30
    Unloaded nets (LINT-2)                                         30
--------------------------------------------------------------------------------

Warning: In design 'acc', net 'add_31/B[30]' driven by pin 'add_31/B[30]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[26]' driven by pin 'add_31/B[26]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[22]' driven by pin 'add_31/B[22]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[18]' driven by pin 'add_31/B[18]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[15]' driven by pin 'add_31/B[15]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[11]' driven by pin 'add_31/B[11]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[7]' driven by pin 'add_31/B[7]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[31]' driven by pin 'add_31/B[31]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[27]' driven by pin 'add_31/B[27]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[23]' driven by pin 'add_31/B[23]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[19]' driven by pin 'add_31/B[19]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[1]' driven by pin 'add_31/B[1]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[12]' driven by pin 'add_31/B[12]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[8]' driven by pin 'add_31/B[8]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[4]' driven by pin 'add_31/B[4]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[28]' driven by pin 'add_31/B[28]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[24]' driven by pin 'add_31/B[24]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[20]' driven by pin 'add_31/B[20]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[16]' driven by pin 'add_31/B[16]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[13]' driven by pin 'add_31/B[13]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[3]' driven by pin 'add_31/B[3]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[5]' driven by pin 'add_31/B[5]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[29]' driven by pin 'add_31/B[29]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[25]' driven by pin 'add_31/B[25]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[21]' driven by pin 'add_31/B[21]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[17]' driven by pin 'add_31/B[17]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[14]' driven by pin 'add_31/B[14]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[10]' driven by pin 'add_31/B[10]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[6]' driven by pin 'add_31/B[6]' has no loads. (LINT-2)
Warning: In design 'acc', net 'add_31/B[2]' driven by pin 'add_31/B[2]' has no loads. (LINT-2)
Warning: In design 'acc_DW01_add_1', input port 'B[31]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[30]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[29]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[28]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[27]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[26]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[25]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[24]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[23]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[22]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[21]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[20]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[19]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[18]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[17]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[16]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[15]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[14]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[13]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[12]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[11]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[10]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[8]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[7]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[6]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[5]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[4]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[3]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[2]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', input port 'B[1]' is unloaded. (LINT-8)
Warning: In design 'acc_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc', a pin on submodule 'add_31' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc', the same net is connected to more than one pin on submodule 'add_31'. (LINT-33)
   Net 'n39' is connected to pins 'B[31]', 'B[30]'', 'B[29]', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design acc has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08     993.4      0.38       0.8       0.0                                0.00  
    0:00:08     993.4      0.38       0.8       0.0                                0.00  
    0:00:08     993.4      0.38       0.8       0.0                                0.00  
    0:00:08     993.4      0.38       0.8       0.0                                0.00  
    0:00:08     993.4      0.38       0.8       0.0                                0.00  
    0:00:08     879.8      0.39       0.8       0.0                                0.00  
    0:00:08     880.9      0.38       0.8       0.0                                0.00  
    0:00:08     880.9      0.38       0.8       0.0                                0.00  
    0:00:08     880.9      0.38       0.7       0.0                                0.00  
    0:00:08     880.9      0.38       0.7       0.0                                0.00  
    0:00:08     880.9      0.38       0.7       0.0                                0.00  
    0:00:08     880.9      0.38       0.7       0.0                                0.00  
    0:00:08     880.9      0.38       0.7       0.0                                0.00  
    0:00:08     880.9      0.38       0.7       0.0                                0.00  
    0:00:08     880.9      0.38       0.7       0.0                                0.00  
    0:00:08     882.1      0.38       0.7       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08     882.1      0.38       0.7       0.0                                0.00  
    0:00:08     893.6      0.33       0.6       0.0 sum_o_reg[31]/D                0.00  
    0:00:08     938.0      0.27       0.5       0.0 sum_o_reg[31]/D                0.00  
    0:00:08     948.5      0.24       0.4       0.0 sum_o_reg[31]/D                0.00  
    0:00:08     953.5      0.22       0.3       0.0 sum_o_reg[31]/D                0.00  
    0:00:08     956.1      0.20       0.3       0.0 sum_o_reg[31]/D                0.00  
    0:00:09     965.2      0.17       0.2       0.0 sum_o_reg[31]/D                0.00  
    0:00:09     969.3      0.16       0.2       0.0 sum_o_reg[31]/D                0.00  
    0:00:09     973.6      0.15       0.2       0.0 sum_o_reg[31]/D                0.00  
    0:00:09     997.0      0.13       0.2       0.0 sum_o_reg[31]/D                0.00  
    0:00:09    1016.3      0.13       0.2       0.0 sum_o_reg[31]/D                0.00  
    0:00:09    1016.6      0.12       0.1       0.0 sum_o_reg[31]/D                0.00  
    0:00:09    1029.0      0.10       0.1       0.0 sum_o_reg[31]/D                0.00  
    0:00:09    1044.3      0.09       0.1       0.0 sum_o_reg[31]/D                0.00  
    0:00:09    1048.9      0.09       0.1       0.0 sum_o_reg[31]/D                0.00  
    0:00:09    1037.9      0.09       0.1       0.0 sum_o_reg[31]/D                0.00  
    0:00:10    1053.4      0.06       0.1       0.0 sum_o_reg[31]/D                0.00  
    0:00:10    1059.3      0.05       0.1       0.0 sum_o_reg[31]/D                0.00  
    0:00:10    1068.9      0.05       0.0       0.0 sum_o_reg[31]/D                0.00  
    0:00:10    1070.7      0.04       0.0       0.0 sum_o_reg[31]/D                0.00  
    0:00:10    1080.6      0.04       0.0       0.0 sum_o_reg[31]/D                0.00  
    0:00:11    1150.8      0.02       0.0       0.0                                0.00  
    0:00:11    1161.4      0.02       0.0       0.0 sum_o_reg[31]/D                0.00  
    0:00:11    1159.9      0.02       0.0       0.0 sum_o_reg[31]/D                0.00  
    0:00:11    1159.7      0.01       0.0       0.0 sum_o_reg[31]/D                0.00  
    0:00:11    1156.9      0.01       0.0       0.0 sum_o_reg[31]/D                0.00  
    0:00:12    1186.9      0.01       0.0       0.0                                0.00  
    0:00:12    1181.8      0.01       0.0       0.0 sum_o_reg[31]/D                0.00  
    0:00:12    1164.0      0.00       0.0       0.0                                0.00  
    0:00:12    1156.4      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:12    1156.4      0.00       0.0       0.0                                0.00  
    0:00:12    1156.4      0.00       0.0       0.0                                0.00  
    0:00:12    1086.7      0.01       0.0       0.0                                0.00  
    0:00:12    1079.1      0.01       0.0       0.0                                0.00  
    0:00:12    1076.6      0.01       0.0       0.0                                0.00  
    0:00:12    1072.7      0.01       0.0       0.0                                0.00  
    0:00:12    1071.5      0.01       0.0       0.0                                0.00  
    0:00:12    1071.5      0.01       0.0       0.0                                0.00  
    0:00:12    1082.4      0.01       0.0       0.0                                0.00  
    0:00:12    1027.0      0.01       0.0       0.0                                0.00  
    0:00:12     986.1      0.01       0.0       0.0                                0.00  
    0:00:12     986.1      0.01       0.0       0.0                                0.00  
    0:00:12     986.1      0.01       0.0       0.0                                0.00  
    0:00:12     986.1      0.01       0.0       0.0                                0.00  
    0:00:12     986.1      0.01       0.0       0.0                                0.00  
    0:00:12     986.1      0.01       0.0       0.0                                0.00  
    0:00:13     984.8      0.01       0.0       0.0 sum_o_reg[31]/D                0.00  
    0:00:13     978.2      0.01       0.0       0.0                                0.00  
    0:00:13     972.1      0.01       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > acc_area.txt
report_power > acc_power.txt
report_timing -delay min > acc_min_delay.txt
report_timing -delay max > acc_max_delay.txt
#### write out final netlist ######
write -format verilog acc -output acc.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/16bit/unarytemporal/acc.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit
Memory usage for this session 142 Mbytes.
Memory usage for this session including child processes 142 Mbytes.
CPU usage for this session 13 seconds ( 0.00 hours ).
Elapsed time for this session 15 seconds ( 0.00 hours ).

Thank you...
