MU_HARD_RESET_WAIT,VAR_0
PCI_BRIDGE_CONTROL,VAR_1
PCI_BRIDGE_CTL_BUS_RESET,VAR_2
PCI_COMMAND,VAR_3
PCI_COMMAND_MASTER,VAR_4
msleep,FUNC_0
pci_read_config_byte,FUNC_1
pci_read_config_dword,FUNC_2
pci_read_config_word,FUNC_3
pci_write_config_byte,FUNC_4
pci_write_config_dword,FUNC_5
ssleep,FUNC_6
stex_hard_reset,FUNC_7
hba,VAR_5
bus,VAR_6
i,VAR_7
pci_cmd,VAR_8
pci_bctl,VAR_9
