Reading netlist file: "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\Rotary_Up_Led\impl\gwsynthesis\Rotary_Up_Led.vg"
Parsing netlist file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\Rotary_Up_Led\impl\gwsynthesis\Rotary_Up_Led.vg" completed
Processing netlist completed
Reading constraint file: "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\Rotary_Up_Led\src\Rotary_Up_Led.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'Fg_Clk' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\Rotary_Up_Led\impl\pnr\Rotary_Up_Led.power.html" completed
Generate file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\Rotary_Up_Led\impl\pnr\Rotary_Up_Led.pin.html" completed
Generate file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\Rotary_Up_Led\impl\pnr\Rotary_Up_Led.rpt.html" completed
Generate file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\Rotary_Up_Led\impl\pnr\Rotary_Up_Led.rpt.txt" completed
Generate file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\Rotary_Up_Led\impl\pnr\Rotary_Up_Led.tr.html" completed
Tue Jul 22 21:33:16 2025

