{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669465130412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669465130413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 12:18:50 2022 " "Processing started: Sat Nov 26 12:18:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669465130413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465130413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hackathon -c hackathon " "Command: quartus_map --read_settings_files=on --write_settings_files=off hackathon -c hackathon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465130413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669465130716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669465130717 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"control\";  expecting \";\" top.v(102) " "Verilog HDL syntax error at top.v(102) near text: \"control\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/top.v" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/top.v" 102 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669465138082 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top top.v(3) " "Ignored design unit \"top\" at top.v(3) due to previous errors" {  } { { "../src/top.v" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/top.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669465138082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/top.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/eth_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/eth_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_fifo " "Found entity 1: eth_fifo" {  } { { "../src/eth_fifo.v" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/eth_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/uart_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/uart_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo " "Found entity 1: uart_fifo" {  } { { "../src/uart_fifo.v" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/uart_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/cdc_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/cdc_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_pipeline " "Found entity 1: cdc_pipeline" {  } { { "../src/cdc_pipeline.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/cdc_pipeline.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/crc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/crc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "../src/crc.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/crc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA mac_rx.sv(23) " "Verilog HDL Declaration information at mac_rx.sv(23): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "../src/mac_rx.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/mac_rx.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669465138088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/mac_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/mac_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_rx " "Found entity 1: mac_rx" {  } { { "../src/mac_rx.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/mac_rx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/mac_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/mac_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tx " "Found entity 1: mac_tx" {  } { { "../src/mac_tx.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/mac_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/mac_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/mac_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_wrapper " "Found entity 1: mac_wrapper" {  } { { "../src/mac_wrapper.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/mac_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/reset_release.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/reset_release.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_release " "Found entity 1: reset_release" {  } { { "../src/reset_release.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/reset_release.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/uart_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/uart_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_counter " "Found entity 1: uart_counter" {  } { { "../src/uart_counter.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/uart_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data uart_rx.sv(25) " "Verilog HDL Declaration information at uart_rx.sv(25): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "../src/uart_rx.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/uart_rx.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669465138092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/uart_rx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/uart_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrapper " "Found entity 1: uart_wrapper" {  } { { "../src/uart_wrapper.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/uart_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/debug_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/debug_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_port " "Found entity 1: debug_port" {  } { { "../src/debug_port.v" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/debug_port.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/mhp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/mhp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mhp " "Found entity 1: mhp" {  } { { "../src/mhp.v" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/mhp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/task_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/task_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 task_manager " "Found entity 1: task_manager" {  } { { "../src/task_manager.v" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/task_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hackathon_fpga/Desktop/hackathon_base/src/tb/tb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hackathon_fpga/Desktop/hackathon_base/src/tb/tb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../src/tb/tb_top.sv" "" { Text "/home/hackathon_fpga/Desktop/hackathon_base/src/tb/tb_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669465138097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138097 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669465138141 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 26 12:18:58 2022 " "Processing ended: Sat Nov 26 12:18:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669465138141 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669465138141 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669465138141 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138141 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669465138278 ""}
