create_clock -add -name clock -period 10.00 [get_ports fpga_clk]
set_property PACKAGE_PIN Y9 [get_ports fpga_clk]
set_property IOSTANDARD LVCMOS33 [get_ports fpga_clk]

set_property PACKAGE_PIN P16 [get_ports {reset}]

set_property PACKAGE_PIN V18 [get_ports {rgb[11]}]
set_property PACKAGE_PIN V19 [get_ports {rgb[10]}]
set_property PACKAGE_PIN U20 [get_ports {rgb[9]}]
set_property PACKAGE_PIN V20 [get_ports {rgb[8]}]
set_property PACKAGE_PIN AA21 [get_ports {rgb[7]}]
set_property PACKAGE_PIN AB21 [get_ports {rgb[6]}]
set_property PACKAGE_PIN AA22 [get_ports {rgb[5]}]
set_property PACKAGE_PIN AB22 [get_ports {rgb[4]}]
set_property PACKAGE_PIN AB19 [get_ports {rgb[3]}]
set_property PACKAGE_PIN AB20 [get_ports {rgb[2]}]
set_property PACKAGE_PIN Y20 [get_ports {rgb[1]}]
set_property PACKAGE_PIN Y21 [get_ports {rgb[0]}]
set_property PACKAGE_PIN AA19 [get_ports {hsync}]
set_property PACKAGE_PIN Y19 [get_ports {vsync}]

set_property IOSTANDARD LVCMOS18 [get_ports reset]

set_property IOSTANDARD LVCMOS33 [get_ports {rgb[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports hsync]
set_property IOSTANDARD LVCMOS18 [get_ports vsync]

set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data_enable_step[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {transmit[0]}]
