Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 13 03:19:38 2023
| Host         : Juwan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_fpga_timing_summary_routed.rpt -pb top_module_fpga_timing_summary_routed.pb -rpx top_module_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  237         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (237)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (607)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (237)
--------------------------
 There are 184 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: oHz/r_clk_1Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (607)
--------------------------------------------------
 There are 607 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  616          inf        0.000                      0                  616           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           616 Endpoints
Min Delay           616 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uat_stmch/tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.233ns  (logic 4.073ns (44.115%)  route 5.160ns (55.885%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDPE                         0.000     0.000 r  uat_stmch/tx_reg/C
    SLICE_X10Y75         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  uat_stmch/tx_reg/Q
                         net (fo=1, routed)           5.160     5.678    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     9.233 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     9.233    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/write_addres_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 4.077ns (56.986%)  route 3.077ns (43.014%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE                         0.000     0.000 r  u_report_funct/write_addres_r_reg[2]/C
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  u_report_funct/write_addres_r_reg[2]/Q
                         net (fo=4, routed)           3.077     3.601    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.154 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.154    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_inst_uart/clean_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 4.011ns (57.807%)  route 2.928ns (42.193%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE                         0.000     0.000 r  debounce_inst_uart/clean_out_reg/C
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debounce_inst_uart/clean_out_reg/Q
                         net (fo=55, routed)          2.928     3.384    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     6.939 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.939    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/write_addres_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 4.044ns (60.116%)  route 2.683ns (39.884%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE                         0.000     0.000 r  u_report_funct/write_addres_r_reg[0]/C
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  u_report_funct/write_addres_r_reg[0]/Q
                         net (fo=4, routed)           2.683     3.207    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.728 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.728    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/write_addres_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_ctrl/signal_data_address_uart_incr_r_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 2.871ns (43.470%)  route 3.734ns (56.530%))
  Logic Levels:           10  (CARRY4=7 FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE                         0.000     0.000 r  u_report_funct/write_addres_r_reg[6]/C
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  u_report_funct/write_addres_r_reg[6]/Q
                         net (fo=3, routed)           0.783     1.307    uart_ctrl/write_addres_r_reg[0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.829 r  uart_ctrl/address_range_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.829    uart_ctrl/address_range_1_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.943 r  uart_ctrl/address_range_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.943    uart_ctrl/address_range_1_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.057 r  uart_ctrl/address_range_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.057    uart_ctrl/address_range_1_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.171 r  uart_ctrl/address_range_1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.171    uart_ctrl/address_range_1_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.410 r  uart_ctrl/address_range_1_carry__4/O[2]
                         net (fo=2, routed)           1.133     3.544    uart_ctrl/address_range_1[22]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.302     3.846 r  uart_ctrl/signal_enable_uart_r1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     3.846    uart_ctrl/signal_enable_uart_r1_carry__1_i_5_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.247 r  uart_ctrl/signal_enable_uart_r1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.247    uart_ctrl/signal_enable_uart_r1_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.475 r  uart_ctrl/signal_enable_uart_r1_carry__2/CO[2]
                         net (fo=3, routed)           1.131     5.605    uart_ctrl/signal_enable_uart_r1_carry__2_n_1
    SLICE_X11Y78         LUT4 (Prop_lut4_I1_O)        0.313     5.918 r  uart_ctrl/signal_data_address_uart_incr_r[0]_i_1/O
                         net (fo=32, routed)          0.686     6.605    uart_ctrl/signal_data_address_uart_incr_r
    SLICE_X8Y83          FDCE                                         r  uart_ctrl/signal_data_address_uart_incr_r_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/write_addres_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_ctrl/signal_data_address_uart_incr_r_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 2.871ns (43.470%)  route 3.734ns (56.530%))
  Logic Levels:           10  (CARRY4=7 FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE                         0.000     0.000 r  u_report_funct/write_addres_r_reg[6]/C
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  u_report_funct/write_addres_r_reg[6]/Q
                         net (fo=3, routed)           0.783     1.307    uart_ctrl/write_addres_r_reg[0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.829 r  uart_ctrl/address_range_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.829    uart_ctrl/address_range_1_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.943 r  uart_ctrl/address_range_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.943    uart_ctrl/address_range_1_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.057 r  uart_ctrl/address_range_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.057    uart_ctrl/address_range_1_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.171 r  uart_ctrl/address_range_1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.171    uart_ctrl/address_range_1_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.410 r  uart_ctrl/address_range_1_carry__4/O[2]
                         net (fo=2, routed)           1.133     3.544    uart_ctrl/address_range_1[22]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.302     3.846 r  uart_ctrl/signal_enable_uart_r1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     3.846    uart_ctrl/signal_enable_uart_r1_carry__1_i_5_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.247 r  uart_ctrl/signal_enable_uart_r1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.247    uart_ctrl/signal_enable_uart_r1_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.475 r  uart_ctrl/signal_enable_uart_r1_carry__2/CO[2]
                         net (fo=3, routed)           1.131     5.605    uart_ctrl/signal_enable_uart_r1_carry__2_n_1
    SLICE_X11Y78         LUT4 (Prop_lut4_I1_O)        0.313     5.918 r  uart_ctrl/signal_data_address_uart_incr_r[0]_i_1/O
                         net (fo=32, routed)          0.686     6.605    uart_ctrl/signal_data_address_uart_incr_r
    SLICE_X8Y83          FDCE                                         r  uart_ctrl/signal_data_address_uart_incr_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/write_addres_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_ctrl/signal_data_address_uart_incr_r_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 2.871ns (43.470%)  route 3.734ns (56.530%))
  Logic Levels:           10  (CARRY4=7 FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE                         0.000     0.000 r  u_report_funct/write_addres_r_reg[6]/C
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  u_report_funct/write_addres_r_reg[6]/Q
                         net (fo=3, routed)           0.783     1.307    uart_ctrl/write_addres_r_reg[0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.829 r  uart_ctrl/address_range_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.829    uart_ctrl/address_range_1_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.943 r  uart_ctrl/address_range_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.943    uart_ctrl/address_range_1_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.057 r  uart_ctrl/address_range_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.057    uart_ctrl/address_range_1_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.171 r  uart_ctrl/address_range_1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.171    uart_ctrl/address_range_1_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.410 r  uart_ctrl/address_range_1_carry__4/O[2]
                         net (fo=2, routed)           1.133     3.544    uart_ctrl/address_range_1[22]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.302     3.846 r  uart_ctrl/signal_enable_uart_r1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     3.846    uart_ctrl/signal_enable_uart_r1_carry__1_i_5_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.247 r  uart_ctrl/signal_enable_uart_r1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.247    uart_ctrl/signal_enable_uart_r1_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.475 r  uart_ctrl/signal_enable_uart_r1_carry__2/CO[2]
                         net (fo=3, routed)           1.131     5.605    uart_ctrl/signal_enable_uart_r1_carry__2_n_1
    SLICE_X11Y78         LUT4 (Prop_lut4_I1_O)        0.313     5.918 r  uart_ctrl/signal_data_address_uart_incr_r[0]_i_1/O
                         net (fo=32, routed)          0.686     6.605    uart_ctrl/signal_data_address_uart_incr_r
    SLICE_X8Y83          FDCE                                         r  uart_ctrl/signal_data_address_uart_incr_r_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/write_addres_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_ctrl/signal_data_address_uart_incr_r_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 2.871ns (43.470%)  route 3.734ns (56.530%))
  Logic Levels:           10  (CARRY4=7 FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE                         0.000     0.000 r  u_report_funct/write_addres_r_reg[6]/C
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  u_report_funct/write_addres_r_reg[6]/Q
                         net (fo=3, routed)           0.783     1.307    uart_ctrl/write_addres_r_reg[0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.829 r  uart_ctrl/address_range_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.829    uart_ctrl/address_range_1_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.943 r  uart_ctrl/address_range_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.943    uart_ctrl/address_range_1_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.057 r  uart_ctrl/address_range_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.057    uart_ctrl/address_range_1_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.171 r  uart_ctrl/address_range_1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.171    uart_ctrl/address_range_1_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.410 r  uart_ctrl/address_range_1_carry__4/O[2]
                         net (fo=2, routed)           1.133     3.544    uart_ctrl/address_range_1[22]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.302     3.846 r  uart_ctrl/signal_enable_uart_r1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     3.846    uart_ctrl/signal_enable_uart_r1_carry__1_i_5_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.247 r  uart_ctrl/signal_enable_uart_r1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.247    uart_ctrl/signal_enable_uart_r1_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.475 r  uart_ctrl/signal_enable_uart_r1_carry__2/CO[2]
                         net (fo=3, routed)           1.131     5.605    uart_ctrl/signal_enable_uart_r1_carry__2_n_1
    SLICE_X11Y78         LUT4 (Prop_lut4_I1_O)        0.313     5.918 r  uart_ctrl/signal_data_address_uart_incr_r[0]_i_1/O
                         net (fo=32, routed)          0.686     6.605    uart_ctrl/signal_data_address_uart_incr_r
    SLICE_X8Y83          FDCE                                         r  uart_ctrl/signal_data_address_uart_incr_r_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/write_addres_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_ctrl/signal_data_address_uart_incr_r_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 2.871ns (43.520%)  route 3.726ns (56.480%))
  Logic Levels:           10  (CARRY4=7 FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE                         0.000     0.000 r  u_report_funct/write_addres_r_reg[6]/C
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  u_report_funct/write_addres_r_reg[6]/Q
                         net (fo=3, routed)           0.783     1.307    uart_ctrl/write_addres_r_reg[0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.829 r  uart_ctrl/address_range_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.829    uart_ctrl/address_range_1_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.943 r  uart_ctrl/address_range_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.943    uart_ctrl/address_range_1_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.057 r  uart_ctrl/address_range_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.057    uart_ctrl/address_range_1_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.171 r  uart_ctrl/address_range_1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.171    uart_ctrl/address_range_1_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.410 r  uart_ctrl/address_range_1_carry__4/O[2]
                         net (fo=2, routed)           1.133     3.544    uart_ctrl/address_range_1[22]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.302     3.846 r  uart_ctrl/signal_enable_uart_r1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     3.846    uart_ctrl/signal_enable_uart_r1_carry__1_i_5_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.247 r  uart_ctrl/signal_enable_uart_r1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.247    uart_ctrl/signal_enable_uart_r1_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.475 r  uart_ctrl/signal_enable_uart_r1_carry__2/CO[2]
                         net (fo=3, routed)           1.131     5.605    uart_ctrl/signal_enable_uart_r1_carry__2_n_1
    SLICE_X11Y78         LUT4 (Prop_lut4_I1_O)        0.313     5.918 r  uart_ctrl/signal_data_address_uart_incr_r[0]_i_1/O
                         net (fo=32, routed)          0.679     6.597    uart_ctrl/signal_data_address_uart_incr_r
    SLICE_X8Y82          FDCE                                         r  uart_ctrl/signal_data_address_uart_incr_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/write_addres_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_ctrl/signal_data_address_uart_incr_r_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 2.871ns (43.520%)  route 3.726ns (56.480%))
  Logic Levels:           10  (CARRY4=7 FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE                         0.000     0.000 r  u_report_funct/write_addres_r_reg[6]/C
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  u_report_funct/write_addres_r_reg[6]/Q
                         net (fo=3, routed)           0.783     1.307    uart_ctrl/write_addres_r_reg[0]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.829 r  uart_ctrl/address_range_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.829    uart_ctrl/address_range_1_carry__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.943 r  uart_ctrl/address_range_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.943    uart_ctrl/address_range_1_carry__1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.057 r  uart_ctrl/address_range_1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.057    uart_ctrl/address_range_1_carry__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.171 r  uart_ctrl/address_range_1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.171    uart_ctrl/address_range_1_carry__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.410 r  uart_ctrl/address_range_1_carry__4/O[2]
                         net (fo=2, routed)           1.133     3.544    uart_ctrl/address_range_1[22]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.302     3.846 r  uart_ctrl/signal_enable_uart_r1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     3.846    uart_ctrl/signal_enable_uart_r1_carry__1_i_5_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.247 r  uart_ctrl/signal_enable_uart_r1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.247    uart_ctrl/signal_enable_uart_r1_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.475 r  uart_ctrl/signal_enable_uart_r1_carry__2/CO[2]
                         net (fo=3, routed)           1.131     5.605    uart_ctrl/signal_enable_uart_r1_carry__2_n_1
    SLICE_X11Y78         LUT4 (Prop_lut4_I1_O)        0.313     5.918 r  uart_ctrl/signal_data_address_uart_incr_r[0]_i_1/O
                         net (fo=32, routed)          0.679     6.597    uart_ctrl/signal_data_address_uart_incr_r
    SLICE_X8Y82          FDCE                                         r  uart_ctrl/signal_data_address_uart_incr_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 COMP_stream_ctrl/bram_data_address_comp_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_report_funct/count_b1_r_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.147%)  route 0.132ns (50.853%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE                         0.000     0.000 r  COMP_stream_ctrl/bram_data_address_comp_reg_reg[7]/C
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  COMP_stream_ctrl/bram_data_address_comp_reg_reg[7]/Q
                         net (fo=4, routed)           0.132     0.260    u_report_funct/D[7]
    SLICE_X9Y78          FDCE                                         r  u_report_funct/count_b1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COMP_stream_ctrl/bram_data_address_comp_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_report_funct/count_b1_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE                         0.000     0.000 r  COMP_stream_ctrl/bram_data_address_comp_reg_reg[6]/C
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COMP_stream_ctrl/bram_data_address_comp_reg_reg[6]/Q
                         net (fo=5, routed)           0.139     0.280    u_report_funct/D[6]
    SLICE_X9Y78          FDCE                                         r  u_report_funct/count_b1_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/intermediate_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_report_funct/word_report_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.167ns (59.169%)  route 0.115ns (40.831%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE                         0.000     0.000 r  u_report_funct/intermediate_reg_reg[6]/C
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_report_funct/intermediate_reg_reg[6]/Q
                         net (fo=1, routed)           0.115     0.282    u_report_funct/intermediate_reg[6]
    SLICE_X11Y79         FDCE                                         r  u_report_funct/word_report_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/intermediate_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_report_funct/word_report_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.167ns (58.960%)  route 0.116ns (41.040%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE                         0.000     0.000 r  u_report_funct/intermediate_reg_reg[4]/C
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_report_funct/intermediate_reg_reg[4]/Q
                         net (fo=1, routed)           0.116     0.283    u_report_funct/intermediate_reg[4]
    SLICE_X11Y79         FDCE                                         r  u_report_funct/word_report_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/intermediate_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_report_funct/word_report_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.167ns (58.960%)  route 0.116ns (41.040%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE                         0.000     0.000 r  u_report_funct/intermediate_reg_reg[5]/C
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_report_funct/intermediate_reg_reg[5]/Q
                         net (fo=1, routed)           0.116     0.283    u_report_funct/intermediate_reg[5]
    SLICE_X11Y79         FDCE                                         r  u_report_funct/word_report_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COMP_stream_ctrl/bram_data_address_comp_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_report_funct/count_b1_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.449%)  route 0.144ns (50.551%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE                         0.000     0.000 r  COMP_stream_ctrl/bram_data_address_comp_reg_reg[5]/C
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COMP_stream_ctrl/bram_data_address_comp_reg_reg[5]/Q
                         net (fo=4, routed)           0.144     0.285    u_report_funct/D[5]
    SLICE_X9Y78          FDCE                                         r  u_report_funct/count_b1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_Read_write_w1/read_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uat_stmch/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.453%)  route 0.107ns (36.547%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE                         0.000     0.000 r  bram_Read_write_w1/read_data_reg[0]/C
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_Read_write_w1/read_data_reg[0]/Q
                         net (fo=1, routed)           0.107     0.248    uart_ctrl/data_reg[8][0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.293 r  uart_ctrl/data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    uat_stmch/D[0]
    SLICE_X11Y77         FDCE                                         r  uat_stmch/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_report_funct/count_b1_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram_Read_write_count_b1/memory_reg/DIADI[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.133ns (43.927%)  route 0.170ns (56.073%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE                         0.000     0.000 r  u_report_funct/count_b1_r_reg[7]/C
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  u_report_funct/count_b1_r_reg[7]/Q
                         net (fo=1, routed)           0.170     0.303    bram_Read_write_count_b1/Q[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram_Read_write_count_b1/memory_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_p_v1/word_to_STE_sensed/STE_MATCH_VECTOR_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA_p_v1/STE_local_match/out_bits_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.558%)  route 0.168ns (54.442%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE                         0.000     0.000 r  CA_p_v1/word_to_STE_sensed/STE_MATCH_VECTOR_reg[23]/C
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CA_p_v1/word_to_STE_sensed/STE_MATCH_VECTOR_reg[23]/Q
                         net (fo=2, routed)           0.168     0.309    CA_p_v1/STE_local_match/Q[1]
    SLICE_X12Y81         FDRE                                         r  CA_p_v1/STE_local_match/out_bits_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uat_stmch/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uat_stmch/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE                         0.000     0.000 r  uat_stmch/counter_reg[6]/C
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uat_stmch/counter_reg[6]/Q
                         net (fo=3, routed)           0.084     0.212    uat_stmch/counter_reg[6]
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.099     0.311 r  uat_stmch/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     0.311    uat_stmch/counter[7]
    SLICE_X9Y74          FDCE                                         r  uat_stmch/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





