[13:28:10.770] <TB0>     INFO: *** Welcome to pxar ***
[13:28:10.770] <TB0>     INFO: *** Today: 2016/09/15
[13:28:10.776] <TB0>     INFO: *** Version: 47bc-dirty
[13:28:10.777] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C15.dat
[13:28:10.777] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:28:10.777] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//defaultMaskFile.dat
[13:28:10.777] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters_C15.dat
[13:28:10.851] <TB0>     INFO:         clk: 4
[13:28:10.851] <TB0>     INFO:         ctr: 4
[13:28:10.851] <TB0>     INFO:         sda: 19
[13:28:10.851] <TB0>     INFO:         tin: 9
[13:28:10.851] <TB0>     INFO:         level: 15
[13:28:10.851] <TB0>     INFO:         triggerdelay: 0
[13:28:10.851] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:28:10.851] <TB0>     INFO: Log level: DEBUG
[13:28:10.861] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:28:10.873] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:28:10.877] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:28:10.879] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:28:12.432] <TB0>     INFO: DUT info: 
[13:28:12.432] <TB0>     INFO: The DUT currently contains the following objects:
[13:28:12.432] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:28:12.432] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:28:12.432] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:28:12.432] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:28:12.432] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.432] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.432] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.432] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.432] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.432] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.432] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.432] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.432] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.432] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.433] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.433] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.433] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.433] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.433] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.433] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:12.433] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:28:12.434] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:28:12.435] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:28:12.443] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32964608
[13:28:12.443] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xd34310
[13:28:12.443] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xca6770
[13:28:12.443] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f19d1d94010
[13:28:12.443] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f19d7fff510
[13:28:12.443] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33030144 fPxarMemory = 0x7f19d1d94010
[13:28:12.444] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[13:28:12.445] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 455.8mA
[13:28:12.445] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.4 C
[13:28:12.445] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:28:12.846] <TB0>     INFO: enter 'restricted' command line mode
[13:28:12.846] <TB0>     INFO: enter test to run
[13:28:12.846] <TB0>     INFO:   test: FPIXTest no parameter change
[13:28:12.846] <TB0>     INFO:   running: fpixtest
[13:28:12.846] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:28:12.848] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:28:12.848] <TB0>     INFO: ######################################################################
[13:28:12.848] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:28:12.848] <TB0>     INFO: ######################################################################
[13:28:12.852] <TB0>     INFO: ######################################################################
[13:28:12.852] <TB0>     INFO: PixTestPretest::doTest()
[13:28:12.852] <TB0>     INFO: ######################################################################
[13:28:12.855] <TB0>     INFO:    ----------------------------------------------------------------------
[13:28:12.855] <TB0>     INFO:    PixTestPretest::programROC() 
[13:28:12.855] <TB0>     INFO:    ----------------------------------------------------------------------
[13:28:30.872] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:28:30.872] <TB0>     INFO: IA differences per ROC:  17.7 18.5 18.5 18.5 18.5 18.5 17.7 19.3 17.7 20.1 19.3 19.3 19.3 16.9 19.3 17.7
[13:28:30.946] <TB0>     INFO:    ----------------------------------------------------------------------
[13:28:30.946] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:28:30.946] <TB0>     INFO:    ----------------------------------------------------------------------
[13:28:32.199] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:28:32.701] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:28:33.203] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:28:33.704] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:28:34.206] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:28:34.708] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:28:35.209] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:28:35.711] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:28:36.213] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:28:36.715] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:28:37.216] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:28:37.718] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 3.2 mA
[13:28:38.220] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:28:38.722] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:28:39.223] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:28:39.725] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:28:39.978] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 1.6 1.6 2.4 2.4 2.4 3.2 1.6 1.6 2.4 2.4 
[13:28:39.978] <TB0>     INFO: Test took 9035 ms.
[13:28:39.979] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:28:40.013] <TB0>     INFO:    ----------------------------------------------------------------------
[13:28:40.013] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:28:40.013] <TB0>     INFO:    ----------------------------------------------------------------------
[13:28:40.116] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[13:28:40.217] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[13:28:40.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[13:28:40.419] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[13:28:40.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 23.8187 mA
[13:28:40.623] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 23.8187 mA
[13:28:40.724] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  84 Ia 24.6187 mA
[13:28:40.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  81 Ia 23.8187 mA
[13:28:40.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  82 Ia 23.8187 mA
[13:28:41.025] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  83 Ia 23.8187 mA
[13:28:41.126] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  84 Ia 24.6187 mA
[13:28:41.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  81 Ia 23.8187 mA
[13:28:41.328] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  82 Ia 23.8187 mA
[13:28:41.429] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[13:28:41.529] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6187 mA
[13:28:41.630] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 23.8187 mA
[13:28:41.731] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 23.8187 mA
[13:28:41.832] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  83 Ia 24.6187 mA
[13:28:41.933] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  80 Ia 23.8187 mA
[13:28:42.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  81 Ia 23.8187 mA
[13:28:42.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  82 Ia 23.8187 mA
[13:28:42.235] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  83 Ia 23.8187 mA
[13:28:42.335] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  84 Ia 23.8187 mA
[13:28:42.437] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  85 Ia 24.6187 mA
[13:28:42.537] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  82 Ia 23.8187 mA
[13:28:42.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[13:28:42.739] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 25.4188 mA
[13:28:42.840] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  77 Ia 23.0188 mA
[13:28:42.941] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  83 Ia 24.6187 mA
[13:28:43.042] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  80 Ia 23.8187 mA
[13:28:43.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  81 Ia 23.8187 mA
[13:28:43.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  82 Ia 24.6187 mA
[13:28:43.345] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  79 Ia 23.0188 mA
[13:28:43.445] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  85 Ia 24.6187 mA
[13:28:43.547] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  82 Ia 24.6187 mA
[13:28:43.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  79 Ia 23.0188 mA
[13:28:43.748] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  85 Ia 24.6187 mA
[13:28:43.849] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[13:28:43.950] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 25.4188 mA
[13:28:44.051] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  77 Ia 23.0188 mA
[13:28:44.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  83 Ia 25.4188 mA
[13:28:44.252] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  76 Ia 23.0188 mA
[13:28:44.353] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  82 Ia 24.6187 mA
[13:28:44.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  79 Ia 23.8187 mA
[13:28:44.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  80 Ia 23.8187 mA
[13:28:44.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  81 Ia 24.6187 mA
[13:28:44.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  78 Ia 23.8187 mA
[13:28:44.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  79 Ia 23.8187 mA
[13:28:44.958] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  80 Ia 24.6187 mA
[13:28:45.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[13:28:45.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[13:28:45.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 24.6187 mA
[13:28:45.361] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  77 Ia 23.8187 mA
[13:28:45.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 23.8187 mA
[13:28:45.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  79 Ia 23.8187 mA
[13:28:45.663] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  80 Ia 24.6187 mA
[13:28:45.764] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  77 Ia 23.0188 mA
[13:28:45.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  83 Ia 24.6187 mA
[13:28:45.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  80 Ia 24.6187 mA
[13:28:46.067] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  77 Ia 23.8187 mA
[13:28:46.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  78 Ia 23.8187 mA
[13:28:46.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[13:28:46.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[13:28:46.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 23.8187 mA
[13:28:46.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  81 Ia 23.8187 mA
[13:28:46.672] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  82 Ia 25.4188 mA
[13:28:46.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  75 Ia 23.0188 mA
[13:28:46.873] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  81 Ia 24.6187 mA
[13:28:46.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  78 Ia 23.8187 mA
[13:28:47.074] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  79 Ia 23.8187 mA
[13:28:47.175] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  80 Ia 24.6187 mA
[13:28:47.276] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  77 Ia 23.0188 mA
[13:28:47.377] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  83 Ia 24.6187 mA
[13:28:47.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0188 mA
[13:28:47.579] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 23.8187 mA
[13:28:47.680] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  85 Ia 24.6187 mA
[13:28:47.781] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  82 Ia 23.8187 mA
[13:28:47.882] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  83 Ia 24.6187 mA
[13:28:47.983] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  80 Ia 23.8187 mA
[13:28:48.084] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  81 Ia 23.8187 mA
[13:28:48.184] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  82 Ia 23.8187 mA
[13:28:48.285] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  83 Ia 23.8187 mA
[13:28:48.386] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  84 Ia 24.6187 mA
[13:28:48.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  81 Ia 23.8187 mA
[13:28:48.588] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  82 Ia 23.8187 mA
[13:28:48.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[13:28:48.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[13:28:48.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[13:28:48.991] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  77 Ia 23.0188 mA
[13:28:49.093] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 25.4188 mA
[13:28:49.193] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  76 Ia 23.0188 mA
[13:28:49.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  82 Ia 25.4188 mA
[13:28:49.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  75 Ia 23.0188 mA
[13:28:49.496] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  81 Ia 24.6187 mA
[13:28:49.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  78 Ia 23.8187 mA
[13:28:49.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  79 Ia 23.8187 mA
[13:28:49.798] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  80 Ia 24.6187 mA
[13:28:49.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.2188 mA
[13:28:49.000] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  89 Ia 24.6187 mA
[13:28:50.101] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  86 Ia 24.6187 mA
[13:28:50.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  83 Ia 23.8187 mA
[13:28:50.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  84 Ia 23.8187 mA
[13:28:50.403] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  85 Ia 23.8187 mA
[13:28:50.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  86 Ia 24.6187 mA
[13:28:50.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  83 Ia 23.8187 mA
[13:28:50.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  84 Ia 23.8187 mA
[13:28:50.806] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  85 Ia 24.6187 mA
[13:28:50.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  82 Ia 23.8187 mA
[13:28:51.007] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  83 Ia 23.8187 mA
[13:28:51.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 25.4188 mA
[13:28:51.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  71 Ia 23.8187 mA
[13:28:51.310] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  72 Ia 23.8187 mA
[13:28:51.411] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  73 Ia 23.0188 mA
[13:28:51.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  79 Ia 24.6187 mA
[13:28:51.612] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  76 Ia 23.8187 mA
[13:28:51.713] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  77 Ia 24.6187 mA
[13:28:51.813] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  74 Ia 23.8187 mA
[13:28:51.914] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  75 Ia 23.8187 mA
[13:28:52.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  76 Ia 23.8187 mA
[13:28:52.115] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  77 Ia 25.4188 mA
[13:28:52.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  70 Ia 23.0188 mA
[13:28:52.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[13:28:52.419] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[13:28:52.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  80 Ia 24.6187 mA
[13:28:52.620] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[13:28:52.721] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 23.0188 mA
[13:28:52.822] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  84 Ia 25.4188 mA
[13:28:52.923] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  77 Ia 23.0188 mA
[13:28:53.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  83 Ia 25.4188 mA
[13:28:53.124] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  76 Ia 23.0188 mA
[13:28:53.225] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  82 Ia 24.6187 mA
[13:28:53.326] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  79 Ia 23.8187 mA
[13:28:53.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  80 Ia 24.6187 mA
[13:28:53.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.6187 mA
[13:28:53.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  75 Ia 23.8187 mA
[13:28:53.730] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  76 Ia 23.8187 mA
[13:28:53.831] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[13:28:53.931] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  78 Ia 24.6187 mA
[13:28:54.032] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  75 Ia 23.8187 mA
[13:28:54.133] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  76 Ia 23.8187 mA
[13:28:54.234] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  77 Ia 23.8187 mA
[13:28:54.335] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  78 Ia 23.8187 mA
[13:28:54.435] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  79 Ia 24.6187 mA
[13:28:54.536] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  76 Ia 23.8187 mA
[13:28:54.637] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  77 Ia 24.6187 mA
[13:28:54.739] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[13:28:54.840] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 24.6187 mA
[13:28:54.941] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  76 Ia 23.0188 mA
[13:28:55.041] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 25.4188 mA
[13:28:55.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  75 Ia 23.0188 mA
[13:28:55.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  81 Ia 24.6187 mA
[13:28:55.344] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 24.6187 mA
[13:28:55.446] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  75 Ia 23.8187 mA
[13:28:55.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  76 Ia 23.8187 mA
[13:28:55.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  77 Ia 23.8187 mA
[13:28:55.748] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  78 Ia 23.8187 mA
[13:28:55.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  79 Ia 24.6187 mA
[13:28:55.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 21.4188 mA
[13:28:56.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  94 Ia 24.6187 mA
[13:28:56.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  91 Ia 23.8187 mA
[13:28:56.252] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  92 Ia 23.8187 mA
[13:28:56.352] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  93 Ia 24.6187 mA
[13:28:56.453] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  90 Ia 23.8187 mA
[13:28:56.554] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  91 Ia 23.8187 mA
[13:28:56.655] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  92 Ia 24.6187 mA
[13:28:56.756] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  89 Ia 23.0188 mA
[13:28:56.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  95 Ia 24.6187 mA
[13:28:56.957] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  92 Ia 24.6187 mA
[13:28:57.058] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  89 Ia 23.8187 mA
[13:28:57.159] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[13:28:57.260] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  79 Ia 24.6187 mA
[13:28:57.361] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[13:28:57.461] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[13:28:57.562] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  78 Ia 23.8187 mA
[13:28:57.662] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  79 Ia 24.6187 mA
[13:28:57.763] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  76 Ia 23.0188 mA
[13:28:57.864] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  82 Ia 25.4188 mA
[13:28:57.965] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  75 Ia 23.0188 mA
[13:28:58.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  81 Ia 25.4188 mA
[13:28:58.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  74 Ia 23.0188 mA
[13:28:58.268] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  80 Ia 25.4188 mA
[13:28:58.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.2188 mA
[13:28:58.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 25.4188 mA
[13:28:58.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  82 Ia 23.8187 mA
[13:28:58.672] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  83 Ia 23.8187 mA
[13:28:58.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  84 Ia 24.6187 mA
[13:28:58.873] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  81 Ia 23.8187 mA
[13:28:58.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  82 Ia 23.8187 mA
[13:28:59.074] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  83 Ia 24.6187 mA
[13:28:59.175] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  80 Ia 23.0188 mA
[13:28:59.275] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  86 Ia 24.6187 mA
[13:28:59.376] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  83 Ia 24.6187 mA
[13:28:59.476] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  80 Ia 23.0188 mA
[13:28:59.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[13:28:59.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  82
[13:28:59.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  85
[13:28:59.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  80
[13:28:59.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[13:28:59.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  83
[13:28:59.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  82
[13:28:59.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[13:28:59.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  83
[13:28:59.507] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  70
[13:28:59.507] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[13:28:59.507] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  77
[13:28:59.507] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  79
[13:28:59.507] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  89
[13:28:59.507] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[13:28:59.507] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[13:29:01.332] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[13:29:01.332] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  19.3  19.3  20.9  19.3  20.1  19.3  18.5  19.3  19.3  19.3  19.3  20.1  19.3
[13:29:01.367] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:01.367] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:29:01.367] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:01.502] <TB0>     INFO: Expecting 231680 events.
[13:29:09.558] <TB0>     INFO: 231680 events read in total (7339ms).
[13:29:09.715] <TB0>     INFO: Test took 8346ms.
[13:29:09.916] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 102 and Delta(CalDel) = 57
[13:29:09.920] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 85 and Delta(CalDel) = 59
[13:29:09.923] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 59
[13:29:09.927] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 107 and Delta(CalDel) = 61
[13:29:09.930] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 109 and Delta(CalDel) = 61
[13:29:09.934] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 58
[13:29:09.937] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 56
[13:29:09.941] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:29:09.944] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:29:09.948] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:29:09.951] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 111 and Delta(CalDel) = 60
[13:29:09.954] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 112 and Delta(CalDel) = 61
[13:29:09.958] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:29:09.961] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 77 and Delta(CalDel) = 64
[13:29:09.965] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 105 and Delta(CalDel) = 63
[13:29:09.969] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:29:10.010] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:29:10.043] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:10.043] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:29:10.043] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:10.179] <TB0>     INFO: Expecting 231680 events.
[13:29:18.326] <TB0>     INFO: 231680 events read in total (7432ms).
[13:29:18.331] <TB0>     INFO: Test took 8285ms.
[13:29:18.354] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 30
[13:29:18.670] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28
[13:29:18.674] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[13:29:18.677] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[13:29:18.680] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30
[13:29:18.684] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 29
[13:29:18.687] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[13:29:18.691] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[13:29:18.694] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31.5
[13:29:18.698] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[13:29:18.701] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[13:29:18.705] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:29:18.708] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[13:29:18.711] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[13:29:18.715] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 31
[13:29:18.718] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[13:29:18.753] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:29:18.753] <TB0>     INFO: CalDel:      112   119   114   125   121   117   114   139   145   135   123   131   127   137   135   124
[13:29:18.753] <TB0>     INFO: VthrComp:     51    51    51    53    51    51    51    51    51    51    51    51    51    51    51    51
[13:29:18.758] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C0.dat
[13:29:18.758] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C1.dat
[13:29:18.758] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C2.dat
[13:29:18.759] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C3.dat
[13:29:18.759] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C4.dat
[13:29:18.759] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C5.dat
[13:29:18.759] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C6.dat
[13:29:18.759] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C7.dat
[13:29:18.759] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C8.dat
[13:29:18.759] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C9.dat
[13:29:18.760] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C10.dat
[13:29:18.760] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C11.dat
[13:29:18.760] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C12.dat
[13:29:18.760] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C13.dat
[13:29:18.760] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C14.dat
[13:29:18.760] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C15.dat
[13:29:18.761] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:29:18.761] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:29:18.761] <TB0>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[13:29:18.761] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:29:18.847] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:29:18.847] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:29:18.847] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:29:18.847] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:29:18.850] <TB0>     INFO: ######################################################################
[13:29:18.850] <TB0>     INFO: PixTestTiming::doTest()
[13:29:18.850] <TB0>     INFO: ######################################################################
[13:29:18.850] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:18.850] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:29:18.850] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:18.850] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:29:20.746] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:29:23.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:29:25.292] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:29:26.814] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:29:29.087] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:29:31.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:29:33.633] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:29:35.906] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:29:38.180] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:29:40.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:29:42.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:29:44.999] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:29:47.272] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:29:49.546] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:29:51.819] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:29:54.092] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:29:55.612] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:29:57.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:29:58.651] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:30:00.170] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:30:13.902] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:30:15.421] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:30:16.941] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:30:18.460] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:30:21.860] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:30:23.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:30:24.905] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:30:26.427] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:30:27.950] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:30:29.473] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:30:30.996] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:30:32.518] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:30:34.039] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:30:35.559] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:30:37.080] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:30:38.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:30:40.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:30:41.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:30:43.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:30:44.685] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:30:46.957] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:30:49.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:30:51.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:31:03.826] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:31:06.100] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:31:08.373] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:31:10.647] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:31:12.166] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:31:14.440] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:31:16.713] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:31:18.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:31:21.259] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:31:23.532] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:31:25.806] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:31:28.079] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:31:30.353] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:31:32.626] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:31:34.899] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:31:37.172] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:31:39.445] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:31:41.718] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:31:46.432] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:31:48.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:31:50.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:31:53.251] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:31:55.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:31:57.797] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:31:59.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:32:01.781] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:32:04.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:32:06.328] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:32:08.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:32:10.873] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:32:13.146] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:32:15.420] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:32:17.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:32:19.965] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:32:22.239] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:32:24.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:32:26.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:32:31.224] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:32:32.743] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:32:34.263] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:32:35.782] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:32:37.305] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:32:38.824] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:32:40.344] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:32:41.863] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:32:43.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:32:48.852] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:32:54.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:33:00.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:33:06.009] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:33:11.853] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:33:17.698] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:33:23.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:33:24.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:33:26.397] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:33:27.918] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:33:29.438] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:33:30.960] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:33:32.483] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:33:33.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:33:35.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:33:37.799] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:33:40.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:33:42.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:33:44.619] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:33:46.139] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:33:47.658] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:33:49.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:33:52.205] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:33:54.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:33:56.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:33:59.024] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:34:01.297] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:34:03.571] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:34:05.844] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:34:08.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:34:10.391] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:34:12.663] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:34:14.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:34:17.211] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:34:19.484] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:34:21.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:34:24.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:34:26.304] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:34:28.963] <TB0>     INFO: TBM Phase Settings: 224
[13:34:28.963] <TB0>     INFO: 400MHz Phase: 0
[13:34:28.963] <TB0>     INFO: 160MHz Phase: 7
[13:34:28.963] <TB0>     INFO: Functional Phase Area: 4
[13:34:28.966] <TB0>     INFO: Test took 310116 ms.
[13:34:28.966] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:34:28.967] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:28.967] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:34:28.967] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:28.967] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:34:31.987] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:34:33.883] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:34:35.779] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:34:37.674] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:34:39.569] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:34:41.465] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:34:43.360] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:34:46.760] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:34:50.538] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:34:54.317] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:34:58.094] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:35:01.872] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:35:05.650] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:35:09.428] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:35:13.205] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:35:16.982] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:35:18.502] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:35:20.022] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:35:22.295] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:35:24.569] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:35:26.842] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:35:29.115] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:35:31.392] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:35:32.910] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:35:34.430] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:35:35.950] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:35:38.223] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:35:40.496] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:35:42.771] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:35:45.044] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:35:47.317] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:35:48.837] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:35:50.356] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:35:51.876] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:35:54.149] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:35:56.422] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:35:58.696] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:36:00.970] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:36:03.242] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:36:04.762] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:36:06.281] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:36:07.802] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:36:10.075] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:36:12.349] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:36:14.622] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:36:16.895] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:36:19.168] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:36:20.688] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:36:22.208] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:36:23.728] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:36:25.002] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:36:28.274] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:36:30.548] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:36:32.821] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:36:35.094] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:36:36.614] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:36:38.134] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:36:39.655] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:36:41.927] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:36:44.201] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:36:46.474] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:36:48.747] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:36:51.020] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:36:52.923] <TB0>     INFO: ROC Delay Settings: 228
[13:36:52.923] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:36:52.923] <TB0>     INFO: ROC Port 0 Delay: 4
[13:36:52.923] <TB0>     INFO: ROC Port 1 Delay: 4
[13:36:52.923] <TB0>     INFO: Functional ROC Area: 5
[13:36:52.926] <TB0>     INFO: Test took 143960 ms.
[13:36:52.926] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:36:52.926] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:52.926] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:36:52.926] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:54.065] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4389 4388 4388 4389 4388 4388 4388 4388 e062 c000 a101 80b1 4388 4388 4389 4388 4388 4389 4389 4388 e062 c000 
[13:36:54.065] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4388 4389 4388 4388 4388 4388 4388 4388 e022 c000 a102 80c0 4388 4388 4389 4388 4388 4389 4389 4389 e022 c000 
[13:36:54.065] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4388 438b 4389 4389 4389 4389 4389 4389 e022 c000 a103 8000 4389 4389 4388 4389 4389 4388 4388 4389 e022 c000 
[13:36:54.065] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:37:08.142] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:08.142] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:37:22.179] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:22.179] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:37:36.267] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:36.267] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:37:50.318] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:50.318] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:38:04.385] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:04.385] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:38:18.422] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:18.422] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:38:32.500] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:32.500] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:38:46.559] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:46.559] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:39:00.652] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:00.652] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:39:14.743] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:15.122] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:15.135] <TB0>     INFO: Decoding statistics:
[13:39:15.135] <TB0>     INFO:   General information:
[13:39:15.135] <TB0>     INFO: 	 16bit words read:         240000000
[13:39:15.135] <TB0>     INFO: 	 valid events total:       20000000
[13:39:15.135] <TB0>     INFO: 	 empty events:             20000000
[13:39:15.135] <TB0>     INFO: 	 valid events with pixels: 0
[13:39:15.135] <TB0>     INFO: 	 valid pixel hits:         0
[13:39:15.135] <TB0>     INFO:   Event errors: 	           0
[13:39:15.135] <TB0>     INFO: 	 start marker:             0
[13:39:15.135] <TB0>     INFO: 	 stop marker:              0
[13:39:15.135] <TB0>     INFO: 	 overflow:                 0
[13:39:15.135] <TB0>     INFO: 	 invalid 5bit words:       0
[13:39:15.135] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:39:15.135] <TB0>     INFO:   TBM errors: 		           0
[13:39:15.135] <TB0>     INFO: 	 flawed TBM headers:       0
[13:39:15.135] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:39:15.135] <TB0>     INFO: 	 event ID mismatches:      0
[13:39:15.135] <TB0>     INFO:   ROC errors: 		           0
[13:39:15.135] <TB0>     INFO: 	 missing ROC header(s):    0
[13:39:15.135] <TB0>     INFO: 	 misplaced readback start: 0
[13:39:15.135] <TB0>     INFO:   Pixel decoding errors:	   0
[13:39:15.135] <TB0>     INFO: 	 pixel data incomplete:    0
[13:39:15.135] <TB0>     INFO: 	 pixel address:            0
[13:39:15.135] <TB0>     INFO: 	 pulse height fill bit:    0
[13:39:15.135] <TB0>     INFO: 	 buffer corruption:        0
[13:39:15.135] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:15.135] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:39:15.135] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:15.135] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:15.135] <TB0>     INFO:    Read back bit status: 1
[13:39:15.135] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:15.135] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:15.135] <TB0>     INFO:    Timings are good!
[13:39:15.135] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:15.135] <TB0>     INFO: Test took 142209 ms.
[13:39:15.135] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:39:15.135] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:39:15.136] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:39:15.136] <TB0>     INFO: PixTestTiming::doTest took 596289 ms.
[13:39:15.136] <TB0>     INFO: PixTestTiming::doTest() done
[13:39:15.136] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:39:15.136] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:39:15.136] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:39:15.136] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:39:15.136] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:39:15.137] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:39:15.137] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:39:15.490] <TB0>     INFO: ######################################################################
[13:39:15.491] <TB0>     INFO: PixTestAlive::doTest()
[13:39:15.491] <TB0>     INFO: ######################################################################
[13:39:15.493] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:15.494] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:39:15.494] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:15.495] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:39:15.841] <TB0>     INFO: Expecting 41600 events.
[13:39:19.912] <TB0>     INFO: 41600 events read in total (3355ms).
[13:39:19.912] <TB0>     INFO: Test took 4417ms.
[13:39:19.920] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:19.920] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:39:19.920] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:39:20.295] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:39:20.295] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:39:20.295] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:39:20.298] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:20.298] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:39:20.298] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:20.300] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:39:20.645] <TB0>     INFO: Expecting 41600 events.
[13:39:23.617] <TB0>     INFO: 41600 events read in total (2257ms).
[13:39:23.617] <TB0>     INFO: Test took 3317ms.
[13:39:23.617] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:23.617] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:39:23.617] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:39:23.617] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:39:24.023] <TB0>     INFO: PixTestAlive::maskTest() done
[13:39:24.023] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:39:24.026] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:24.026] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:39:24.026] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:24.028] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:39:24.377] <TB0>     INFO: Expecting 41600 events.
[13:39:28.462] <TB0>     INFO: 41600 events read in total (3370ms).
[13:39:28.463] <TB0>     INFO: Test took 4435ms.
[13:39:28.471] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:28.471] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:39:28.471] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:39:28.842] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:39:28.842] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:39:28.842] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:39:28.843] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:39:28.850] <TB0>     INFO: ######################################################################
[13:39:28.850] <TB0>     INFO: PixTestTrim::doTest()
[13:39:28.850] <TB0>     INFO: ######################################################################
[13:39:28.854] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:28.854] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:39:28.854] <TB0>     INFO:    ----------------------------------------------------------------------
[13:39:28.931] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:39:28.931] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:39:28.952] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:28.952] <TB0>     INFO:     run 1 of 1
[13:39:28.952] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:29.295] <TB0>     INFO: Expecting 5025280 events.
[13:40:14.642] <TB0>     INFO: 1421464 events read in total (44632ms).
[13:40:59.036] <TB0>     INFO: 2827440 events read in total (89026ms).
[13:41:43.269] <TB0>     INFO: 4245224 events read in total (133260ms).
[13:42:07.252] <TB0>     INFO: 5025280 events read in total (157242ms).
[13:42:07.289] <TB0>     INFO: Test took 158338ms.
[13:42:07.344] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:07.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:08.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:10.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:11.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:12.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:14.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:15.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:16.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:18.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:19.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:20.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:22.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:23.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:25.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:26.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:27.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:29.064] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238157824
[13:42:29.067] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4658 minThrLimit = 99.4099 minThrNLimit = 120.303 -> result = 99.4658 -> 99
[13:42:29.068] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8381 minThrLimit = 90.691 minThrNLimit = 112.627 -> result = 90.8381 -> 90
[13:42:29.068] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.804 minThrLimit = 94.7822 minThrNLimit = 116.359 -> result = 94.804 -> 94
[13:42:29.069] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.838 minThrLimit = 107.822 minThrNLimit = 134.113 -> result = 107.838 -> 107
[13:42:29.069] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8983 minThrLimit = 98.8594 minThrNLimit = 120.545 -> result = 98.8983 -> 98
[13:42:29.070] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4223 minThrLimit = 99.4163 minThrNLimit = 120.302 -> result = 99.4223 -> 99
[13:42:29.070] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6607 minThrLimit = 88.6285 minThrNLimit = 110.87 -> result = 88.6607 -> 88
[13:42:29.070] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2012 minThrLimit = 94.1963 minThrNLimit = 116.551 -> result = 94.2012 -> 94
[13:42:29.071] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5866 minThrLimit = 88.5458 minThrNLimit = 108.071 -> result = 88.5866 -> 88
[13:42:29.071] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6472 minThrLimit = 99.6326 minThrNLimit = 120.237 -> result = 99.6472 -> 99
[13:42:29.072] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.694 minThrLimit = 102.623 minThrNLimit = 125.531 -> result = 102.694 -> 102
[13:42:29.072] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.413 minThrLimit = 102.353 minThrNLimit = 132.598 -> result = 102.413 -> 102
[13:42:29.072] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.044 minThrLimit = 103.022 minThrNLimit = 123.468 -> result = 103.044 -> 103
[13:42:29.073] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5 minThrLimit = 92.4996 minThrNLimit = 110.636 -> result = 92.5 -> 92
[13:42:29.073] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.068 minThrLimit = 104.006 minThrNLimit = 126.159 -> result = 104.068 -> 104
[13:42:29.074] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6218 minThrLimit = 86.5564 minThrNLimit = 108.564 -> result = 86.6218 -> 86
[13:42:29.074] <TB0>     INFO: ROC 0 VthrComp = 99
[13:42:29.074] <TB0>     INFO: ROC 1 VthrComp = 90
[13:42:29.074] <TB0>     INFO: ROC 2 VthrComp = 94
[13:42:29.074] <TB0>     INFO: ROC 3 VthrComp = 107
[13:42:29.074] <TB0>     INFO: ROC 4 VthrComp = 98
[13:42:29.074] <TB0>     INFO: ROC 5 VthrComp = 99
[13:42:29.075] <TB0>     INFO: ROC 6 VthrComp = 88
[13:42:29.075] <TB0>     INFO: ROC 7 VthrComp = 94
[13:42:29.075] <TB0>     INFO: ROC 8 VthrComp = 88
[13:42:29.075] <TB0>     INFO: ROC 9 VthrComp = 99
[13:42:29.075] <TB0>     INFO: ROC 10 VthrComp = 102
[13:42:29.075] <TB0>     INFO: ROC 11 VthrComp = 102
[13:42:29.075] <TB0>     INFO: ROC 12 VthrComp = 103
[13:42:29.076] <TB0>     INFO: ROC 13 VthrComp = 92
[13:42:29.076] <TB0>     INFO: ROC 14 VthrComp = 104
[13:42:29.076] <TB0>     INFO: ROC 15 VthrComp = 86
[13:42:29.077] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:42:29.077] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:42:29.093] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:29.093] <TB0>     INFO:     run 1 of 1
[13:42:29.093] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:29.438] <TB0>     INFO: Expecting 5025280 events.
[13:43:05.209] <TB0>     INFO: 886488 events read in total (35056ms).
[13:43:40.224] <TB0>     INFO: 1771536 events read in total (70071ms).
[13:44:14.727] <TB0>     INFO: 2656136 events read in total (104574ms).
[13:44:48.889] <TB0>     INFO: 3531384 events read in total (138736ms).
[13:45:23.796] <TB0>     INFO: 4402064 events read in total (173643ms).
[13:45:48.604] <TB0>     INFO: 5025280 events read in total (198451ms).
[13:45:48.674] <TB0>     INFO: Test took 199581ms.
[13:45:48.852] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:49.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:50.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:52.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:54.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:55.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:57.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:59.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:00.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:02.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:03.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:05.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:07.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:08.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:10.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:11.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:13.443] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:15.017] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280498176
[13:46:15.021] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 62.023 for pixel 0/4 mean/min/max = 47.0057/31.9673/62.044
[13:46:15.021] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 64.2815 for pixel 31/0 mean/min/max = 48.2014/31.8627/64.5402
[13:46:15.022] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.2095 for pixel 8/4 mean/min/max = 46.2876/33.2137/59.3615
[13:46:15.022] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.5817 for pixel 14/72 mean/min/max = 47.8541/35.1238/60.5844
[13:46:15.022] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.3042 for pixel 19/0 mean/min/max = 46.1912/32.0684/60.314
[13:46:15.023] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.2937 for pixel 12/0 mean/min/max = 44.0288/31.6929/56.3648
[13:46:15.023] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.278 for pixel 18/6 mean/min/max = 45.928/34.5096/57.3464
[13:46:15.023] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.4909 for pixel 20/2 mean/min/max = 44.7732/32.995/56.5514
[13:46:15.024] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.1143 for pixel 21/3 mean/min/max = 45.8849/34.6014/57.1685
[13:46:15.024] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.0324 for pixel 21/1 mean/min/max = 45.9436/31.7234/60.1638
[13:46:15.024] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.6243 for pixel 24/79 mean/min/max = 44.3796/32.0677/56.6915
[13:46:15.024] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.1769 for pixel 0/13 mean/min/max = 44.5403/32.5177/56.5628
[13:46:15.025] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.6044 for pixel 16/53 mean/min/max = 44.1339/31.3021/56.9656
[13:46:15.025] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.1726 for pixel 23/7 mean/min/max = 46.0993/33.7174/58.4812
[13:46:15.025] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.696 for pixel 45/33 mean/min/max = 45.8058/33.8581/57.7535
[13:46:15.026] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.4988 for pixel 0/7 mean/min/max = 44.5839/32.4856/56.6823
[13:46:15.026] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:15.158] <TB0>     INFO: Expecting 411648 events.
[13:46:22.674] <TB0>     INFO: 411648 events read in total (6802ms).
[13:46:22.679] <TB0>     INFO: Expecting 411648 events.
[13:46:30.169] <TB0>     INFO: 411648 events read in total (6820ms).
[13:46:30.176] <TB0>     INFO: Expecting 411648 events.
[13:46:37.734] <TB0>     INFO: 411648 events read in total (6882ms).
[13:46:37.744] <TB0>     INFO: Expecting 411648 events.
[13:46:45.334] <TB0>     INFO: 411648 events read in total (6928ms).
[13:46:45.347] <TB0>     INFO: Expecting 411648 events.
[13:46:52.874] <TB0>     INFO: 411648 events read in total (6873ms).
[13:46:52.889] <TB0>     INFO: Expecting 411648 events.
[13:47:00.470] <TB0>     INFO: 411648 events read in total (6927ms).
[13:47:00.489] <TB0>     INFO: Expecting 411648 events.
[13:47:08.037] <TB0>     INFO: 411648 events read in total (6897ms).
[13:47:08.058] <TB0>     INFO: Expecting 411648 events.
[13:47:15.633] <TB0>     INFO: 411648 events read in total (6928ms).
[13:47:15.656] <TB0>     INFO: Expecting 411648 events.
[13:47:23.187] <TB0>     INFO: 411648 events read in total (6887ms).
[13:47:23.213] <TB0>     INFO: Expecting 411648 events.
[13:47:30.738] <TB0>     INFO: 411648 events read in total (6877ms).
[13:47:30.766] <TB0>     INFO: Expecting 411648 events.
[13:47:38.192] <TB0>     INFO: 411648 events read in total (6783ms).
[13:47:38.222] <TB0>     INFO: Expecting 411648 events.
[13:47:45.578] <TB0>     INFO: 411648 events read in total (6709ms).
[13:47:45.613] <TB0>     INFO: Expecting 411648 events.
[13:47:53.034] <TB0>     INFO: 411648 events read in total (6783ms).
[13:47:53.068] <TB0>     INFO: Expecting 411648 events.
[13:48:00.643] <TB0>     INFO: 411648 events read in total (6940ms).
[13:48:00.688] <TB0>     INFO: Expecting 411648 events.
[13:48:08.122] <TB0>     INFO: 411648 events read in total (6810ms).
[13:48:08.161] <TB0>     INFO: Expecting 411648 events.
[13:48:15.561] <TB0>     INFO: 411648 events read in total (6767ms).
[13:48:15.603] <TB0>     INFO: Test took 120577ms.
[13:48:16.101] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1215 < 35 for itrim+1 = 102; old thr = 34.4584 ... break
[13:48:16.113] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6252 < 35 for itrim = 90; old thr = 33.5503 ... break
[13:48:16.147] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5735 < 35 for itrim+1 = 105; old thr = 34.4754 ... break
[13:48:16.198] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1772 < 35 for itrim = 112; old thr = 34.5349 ... break
[13:48:16.255] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3254 < 35 for itrim = 105; old thr = 34.3914 ... break
[13:48:16.295] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4573 < 35 for itrim+1 = 101; old thr = 34.8211 ... break
[13:48:16.332] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2084 < 35 for itrim+1 = 97; old thr = 34.9212 ... break
[13:48:16.372] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0088 < 35 for itrim = 104; old thr = 33.289 ... break
[13:48:16.404] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1767 < 35 for itrim = 94; old thr = 34.7656 ... break
[13:48:16.446] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.25 < 35 for itrim = 108; old thr = 34.4181 ... break
[13:48:16.486] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1896 < 35 for itrim = 93; old thr = 34.7455 ... break
[13:48:16.527] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0431 < 35 for itrim = 99; old thr = 34.6473 ... break
[13:48:16.563] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8518 < 35 for itrim+1 = 111; old thr = 34.8032 ... break
[13:48:16.594] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4417 < 35 for itrim = 96; old thr = 34.2873 ... break
[13:48:16.632] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2275 < 35 for itrim+1 = 102; old thr = 34.996 ... break
[13:48:16.664] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9726 < 35 for itrim+1 = 95; old thr = 34.8315 ... break
[13:48:16.740] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:48:16.752] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:16.752] <TB0>     INFO:     run 1 of 1
[13:48:16.752] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:17.106] <TB0>     INFO: Expecting 5025280 events.
[13:48:52.569] <TB0>     INFO: 870856 events read in total (34748ms).
[13:49:27.388] <TB0>     INFO: 1740360 events read in total (69567ms).
[13:50:02.356] <TB0>     INFO: 2610392 events read in total (104536ms).
[13:50:37.080] <TB0>     INFO: 3470296 events read in total (139259ms).
[13:51:11.786] <TB0>     INFO: 4325688 events read in total (173965ms).
[13:51:39.670] <TB0>     INFO: 5025280 events read in total (201849ms).
[13:51:39.746] <TB0>     INFO: Test took 202994ms.
[13:51:39.928] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:40.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:41.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:43.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:44.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:46.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:48.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:49.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:51.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:52.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:54.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:55.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:57.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:58.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:00.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:01.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:03.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:05.027] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278138880
[13:52:05.029] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.048494 .. 67.811656
[13:52:05.108] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 77 (-1/-1) hits flags = 528 (plus default)
[13:52:05.118] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:05.118] <TB0>     INFO:     run 1 of 1
[13:52:05.119] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:05.469] <TB0>     INFO: Expecting 2562560 events.
[13:52:43.988] <TB0>     INFO: 1035888 events read in total (37804ms).
[13:53:21.637] <TB0>     INFO: 2065360 events read in total (75454ms).
[13:53:40.543] <TB0>     INFO: 2562560 events read in total (94360ms).
[13:53:40.575] <TB0>     INFO: Test took 95457ms.
[13:53:40.646] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:40.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:41.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:43.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:44.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:45.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:46.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:47.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:48.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:49.992] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:51.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:52.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:53.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:54.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:55.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:56.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:58.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:59.230] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403881984
[13:53:59.316] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.203740 .. 60.106425
[13:53:59.390] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:53:59.400] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:59.400] <TB0>     INFO:     run 1 of 1
[13:53:59.400] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:59.743] <TB0>     INFO: Expecting 2196480 events.
[13:54:38.357] <TB0>     INFO: 1040024 events read in total (37899ms).
[13:55:15.714] <TB0>     INFO: 2078152 events read in total (75256ms).
[13:55:20.392] <TB0>     INFO: 2196480 events read in total (79934ms).
[13:55:20.414] <TB0>     INFO: Test took 81014ms.
[13:55:20.470] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:20.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:21.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:22.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:24.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:25.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:26.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:27.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:28.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:29.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:30.935] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:32.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:33.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:34.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:35.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:36.475] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:37.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:38.759] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404692992
[13:55:38.843] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.181873 .. 54.365892
[13:55:38.918] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 64 (-1/-1) hits flags = 528 (plus default)
[13:55:38.928] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:38.928] <TB0>     INFO:     run 1 of 1
[13:55:38.929] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:39.271] <TB0>     INFO: Expecting 1863680 events.
[13:56:18.232] <TB0>     INFO: 1050432 events read in total (38245ms).
[13:56:47.961] <TB0>     INFO: 1863680 events read in total (67974ms).
[13:56:47.982] <TB0>     INFO: Test took 69053ms.
[13:56:48.029] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:48.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:49.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:50.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:51.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:52.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:53.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:54.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:55.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:56.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:57.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:59.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:00.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:01.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:02.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:03.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:04.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:05.582] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404963328
[13:57:05.664] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.345333 .. 54.365892
[13:57:05.740] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 64 (-1/-1) hits flags = 528 (plus default)
[13:57:05.750] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:05.750] <TB0>     INFO:     run 1 of 1
[13:57:05.750] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:06.093] <TB0>     INFO: Expecting 1763840 events.
[13:57:44.440] <TB0>     INFO: 1028144 events read in total (37632ms).
[13:58:11.647] <TB0>     INFO: 1763840 events read in total (64839ms).
[13:58:11.668] <TB0>     INFO: Test took 65918ms.
[13:58:11.715] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:11.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:12.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:13.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:14.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:16.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:17.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:18.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:19.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:20.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:21.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:22.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:23.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:24.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:25.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:26.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:27.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:28.724] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404963328
[13:58:28.807] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:58:28.807] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:58:28.818] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:28.818] <TB0>     INFO:     run 1 of 1
[13:58:28.818] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:29.168] <TB0>     INFO: Expecting 1364480 events.
[13:59:08.295] <TB0>     INFO: 1075416 events read in total (38413ms).
[13:59:19.040] <TB0>     INFO: 1364480 events read in total (49158ms).
[13:59:19.055] <TB0>     INFO: Test took 50238ms.
[13:59:19.089] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:19.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:20.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:21.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:22.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:23.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:24.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:24.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:25.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:26.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:27.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:28.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:29.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:30.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:31.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:32.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:33.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:34.702] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404967424
[13:59:34.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C0.dat
[13:59:34.738] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C1.dat
[13:59:34.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C2.dat
[13:59:34.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C3.dat
[13:59:34.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C4.dat
[13:59:34.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C5.dat
[13:59:34.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C6.dat
[13:59:34.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C7.dat
[13:59:34.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C8.dat
[13:59:34.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C9.dat
[13:59:34.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C10.dat
[13:59:34.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C11.dat
[13:59:34.739] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C12.dat
[13:59:34.740] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C13.dat
[13:59:34.740] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C14.dat
[13:59:34.740] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C15.dat
[13:59:34.740] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C0.dat
[13:59:34.748] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C1.dat
[13:59:34.756] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C2.dat
[13:59:34.763] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C3.dat
[13:59:34.770] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C4.dat
[13:59:34.777] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C5.dat
[13:59:34.784] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C6.dat
[13:59:34.791] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C7.dat
[13:59:34.797] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C8.dat
[13:59:34.804] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C9.dat
[13:59:34.811] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C10.dat
[13:59:34.817] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C11.dat
[13:59:34.824] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C12.dat
[13:59:34.831] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C13.dat
[13:59:34.837] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C14.dat
[13:59:34.844] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C15.dat
[13:59:34.851] <TB0>     INFO: PixTestTrim::trimTest() done
[13:59:34.851] <TB0>     INFO: vtrim:     102  90 105 112 105 101  97 104  94 108  93  99 111  96 102  95 
[13:59:34.851] <TB0>     INFO: vthrcomp:   99  90  94 107  98  99  88  94  88  99 102 102 103  92 104  86 
[13:59:34.851] <TB0>     INFO: vcal mean:  34.96  35.11  34.98  35.02  34.92  34.93  34.97  34.99  34.95  34.98  34.94  34.94  34.91  34.95  34.99  34.93 
[13:59:34.851] <TB0>     INFO: vcal RMS:    0.89   1.11   0.87   0.86   0.86   0.85   0.81   0.81   0.80   0.87   0.83   0.79   0.94   0.85   0.82   0.81 
[13:59:34.851] <TB0>     INFO: bits mean:   9.22   7.33   9.53   8.79   9.33  10.11   9.04   9.74   9.38   9.54   9.62   9.36  10.35   9.28   8.98   9.46 
[13:59:34.851] <TB0>     INFO: bits RMS:    2.73   3.20   2.52   2.39   2.75   2.60   2.56   2.58   2.41   2.73   2.74   2.81   2.51   2.53   2.69   2.76 
[13:59:34.861] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:34.861] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:59:34.861] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:34.864] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:59:34.864] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:59:34.873] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:59:34.873] <TB0>     INFO:     run 1 of 1
[13:59:34.873] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:35.216] <TB0>     INFO: Expecting 4160000 events.
[14:00:23.137] <TB0>     INFO: 1184710 events read in total (47206ms).
[14:01:09.937] <TB0>     INFO: 2355980 events read in total (94007ms).
[14:01:55.301] <TB0>     INFO: 3512610 events read in total (139371ms).
[14:02:21.481] <TB0>     INFO: 4160000 events read in total (165550ms).
[14:02:21.538] <TB0>     INFO: Test took 166665ms.
[14:02:21.652] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:21.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:23.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:25.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:27.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:29.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:31.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:33.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:35.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:37.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:39.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:41.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:43.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:45.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:47.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:49.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:51.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:53.336] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408686592
[14:02:53.337] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:02:53.413] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:02:53.413] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 194 (-1/-1) hits flags = 528 (plus default)
[14:02:53.424] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:02:53.424] <TB0>     INFO:     run 1 of 1
[14:02:53.425] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:53.767] <TB0>     INFO: Expecting 4056000 events.
[14:03:41.253] <TB0>     INFO: 1148375 events read in total (46771ms).
[14:04:27.240] <TB0>     INFO: 2285350 events read in total (92758ms).
[14:05:12.770] <TB0>     INFO: 3409970 events read in total (138288ms).
[14:05:38.934] <TB0>     INFO: 4056000 events read in total (164452ms).
[14:05:38.990] <TB0>     INFO: Test took 165565ms.
[14:05:39.110] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:39.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:41.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:43.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:45.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:47.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:49.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:50.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:52.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:54.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:56.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:58.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:00.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:02.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:04.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:06.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:08.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:10.607] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408772608
[14:06:10.608] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:06:10.684] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:06:10.684] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 187 (-1/-1) hits flags = 528 (plus default)
[14:06:10.694] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:06:10.694] <TB0>     INFO:     run 1 of 1
[14:06:10.694] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:11.037] <TB0>     INFO: Expecting 3910400 events.
[14:06:58.493] <TB0>     INFO: 1170860 events read in total (46741ms).
[14:07:46.322] <TB0>     INFO: 2328390 events read in total (94570ms).
[14:08:31.981] <TB0>     INFO: 3473455 events read in total (140229ms).
[14:08:50.008] <TB0>     INFO: 3910400 events read in total (158256ms).
[14:08:50.057] <TB0>     INFO: Test took 159363ms.
[14:08:50.165] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:50.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:52.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:54.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:55.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:57.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:59.525] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:01.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:03.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:05.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:06.871] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:08.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:10.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:12.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:14.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:16.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:17.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:19.696] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408772608
[14:09:19.697] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:09:19.770] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:09:19.771] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[14:09:19.781] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:09:19.781] <TB0>     INFO:     run 1 of 1
[14:09:19.781] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:20.124] <TB0>     INFO: Expecting 3868800 events.
[14:10:07.893] <TB0>     INFO: 1177715 events read in total (47054ms).
[14:10:53.756] <TB0>     INFO: 2341065 events read in total (92917ms).
[14:11:39.937] <TB0>     INFO: 3492070 events read in total (139098ms).
[14:11:55.206] <TB0>     INFO: 3868800 events read in total (154367ms).
[14:11:55.251] <TB0>     INFO: Test took 155470ms.
[14:11:55.359] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:55.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:57.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:59.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:01.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:03.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:04.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:06.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:08.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:10.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:12.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:14.441] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:16.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:18.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:20.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:21.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:23.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:25.825] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408772608
[14:12:25.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:12:25.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:12:25.901] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 186 (-1/-1) hits flags = 528 (plus default)
[14:12:25.911] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:12:25.911] <TB0>     INFO:     run 1 of 1
[14:12:25.911] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:26.254] <TB0>     INFO: Expecting 3889600 events.
[14:13:16.350] <TB0>     INFO: 1173825 events read in total (49381ms).
[14:14:02.004] <TB0>     INFO: 2333580 events read in total (96035ms).
[14:14:49.353] <TB0>     INFO: 3481490 events read in total (142384ms).
[14:15:05.998] <TB0>     INFO: 3889600 events read in total (159029ms).
[14:15:06.046] <TB0>     INFO: Test took 160135ms.
[14:15:06.153] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:06.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:08.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:10.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:11.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:13.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:15.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:17.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:19.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:21.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:22.945] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:24.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:26.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:28.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:30.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:32.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:33.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:35.845] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408772608
[14:15:35.846] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.1107, thr difference RMS: 1.24634
[14:15:35.846] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.91755, thr difference RMS: 1.80358
[14:15:35.846] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.2032, thr difference RMS: 1.8737
[14:15:35.846] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.1772, thr difference RMS: 1.4349
[14:15:35.846] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.3108, thr difference RMS: 1.74837
[14:15:35.847] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.21256, thr difference RMS: 1.70301
[14:15:35.847] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.93855, thr difference RMS: 1.54725
[14:15:35.847] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.2021, thr difference RMS: 1.68423
[14:15:35.847] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.17428, thr difference RMS: 1.50009
[14:15:35.847] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.7396, thr difference RMS: 1.51778
[14:15:35.848] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.1562, thr difference RMS: 1.55472
[14:15:35.848] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.29516, thr difference RMS: 1.72948
[14:15:35.848] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.1715, thr difference RMS: 1.27734
[14:15:35.848] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.0794, thr difference RMS: 1.69666
[14:15:35.848] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.533, thr difference RMS: 1.20538
[14:15:35.849] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.72597, thr difference RMS: 1.49206
[14:15:35.849] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.1367, thr difference RMS: 1.24203
[14:15:35.849] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.87219, thr difference RMS: 1.80789
[14:15:35.849] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.21536, thr difference RMS: 1.84996
[14:15:35.849] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.1431, thr difference RMS: 1.40611
[14:15:35.850] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.2402, thr difference RMS: 1.72857
[14:15:35.850] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.19565, thr difference RMS: 1.70592
[14:15:35.850] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.88471, thr difference RMS: 1.5528
[14:15:35.850] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.13569, thr difference RMS: 1.67603
[14:15:35.850] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.1314, thr difference RMS: 1.49411
[14:15:35.850] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.6405, thr difference RMS: 1.50951
[14:15:35.851] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.1567, thr difference RMS: 1.53111
[14:15:35.851] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.24811, thr difference RMS: 1.71739
[14:15:35.851] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.98525, thr difference RMS: 1.24195
[14:15:35.851] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.0451, thr difference RMS: 1.66285
[14:15:35.851] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.527, thr difference RMS: 1.17411
[14:15:35.852] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.59736, thr difference RMS: 1.46108
[14:15:35.852] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.3058, thr difference RMS: 1.22712
[14:15:35.852] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.85801, thr difference RMS: 1.78082
[14:15:35.852] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.23004, thr difference RMS: 1.83078
[14:15:35.852] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.2112, thr difference RMS: 1.39877
[14:15:35.853] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.3202, thr difference RMS: 1.73903
[14:15:35.853] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.16353, thr difference RMS: 1.66622
[14:15:35.853] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.88918, thr difference RMS: 1.57022
[14:15:35.853] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.14571, thr difference RMS: 1.67266
[14:15:35.853] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.27752, thr difference RMS: 1.47125
[14:15:35.854] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.6743, thr difference RMS: 1.48793
[14:15:35.854] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.1776, thr difference RMS: 1.54197
[14:15:35.854] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.32448, thr difference RMS: 1.73205
[14:15:35.854] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.97932, thr difference RMS: 1.24099
[14:15:35.854] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.99077, thr difference RMS: 1.64056
[14:15:35.855] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.6235, thr difference RMS: 1.18318
[14:15:35.855] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.52399, thr difference RMS: 1.47964
[14:15:35.855] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.3758, thr difference RMS: 1.23398
[14:15:35.855] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.91943, thr difference RMS: 1.81164
[14:15:35.855] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.23258, thr difference RMS: 1.85486
[14:15:35.855] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.339, thr difference RMS: 1.38663
[14:15:35.856] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.4432, thr difference RMS: 1.77892
[14:15:35.856] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.1808, thr difference RMS: 1.70765
[14:15:35.856] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.84919, thr difference RMS: 1.55857
[14:15:35.856] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.14557, thr difference RMS: 1.63996
[14:15:35.856] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.3684, thr difference RMS: 1.46286
[14:15:35.857] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.7605, thr difference RMS: 1.50919
[14:15:35.857] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.2443, thr difference RMS: 1.53099
[14:15:35.857] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.35199, thr difference RMS: 1.71134
[14:15:35.857] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.92295, thr difference RMS: 1.25137
[14:15:35.857] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.0233, thr difference RMS: 1.64682
[14:15:35.858] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.8012, thr difference RMS: 1.18304
[14:15:35.858] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.56215, thr difference RMS: 1.47647
[14:15:35.969] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:15:35.973] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2167 seconds
[14:15:35.973] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:15:36.718] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:15:36.719] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:15:36.722] <TB0>     INFO: ######################################################################
[14:15:36.722] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:15:36.722] <TB0>     INFO: ######################################################################
[14:15:36.723] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:36.723] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:15:36.723] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:36.723] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:15:36.733] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:15:36.733] <TB0>     INFO:     run 1 of 1
[14:15:36.733] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:37.076] <TB0>     INFO: Expecting 59072000 events.
[14:16:05.747] <TB0>     INFO: 1072800 events read in total (27956ms).
[14:16:33.761] <TB0>     INFO: 2141200 events read in total (55970ms).
[14:17:02.466] <TB0>     INFO: 3210400 events read in total (84675ms).
[14:17:30.383] <TB0>     INFO: 4282600 events read in total (112592ms).
[14:17:58.650] <TB0>     INFO: 5351600 events read in total (140859ms).
[14:18:26.666] <TB0>     INFO: 6422800 events read in total (168875ms).
[14:18:55.170] <TB0>     INFO: 7492600 events read in total (197379ms).
[14:19:23.647] <TB0>     INFO: 8561400 events read in total (225856ms).
[14:19:52.235] <TB0>     INFO: 9633600 events read in total (254444ms).
[14:20:20.663] <TB0>     INFO: 10703200 events read in total (282872ms).
[14:20:49.077] <TB0>     INFO: 11771600 events read in total (311286ms).
[14:21:17.687] <TB0>     INFO: 12843800 events read in total (339896ms).
[14:21:46.176] <TB0>     INFO: 13912400 events read in total (368385ms).
[14:22:14.717] <TB0>     INFO: 14982000 events read in total (396926ms).
[14:22:43.327] <TB0>     INFO: 16054400 events read in total (425536ms).
[14:23:11.733] <TB0>     INFO: 17123000 events read in total (453942ms).
[14:23:40.422] <TB0>     INFO: 18193200 events read in total (482631ms).
[14:24:09.047] <TB0>     INFO: 19264200 events read in total (511256ms).
[14:24:37.579] <TB0>     INFO: 20333200 events read in total (539788ms).
[14:25:06.130] <TB0>     INFO: 21405200 events read in total (568339ms).
[14:25:34.685] <TB0>     INFO: 22474400 events read in total (596895ms).
[14:26:03.279] <TB0>     INFO: 23542800 events read in total (625488ms).
[14:26:31.965] <TB0>     INFO: 24615400 events read in total (654174ms).
[14:27:00.603] <TB0>     INFO: 25684600 events read in total (682812ms).
[14:27:29.161] <TB0>     INFO: 26755200 events read in total (711370ms).
[14:27:57.845] <TB0>     INFO: 27826400 events read in total (740054ms).
[14:28:26.281] <TB0>     INFO: 28894800 events read in total (768490ms).
[14:28:54.991] <TB0>     INFO: 29964400 events read in total (797200ms).
[14:29:23.537] <TB0>     INFO: 31035600 events read in total (825746ms).
[14:29:52.084] <TB0>     INFO: 32104200 events read in total (854293ms).
[14:30:20.756] <TB0>     INFO: 33173400 events read in total (882965ms).
[14:30:49.299] <TB0>     INFO: 34244800 events read in total (911508ms).
[14:31:17.886] <TB0>     INFO: 35313200 events read in total (940095ms).
[14:31:46.400] <TB0>     INFO: 36382600 events read in total (968609ms).
[14:32:14.889] <TB0>     INFO: 37453800 events read in total (997098ms).
[14:32:43.258] <TB0>     INFO: 38521800 events read in total (1025467ms).
[14:33:11.658] <TB0>     INFO: 39589600 events read in total (1053867ms).
[14:33:40.170] <TB0>     INFO: 40662200 events read in total (1082379ms).
[14:34:08.604] <TB0>     INFO: 41730400 events read in total (1110813ms).
[14:34:37.228] <TB0>     INFO: 42798400 events read in total (1139437ms).
[14:35:05.731] <TB0>     INFO: 43869400 events read in total (1167940ms).
[14:35:34.228] <TB0>     INFO: 44938200 events read in total (1196437ms).
[14:36:02.905] <TB0>     INFO: 46006200 events read in total (1225114ms).
[14:36:31.414] <TB0>     INFO: 47076800 events read in total (1253623ms).
[14:37:00.052] <TB0>     INFO: 48146200 events read in total (1282261ms).
[14:37:28.572] <TB0>     INFO: 49214000 events read in total (1310781ms).
[14:37:57.161] <TB0>     INFO: 50281600 events read in total (1339370ms).
[14:38:25.678] <TB0>     INFO: 51351800 events read in total (1367887ms).
[14:38:54.194] <TB0>     INFO: 52420800 events read in total (1396403ms).
[14:39:22.661] <TB0>     INFO: 53488600 events read in total (1424870ms).
[14:39:51.087] <TB0>     INFO: 54555800 events read in total (1453296ms).
[14:40:18.634] <TB0>     INFO: 55626400 events read in total (1480843ms).
[14:40:46.731] <TB0>     INFO: 56695800 events read in total (1508940ms).
[14:41:14.692] <TB0>     INFO: 57763200 events read in total (1536901ms).
[14:41:42.838] <TB0>     INFO: 58832800 events read in total (1565047ms).
[14:41:49.407] <TB0>     INFO: 59072000 events read in total (1571616ms).
[14:41:49.426] <TB0>     INFO: Test took 1572693ms.
[14:41:49.489] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:49.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:49.619] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:50.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:50.800] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:51.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:51.949] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:53.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:53.107] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:54.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:54.271] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:55.443] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:55.443] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:56.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:56.607] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:57.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:57.763] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:58.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:58.918] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:00.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:00.079] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:01.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:01.257] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:02.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:02.420] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:03.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:03.596] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:04.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:04.767] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:05.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:05.941] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:07.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:07.119] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:08.251] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421642240
[14:42:08.283] <TB0>     INFO: PixTestScurves::scurves() done 
[14:42:08.283] <TB0>     INFO: Vcal mean:  35.07  35.27  35.12  35.11  35.02  35.03  35.06  35.05  35.17  35.04  35.09  35.07  35.04  35.04  35.10  35.07 
[14:42:08.283] <TB0>     INFO: Vcal RMS:    0.76   1.15   0.74   0.73   0.75   0.73   0.66   0.68   0.67   0.76   0.69   0.66   0.82   0.73   0.70   0.66 
[14:42:08.283] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:42:08.355] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:42:08.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:42:08.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:42:08.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:42:08.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:42:08.356] <TB0>     INFO: ######################################################################
[14:42:08.356] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:42:08.356] <TB0>     INFO: ######################################################################
[14:42:08.360] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:42:08.704] <TB0>     INFO: Expecting 41600 events.
[14:42:12.766] <TB0>     INFO: 41600 events read in total (3340ms).
[14:42:12.767] <TB0>     INFO: Test took 4407ms.
[14:42:12.775] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:12.775] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:42:12.775] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:42:12.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:42:12.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:42:12.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:42:12.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:42:13.122] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:42:13.467] <TB0>     INFO: Expecting 41600 events.
[14:42:17.598] <TB0>     INFO: 41600 events read in total (3417ms).
[14:42:17.599] <TB0>     INFO: Test took 4477ms.
[14:42:17.607] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:17.607] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:42:17.607] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:42:17.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.108
[14:42:17.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[14:42:17.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.132
[14:42:17.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:42:17.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.506
[14:42:17.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 170
[14:42:17.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.312
[14:42:17.612] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.222
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 192
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.492
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 173
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.043
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 161
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.897
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.396
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 197
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.072
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.329
[14:42:17.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 183
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.236
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 185
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.556
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.723
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,6] phvalue 174
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.191
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.206
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 182
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:42:17.614] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:42:17.698] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:42:18.041] <TB0>     INFO: Expecting 41600 events.
[14:42:22.128] <TB0>     INFO: 41600 events read in total (3373ms).
[14:42:22.129] <TB0>     INFO: Test took 4431ms.
[14:42:22.137] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:22.137] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:42:22.137] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:42:22.140] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:42:22.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 2
[14:42:22.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2875
[14:42:22.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 84
[14:42:22.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2712
[14:42:22.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,12] phvalue 73
[14:42:22.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.0646
[14:42:22.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 58
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.4488
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 84
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4913
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,68] phvalue 85
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.4375
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 62
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.1829
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 64
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1216
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 74
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.0508
[14:42:22.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 92
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.1837
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 89
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9403
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 78
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.013
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4568
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 73
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.412
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 62
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4794
[14:42:22.143] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,42] phvalue 80
[14:42:22.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.2489
[14:42:22.144] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 79
[14:42:22.146] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[14:42:22.551] <TB0>     INFO: Expecting 2560 events.
[14:42:23.508] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:23.508] <TB0>     INFO: Test took 1362ms.
[14:42:23.508] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:23.509] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 12, 1 1
[14:42:24.016] <TB0>     INFO: Expecting 2560 events.
[14:42:24.974] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:24.974] <TB0>     INFO: Test took 1465ms.
[14:42:24.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:24.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 2 2
[14:42:25.482] <TB0>     INFO: Expecting 2560 events.
[14:42:26.440] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:26.441] <TB0>     INFO: Test took 1466ms.
[14:42:26.441] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:26.441] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[14:42:26.948] <TB0>     INFO: Expecting 2560 events.
[14:42:27.907] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:27.908] <TB0>     INFO: Test took 1467ms.
[14:42:27.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:27.909] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 68, 4 4
[14:42:28.416] <TB0>     INFO: Expecting 2560 events.
[14:42:29.374] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:29.375] <TB0>     INFO: Test took 1466ms.
[14:42:29.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:29.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[14:42:29.883] <TB0>     INFO: Expecting 2560 events.
[14:42:30.842] <TB0>     INFO: 2560 events read in total (244ms).
[14:42:30.842] <TB0>     INFO: Test took 1467ms.
[14:42:30.842] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:30.842] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[14:42:31.350] <TB0>     INFO: Expecting 2560 events.
[14:42:32.308] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:32.308] <TB0>     INFO: Test took 1465ms.
[14:42:32.308] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:32.308] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 7 7
[14:42:32.816] <TB0>     INFO: Expecting 2560 events.
[14:42:33.774] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:33.774] <TB0>     INFO: Test took 1465ms.
[14:42:33.774] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:33.774] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 8 8
[14:42:34.282] <TB0>     INFO: Expecting 2560 events.
[14:42:35.238] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:35.239] <TB0>     INFO: Test took 1465ms.
[14:42:35.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:35.240] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 9 9
[14:42:35.746] <TB0>     INFO: Expecting 2560 events.
[14:42:36.704] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:36.704] <TB0>     INFO: Test took 1464ms.
[14:42:36.704] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:36.705] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 10 10
[14:42:37.212] <TB0>     INFO: Expecting 2560 events.
[14:42:38.169] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:38.169] <TB0>     INFO: Test took 1464ms.
[14:42:38.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:38.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:42:38.677] <TB0>     INFO: Expecting 2560 events.
[14:42:39.634] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:39.634] <TB0>     INFO: Test took 1464ms.
[14:42:39.635] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:39.635] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 12 12
[14:42:40.141] <TB0>     INFO: Expecting 2560 events.
[14:42:41.099] <TB0>     INFO: 2560 events read in total (243ms).
[14:42:41.099] <TB0>     INFO: Test took 1463ms.
[14:42:41.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:41.100] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[14:42:41.607] <TB0>     INFO: Expecting 2560 events.
[14:42:42.564] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:42.564] <TB0>     INFO: Test took 1464ms.
[14:42:42.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:42.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 42, 14 14
[14:42:43.072] <TB0>     INFO: Expecting 2560 events.
[14:42:44.029] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:44.030] <TB0>     INFO: Test took 1466ms.
[14:42:44.030] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:44.030] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[14:42:44.537] <TB0>     INFO: Expecting 2560 events.
[14:42:45.494] <TB0>     INFO: 2560 events read in total (242ms).
[14:42:45.495] <TB0>     INFO: Test took 1465ms.
[14:42:45.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:45.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:42:45.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:42:45.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:42:45.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:42:45.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:42:45.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:42:45.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:42:45.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:42:45.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[14:42:45.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:42:45.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:42:45.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:42:45.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:42:45.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:42:45.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:42:45.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:42:45.498] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:46.010] <TB0>     INFO: Expecting 655360 events.
[14:42:57.759] <TB0>     INFO: 655360 events read in total (11035ms).
[14:42:57.770] <TB0>     INFO: Expecting 655360 events.
[14:43:09.279] <TB0>     INFO: 655360 events read in total (10952ms).
[14:43:09.294] <TB0>     INFO: Expecting 655360 events.
[14:43:20.799] <TB0>     INFO: 655360 events read in total (10959ms).
[14:43:20.818] <TB0>     INFO: Expecting 655360 events.
[14:43:32.342] <TB0>     INFO: 655360 events read in total (10977ms).
[14:43:32.367] <TB0>     INFO: Expecting 655360 events.
[14:43:43.838] <TB0>     INFO: 655360 events read in total (10935ms).
[14:43:43.867] <TB0>     INFO: Expecting 655360 events.
[14:43:55.464] <TB0>     INFO: 655360 events read in total (11059ms).
[14:43:55.497] <TB0>     INFO: Expecting 655360 events.
[14:44:06.977] <TB0>     INFO: 655360 events read in total (10951ms).
[14:44:07.015] <TB0>     INFO: Expecting 655360 events.
[14:44:18.533] <TB0>     INFO: 655360 events read in total (10989ms).
[14:44:18.575] <TB0>     INFO: Expecting 655360 events.
[14:44:30.092] <TB0>     INFO: 655360 events read in total (10991ms).
[14:44:30.136] <TB0>     INFO: Expecting 655360 events.
[14:44:41.655] <TB0>     INFO: 655360 events read in total (10991ms).
[14:44:41.710] <TB0>     INFO: Expecting 655360 events.
[14:44:53.227] <TB0>     INFO: 655360 events read in total (10991ms).
[14:44:53.280] <TB0>     INFO: Expecting 655360 events.
[14:45:04.678] <TB0>     INFO: 655360 events read in total (10872ms).
[14:45:04.738] <TB0>     INFO: Expecting 655360 events.
[14:45:16.322] <TB0>     INFO: 655360 events read in total (11058ms).
[14:45:16.393] <TB0>     INFO: Expecting 655360 events.
[14:45:27.964] <TB0>     INFO: 655360 events read in total (11045ms).
[14:45:28.032] <TB0>     INFO: Expecting 655360 events.
[14:45:39.633] <TB0>     INFO: 655360 events read in total (11075ms).
[14:45:39.702] <TB0>     INFO: Expecting 655360 events.
[14:45:51.312] <TB0>     INFO: 655360 events read in total (11083ms).
[14:45:51.385] <TB0>     INFO: Test took 185887ms.
[14:45:51.478] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:51.785] <TB0>     INFO: Expecting 655360 events.
[14:46:03.515] <TB0>     INFO: 655360 events read in total (11016ms).
[14:46:03.526] <TB0>     INFO: Expecting 655360 events.
[14:46:15.037] <TB0>     INFO: 655360 events read in total (10956ms).
[14:46:15.052] <TB0>     INFO: Expecting 655360 events.
[14:46:26.597] <TB0>     INFO: 655360 events read in total (10987ms).
[14:46:26.616] <TB0>     INFO: Expecting 655360 events.
[14:46:38.173] <TB0>     INFO: 655360 events read in total (11012ms).
[14:46:38.197] <TB0>     INFO: Expecting 655360 events.
[14:46:49.799] <TB0>     INFO: 655360 events read in total (11058ms).
[14:46:49.827] <TB0>     INFO: Expecting 655360 events.
[14:47:01.450] <TB0>     INFO: 655360 events read in total (11083ms).
[14:47:01.483] <TB0>     INFO: Expecting 655360 events.
[14:47:13.058] <TB0>     INFO: 655360 events read in total (11048ms).
[14:47:13.095] <TB0>     INFO: Expecting 655360 events.
[14:47:24.686] <TB0>     INFO: 655360 events read in total (11061ms).
[14:47:24.726] <TB0>     INFO: Expecting 655360 events.
[14:47:36.398] <TB0>     INFO: 655360 events read in total (11139ms).
[14:47:36.442] <TB0>     INFO: Expecting 655360 events.
[14:47:48.071] <TB0>     INFO: 655360 events read in total (11102ms).
[14:47:48.119] <TB0>     INFO: Expecting 655360 events.
[14:47:59.697] <TB0>     INFO: 655360 events read in total (11048ms).
[14:47:59.756] <TB0>     INFO: Expecting 655360 events.
[14:48:11.399] <TB0>     INFO: 655360 events read in total (11117ms).
[14:48:11.456] <TB0>     INFO: Expecting 655360 events.
[14:48:23.107] <TB0>     INFO: 655360 events read in total (11124ms).
[14:48:23.168] <TB0>     INFO: Expecting 655360 events.
[14:48:34.746] <TB0>     INFO: 655360 events read in total (11052ms).
[14:48:34.819] <TB0>     INFO: Expecting 655360 events.
[14:48:46.483] <TB0>     INFO: 655360 events read in total (11138ms).
[14:48:46.553] <TB0>     INFO: Expecting 655360 events.
[14:48:58.185] <TB0>     INFO: 655360 events read in total (11105ms).
[14:48:58.258] <TB0>     INFO: Test took 186781ms.
[14:48:58.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:48:58.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:48:58.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:48:58.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:48:58.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:48:58.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:48:58.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:48:58.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:48:58.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:48:58.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:48:58.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:48:58.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:48:58.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:48:58.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:48:58.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:48:58.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:58.437] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:48:58.437] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.443] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.450] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.457] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.463] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.470] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.476] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.483] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.490] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.496] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.503] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.509] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.516] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.523] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.529] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.536] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:58.543] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:48:58.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C0.dat
[14:48:58.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C1.dat
[14:48:58.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C2.dat
[14:48:58.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C3.dat
[14:48:58.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C4.dat
[14:48:58.570] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C5.dat
[14:48:58.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C6.dat
[14:48:58.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C7.dat
[14:48:58.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C8.dat
[14:48:58.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C9.dat
[14:48:58.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C10.dat
[14:48:58.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C11.dat
[14:48:58.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C12.dat
[14:48:58.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C13.dat
[14:48:58.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C14.dat
[14:48:58.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C15.dat
[14:48:58.922] <TB0>     INFO: Expecting 41600 events.
[14:49:02.758] <TB0>     INFO: 41600 events read in total (3121ms).
[14:49:02.758] <TB0>     INFO: Test took 4183ms.
[14:49:03.415] <TB0>     INFO: Expecting 41600 events.
[14:49:07.254] <TB0>     INFO: 41600 events read in total (3124ms).
[14:49:07.255] <TB0>     INFO: Test took 4191ms.
[14:49:07.906] <TB0>     INFO: Expecting 41600 events.
[14:49:11.743] <TB0>     INFO: 41600 events read in total (3122ms).
[14:49:11.743] <TB0>     INFO: Test took 4184ms.
[14:49:12.042] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:12.174] <TB0>     INFO: Expecting 2560 events.
[14:49:13.131] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:13.132] <TB0>     INFO: Test took 1090ms.
[14:49:13.134] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:13.640] <TB0>     INFO: Expecting 2560 events.
[14:49:14.598] <TB0>     INFO: 2560 events read in total (243ms).
[14:49:14.599] <TB0>     INFO: Test took 1465ms.
[14:49:14.601] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:15.107] <TB0>     INFO: Expecting 2560 events.
[14:49:16.064] <TB0>     INFO: 2560 events read in total (242ms).
[14:49:16.065] <TB0>     INFO: Test took 1464ms.
[14:49:16.067] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:16.573] <TB0>     INFO: Expecting 2560 events.
[14:49:17.532] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:17.532] <TB0>     INFO: Test took 1465ms.
[14:49:17.534] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:18.041] <TB0>     INFO: Expecting 2560 events.
[14:49:18.998] <TB0>     INFO: 2560 events read in total (242ms).
[14:49:18.998] <TB0>     INFO: Test took 1464ms.
[14:49:18.000] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:19.507] <TB0>     INFO: Expecting 2560 events.
[14:49:20.466] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:20.467] <TB0>     INFO: Test took 1467ms.
[14:49:20.468] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:20.975] <TB0>     INFO: Expecting 2560 events.
[14:49:21.934] <TB0>     INFO: 2560 events read in total (245ms).
[14:49:21.935] <TB0>     INFO: Test took 1467ms.
[14:49:21.937] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:22.443] <TB0>     INFO: Expecting 2560 events.
[14:49:23.402] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:23.403] <TB0>     INFO: Test took 1466ms.
[14:49:23.405] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:23.911] <TB0>     INFO: Expecting 2560 events.
[14:49:24.867] <TB0>     INFO: 2560 events read in total (241ms).
[14:49:24.868] <TB0>     INFO: Test took 1463ms.
[14:49:24.869] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:25.377] <TB0>     INFO: Expecting 2560 events.
[14:49:26.335] <TB0>     INFO: 2560 events read in total (243ms).
[14:49:26.335] <TB0>     INFO: Test took 1466ms.
[14:49:26.337] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:26.844] <TB0>     INFO: Expecting 2560 events.
[14:49:27.802] <TB0>     INFO: 2560 events read in total (243ms).
[14:49:27.803] <TB0>     INFO: Test took 1466ms.
[14:49:27.805] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:28.311] <TB0>     INFO: Expecting 2560 events.
[14:49:29.271] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:29.271] <TB0>     INFO: Test took 1466ms.
[14:49:29.273] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:29.780] <TB0>     INFO: Expecting 2560 events.
[14:49:30.739] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:30.739] <TB0>     INFO: Test took 1466ms.
[14:49:30.741] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:31.249] <TB0>     INFO: Expecting 2560 events.
[14:49:32.208] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:32.209] <TB0>     INFO: Test took 1468ms.
[14:49:32.211] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:32.718] <TB0>     INFO: Expecting 2560 events.
[14:49:33.676] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:33.677] <TB0>     INFO: Test took 1466ms.
[14:49:33.679] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:34.184] <TB0>     INFO: Expecting 2560 events.
[14:49:35.143] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:35.143] <TB0>     INFO: Test took 1464ms.
[14:49:35.146] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:35.650] <TB0>     INFO: Expecting 2560 events.
[14:49:36.610] <TB0>     INFO: 2560 events read in total (245ms).
[14:49:36.611] <TB0>     INFO: Test took 1465ms.
[14:49:36.613] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:37.119] <TB0>     INFO: Expecting 2560 events.
[14:49:38.079] <TB0>     INFO: 2560 events read in total (245ms).
[14:49:38.079] <TB0>     INFO: Test took 1466ms.
[14:49:38.081] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:38.588] <TB0>     INFO: Expecting 2560 events.
[14:49:39.546] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:39.546] <TB0>     INFO: Test took 1465ms.
[14:49:39.548] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:40.062] <TB0>     INFO: Expecting 2560 events.
[14:49:41.022] <TB0>     INFO: 2560 events read in total (245ms).
[14:49:41.022] <TB0>     INFO: Test took 1474ms.
[14:49:41.025] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:41.531] <TB0>     INFO: Expecting 2560 events.
[14:49:42.490] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:42.491] <TB0>     INFO: Test took 1466ms.
[14:49:42.493] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:42.999] <TB0>     INFO: Expecting 2560 events.
[14:49:43.959] <TB0>     INFO: 2560 events read in total (245ms).
[14:49:43.960] <TB0>     INFO: Test took 1467ms.
[14:49:43.962] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:44.469] <TB0>     INFO: Expecting 2560 events.
[14:49:45.427] <TB0>     INFO: 2560 events read in total (244ms).
[14:49:45.427] <TB0>     INFO: Test took 1465ms.
[14:49:45.430] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:45.936] <TB0>     INFO: Expecting 2560 events.
[14:49:46.894] <TB0>     INFO: 2560 events read in total (243ms).
[14:49:46.894] <TB0>     INFO: Test took 1464ms.
[14:49:46.897] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:47.403] <TB0>     INFO: Expecting 2560 events.
[14:49:48.360] <TB0>     INFO: 2560 events read in total (242ms).
[14:49:48.360] <TB0>     INFO: Test took 1463ms.
[14:49:48.362] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:48.870] <TB0>     INFO: Expecting 2560 events.
[14:49:49.827] <TB0>     INFO: 2560 events read in total (242ms).
[14:49:49.827] <TB0>     INFO: Test took 1465ms.
[14:49:49.829] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:50.335] <TB0>     INFO: Expecting 2560 events.
[14:49:51.295] <TB0>     INFO: 2560 events read in total (245ms).
[14:49:51.295] <TB0>     INFO: Test took 1467ms.
[14:49:51.297] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:51.804] <TB0>     INFO: Expecting 2560 events.
[14:49:52.761] <TB0>     INFO: 2560 events read in total (243ms).
[14:49:52.762] <TB0>     INFO: Test took 1465ms.
[14:49:52.763] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:53.269] <TB0>     INFO: Expecting 2560 events.
[14:49:54.229] <TB0>     INFO: 2560 events read in total (245ms).
[14:49:54.229] <TB0>     INFO: Test took 1466ms.
[14:49:54.231] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:54.737] <TB0>     INFO: Expecting 2560 events.
[14:49:55.694] <TB0>     INFO: 2560 events read in total (242ms).
[14:49:55.694] <TB0>     INFO: Test took 1463ms.
[14:49:55.696] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:56.202] <TB0>     INFO: Expecting 2560 events.
[14:49:57.159] <TB0>     INFO: 2560 events read in total (242ms).
[14:49:57.159] <TB0>     INFO: Test took 1463ms.
[14:49:57.161] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:57.667] <TB0>     INFO: Expecting 2560 events.
[14:49:58.624] <TB0>     INFO: 2560 events read in total (242ms).
[14:49:58.625] <TB0>     INFO: Test took 1464ms.
[14:49:59.644] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[14:49:59.644] <TB0>     INFO: PH scale (per ROC):    63  78  77  67  76  78  65  68  81  69  76  80  75  75  74  77
[14:49:59.644] <TB0>     INFO: PH offset (per ROC):  174 176 189 172 167 184 190 178 158 165 174 172 176 187 174 173
[14:49:59.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:49:59.818] <TB0>     INFO: ######################################################################
[14:49:59.818] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:49:59.818] <TB0>     INFO: ######################################################################
[14:49:59.819] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:49:59.831] <TB0>     INFO: scanning low vcal = 10
[14:50:00.174] <TB0>     INFO: Expecting 41600 events.
[14:50:03.898] <TB0>     INFO: 41600 events read in total (3009ms).
[14:50:03.898] <TB0>     INFO: Test took 4067ms.
[14:50:03.900] <TB0>     INFO: scanning low vcal = 20
[14:50:04.408] <TB0>     INFO: Expecting 41600 events.
[14:50:08.108] <TB0>     INFO: 41600 events read in total (2986ms).
[14:50:08.108] <TB0>     INFO: Test took 4208ms.
[14:50:08.109] <TB0>     INFO: scanning low vcal = 30
[14:50:08.616] <TB0>     INFO: Expecting 41600 events.
[14:50:12.342] <TB0>     INFO: 41600 events read in total (3011ms).
[14:50:12.346] <TB0>     INFO: Test took 4237ms.
[14:50:12.349] <TB0>     INFO: scanning low vcal = 40
[14:50:12.847] <TB0>     INFO: Expecting 41600 events.
[14:50:17.058] <TB0>     INFO: 41600 events read in total (3496ms).
[14:50:17.060] <TB0>     INFO: Test took 4710ms.
[14:50:17.063] <TB0>     INFO: scanning low vcal = 50
[14:50:17.482] <TB0>     INFO: Expecting 41600 events.
[14:50:21.755] <TB0>     INFO: 41600 events read in total (3558ms).
[14:50:21.757] <TB0>     INFO: Test took 4694ms.
[14:50:21.761] <TB0>     INFO: scanning low vcal = 60
[14:50:22.161] <TB0>     INFO: Expecting 41600 events.
[14:50:26.480] <TB0>     INFO: 41600 events read in total (3604ms).
[14:50:26.482] <TB0>     INFO: Test took 4720ms.
[14:50:26.486] <TB0>     INFO: scanning low vcal = 70
[14:50:26.876] <TB0>     INFO: Expecting 41600 events.
[14:50:31.097] <TB0>     INFO: 41600 events read in total (3506ms).
[14:50:31.098] <TB0>     INFO: Test took 4612ms.
[14:50:31.100] <TB0>     INFO: scanning low vcal = 80
[14:50:31.518] <TB0>     INFO: Expecting 41600 events.
[14:50:35.761] <TB0>     INFO: 41600 events read in total (3530ms).
[14:50:35.762] <TB0>     INFO: Test took 4662ms.
[14:50:35.765] <TB0>     INFO: scanning low vcal = 90
[14:50:36.178] <TB0>     INFO: Expecting 41600 events.
[14:50:40.394] <TB0>     INFO: 41600 events read in total (3501ms).
[14:50:40.395] <TB0>     INFO: Test took 4630ms.
[14:50:40.399] <TB0>     INFO: scanning low vcal = 100
[14:50:40.815] <TB0>     INFO: Expecting 41600 events.
[14:50:45.172] <TB0>     INFO: 41600 events read in total (3642ms).
[14:50:45.173] <TB0>     INFO: Test took 4774ms.
[14:50:45.176] <TB0>     INFO: scanning low vcal = 110
[14:50:45.595] <TB0>     INFO: Expecting 41600 events.
[14:50:49.829] <TB0>     INFO: 41600 events read in total (3519ms).
[14:50:49.830] <TB0>     INFO: Test took 4654ms.
[14:50:49.833] <TB0>     INFO: scanning low vcal = 120
[14:50:50.250] <TB0>     INFO: Expecting 41600 events.
[14:50:54.472] <TB0>     INFO: 41600 events read in total (3507ms).
[14:50:54.473] <TB0>     INFO: Test took 4640ms.
[14:50:54.476] <TB0>     INFO: scanning low vcal = 130
[14:50:54.894] <TB0>     INFO: Expecting 41600 events.
[14:50:59.153] <TB0>     INFO: 41600 events read in total (3544ms).
[14:50:59.154] <TB0>     INFO: Test took 4678ms.
[14:50:59.157] <TB0>     INFO: scanning low vcal = 140
[14:50:59.571] <TB0>     INFO: Expecting 41600 events.
[14:51:03.820] <TB0>     INFO: 41600 events read in total (3534ms).
[14:51:03.821] <TB0>     INFO: Test took 4664ms.
[14:51:03.824] <TB0>     INFO: scanning low vcal = 150
[14:51:04.241] <TB0>     INFO: Expecting 41600 events.
[14:51:08.495] <TB0>     INFO: 41600 events read in total (3539ms).
[14:51:08.496] <TB0>     INFO: Test took 4672ms.
[14:51:08.499] <TB0>     INFO: scanning low vcal = 160
[14:51:08.919] <TB0>     INFO: Expecting 41600 events.
[14:51:13.162] <TB0>     INFO: 41600 events read in total (3528ms).
[14:51:13.163] <TB0>     INFO: Test took 4664ms.
[14:51:13.166] <TB0>     INFO: scanning low vcal = 170
[14:51:13.586] <TB0>     INFO: Expecting 41600 events.
[14:51:17.839] <TB0>     INFO: 41600 events read in total (3538ms).
[14:51:17.840] <TB0>     INFO: Test took 4674ms.
[14:51:17.844] <TB0>     INFO: scanning low vcal = 180
[14:51:18.257] <TB0>     INFO: Expecting 41600 events.
[14:51:22.512] <TB0>     INFO: 41600 events read in total (3540ms).
[14:51:22.512] <TB0>     INFO: Test took 4668ms.
[14:51:22.515] <TB0>     INFO: scanning low vcal = 190
[14:51:22.932] <TB0>     INFO: Expecting 41600 events.
[14:51:27.188] <TB0>     INFO: 41600 events read in total (3541ms).
[14:51:27.189] <TB0>     INFO: Test took 4674ms.
[14:51:27.192] <TB0>     INFO: scanning low vcal = 200
[14:51:27.609] <TB0>     INFO: Expecting 41600 events.
[14:51:31.864] <TB0>     INFO: 41600 events read in total (3540ms).
[14:51:31.865] <TB0>     INFO: Test took 4673ms.
[14:51:31.868] <TB0>     INFO: scanning low vcal = 210
[14:51:32.285] <TB0>     INFO: Expecting 41600 events.
[14:51:36.515] <TB0>     INFO: 41600 events read in total (3516ms).
[14:51:36.516] <TB0>     INFO: Test took 4648ms.
[14:51:36.519] <TB0>     INFO: scanning low vcal = 220
[14:51:36.938] <TB0>     INFO: Expecting 41600 events.
[14:51:41.192] <TB0>     INFO: 41600 events read in total (3539ms).
[14:51:41.193] <TB0>     INFO: Test took 4674ms.
[14:51:41.195] <TB0>     INFO: scanning low vcal = 230
[14:51:41.615] <TB0>     INFO: Expecting 41600 events.
[14:51:45.868] <TB0>     INFO: 41600 events read in total (3538ms).
[14:51:45.868] <TB0>     INFO: Test took 4673ms.
[14:51:45.872] <TB0>     INFO: scanning low vcal = 240
[14:51:46.289] <TB0>     INFO: Expecting 41600 events.
[14:51:50.547] <TB0>     INFO: 41600 events read in total (3542ms).
[14:51:50.547] <TB0>     INFO: Test took 4675ms.
[14:51:50.550] <TB0>     INFO: scanning low vcal = 250
[14:51:50.966] <TB0>     INFO: Expecting 41600 events.
[14:51:55.220] <TB0>     INFO: 41600 events read in total (3540ms).
[14:51:55.221] <TB0>     INFO: Test took 4671ms.
[14:51:55.225] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:51:55.637] <TB0>     INFO: Expecting 41600 events.
[14:51:59.888] <TB0>     INFO: 41600 events read in total (3536ms).
[14:51:59.888] <TB0>     INFO: Test took 4664ms.
[14:51:59.891] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:52:00.305] <TB0>     INFO: Expecting 41600 events.
[14:52:04.562] <TB0>     INFO: 41600 events read in total (3542ms).
[14:52:04.563] <TB0>     INFO: Test took 4671ms.
[14:52:04.566] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:52:04.981] <TB0>     INFO: Expecting 41600 events.
[14:52:09.227] <TB0>     INFO: 41600 events read in total (3531ms).
[14:52:09.228] <TB0>     INFO: Test took 4662ms.
[14:52:09.231] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:52:09.649] <TB0>     INFO: Expecting 41600 events.
[14:52:13.915] <TB0>     INFO: 41600 events read in total (3551ms).
[14:52:13.916] <TB0>     INFO: Test took 4685ms.
[14:52:13.918] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:52:14.336] <TB0>     INFO: Expecting 41600 events.
[14:52:18.587] <TB0>     INFO: 41600 events read in total (3536ms).
[14:52:18.588] <TB0>     INFO: Test took 4670ms.
[14:52:19.121] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:52:19.123] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:52:19.124] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:52:19.124] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:52:19.124] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:52:19.124] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:52:19.124] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:52:19.124] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:52:19.124] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:52:19.125] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:52:19.125] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:52:19.125] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:52:19.125] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:52:19.125] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:52:19.125] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:52:19.126] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:52:19.126] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:52:56.757] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:52:56.757] <TB0>     INFO: non-linearity mean:  0.955 0.956 0.954 0.956 0.957 0.954 0.950 0.954 0.955 0.951 0.954 0.957 0.955 0.956 0.956 0.963
[14:52:56.757] <TB0>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.006 0.005 0.008 0.007 0.008 0.006 0.007 0.006 0.005 0.007 0.008 0.007 0.005
[14:52:56.757] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:52:56.780] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:52:56.802] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:52:56.824] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:52:56.847] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:52:56.869] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:52:56.891] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:52:56.913] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:52:56.936] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:52:56.958] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:52:56.980] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:52:56.002] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:52:57.024] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:52:57.046] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:52:57.068] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:52:57.090] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-25_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:52:57.113] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:52:57.113] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:52:57.120] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:52:57.120] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:52:57.123] <TB0>     INFO: ######################################################################
[14:52:57.123] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:52:57.123] <TB0>     INFO: ######################################################################
[14:52:57.125] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:52:57.134] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:57.135] <TB0>     INFO:     run 1 of 1
[14:52:57.135] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:57.477] <TB0>     INFO: Expecting 3120000 events.
[14:53:48.187] <TB0>     INFO: 1289240 events read in total (49996ms).
[14:54:38.327] <TB0>     INFO: 2578255 events read in total (100136ms).
[14:54:59.493] <TB0>     INFO: 3120000 events read in total (121303ms).
[14:54:59.535] <TB0>     INFO: Test took 122400ms.
[14:54:59.607] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:59.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:01.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:02.674] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:04.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:05.674] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:07.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:08.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:10.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:11.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:12.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:14.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:16.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:17.602] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:19.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:20.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:22.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:23.467] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424214528
[14:55:23.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:55:23.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3115, RMS = 1.64886
[14:55:23.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:55:23.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:55:23.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8371, RMS = 1.60544
[14:55:23.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:55:23.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:55:23.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5359, RMS = 1.66946
[14:55:23.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:55:23.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:55:23.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.898, RMS = 1.99526
[14:55:23.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:55:23.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:55:23.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6503, RMS = 1.62604
[14:55:23.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:55:23.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:55:23.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4582, RMS = 2.13094
[14:55:23.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:55:23.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:55:23.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.082, RMS = 1.76627
[14:55:23.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:55:23.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:55:23.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.9421, RMS = 2.28897
[14:55:23.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:55:23.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:55:23.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9878, RMS = 1.62665
[14:55:23.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:55:23.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:55:23.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7158, RMS = 1.28857
[14:55:23.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:55:23.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:55:23.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3539, RMS = 1.6785
[14:55:23.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:55:23.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:55:23.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7873, RMS = 1.38126
[14:55:23.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:55:23.505] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:55:23.505] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5223, RMS = 1.32893
[14:55:23.505] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:55:23.505] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:55:23.505] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2335, RMS = 1.71109
[14:55:23.505] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:55:23.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:55:23.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6896, RMS = 1.11532
[14:55:23.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:55:23.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:55:23.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0634, RMS = 1.38561
[14:55:23.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:55:23.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:55:23.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9298, RMS = 1.09001
[14:55:23.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:55:23.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:55:23.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9116, RMS = 1.38804
[14:55:23.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:55:23.508] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:55:23.508] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0613, RMS = 1.4303
[14:55:23.508] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:55:23.509] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:55:23.509] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3639, RMS = 1.16293
[14:55:23.509] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:55:23.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:55:23.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.8196, RMS = 1.82704
[14:55:23.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:55:23.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:55:23.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1302, RMS = 1.81282
[14:55:23.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:55:23.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:55:23.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.295, RMS = 1.45165
[14:55:23.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:55:23.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:55:23.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.8003, RMS = 2.03619
[14:55:23.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:55:23.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:55:23.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.5289, RMS = 1.76034
[14:55:23.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:55:23.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:55:23.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.2394, RMS = 2.22506
[14:55:23.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:55:23.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:55:23.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1915, RMS = 0.829239
[14:55:23.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:55:23.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:55:23.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0493, RMS = 1.00505
[14:55:23.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:55:23.514] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:55:23.514] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4608, RMS = 1.72214
[14:55:23.514] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:55:23.514] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:55:23.514] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1952, RMS = 1.88087
[14:55:23.514] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:55:23.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:55:23.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8921, RMS = 1.0941
[14:55:23.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:55:23.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:55:23.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5429, RMS = 1.6452
[14:55:23.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:55:23.518] <TB0>     INFO: PixTestBB3Map::doTest() done with 8 decoding errors: , duration: 146 seconds
[14:55:23.518] <TB0>     INFO: number of dead bumps (per ROC):     0   11    1    1    2    0    0    2    1    1    3    2    0    0    1    0
[14:55:23.518] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:55:23.616] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:55:23.616] <TB0>     INFO: enter test to run
[14:55:23.616] <TB0>     INFO:   test:  no parameter change
[14:55:23.616] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[14:55:23.617] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 462.3mA
[14:55:23.617] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[14:55:23.617] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:55:24.123] <TB0>    QUIET: Connection to board 133 closed.
[14:55:24.126] <TB0>     INFO: pXar: this is the end, my friend
[14:55:24.126] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
