Analysis & Synthesis report for MIPSCPU
Sun May 26 20:11:18 2013
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for regfile:regfile|altsyncram:Register_rtl_0|altsyncram_sng1:auto_generated
 17. Source assignments for regfile:regfile|altsyncram:Register_rtl_1|altsyncram_sng1:auto_generated
 18. Source assignments for data_memory:dmem|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_l5m1:auto_generated
 19. Source assignments for data_memory:dmem|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_b8m1:auto_generated
 20. Source assignments for data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0|altsyncram_17m1:auto_generated
 21. Source assignments for data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_k5m1:auto_generated
 22. Source assignments for data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_a8m1:auto_generated
 23. Source assignments for data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0|altsyncram_07m1:auto_generated
 24. Source assignments for data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_j5m1:auto_generated
 25. Source assignments for data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_98m1:auto_generated
 26. Source assignments for data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated
 27. Source assignments for data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_i5m1:auto_generated
 28. Source assignments for data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated
 29. Source assignments for data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0|altsyncram_u6m1:auto_generated
 30. Source assignments for IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4
 31. Parameter Settings for User Entity Instance: Top-level Entity: |processor
 32. Parameter Settings for User Entity Instance: inst_rom:myInstructionROM
 33. Parameter Settings for User Entity Instance: branchPredictor:branchPredictor
 34. Parameter Settings for User Entity Instance: regfile:regfile
 35. Parameter Settings for User Entity Instance: IDEXPipe:IDEXPipe
 36. Parameter Settings for User Entity Instance: data_memory:dmem
 37. Parameter Settings for User Entity Instance: data_memory:dmem|async_memory:data_seg
 38. Parameter Settings for User Entity Instance: data_memory:dmem|async_memory:heap_seg
 39. Parameter Settings for User Entity Instance: data_memory:dmem|async_memory:stack_seg
 40. Parameter Settings for User Entity Instance: data_memory:dmem|serial_buffer:ser
 41. Parameter Settings for Inferred Entity Instance: regfile:regfile|altsyncram:Register_rtl_0
 42. Parameter Settings for Inferred Entity Instance: regfile:regfile|altsyncram:Register_rtl_1
 43. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:data_seg|altsyncram:mem3_rtl_0
 44. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:stack_seg|altsyncram:mem3_rtl_0
 45. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0
 46. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0
 47. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0
 48. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0
 49. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0
 50. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0
 51. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0
 52. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0
 53. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0
 54. Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0
 55. Parameter Settings for Inferred Entity Instance: IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0
 56. altsyncram Parameter Settings by Entity Instance
 57. altshift_taps Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "MUX:mux6"
 59. Port Connectivity Checks: "MUX:mux1"
 60. Port Connectivity Checks: "MEMWBPipe:MEMWBPipe"
 61. Port Connectivity Checks: "MUX:muxShift1"
 62. Port Connectivity Checks: "IDEXPipe:IDEXPipe"
 63. Port Connectivity Checks: "adder:adder2"
 64. Port Connectivity Checks: "adder:adder"
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 26 20:11:18 2013         ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; MIPSCPU                                       ;
; Top-level Entity Name              ; processor                                     ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 3,537                                         ;
;     Total combinational functions  ; 3,352                                         ;
;     Dedicated logic registers      ; 859                                           ;
; Total registers                    ; 859                                           ;
; Total pins                         ; 214                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 100,454                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; processor          ; MIPSCPU            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                            ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; hazardDetectionStall.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/hazardDetectionStall.v                        ;         ;
; hazardDetectionNoStall.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/hazardDetectionNoStall.v                      ;         ;
; serial_buf.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/serial_buf.v                                  ;         ;
; async_memory.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/async_memory.v                                ;         ;
; inst_rom.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/inst_rom.v                                    ;         ;
; data_memory.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/data_memory.v                                 ;         ;
; alu.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/alu.v                                         ;         ;
; processor.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/processor.v                                   ;         ;
; programcounter.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/programcounter.v                              ;         ;
; adder.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/adder.v                                       ;         ;
; regfile.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/regfile.v                                     ;         ;
; MUX.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/MUX.v                                         ;         ;
; signextender.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/signextender.v                                ;         ;
; controlunit.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/controlunit.v                                 ;         ;
; IFIDPipe.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/IFIDPipe.v                                    ;         ;
; IDEXPipe.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/IDEXPipe.v                                    ;         ;
; EXMEMPipe.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/EXMEMPipe.v                                   ;         ;
; MEMWBPipe.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/MEMWBPipe.v                                   ;         ;
; counter.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/counter.v                                     ;         ;
; instructioncounter.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/instructioncounter.v                          ;         ;
; branchPredictor.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/branchPredictor.v                             ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; aglobal120.inc                                ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/aglobal120.inc                        ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_sng1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_sng1.tdf                        ;         ;
; db/altsyncram_l5m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_l5m1.tdf                        ;         ;
; db/MIPSCPU.ram3_async_memory_e84d4cf6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/MIPSCPU.ram3_async_memory_e84d4cf6.hdl.mif ;         ;
; db/altsyncram_b8m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_b8m1.tdf                        ;         ;
; db/mipscpu.ram3_async_memory_ea4acf6d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/mipscpu.ram3_async_memory_ea4acf6d.hdl.mif ;         ;
; db/altsyncram_17m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_17m1.tdf                        ;         ;
; db/mipscpu.ram3_async_memory_bba87b9e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/mipscpu.ram3_async_memory_bba87b9e.hdl.mif ;         ;
; db/altsyncram_k5m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_k5m1.tdf                        ;         ;
; db/MIPSCPU.ram2_async_memory_e84d4cf6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/MIPSCPU.ram2_async_memory_e84d4cf6.hdl.mif ;         ;
; db/altsyncram_a8m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_a8m1.tdf                        ;         ;
; db/mipscpu.ram2_async_memory_ea4acf6d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/mipscpu.ram2_async_memory_ea4acf6d.hdl.mif ;         ;
; db/altsyncram_07m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_07m1.tdf                        ;         ;
; db/mipscpu.ram2_async_memory_bba87b9e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/mipscpu.ram2_async_memory_bba87b9e.hdl.mif ;         ;
; db/altsyncram_j5m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_j5m1.tdf                        ;         ;
; db/MIPSCPU.ram1_async_memory_e84d4cf6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/MIPSCPU.ram1_async_memory_e84d4cf6.hdl.mif ;         ;
; db/altsyncram_98m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_98m1.tdf                        ;         ;
; db/mipscpu.ram1_async_memory_ea4acf6d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/mipscpu.ram1_async_memory_ea4acf6d.hdl.mif ;         ;
; db/altsyncram_v6m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_v6m1.tdf                        ;         ;
; db/mipscpu.ram1_async_memory_bba87b9e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/mipscpu.ram1_async_memory_bba87b9e.hdl.mif ;         ;
; db/altsyncram_i5m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_i5m1.tdf                        ;         ;
; db/MIPSCPU.ram0_async_memory_e84d4cf6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/MIPSCPU.ram0_async_memory_e84d4cf6.hdl.mif ;         ;
; db/altsyncram_88m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_88m1.tdf                        ;         ;
; db/mipscpu.ram0_async_memory_ea4acf6d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/mipscpu.ram0_async_memory_ea4acf6d.hdl.mif ;         ;
; db/altsyncram_u6m1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_u6m1.tdf                        ;         ;
; db/mipscpu.ram0_async_memory_bba87b9e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/mipscpu.ram0_async_memory_bba87b9e.hdl.mif ;         ;
; altshift_taps.tdf                             ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/altshift_taps.tdf                     ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/lpm_counter.inc                       ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/lpm_compare.inc                       ;         ;
; lpm_constant.inc                              ; yes             ; Megafunction                                          ; c:/altera/12.0sp2/quartus/libraries/megafunctions/lpm_constant.inc                      ;         ;
; db/shift_taps_sfm.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/shift_taps_sfm.tdf                         ;         ;
; db/altsyncram_f461.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/altsyncram_f461.tdf                        ;         ;
; db/add_sub_gvd.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/add_sub_gvd.tdf                            ;         ;
; db/cntr_kkf.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/cntr_kkf.tdf                               ;         ;
; db/cmpr_6cc.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/cmpr_6cc.tdf                               ;         ;
; db/cntr_74h.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/cntr_74h.tdf                               ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 3,537  ;
;                                             ;        ;
; Total combinational functions               ; 3352   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 2198   ;
;     -- 3 input functions                    ; 614    ;
;     -- <=2 input functions                  ; 540    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 3099   ;
;     -- arithmetic mode                      ; 253    ;
;                                             ;        ;
; Total registers                             ; 859    ;
;     -- Dedicated logic registers            ; 859    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 214    ;
; Total memory bits                           ; 100454 ;
; Maximum fan-out node                        ; clock  ;
; Maximum fan-out                             ; 1053   ;
; Total fan-out                               ; 17795  ;
; Average fan-out                             ; 3.85   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; |processor                                   ; 3352 (91)         ; 859 (0)      ; 100454      ; 0            ; 0       ; 0         ; 214  ; 0            ; |processor                                                                                                                ;              ;
;    |EXMEMPipe:EXMEMPipe|                     ; 17 (17)           ; 102 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|EXMEMPipe:EXMEMPipe                                                                                            ;              ;
;    |IDEXPipe:IDEXPipe|                       ; 263 (254)         ; 149 (143)    ; 102         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|IDEXPipe:IDEXPipe                                                                                              ;              ;
;       |altshift_taps:mux3SelectIDEX_rtl_0|   ; 9 (0)             ; 6 (0)        ; 102         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0                                                           ;              ;
;          |shift_taps_sfm:auto_generated|     ; 9 (2)             ; 6 (3)        ; 102         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated                             ;              ;
;             |altsyncram_f461:altsyncram4|    ; 0 (0)             ; 0 (0)        ; 102         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4 ;              ;
;             |cntr_74h:cntr5|                 ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_74h:cntr5              ;              ;
;             |cntr_kkf:cntr1|                 ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|cntr_kkf:cntr1              ;              ;
;    |IFIDPipe:IFIDPipe|                       ; 64 (64)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|IFIDPipe:IFIDPipe                                                                                              ;              ;
;    |MEMWBPipe:MEMWBPipe|                     ; 17 (17)           ; 95 (95)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|MEMWBPipe:MEMWBPipe                                                                                            ;              ;
;    |MUX:mux101|                              ; 99 (99)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|MUX:mux101                                                                                                     ;              ;
;    |MUX:mux2|                                ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|MUX:mux2                                                                                                       ;              ;
;    |MUX:mux5|                                ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|MUX:mux5                                                                                                       ;              ;
;    |MUX:mux6|                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|MUX:mux6                                                                                                       ;              ;
;    |MUX:mux7|                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|MUX:mux7                                                                                                       ;              ;
;    |MUX:muxShift1|                           ; 90 (90)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|MUX:muxShift1                                                                                                  ;              ;
;    |adder:adder|                             ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|adder:adder                                                                                                    ;              ;
;    |alu:alu|                                 ; 753 (753)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|alu:alu                                                                                                        ;              ;
;    |controlunit:controlunit|                 ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|controlunit:controlunit                                                                                        ;              ;
;    |counter:clockcounter|                    ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|counter:clockcounter                                                                                           ;              ;
;    |data_memory:dmem|                        ; 490 (199)         ; 256 (0)      ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem                                                                                               ;              ;
;       |async_memory:data_seg|                ; 136 (136)         ; 98 (98)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:data_seg                                                                         ;              ;
;          |altsyncram:mem0_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0                                                   ;              ;
;             |altsyncram_i5m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_i5m1:auto_generated                    ;              ;
;          |altsyncram:mem1_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0                                                   ;              ;
;             |altsyncram_j5m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_j5m1:auto_generated                    ;              ;
;          |altsyncram:mem2_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0                                                   ;              ;
;             |altsyncram_k5m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_k5m1:auto_generated                    ;              ;
;          |altsyncram:mem3_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:data_seg|altsyncram:mem3_rtl_0                                                   ;              ;
;             |altsyncram_l5m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_l5m1:auto_generated                    ;              ;
;       |async_memory:heap_seg|                ; 74 (74)           ; 75 (75)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:heap_seg                                                                         ;              ;
;          |altsyncram:mem0_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0                                                   ;              ;
;             |altsyncram_u6m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0|altsyncram_u6m1:auto_generated                    ;              ;
;          |altsyncram:mem1_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0                                                   ;              ;
;             |altsyncram_v6m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated                    ;              ;
;          |altsyncram:mem2_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0                                                   ;              ;
;             |altsyncram_07m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0|altsyncram_07m1:auto_generated                    ;              ;
;          |altsyncram:mem3_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0                                                   ;              ;
;             |altsyncram_17m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0|altsyncram_17m1:auto_generated                    ;              ;
;       |async_memory:stack_seg|               ; 70 (70)           ; 74 (74)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:stack_seg                                                                        ;              ;
;          |altsyncram:mem0_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0                                                  ;              ;
;             |altsyncram_88m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated                   ;              ;
;          |altsyncram:mem1_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0                                                  ;              ;
;             |altsyncram_98m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_98m1:auto_generated                   ;              ;
;          |altsyncram:mem2_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0                                                  ;              ;
;             |altsyncram_a8m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_a8m1:auto_generated                   ;              ;
;          |altsyncram:mem3_rtl_0|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:stack_seg|altsyncram:mem3_rtl_0                                                  ;              ;
;             |altsyncram_b8m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_b8m1:auto_generated                   ;              ;
;       |serial_buffer:ser|                    ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|data_memory:dmem|serial_buffer:ser                                                                             ;              ;
;    |hazardDetectionNoStall:hdnsMEM|          ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|hazardDetectionNoStall:hdnsMEM                                                                                 ;              ;
;    |hazardDetectionNoStall:hdnsWB|           ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|hazardDetectionNoStall:hdnsWB                                                                                  ;              ;
;    |hazardDetectionNoStall:hdns|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|hazardDetectionNoStall:hdns                                                                                    ;              ;
;    |hazardDetectionStall:hds|                ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|hazardDetectionStall:hds                                                                                       ;              ;
;    |inst_rom:myInstructionROM|               ; 1120 (1120)       ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|inst_rom:myInstructionROM                                                                                      ;              ;
;    |instructioncounter:instructioncounter2|  ; 41 (41)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|instructioncounter:instructioncounter2                                                                         ;              ;
;    |programcounter:pc|                       ; 20 (20)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|programcounter:pc                                                                                              ;              ;
;    |regfile:regfile|                         ; 10 (10)           ; 71 (71)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:regfile                                                                                                ;              ;
;       |altsyncram:Register_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:regfile|altsyncram:Register_rtl_0                                                                      ;              ;
;          |altsyncram_sng1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:regfile|altsyncram:Register_rtl_0|altsyncram_sng1:auto_generated                                       ;              ;
;       |altsyncram:Register_rtl_1|            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:regfile|altsyncram:Register_rtl_1                                                                      ;              ;
;          |altsyncram_sng1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|regfile:regfile|altsyncram:Register_rtl_1|altsyncram_sng1:auto_generated                                       ;              ;
;    |signextender:signextender|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|signextender:signextender                                                                                      ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Name                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                           ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 34           ; 3            ; 34           ; 102  ; None                                          ;
; data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_i5m1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram0_async_memory_e84d4cf6.hdl.mif ;
; data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_j5m1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram1_async_memory_e84d4cf6.hdl.mif ;
; data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_k5m1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram2_async_memory_e84d4cf6.hdl.mif ;
; data_memory:dmem|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_l5m1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram3_async_memory_e84d4cf6.hdl.mif ;
; data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0|altsyncram_u6m1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif ;
; data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram1_async_memory_bba87b9e.hdl.mif ;
; data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0|altsyncram_07m1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram2_async_memory_bba87b9e.hdl.mif ;
; data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0|altsyncram_17m1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram3_async_memory_bba87b9e.hdl.mif ;
; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif ;
; data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_98m1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram1_async_memory_ea4acf6d.hdl.mif ;
; data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_a8m1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram2_async_memory_ea4acf6d.hdl.mif ;
; data_memory:dmem|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_b8m1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; db/MIPSCPU.ram3_async_memory_ea4acf6d.hdl.mif ;
; regfile:regfile|altsyncram:Register_rtl_0|altsyncram_sng1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                          ;
; regfile:regfile|altsyncram:Register_rtl_1|altsyncram_sng1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                          ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+
; data_memory:dmem|serial_buffer:ser|read_en                    ; Stuck at GND due to stuck port data_in                                    ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[0,1]                        ; Stuck at GND due to stuck port data_in                                    ;
; MEMWBPipe:MEMWBPipe|reg2MEMWB[4]                              ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[20]                ;
; MEMWBPipe:MEMWBPipe|reg2MEMWB[3]                              ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[19]                ;
; MEMWBPipe:MEMWBPipe|reg2MEMWB[2]                              ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[18]                ;
; MEMWBPipe:MEMWBPipe|reg2MEMWB[1]                              ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[17]                ;
; MEMWBPipe:MEMWBPipe|reg2MEMWB[0]                              ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[16]                ;
; MEMWBPipe:MEMWBPipe|reg3MEMWB[4]                              ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[15]                ;
; MEMWBPipe:MEMWBPipe|reg3MEMWB[3]                              ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[14]                ;
; MEMWBPipe:MEMWBPipe|reg3MEMWB[2]                              ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[13]                ;
; MEMWBPipe:MEMWBPipe|reg3MEMWB[1]                              ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[12]                ;
; MEMWBPipe:MEMWBPipe|reg3MEMWB[0]                              ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[11]                ;
; EXMEMPipe:EXMEMPipe|reg2EXMEM[4]                              ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[20]                ;
; EXMEMPipe:EXMEMPipe|reg2EXMEM[3]                              ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[19]                ;
; EXMEMPipe:EXMEMPipe|reg2EXMEM[2]                              ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[18]                ;
; EXMEMPipe:EXMEMPipe|reg2EXMEM[1]                              ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[17]                ;
; EXMEMPipe:EXMEMPipe|reg2EXMEM[0]                              ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[16]                ;
; EXMEMPipe:EXMEMPipe|reg3EXMEM[4]                              ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[15]                ;
; EXMEMPipe:EXMEMPipe|reg3EXMEM[3]                              ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[14]                ;
; EXMEMPipe:EXMEMPipe|reg3EXMEM[2]                              ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[13]                ;
; EXMEMPipe:EXMEMPipe|reg3EXMEM[1]                              ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[12]                ;
; EXMEMPipe:EXMEMPipe|reg3EXMEM[0]                              ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[11]                ;
; IDEXPipe:IDEXPipe|pcPlus4IDEX[1]                              ; Merged with IDEXPipe:IDEXPipe|branchAddressIDEX[1]                        ;
; IDEXPipe:IDEXPipe|pcPlus4IDEX[0]                              ; Merged with IDEXPipe:IDEXPipe|branchAddressIDEX[0]                        ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[27..31]                     ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[25]                   ;
; IDEXPipe:IDEXPipe|reg1IDEX[4]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[25]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[26]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[24]                   ;
; IDEXPipe:IDEXPipe|reg1IDEX[3]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[24]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[25]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[23]                   ;
; IDEXPipe:IDEXPipe|reg1IDEX[2]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[23]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[24]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[22]                   ;
; IDEXPipe:IDEXPipe|reg1IDEX[1]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[22]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[23]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[21]                   ;
; IDEXPipe:IDEXPipe|reg1IDEX[0]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[21]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[22]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[20]                   ;
; IDEXPipe:IDEXPipe|reg2IDEX[4]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[20]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[21]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[19]                   ;
; IDEXPipe:IDEXPipe|reg2IDEX[3]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[19]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[20]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[18]                   ;
; IDEXPipe:IDEXPipe|reg2IDEX[2]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[18]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[19]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[17]                   ;
; IDEXPipe:IDEXPipe|reg2IDEX[1]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[17]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[18]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[16]                   ;
; IDEXPipe:IDEXPipe|reg2IDEX[0]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[16]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[17]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[15]                   ;
; IDEXPipe:IDEXPipe|reg3IDEX[4]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[15]                   ;
; IDEXPipe:IDEXPipe|signextendedIDEX[15]                        ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[15]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[16]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[14]                   ;
; IDEXPipe:IDEXPipe|reg3IDEX[3]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[14]                   ;
; IDEXPipe:IDEXPipe|signextendedIDEX[14]                        ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[14]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[15]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[13]                   ;
; IDEXPipe:IDEXPipe|reg3IDEX[2]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[13]                   ;
; IDEXPipe:IDEXPipe|signextendedIDEX[13]                        ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[13]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[14]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[12]                   ;
; IDEXPipe:IDEXPipe|reg3IDEX[1]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[12]                   ;
; IDEXPipe:IDEXPipe|signextendedIDEX[12]                        ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[12]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[13]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[11]                   ;
; IDEXPipe:IDEXPipe|reg3IDEX[0]                                 ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[11]                   ;
; IDEXPipe:IDEXPipe|signextendedIDEX[11]                        ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[11]                   ;
; IDEXPipe:IDEXPipe|signextendedIDEX[17..31]                    ; Merged with IDEXPipe:IDEXPipe|signextendedIDEX[16]                        ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[12]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[10]                   ;
; IDEXPipe:IDEXPipe|signextendedIDEX[10]                        ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[10]                   ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[11]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[9]                    ;
; IDEXPipe:IDEXPipe|signextendedIDEX[9]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[9]                    ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[10]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[8]                    ;
; IDEXPipe:IDEXPipe|signextendedIDEX[8]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[8]                    ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[9]                          ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[7]                    ;
; IDEXPipe:IDEXPipe|signextendedIDEX[7]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[7]                    ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[8]                          ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[6]                    ;
; IDEXPipe:IDEXPipe|signextendedIDEX[6]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[6]                    ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[7]                          ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[5]                    ;
; IDEXPipe:IDEXPipe|signextendedIDEX[5]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[5]                    ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[6]                          ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[4]                    ;
; IDEXPipe:IDEXPipe|signextendedIDEX[4]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[4]                    ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[5]                          ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[3]                    ;
; IDEXPipe:IDEXPipe|signextendedIDEX[3]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[3]                    ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[4]                          ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[2]                    ;
; IDEXPipe:IDEXPipe|signextendedIDEX[2]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[2]                    ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[3]                          ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[1]                    ;
; IDEXPipe:IDEXPipe|signextendedIDEX[1]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[1]                    ;
; IDEXPipe:IDEXPipe|jumpAddressIDEX[2]                          ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[0]                    ;
; IDEXPipe:IDEXPipe|signextendedIDEX[0]                         ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[0]                    ;
; inst_rom:myInstructionROM|out[6]                              ; Stuck at GND due to stuck port data_in                                    ;
; IFIDPipe:IFIDPipe|instructionROMOutIFID[30]                   ; Stuck at GND due to stuck port data_in                                    ;
; IDEXPipe:IDEXPipe|instructionROMOutIDEX[30]                   ; Stuck at GND due to stuck port data_in                                    ;
; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[30]                ; Stuck at GND due to stuck port data_in                                    ;
; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[30]                ; Stuck at GND due to stuck port data_in                                    ;
; regfile:regfile|Mux0~1                                        ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~2                                        ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~3                                        ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~4                                        ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~5                                        ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~6                                        ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~7                                        ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~8                                        ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~9                                        ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~10                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~11                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~12                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~13                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~14                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~15                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~16                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~17                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~18                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~19                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~20                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~21                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~22                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~23                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~24                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~25                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~26                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~27                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~28                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~29                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~30                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~31                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux0~32                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~1                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~2                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~3                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~4                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~5                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~6                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~7                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~8                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~9                                       ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~10                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~11                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~12                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~13                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~14                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~15                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~16                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~17                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~18                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~19                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~20                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~21                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~22                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~23                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~24                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~25                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~26                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~27                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~28                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~29                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~30                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~31                                      ; Stuck at GND due to stuck port clock_enable                               ;
; regfile:regfile|Mux32~32                                      ; Stuck at GND due to stuck port clock_enable                               ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[22]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[22] ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[22] ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[22]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[22]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[24]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[24]  ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[24]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[24]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[24] ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[24] ; Merged with data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[26]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[26]  ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[26]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[26]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[26] ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[26] ; Merged with data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[28]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[28]  ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[28]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[28]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[28] ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[28] ; Merged with data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[30]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[30]  ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[30]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[30]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[30] ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[30] ; Merged with data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[32]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[32]  ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[32]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[32]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[32] ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[32] ; Merged with data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[34]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[34]  ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[34]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[34]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[34] ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[34] ; Merged with data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[22] ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[22] ; Merged with data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[22]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[22]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[22]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[22]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[24] ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[24] ; Merged with data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[24]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[24]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[24]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[24]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[26] ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[26] ; Merged with data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[26]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[26]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[26]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[26]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[28] ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[28] ; Merged with data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[28]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[28]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[28]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[28]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[30] ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[30] ; Merged with data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[30]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[30]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[30]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[30]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[32] ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[32] ; Merged with data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[32]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[32]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[32]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[32]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[34] ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[34] ; Merged with data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[34]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[34]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[34]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[34]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[22] ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[22] ; Merged with data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[22]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[22]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[22]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[22]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[24] ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[24] ; Merged with data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[24]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[24]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[24]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[24]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[26] ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[26] ; Merged with data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[26]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[26]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[26]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[26]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[28] ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[28] ; Merged with data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[28]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[28]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[28]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[28]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[30] ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[30] ; Merged with data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[30]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[30]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[30]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[30]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[32] ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[32] ; Merged with data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[32]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[32]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[32]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[32]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[34] ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[34] ; Merged with data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[34]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[34]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[34]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[34]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[22] ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[22] ; Merged with data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[22]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[22]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[22]  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[22]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[24] ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[24] ; Merged with data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[24]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[24]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[24]  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[24]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[26] ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[26] ; Merged with data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[26]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[26]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[26]  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[26]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[28] ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[28] ; Merged with data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[28]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[28]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[28]  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[28]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[30] ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[30] ; Merged with data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[30]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[30]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[30]  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[30]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[32] ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[32] ; Merged with data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[32]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[32]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[32]  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[32]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[34] ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[34] ; Merged with data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[34]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[34]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[34]  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[34]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[36] ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[36] ; Merged with data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[36]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[36]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[36]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[36]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[36]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[36]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[36] ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[36] ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[36]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[36]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[36]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[36]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[36] ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[36] ; Merged with data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[36]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[36]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[36] ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[36] ; Merged with data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[36]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[36]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[36]  ;
; data_memory:dmem|async_memory:heap_seg|mem2~0                 ; Merged with data_memory:dmem|async_memory:heap_seg|mem1~0                 ;
; data_memory:dmem|async_memory:heap_seg|mem1~0                 ; Merged with data_memory:dmem|async_memory:heap_seg|mem0~0                 ;
; data_memory:dmem|async_memory:heap_seg|mem0~0                 ; Merged with data_memory:dmem|async_memory:stack_seg|mem1~0                ;
; data_memory:dmem|async_memory:stack_seg|mem1~0                ; Merged with data_memory:dmem|async_memory:stack_seg|mem2~0                ;
; data_memory:dmem|async_memory:stack_seg|mem2~0                ; Merged with data_memory:dmem|async_memory:data_seg|mem1~0                 ;
; data_memory:dmem|async_memory:data_seg|mem1~0                 ; Merged with data_memory:dmem|async_memory:stack_seg|mem0~0                ;
; data_memory:dmem|async_memory:stack_seg|mem0~0                ; Merged with data_memory:dmem|async_memory:stack_seg|mem3~0                ;
; data_memory:dmem|async_memory:stack_seg|mem3~0                ; Merged with data_memory:dmem|async_memory:data_seg|mem2~0                 ;
; data_memory:dmem|async_memory:data_seg|mem2~0                 ; Merged with data_memory:dmem|async_memory:heap_seg|mem3~0                 ;
; data_memory:dmem|async_memory:heap_seg|mem3~0                 ; Merged with data_memory:dmem|async_memory:data_seg|mem0~0                 ;
; data_memory:dmem|async_memory:data_seg|mem0~0                 ; Merged with data_memory:dmem|async_memory:data_seg|mem3~0                 ;
; data_memory:dmem|async_memory:data_seg|mem3~0                 ; Merged with regfile:regfile|Mux32~0                                       ;
; regfile:regfile|Mux32~0                                       ; Merged with regfile:regfile|Mux0~0                                        ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[20]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[20] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[20]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[20]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[20] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[20]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[20]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[20] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[20]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[20]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[20] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[20]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[11]                            ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[18]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[18] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[18]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[18]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[18] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[18]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[18]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[18] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[18]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[18]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[18] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[18]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[10]                            ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[16]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[16] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[16]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[16]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[16] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[16]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[16]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[16] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[16]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[16]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[16] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[16]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[9]                             ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[14]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[14] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[14]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[14]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[14] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[14]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[14]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[14] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[14]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[14]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[14] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[14]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[8]                             ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[12]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[12] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[12]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[12]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[12] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[12]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[12]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[12] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[12]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[12]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[12] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[12]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[7]                             ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[10]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[10] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[10]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[10]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[10] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[10]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[10]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[10] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[10]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[10]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[10] ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[10]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[6]                             ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[8]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[8]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[8]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[8]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[8]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[8]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[8]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[8]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[8]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[8]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[8]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[8]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[5]                             ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[6]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[6]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[6]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[6]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[6]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[6]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[6]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[6]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[6]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[6]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[6]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[6]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[4]                             ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[4]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[4]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[4]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[4]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[4]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[4]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[4]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[4]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[4]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[4]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[4]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[4]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[3]                             ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[2]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[2]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[2]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[2]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[2]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[2]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[2]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[2]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[2]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[2]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[2]  ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[2]   ; Merged with EXMEMPipe:EXMEMPipe|O_outEXMEM[2]                             ;
; regfile:regfile|Register_rtl_0_bypass[2]                      ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[21]                   ;
; regfile:regfile|Register_rtl_0_bypass[10]                     ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[25]                   ;
; regfile:regfile|Register_rtl_0_bypass[8]                      ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[24]                   ;
; regfile:regfile|Register_rtl_0_bypass[6]                      ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[23]                   ;
; regfile:regfile|Register_rtl_0_bypass[4]                      ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[22]                   ;
; regfile:regfile|Register_rtl_1_bypass[10]                     ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[20]                   ;
; regfile:regfile|Register_rtl_1_bypass[8]                      ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[19]                   ;
; regfile:regfile|Register_rtl_1_bypass[6]                      ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[18]                   ;
; regfile:regfile|Register_rtl_1_bypass[4]                      ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[17]                   ;
; regfile:regfile|Register_rtl_1_bypass[2]                      ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[16]                   ;
; inst_rom:myInstructionROM|out[1]                              ; Merged with inst_rom:myInstructionROM|out[0]                              ;
; regfile:regfile|Register_rtl_1_bypass[0]                      ; Merged with regfile:regfile|Register_rtl_0_bypass[0]                      ;
; regfile:regfile|Register_rtl_1_bypass[1]                      ; Merged with regfile:regfile|Register_rtl_0_bypass[1]                      ;
; regfile:regfile|Register_rtl_1_bypass[3]                      ; Merged with regfile:regfile|Register_rtl_0_bypass[3]                      ;
; regfile:regfile|Register_rtl_1_bypass[5]                      ; Merged with regfile:regfile|Register_rtl_0_bypass[5]                      ;
; regfile:regfile|Register_rtl_1_bypass[7]                      ; Merged with regfile:regfile|Register_rtl_0_bypass[7]                      ;
; regfile:regfile|Register_rtl_1_bypass[9]                      ; Merged with regfile:regfile|Register_rtl_0_bypass[9]                      ;
; regfile:regfile|Register_rtl_1_bypass[11]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[11]                     ;
; regfile:regfile|Register_rtl_1_bypass[12]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[12]                     ;
; regfile:regfile|Register_rtl_1_bypass[13]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[13]                     ;
; regfile:regfile|Register_rtl_1_bypass[14]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[14]                     ;
; regfile:regfile|Register_rtl_1_bypass[15]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[15]                     ;
; regfile:regfile|Register_rtl_1_bypass[16]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[16]                     ;
; regfile:regfile|Register_rtl_1_bypass[17]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[17]                     ;
; regfile:regfile|Register_rtl_1_bypass[18]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[18]                     ;
; regfile:regfile|Register_rtl_1_bypass[19]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[19]                     ;
; regfile:regfile|Register_rtl_1_bypass[20]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[20]                     ;
; regfile:regfile|Register_rtl_1_bypass[21]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[21]                     ;
; regfile:regfile|Register_rtl_1_bypass[22]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[22]                     ;
; regfile:regfile|Register_rtl_1_bypass[23]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[23]                     ;
; regfile:regfile|Register_rtl_1_bypass[24]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[24]                     ;
; regfile:regfile|Register_rtl_1_bypass[25]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[25]                     ;
; regfile:regfile|Register_rtl_1_bypass[26]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[26]                     ;
; regfile:regfile|Register_rtl_1_bypass[27]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[27]                     ;
; regfile:regfile|Register_rtl_1_bypass[28]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[28]                     ;
; regfile:regfile|Register_rtl_1_bypass[29]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[29]                     ;
; regfile:regfile|Register_rtl_1_bypass[30]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[30]                     ;
; regfile:regfile|Register_rtl_1_bypass[31]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[31]                     ;
; regfile:regfile|Register_rtl_1_bypass[32]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[32]                     ;
; regfile:regfile|Register_rtl_1_bypass[33]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[33]                     ;
; regfile:regfile|Register_rtl_1_bypass[34]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[34]                     ;
; regfile:regfile|Register_rtl_1_bypass[35]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[35]                     ;
; regfile:regfile|Register_rtl_1_bypass[36]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[36]                     ;
; regfile:regfile|Register_rtl_1_bypass[37]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[37]                     ;
; regfile:regfile|Register_rtl_1_bypass[38]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[38]                     ;
; regfile:regfile|Register_rtl_1_bypass[39]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[39]                     ;
; regfile:regfile|Register_rtl_1_bypass[40]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[40]                     ;
; regfile:regfile|Register_rtl_1_bypass[41]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[41]                     ;
; regfile:regfile|Register_rtl_1_bypass[42]                     ; Merged with regfile:regfile|Register_rtl_0_bypass[42]                     ;
; inst_rom:myInstructionROM|out[17]                             ; Merged with inst_rom:myInstructionROM|out[18]                             ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[35]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[35]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[35] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[35]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[1]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[1]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[1]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[1]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[1]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[1]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[1]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[1]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[1]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[1]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[1]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[3]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[3]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[3]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[3]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[3]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[3]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[3]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[3]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[3]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[3]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[3]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[5]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[5]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[5]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[5]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[5]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[5]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[5]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[5]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[5]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[5]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[5]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[7]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[7]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[7]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[7]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[7]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[7]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[7]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[7]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[7]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[7]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[7]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[9]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[9]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[9]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[9]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[9]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[9]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[9]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[9]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[9]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[9]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[9]   ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[11] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[11]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[11]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[11] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[11]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[11]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[11] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[11]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[11]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[11] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[11]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[13] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[13]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[13]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[13] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[13]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[13]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[13] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[13]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[13]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[13] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[13]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[15] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[15]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[15]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[15] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[15]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[15]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[15] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[15]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[15]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[15] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[15]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[17] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[17]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[17]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[17] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[17]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[17]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[17] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[17]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[17]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[17] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[17]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[19] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[19]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[19]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[19] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[19]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[19]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[19] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[19]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[19]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[19] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[19]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[35]  ; Merged with data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[35]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[35] ; Merged with data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[35]  ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[35] ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[35]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[35]  ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[35]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[35]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[35]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[35] ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[35]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[33]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[33]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[33] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[33]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[31]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[31]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[31] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[31]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[29]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[29]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[29] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[29]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[27]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[27]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[27] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[27]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[25]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[25]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[25] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[25]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[23]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[23]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[23] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[23]  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[21]  ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[21]  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[21] ; Merged with data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[21]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[33]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[33]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[33] ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[33]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[31]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[31]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[31] ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[31]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[29]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[29]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[29] ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[29]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[27]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[27]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[27] ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[27]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[25]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[25]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[25] ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[25]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[23]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[23]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[23] ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[23]  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[21]  ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[21]  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[21] ; Merged with data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[21]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[33]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[33]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[33] ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[33]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[31]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[31]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[31] ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[31]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[29]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[29]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[29] ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[29]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[27]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[27]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[27] ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[27]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[25]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[25]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[25] ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[25]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[23]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[23]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[23] ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[23]  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[21]  ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[21]  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[21] ; Merged with data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[21]  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[33]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[33] ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[33]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[33] ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[31]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[31] ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[31]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[31] ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[29]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[29] ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[29]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[29] ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[27]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[27] ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[27]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[27] ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[25]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[25] ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[25]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[25] ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[23]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[23] ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[23]  ; Merged with data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[23] ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[21] ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[21]  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[21]  ; Merged with data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[21]  ;
; IFIDPipe:IFIDPipe|instructionROMOutIFID[24]                   ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[25]                   ;
; IDEXPipe:IDEXPipe|instructionROMOutIDEX[24]                   ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[25]                   ;
; IFIDPipe:IFIDPipe|instructionROMOutIFID[9]                    ; Merged with IFIDPipe:IFIDPipe|instructionROMOutIFID[10]                   ;
; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[25]                ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[24]                ;
; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[25]                ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[24]                ;
; IDEXPipe:IDEXPipe|instructionROMOutIDEX[9]                    ; Merged with IDEXPipe:IDEXPipe|instructionROMOutIDEX[10]                   ;
; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[10]                ; Merged with EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[9]                 ;
; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[10]                ; Merged with MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[9]                 ;
; Total Number of Removed Registers = 630                       ;                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+---------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+---------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; IDEXPipe:IDEXPipe|instructionROMOutIDEX[30] ; Stuck at GND              ; EXMEMPipe:EXMEMPipe|instructionROMOutEXMEM[30],                               ;
;                                             ; due to stuck port data_in ; MEMWBPipe:MEMWBPipe|instructionROMOutMEMWB[30], regfile:regfile|Mux0~1,       ;
;                                             ;                           ; regfile:regfile|Mux0~2, regfile:regfile|Mux0~3, regfile:regfile|Mux0~4,       ;
;                                             ;                           ; regfile:regfile|Mux0~5, regfile:regfile|Mux0~6, regfile:regfile|Mux0~7,       ;
;                                             ;                           ; regfile:regfile|Mux0~8, regfile:regfile|Mux0~9, regfile:regfile|Mux0~10,      ;
;                                             ;                           ; regfile:regfile|Mux0~11, regfile:regfile|Mux0~12, regfile:regfile|Mux0~13,    ;
;                                             ;                           ; regfile:regfile|Mux0~14, regfile:regfile|Mux0~15, regfile:regfile|Mux0~16,    ;
;                                             ;                           ; regfile:regfile|Mux0~17, regfile:regfile|Mux0~18, regfile:regfile|Mux0~19,    ;
;                                             ;                           ; regfile:regfile|Mux0~20, regfile:regfile|Mux0~21, regfile:regfile|Mux0~22,    ;
;                                             ;                           ; regfile:regfile|Mux0~23, regfile:regfile|Mux0~24, regfile:regfile|Mux0~25,    ;
;                                             ;                           ; regfile:regfile|Mux0~26, regfile:regfile|Mux0~27, regfile:regfile|Mux0~28,    ;
;                                             ;                           ; regfile:regfile|Mux0~29, regfile:regfile|Mux0~30, regfile:regfile|Mux0~31,    ;
;                                             ;                           ; regfile:regfile|Mux0~32, regfile:regfile|Mux32~1, regfile:regfile|Mux32~2,    ;
;                                             ;                           ; regfile:regfile|Mux32~3, regfile:regfile|Mux32~4, regfile:regfile|Mux32~5,    ;
;                                             ;                           ; regfile:regfile|Mux32~6, regfile:regfile|Mux32~7, regfile:regfile|Mux32~8,    ;
;                                             ;                           ; regfile:regfile|Mux32~9, regfile:regfile|Mux32~10, regfile:regfile|Mux32~11,  ;
;                                             ;                           ; regfile:regfile|Mux32~12, regfile:regfile|Mux32~13, regfile:regfile|Mux32~14, ;
;                                             ;                           ; regfile:regfile|Mux32~15, regfile:regfile|Mux32~16, regfile:regfile|Mux32~17, ;
;                                             ;                           ; regfile:regfile|Mux32~18, regfile:regfile|Mux32~19, regfile:regfile|Mux32~20, ;
;                                             ;                           ; regfile:regfile|Mux32~21, regfile:regfile|Mux32~22, regfile:regfile|Mux32~23, ;
;                                             ;                           ; regfile:regfile|Mux32~24, regfile:regfile|Mux32~25, regfile:regfile|Mux32~26, ;
;                                             ;                           ; regfile:regfile|Mux32~27, regfile:regfile|Mux32~28, regfile:regfile|Mux32~29, ;
;                                             ;                           ; regfile:regfile|Mux32~30, regfile:regfile|Mux32~31, regfile:regfile|Mux32~32  ;
; inst_rom:myInstructionROM|out[6]            ; Stuck at GND              ; IFIDPipe:IFIDPipe|instructionROMOutIFID[30]                                   ;
;                                             ; due to stuck port data_in ;                                                                               ;
+---------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 859   ;
; Number of registers using Synchronous Clear  ; 84    ;
; Number of registers using Synchronous Load   ; 107   ;
; Number of registers using Asynchronous Clear ; 500   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 252   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                       ;
+------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------+---------+
; programcounter:pc|output1[2]                                                             ; 1       ;
; programcounter:pc|output1[3]                                                             ; 1       ;
; programcounter:pc|output1[4]                                                             ; 1       ;
; programcounter:pc|output1[5]                                                             ; 1       ;
; programcounter:pc|output1[6]                                                             ; 1       ;
; programcounter:pc|output1[7]                                                             ; 1       ;
; programcounter:pc|output1[8]                                                             ; 1       ;
; programcounter:pc|output1[9]                                                             ; 1       ;
; programcounter:pc|output1[10]                                                            ; 1       ;
; programcounter:pc|output1[11]                                                            ; 1       ;
; programcounter:pc|output1[12]                                                            ; 1       ;
; programcounter:pc|output1[13]                                                            ; 1       ;
; programcounter:pc|output1[14]                                                            ; 1       ;
; programcounter:pc|output1[15]                                                            ; 1       ;
; programcounter:pc|output1[16]                                                            ; 1       ;
; programcounter:pc|output1[17]                                                            ; 1       ;
; programcounter:pc|output1[18]                                                            ; 1       ;
; programcounter:pc|output1[19]                                                            ; 1       ;
; programcounter:pc|output1[20]                                                            ; 1       ;
; programcounter:pc|output1[21]                                                            ; 1       ;
; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|dffe6 ; 34      ;
; data_memory:dmem|async_memory:stack_seg|mem3~1                                           ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[21]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[36]                             ; 12      ;
; data_memory:dmem|async_memory:heap_seg|mem3~1                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem3~1                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem1~1                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[21]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem1~1                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem1~1                                           ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem3~8                                           ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[35]                             ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem3~8                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem3~8                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem1~8                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[35]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem1~8                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem1~8                                           ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem2~1                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[21]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem2~1                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem2~1                                           ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem0~1                                           ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[21]                             ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem0~1                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem0~1                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem2~3                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[25]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem2~3                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem2~3                                           ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem3~3                                           ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[25]                             ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem3~3                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem3~3                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem1~3                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[25]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem1~3                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem1~3                                           ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem0~3                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[25]                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem0~3                                           ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem0~3                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem2~4                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[27]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem2~4                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem2~4                                           ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem3~4                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[27]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem3~4                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem3~4                                           ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem1~4                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[27]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem1~4                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem1~4                                           ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem0~4                                           ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[27]                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem0~4                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem0~4                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem2~6                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[31]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem2~6                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem2~6                                           ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem3~6                                           ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[31]                             ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem3~6                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem3~6                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem1~6                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[31]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem1~6                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem1~6                                           ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem0~6                                           ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[31]                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem0~6                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem0~6                                            ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem2~8                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[35]                             ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem2~8                                            ; 1       ;
; data_memory:dmem|async_memory:stack_seg|mem2~8                                           ; 1       ;
; data_memory:dmem|async_memory:heap_seg|mem0~8                                            ; 1       ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[35]                             ; 1       ;
; Total number of inverted registers = 102*                                                ;         ;
+------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                         ;
+---------------------------------------------------------------+----------------------------------------------------+
; Register Name                                                 ; RAM Name                                           ;
+---------------------------------------------------------------+----------------------------------------------------+
; regfile:regfile|Register_rtl_0_bypass[0]                      ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[1]                      ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[2]                      ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[3]                      ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[4]                      ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[5]                      ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[6]                      ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[7]                      ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[8]                      ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[9]                      ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[10]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[11]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[12]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[13]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[14]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[15]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[16]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[17]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[18]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[19]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[20]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[21]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[22]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[23]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[24]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[25]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[26]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[27]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[28]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[29]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[30]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[31]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[32]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[33]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[34]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[35]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[36]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[37]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[38]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[39]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[40]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[41]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_0_bypass[42]                     ; regfile:regfile|Register_rtl_0                     ;
; regfile:regfile|Register_rtl_1_bypass[0]                      ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[1]                      ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[2]                      ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[3]                      ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[4]                      ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[5]                      ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[6]                      ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[7]                      ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[8]                      ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[9]                      ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[10]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[11]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[12]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[13]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[14]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[15]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[16]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[17]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[18]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[19]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[20]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[21]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[22]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[23]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[24]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[25]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[26]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[27]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[28]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[29]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[30]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[31]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[32]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[33]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[34]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[35]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[36]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[37]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[38]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[39]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[40]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[41]                     ; regfile:regfile|Register_rtl_1                     ;
; regfile:regfile|Register_rtl_1_bypass[42]                     ; regfile:regfile|Register_rtl_1                     ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[0]   ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[1]   ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[2]   ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[3]   ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[4]   ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[5]   ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[6]   ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[7]   ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[8]   ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[9]   ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[10]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[11]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[12]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[13]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[14]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[15]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[16]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[17]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[18]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[19]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[20]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[21]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[22]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[23]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[24]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[25]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[26]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[27]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[28]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[29]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[30]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[31]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[32]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[33]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[34]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[35]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem3_rtl_0_bypass[36]  ; data_memory:dmem|async_memory:data_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[0]  ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[1]  ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[2]  ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[3]  ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[4]  ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[5]  ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[6]  ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[7]  ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[8]  ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[9]  ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[10] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[11] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[12] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[13] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[14] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[15] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[16] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[17] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[18] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[19] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[20] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[21] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[22] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[23] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[24] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[25] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[26] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[27] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[28] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[29] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[30] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[31] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[32] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[33] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[34] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[35] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0_bypass[36] ; data_memory:dmem|async_memory:stack_seg|mem3_rtl_0 ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[0]   ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[1]   ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[2]   ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[3]   ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[4]   ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[5]   ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[6]   ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[7]   ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[8]   ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[9]   ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[10]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[11]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[12]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[13]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[14]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[15]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[16]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[17]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[18]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[19]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[20]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[21]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[22]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[23]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[24]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[25]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[26]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[27]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[28]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[29]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[30]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[31]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[32]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[33]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[34]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[35]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0_bypass[36]  ; data_memory:dmem|async_memory:heap_seg|mem3_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[0]   ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[1]   ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[2]   ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[3]   ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[4]   ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[5]   ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[6]   ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[7]   ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[8]   ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[9]   ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[10]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[11]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[12]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[13]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[14]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[15]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[16]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[17]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[18]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[19]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[20]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[21]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[22]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[23]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[24]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[25]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[26]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[27]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[28]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[29]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[30]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[31]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[32]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[33]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[34]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[35]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem2_rtl_0_bypass[36]  ; data_memory:dmem|async_memory:data_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[0]  ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[1]  ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[2]  ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[3]  ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[4]  ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[5]  ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[6]  ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[7]  ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[8]  ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[9]  ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[10] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[11] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[12] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[13] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[14] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[15] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[16] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[17] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[18] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[19] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[20] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[21] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[22] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[23] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[24] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[25] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[26] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[27] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[28] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[29] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[30] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[31] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[32] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[33] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[34] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[35] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0_bypass[36] ; data_memory:dmem|async_memory:stack_seg|mem2_rtl_0 ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[0]   ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[1]   ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[2]   ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[3]   ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[4]   ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[5]   ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[6]   ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[7]   ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[8]   ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[9]   ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[10]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[11]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[12]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[13]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[14]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[15]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[16]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[17]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[18]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[19]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[20]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[21]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[22]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[23]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[24]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[25]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[26]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[27]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[28]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[29]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[30]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[31]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[32]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[33]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[34]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[35]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0_bypass[36]  ; data_memory:dmem|async_memory:heap_seg|mem2_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[0]   ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[1]   ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[2]   ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[3]   ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[4]   ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[5]   ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[6]   ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[7]   ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[8]   ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[9]   ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[10]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[11]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[12]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[13]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[14]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[15]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[16]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[17]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[18]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[19]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[20]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[21]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[22]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[23]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[24]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[25]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[26]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[27]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[28]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[29]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[30]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[31]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[32]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[33]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[34]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[35]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem1_rtl_0_bypass[36]  ; data_memory:dmem|async_memory:data_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[0]  ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[1]  ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[2]  ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[3]  ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[4]  ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[5]  ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[6]  ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[7]  ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[8]  ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[9]  ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[10] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[11] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[12] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[13] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[14] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[15] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[16] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[17] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[18] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[19] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[20] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[21] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[22] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[23] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[24] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[25] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[26] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[27] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[28] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[29] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[30] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[31] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[32] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[33] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[34] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[35] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0_bypass[36] ; data_memory:dmem|async_memory:stack_seg|mem1_rtl_0 ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[0]   ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[1]   ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[2]   ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[3]   ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[4]   ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[5]   ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[6]   ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[7]   ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[8]   ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[9]   ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[10]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[11]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[12]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[13]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[14]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[15]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[16]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[17]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[18]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[19]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[20]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[21]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[22]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[23]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[24]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[25]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[26]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[27]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[28]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[29]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[30]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[31]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[32]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[33]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[34]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[35]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0_bypass[36]  ; data_memory:dmem|async_memory:heap_seg|mem1_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[0]   ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[1]   ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[2]   ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[3]   ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[4]   ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[5]   ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[6]   ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[7]   ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[8]   ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[9]   ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[10]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[11]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[12]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[13]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[14]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[15]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[16]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[17]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[18]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[19]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[20]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[21]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[22]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[23]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[24]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[25]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[26]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[27]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[28]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[29]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[30]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[31]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[32]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[33]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[34]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[35]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:data_seg|mem0_rtl_0_bypass[36]  ; data_memory:dmem|async_memory:data_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[0]  ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[1]  ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[2]  ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[3]  ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[4]  ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[5]  ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[6]  ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[7]  ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[8]  ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[9]  ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[10] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[11] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[12] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[13] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[14] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[15] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[16] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[17] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[18] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[19] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[20] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[21] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[22] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[23] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[24] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[25] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[26] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[27] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[28] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[29] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[30] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[31] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[32] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[33] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[34] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[35] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0_bypass[36] ; data_memory:dmem|async_memory:stack_seg|mem0_rtl_0 ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[0]   ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[1]   ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[2]   ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[3]   ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[4]   ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[5]   ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[6]   ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[7]   ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[8]   ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[9]   ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[10]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[11]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[12]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[13]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[14]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[15]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[16]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[17]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[18]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[19]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[20]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[21]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[22]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[23]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[24]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[25]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[26]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[27]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[28]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[29]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[30]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[31]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[32]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[33]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[34]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[35]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0_bypass[36]  ; data_memory:dmem|async_memory:heap_seg|mem0_rtl_0  ;
+---------------------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                     ;
+--------------------------------------------+----------------------------------------+------------+
; Register Name                              ; Megafunction                           ; Type       ;
+--------------------------------------------+----------------------------------------+------------+
; regfile:regfile|Register[0,1,3..31][0..31] ; regfile:regfile|Register_rtl_1         ; RAM        ;
; MEMWBPipe:MEMWBPipe|mux3SelectMEMWB        ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; EXMEMPipe:EXMEMPipe|mux3SelectEXMEM        ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; IDEXPipe:IDEXPipe|mux3SelectIDEX           ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; MEMWBPipe:MEMWBPipe|pcPlus4MEMWB[2..31]    ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; EXMEMPipe:EXMEMPipe|pcPlus4EXMEM[2..31]    ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; IDEXPipe:IDEXPipe|pcPlus4IDEX[2..31]       ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; MEMWBPipe:MEMWBPipe|linkRegMEMWB           ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; EXMEMPipe:EXMEMPipe|linkRegEXMEM           ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; IDEXPipe:IDEXPipe|linkRegIDEX              ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; MEMWBPipe:MEMWBPipe|mux1SelectMEMWB        ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; EXMEMPipe:EXMEMPipe|mux1SelectEXMEM        ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; IDEXPipe:IDEXPipe|mux1SelectIDEX           ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; MEMWBPipe:MEMWBPipe|i_Write_EnableMEMWB    ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; EXMEMPipe:EXMEMPipe|i_Write_EnableEXMEM    ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
; IDEXPipe:IDEXPipe|i_Write_EnableIDEX       ; IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------+----------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                  ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------+----------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |processor|data_memory:dmem|serial_buffer:ser|sbyte[1]      ;                            ;
; 4:1                ; 53 bits   ; 106 LEs       ; 53 LEs               ; 53 LEs                 ; |processor|IFIDPipe:IFIDPipe|pcPlus4IFID[0]                 ;                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; |processor|IDEXPipe:IDEXPipe|o_RS_DataIDEX[31]              ;                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; |processor|IDEXPipe:IDEXPipe|o_RT_DataIDEX[14]              ;                            ;
; 33:1               ; 3 bits    ; 66 LEs        ; 24 LEs               ; 42 LEs                 ; |processor|IDEXPipe:IDEXPipe|Func_inIDEX[3]                 ;                            ;
; 28:1               ; 3 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; |processor|EXMEMPipe:EXMEMPipe|O_outEXMEM[13]               ;                            ;
; 29:1               ; 7 bits    ; 133 LEs       ; 70 LEs               ; 63 LEs                 ; |processor|EXMEMPipe:EXMEMPipe|O_outEXMEM[18]               ;                            ;
; 30:1               ; 4 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; |processor|EXMEMPipe:EXMEMPipe|O_outEXMEM[25]               ;                            ;
; 31:1               ; 2 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |processor|EXMEMPipe:EXMEMPipe|O_outEXMEM[29]               ;                            ;
; 14:1               ; 6 bits    ; 54 LEs        ; 48 LEs               ; 6 LEs                  ; |processor|MEMWBPipe:MEMWBPipe|readdata_outMEMWB[6]         ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |processor|MUX:mux101|output1[1]                            ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |processor|data_memory:dmem|async_memory:data_seg|Mux0      ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |processor|data_memory:dmem|async_memory:data_seg|mem3      ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |processor|data_memory:dmem|async_memory:stack_seg|mem0     ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |processor|data_memory:dmem|async_memory:heap_seg|mem1      ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |processor|MUX:mux7|output1[13]                             ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |processor|MUX:mux6|output1[3]                              ;                            ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; |processor|MUX:muxShift1|output1[29]                        ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |processor|MUX:muxShift1|output1[2]                         ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |processor|MUX:mux5|output1[0]                              ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; |processor|MUX:mux5|output1[26]                             ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |processor|data_memory:dmem|async_memory:data_seg|Selector2 ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |processor|IFIDPipe:IFIDPipe|instructionROMOutIFID          ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |processor|hazardDetectionNoStall:hdnsWB|hazardReg1         ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |processor|hazardDetectionNoStall:hdnsMEM|hazardReg1        ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |processor|data_memory:dmem|Selector13                      ;                            ;
; 33:1               ; 2 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; |processor|IDEXPipe:IDEXPipe|i_Write_EnableIDEX             ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; |processor|data_memory:dmem|readdata_out                    ;                            ;
; 28:1               ; 4 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; |processor|alu:alu|O_out[8]                                 ;                            ;
; 29:1               ; 4 bits    ; 76 LEs        ; 40 LEs               ; 36 LEs                 ; |processor|alu:alu|O_out[7]                                 ;                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; |processor|alu:alu|O_out[3]                                 ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for regfile:regfile|altsyncram:Register_rtl_0|altsyncram_sng1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for regfile:regfile|altsyncram:Register_rtl_1|altsyncram_sng1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_l5m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_b8m1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0|altsyncram_17m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_k5m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_a8m1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0|altsyncram_07m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_j5m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_98m1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_i5m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0|altsyncram_u6m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |processor                         ;
+----------------+-------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                   ; Type   ;
+----------------+-------------------------------------------------------------------------+--------+
; INIT_PROGRAM   ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.inst_rom.memh  ; String ;
; DATA_MEM3      ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram3.memh ; String ;
; DATA_MEM2      ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram2.memh ; String ;
; DATA_MEM1      ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram1.memh ; String ;
; DATA_MEM0      ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram0.memh ; String ;
+----------------+-------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inst_rom:myInstructionROM                                   ;
+----------------+------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                  ; Type           ;
+----------------+------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 10                                                                     ; Signed Integer ;
; INIT_PROGRAM   ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.inst_rom.memh ; String         ;
+----------------+------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchPredictor:branchPredictor ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; width          ; 6     ; Signed Integer                                      ;
; offset         ; 2     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:regfile ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                      ;
; REG_ADDR_WIDTH ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IDEXPipe:IDEXPipe ;
+-------------------+-------+------------------------------------+
; Parameter Name    ; Value ; Type                               ;
+-------------------+-------+------------------------------------+
; DELAY_SLOT_ENABLE ; 1     ; Signed Integer                     ;
+-------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:dmem                                     ;
+----------------+-------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                   ; Type   ;
+----------------+-------------------------------------------------------------------------+--------+
; INIT_PROGRAM0  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram0.memh ; String ;
; INIT_PROGRAM1  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram1.memh ; String ;
; INIT_PROGRAM2  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram2.memh ; String ;
; INIT_PROGRAM3  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram3.memh ; String ;
+----------------+-------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:dmem|async_memory:data_seg                        ;
+----------------+-------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                   ; Type            ;
+----------------+-------------------------------------------------------------------------+-----------------+
; MEM_ADDR       ; 0001000000000000                                                        ; Unsigned Binary ;
; DO_INIT        ; 1                                                                       ; Signed Integer  ;
; INIT_PROGRAM0  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram0.memh ; String          ;
; INIT_PROGRAM1  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram1.memh ; String          ;
; INIT_PROGRAM2  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram2.memh ; String          ;
; INIT_PROGRAM3  ; C:/Users/Raymond/Documents/GitHub/MIPSCPU/141LTests/test.data_ram3.memh ; String          ;
+----------------+-------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:dmem|async_memory:heap_seg ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; MEM_ADDR       ; 0001000000000100                                 ; Unsigned Binary ;
; DO_INIT        ; 0                                                ; Signed Integer  ;
; INIT_PROGRAM0  ; c:/altera/11.1sp1/141/hello_world.data_ram0.memh ; String          ;
; INIT_PROGRAM1  ; c:/altera/11.1sp1/141/hello_world.data_ram1.memh ; String          ;
; INIT_PROGRAM2  ; c:/altera/11.1sp1/141/hello_world.data_ram2.memh ; String          ;
; INIT_PROGRAM3  ; c:/altera/11.1sp1/141/hello_world.data_ram3.memh ; String          ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:dmem|async_memory:stack_seg ;
+----------------+--------------------------------------------------+------------------+
; Parameter Name ; Value                                            ; Type             ;
+----------------+--------------------------------------------------+------------------+
; MEM_ADDR       ; 0111111111111111                                 ; Unsigned Binary  ;
; DO_INIT        ; 0                                                ; Signed Integer   ;
; INIT_PROGRAM0  ; c:/altera/11.1sp1/141/hello_world.data_ram0.memh ; String           ;
; INIT_PROGRAM1  ; c:/altera/11.1sp1/141/hello_world.data_ram1.memh ; String           ;
; INIT_PROGRAM2  ; c:/altera/11.1sp1/141/hello_world.data_ram2.memh ; String           ;
; INIT_PROGRAM3  ; c:/altera/11.1sp1/141/hello_world.data_ram3.memh ; String           ;
+----------------+--------------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:dmem|serial_buffer:ser ;
+----------------+------------------+---------------------------------------------+
; Parameter Name ; Value            ; Type                                        ;
+----------------+------------------+---------------------------------------------+
; MEM_ADDR       ; 1111111111111111 ; Unsigned Binary                             ;
+----------------+------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: regfile:regfile|altsyncram:Register_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Untyped                        ;
; WIDTHAD_A                          ; 5                    ; Untyped                        ;
; NUMWORDS_A                         ; 32                   ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 32                   ; Untyped                        ;
; WIDTHAD_B                          ; 5                    ; Untyped                        ;
; NUMWORDS_B                         ; 32                   ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_sng1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: regfile:regfile|altsyncram:Register_rtl_1 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Untyped                        ;
; WIDTHAD_A                          ; 5                    ; Untyped                        ;
; NUMWORDS_A                         ; 32                   ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 32                   ; Untyped                        ;
; WIDTHAD_B                          ; 5                    ; Untyped                        ;
; NUMWORDS_B                         ; 32                   ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_sng1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:data_seg|altsyncram:mem3_rtl_0 ;
+------------------------------------+-----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                         ; Type                     ;
+------------------------------------+-----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                  ;
; WIDTH_A                            ; 8                                             ; Untyped                  ;
; WIDTHAD_A                          ; 10                                            ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WIDTH_B                            ; 8                                             ; Untyped                  ;
; WIDTHAD_B                          ; 10                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; INIT_FILE                          ; db/MIPSCPU.ram3_async_memory_e84d4cf6.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_l5m1                               ; Untyped                  ;
+------------------------------------+-----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:stack_seg|altsyncram:mem3_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                         ; Type                      ;
+------------------------------------+-----------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                   ;
; WIDTH_A                            ; 8                                             ; Untyped                   ;
; WIDTHAD_A                          ; 10                                            ; Untyped                   ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                   ;
; WIDTH_B                            ; 8                                             ; Untyped                   ;
; WIDTHAD_B                          ; 10                                            ; Untyped                   ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                   ;
; BYTE_SIZE                          ; 8                                             ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                   ;
; INIT_FILE                          ; db/MIPSCPU.ram3_async_memory_ea4acf6d.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_b8m1                               ; Untyped                   ;
+------------------------------------+-----------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0 ;
+------------------------------------+-----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                         ; Type                     ;
+------------------------------------+-----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                  ;
; WIDTH_A                            ; 8                                             ; Untyped                  ;
; WIDTHAD_A                          ; 10                                            ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WIDTH_B                            ; 8                                             ; Untyped                  ;
; WIDTHAD_B                          ; 10                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; INIT_FILE                          ; db/MIPSCPU.ram3_async_memory_bba87b9e.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_17m1                               ; Untyped                  ;
+------------------------------------+-----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0 ;
+------------------------------------+-----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                         ; Type                     ;
+------------------------------------+-----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                  ;
; WIDTH_A                            ; 8                                             ; Untyped                  ;
; WIDTHAD_A                          ; 10                                            ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WIDTH_B                            ; 8                                             ; Untyped                  ;
; WIDTHAD_B                          ; 10                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; INIT_FILE                          ; db/MIPSCPU.ram2_async_memory_e84d4cf6.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_k5m1                               ; Untyped                  ;
+------------------------------------+-----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                         ; Type                      ;
+------------------------------------+-----------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                   ;
; WIDTH_A                            ; 8                                             ; Untyped                   ;
; WIDTHAD_A                          ; 10                                            ; Untyped                   ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                   ;
; WIDTH_B                            ; 8                                             ; Untyped                   ;
; WIDTHAD_B                          ; 10                                            ; Untyped                   ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                   ;
; BYTE_SIZE                          ; 8                                             ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                   ;
; INIT_FILE                          ; db/MIPSCPU.ram2_async_memory_ea4acf6d.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_a8m1                               ; Untyped                   ;
+------------------------------------+-----------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0 ;
+------------------------------------+-----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                         ; Type                     ;
+------------------------------------+-----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                  ;
; WIDTH_A                            ; 8                                             ; Untyped                  ;
; WIDTHAD_A                          ; 10                                            ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WIDTH_B                            ; 8                                             ; Untyped                  ;
; WIDTHAD_B                          ; 10                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; INIT_FILE                          ; db/MIPSCPU.ram2_async_memory_bba87b9e.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_07m1                               ; Untyped                  ;
+------------------------------------+-----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0 ;
+------------------------------------+-----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                         ; Type                     ;
+------------------------------------+-----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                  ;
; WIDTH_A                            ; 8                                             ; Untyped                  ;
; WIDTHAD_A                          ; 10                                            ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WIDTH_B                            ; 8                                             ; Untyped                  ;
; WIDTHAD_B                          ; 10                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; INIT_FILE                          ; db/MIPSCPU.ram1_async_memory_e84d4cf6.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_j5m1                               ; Untyped                  ;
+------------------------------------+-----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                         ; Type                      ;
+------------------------------------+-----------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                   ;
; WIDTH_A                            ; 8                                             ; Untyped                   ;
; WIDTHAD_A                          ; 10                                            ; Untyped                   ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                   ;
; WIDTH_B                            ; 8                                             ; Untyped                   ;
; WIDTHAD_B                          ; 10                                            ; Untyped                   ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                   ;
; BYTE_SIZE                          ; 8                                             ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                   ;
; INIT_FILE                          ; db/MIPSCPU.ram1_async_memory_ea4acf6d.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_98m1                               ; Untyped                   ;
+------------------------------------+-----------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0 ;
+------------------------------------+-----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                         ; Type                     ;
+------------------------------------+-----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                  ;
; WIDTH_A                            ; 8                                             ; Untyped                  ;
; WIDTHAD_A                          ; 10                                            ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WIDTH_B                            ; 8                                             ; Untyped                  ;
; WIDTHAD_B                          ; 10                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; INIT_FILE                          ; db/MIPSCPU.ram1_async_memory_bba87b9e.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_v6m1                               ; Untyped                  ;
+------------------------------------+-----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0 ;
+------------------------------------+-----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                         ; Type                     ;
+------------------------------------+-----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                  ;
; WIDTH_A                            ; 8                                             ; Untyped                  ;
; WIDTHAD_A                          ; 10                                            ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WIDTH_B                            ; 8                                             ; Untyped                  ;
; WIDTHAD_B                          ; 10                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; INIT_FILE                          ; db/MIPSCPU.ram0_async_memory_e84d4cf6.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_i5m1                               ; Untyped                  ;
+------------------------------------+-----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                         ; Type                      ;
+------------------------------------+-----------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                   ;
; WIDTH_A                            ; 8                                             ; Untyped                   ;
; WIDTHAD_A                          ; 10                                            ; Untyped                   ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                   ;
; WIDTH_B                            ; 8                                             ; Untyped                   ;
; WIDTHAD_B                          ; 10                                            ; Untyped                   ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                   ;
; BYTE_SIZE                          ; 8                                             ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                   ;
; INIT_FILE                          ; db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_88m1                               ; Untyped                   ;
+------------------------------------+-----------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0 ;
+------------------------------------+-----------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                         ; Type                     ;
+------------------------------------+-----------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                  ;
; WIDTH_A                            ; 8                                             ; Untyped                  ;
; WIDTHAD_A                          ; 10                                            ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                  ;
; WIDTH_B                            ; 8                                             ; Untyped                  ;
; WIDTHAD_B                          ; 10                                            ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                  ;
; INIT_FILE                          ; db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_u6m1                               ; Untyped                  ;
+------------------------------------+-----------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                ;
+----------------+----------------+---------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                             ;
; TAP_DISTANCE   ; 3              ; Untyped                                                             ;
; WIDTH          ; 34             ; Untyped                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                             ;
; CBXI_PARAMETER ; shift_taps_sfm ; Untyped                                                             ;
+----------------+----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 14                                                            ;
; Entity Instance                           ; regfile:regfile|altsyncram:Register_rtl_0                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 32                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 32                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; regfile:regfile|altsyncram:Register_rtl_1                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 32                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 32                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:data_seg|altsyncram:mem3_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem3_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
+-------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                               ;
+----------------------------+------------------------------------------------------+
; Name                       ; Value                                                ;
+----------------------------+------------------------------------------------------+
; Number of entity instances ; 1                                                    ;
; Entity Instance            ; IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                    ;
;     -- TAP_DISTANCE        ; 3                                                    ;
;     -- WIDTH               ; 34                                                   ;
+----------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX:mux6"                                                                                                                                                 ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; input1        ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "input1[31..5]" will be connected to GND. ;
; input2[4..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; input2[31..5] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; output1       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "output1[31..5]" have no fanouts                     ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX:mux1"                                                                                                                                           ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; input1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "input1[31..5]" will be connected to GND. ;
; input2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "input2[31..5]" will be connected to GND. ;
; output1 ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "output1[31..5]" have no fanouts                     ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEMWBPipe:MEMWBPipe"                                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; o_RT_DataMEMWB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MUX:muxShift1"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; input2[31..5] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IDEXPipe:IDEXPipe"                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; jumpAddress[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; predictionIDEX    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "adder:adder2"       ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; input2[1..0] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "adder:adder"         ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; input2[31..3] ; Input ; Info     ; Stuck at GND ;
; input2[1..0]  ; Input ; Info     ; Stuck at GND ;
; input2[2]     ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:55     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun May 26 20:10:20 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSCPU -c MIPSCPU
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file hazarddetectionstall.v
    Info (12023): Found entity 1: hazardDetectionStall
Info (12021): Found 1 design units, including 1 entities, in source file hazarddetectionnostall.v
    Info (12023): Found entity 1: hazardDetectionNoStall
Info (12021): Found 1 design units, including 1 entities, in source file serial_buf.v
    Info (12023): Found entity 1: serial_buffer
Info (12021): Found 1 design units, including 1 entities, in source file async_memory.v
    Info (12023): Found entity 1: async_memory
Info (12021): Found 1 design units, including 1 entities, in source file inst_rom.v
    Info (12023): Found entity 1: inst_rom
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programcounter
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile
Warning (12090): Entity "MUX" obtained from "MUX.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: signextender
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlunit
Info (12021): Found 1 design units, including 1 entities, in source file ifidpipe.v
    Info (12023): Found entity 1: IFIDPipe
Info (12021): Found 1 design units, including 1 entities, in source file idexpipe.v
    Info (12023): Found entity 1: IDEXPipe
Info (12021): Found 1 design units, including 1 entities, in source file exmempipe.v
    Info (12023): Found entity 1: EXMEMPipe
Info (12021): Found 1 design units, including 1 entities, in source file memwbpipe.v
    Info (12023): Found entity 1: MEMWBPipe
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file instructioncounter.v
    Info (12023): Found entity 1: instructioncounter
Info (12021): Found 1 design units, including 1 entities, in source file branchpredictor.v
    Info (12023): Found entity 1: branchPredictor
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: fulladder
Info (12021): Found 1 design units, including 1 entities, in source file halfadder.v
    Info (12023): Found entity 1: halfadder
Info (12021): Found 1 design units, including 1 entities, in source file boothsencoder.v
    Info (12023): Found entity 1: boothsEncoder
Info (12021): Found 1 design units, including 1 entities, in source file boothsencoder32bit.v
    Info (12023): Found entity 1: boothsEncoder32bit
Info (12021): Found 1 design units, including 1 entities, in source file carrysaveadderlevel4.v
    Info (12023): Found entity 1: CarrySaveAdderLevel4
Info (12021): Found 1 design units, including 1 entities, in source file carrysaveadderlevel32.v
    Info (12023): Found entity 1: CarrySaveAdderLevel32
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "programcounter" for hierarchy "programcounter:pc"
Info (12128): Elaborating entity "adder" for hierarchy "adder:adder"
Info (12128): Elaborating entity "inst_rom" for hierarchy "inst_rom:myInstructionROM"
Warning (10850): Verilog HDL warning at inst_rom.v(35): number of words (504) in memory file does not match the number of elements in the address range [0:1023]
Warning (10030): Net "rom.data_a" at inst_rom.v(26) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.waddr_a" at inst_rom.v(26) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.we_a" at inst_rom.v(26) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "branchPredictor" for hierarchy "branchPredictor:branchPredictor"
Warning (10230): Verilog HDL assignment warning at branchPredictor.v(47): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at branchPredictor.v(53): truncated value with size 32 to match size of target (2)
Warning (10240): Verilog HDL Always Construct warning at branchPredictor.v(34): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:mux4"
Info (12128): Elaborating entity "IFIDPipe" for hierarchy "IFIDPipe:IFIDPipe"
Info (12128): Elaborating entity "controlunit" for hierarchy "controlunit:controlunit"
Warning (10270): Verilog HDL Case Statement warning at controlunit.v(45): incomplete case statement has no default case item
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile"
Info (12128): Elaborating entity "signextender" for hierarchy "signextender:signextender"
Info (12128): Elaborating entity "hazardDetectionNoStall" for hierarchy "hazardDetectionNoStall:hdns"
Info (12128): Elaborating entity "hazardDetectionStall" for hierarchy "hazardDetectionStall:hds"
Info (12128): Elaborating entity "IDEXPipe" for hierarchy "IDEXPipe:IDEXPipe"
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu"
Info (12128): Elaborating entity "EXMEMPipe" for hierarchy "EXMEMPipe:EXMEMPipe"
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:dmem"
Info (12128): Elaborating entity "async_memory" for hierarchy "data_memory:dmem|async_memory:data_seg"
Warning (10850): Verilog HDL warning at async_memory.v(64): number of words (0) in memory file does not match the number of elements in the address range [0:1023]
Warning (10850): Verilog HDL warning at async_memory.v(65): number of words (0) in memory file does not match the number of elements in the address range [0:1023]
Warning (10850): Verilog HDL warning at async_memory.v(66): number of words (0) in memory file does not match the number of elements in the address range [0:1023]
Warning (10850): Verilog HDL warning at async_memory.v(67): number of words (0) in memory file does not match the number of elements in the address range [0:1023]
Info (12128): Elaborating entity "async_memory" for hierarchy "data_memory:dmem|async_memory:heap_seg"
Info (12128): Elaborating entity "async_memory" for hierarchy "data_memory:dmem|async_memory:stack_seg"
Info (12128): Elaborating entity "serial_buffer" for hierarchy "data_memory:dmem|serial_buffer:ser"
Info (12128): Elaborating entity "MEMWBPipe" for hierarchy "MEMWBPipe:MEMWBPipe"
Info (12128): Elaborating entity "counter" for hierarchy "counter:clockcounter"
Info (12128): Elaborating entity "instructioncounter" for hierarchy "instructioncounter:instructioncounter2"
Warning (276020): Inferred RAM node "regfile:regfile|Register_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "regfile:regfile|Register_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:data_seg|mem3_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:stack_seg|mem3_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:heap_seg|mem3_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:data_seg|mem2_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:stack_seg|mem2_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:heap_seg|mem2_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:data_seg|mem1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:stack_seg|mem1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:heap_seg|mem1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:data_seg|mem0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:stack_seg|mem0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "data_memory:dmem|async_memory:heap_seg|mem0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "inst_rom:myInstructionROM|rom" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Raymond/Documents/GitHub/MIPSCPU/db/MIPSCPU.ram0_inst_rom_ded801fe.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 15 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regfile:regfile|Register_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regfile:regfile|Register_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:data_seg|mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram3_async_memory_e84d4cf6.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:stack_seg|mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram3_async_memory_ea4acf6d.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:heap_seg|mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram3_async_memory_bba87b9e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:data_seg|mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram2_async_memory_e84d4cf6.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:stack_seg|mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram2_async_memory_ea4acf6d.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:heap_seg|mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram2_async_memory_bba87b9e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:data_seg|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram1_async_memory_e84d4cf6.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:stack_seg|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram1_async_memory_ea4acf6d.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:heap_seg|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram1_async_memory_bba87b9e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:data_seg|mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram0_async_memory_e84d4cf6.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:stack_seg|mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:dmem|async_memory:heap_seg|mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "IDEXPipe:IDEXPipe|mux3SelectIDEX_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 34
Info (12130): Elaborated megafunction instantiation "regfile:regfile|altsyncram:Register_rtl_0"
Info (12133): Instantiated megafunction "regfile:regfile|altsyncram:Register_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf
    Info (12023): Found entity 1: altsyncram_sng1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:data_seg|altsyncram:mem3_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:data_seg|altsyncram:mem3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram3_async_memory_e84d4cf6.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l5m1.tdf
    Info (12023): Found entity 1: altsyncram_l5m1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:stack_seg|altsyncram:mem3_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:stack_seg|altsyncram:mem3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram3_async_memory_ea4acf6d.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8m1.tdf
    Info (12023): Found entity 1: altsyncram_b8m1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram3_async_memory_bba87b9e.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_17m1.tdf
    Info (12023): Found entity 1: altsyncram_17m1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram2_async_memory_e84d4cf6.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5m1.tdf
    Info (12023): Found entity 1: altsyncram_k5m1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram2_async_memory_ea4acf6d.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a8m1.tdf
    Info (12023): Found entity 1: altsyncram_a8m1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram2_async_memory_bba87b9e.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_07m1.tdf
    Info (12023): Found entity 1: altsyncram_07m1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram1_async_memory_e84d4cf6.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j5m1.tdf
    Info (12023): Found entity 1: altsyncram_j5m1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram1_async_memory_ea4acf6d.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_98m1.tdf
    Info (12023): Found entity 1: altsyncram_98m1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram1_async_memory_bba87b9e.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v6m1.tdf
    Info (12023): Found entity 1: altsyncram_v6m1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram0_async_memory_e84d4cf6.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5m1.tdf
    Info (12023): Found entity 1: altsyncram_i5m1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_88m1.tdf
    Info (12023): Found entity 1: altsyncram_88m1
Info (12130): Elaborated megafunction instantiation "data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0"
Info (12133): Instantiated megafunction "data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u6m1.tdf
    Info (12023): Found entity 1: altsyncram_u6m1
Info (12130): Elaborated megafunction instantiation "IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0"
Info (12133): Instantiated megafunction "IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "34"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_sfm.tdf
    Info (12023): Found entity 1: shift_taps_sfm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f461.tdf
    Info (12023): Found entity 1: altsyncram_f461
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf
    Info (12023): Found entity 1: add_sub_gvd
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info (12023): Found entity 1: cntr_kkf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info (12023): Found entity 1: cmpr_6cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf
    Info (12023): Found entity 1: cntr_74h
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "serial_rden_out" is stuck at GND
    Warning (13410): Pin "instructionROMOutMEMWBOut[30]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4060 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 202 output pins
    Info (21061): Implemented 3652 logic cells
    Info (21064): Implemented 194 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 376 megabytes
    Info: Processing ended: Sun May 26 20:11:18 2013
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:00:44


