;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @127, 106
	SUB 430, 206
	JMP <3
	SUB <906, @90
	ADD <906, @90
	ADD <906, @90
	SUB -1, <-20
	SUB -1, <-20
	SUB 210, @61
	MOV -1, <-20
	MOV @10, @1
	SPL 0, <402
	SLT 210, @61
	MOV #-7, <-20
	MOV #-7, <-20
	MOV #-7, <-20
	DAT <270, #1
	DAT <270, #1
	SUB @127, 106
	JMN -1, @-20
	MOV 210, @61
	SLT #21, -6
	ADD #270, <1
	SLT @10, @1
	ADD #270, <1
	JMP <3
	MOV @10, @1
	SUB 210, @61
	MOV @10, @721
	SUB @121, 106
	SUB @121, 106
	DJN 10, #1
	MOV -1, <-20
	SUB @121, 106
	ADD 270, 60
	SPL 0, <402
	SUB @121, 103
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-126
	SUB @121, 103
	DJN 20, <212
	SUB -1, <-20
	SLT 20, @212
	DAT <270, #1
	DAT <270, #1
	ADD @122, -106
