Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Tue Apr 08 11:50:25 2014
| Host         : Zotty-LT02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 16 register/latch pins with no clock driven by: xadc_i_1/O and possible clock pin by: rst0/async.rstoutl_reg/Q 
 There are 4 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 56 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 31 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 63 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.229        0.000                      0                17501        0.059        0.000                      0                17501        3.000        0.000                       0                  8252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk                                                      {0.000 5.000}        10.000          100.000         
  CLKFBOUT                                               {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                                             {0.000 5.000}        10.000          100.000         
  CLKOUT0                                                {0.000 10.000}       20.000          50.000          
  CLKOUT0_1                                              {0.000 10.000}       20.000          50.000          
  CLKOUT1                                                {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                                              {5.000 15.000}       20.000          50.000          
  CLKOUT2                                                {0.000 2.500}        5.000           200.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                            1.045        0.000                      0                 2463        0.061        0.000                      0                 2463        3.000        0.000                       0                  1344  
  CLKFBOUT                                                                                                                                                                                                 8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                                                               8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                                                                 18.408        0.000                       0                     2  
  CLKOUT0_1                                                    7.409        0.000                      0                12366        0.059        0.000                      0                12366        8.870        0.000                       0                  6293  
  CLKOUT1                                                     12.740        0.000                      0                  697        0.121        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                                               18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                                                                  3.751        0.000                       0                     1  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         24.985        0.000                      0                  527        0.100        0.000                      0                  527       13.870        0.000                       0                   268  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.440        0.000                      0                    1        0.579        0.000                      0                    1       29.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1                                                clk                                                            1.488        0.000                      0                  232        1.475        0.000                      0                  232  
clk                                                      CLKOUT0_1                                                      4.548        0.000                      0                   39        0.068        0.000                      0                   39  
CLKOUT1                                                  CLKOUT0_1                                                      6.371        0.000                      0                  191        4.100        0.000                      0                  191  
CLKOUT0_1                                                CLKOUT1                                                        0.229        0.000                      0                  103       14.503        0.000                      0                  103  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         59.633        0.000                      0                   18       27.437        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      CLKOUT0_1                                              CLKOUT0_1                                                   16.109        0.000                      0                  105        0.324        0.000                      0                  105  
**async_default**                                      CLKOUT0_1                                              CLKOUT1                                                      1.425        0.000                      0                    6       15.387        0.000                      0                    6  
**async_default**                                      CLKOUT0_1                                              clk                                                          2.521        0.000                      0                  952        2.411        0.000                      0                  952  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       25.832        0.000                      0                   98        0.314        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 xadc_apb_if/fir/wrap2/fir_comp/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 5.389ns (60.232%)  route 3.558ns (39.768%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.430     4.426    xadc_apb_if/fir/wrap2/fir_comp/CLK
    SLICE_X5Y115                                                      r  xadc_apb_if/fir/wrap2/fir_comp/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDCE (Prop_fdce_C_Q)         0.379     4.805 r  xadc_apb_if/fir/wrap2/fir_comp/i_reg[0]/Q
                         net (fo=114, routed)         1.232     6.036    xadc_apb_if/fir/wrap2/fir_comp/i_reg[0]
    SLICE_X6Y133         LUT6 (Prop_lut6_I4_O)        0.105     6.141 r  xadc_apb_if/fir/wrap2/fir_comp/ARG__0_i_149/O
                         net (fo=1, routed)           0.000     6.141    xadc_apb_if/fir/wrap2/fir_comp/n_0_ARG__0_i_149
    SLICE_X6Y133         MUXF7 (Prop_muxf7_I0_O)      0.173     6.314 r  xadc_apb_if/fir/wrap2/fir_comp/ARG__0_i_67/O
                         net (fo=1, routed)           0.750     7.064    xadc_apb_if/fir/wrap2/fir_comp/n_0_ARG__0_i_67
    SLICE_X6Y121         LUT5 (Prop_lut5_I2_O)        0.241     7.305 r  xadc_apb_if/fir/wrap2/fir_comp/ARG__0_i_12/O
                         net (fo=1, routed)           0.785     8.090    fir/wrap2/fir_comp/x_n[0]_0[4]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[4]_P[0])
                                                      3.076    11.166 r  ARG__0/P[0]
                         net (fo=2, routed)           0.792    11.958    xadc_apb_if/fir/wrap2/fir_comp/I4[0]
    SLICE_X7Y115         LUT4 (Prop_lut4_I0_O)        0.105    12.063 r  xadc_apb_if/fir/wrap2/fir_comp/y_sum[0]_i_7__0/O
                         net (fo=1, routed)           0.000    12.063    xadc_apb_if/fir/wrap2/fir_comp/n_0_y_sum[0]_i_7__0
    SLICE_X7Y115         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.520 r  xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.520    xadc_apb_if/fir/wrap2/fir_comp/n_0_y_sum_reg[0]_i_1__0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.618 r  xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.618    xadc_apb_if/fir/wrap2/fir_comp/n_0_y_sum_reg[4]_i_1__0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.716 r  xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.716    xadc_apb_if/fir/wrap2/fir_comp/n_0_y_sum_reg[8]_i_1__0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.814 r  xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.814    xadc_apb_if/fir/wrap2/fir_comp/n_0_y_sum_reg[12]_i_1__0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.912 r  xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.912    xadc_apb_if/fir/wrap2/fir_comp/n_0_y_sum_reg[16]_i_1__0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.010 r  xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.010    xadc_apb_if/fir/wrap2/fir_comp/n_0_y_sum_reg[20]_i_1__0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.108 r  xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.108    xadc_apb_if/fir/wrap2/fir_comp/n_0_y_sum_reg[24]_i_1__0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.373 r  xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.373    xadc_apb_if/fir/wrap2/fir_comp/n_6_y_sum_reg[28]_i_1__0
    SLICE_X7Y122         FDCE                                         r  xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  IBUF/O
                         net (fo=1, routed)           1.420    12.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.844 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.317    14.161    xadc_apb_if/fir/wrap2/fir_comp/CLK
    SLICE_X7Y122                                                      r  xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[29]/C
                         clock pessimism              0.233    14.394    
                         clock uncertainty           -0.035    14.359    
    SLICE_X7Y122         FDCE (Setup_fdce_C_D)        0.059    14.418    xadc_apb_if/fir/wrap2/fir_comp/y_sum_reg[29]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  1.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ila_leon3_0/U0/ila_core_inst/shifted_data_in_reg[8][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_leon3_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.178%)  route 0.211ns (58.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.569     1.402    ila_leon3_0/U0/clk
    SLICE_X8Y145                                                      r  ila_leon3_0/U0/ila_core_inst/shifted_data_in_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_fdre_C_Q)         0.148     1.550 r  ila_leon3_0/U0/ila_core_inst/shifted_data_in_reg[8][12]/Q
                         net (fo=2, routed)           0.211     1.762    ila_leon3_0/U0/n_0_ila_core_inst/shifted_data_in_reg[8][12]
    RAMB36_X0Y29         RAMB36E1                                     r  ila_leon3_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.879     1.948    ila_leon3_0/U0/clk
    RAMB36_X0Y29                                                      r  ila_leon3_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.490     1.458    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243     1.701    ila_leon3_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     XADC/DCLK         n/a            4.000     10.000  6.000   XADC_X0Y0       xadc_apb_if/xadc/xadc/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592     20.000  18.408   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][data][0][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[e][op1][28]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        12.434ns  (logic 1.114ns (8.959%)  route 11.320ns (91.041%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.328ns = ( 27.328 - 20.000 ) 
    Source Clock Delay      (SCD):    7.793ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.571     4.567    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        1.356     7.793    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X57Y102                                                     r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][data][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.379     8.172 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][data][0][4]/Q
                         net (fo=416, routed)         7.050    15.222    leon3gen.cpu[0].u0/leon3x0/p0/iu/O65[4]
    SLICE_X19Y150        LUT5 (Prop_lut5_I2_O)        0.105    15.327 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[m][result][30]_i_19/O
                         net (fo=3, routed)           1.143    16.470    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[m][result][30]_i_19
    SLICE_X30Y143        LUT5 (Prop_lut5_I4_O)        0.105    16.575 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[m][result][29]_i_23/O
                         net (fo=1, routed)           0.510    17.086    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[m][result][29]_i_23
    SLICE_X31Y143        LUT6 (Prop_lut6_I5_O)        0.105    17.191 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[m][result][29]_i_11/O
                         net (fo=1, routed)           0.233    17.424    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[m][result][29]_i_11
    SLICE_X32Y143        LUT6 (Prop_lut6_I0_O)        0.105    17.529 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[m][result][29]_i_5/O
                         net (fo=2, routed)           1.119    18.648    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[m][result][29]_i_5
    SLICE_X49Y135        LUT6 (Prop_lut6_I1_O)        0.105    18.753 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[e][op2][29]_i_7/O
                         net (fo=2, routed)           0.450    19.202    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[e][op2][29]_i_7
    SLICE_X55Y135        LUT6 (Prop_lut6_I4_O)        0.105    19.307 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[e][op1][29]_i_2/O
                         net (fo=2, routed)           0.814    20.122    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[e][op1][29]_i_2
    SLICE_X47Y134        LUT3 (Prop_lut3_I0_O)        0.105    20.227 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[e][op1][28]_i_1/O
                         net (fo=1, routed)           0.000    20.227    leon3gen.cpu[0].u0/leon3x0/p0/iu/aop1[28]
    SLICE_X47Y134        FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[e][op1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  IBUF/O
                         net (fo=1, routed)           1.420    22.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.460    24.304    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        1.244    27.328    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X47Y134                                                     r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[e][op1][28]/C
                         clock pessimism              0.359    27.687    
                         clock uncertainty           -0.082    27.606    
    SLICE_X47Y134        FDRE (Setup_fdre_C_D)        0.030    27.636    leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[e][op1][28]
  -------------------------------------------------------------------
                         required time                         27.636    
                         arrival time                         -20.227    
  -------------------------------------------------------------------
                         slack                                  7.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 xadc_apb_if/ila_xdc0/U0/ila_core_inst/shifted_data_in_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xadc_apb_if/ila_xdc0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.730ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.629     1.463    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        0.647     2.849    xadc_apb_if/ila_xdc0/U0/clk
    SLICE_X62Y150                                                     r  xadc_apb_if/ila_xdc0/U0/ila_core_inst/shifted_data_in_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDRE (Prop_fdre_C_Q)         0.164     3.013 r  xadc_apb_if/ila_xdc0/U0/ila_core_inst/shifted_data_in_reg[8][2]/Q
                         net (fo=1, routed)           0.103     3.116    xadc_apb_if/ila_xdc0/U0/n_0_ila_core_inst/shifted_data_in_reg[8][2]
    RAMB36_X1Y30         RAMB36E1                                     r  xadc_apb_if/ila_xdc0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.903     1.972    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        0.960     3.730    xadc_apb_if/ila_xdc0/U0/clk
    RAMB36_X1Y30                                                      r  xadc_apb_if/ila_xdc0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.827     2.903    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     3.058    xadc_apb_if/ila_xdc0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472     20.000  17.528   RAMB18_X0Y62    ila_leon3_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     10.000  8.870    SLICE_X46Y170   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     10.000  8.870    SLICE_X46Y170   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       12.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.740ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[read_ack][0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        6.695ns  (logic 0.484ns (7.229%)  route 6.211ns (92.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 31.942 - 25.000 ) 
    Source Clock Delay      (SCD):    7.466ns = ( 12.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 r  IBUF/O
                         net (fo=1, routed)           1.502     7.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.427     9.422    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.499 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.439    10.938    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    11.019 r  bufgclk45/O
                         net (fo=343, routed)         1.447    12.466    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X73Y95                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDCE (Prop_fdce_C_Q)         0.379    12.845 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg/Q
                         net (fo=25, routed)          2.373    15.218    eth0.e1/m100.u0/tx_rmii1.tx0/rstout
    SLICE_X82Y134        LUT1 (Prop_lut1_I0_O)        0.105    15.323 r  eth0.e1/m100.u0/FSM_onehot_r[def_state][5]_i_1/O
                         net (fo=95, routed)          3.839    19.161    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/SR[0]
    SLICE_X71Y79         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[read_ack][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    26.347 r  IBUF/O
                         net (fo=1, routed)           1.420    27.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.844 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.321    29.165    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    30.608    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.685 r  bufgclk45/O
                         net (fo=343, routed)         1.257    31.942    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X71Y79                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[read_ack][0]/C
                         clock pessimism              0.400    32.342    
                         clock uncertainty           -0.089    32.253    
    SLICE_X71Y79         FDRE (Setup_fdre_C_R)       -0.352    31.901    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[read_ack][0]
  -------------------------------------------------------------------
                         required time                         31.901    
                         arrival time                         -19.161    
  -------------------------------------------------------------------
                         slack                                 12.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 8.394 - 5.000 ) 
    Source Clock Delay      (SCD):    2.567ns = ( 7.567 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=1, routed)           0.558     5.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.563     6.396    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.585     7.567    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X77Y77                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y77         FDRE (Prop_fdre_C_Q)         0.141     7.708 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][0]/Q
                         net (fo=1, routed)           0.055     7.763    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random]__0[0]
    SLICE_X77Y77         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=1, routed)           0.603     6.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.833     6.902    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.855     8.394    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X77Y77                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]/C
                         clock pessimism             -0.827     7.567    
    SLICE_X77Y77         FDRE (Hold_fdre_C_D)         0.075     7.642    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[random][1]
  -------------------------------------------------------------------
                         required time                         -7.642    
                         arrival time                           7.763    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592     20.000  18.408   BUFGCTRL_X0Y3   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X72Y153   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X85Y119   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.853ns (18.899%)  route 3.661ns (81.101%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 34.797 - 30.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=267, routed)         0.725     5.487    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X46Y174                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y174        FDCE (Prop_fdce_C_Q)         0.433     5.920 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.676     6.596    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X45Y174        LUT6 (Prop_lut6_I1_O)        0.105     6.701 r  dbg_hub/inst/U_ICON/U_CMD/shift_en_i_3/O
                         net (fo=5, routed)           0.708     7.409    dbg_hub/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X47Y173        LUT6 (Prop_lut6_I4_O)        0.105     7.514 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_3/O
                         net (fo=5, routed)           0.802     8.316    dbg_hub/inst/U_ICON/U_CMD/O7[0]
    SLICE_X48Y170        LUT2 (Prop_lut2_I0_O)        0.105     8.421 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.812     9.233    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I2[0]
    SLICE_X47Y168        LUT6 (Prop_lut6_I5_O)        0.105     9.338 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RAM_reg_0_15_0_5_i_1/O
                         net (fo=37, routed)          0.663    10.001    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X50Y164        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=267, routed)         0.694    34.797    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y164                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.659    35.456    
                         clock uncertainty           -0.035    35.421    
    SLICE_X50Y164        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    34.986    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         34.986    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                 24.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=267, routed)         0.293     2.789    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X51Y164                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y164        FDCE (Prop_fdce_C_Q)         0.141     2.930 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.118     3.049    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X50Y164        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=267, routed)         0.330     3.322    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y164                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.519     2.802    
    SLICE_X50Y164        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.948    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFR/I      n/a            2.666     30.000  27.334  BUFR_X0Y13     dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X50Y165  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X50Y164  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.440ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.390ns (26.357%)  route 1.090ns (73.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 62.196 - 60.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.647     2.647    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y169                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y169        FDCE (Prop_fdce_C_Q)         0.285     2.932 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           1.090     4.022    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X47Y169        LUT1 (Prop_lut1_I0_O)        0.105     4.127 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, unplaced)         0.000     4.127    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X47Y169        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196    62.196    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y169                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.451    62.647    
                         clock uncertainty           -0.035    62.612    
    SLICE_X47Y169        FDCE (Setup_fdce_C_D)       -0.045    62.567    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         62.567    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                 58.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.157ns (24.776%)  route 0.477ns (75.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.214     1.214    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y169                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y169        FDCE (Prop_fdce_C_Q)         0.112     1.326 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.477     1.803    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X47Y169        LUT1 (Prop_lut1_I0_O)        0.045     1.848 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, unplaced)         0.000     1.848    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X47Y169        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.457     1.457    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y169                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.243     1.214    
    SLICE_X47Y169        FDCE (Hold_fdce_C_D)         0.055     1.269    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X47Y169  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X47Y169  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X47Y169  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 apb0/r_reg[haddr][9]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMapb_if/apb_reg_reg[vsample][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.443ns (32.222%)  route 3.035ns (67.778%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.571     4.567    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        1.366     7.803    apb0/I1
    SLICE_X38Y102                                                     r  apb0/r_reg[haddr][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.433     8.236 r  apb0/r_reg[haddr][9]/Q
                         net (fo=10, routed)          0.539     8.775    apb0/O13
    SLICE_X38Y101        LUT3 (Prop_lut3_I1_O)        0.105     8.880 r  apb0/r[prdata][31]_i_18/O
                         net (fo=1, routed)           0.000     8.880    apb0/n_0_r[prdata][31]_i_18
    SLICE_X38Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.303 r  apb0/r_reg[prdata][31]_i_6/CO[3]
                         net (fo=6, routed)           1.401    10.704    apb0/psel23_out
    SLICE_X68Y113        LUT6 (Prop_lut6_I0_O)        0.356    11.060 r  apb0/apb_reg[vsample][31]_i_3/O
                         net (fo=1, routed)           0.353    11.413    apb0/n_0_apb_reg[vsample][31]_i_3
    SLICE_X68Y113        LUT3 (Prop_lut3_I0_O)        0.126    11.539 r  apb0/apb_reg[vsample][31]_i_1/O
                         net (fo=32, routed)          0.741    12.281    PWMapb_if/E[0]
    SLICE_X70Y107        FDCE                                         r  PWMapb_if/apb_reg_reg[vsample][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  IBUF/O
                         net (fo=1, routed)           1.420    12.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.844 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.251    14.095    PWMapb_if/CLK
    SLICE_X70Y107                                                     r  PWMapb_if/apb_reg_reg[vsample][25]/C
                         clock pessimism              0.152    14.247    
                         clock uncertainty           -0.180    14.066    
    SLICE_X70Y107        FDCE (Setup_fdce_C_CE)      -0.298    13.768    PWMapb_if/apb_reg_reg[vsample][25]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  1.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 apb0/r_reg[pwdata][23]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMapb_if/apb_reg_reg[vsample][23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.567%)  route 0.465ns (71.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.629     1.463    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        0.562     2.763    apb0/I1
    SLICE_X64Y111                                                     r  apb0/r_reg[pwdata][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDRE (Prop_fdre_C_Q)         0.141     2.904 r  apb0/r_reg[pwdata][23]/Q
                         net (fo=13, routed)          0.465     3.370    rst0/Q[23]
    SLICE_X69Y106        LUT2 (Prop_lut2_I1_O)        0.045     3.415 r  rst0/apb_reg[vsample][23]_i_1/O
                         net (fo=1, routed)           0.000     3.415    PWMapb_if/D[23]
    SLICE_X69Y106        FDCE                                         r  PWMapb_if/apb_reg_reg[vsample][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.833     1.903    PWMapb_if/CLK
    SLICE_X69Y106                                                     r  PWMapb_if/apb_reg_reg[vsample][23]/C
                         clock pessimism             -0.235     1.667    
                         clock uncertainty            0.180     1.847    
    SLICE_X69Y106        FDCE (Hold_fdce_C_D)         0.092     1.939    PWMapb_if/apb_reg_reg[vsample][23]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  1.475    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 xadc_apb_if/fir/wrap2/y_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb0/r_reg[prdata][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        8.432ns  (logic 0.748ns (8.871%)  route 7.684ns (91.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 27.333 - 20.000 ) 
    Source Clock Delay      (SCD):    4.355ns = ( 14.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413    11.413 r  IBUF/O
                         net (fo=1, routed)           1.502    12.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    12.996 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.359    14.355    xadc_apb_if/fir/wrap2/CLK
    SLICE_X8Y119                                                      r  xadc_apb_if/fir/wrap2/y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.433    14.788 r  xadc_apb_if/fir/wrap2/y_reg[16]/Q
                         net (fo=3, routed)           4.697    19.485    apb0/I104[0]
    SLICE_X71Y109        LUT6 (Prop_lut6_I3_O)        0.105    19.590 r  apb0/r[prdata][0]_i_5/O
                         net (fo=1, routed)           0.370    19.960    apb0/n_0_r[prdata][0]_i_5
    SLICE_X69Y109        LUT6 (Prop_lut6_I0_O)        0.105    20.065 r  apb0/r[prdata][0]_i_3/O
                         net (fo=1, routed)           2.617    22.682    apb0/n_0_r[prdata][0]_i_3
    SLICE_X69Y113        LUT6 (Prop_lut6_I5_O)        0.105    22.787 r  apb0/r[prdata][0]_i_1/O
                         net (fo=1, routed)           0.000    22.787    apb0/rin[prdata][0]
    SLICE_X69Y113        FDRE                                         r  apb0/r_reg[prdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  IBUF/O
                         net (fo=1, routed)           1.420    22.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.460    24.304    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        1.249    27.333    apb0/I1
    SLICE_X69Y113                                                     r  apb0/r_reg[prdata][0]/C
                         clock pessimism              0.152    27.485    
                         clock uncertainty           -0.180    27.305    
    SLICE_X69Y113        FDRE (Setup_fdre_C_D)        0.030    27.335    apb0/r_reg[prdata][0]
  -------------------------------------------------------------------
                         required time                         27.335    
                         arrival time                         -22.787    
  -------------------------------------------------------------------
                         slack                                  4.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 PWMapb_if/apb_reg_reg[vsample][18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb0/r_reg[prdata][18]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.473ns (11.601%)  route 3.604ns (88.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.801ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  IBUF/O
                         net (fo=1, routed)           1.420     2.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.844 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.251     4.095    PWMapb_if/CLK
    SLICE_X71Y105                                                     r  PWMapb_if/apb_reg_reg[vsample][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDCE (Prop_fdce_C_Q)         0.279     4.374 r  PWMapb_if/apb_reg_reg[vsample][18]/Q
                         net (fo=1, routed)           3.604     7.978    apb0/I103[18]
    SLICE_X70Y105        LUT6 (Prop_lut6_I2_O)        0.194     8.172 r  apb0/r[prdata][18]_i_1/O
                         net (fo=1, routed)           0.000     8.172    apb0/rin[prdata][18]
    SLICE_X70Y105        FDRE                                         r  apb0/r_reg[prdata][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.571     4.567    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        1.364     7.801    apb0/I1
    SLICE_X70Y105                                                     r  apb0/r_reg[prdata][18]/C
                         clock pessimism             -0.152     7.649    
                         clock uncertainty            0.180     7.829    
    SLICE_X70Y105        FDRE (Hold_fdre_C_D)         0.275     8.104    apb0/r_reg[prdata][18]
  -------------------------------------------------------------------
                         required time                         -8.104    
                         arrival time                           8.172    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][27]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.823ns  (logic 1.847ns (23.609%)  route 5.976ns (76.391%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.459ns = ( 27.459 - 20.000 ) 
    Source Clock Delay      (SCD):    7.465ns = ( 12.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 r  IBUF/O
                         net (fo=1, routed)           1.502     7.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.427     9.422    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.499 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.439    10.938    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    11.019 r  bufgclk45/O
                         net (fo=343, routed)         1.446    12.465    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X87Y110                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.379    12.844 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][27]/Q
                         net (fo=12, routed)          2.669    15.513    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[27]
    SLICE_X86Y93         LUT6 (Prop_lut6_I1_O)        0.105    15.618 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_8/O
                         net (fo=1, routed)           0.000    15.618    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[nak]_i_8
    SLICE_X86Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.950 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.950    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r_reg[nak]_i_6
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.166 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[0]
                         net (fo=26, routed)          0.925    17.091    eth0.e1/m100.u0/ethc0/v[nak]1
    SLICE_X82Y88         LUT5 (Prop_lut5_I0_O)        0.330    17.421 r  eth0.e1/m100.u0/ethc0/a9.x[0].r0_i_55__0/O
                         net (fo=14, routed)          0.489    17.910    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I9
    SLICE_X84Y94         LUT6 (Prop_lut6_I4_O)        0.275    18.185 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_39/O
                         net (fo=2, routed)           0.750    18.936    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_a9.x[0].r0_i_39
    SLICE_X78Y94         LUT5 (Prop_lut5_I2_O)        0.105    19.041 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_40/O
                         net (fo=1, routed)           0.528    19.569    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_a9.x[0].r0_i_40
    SLICE_X78Y94         LUT6 (Prop_lut6_I5_O)        0.105    19.674 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_11/O
                         net (fo=1, routed)           0.614    20.289    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/DIA[6]
    RAMB36_X2Y19         RAMB36E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  IBUF/O
                         net (fo=1, routed)           1.420    22.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.460    24.304    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        1.374    27.459    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/I1
    RAMB36_X2Y19                                                      r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism              0.152    27.610    
                         clock uncertainty           -0.310    27.300    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641    26.659    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         26.659    
                         arrival time                         -20.289    
  -------------------------------------------------------------------
                         slack                                  6.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.100ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.219%)  route 0.238ns (62.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    2.584ns = ( 7.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=1, routed)           0.558     5.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.563     6.396    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.602     7.584    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X82Y105                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDRE (Prop_fdre_C_Q)         0.141     7.725 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][10]/Q
                         net (fo=18, routed)          0.238     7.963    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/DIC0
    SLICE_X84Y102        RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.903     1.972    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        0.874     3.645    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/WCLK
    SLICE_X84Y102                                                     r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.235     3.409    
                         clock uncertainty            0.310     3.719    
    SLICE_X84Y102        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     3.863    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.863    
                         arrival time                           7.963    
  -------------------------------------------------------------------
                         slack                                  4.100    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.567ns (44.677%)  route 1.940ns (55.323%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.009ns = ( 12.009 - 5.000 ) 
    Source Clock Delay      (SCD):    7.810ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.571     4.567    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        1.374     7.810    eth0.e1/m100.u0/ethc0/I1
    SLICE_X67Y89                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txlength][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDRE (Prop_fdre_C_Q)         0.379     8.189 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][0]/Q
                         net (fo=5, routed)           0.819     9.009    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I10[0]
    SLICE_X67Y79         LUT6 (Prop_lut6_I1_O)        0.105     9.114 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_8/O
                         net (fo=1, routed)           0.000     9.114    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][8]_i_8
    SLICE_X67Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.554 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_2/CO[3]
                         net (fo=9, routed)           0.269     9.822    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r_reg[main_state][8]_i_2
    SLICE_X67Y80         LUT2 (Prop_lut2_I1_O)        0.360    10.182 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[cnt][3]_i_6/O
                         net (fo=1, routed)           0.361    10.543    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[cnt][3]_i_6
    SLICE_X70Y78         LUT6 (Prop_lut6_I0_O)        0.105    10.648 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.000    10.648    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[cnt][3]_i_4
    SLICE_X70Y78         MUXF7 (Prop_muxf7_I1_O)      0.178    10.826 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]_i_1/O
                         net (fo=4, routed)           0.491    11.318    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r_reg[cnt][3]_i_1
    SLICE_X73Y78         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 r  IBUF/O
                         net (fo=1, routed)           1.420     7.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.844 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.321     9.165    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    10.608    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.685 r  bufgclk45/O
                         net (fo=343, routed)         1.324    12.009    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X73Y78                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/C
                         clock pessimism              0.152    12.161    
                         clock uncertainty           -0.310    11.851    
    SLICE_X73Y78         FDRE (Setup_fdre_C_CE)      -0.304    11.547    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                  0.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.503ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.132%)  route 0.110ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 8.371 - 5.000 ) 
    Source Clock Delay      (SCD):    2.763ns = ( 22.763 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=1, routed)           0.558    20.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.629    21.463    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        0.562    22.763    eth0.e1/m100.u0/ethc0/I1
    SLICE_X64Y85                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.141    22.904 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][1]/Q
                         net (fo=1, routed)           0.110    23.015    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[1]
    SLICE_X64Y84         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=1, routed)           0.603     6.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.833     6.902    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.832     8.371    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X64Y84                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]/C
                         clock pessimism             -0.235     8.136    
                         clock uncertainty            0.310     8.445    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.066     8.511    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]
  -------------------------------------------------------------------
                         required time                         -8.511    
                         arrival time                          23.015    
  -------------------------------------------------------------------
                         slack                                 14.503    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       59.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       27.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.633ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.390ns (18.352%)  route 1.735ns (81.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 34.793 - 30.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.647     2.647    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y169                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y169        FDCE (Prop_fdce_C_Q)         0.285     2.932 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           1.090     4.022    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X47Y169        LUT1 (Prop_lut1_I0_O)        0.105     4.127 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.645     4.772    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X48Y169        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    63.741    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    64.103 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=267, routed)         0.690    64.793    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X48Y169                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    64.793    
                         clock uncertainty           -0.035    64.758    
    SLICE_X48Y169        FDRE (Setup_fdre_C_R)       -0.352    64.406    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         64.406    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                 59.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.437ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        1.038ns  (logic 0.313ns (30.159%)  route 0.725ns (69.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.490ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.196    62.196    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X47Y169                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y169        FDCE (Prop_fdce_C_Q)         0.229    62.425 r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.725    63.150    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X46Y172        LUT4 (Prop_lut4_I0_O)        0.084    63.234 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000    63.234    dbg_hub/inst/U_ICON/U_SYNC/n_0_SYNC_i_1
    SLICE_X46Y172        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378    34.378    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384    34.762 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=267, routed)         0.728    35.490    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X46Y172                                                     r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    35.490    
                         clock uncertainty            0.035    35.526    
    SLICE_X46Y172        FDRE (Hold_fdre_C_D)         0.271    35.797    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -35.797    
                         arrival time                          63.234    
  -------------------------------------------------------------------
                         slack                                 27.437    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.109ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio0.grgpio0/r_reg[dir][1]/PRE
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.748ns (21.500%)  route 2.731ns (78.500%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.414ns = ( 27.414 - 20.000 ) 
    Source Clock Delay      (SCD):    7.805ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.571     4.567    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        1.369     7.805    rst0/I1
    SLICE_X53Y98                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.379     8.184 r  rst0/async.rstoutl_reg/Q
                         net (fo=209, routed)         0.540     8.724    rst0/O1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.126     8.850 f  rst0/xadc_i_2/O
                         net (fo=1, routed)           0.592     9.442    n_2_rst0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     9.685 f  xadc_i_1/O
                         net (fo=1666, routed)        1.599    11.284    gpio0.grgpio0/r_reg[tshift]0
    SLICE_X82Y115        FDPE                                         f  gpio0.grgpio0/r_reg[dir][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  IBUF/O
                         net (fo=1, routed)           1.420    22.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.460    24.304    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        1.330    27.414    gpio0.grgpio0/I2
    SLICE_X82Y115                                                     r  gpio0.grgpio0/r_reg[dir][1]/C
                         clock pessimism              0.352    27.766    
                         clock uncertainty           -0.082    27.685    
    SLICE_X82Y115        FDPE (Recov_fdpe_C_PRE)     -0.292    27.393    gpio0.grgpio0/r_reg[dir][1]
  -------------------------------------------------------------------
                         required time                         27.393    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                 16.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.413%)  route 0.150ns (51.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.675ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.629     1.463    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        0.633     2.835    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/XSDB_CLK_I
    SLICE_X43Y175                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y175        FDCE (Prop_fdce_C_Q)         0.141     2.976 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.150     3.126    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X42Y174        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.903     1.972    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        0.905     3.675    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/XSDB_CLK_I
    SLICE_X42Y174                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.806     2.869    
    SLICE_X42Y174        FDCE (Remov_fdce_C_CLR)     -0.067     2.802    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.484ns (21.026%)  route 1.818ns (78.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.021ns = ( 12.021 - 5.000 ) 
    Source Clock Delay      (SCD):    7.805ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.571     4.567    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        1.369     7.805    rst0/I1
    SLICE_X53Y98                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.379     8.184 r  rst0/async.rstoutl_reg/Q
                         net (fo=209, routed)         1.162     9.346    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I76
    SLICE_X78Y103        LUT2 (Prop_lut2_I1_O)        0.105     9.451 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.656    10.107    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X72Y95         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 r  IBUF/O
                         net (fo=1, routed)           1.420     7.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.844 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.321     9.165    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    10.608    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.685 r  bufgclk45/O
                         net (fo=343, routed)         1.336    12.021    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X72Y95                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]/C
                         clock pessimism              0.152    12.173    
                         clock uncertainty           -0.310    11.863    
    SLICE_X72Y95         FDCE (Recov_fdce_C_CLR)     -0.331    11.532    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  1.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.387ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.977ns  (logic 0.209ns (21.403%)  route 0.768ns (78.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 8.404 - 5.000 ) 
    Source Clock Delay      (SCD):    2.796ns = ( 22.796 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=1, routed)           0.558    20.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.629    21.463    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        0.595    22.796    eth0.e1/m100.u0/ethc0/I1
    SLICE_X74Y96                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.164    22.960 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=60, routed)          0.426    23.386    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I27
    SLICE_X78Y103        LUT2 (Prop_lut2_I0_O)        0.045    23.431 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.341    23.773    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X73Y95         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=1, routed)           0.603     6.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.833     6.902    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.865     8.404    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X73Y95                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism             -0.235     8.169    
                         clock uncertainty            0.310     8.478    
    SLICE_X73Y95         FDCE (Remov_fdce_C_CLR)     -0.092     8.386    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.386    
                         arrival time                          23.773    
  -------------------------------------------------------------------
                         slack                                 15.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xadc_apb_if/fir/wrap2/fir_comp/x_n_reg[10][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.748ns (21.907%)  route 2.666ns (78.093%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -3.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 14.100 - 10.000 ) 
    Source Clock Delay      (SCD):    7.805ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.571     4.567    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        1.369     7.805    rst0/I1
    SLICE_X53Y98                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.379     8.184 r  rst0/async.rstoutl_reg/Q
                         net (fo=209, routed)         0.540     8.724    rst0/O1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.126     8.850 f  rst0/xadc_i_2/O
                         net (fo=1, routed)           0.592     9.442    n_2_rst0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     9.685 f  xadc_i_1/O
                         net (fo=1666, routed)        1.535    11.220    xadc_apb_if/fir/wrap2/fir_comp/r_reg[tshift]0
    SLICE_X11Y116        FDCE                                         f  xadc_apb_if/fir/wrap2/fir_comp/x_n_reg[10][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  IBUF/O
                         net (fo=1, routed)           1.420    12.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.844 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        1.256    14.100    xadc_apb_if/fir/wrap2/fir_comp/CLK
    SLICE_X11Y116                                                     r  xadc_apb_if/fir/wrap2/fir_comp/x_n_reg[10][1]/C
                         clock pessimism              0.152    14.252    
                         clock uncertainty           -0.180    14.071    
    SLICE_X11Y116        FDCE (Recov_fdce_C_CLR)     -0.331    13.740    xadc_apb_if/fir/wrap2/fir_comp/x_n_reg[10][1]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  2.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.411ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xadc_apb_if/fir/wrap2/fir_comp/x_n_reg[20][7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.275ns (18.802%)  route 1.188ns (81.198%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.629     1.463    clkgen0/xc7l.v/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6291, routed)        0.563     2.764    rst0/I1
    SLICE_X53Y98                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.141     2.905 r  rst0/async.rstoutl_reg/Q
                         net (fo=209, routed)         0.269     3.174    rst0/O1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.046     3.220 f  rst0/xadc_i_2/O
                         net (fo=1, routed)           0.261     3.481    n_2_rst0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     3.569 f  xadc_i_1/O
                         net (fo=1666, routed)        0.658     4.227    xadc_apb_if/fir/wrap2/fir_comp/r_reg[tshift]0
    SLICE_X2Y110         FDCE                                         f  xadc_apb_if/fir/wrap2/fir_comp/x_n_reg[20][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=1336, routed)        0.868     1.938    xadc_apb_if/fir/wrap2/fir_comp/CLK
    SLICE_X2Y110                                                      r  xadc_apb_if/fir/wrap2/fir_comp/x_n_reg[20][7]/C
                         clock pessimism             -0.235     1.702    
                         clock uncertainty            0.180     1.882    
    SLICE_X2Y110         FDCE (Remov_fdce_C_CLR)     -0.067     1.815    xadc_apb_if/fir/wrap2/fir_comp/x_n_reg[20][7]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           4.227    
  -------------------------------------------------------------------
                         slack                                  2.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.768ns (21.042%)  route 2.882ns (78.958%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 34.796 - 30.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.378     4.378    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.384     4.762 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=267, routed)         0.725     5.487    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X46Y174                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y174        FDCE (Prop_fdce_C_Q)         0.433     5.920 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.676     6.596    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X45Y174        LUT6 (Prop_lut6_I1_O)        0.105     6.701 f  dbg_hub/inst/U_ICON/U_CMD/shift_en_i_3/O
                         net (fo=5, routed)           0.708     7.409    dbg_hub/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X46Y173        LUT5 (Prop_lut5_I1_O)        0.105     7.514 f  dbg_hub/inst/U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=7, routed)           0.384     7.898    dbg_hub/inst/U_ICON/U_CMD/O2
    SLICE_X46Y173        LUT4 (Prop_lut4_I2_O)        0.125     8.023 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=36, routed)          1.114     9.137    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X51Y166        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.741    33.741    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.362    34.103 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=267, routed)         0.693    34.796    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X51Y166                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/C
                         clock pessimism              0.659    35.455    
                         clock uncertainty           -0.035    35.420    
    SLICE_X51Y166        FDPE (Recov_fdpe_C_PRE)     -0.451    34.969    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         34.969    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                 25.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.731%)  route 0.121ns (46.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.404     2.404    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.092     2.496 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=267, routed)         0.289     2.785    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X51Y169                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y169        FDPE (Prop_fdpe_C_Q)         0.141     2.926 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     3.048    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X50Y168        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.737     2.737    dbg_hub/inst/u_bufr/DRCK
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.254     2.992 r  dbg_hub/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=267, routed)         0.326     3.318    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X50Y168                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.517     2.800    
    SLICE_X50Y168        FDCE (Remov_fdce_C_CLR)     -0.067     2.733    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.314    





