{
 "Files" : [
  {
   "Path" : "C:/Users/JackC/Desktop/works2023/playground/Verilog_TCP/gowin_proj/tcp_18k/src/PLL_6M/PLL_6M.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/JackC/Desktop/works2023/playground/Verilog_TCP/gowin_proj/tcp_18k/src/top.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/JackC/Desktop/works2023/playground/Verilog_TCP/gowin_proj/tcp_18k/src/udp.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/JackC/Desktop/works2023/playground/Verilog_TCP/gowin_proj/tcp_18k/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}