# playground - Several CPU core implementations in Verilog. 
 - Testbench: Mainly Gowin GW1N-1 (Sipeed Lichee Tang Nano) 
 - Use `iverilog` and `gtkwave` to do simulation. 
 - Written in verilog. 