static void cavium_mdiobus_set_mode(struct cavium_mdiobus *p,\r\nenum cavium_mdiobus_mode m)\r\n{\r\nunion cvmx_smix_clk smi_clk;\r\nif (m == p->mode)\r\nreturn;\r\nsmi_clk.u64 = oct_mdio_readq(p->register_base + SMI_CLK);\r\nsmi_clk.s.mode = (m == C45) ? 1 : 0;\r\nsmi_clk.s.preamble = 1;\r\noct_mdio_writeq(smi_clk.u64, p->register_base + SMI_CLK);\r\np->mode = m;\r\n}\r\nstatic int cavium_mdiobus_c45_addr(struct cavium_mdiobus *p,\r\nint phy_id, int regnum)\r\n{\r\nunion cvmx_smix_cmd smi_cmd;\r\nunion cvmx_smix_wr_dat smi_wr;\r\nint timeout = 1000;\r\ncavium_mdiobus_set_mode(p, C45);\r\nsmi_wr.u64 = 0;\r\nsmi_wr.s.dat = regnum & 0xffff;\r\noct_mdio_writeq(smi_wr.u64, p->register_base + SMI_WR_DAT);\r\nregnum = (regnum >> 16) & 0x1f;\r\nsmi_cmd.u64 = 0;\r\nsmi_cmd.s.phy_op = 0;\r\nsmi_cmd.s.phy_adr = phy_id;\r\nsmi_cmd.s.reg_adr = regnum;\r\noct_mdio_writeq(smi_cmd.u64, p->register_base + SMI_CMD);\r\ndo {\r\n__delay(1000);\r\nsmi_wr.u64 = oct_mdio_readq(p->register_base + SMI_WR_DAT);\r\n} while (smi_wr.s.pending && --timeout);\r\nif (timeout <= 0)\r\nreturn -EIO;\r\nreturn 0;\r\n}\r\nint cavium_mdiobus_read(struct mii_bus *bus, int phy_id, int regnum)\r\n{\r\nstruct cavium_mdiobus *p = bus->priv;\r\nunion cvmx_smix_cmd smi_cmd;\r\nunion cvmx_smix_rd_dat smi_rd;\r\nunsigned int op = 1;\r\nint timeout = 1000;\r\nif (regnum & MII_ADDR_C45) {\r\nint r = cavium_mdiobus_c45_addr(p, phy_id, regnum);\r\nif (r < 0)\r\nreturn r;\r\nregnum = (regnum >> 16) & 0x1f;\r\nop = 3;\r\n} else {\r\ncavium_mdiobus_set_mode(p, C22);\r\n}\r\nsmi_cmd.u64 = 0;\r\nsmi_cmd.s.phy_op = op;\r\nsmi_cmd.s.phy_adr = phy_id;\r\nsmi_cmd.s.reg_adr = regnum;\r\noct_mdio_writeq(smi_cmd.u64, p->register_base + SMI_CMD);\r\ndo {\r\n__delay(1000);\r\nsmi_rd.u64 = oct_mdio_readq(p->register_base + SMI_RD_DAT);\r\n} while (smi_rd.s.pending && --timeout);\r\nif (smi_rd.s.val)\r\nreturn smi_rd.s.dat;\r\nelse\r\nreturn -EIO;\r\n}\r\nint cavium_mdiobus_write(struct mii_bus *bus, int phy_id, int regnum, u16 val)\r\n{\r\nstruct cavium_mdiobus *p = bus->priv;\r\nunion cvmx_smix_cmd smi_cmd;\r\nunion cvmx_smix_wr_dat smi_wr;\r\nunsigned int op = 0;\r\nint timeout = 1000;\r\nif (regnum & MII_ADDR_C45) {\r\nint r = cavium_mdiobus_c45_addr(p, phy_id, regnum);\r\nif (r < 0)\r\nreturn r;\r\nregnum = (regnum >> 16) & 0x1f;\r\nop = 1;\r\n} else {\r\ncavium_mdiobus_set_mode(p, C22);\r\n}\r\nsmi_wr.u64 = 0;\r\nsmi_wr.s.dat = val;\r\noct_mdio_writeq(smi_wr.u64, p->register_base + SMI_WR_DAT);\r\nsmi_cmd.u64 = 0;\r\nsmi_cmd.s.phy_op = op;\r\nsmi_cmd.s.phy_adr = phy_id;\r\nsmi_cmd.s.reg_adr = regnum;\r\noct_mdio_writeq(smi_cmd.u64, p->register_base + SMI_CMD);\r\ndo {\r\n__delay(1000);\r\nsmi_wr.u64 = oct_mdio_readq(p->register_base + SMI_WR_DAT);\r\n} while (smi_wr.s.pending && --timeout);\r\nif (timeout <= 0)\r\nreturn -EIO;\r\nreturn 0;\r\n}
