module wideexpr_00660(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[6]?(2'b11)>>($signed({(($signed(6'b011000))<<<(|(s5)))==(-(6'sb110101)),((ctrl[0]?(s0)^~(s6):(4'sb1101)^~(s0)))<<(3'b011),2'sb00,(((u3)<<<(s7))!=({3'sb011,u2}))&(s1)})):~|({(ctrl[7]?((ctrl[7]?+(5'sb00101):(s3)>>(2'sb10)))<<<(-(+(5'sb01101))):-(s2)),{-(u4),-(s1),-(((5'sb01100)>>>(3'sb100))<<<((s3)>>(s7)))},~(s4),s0})))<<<($signed((($signed({(s4)-(+(1'sb1)),$signed((2'sb01)^~(2'sb00)),{{1{2'b10}},(ctrl[7]?6'sb010010:5'sb00000),$signed(1'sb0),!(s5)}}))-((s7)^(-((ctrl[6]?(4'sb0110)|(s0):$signed(s1))))))^(2'sb01)));
  assign y1 = +(((s4)>>((s6)<<(~^((-(-(s5)))|((-(s0))^~(-(s4)))))))<<($unsigned(((ctrl[0]?$signed($signed($unsigned(5'sb00010))):s7))<<((5'b00010)<<({^((u0)^~(5'b01111))})))));
  assign y2 = (ctrl[2]?-(+((((2'sb01)<<(4'sb1101))|((ctrl[7]?s5:$signed(!(u3)))))^(($signed(+($signed(u2))))+((+(s1))>>(-(s6)))))):5'sb01110);
  assign y3 = +($signed(4'sb1100));
  assign y4 = $signed((ctrl[4]?s3:6'b101111));
  assign y5 = ((((ctrl[2]?(ctrl[2]?+($signed((ctrl[4]?(ctrl[7]?1'sb0:s3):+(s6)))):6'sb011100):((ctrl[3]?$signed((ctrl[5]?$unsigned(u6):(2'b01)>>>(3'sb011))):$signed(5'sb11011)))-(s2)))|(s6))<=($signed(+(~^(4'sb1011)))))>=(((($signed((ctrl[4]?+(((ctrl[6]?3'sb010:2'b10))-((ctrl[0]?u5:s7))):(ctrl[1]?((ctrl[4]?s5:1'sb1))>>(2'sb11):(-(6'sb010101))>>(2'b01)))))>>({$signed(5'sb11000),-((ctrl[1]?($signed(5'sb00111))&($signed(u2)):+(4'sb1011))),(ctrl[6]?(ctrl[1]?5'sb10010:(ctrl[1]?5'sb10001:s7)):2'sb00),(6'sb011000)^(6'sb101001)}))<=(3'sb110))<=(((s3)<<<((s0)>=(s4)))<=(s1)));
  assign y6 = (ctrl[0]?$signed((ctrl[0]?(ctrl[7]?(1'b1)<<<(u2):s6):(ctrl[3]?u7:u6))):(5'sb00010)|(s7));
  assign y7 = {(&((-({2{2'b01}}))>>>(((s4)<<(-(2'sb01)))^~(s4))))>>((+((&($unsigned(s6)))+({(2'sb11)!=(1'sb0),(u1)|(4'sb0110),5'sb01110})))<<(({(ctrl[5]?(ctrl[7]?5'sb00110:5'sb10110):s1),($unsigned(6'sb011110))&($unsigned(6'sb100011)),{3{|(u7)}},($signed(u2))&(3'sb011)})+(u2))),(ctrl[6]?5'sb11110:^((ctrl[6]?-(4'sb0111):$signed(^($signed(u6)))))),3'sb011,s0};
endmodule
