// Seed: 2892784658
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
  wire [-1  ==  1 : -1] id_4;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_4
  );
  wire id_5, id_6;
  parameter id_7 = 1;
endmodule
module module_1 (
    input  tri  id_0,
    input  wire id_1,
    output wire id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
