
# Messages from "go new"

Creating project directory '\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\ColourDetection'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v3': elapsed time 1.54 seconds, memory usage 199796kB, peak memory usage 271696kB (SOL-9)
$PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
$PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h"
$PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
$PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
$PROJECT_HOME/blur.cpp(134): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<300, false>, 10>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Loop '/mean_vga/core/RESET' iterated at most 10 times. (LOOP-2)
Loop '/mean_vga/core/SHIFT' iterated at most 10 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 10 times. (LOOP-2)
Loop '/mean_vga/core/ACC2' iterated at most 10 times. (LOOP-2)
Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 482, Real ops = 90, Vars = 129) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 482, Real ops = 90, Vars = 127) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 482, Real ops = 90, Vars = 127) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 482, Real ops = 90, Vars = 129) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 482, Real ops = 90, Vars = 129) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 482, Real ops = 90, Vars = 127) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 426, Real ops = 87, Vars = 104) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 394, Real ops = 87, Vars = 103) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 394, Real ops = 87, Vars = 103) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 394, Real ops = 87, Vars = 105) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 394, Real ops = 87, Vars = 105) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 370, Real ops = 87, Vars = 157) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 366, Real ops = 90, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 366, Real ops = 90, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 364, Real ops = 90, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 368, Real ops = 90, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 368, Real ops = 90, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 368, Real ops = 90, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 368, Real ops = 90, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 368, Real ops = 90, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 368, Real ops = 90, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 368, Real ops = 90, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 368, Real ops = 90, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 368, Real ops = 90, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 350, Real ops = 87, Vars = 19) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 318, Real ops = 83, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 318, Real ops = 83, Vars = 14) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 318, Real ops = 83, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 313, Real ops = 83, Vars = 17) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 313, Real ops = 83, Vars = 14) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 313, Real ops = 83, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 313, Real ops = 83, Vars = 14) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 313, Real ops = 83, Vars = 16) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v7': elapsed time 2.21 seconds, memory usage 202992kB, peak memory usage 271696kB (SOL-9)

# Messages from "go architect"

Starting transformation 'architect' on solution 'mean_vga.v7' (SOL-8)
Loop '/mean_vga/core/SHIFT' is being fully unrolled (10 times). (LOOP-7)
Loop '/mean_vga/core/ACC1' is being fully unrolled (10 times). (LOOP-7)
Loop '/mean_vga/core/ACC2' is being fully unrolled (10 times). (LOOP-7)
Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
Optimizing partition '/mean_vga/core': (Total ops = 1655, Real ops = 399, Vars = 14) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1168, Real ops = 289, Vars = 11) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1158, Real ops = 286, Vars = 10) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1158, Real ops = 286, Vars = 10) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1074, Real ops = 286, Vars = 247) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 927, Real ops = 286, Vars = 244) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 735, Real ops = 94, Vars = 52) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 735, Real ops = 94, Vars = 57) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 738, Real ops = 94, Vars = 55) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 738, Real ops = 94, Vars = 52) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 738, Real ops = 94, Vars = 57) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 738, Real ops = 94, Vars = 52) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 738, Real ops = 94, Vars = 57) (SOL-10)
I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 300). (MEM-2)
I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
Optimizing partition '/mean_vga': (Total ops = 740, Real ops = 94, Vars = 57) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 740, Real ops = 94, Vars = 52) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 733, Real ops = 94, Vars = 93) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 764, Real ops = 94, Vars = 104) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 52, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 52, Vars = 21) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 421, Real ops = 52, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 421, Real ops = 52, Vars = 21) (SOL-10)
Design 'mean_vga' contains '319' real operations. (SOL-11)
Optimizing partition '/mean_vga/core': (Total ops = 542, Real ops = 52, Vars = 89) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 429, Real ops = 52, Vars = 24) (SOL-10)
Completed transformation 'architect' on solution 'mean_vga.v7': elapsed time 7.33 seconds, memory usage 203576kB, peak memory usage 271696kB (SOL-9)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Starting transformation 'allocate' on solution 'mean_vga.v7' (SOL-8)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4154.07, 0.00, 4154.07 (CRAAS-11)
Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4142.53, 0.00, 4142.53 (CRAAS-10)
Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4141.85, 0.00, 4141.85 (CRAAS-10)
Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4141.85, 0.00, 4141.85 (CRAAS-12)
Completed transformation 'allocate' on solution 'mean_vga.v7': elapsed time 2.04 seconds, memory usage 203828kB, peak memory usage 271696kB (SOL-9)

# Messages from "go schedule"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
Netlist written to file 'cycle.v' (NET-4)
Starting transformation 'schedule' on solution 'mean_vga.v7' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 992, Real ops = 320, Vars = 288) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 982, Real ops = 319, Vars = 280) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 977, Real ops = 319, Vars = 275) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 749, Real ops = 317, Vars = 76) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 733, Real ops = 317, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 747, Real ops = 317, Vars = 79) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 738, Real ops = 317, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 733, Real ops = 317, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 747, Real ops = 317, Vars = 79) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 738, Real ops = 317, Vars = 72) (SOL-10)
Completed transformation 'schedule' on solution 'mean_vga.v7': elapsed time 2.15 seconds, memory usage 209464kB, peak memory usage 271696kB (SOL-9)

# Messages from "go dpfsm"

Performing FSM extraction... (FSM-1)
Starting transformation 'dpfsm' on solution 'mean_vga.v7' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1352, Real ops = 369, Vars = 557) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1343, Real ops = 369, Vars = 550) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1477, Real ops = 363, Vars = 78) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1468, Real ops = 363, Vars = 71) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
Completed transformation 'dpfsm' on solution 'mean_vga.v7': elapsed time 1.14 seconds, memory usage 209844kB, peak memory usage 271696kB (SOL-9)

# Messages from "go extract"

Netlist written to file 'schematic.nlv' (NET-4)
Starting transformation 'extract' on solution 'mean_vga.v7' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 770, Real ops = 367, Vars = 767) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 761, Real ops = 367, Vars = 760) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 744, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 735, Real ops = 354, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 770, Real ops = 367, Vars = 767) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 761, Real ops = 367, Vars = 760) (SOL-10)
Reassigned operation FRAME:acc#25:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,6,0,9) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,6,0,9) (ASG-1)
Reassigned operation FRAME:acc#39:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,6,0,9) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,6,0,9) (ASG-1)
Reassigned operation FRAME:acc#42:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
Reassigned operation FRAME:acc#43:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
Reassigned operation FRAME:acc#44:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
Netlist written to file 'rtl.v' (NET-4)
Optimizing partition '/mean_vga': (Total ops = 770, Real ops = 367, Vars = 767) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 761, Real ops = 367, Vars = 760) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 741, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 732, Real ops = 354, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 741, Real ops = 354, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 732, Real ops = 354, Vars = 63) (SOL-10)
Completed transformation 'extract' on solution 'mean_vga.v7': elapsed time 11.67 seconds, memory usage 210604kB, peak memory usage 271696kB (SOL-9)
