@article{rns_adder,
    author = {Hiasat, Ahmad},
    year = {2002},
    month = {02},
    pages = {84-89},
    title = {High-speed and reduced-area modular adder structures for RNS},
    volume = {51},
    journal = {Computers, IEEE Transactions on},
    doi = {10.1109/12.980018}
}

@article{rns_add_mul,
    author = {Maltar, L. and Felipe, C. B. and Fran{\c{c}}a, M. G. and Alves, V. C. and Amorim, C. L.},
    doi = {10.1109/FPGA.1998.707940},
    isbn = {0818689005},
    journal = {Proceedings - IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998},
    pages = {331-332},
    title = {Implementation of RNS addition and RNS multiplication into FPGAs},
    volume = {1998-April},
    year = {1998}
}

@article{rns_daacomparision,
    author = {Alzaq, Husam and {\"{U}}st{\"{u}}nda«ß, Burak Berk},
    doi = {10.3906/elk-1707-101},
    issn = {13036203},
    journal = {Turkish Journal of Electrical Engineering and Computer Sciences},
    keywords = {Discrete wavelet transform,Distributed arithmetic algorithm,Field programmable gate array,Residue number system},
    pages = {2194--2205},
    title = {{A comparative analysis of 1-level multiplier-free discrete wavelet transform implementations on FPGAs}},
    volume = {26},
    year = {2018}
}

