
micro_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c110  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d20  0801c2b0  0801c2b0  0001d2b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801dfd0  0801dfd0  00021e88  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801dfd0  0801dfd0  0001efd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dfd8  0801dfd8  00021e88  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0801dfd8  0801dfd8  0001efd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801dfe8  0801dfe8  0001efe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002e88  20000000  0801dfec  0001f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e630  20002e88  08020e74  00021e88  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200114b8  08020e74  000224b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021e88  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a408  00000000  00000000  00021eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a29  00000000  00000000  0003c2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b8  00000000  00000000  0003fcf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f41  00000000  00000000  000410a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000091a1  00000000  00000000  00041fe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001918e  00000000  00000000  0004b18a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4532  00000000  00000000  00064318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  0010884a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006644  00000000  00000000  001088b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0010eef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20002e88 	.word	0x20002e88
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801c298 	.word	0x0801c298

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20002e8c 	.word	0x20002e8c
 80001dc:	0801c298 	.word	0x0801c298

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_ldivmod>:
 8000c78:	b97b      	cbnz	r3, 8000c9a <__aeabi_ldivmod+0x22>
 8000c7a:	b972      	cbnz	r2, 8000c9a <__aeabi_ldivmod+0x22>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bfbe      	ittt	lt
 8000c80:	2000      	movlt	r0, #0
 8000c82:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c86:	e006      	blt.n	8000c96 <__aeabi_ldivmod+0x1e>
 8000c88:	bf08      	it	eq
 8000c8a:	2800      	cmpeq	r0, #0
 8000c8c:	bf1c      	itt	ne
 8000c8e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c92:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c96:	f000 b9d3 	b.w	8001040 <__aeabi_idiv0>
 8000c9a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c9e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	db09      	blt.n	8000cba <__aeabi_ldivmod+0x42>
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	db1a      	blt.n	8000ce0 <__aeabi_ldivmod+0x68>
 8000caa:	f000 f84d 	bl	8000d48 <__udivmoddi4>
 8000cae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb6:	b004      	add	sp, #16
 8000cb8:	4770      	bx	lr
 8000cba:	4240      	negs	r0, r0
 8000cbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	db1b      	blt.n	8000cfc <__aeabi_ldivmod+0x84>
 8000cc4:	f000 f840 	bl	8000d48 <__udivmoddi4>
 8000cc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ccc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd0:	b004      	add	sp, #16
 8000cd2:	4240      	negs	r0, r0
 8000cd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd8:	4252      	negs	r2, r2
 8000cda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cde:	4770      	bx	lr
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	f000 f82f 	bl	8000d48 <__udivmoddi4>
 8000cea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf2:	b004      	add	sp, #16
 8000cf4:	4240      	negs	r0, r0
 8000cf6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cfa:	4770      	bx	lr
 8000cfc:	4252      	negs	r2, r2
 8000cfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d02:	f000 f821 	bl	8000d48 <__udivmoddi4>
 8000d06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d0e:	b004      	add	sp, #16
 8000d10:	4252      	negs	r2, r2
 8000d12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_uldivmod>:
 8000d18:	b953      	cbnz	r3, 8000d30 <__aeabi_uldivmod+0x18>
 8000d1a:	b94a      	cbnz	r2, 8000d30 <__aeabi_uldivmod+0x18>
 8000d1c:	2900      	cmp	r1, #0
 8000d1e:	bf08      	it	eq
 8000d20:	2800      	cmpeq	r0, #0
 8000d22:	bf1c      	itt	ne
 8000d24:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d28:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d2c:	f000 b988 	b.w	8001040 <__aeabi_idiv0>
 8000d30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d38:	f000 f806 	bl	8000d48 <__udivmoddi4>
 8000d3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d44:	b004      	add	sp, #16
 8000d46:	4770      	bx	lr

08000d48 <__udivmoddi4>:
 8000d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d4c:	9d08      	ldr	r5, [sp, #32]
 8000d4e:	468e      	mov	lr, r1
 8000d50:	4604      	mov	r4, r0
 8000d52:	4688      	mov	r8, r1
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d14a      	bne.n	8000dee <__udivmoddi4+0xa6>
 8000d58:	428a      	cmp	r2, r1
 8000d5a:	4617      	mov	r7, r2
 8000d5c:	d962      	bls.n	8000e24 <__udivmoddi4+0xdc>
 8000d5e:	fab2 f682 	clz	r6, r2
 8000d62:	b14e      	cbz	r6, 8000d78 <__udivmoddi4+0x30>
 8000d64:	f1c6 0320 	rsb	r3, r6, #32
 8000d68:	fa01 f806 	lsl.w	r8, r1, r6
 8000d6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d70:	40b7      	lsls	r7, r6
 8000d72:	ea43 0808 	orr.w	r8, r3, r8
 8000d76:	40b4      	lsls	r4, r6
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	fa1f fc87 	uxth.w	ip, r7
 8000d80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d84:	0c23      	lsrs	r3, r4, #16
 8000d86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0x62>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d9c:	f080 80ea 	bcs.w	8000f74 <__udivmoddi4+0x22c>
 8000da0:	429a      	cmp	r2, r3
 8000da2:	f240 80e7 	bls.w	8000f74 <__udivmoddi4+0x22c>
 8000da6:	3902      	subs	r1, #2
 8000da8:	443b      	add	r3, r7
 8000daa:	1a9a      	subs	r2, r3, r2
 8000dac:	b2a3      	uxth	r3, r4
 8000dae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000db2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dbe:	459c      	cmp	ip, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x8e>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dc8:	f080 80d6 	bcs.w	8000f78 <__udivmoddi4+0x230>
 8000dcc:	459c      	cmp	ip, r3
 8000dce:	f240 80d3 	bls.w	8000f78 <__udivmoddi4+0x230>
 8000dd2:	443b      	add	r3, r7
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dda:	eba3 030c 	sub.w	r3, r3, ip
 8000dde:	2100      	movs	r1, #0
 8000de0:	b11d      	cbz	r5, 8000dea <__udivmoddi4+0xa2>
 8000de2:	40f3      	lsrs	r3, r6
 8000de4:	2200      	movs	r2, #0
 8000de6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d905      	bls.n	8000dfe <__udivmoddi4+0xb6>
 8000df2:	b10d      	cbz	r5, 8000df8 <__udivmoddi4+0xb0>
 8000df4:	e9c5 0100 	strd	r0, r1, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e7f5      	b.n	8000dea <__udivmoddi4+0xa2>
 8000dfe:	fab3 f183 	clz	r1, r3
 8000e02:	2900      	cmp	r1, #0
 8000e04:	d146      	bne.n	8000e94 <__udivmoddi4+0x14c>
 8000e06:	4573      	cmp	r3, lr
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0xc8>
 8000e0a:	4282      	cmp	r2, r0
 8000e0c:	f200 8105 	bhi.w	800101a <__udivmoddi4+0x2d2>
 8000e10:	1a84      	subs	r4, r0, r2
 8000e12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e16:	2001      	movs	r0, #1
 8000e18:	4690      	mov	r8, r2
 8000e1a:	2d00      	cmp	r5, #0
 8000e1c:	d0e5      	beq.n	8000dea <__udivmoddi4+0xa2>
 8000e1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e22:	e7e2      	b.n	8000dea <__udivmoddi4+0xa2>
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f000 8090 	beq.w	8000f4a <__udivmoddi4+0x202>
 8000e2a:	fab2 f682 	clz	r6, r2
 8000e2e:	2e00      	cmp	r6, #0
 8000e30:	f040 80a4 	bne.w	8000f7c <__udivmoddi4+0x234>
 8000e34:	1a8a      	subs	r2, r1, r2
 8000e36:	0c03      	lsrs	r3, r0, #16
 8000e38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3c:	b280      	uxth	r0, r0
 8000e3e:	b2bc      	uxth	r4, r7
 8000e40:	2101      	movs	r1, #1
 8000e42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e52:	429a      	cmp	r2, r3
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x11e>
 8000e56:	18fb      	adds	r3, r7, r3
 8000e58:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e5c:	d202      	bcs.n	8000e64 <__udivmoddi4+0x11c>
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	f200 80e0 	bhi.w	8001024 <__udivmoddi4+0x2dc>
 8000e64:	46c4      	mov	ip, r8
 8000e66:	1a9b      	subs	r3, r3, r2
 8000e68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e74:	fb02 f404 	mul.w	r4, r2, r4
 8000e78:	429c      	cmp	r4, r3
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x144>
 8000e7c:	18fb      	adds	r3, r7, r3
 8000e7e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x142>
 8000e84:	429c      	cmp	r4, r3
 8000e86:	f200 80ca 	bhi.w	800101e <__udivmoddi4+0x2d6>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	1b1b      	subs	r3, r3, r4
 8000e8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e92:	e7a5      	b.n	8000de0 <__udivmoddi4+0x98>
 8000e94:	f1c1 0620 	rsb	r6, r1, #32
 8000e98:	408b      	lsls	r3, r1
 8000e9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9e:	431f      	orrs	r7, r3
 8000ea0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eb0:	4323      	orrs	r3, r4
 8000eb2:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb6:	fa1f fc87 	uxth.w	ip, r7
 8000eba:	fbbe f0f9 	udiv	r0, lr, r9
 8000ebe:	0c1c      	lsrs	r4, r3, #16
 8000ec0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ecc:	45a6      	cmp	lr, r4
 8000ece:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed2:	d909      	bls.n	8000ee8 <__udivmoddi4+0x1a0>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000eda:	f080 809c 	bcs.w	8001016 <__udivmoddi4+0x2ce>
 8000ede:	45a6      	cmp	lr, r4
 8000ee0:	f240 8099 	bls.w	8001016 <__udivmoddi4+0x2ce>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	eba4 040e 	sub.w	r4, r4, lr
 8000eec:	fa1f fe83 	uxth.w	lr, r3
 8000ef0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000efc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f00:	45a4      	cmp	ip, r4
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1ce>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f0a:	f080 8082 	bcs.w	8001012 <__udivmoddi4+0x2ca>
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d97f      	bls.n	8001012 <__udivmoddi4+0x2ca>
 8000f12:	3b02      	subs	r3, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f1a:	eba4 040c 	sub.w	r4, r4, ip
 8000f1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f22:	4564      	cmp	r4, ip
 8000f24:	4673      	mov	r3, lr
 8000f26:	46e1      	mov	r9, ip
 8000f28:	d362      	bcc.n	8000ff0 <__udivmoddi4+0x2a8>
 8000f2a:	d05f      	beq.n	8000fec <__udivmoddi4+0x2a4>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x1fe>
 8000f2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f32:	eb64 0409 	sbc.w	r4, r4, r9
 8000f36:	fa04 f606 	lsl.w	r6, r4, r6
 8000f3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3e:	431e      	orrs	r6, r3
 8000f40:	40cc      	lsrs	r4, r1
 8000f42:	e9c5 6400 	strd	r6, r4, [r5]
 8000f46:	2100      	movs	r1, #0
 8000f48:	e74f      	b.n	8000dea <__udivmoddi4+0xa2>
 8000f4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4e:	0c01      	lsrs	r1, r0, #16
 8000f50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f54:	b280      	uxth	r0, r0
 8000f56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f5a:	463b      	mov	r3, r7
 8000f5c:	4638      	mov	r0, r7
 8000f5e:	463c      	mov	r4, r7
 8000f60:	46b8      	mov	r8, r7
 8000f62:	46be      	mov	lr, r7
 8000f64:	2620      	movs	r6, #32
 8000f66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f6a:	eba2 0208 	sub.w	r2, r2, r8
 8000f6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f72:	e766      	b.n	8000e42 <__udivmoddi4+0xfa>
 8000f74:	4601      	mov	r1, r0
 8000f76:	e718      	b.n	8000daa <__udivmoddi4+0x62>
 8000f78:	4610      	mov	r0, r2
 8000f7a:	e72c      	b.n	8000dd6 <__udivmoddi4+0x8e>
 8000f7c:	f1c6 0220 	rsb	r2, r6, #32
 8000f80:	fa2e f302 	lsr.w	r3, lr, r2
 8000f84:	40b7      	lsls	r7, r6
 8000f86:	40b1      	lsls	r1, r6
 8000f88:	fa20 f202 	lsr.w	r2, r0, r2
 8000f8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f90:	430a      	orrs	r2, r1
 8000f92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f96:	b2bc      	uxth	r4, r7
 8000f98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f9c:	0c11      	lsrs	r1, r2, #16
 8000f9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa2:	fb08 f904 	mul.w	r9, r8, r4
 8000fa6:	40b0      	lsls	r0, r6
 8000fa8:	4589      	cmp	r9, r1
 8000faa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fae:	b280      	uxth	r0, r0
 8000fb0:	d93e      	bls.n	8001030 <__udivmoddi4+0x2e8>
 8000fb2:	1879      	adds	r1, r7, r1
 8000fb4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fb8:	d201      	bcs.n	8000fbe <__udivmoddi4+0x276>
 8000fba:	4589      	cmp	r9, r1
 8000fbc:	d81f      	bhi.n	8000ffe <__udivmoddi4+0x2b6>
 8000fbe:	eba1 0109 	sub.w	r1, r1, r9
 8000fc2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc6:	fb09 f804 	mul.w	r8, r9, r4
 8000fca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd4:	4542      	cmp	r2, r8
 8000fd6:	d229      	bcs.n	800102c <__udivmoddi4+0x2e4>
 8000fd8:	18ba      	adds	r2, r7, r2
 8000fda:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fde:	d2c4      	bcs.n	8000f6a <__udivmoddi4+0x222>
 8000fe0:	4542      	cmp	r2, r8
 8000fe2:	d2c2      	bcs.n	8000f6a <__udivmoddi4+0x222>
 8000fe4:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe8:	443a      	add	r2, r7
 8000fea:	e7be      	b.n	8000f6a <__udivmoddi4+0x222>
 8000fec:	45f0      	cmp	r8, lr
 8000fee:	d29d      	bcs.n	8000f2c <__udivmoddi4+0x1e4>
 8000ff0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff8:	3801      	subs	r0, #1
 8000ffa:	46e1      	mov	r9, ip
 8000ffc:	e796      	b.n	8000f2c <__udivmoddi4+0x1e4>
 8000ffe:	eba7 0909 	sub.w	r9, r7, r9
 8001002:	4449      	add	r1, r9
 8001004:	f1a8 0c02 	sub.w	ip, r8, #2
 8001008:	fbb1 f9fe 	udiv	r9, r1, lr
 800100c:	fb09 f804 	mul.w	r8, r9, r4
 8001010:	e7db      	b.n	8000fca <__udivmoddi4+0x282>
 8001012:	4673      	mov	r3, lr
 8001014:	e77f      	b.n	8000f16 <__udivmoddi4+0x1ce>
 8001016:	4650      	mov	r0, sl
 8001018:	e766      	b.n	8000ee8 <__udivmoddi4+0x1a0>
 800101a:	4608      	mov	r0, r1
 800101c:	e6fd      	b.n	8000e1a <__udivmoddi4+0xd2>
 800101e:	443b      	add	r3, r7
 8001020:	3a02      	subs	r2, #2
 8001022:	e733      	b.n	8000e8c <__udivmoddi4+0x144>
 8001024:	f1ac 0c02 	sub.w	ip, ip, #2
 8001028:	443b      	add	r3, r7
 800102a:	e71c      	b.n	8000e66 <__udivmoddi4+0x11e>
 800102c:	4649      	mov	r1, r9
 800102e:	e79c      	b.n	8000f6a <__udivmoddi4+0x222>
 8001030:	eba1 0109 	sub.w	r1, r1, r9
 8001034:	46c4      	mov	ip, r8
 8001036:	fbb1 f9fe 	udiv	r9, r1, lr
 800103a:	fb09 f804 	mul.w	r8, r9, r4
 800103e:	e7c4      	b.n	8000fca <__udivmoddi4+0x282>

08001040 <__aeabi_idiv0>:
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08a      	sub	sp, #40	@ 0x28
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001050:	f006 ffb2 	bl	8007fb8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001054:	4b5a      	ldr	r3, [pc, #360]	@ (80011c0 <pvPortMallocMicroROS+0x17c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d101      	bne.n	8001060 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800105c:	f000 f986 	bl	800136c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001060:	4b58      	ldr	r3, [pc, #352]	@ (80011c4 <pvPortMallocMicroROS+0x180>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4013      	ands	r3, r2
 8001068:	2b00      	cmp	r3, #0
 800106a:	f040 8090 	bne.w	800118e <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d01e      	beq.n	80010b2 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8001074:	2208      	movs	r2, #8
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4413      	add	r3, r2
 800107a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	2b00      	cmp	r3, #0
 8001084:	d015      	beq.n	80010b2 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	f023 0307 	bic.w	r3, r3, #7
 800108c:	3308      	adds	r3, #8
 800108e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	2b00      	cmp	r3, #0
 8001098:	d00b      	beq.n	80010b2 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800109a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800109e:	f383 8811 	msr	BASEPRI, r3
 80010a2:	f3bf 8f6f 	isb	sy
 80010a6:	f3bf 8f4f 	dsb	sy
 80010aa:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80010ac:	bf00      	nop
 80010ae:	bf00      	nop
 80010b0:	e7fd      	b.n	80010ae <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d06a      	beq.n	800118e <pvPortMallocMicroROS+0x14a>
 80010b8:	4b43      	ldr	r3, [pc, #268]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d865      	bhi.n	800118e <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80010c2:	4b42      	ldr	r3, [pc, #264]	@ (80011cc <pvPortMallocMicroROS+0x188>)
 80010c4:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80010c6:	4b41      	ldr	r3, [pc, #260]	@ (80011cc <pvPortMallocMicroROS+0x188>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80010cc:	e004      	b.n	80010d8 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 80010ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d0:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80010d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80010d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	429a      	cmp	r2, r3
 80010e0:	d903      	bls.n	80010ea <pvPortMallocMicroROS+0xa6>
 80010e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d1f1      	bne.n	80010ce <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80010ea:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <pvPortMallocMicroROS+0x17c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d04c      	beq.n	800118e <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80010f4:	6a3b      	ldr	r3, [r7, #32]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2208      	movs	r2, #8
 80010fa:	4413      	add	r3, r2
 80010fc:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80010fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	6a3b      	ldr	r3, [r7, #32]
 8001104:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001108:	685a      	ldr	r2, [r3, #4]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	1ad2      	subs	r2, r2, r3
 800110e:	2308      	movs	r3, #8
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	429a      	cmp	r2, r3
 8001114:	d920      	bls.n	8001158 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001116:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4413      	add	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	f003 0307 	and.w	r3, r3, #7
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00b      	beq.n	8001140 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8001128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800112c:	f383 8811 	msr	BASEPRI, r3
 8001130:	f3bf 8f6f 	isb	sy
 8001134:	f3bf 8f4f 	dsb	sy
 8001138:	613b      	str	r3, [r7, #16]
}
 800113a:	bf00      	nop
 800113c:	bf00      	nop
 800113e:	e7fd      	b.n	800113c <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001142:	685a      	ldr	r2, [r3, #4]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	1ad2      	subs	r2, r2, r3
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800114c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001152:	69b8      	ldr	r0, [r7, #24]
 8001154:	f000 f96c 	bl	8001430 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001158:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	4a19      	ldr	r2, [pc, #100]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 8001164:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001166:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	4b19      	ldr	r3, [pc, #100]	@ (80011d0 <pvPortMallocMicroROS+0x18c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	429a      	cmp	r2, r3
 8001170:	d203      	bcs.n	800117a <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001172:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a16      	ldr	r2, [pc, #88]	@ (80011d0 <pvPortMallocMicroROS+0x18c>)
 8001178:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <pvPortMallocMicroROS+0x180>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	431a      	orrs	r2, r3
 8001184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001186:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800118e:	f006 ff21 	bl	8007fd4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	f003 0307 	and.w	r3, r3, #7
 8001198:	2b00      	cmp	r3, #0
 800119a:	d00b      	beq.n	80011b4 <pvPortMallocMicroROS+0x170>
	__asm volatile
 800119c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011a0:	f383 8811 	msr	BASEPRI, r3
 80011a4:	f3bf 8f6f 	isb	sy
 80011a8:	f3bf 8f4f 	dsb	sy
 80011ac:	60fb      	str	r3, [r7, #12]
}
 80011ae:	bf00      	nop
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80011b4:	69fb      	ldr	r3, [r7, #28]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3728      	adds	r7, #40	@ 0x28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20006aac 	.word	0x20006aac
 80011c4:	20006ab8 	.word	0x20006ab8
 80011c8:	20006ab0 	.word	0x20006ab0
 80011cc:	20006aa4 	.word	0x20006aa4
 80011d0:	20006ab4 	.word	0x20006ab4

080011d4 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d04a      	beq.n	800127c <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80011e6:	2308      	movs	r3, #8
 80011e8:	425b      	negs	r3, r3
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	4413      	add	r3, r2
 80011ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	685a      	ldr	r2, [r3, #4]
 80011f8:	4b22      	ldr	r3, [pc, #136]	@ (8001284 <vPortFreeMicroROS+0xb0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4013      	ands	r3, r2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d10b      	bne.n	800121a <vPortFreeMicroROS+0x46>
	__asm volatile
 8001202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001206:	f383 8811 	msr	BASEPRI, r3
 800120a:	f3bf 8f6f 	isb	sy
 800120e:	f3bf 8f4f 	dsb	sy
 8001212:	60fb      	str	r3, [r7, #12]
}
 8001214:	bf00      	nop
 8001216:	bf00      	nop
 8001218:	e7fd      	b.n	8001216 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d00b      	beq.n	800123a <vPortFreeMicroROS+0x66>
	__asm volatile
 8001222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001226:	f383 8811 	msr	BASEPRI, r3
 800122a:	f3bf 8f6f 	isb	sy
 800122e:	f3bf 8f4f 	dsb	sy
 8001232:	60bb      	str	r3, [r7, #8]
}
 8001234:	bf00      	nop
 8001236:	bf00      	nop
 8001238:	e7fd      	b.n	8001236 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	685a      	ldr	r2, [r3, #4]
 800123e:	4b11      	ldr	r3, [pc, #68]	@ (8001284 <vPortFreeMicroROS+0xb0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4013      	ands	r3, r2
 8001244:	2b00      	cmp	r3, #0
 8001246:	d019      	beq.n	800127c <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d115      	bne.n	800127c <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <vPortFreeMicroROS+0xb0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	43db      	mvns	r3, r3
 800125a:	401a      	ands	r2, r3
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001260:	f006 feaa 	bl	8007fb8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	685a      	ldr	r2, [r3, #4]
 8001268:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <vPortFreeMicroROS+0xb4>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4413      	add	r3, r2
 800126e:	4a06      	ldr	r2, [pc, #24]	@ (8001288 <vPortFreeMicroROS+0xb4>)
 8001270:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001272:	6938      	ldr	r0, [r7, #16]
 8001274:	f000 f8dc 	bl	8001430 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8001278:	f006 feac 	bl	8007fd4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800127c:	bf00      	nop
 800127e:	3718      	adds	r7, #24
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	20006ab8 	.word	0x20006ab8
 8001288:	20006ab0 	.word	0x20006ab0

0800128c <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 800128c:	b480      	push	{r7}
 800128e:	b087      	sub	sp, #28
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8001298:	2308      	movs	r3, #8
 800129a:	425b      	negs	r3, r3
 800129c:	697a      	ldr	r2, [r7, #20]
 800129e:	4413      	add	r3, r2
 80012a0:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	685a      	ldr	r2, [r3, #4]
 80012aa:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <getBlockSize+0x38>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	43db      	mvns	r3, r3
 80012b0:	4013      	ands	r3, r2
 80012b2:	60fb      	str	r3, [r7, #12]

	return count;
 80012b4:	68fb      	ldr	r3, [r7, #12]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	371c      	adds	r7, #28
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	20006ab8 	.word	0x20006ab8

080012c8 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80012d2:	f006 fe71 	bl	8007fb8 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 80012d6:	6838      	ldr	r0, [r7, #0]
 80012d8:	f7ff feb4 	bl	8001044 <pvPortMallocMicroROS>
 80012dc:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d017      	beq.n	8001314 <pvPortReallocMicroROS+0x4c>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d014      	beq.n	8001314 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff ffce 	bl	800128c <getBlockSize>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2208      	movs	r2, #8
 80012f4:	1a9b      	subs	r3, r3, r2
 80012f6:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d201      	bcs.n	8001304 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	68b8      	ldr	r0, [r7, #8]
 800130a:	f018 fda6 	bl	8019e5a <memcpy>

		vPortFreeMicroROS(pv);
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f7ff ff60 	bl	80011d4 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001314:	f006 fe5e 	bl	8007fd4 <xTaskResumeAll>

	return newmem;
 8001318:	68bb      	ldr	r3, [r7, #8]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b086      	sub	sp, #24
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
 800132a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800132c:	f006 fe44 	bl	8007fb8 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	fb02 f303 	mul.w	r3, r2, r3
 8001338:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800133a:	6978      	ldr	r0, [r7, #20]
 800133c:	f7ff fe82 	bl	8001044 <pvPortMallocMicroROS>
 8001340:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001346:	e004      	b.n	8001352 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	1c5a      	adds	r2, r3, #1
 800134c:	613a      	str	r2, [r7, #16]
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	1e5a      	subs	r2, r3, #1
 8001356:	617a      	str	r2, [r7, #20]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1f5      	bne.n	8001348 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 800135c:	f006 fe3a 	bl	8007fd4 <xTaskResumeAll>
  	return mem;
 8001360:	68fb      	ldr	r3, [r7, #12]
}
 8001362:	4618      	mov	r0, r3
 8001364:	3718      	adds	r7, #24
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001372:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8001376:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001378:	4b27      	ldr	r3, [pc, #156]	@ (8001418 <prvHeapInit+0xac>)
 800137a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00c      	beq.n	80013a0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	3307      	adds	r3, #7
 800138a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f023 0307 	bic.w	r3, r3, #7
 8001392:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001394:	68ba      	ldr	r2, [r7, #8]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	4a1f      	ldr	r2, [pc, #124]	@ (8001418 <prvHeapInit+0xac>)
 800139c:	4413      	add	r3, r2
 800139e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80013a4:	4a1d      	ldr	r2, [pc, #116]	@ (800141c <prvHeapInit+0xb0>)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80013aa:	4b1c      	ldr	r3, [pc, #112]	@ (800141c <prvHeapInit+0xb0>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	68ba      	ldr	r2, [r7, #8]
 80013b4:	4413      	add	r3, r2
 80013b6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80013b8:	2208      	movs	r2, #8
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	1a9b      	subs	r3, r3, r2
 80013be:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f023 0307 	bic.w	r3, r3, #7
 80013c6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4a15      	ldr	r2, [pc, #84]	@ (8001420 <prvHeapInit+0xb4>)
 80013cc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80013ce:	4b14      	ldr	r3, [pc, #80]	@ (8001420 <prvHeapInit+0xb4>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2200      	movs	r2, #0
 80013d4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80013d6:	4b12      	ldr	r3, [pc, #72]	@ (8001420 <prvHeapInit+0xb4>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	1ad2      	subs	r2, r2, r3
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80013ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <prvHeapInit+0xb4>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001424 <prvHeapInit+0xb8>)
 80013fa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	4a09      	ldr	r2, [pc, #36]	@ (8001428 <prvHeapInit+0xbc>)
 8001402:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001404:	4b09      	ldr	r3, [pc, #36]	@ (800142c <prvHeapInit+0xc0>)
 8001406:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800140a:	601a      	str	r2, [r3, #0]
}
 800140c:	bf00      	nop
 800140e:	3714      	adds	r7, #20
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr
 8001418:	20002ea4 	.word	0x20002ea4
 800141c:	20006aa4 	.word	0x20006aa4
 8001420:	20006aac 	.word	0x20006aac
 8001424:	20006ab4 	.word	0x20006ab4
 8001428:	20006ab0 	.word	0x20006ab0
 800142c:	20006ab8 	.word	0x20006ab8

08001430 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001438:	4b28      	ldr	r3, [pc, #160]	@ (80014dc <prvInsertBlockIntoFreeList+0xac>)
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	e002      	b.n	8001444 <prvInsertBlockIntoFreeList+0x14>
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	429a      	cmp	r2, r3
 800144c:	d8f7      	bhi.n	800143e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	4413      	add	r3, r2
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	429a      	cmp	r2, r3
 800145e:	d108      	bne.n	8001472 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	685a      	ldr	r2, [r3, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	441a      	add	r2, r3
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	441a      	add	r2, r3
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	429a      	cmp	r2, r3
 8001484:	d118      	bne.n	80014b8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <prvInsertBlockIntoFreeList+0xb0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	429a      	cmp	r2, r3
 8001490:	d00d      	beq.n	80014ae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	441a      	add	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	e008      	b.n	80014c0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80014ae:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <prvInsertBlockIntoFreeList+0xb0>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	e003      	b.n	80014c0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80014c0:	68fa      	ldr	r2, [r7, #12]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d002      	beq.n	80014ce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80014ce:	bf00      	nop
 80014d0:	3714      	adds	r7, #20
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	20006aa4 	.word	0x20006aa4
 80014e0:	20006aac 	.word	0x20006aac

080014e4 <cmd_vel_callback>:
double vl, vr;
int16_t ax = 0 , ay = 0 , az = 0 , gx =0 , gy = 0 , gz = 0;
float AX,AY,AZ,GX,GY,GZ;
double pitch = 0,roll = 0, yaw = 0;
void cmd_vel_callback(const void * msgin)
{
 80014e4:	b5b0      	push	{r4, r5, r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  // Cast received message to used type
  const geometry_msgs__msg__Twist * msg = (const geometry_msgs__msg__Twist *)msgin;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	60fb      	str	r3, [r7, #12]

   v = msg->linear.x;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f6:	4931      	ldr	r1, [pc, #196]	@ (80015bc <cmd_vel_callback+0xd8>)
 80014f8:	e9c1 2300 	strd	r2, r3, [r1]
   omega = msg->angular.z;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001502:	492f      	ldr	r1, [pc, #188]	@ (80015c0 <cmd_vel_callback+0xdc>)
 8001504:	e9c1 2300 	strd	r2, r3, [r1]

   vl = (2 * v - omega * L) / 2; // rad/s
 8001508:	4b2c      	ldr	r3, [pc, #176]	@ (80015bc <cmd_vel_callback+0xd8>)
 800150a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	f7fe fed3 	bl	80002bc <__adddf3>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4614      	mov	r4, r2
 800151c:	461d      	mov	r5, r3
 800151e:	4b28      	ldr	r3, [pc, #160]	@ (80015c0 <cmd_vel_callback+0xdc>)
 8001520:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001524:	4b27      	ldr	r3, [pc, #156]	@ (80015c4 <cmd_vel_callback+0xe0>)
 8001526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152a:	f7ff f87d 	bl	8000628 <__aeabi_dmul>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	4620      	mov	r0, r4
 8001534:	4629      	mov	r1, r5
 8001536:	f7fe febf 	bl	80002b8 <__aeabi_dsub>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	f04f 0200 	mov.w	r2, #0
 8001546:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800154a:	f7ff f997 	bl	800087c <__aeabi_ddiv>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	491d      	ldr	r1, [pc, #116]	@ (80015c8 <cmd_vel_callback+0xe4>)
 8001554:	e9c1 2300 	strd	r2, r3, [r1]
   vr = (2 * v + omega * L) / 2; // rad/s
 8001558:	4b18      	ldr	r3, [pc, #96]	@ (80015bc <cmd_vel_callback+0xd8>)
 800155a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	f7fe feab 	bl	80002bc <__adddf3>
 8001566:	4602      	mov	r2, r0
 8001568:	460b      	mov	r3, r1
 800156a:	4614      	mov	r4, r2
 800156c:	461d      	mov	r5, r3
 800156e:	4b14      	ldr	r3, [pc, #80]	@ (80015c0 <cmd_vel_callback+0xdc>)
 8001570:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001574:	4b13      	ldr	r3, [pc, #76]	@ (80015c4 <cmd_vel_callback+0xe0>)
 8001576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157a:	f7ff f855 	bl	8000628 <__aeabi_dmul>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4620      	mov	r0, r4
 8001584:	4629      	mov	r1, r5
 8001586:	f7fe fe99 	bl	80002bc <__adddf3>
 800158a:	4602      	mov	r2, r0
 800158c:	460b      	mov	r3, r1
 800158e:	4610      	mov	r0, r2
 8001590:	4619      	mov	r1, r3
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800159a:	f7ff f96f 	bl	800087c <__aeabi_ddiv>
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	490a      	ldr	r1, [pc, #40]	@ (80015cc <cmd_vel_callback+0xe8>)
 80015a4:	e9c1 2300 	strd	r2, r3, [r1]
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80015a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015ac:	4808      	ldr	r0, [pc, #32]	@ (80015d0 <cmd_vel_callback+0xec>)
 80015ae:	f002 fc6c 	bl	8003e8a <HAL_GPIO_TogglePin>
}
 80015b2:	bf00      	nop
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bdb0      	pop	{r4, r5, r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20006c58 	.word	0x20006c58
 80015c0:	20006c60 	.word	0x20006c60
 80015c4:	20000000 	.word	0x20000000
 80015c8:	20006c68 	.word	0x20006c68
 80015cc:	20006c70 	.word	0x20006c70
 80015d0:	40020800 	.word	0x40020800

080015d4 <MPU6050Init>:
void MPU6050Init(void){
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af04      	add	r7, sp, #16
  uint8_t check;
  uint8_t mdata;
  HAL_I2C_Mem_Read(&hi2c2,ADD, 0x75 ,1, &check,1,1000);
 80015da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015de:	9302      	str	r3, [sp, #8]
 80015e0:	2301      	movs	r3, #1
 80015e2:	9301      	str	r3, [sp, #4]
 80015e4:	1dfb      	adds	r3, r7, #7
 80015e6:	9300      	str	r3, [sp, #0]
 80015e8:	2301      	movs	r3, #1
 80015ea:	2275      	movs	r2, #117	@ 0x75
 80015ec:	21d0      	movs	r1, #208	@ 0xd0
 80015ee:	4823      	ldr	r0, [pc, #140]	@ (800167c <MPU6050Init+0xa8>)
 80015f0:	f002 fea4 	bl	800433c <HAL_I2C_Mem_Read>
  if(check == 0x68){
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	2b68      	cmp	r3, #104	@ 0x68
 80015f8:	d13b      	bne.n	8001672 <MPU6050Init+0x9e>
    mdata = 0x00;
 80015fa:	2300      	movs	r3, #0
 80015fc:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x6B,1,&mdata,1,1000);
 80015fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001602:	9302      	str	r3, [sp, #8]
 8001604:	2301      	movs	r3, #1
 8001606:	9301      	str	r3, [sp, #4]
 8001608:	1dbb      	adds	r3, r7, #6
 800160a:	9300      	str	r3, [sp, #0]
 800160c:	2301      	movs	r3, #1
 800160e:	226b      	movs	r2, #107	@ 0x6b
 8001610:	21d0      	movs	r1, #208	@ 0xd0
 8001612:	481a      	ldr	r0, [pc, #104]	@ (800167c <MPU6050Init+0xa8>)
 8001614:	f002 fd98 	bl	8004148 <HAL_I2C_Mem_Write>
    mdata = 0x07;
 8001618:	2307      	movs	r3, #7
 800161a:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x19,1,&mdata,1,1000);
 800161c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001620:	9302      	str	r3, [sp, #8]
 8001622:	2301      	movs	r3, #1
 8001624:	9301      	str	r3, [sp, #4]
 8001626:	1dbb      	adds	r3, r7, #6
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	2301      	movs	r3, #1
 800162c:	2219      	movs	r2, #25
 800162e:	21d0      	movs	r1, #208	@ 0xd0
 8001630:	4812      	ldr	r0, [pc, #72]	@ (800167c <MPU6050Init+0xa8>)
 8001632:	f002 fd89 	bl	8004148 <HAL_I2C_Mem_Write>
    mdata = 0x00;
 8001636:	2300      	movs	r3, #0
 8001638:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x1B,1,&mdata,1,1000);
 800163a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800163e:	9302      	str	r3, [sp, #8]
 8001640:	2301      	movs	r3, #1
 8001642:	9301      	str	r3, [sp, #4]
 8001644:	1dbb      	adds	r3, r7, #6
 8001646:	9300      	str	r3, [sp, #0]
 8001648:	2301      	movs	r3, #1
 800164a:	221b      	movs	r2, #27
 800164c:	21d0      	movs	r1, #208	@ 0xd0
 800164e:	480b      	ldr	r0, [pc, #44]	@ (800167c <MPU6050Init+0xa8>)
 8001650:	f002 fd7a 	bl	8004148 <HAL_I2C_Mem_Write>
    mdata = 0x00;
 8001654:	2300      	movs	r3, #0
 8001656:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x1C,1,&mdata,1,1000);
 8001658:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800165c:	9302      	str	r3, [sp, #8]
 800165e:	2301      	movs	r3, #1
 8001660:	9301      	str	r3, [sp, #4]
 8001662:	1dbb      	adds	r3, r7, #6
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	2301      	movs	r3, #1
 8001668:	221c      	movs	r2, #28
 800166a:	21d0      	movs	r1, #208	@ 0xd0
 800166c:	4803      	ldr	r0, [pc, #12]	@ (800167c <MPU6050Init+0xa8>)
 800166e:	f002 fd6b 	bl	8004148 <HAL_I2C_Mem_Write>
  }
}
 8001672:	bf00      	nop
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20006abc 	.word	0x20006abc

08001680 <MPU6050ReadG>:
void MPU6050ReadG(void){
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af04      	add	r7, sp, #16
  uint8_t dataG[6];

  HAL_I2C_Mem_Read(&hi2c2 ,ADD,0x43 ,1 , dataG,6,1000);
 8001686:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800168a:	9302      	str	r3, [sp, #8]
 800168c:	2306      	movs	r3, #6
 800168e:	9301      	str	r3, [sp, #4]
 8001690:	463b      	mov	r3, r7
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	2301      	movs	r3, #1
 8001696:	2243      	movs	r2, #67	@ 0x43
 8001698:	21d0      	movs	r1, #208	@ 0xd0
 800169a:	4827      	ldr	r0, [pc, #156]	@ (8001738 <MPU6050ReadG+0xb8>)
 800169c:	f002 fe4e 	bl	800433c <HAL_I2C_Mem_Read>
  gx = (int16_t)(dataG[0] << 8 | dataG[1]);
 80016a0:	783b      	ldrb	r3, [r7, #0]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	787b      	ldrb	r3, [r7, #1]
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	4313      	orrs	r3, r2
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	4b22      	ldr	r3, [pc, #136]	@ (800173c <MPU6050ReadG+0xbc>)
 80016b2:	801a      	strh	r2, [r3, #0]
  gy = (int16_t)(dataG[2] << 8 | dataG[3]);
 80016b4:	78bb      	ldrb	r3, [r7, #2]
 80016b6:	b21b      	sxth	r3, r3
 80016b8:	021b      	lsls	r3, r3, #8
 80016ba:	b21a      	sxth	r2, r3
 80016bc:	78fb      	ldrb	r3, [r7, #3]
 80016be:	b21b      	sxth	r3, r3
 80016c0:	4313      	orrs	r3, r2
 80016c2:	b21a      	sxth	r2, r3
 80016c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001740 <MPU6050ReadG+0xc0>)
 80016c6:	801a      	strh	r2, [r3, #0]
  gz = (int16_t)(dataG[4] << 8 | dataG[5]);
 80016c8:	793b      	ldrb	r3, [r7, #4]
 80016ca:	b21b      	sxth	r3, r3
 80016cc:	021b      	lsls	r3, r3, #8
 80016ce:	b21a      	sxth	r2, r3
 80016d0:	797b      	ldrb	r3, [r7, #5]
 80016d2:	b21b      	sxth	r3, r3
 80016d4:	4313      	orrs	r3, r2
 80016d6:	b21a      	sxth	r2, r3
 80016d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001744 <MPU6050ReadG+0xc4>)
 80016da:	801a      	strh	r2, [r3, #0]
  GX = (float)gx /131.0;
 80016dc:	4b17      	ldr	r3, [pc, #92]	@ (800173c <MPU6050ReadG+0xbc>)
 80016de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016e2:	ee07 3a90 	vmov	s15, r3
 80016e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ea:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001748 <MPU6050ReadG+0xc8>
 80016ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016f2:	4b16      	ldr	r3, [pc, #88]	@ (800174c <MPU6050ReadG+0xcc>)
 80016f4:	edc3 7a00 	vstr	s15, [r3]
  GY = (float)gy /131.0;
 80016f8:	4b11      	ldr	r3, [pc, #68]	@ (8001740 <MPU6050ReadG+0xc0>)
 80016fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016fe:	ee07 3a90 	vmov	s15, r3
 8001702:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001706:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001748 <MPU6050ReadG+0xc8>
 800170a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800170e:	4b10      	ldr	r3, [pc, #64]	@ (8001750 <MPU6050ReadG+0xd0>)
 8001710:	edc3 7a00 	vstr	s15, [r3]
  GZ = (float)gz /131.0;
 8001714:	4b0b      	ldr	r3, [pc, #44]	@ (8001744 <MPU6050ReadG+0xc4>)
 8001716:	f9b3 3000 	ldrsh.w	r3, [r3]
 800171a:	ee07 3a90 	vmov	s15, r3
 800171e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001722:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001748 <MPU6050ReadG+0xc8>
 8001726:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800172a:	4b0a      	ldr	r3, [pc, #40]	@ (8001754 <MPU6050ReadG+0xd4>)
 800172c:	edc3 7a00 	vstr	s15, [r3]

}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20006abc 	.word	0x20006abc
 800173c:	20006c7e 	.word	0x20006c7e
 8001740:	20006c80 	.word	0x20006c80
 8001744:	20006c82 	.word	0x20006c82
 8001748:	43030000 	.word	0x43030000
 800174c:	20006c90 	.word	0x20006c90
 8001750:	20006c94 	.word	0x20006c94
 8001754:	20006c98 	.word	0x20006c98

08001758 <MPU6050ReadA>:
void MPU6050ReadA(void){
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af04      	add	r7, sp, #16
  uint8_t dataA[6];
  HAL_I2C_Mem_Read(&hi2c2 ,ADD,0x3B ,1 , dataA,6,1000);
 800175e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001762:	9302      	str	r3, [sp, #8]
 8001764:	2306      	movs	r3, #6
 8001766:	9301      	str	r3, [sp, #4]
 8001768:	463b      	mov	r3, r7
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	2301      	movs	r3, #1
 800176e:	223b      	movs	r2, #59	@ 0x3b
 8001770:	21d0      	movs	r1, #208	@ 0xd0
 8001772:	4827      	ldr	r0, [pc, #156]	@ (8001810 <MPU6050ReadA+0xb8>)
 8001774:	f002 fde2 	bl	800433c <HAL_I2C_Mem_Read>
  ax = (int16_t)(dataA[0] << 8 | dataA[1]);
 8001778:	783b      	ldrb	r3, [r7, #0]
 800177a:	b21b      	sxth	r3, r3
 800177c:	021b      	lsls	r3, r3, #8
 800177e:	b21a      	sxth	r2, r3
 8001780:	787b      	ldrb	r3, [r7, #1]
 8001782:	b21b      	sxth	r3, r3
 8001784:	4313      	orrs	r3, r2
 8001786:	b21a      	sxth	r2, r3
 8001788:	4b22      	ldr	r3, [pc, #136]	@ (8001814 <MPU6050ReadA+0xbc>)
 800178a:	801a      	strh	r2, [r3, #0]
  ay = (int16_t)(dataA[2] << 8 | dataA[3]);
 800178c:	78bb      	ldrb	r3, [r7, #2]
 800178e:	b21b      	sxth	r3, r3
 8001790:	021b      	lsls	r3, r3, #8
 8001792:	b21a      	sxth	r2, r3
 8001794:	78fb      	ldrb	r3, [r7, #3]
 8001796:	b21b      	sxth	r3, r3
 8001798:	4313      	orrs	r3, r2
 800179a:	b21a      	sxth	r2, r3
 800179c:	4b1e      	ldr	r3, [pc, #120]	@ (8001818 <MPU6050ReadA+0xc0>)
 800179e:	801a      	strh	r2, [r3, #0]
  az = (int16_t)(dataA[4] << 8 | dataA[5]);
 80017a0:	793b      	ldrb	r3, [r7, #4]
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	021b      	lsls	r3, r3, #8
 80017a6:	b21a      	sxth	r2, r3
 80017a8:	797b      	ldrb	r3, [r7, #5]
 80017aa:	b21b      	sxth	r3, r3
 80017ac:	4313      	orrs	r3, r2
 80017ae:	b21a      	sxth	r2, r3
 80017b0:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <MPU6050ReadA+0xc4>)
 80017b2:	801a      	strh	r2, [r3, #0]
  AX = (float)ax /16384.0;
 80017b4:	4b17      	ldr	r3, [pc, #92]	@ (8001814 <MPU6050ReadA+0xbc>)
 80017b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ba:	ee07 3a90 	vmov	s15, r3
 80017be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017c2:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001820 <MPU6050ReadA+0xc8>
 80017c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ca:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <MPU6050ReadA+0xcc>)
 80017cc:	edc3 7a00 	vstr	s15, [r3]
  AY = (float)ay /16384.0;
 80017d0:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <MPU6050ReadA+0xc0>)
 80017d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d6:	ee07 3a90 	vmov	s15, r3
 80017da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017de:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001820 <MPU6050ReadA+0xc8>
 80017e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017e6:	4b10      	ldr	r3, [pc, #64]	@ (8001828 <MPU6050ReadA+0xd0>)
 80017e8:	edc3 7a00 	vstr	s15, [r3]
  AZ = (float)az /16384.0;
 80017ec:	4b0b      	ldr	r3, [pc, #44]	@ (800181c <MPU6050ReadA+0xc4>)
 80017ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017f2:	ee07 3a90 	vmov	s15, r3
 80017f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017fa:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001820 <MPU6050ReadA+0xc8>
 80017fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001802:	4b0a      	ldr	r3, [pc, #40]	@ (800182c <MPU6050ReadA+0xd4>)
 8001804:	edc3 7a00 	vstr	s15, [r3]
}
 8001808:	bf00      	nop
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20006abc 	.word	0x20006abc
 8001814:	20006c78 	.word	0x20006c78
 8001818:	20006c7a 	.word	0x20006c7a
 800181c:	20006c7c 	.word	0x20006c7c
 8001820:	46800000 	.word	0x46800000
 8001824:	20006c84 	.word	0x20006c84
 8001828:	20006c88 	.word	0x20006c88
 800182c:	20006c8c 	.word	0x20006c8c

08001830 <filter>:
void filter(float AX,float AY,float AZ,float GX,float GY,float GZ){
 8001830:	b5b0      	push	{r4, r5, r7, lr}
 8001832:	b08a      	sub	sp, #40	@ 0x28
 8001834:	af00      	add	r7, sp, #0
 8001836:	ed87 0a05 	vstr	s0, [r7, #20]
 800183a:	edc7 0a04 	vstr	s1, [r7, #16]
 800183e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001842:	edc7 1a02 	vstr	s3, [r7, #8]
 8001846:	ed87 2a01 	vstr	s4, [r7, #4]
 800184a:	edc7 2a00 	vstr	s5, [r7]
  float pitchG = pitch +GX*(1000/1000000.0f);
 800184e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001852:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8001a20 <filter+0x1f0>
 8001856:	ee67 7a87 	vmul.f32	s15, s15, s14
 800185a:	ee17 0a90 	vmov	r0, s15
 800185e:	f7fe fe8b 	bl	8000578 <__aeabi_f2d>
 8001862:	4b70      	ldr	r3, [pc, #448]	@ (8001a24 <filter+0x1f4>)
 8001864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001868:	f7fe fd28 	bl	80002bc <__adddf3>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	4610      	mov	r0, r2
 8001872:	4619      	mov	r1, r3
 8001874:	f7ff f9b0 	bl	8000bd8 <__aeabi_d2f>
 8001878:	4603      	mov	r3, r0
 800187a:	627b      	str	r3, [r7, #36]	@ 0x24
  float rollG = roll +GY*(1000/1000000.0f);
 800187c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001880:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8001a20 <filter+0x1f0>
 8001884:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001888:	ee17 0a90 	vmov	r0, s15
 800188c:	f7fe fe74 	bl	8000578 <__aeabi_f2d>
 8001890:	4b65      	ldr	r3, [pc, #404]	@ (8001a28 <filter+0x1f8>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7fe fd11 	bl	80002bc <__adddf3>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4610      	mov	r0, r2
 80018a0:	4619      	mov	r1, r3
 80018a2:	f7ff f999 	bl	8000bd8 <__aeabi_d2f>
 80018a6:	4603      	mov	r3, r0
 80018a8:	623b      	str	r3, [r7, #32]

  float pitchA = atan2(AY,sqrt(AX*AX+AZ*AZ));
 80018aa:	6938      	ldr	r0, [r7, #16]
 80018ac:	f7fe fe64 	bl	8000578 <__aeabi_f2d>
 80018b0:	4604      	mov	r4, r0
 80018b2:	460d      	mov	r5, r1
 80018b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80018b8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80018bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80018c0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80018c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018c8:	ee17 0a90 	vmov	r0, s15
 80018cc:	f7fe fe54 	bl	8000578 <__aeabi_f2d>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	ec43 2b10 	vmov	d0, r2, r3
 80018d8:	f019 f900 	bl	801aadc <sqrt>
 80018dc:	eeb0 7a40 	vmov.f32	s14, s0
 80018e0:	eef0 7a60 	vmov.f32	s15, s1
 80018e4:	eeb0 1a47 	vmov.f32	s2, s14
 80018e8:	eef0 1a67 	vmov.f32	s3, s15
 80018ec:	ec45 4b10 	vmov	d0, r4, r5
 80018f0:	f019 f8f2 	bl	801aad8 <atan2>
 80018f4:	ec53 2b10 	vmov	r2, r3, d0
 80018f8:	4610      	mov	r0, r2
 80018fa:	4619      	mov	r1, r3
 80018fc:	f7ff f96c 	bl	8000bd8 <__aeabi_d2f>
 8001900:	4603      	mov	r3, r0
 8001902:	61fb      	str	r3, [r7, #28]
  float rollA = atan2(AX,sqrt(AY*AY+AZ*AZ));
 8001904:	6978      	ldr	r0, [r7, #20]
 8001906:	f7fe fe37 	bl	8000578 <__aeabi_f2d>
 800190a:	4604      	mov	r4, r0
 800190c:	460d      	mov	r5, r1
 800190e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001912:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001916:	edd7 7a03 	vldr	s15, [r7, #12]
 800191a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800191e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001922:	ee17 0a90 	vmov	r0, s15
 8001926:	f7fe fe27 	bl	8000578 <__aeabi_f2d>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	ec43 2b10 	vmov	d0, r2, r3
 8001932:	f019 f8d3 	bl	801aadc <sqrt>
 8001936:	eeb0 7a40 	vmov.f32	s14, s0
 800193a:	eef0 7a60 	vmov.f32	s15, s1
 800193e:	eeb0 1a47 	vmov.f32	s2, s14
 8001942:	eef0 1a67 	vmov.f32	s3, s15
 8001946:	ec45 4b10 	vmov	d0, r4, r5
 800194a:	f019 f8c5 	bl	801aad8 <atan2>
 800194e:	ec53 2b10 	vmov	r2, r3, d0
 8001952:	4610      	mov	r0, r2
 8001954:	4619      	mov	r1, r3
 8001956:	f7ff f93f 	bl	8000bd8 <__aeabi_d2f>
 800195a:	4603      	mov	r3, r0
 800195c:	61bb      	str	r3, [r7, #24]

  pitch = 0.98*pitchG + 0.02*pitchA ;
 800195e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001960:	f7fe fe0a 	bl	8000578 <__aeabi_f2d>
 8001964:	a32a      	add	r3, pc, #168	@ (adr r3, 8001a10 <filter+0x1e0>)
 8001966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196a:	f7fe fe5d 	bl	8000628 <__aeabi_dmul>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4614      	mov	r4, r2
 8001974:	461d      	mov	r5, r3
 8001976:	69f8      	ldr	r0, [r7, #28]
 8001978:	f7fe fdfe 	bl	8000578 <__aeabi_f2d>
 800197c:	a326      	add	r3, pc, #152	@ (adr r3, 8001a18 <filter+0x1e8>)
 800197e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001982:	f7fe fe51 	bl	8000628 <__aeabi_dmul>
 8001986:	4602      	mov	r2, r0
 8001988:	460b      	mov	r3, r1
 800198a:	4620      	mov	r0, r4
 800198c:	4629      	mov	r1, r5
 800198e:	f7fe fc95 	bl	80002bc <__adddf3>
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	4923      	ldr	r1, [pc, #140]	@ (8001a24 <filter+0x1f4>)
 8001998:	e9c1 2300 	strd	r2, r3, [r1]
  roll = 0.98*rollG + 0.02*rollA;
 800199c:	6a38      	ldr	r0, [r7, #32]
 800199e:	f7fe fdeb 	bl	8000578 <__aeabi_f2d>
 80019a2:	a31b      	add	r3, pc, #108	@ (adr r3, 8001a10 <filter+0x1e0>)
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	f7fe fe3e 	bl	8000628 <__aeabi_dmul>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	4614      	mov	r4, r2
 80019b2:	461d      	mov	r5, r3
 80019b4:	69b8      	ldr	r0, [r7, #24]
 80019b6:	f7fe fddf 	bl	8000578 <__aeabi_f2d>
 80019ba:	a317      	add	r3, pc, #92	@ (adr r3, 8001a18 <filter+0x1e8>)
 80019bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c0:	f7fe fe32 	bl	8000628 <__aeabi_dmul>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4620      	mov	r0, r4
 80019ca:	4629      	mov	r1, r5
 80019cc:	f7fe fc76 	bl	80002bc <__adddf3>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4914      	ldr	r1, [pc, #80]	@ (8001a28 <filter+0x1f8>)
 80019d6:	e9c1 2300 	strd	r2, r3, [r1]
  yaw = yaw   + GZ *(1000/1000000.0f);
 80019da:	edd7 7a00 	vldr	s15, [r7]
 80019de:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001a20 <filter+0x1f0>
 80019e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019e6:	ee17 0a90 	vmov	r0, s15
 80019ea:	f7fe fdc5 	bl	8000578 <__aeabi_f2d>
 80019ee:	4b0f      	ldr	r3, [pc, #60]	@ (8001a2c <filter+0x1fc>)
 80019f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f4:	f7fe fc62 	bl	80002bc <__adddf3>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	490b      	ldr	r1, [pc, #44]	@ (8001a2c <filter+0x1fc>)
 80019fe:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001a02:	bf00      	nop
 8001a04:	3728      	adds	r7, #40	@ 0x28
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bdb0      	pop	{r4, r5, r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	f3af 8000 	nop.w
 8001a10:	f5c28f5c 	.word	0xf5c28f5c
 8001a14:	3fef5c28 	.word	0x3fef5c28
 8001a18:	47ae147b 	.word	0x47ae147b
 8001a1c:	3f947ae1 	.word	0x3f947ae1
 8001a20:	3a83126f 	.word	0x3a83126f
 8001a24:	20006ca0 	.word	0x20006ca0
 8001a28:	20006ca8 	.word	0x20006ca8
 8001a2c:	20006cb0 	.word	0x20006cb0

08001a30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a34:	f001 fb06 	bl	8003044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a38:	f000 f83a 	bl	8001ab0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a3c:	f000 f916 	bl	8001c6c <MX_GPIO_Init>
  MX_DMA_Init();
 8001a40:	f000 f8ec 	bl	8001c1c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001a44:	f000 f8c0 	bl	8001bc8 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001a48:	f000 f890 	bl	8001b6c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  MPU6050Init();
 8001a4c:	f7ff fdc2 	bl	80015d4 <MPU6050Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a50:	f005 f974 	bl	8006d3c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask1 */
  myTask1Handle = osThreadNew(Task_pub_sub, NULL, &myTask1_attributes);
 8001a54:	4a0d      	ldr	r2, [pc, #52]	@ (8001a8c <main+0x5c>)
 8001a56:	2100      	movs	r1, #0
 8001a58:	480d      	ldr	r0, [pc, #52]	@ (8001a90 <main+0x60>)
 8001a5a:	f005 f9b9 	bl	8006dd0 <osThreadNew>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	4a0c      	ldr	r2, [pc, #48]	@ (8001a94 <main+0x64>)
 8001a62:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(Task_IMU, NULL, &myTask02_attributes);
 8001a64:	4a0c      	ldr	r2, [pc, #48]	@ (8001a98 <main+0x68>)
 8001a66:	2100      	movs	r1, #0
 8001a68:	480c      	ldr	r0, [pc, #48]	@ (8001a9c <main+0x6c>)
 8001a6a:	f005 f9b1 	bl	8006dd0 <osThreadNew>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	4a0b      	ldr	r2, [pc, #44]	@ (8001aa0 <main+0x70>)
 8001a72:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(Task_control, NULL, &myTask03_attributes);
 8001a74:	4a0b      	ldr	r2, [pc, #44]	@ (8001aa4 <main+0x74>)
 8001a76:	2100      	movs	r1, #0
 8001a78:	480b      	ldr	r0, [pc, #44]	@ (8001aa8 <main+0x78>)
 8001a7a:	f005 f9a9 	bl	8006dd0 <osThreadNew>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4a0a      	ldr	r2, [pc, #40]	@ (8001aac <main+0x7c>)
 8001a82:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a84:	f005 f97e 	bl	8006d84 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <main+0x58>
 8001a8c:	0801c3d8 	.word	0x0801c3d8
 8001a90:	08002399 	.word	0x08002399
 8001a94:	20006c18 	.word	0x20006c18
 8001a98:	0801c3fc 	.word	0x0801c3fc
 8001a9c:	08002641 	.word	0x08002641
 8001aa0:	20006c1c 	.word	0x20006c1c
 8001aa4:	0801c420 	.word	0x0801c420
 8001aa8:	080026d5 	.word	0x080026d5
 8001aac:	20006c20 	.word	0x20006c20

08001ab0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b094      	sub	sp, #80	@ 0x50
 8001ab4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ab6:	f107 0320 	add.w	r3, r7, #32
 8001aba:	2230      	movs	r2, #48	@ 0x30
 8001abc:	2100      	movs	r1, #0
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f018 f892 	bl	8019be8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ac4:	f107 030c 	add.w	r3, r7, #12
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	60da      	str	r2, [r3, #12]
 8001ad2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	4b22      	ldr	r3, [pc, #136]	@ (8001b64 <SystemClock_Config+0xb4>)
 8001ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001adc:	4a21      	ldr	r2, [pc, #132]	@ (8001b64 <SystemClock_Config+0xb4>)
 8001ade:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ae2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ae4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b64 <SystemClock_Config+0xb4>)
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aec:	60bb      	str	r3, [r7, #8]
 8001aee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001af0:	2300      	movs	r3, #0
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	4b1c      	ldr	r3, [pc, #112]	@ (8001b68 <SystemClock_Config+0xb8>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a1b      	ldr	r2, [pc, #108]	@ (8001b68 <SystemClock_Config+0xb8>)
 8001afa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001afe:	6013      	str	r3, [r2, #0]
 8001b00:	4b19      	ldr	r3, [pc, #100]	@ (8001b68 <SystemClock_Config+0xb8>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b08:	607b      	str	r3, [r7, #4]
 8001b0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b10:	2301      	movs	r3, #1
 8001b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b14:	2310      	movs	r3, #16
 8001b16:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b1c:	f107 0320 	add.w	r3, r7, #32
 8001b20:	4618      	mov	r0, r3
 8001b22:	f003 f9f1 	bl	8004f08 <HAL_RCC_OscConfig>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001b2c:	f000 fdec 	bl	8002708 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b30:	230f      	movs	r3, #15
 8001b32:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b34:	2300      	movs	r3, #0
 8001b36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b44:	f107 030c 	add.w	r3, r7, #12
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f003 fc54 	bl	80053f8 <HAL_RCC_ClockConfig>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001b56:	f000 fdd7 	bl	8002708 <Error_Handler>
  }
}
 8001b5a:	bf00      	nop
 8001b5c:	3750      	adds	r7, #80	@ 0x50
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40023800 	.word	0x40023800
 8001b68:	40007000 	.word	0x40007000

08001b6c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b70:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <MX_I2C2_Init+0x50>)
 8001b72:	4a13      	ldr	r2, [pc, #76]	@ (8001bc0 <MX_I2C2_Init+0x54>)
 8001b74:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001b76:	4b11      	ldr	r3, [pc, #68]	@ (8001bbc <MX_I2C2_Init+0x50>)
 8001b78:	4a12      	ldr	r2, [pc, #72]	@ (8001bc4 <MX_I2C2_Init+0x58>)
 8001b7a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001bbc <MX_I2C2_Init+0x50>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001b82:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <MX_I2C2_Init+0x50>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b88:	4b0c      	ldr	r3, [pc, #48]	@ (8001bbc <MX_I2C2_Init+0x50>)
 8001b8a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b8e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b90:	4b0a      	ldr	r3, [pc, #40]	@ (8001bbc <MX_I2C2_Init+0x50>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001b96:	4b09      	ldr	r3, [pc, #36]	@ (8001bbc <MX_I2C2_Init+0x50>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b9c:	4b07      	ldr	r3, [pc, #28]	@ (8001bbc <MX_I2C2_Init+0x50>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ba2:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <MX_I2C2_Init+0x50>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001ba8:	4804      	ldr	r0, [pc, #16]	@ (8001bbc <MX_I2C2_Init+0x50>)
 8001baa:	f002 f989 	bl	8003ec0 <HAL_I2C_Init>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001bb4:	f000 fda8 	bl	8002708 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20006abc 	.word	0x20006abc
 8001bc0:	40005800 	.word	0x40005800
 8001bc4:	000186a0 	.word	0x000186a0

08001bc8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bcc:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <MX_USART2_UART_Init+0x4c>)
 8001bce:	4a12      	ldr	r2, [pc, #72]	@ (8001c18 <MX_USART2_UART_Init+0x50>)
 8001bd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bd2:	4b10      	ldr	r3, [pc, #64]	@ (8001c14 <MX_USART2_UART_Init+0x4c>)
 8001bd4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bda:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <MX_USART2_UART_Init+0x4c>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <MX_USART2_UART_Init+0x4c>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001be6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c14 <MX_USART2_UART_Init+0x4c>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bec:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <MX_USART2_UART_Init+0x4c>)
 8001bee:	220c      	movs	r2, #12
 8001bf0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bf2:	4b08      	ldr	r3, [pc, #32]	@ (8001c14 <MX_USART2_UART_Init+0x4c>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bf8:	4b06      	ldr	r3, [pc, #24]	@ (8001c14 <MX_USART2_UART_Init+0x4c>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bfe:	4805      	ldr	r0, [pc, #20]	@ (8001c14 <MX_USART2_UART_Init+0x4c>)
 8001c00:	f003 fdda 	bl	80057b8 <HAL_UART_Init>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c0a:	f000 fd7d 	bl	8002708 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20006b10 	.word	0x20006b10
 8001c18:	40004400 	.word	0x40004400

08001c1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	4b10      	ldr	r3, [pc, #64]	@ (8001c68 <MX_DMA_Init+0x4c>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	4a0f      	ldr	r2, [pc, #60]	@ (8001c68 <MX_DMA_Init+0x4c>)
 8001c2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c32:	4b0d      	ldr	r3, [pc, #52]	@ (8001c68 <MX_DMA_Init+0x4c>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2105      	movs	r1, #5
 8001c42:	2010      	movs	r0, #16
 8001c44:	f001 fb4b 	bl	80032de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c48:	2010      	movs	r0, #16
 8001c4a:	f001 fb64 	bl	8003316 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2105      	movs	r1, #5
 8001c52:	2011      	movs	r0, #17
 8001c54:	f001 fb43 	bl	80032de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001c58:	2011      	movs	r0, #17
 8001c5a:	f001 fb5c 	bl	8003316 <HAL_NVIC_EnableIRQ>

}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800

08001c6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c72:	f107 0314 	add.w	r3, r7, #20
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
 8001c80:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	4b27      	ldr	r3, [pc, #156]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	4a26      	ldr	r2, [pc, #152]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001c8c:	f043 0304 	orr.w	r3, r3, #4
 8001c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c92:	4b24      	ldr	r3, [pc, #144]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	f003 0304 	and.w	r3, r3, #4
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	4b20      	ldr	r3, [pc, #128]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	4a1f      	ldr	r2, [pc, #124]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001ca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cae:	4b1d      	ldr	r3, [pc, #116]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	4b19      	ldr	r3, [pc, #100]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	4a18      	ldr	r2, [pc, #96]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cca:	4b16      	ldr	r3, [pc, #88]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
 8001cda:	4b12      	ldr	r3, [pc, #72]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	4a11      	ldr	r2, [pc, #68]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001ce0:	f043 0302 	orr.w	r3, r3, #2
 8001ce4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8001d24 <MX_GPIO_Init+0xb8>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	607b      	str	r3, [r7, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cf8:	480b      	ldr	r0, [pc, #44]	@ (8001d28 <MX_GPIO_Init+0xbc>)
 8001cfa:	f002 f8ad 	bl	8003e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001cfe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d04:	2301      	movs	r3, #1
 8001d06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d10:	f107 0314 	add.w	r3, r7, #20
 8001d14:	4619      	mov	r1, r3
 8001d16:	4804      	ldr	r0, [pc, #16]	@ (8001d28 <MX_GPIO_Init+0xbc>)
 8001d18:	f001 ff1a 	bl	8003b50 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d1c:	bf00      	nop
 8001d1e:	3728      	adds	r7, #40	@ 0x28
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	40023800 	.word	0x40023800
 8001d28:	40020800 	.word	0x40020800

08001d2c <euler_to_quaternion>:
geometry_msgs__msg__TransformStamped tf;
tf2_msgs__msg__TFMessage tf_msg;
double x_pos = 0, y_pos = 0, z_pos = 0;
double vx = 0, vy = 0;
double v_yaw = 0;
geometry_msgs__msg__Quaternion euler_to_quaternion(double roll, double pitch, double yaw) {
 8001d2c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d30:	b0aa      	sub	sp, #168	@ 0xa8
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001d38:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001d3c:	ed87 2b08 	vstr	d2, [r7, #32]
    geometry_msgs__msg__Quaternion q;

    double cy = cos(yaw * 0.5);
 8001d40:	f04f 0200 	mov.w	r2, #0
 8001d44:	4ba2      	ldr	r3, [pc, #648]	@ (8001fd0 <euler_to_quaternion+0x2a4>)
 8001d46:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d4a:	f7fe fc6d 	bl	8000628 <__aeabi_dmul>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	460b      	mov	r3, r1
 8001d52:	ec43 2b17 	vmov	d7, r2, r3
 8001d56:	eeb0 0a47 	vmov.f32	s0, s14
 8001d5a:	eef0 0a67 	vmov.f32	s1, s15
 8001d5e:	f018 feeb 	bl	801ab38 <cos>
 8001d62:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
    double sy = sin(yaw * 0.5);
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	4b99      	ldr	r3, [pc, #612]	@ (8001fd0 <euler_to_quaternion+0x2a4>)
 8001d6c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d70:	f7fe fc5a 	bl	8000628 <__aeabi_dmul>
 8001d74:	4602      	mov	r2, r0
 8001d76:	460b      	mov	r3, r1
 8001d78:	ec43 2b17 	vmov	d7, r2, r3
 8001d7c:	eeb0 0a47 	vmov.f32	s0, s14
 8001d80:	eef0 0a67 	vmov.f32	s1, s15
 8001d84:	f018 ff2c 	bl	801abe0 <sin>
 8001d88:	ed87 0b26 	vstr	d0, [r7, #152]	@ 0x98
    double cp = cos(pitch * 0.5);
 8001d8c:	f04f 0200 	mov.w	r2, #0
 8001d90:	4b8f      	ldr	r3, [pc, #572]	@ (8001fd0 <euler_to_quaternion+0x2a4>)
 8001d92:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d96:	f7fe fc47 	bl	8000628 <__aeabi_dmul>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	ec43 2b17 	vmov	d7, r2, r3
 8001da2:	eeb0 0a47 	vmov.f32	s0, s14
 8001da6:	eef0 0a67 	vmov.f32	s1, s15
 8001daa:	f018 fec5 	bl	801ab38 <cos>
 8001dae:	ed87 0b24 	vstr	d0, [r7, #144]	@ 0x90
    double sp = sin(pitch * 0.5);
 8001db2:	f04f 0200 	mov.w	r2, #0
 8001db6:	4b86      	ldr	r3, [pc, #536]	@ (8001fd0 <euler_to_quaternion+0x2a4>)
 8001db8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001dbc:	f7fe fc34 	bl	8000628 <__aeabi_dmul>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	ec43 2b17 	vmov	d7, r2, r3
 8001dc8:	eeb0 0a47 	vmov.f32	s0, s14
 8001dcc:	eef0 0a67 	vmov.f32	s1, s15
 8001dd0:	f018 ff06 	bl	801abe0 <sin>
 8001dd4:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
    double cr = cos(roll * 0.5);
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	4b7c      	ldr	r3, [pc, #496]	@ (8001fd0 <euler_to_quaternion+0x2a4>)
 8001dde:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001de2:	f7fe fc21 	bl	8000628 <__aeabi_dmul>
 8001de6:	4602      	mov	r2, r0
 8001de8:	460b      	mov	r3, r1
 8001dea:	ec43 2b17 	vmov	d7, r2, r3
 8001dee:	eeb0 0a47 	vmov.f32	s0, s14
 8001df2:	eef0 0a67 	vmov.f32	s1, s15
 8001df6:	f018 fe9f 	bl	801ab38 <cos>
 8001dfa:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
    double sr = sin(roll * 0.5);
 8001dfe:	f04f 0200 	mov.w	r2, #0
 8001e02:	4b73      	ldr	r3, [pc, #460]	@ (8001fd0 <euler_to_quaternion+0x2a4>)
 8001e04:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001e08:	f7fe fc0e 	bl	8000628 <__aeabi_dmul>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	460b      	mov	r3, r1
 8001e10:	ec43 2b17 	vmov	d7, r2, r3
 8001e14:	eeb0 0a47 	vmov.f32	s0, s14
 8001e18:	eef0 0a67 	vmov.f32	s1, s15
 8001e1c:	f018 fee0 	bl	801abe0 <sin>
 8001e20:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78

    q.w = cr * cp * cy + sr * sp * sy;
 8001e24:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001e28:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001e2c:	f7fe fbfc 	bl	8000628 <__aeabi_dmul>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4610      	mov	r0, r2
 8001e36:	4619      	mov	r1, r3
 8001e38:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001e3c:	f7fe fbf4 	bl	8000628 <__aeabi_dmul>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	4614      	mov	r4, r2
 8001e46:	461d      	mov	r5, r3
 8001e48:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001e4c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001e50:	f7fe fbea 	bl	8000628 <__aeabi_dmul>
 8001e54:	4602      	mov	r2, r0
 8001e56:	460b      	mov	r3, r1
 8001e58:	4610      	mov	r0, r2
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001e60:	f7fe fbe2 	bl	8000628 <__aeabi_dmul>
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	4620      	mov	r0, r4
 8001e6a:	4629      	mov	r1, r5
 8001e6c:	f7fe fa26 	bl	80002bc <__adddf3>
 8001e70:	4602      	mov	r2, r0
 8001e72:	460b      	mov	r3, r1
 8001e74:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    q.x = sr * cp * cy - cr * sp * sy;
 8001e78:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001e7c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001e80:	f7fe fbd2 	bl	8000628 <__aeabi_dmul>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	4610      	mov	r0, r2
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001e90:	f7fe fbca 	bl	8000628 <__aeabi_dmul>
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	4614      	mov	r4, r2
 8001e9a:	461d      	mov	r5, r3
 8001e9c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001ea0:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001ea4:	f7fe fbc0 	bl	8000628 <__aeabi_dmul>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4610      	mov	r0, r2
 8001eae:	4619      	mov	r1, r3
 8001eb0:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001eb4:	f7fe fbb8 	bl	8000628 <__aeabi_dmul>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	4620      	mov	r0, r4
 8001ebe:	4629      	mov	r1, r5
 8001ec0:	f7fe f9fa 	bl	80002b8 <__aeabi_dsub>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    q.y = cr * sp * cy + sr * cp * sy;
 8001ecc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001ed0:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001ed4:	f7fe fba8 	bl	8000628 <__aeabi_dmul>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	4610      	mov	r0, r2
 8001ede:	4619      	mov	r1, r3
 8001ee0:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001ee4:	f7fe fba0 	bl	8000628 <__aeabi_dmul>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	460b      	mov	r3, r1
 8001eec:	4614      	mov	r4, r2
 8001eee:	461d      	mov	r5, r3
 8001ef0:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001ef4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001ef8:	f7fe fb96 	bl	8000628 <__aeabi_dmul>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	4610      	mov	r0, r2
 8001f02:	4619      	mov	r1, r3
 8001f04:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001f08:	f7fe fb8e 	bl	8000628 <__aeabi_dmul>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	4620      	mov	r0, r4
 8001f12:	4629      	mov	r1, r5
 8001f14:	f7fe f9d2 	bl	80002bc <__adddf3>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    q.z = cr * cp * sy - sr * sp * cy;
 8001f20:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001f24:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001f28:	f7fe fb7e 	bl	8000628 <__aeabi_dmul>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	460b      	mov	r3, r1
 8001f30:	4610      	mov	r0, r2
 8001f32:	4619      	mov	r1, r3
 8001f34:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001f38:	f7fe fb76 	bl	8000628 <__aeabi_dmul>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4614      	mov	r4, r2
 8001f42:	461d      	mov	r5, r3
 8001f44:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001f48:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f4c:	f7fe fb6c 	bl	8000628 <__aeabi_dmul>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4610      	mov	r0, r2
 8001f56:	4619      	mov	r1, r3
 8001f58:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001f5c:	f7fe fb64 	bl	8000628 <__aeabi_dmul>
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
 8001f64:	4620      	mov	r0, r4
 8001f66:	4629      	mov	r1, r5
 8001f68:	f7fe f9a6 	bl	80002b8 <__aeabi_dsub>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return q;
 8001f74:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8001f78:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 8001f7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f80:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001f84:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001f88:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001f8c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001f90:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001f94:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001f98:	ec49 8b14 	vmov	d4, r8, r9
 8001f9c:	ec45 4b15 	vmov	d5, r4, r5
 8001fa0:	ec41 0b16 	vmov	d6, r0, r1
 8001fa4:	ec43 2b17 	vmov	d7, r2, r3
}
 8001fa8:	eeb0 0a44 	vmov.f32	s0, s8
 8001fac:	eef0 0a64 	vmov.f32	s1, s9
 8001fb0:	eeb0 1a45 	vmov.f32	s2, s10
 8001fb4:	eef0 1a65 	vmov.f32	s3, s11
 8001fb8:	eeb0 2a46 	vmov.f32	s4, s12
 8001fbc:	eef0 2a66 	vmov.f32	s5, s13
 8001fc0:	eeb0 3a47 	vmov.f32	s6, s14
 8001fc4:	eef0 3a67 	vmov.f32	s7, s15
 8001fc8:	37a8      	adds	r7, #168	@ 0xa8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001fd0:	3fe00000 	.word	0x3fe00000

08001fd4 <convertVrVlYaw>:
    double vy;      // m/s
    double v_yaw;   // rad/s
} Velocity;

// Differential Drive Kinematic Model
Velocity convertVrVlYaw(double vr, double vl, double yaw, double L) {
 8001fd4:	b5b0      	push	{r4, r5, r7, lr}
 8001fd6:	b09c      	sub	sp, #112	@ 0x70
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001fde:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001fe2:	ed87 2b08 	vstr	d2, [r7, #32]
 8001fe6:	ed87 3b06 	vstr	d3, [r7, #24]
    Velocity vel;
    double v = (vr + vl) / 2.0;   // m/s
 8001fea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001fee:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001ff2:	f7fe f963 	bl	80002bc <__adddf3>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	4610      	mov	r0, r2
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002006:	f7fe fc39 	bl	800087c <__aeabi_ddiv>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    vel.vx = v * cos(yaw);
 8002012:	ed97 0b08 	vldr	d0, [r7, #32]
 8002016:	f018 fd8f 	bl	801ab38 <cos>
 800201a:	ec51 0b10 	vmov	r0, r1, d0
 800201e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002022:	f7fe fb01 	bl	8000628 <__aeabi_dmul>
 8002026:	4602      	mov	r2, r0
 8002028:	460b      	mov	r3, r1
 800202a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    vel.vy = v * sin(yaw);
 800202e:	ed97 0b08 	vldr	d0, [r7, #32]
 8002032:	f018 fdd5 	bl	801abe0 <sin>
 8002036:	ec51 0b10 	vmov	r0, r1, d0
 800203a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800203e:	f7fe faf3 	bl	8000628 <__aeabi_dmul>
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    vel.v_yaw = (vr - vl) / L;    // rad/s
 800204a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800204e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002052:	f7fe f931 	bl	80002b8 <__aeabi_dsub>
 8002056:	4602      	mov	r2, r0
 8002058:	460b      	mov	r3, r1
 800205a:	4610      	mov	r0, r2
 800205c:	4619      	mov	r1, r3
 800205e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002062:	f7fe fc0b 	bl	800087c <__aeabi_ddiv>
 8002066:	4602      	mov	r2, r0
 8002068:	460b      	mov	r3, r1
 800206a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return vel;
 800206e:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 8002072:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 8002076:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002078:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800207a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800207e:	e884 0003 	stmia.w	r4, {r0, r1}
 8002082:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8002086:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800208a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800208e:	ec45 4b15 	vmov	d5, r4, r5
 8002092:	ec41 0b16 	vmov	d6, r0, r1
 8002096:	ec43 2b17 	vmov	d7, r2, r3
}
 800209a:	eeb0 0a45 	vmov.f32	s0, s10
 800209e:	eef0 0a65 	vmov.f32	s1, s11
 80020a2:	eeb0 1a46 	vmov.f32	s2, s12
 80020a6:	eef0 1a66 	vmov.f32	s3, s13
 80020aa:	eeb0 2a47 	vmov.f32	s4, s14
 80020ae:	eef0 2a67 	vmov.f32	s5, s15
 80020b2:	3770      	adds	r7, #112	@ 0x70
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bdb0      	pop	{r4, r5, r7, pc}

080020b8 <timer_callback>:
void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 80020b8:	b5b0      	push	{r4, r5, r7, lr}
 80020ba:	b098      	sub	sp, #96	@ 0x60
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f000 8136 	beq.w	8002338 <timer_callback+0x280>
		//Get time actual from agent ros to mcu
		static uint64_t last_time_ns = 0;
        uint64_t time_ns = rmw_uros_epoch_nanos();
 80020cc:	f00a fc5e 	bl	800c98c <rmw_uros_epoch_nanos>
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        odom_msg.header.stamp.sec     = time_ns / 1000000000ULL;
 80020d8:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80020dc:	a398      	add	r3, pc, #608	@ (adr r3, 8002340 <timer_callback+0x288>)
 80020de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e2:	f7fe fe19 	bl	8000d18 <__aeabi_uldivmod>
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	4b9b      	ldr	r3, [pc, #620]	@ (8002358 <timer_callback+0x2a0>)
 80020ec:	601a      	str	r2, [r3, #0]
        odom_msg.header.stamp.nanosec = time_ns % 1000000000ULL;
 80020ee:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80020f2:	a393      	add	r3, pc, #588	@ (adr r3, 8002340 <timer_callback+0x288>)
 80020f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f8:	f7fe fe0e 	bl	8000d18 <__aeabi_uldivmod>
 80020fc:	4b96      	ldr	r3, [pc, #600]	@ (8002358 <timer_callback+0x2a0>)
 80020fe:	605a      	str	r2, [r3, #4]

        geometry_msgs__msg__Quaternion q = euler_to_quaternion(roll, pitch, 0);
 8002100:	4b96      	ldr	r3, [pc, #600]	@ (800235c <timer_callback+0x2a4>)
 8002102:	ed93 7b00 	vldr	d7, [r3]
 8002106:	4b96      	ldr	r3, [pc, #600]	@ (8002360 <timer_callback+0x2a8>)
 8002108:	ed93 6b00 	vldr	d6, [r3]
 800210c:	ed9f 2b8e 	vldr	d2, [pc, #568]	@ 8002348 <timer_callback+0x290>
 8002110:	eeb0 1a46 	vmov.f32	s2, s12
 8002114:	eef0 1a66 	vmov.f32	s3, s13
 8002118:	eeb0 0a47 	vmov.f32	s0, s14
 800211c:	eef0 0a67 	vmov.f32	s1, s15
 8002120:	f7ff fe04 	bl	8001d2c <euler_to_quaternion>
 8002124:	eeb0 4a40 	vmov.f32	s8, s0
 8002128:	eef0 4a60 	vmov.f32	s9, s1
 800212c:	eeb0 5a41 	vmov.f32	s10, s2
 8002130:	eef0 5a61 	vmov.f32	s11, s3
 8002134:	eeb0 6a42 	vmov.f32	s12, s4
 8002138:	eef0 6a62 	vmov.f32	s13, s5
 800213c:	eeb0 7a43 	vmov.f32	s14, s6
 8002140:	eef0 7a63 	vmov.f32	s15, s7
 8002144:	ed87 4b04 	vstr	d4, [r7, #16]
 8002148:	ed87 5b06 	vstr	d5, [r7, #24]
 800214c:	ed87 6b08 	vstr	d6, [r7, #32]
 8002150:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
        Velocity vel = convertVrVlYaw(vr, vl, 0, L);
 8002154:	4b83      	ldr	r3, [pc, #524]	@ (8002364 <timer_callback+0x2ac>)
 8002156:	ed93 7b00 	vldr	d7, [r3]
 800215a:	4b83      	ldr	r3, [pc, #524]	@ (8002368 <timer_callback+0x2b0>)
 800215c:	ed93 6b00 	vldr	d6, [r3]
 8002160:	4b82      	ldr	r3, [pc, #520]	@ (800236c <timer_callback+0x2b4>)
 8002162:	ed93 5b00 	vldr	d5, [r3]
 8002166:	eeb0 3a45 	vmov.f32	s6, s10
 800216a:	eef0 3a65 	vmov.f32	s7, s11
 800216e:	ed9f 2b76 	vldr	d2, [pc, #472]	@ 8002348 <timer_callback+0x290>
 8002172:	eeb0 1a46 	vmov.f32	s2, s12
 8002176:	eef0 1a66 	vmov.f32	s3, s13
 800217a:	eeb0 0a47 	vmov.f32	s0, s14
 800217e:	eef0 0a67 	vmov.f32	s1, s15
 8002182:	f7ff ff27 	bl	8001fd4 <convertVrVlYaw>
 8002186:	eeb0 5a40 	vmov.f32	s10, s0
 800218a:	eef0 5a60 	vmov.f32	s11, s1
 800218e:	eeb0 6a41 	vmov.f32	s12, s2
 8002192:	eef0 6a61 	vmov.f32	s13, s3
 8002196:	eeb0 7a42 	vmov.f32	s14, s4
 800219a:	eef0 7a62 	vmov.f32	s15, s5
 800219e:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 80021a2:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 80021a6:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
        // update data /odom

        double dt = (time_ns - last_time_ns) / 1e9;
 80021aa:	4b71      	ldr	r3, [pc, #452]	@ (8002370 <timer_callback+0x2b8>)
 80021ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b0:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80021b4:	1a84      	subs	r4, r0, r2
 80021b6:	eb61 0503 	sbc.w	r5, r1, r3
 80021ba:	4620      	mov	r0, r4
 80021bc:	4629      	mov	r1, r5
 80021be:	f7fe f9fd 	bl	80005bc <__aeabi_ul2d>
 80021c2:	a363      	add	r3, pc, #396	@ (adr r3, 8002350 <timer_callback+0x298>)
 80021c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c8:	f7fe fb58 	bl	800087c <__aeabi_ddiv>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        last_time_ns = time_ns;
 80021d4:	4966      	ldr	r1, [pc, #408]	@ (8002370 <timer_callback+0x2b8>)
 80021d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80021da:	e9c1 2300 	strd	r2, r3, [r1]

        x_pos = x_pos + vel.vx * dt;
 80021de:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80021e2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80021e6:	f7fe fa1f 	bl	8000628 <__aeabi_dmul>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4610      	mov	r0, r2
 80021f0:	4619      	mov	r1, r3
 80021f2:	4b60      	ldr	r3, [pc, #384]	@ (8002374 <timer_callback+0x2bc>)
 80021f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021f8:	f7fe f860 	bl	80002bc <__adddf3>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	495c      	ldr	r1, [pc, #368]	@ (8002374 <timer_callback+0x2bc>)
 8002202:	e9c1 2300 	strd	r2, r3, [r1]
        y_pos = y_pos + vel.vy * dt;
 8002206:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800220a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800220e:	f7fe fa0b 	bl	8000628 <__aeabi_dmul>
 8002212:	4602      	mov	r2, r0
 8002214:	460b      	mov	r3, r1
 8002216:	4610      	mov	r0, r2
 8002218:	4619      	mov	r1, r3
 800221a:	4b57      	ldr	r3, [pc, #348]	@ (8002378 <timer_callback+0x2c0>)
 800221c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002220:	f7fe f84c 	bl	80002bc <__adddf3>
 8002224:	4602      	mov	r2, r0
 8002226:	460b      	mov	r3, r1
 8002228:	4953      	ldr	r1, [pc, #332]	@ (8002378 <timer_callback+0x2c0>)
 800222a:	e9c1 2300 	strd	r2, r3, [r1]

        odom_msg.pose.pose.position.x = x_pos;
 800222e:	4b51      	ldr	r3, [pc, #324]	@ (8002374 <timer_callback+0x2bc>)
 8002230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002234:	4948      	ldr	r1, [pc, #288]	@ (8002358 <timer_callback+0x2a0>)
 8002236:	e9c1 2308 	strd	r2, r3, [r1, #32]
        odom_msg.pose.pose.position.y = y_pos;
 800223a:	4b4f      	ldr	r3, [pc, #316]	@ (8002378 <timer_callback+0x2c0>)
 800223c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002240:	4945      	ldr	r1, [pc, #276]	@ (8002358 <timer_callback+0x2a0>)
 8002242:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        odom_msg.pose.pose.position.z = z_pos;
 8002246:	4b4d      	ldr	r3, [pc, #308]	@ (800237c <timer_callback+0x2c4>)
 8002248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800224c:	4942      	ldr	r1, [pc, #264]	@ (8002358 <timer_callback+0x2a0>)
 800224e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        odom_msg.pose.pose.orientation = q;
 8002252:	4b41      	ldr	r3, [pc, #260]	@ (8002358 <timer_callback+0x2a0>)
 8002254:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8002258:	f107 0510 	add.w	r5, r7, #16
 800225c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800225e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002260:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002264:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        odom_msg.twist.twist.linear.x = vel.vx;
 8002268:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800226c:	493a      	ldr	r1, [pc, #232]	@ (8002358 <timer_callback+0x2a0>)
 800226e:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178
        odom_msg.twist.twist.linear.y = vel.vy;
 8002272:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002276:	4938      	ldr	r1, [pc, #224]	@ (8002358 <timer_callback+0x2a0>)
 8002278:	e9c1 2360 	strd	r2, r3, [r1, #384]	@ 0x180
        odom_msg.twist.twist.angular.z = omega;
 800227c:	4b40      	ldr	r3, [pc, #256]	@ (8002380 <timer_callback+0x2c8>)
 800227e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002282:	4935      	ldr	r1, [pc, #212]	@ (8002358 <timer_callback+0x2a0>)
 8002284:	e9c1 2368 	strd	r2, r3, [r1, #416]	@ 0x1a0


        tf.header.stamp.sec = time_ns / 1000000000ULL;
 8002288:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800228c:	a32c      	add	r3, pc, #176	@ (adr r3, 8002340 <timer_callback+0x288>)
 800228e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002292:	f7fe fd41 	bl	8000d18 <__aeabi_uldivmod>
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	4b3a      	ldr	r3, [pc, #232]	@ (8002384 <timer_callback+0x2cc>)
 800229c:	601a      	str	r2, [r3, #0]
        tf.header.stamp.nanosec = time_ns % 1000000000ULL;
 800229e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80022a2:	a327      	add	r3, pc, #156	@ (adr r3, 8002340 <timer_callback+0x288>)
 80022a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a8:	f7fe fd36 	bl	8000d18 <__aeabi_uldivmod>
 80022ac:	4b35      	ldr	r3, [pc, #212]	@ (8002384 <timer_callback+0x2cc>)
 80022ae:	605a      	str	r2, [r3, #4]

        tf.transform.translation.x = x_pos;
 80022b0:	4b30      	ldr	r3, [pc, #192]	@ (8002374 <timer_callback+0x2bc>)
 80022b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b6:	4933      	ldr	r1, [pc, #204]	@ (8002384 <timer_callback+0x2cc>)
 80022b8:	e9c1 2308 	strd	r2, r3, [r1, #32]
        tf.transform.translation.y = y_pos;
 80022bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002378 <timer_callback+0x2c0>)
 80022be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c2:	4930      	ldr	r1, [pc, #192]	@ (8002384 <timer_callback+0x2cc>)
 80022c4:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        tf.transform.translation.z = z_pos;
 80022c8:	4b2c      	ldr	r3, [pc, #176]	@ (800237c <timer_callback+0x2c4>)
 80022ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ce:	492d      	ldr	r1, [pc, #180]	@ (8002384 <timer_callback+0x2cc>)
 80022d0:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

        tf.transform.rotation = q;
 80022d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002384 <timer_callback+0x2cc>)
 80022d6:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 80022da:	f107 0510 	add.w	r5, r7, #16
 80022de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022e2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80022e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        tf_msg.transforms.data = &tf;
 80022ea:	4b27      	ldr	r3, [pc, #156]	@ (8002388 <timer_callback+0x2d0>)
 80022ec:	4a25      	ldr	r2, [pc, #148]	@ (8002384 <timer_callback+0x2cc>)
 80022ee:	601a      	str	r2, [r3, #0]
        tf_msg.transforms.size = 1;
 80022f0:	4b25      	ldr	r3, [pc, #148]	@ (8002388 <timer_callback+0x2d0>)
 80022f2:	2201      	movs	r2, #1
 80022f4:	605a      	str	r2, [r3, #4]
        tf_msg.transforms.capacity = 1;
 80022f6:	4b24      	ldr	r3, [pc, #144]	@ (8002388 <timer_callback+0x2d0>)
 80022f8:	2201      	movs	r2, #1
 80022fa:	609a      	str	r2, [r3, #8]
		RCSOFTCHECK(rcl_publish(&odom_pub, &odom_msg, NULL));
 80022fc:	2200      	movs	r2, #0
 80022fe:	4916      	ldr	r1, [pc, #88]	@ (8002358 <timer_callback+0x2a0>)
 8002300:	4822      	ldr	r0, [pc, #136]	@ (800238c <timer_callback+0x2d4>)
 8002302:	f009 f959 	bl	800b5b8 <rcl_publish>
 8002306:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8002308:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800230a:	2b00      	cmp	r3, #0
 800230c:	d005      	beq.n	800231a <timer_callback+0x262>
 800230e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002310:	f240 210d 	movw	r1, #525	@ 0x20d
 8002314:	481e      	ldr	r0, [pc, #120]	@ (8002390 <timer_callback+0x2d8>)
 8002316:	f017 fa83 	bl	8019820 <iprintf>
		RCSOFTCHECK(rcl_publish(&tf_pub, &tf_msg, NULL));
 800231a:	2200      	movs	r2, #0
 800231c:	491a      	ldr	r1, [pc, #104]	@ (8002388 <timer_callback+0x2d0>)
 800231e:	481d      	ldr	r0, [pc, #116]	@ (8002394 <timer_callback+0x2dc>)
 8002320:	f009 f94a 	bl	800b5b8 <rcl_publish>
 8002324:	64b8      	str	r0, [r7, #72]	@ 0x48
 8002326:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <timer_callback+0x280>
 800232c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800232e:	f240 210e 	movw	r1, #526	@ 0x20e
 8002332:	4817      	ldr	r0, [pc, #92]	@ (8002390 <timer_callback+0x2d8>)
 8002334:	f017 fa74 	bl	8019820 <iprintf>
	}
}
 8002338:	bf00      	nop
 800233a:	3760      	adds	r7, #96	@ 0x60
 800233c:	46bd      	mov	sp, r7
 800233e:	bdb0      	pop	{r4, r5, r7, pc}
 8002340:	3b9aca00 	.word	0x3b9aca00
	...
 8002354:	41cdcd65 	.word	0x41cdcd65
 8002358:	20006d30 	.word	0x20006d30
 800235c:	20006ca8 	.word	0x20006ca8
 8002360:	20006ca0 	.word	0x20006ca0
 8002364:	20006c70 	.word	0x20006c70
 8002368:	20006c68 	.word	0x20006c68
 800236c:	20000000 	.word	0x20000000
 8002370:	20007078 	.word	0x20007078
 8002374:	20007060 	.word	0x20007060
 8002378:	20007068 	.word	0x20007068
 800237c:	20007070 	.word	0x20007070
 8002380:	20006c60 	.word	0x20006c60
 8002384:	20006ff8 	.word	0x20006ff8
 8002388:	20007050 	.word	0x20007050
 800238c:	20006cd0 	.word	0x20006cd0
 8002390:	0801c2d0 	.word	0x0801c2d0
 8002394:	20006cd4 	.word	0x20006cd4

08002398 <Task_pub_sub>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task_pub_sub */
void Task_pub_sub(void *argument)
{
 8002398:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800239c:	b0bc      	sub	sp, #240	@ 0xf0
 800239e:	af02      	add	r7, sp, #8
 80023a0:	6378      	str	r0, [r7, #52]	@ 0x34
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 80023a2:	4b85      	ldr	r3, [pc, #532]	@ (80025b8 <Task_pub_sub+0x220>)
 80023a4:	9301      	str	r3, [sp, #4]
 80023a6:	4b85      	ldr	r3, [pc, #532]	@ (80025bc <Task_pub_sub+0x224>)
 80023a8:	9300      	str	r3, [sp, #0]
 80023aa:	4b85      	ldr	r3, [pc, #532]	@ (80025c0 <Task_pub_sub+0x228>)
 80023ac:	4a85      	ldr	r2, [pc, #532]	@ (80025c4 <Task_pub_sub+0x22c>)
 80023ae:	4986      	ldr	r1, [pc, #536]	@ (80025c8 <Task_pub_sub+0x230>)
 80023b0:	2001      	movs	r0, #1
 80023b2:	f00a f935 	bl	800c620 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 80023b6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80023ba:	4618      	mov	r0, r3
 80023bc:	f00a f856 	bl	800c46c <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 80023c0:	4b82      	ldr	r3, [pc, #520]	@ (80025cc <Task_pub_sub+0x234>)
 80023c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	  freeRTOS_allocator.deallocate = microros_deallocate;
 80023c6:	4b82      	ldr	r3, [pc, #520]	@ (80025d0 <Task_pub_sub+0x238>)
 80023c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	  freeRTOS_allocator.reallocate = microros_reallocate;
 80023cc:	4b81      	ldr	r3, [pc, #516]	@ (80025d4 <Task_pub_sub+0x23c>)
 80023ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 80023d2:	4b81      	ldr	r3, [pc, #516]	@ (80025d8 <Task_pub_sub+0x240>)
 80023d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 80023d8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80023dc:	4618      	mov	r0, r3
 80023de:	f00a f861 	bl	800c4a4 <rcutils_set_default_allocator>
 80023e2:	4603      	mov	r3, r0
 80023e4:	f083 0301 	eor.w	r3, r3, #1
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d004      	beq.n	80023f8 <Task_pub_sub+0x60>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 80023ee:	f240 212f 	movw	r1, #559	@ 0x22f
 80023f2:	487a      	ldr	r0, [pc, #488]	@ (80025dc <Task_pub_sub+0x244>)
 80023f4:	f017 fa14 	bl	8019820 <iprintf>
	  }

	 // Initialize micro-ROS allocator
	 allocator = rcl_get_default_allocator();
 80023f8:	4c79      	ldr	r4, [pc, #484]	@ (80025e0 <Task_pub_sub+0x248>)
 80023fa:	f107 0318 	add.w	r3, r7, #24
 80023fe:	4618      	mov	r0, r3
 8002400:	f00a f842 	bl	800c488 <rcutils_get_default_allocator>
 8002404:	4625      	mov	r5, r4
 8002406:	f107 0418 	add.w	r4, r7, #24
 800240a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800240c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800240e:	6823      	ldr	r3, [r4, #0]
 8002410:	602b      	str	r3, [r5, #0]

	 // create init_options
	 rclc_support_init(&support, 0, NULL, &allocator);
 8002412:	4b73      	ldr	r3, [pc, #460]	@ (80025e0 <Task_pub_sub+0x248>)
 8002414:	2200      	movs	r2, #0
 8002416:	2100      	movs	r1, #0
 8002418:	4872      	ldr	r0, [pc, #456]	@ (80025e4 <Task_pub_sub+0x24c>)
 800241a:	f009 feff 	bl	800c21c <rclc_support_init>

	 //create node_sub
	 rclc_node_init_default(&node, "stm32_node","", &support);
 800241e:	4b71      	ldr	r3, [pc, #452]	@ (80025e4 <Task_pub_sub+0x24c>)
 8002420:	4a71      	ldr	r2, [pc, #452]	@ (80025e8 <Task_pub_sub+0x250>)
 8002422:	4972      	ldr	r1, [pc, #456]	@ (80025ec <Task_pub_sub+0x254>)
 8002424:	4872      	ldr	r0, [pc, #456]	@ (80025f0 <Task_pub_sub+0x258>)
 8002426:	f009 ff43 	bl	800c2b0 <rclc_node_init_default>

	  // create publisher
	 rclc_publisher_init_default(
 800242a:	f008 ff01 	bl	800b230 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 800242e:	4602      	mov	r2, r0
 8002430:	4b70      	ldr	r3, [pc, #448]	@ (80025f4 <Task_pub_sub+0x25c>)
 8002432:	496f      	ldr	r1, [pc, #444]	@ (80025f0 <Task_pub_sub+0x258>)
 8002434:	4870      	ldr	r0, [pc, #448]	@ (80025f8 <Task_pub_sub+0x260>)
 8002436:	f009 ff77 	bl	800c328 <rclc_publisher_init_default>
		ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
	    "/odom_data");


	//create subscriber
	rclc_subscription_init_default(
 800243a:	f007 fa55 	bl	80098e8 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 800243e:	4602      	mov	r2, r0
 8002440:	4b6e      	ldr	r3, [pc, #440]	@ (80025fc <Task_pub_sub+0x264>)
 8002442:	496b      	ldr	r1, [pc, #428]	@ (80025f0 <Task_pub_sub+0x258>)
 8002444:	486e      	ldr	r0, [pc, #440]	@ (8002600 <Task_pub_sub+0x268>)
 8002446:	f009 ffa3 	bl	800c390 <rclc_subscription_init_default>
		&subscriber,
		&node,
		ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
		"/cmd_vel");

	rclc_publisher_init_default(
 800244a:	f00a ff1d 	bl	800d288 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>
 800244e:	4602      	mov	r2, r0
 8002450:	4b6c      	ldr	r3, [pc, #432]	@ (8002604 <Task_pub_sub+0x26c>)
 8002452:	4967      	ldr	r1, [pc, #412]	@ (80025f0 <Task_pub_sub+0x258>)
 8002454:	486c      	ldr	r0, [pc, #432]	@ (8002608 <Task_pub_sub+0x270>)
 8002456:	f009 ff67 	bl	800c328 <rclc_publisher_init_default>
	    &node,
	    ROSIDL_GET_MSG_TYPE_SUPPORT(tf2_msgs, msg, TFMessage),
	    "/tf");
	// create timer
	rcl_timer_t timer;
	const unsigned int timer_timeout = 1000;
 800245a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800245e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	RCCHECK(rclc_timer_init_default(
 8002462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002466:	2200      	movs	r2, #0
 8002468:	613b      	str	r3, [r7, #16]
 800246a:	617a      	str	r2, [r7, #20]
 800246c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002470:	4622      	mov	r2, r4
 8002472:	462b      	mov	r3, r5
 8002474:	f04f 0000 	mov.w	r0, #0
 8002478:	f04f 0100 	mov.w	r1, #0
 800247c:	0159      	lsls	r1, r3, #5
 800247e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002482:	0150      	lsls	r0, r2, #5
 8002484:	4602      	mov	r2, r0
 8002486:	460b      	mov	r3, r1
 8002488:	4621      	mov	r1, r4
 800248a:	ebb2 0801 	subs.w	r8, r2, r1
 800248e:	4629      	mov	r1, r5
 8002490:	eb63 0901 	sbc.w	r9, r3, r1
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	f04f 0300 	mov.w	r3, #0
 800249c:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80024a0:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80024a4:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80024a8:	4690      	mov	r8, r2
 80024aa:	4699      	mov	r9, r3
 80024ac:	4623      	mov	r3, r4
 80024ae:	eb18 0a03 	adds.w	sl, r8, r3
 80024b2:	462b      	mov	r3, r5
 80024b4:	eb49 0b03 	adc.w	fp, r9, r3
 80024b8:	f04f 0200 	mov.w	r2, #0
 80024bc:	f04f 0300 	mov.w	r3, #0
 80024c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80024c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80024c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80024cc:	ebb2 010a 	subs.w	r1, r2, sl
 80024d0:	6039      	str	r1, [r7, #0]
 80024d2:	eb63 030b 	sbc.w	r3, r3, fp
 80024d6:	607b      	str	r3, [r7, #4]
 80024d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024dc:	4603      	mov	r3, r0
 80024de:	4622      	mov	r2, r4
 80024e0:	189b      	adds	r3, r3, r2
 80024e2:	60bb      	str	r3, [r7, #8]
 80024e4:	462b      	mov	r3, r5
 80024e6:	460a      	mov	r2, r1
 80024e8:	eb42 0303 	adc.w	r3, r2, r3
 80024ec:	60fb      	str	r3, [r7, #12]
 80024ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024f2:	f107 00c8 	add.w	r0, r7, #200	@ 0xc8
 80024f6:	4945      	ldr	r1, [pc, #276]	@ (800260c <Task_pub_sub+0x274>)
 80024f8:	9100      	str	r1, [sp, #0]
 80024fa:	493a      	ldr	r1, [pc, #232]	@ (80025e4 <Task_pub_sub+0x24c>)
 80024fc:	f009 ff7c 	bl	800c3f8 <rclc_timer_init_default>
 8002500:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
 8002504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d006      	beq.n	800251a <Task_pub_sub+0x182>
 800250c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8002510:	f240 2152 	movw	r1, #594	@ 0x252
 8002514:	483e      	ldr	r0, [pc, #248]	@ (8002610 <Task_pub_sub+0x278>)
 8002516:	f017 f983 	bl	8019820 <iprintf>
		&support,
		RCL_MS_TO_NS(timer_timeout),
		timer_callback));

	// create executor
	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 800251a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800251e:	4618      	mov	r0, r3
 8002520:	f009 fbf8 	bl	800bd14 <rclc_executor_get_zero_initialized_executor>
	rclc_executor_init(&executor, &support.context, 2, &allocator);
 8002524:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8002528:	4b2d      	ldr	r3, [pc, #180]	@ (80025e0 <Task_pub_sub+0x248>)
 800252a:	2202      	movs	r2, #2
 800252c:	492d      	ldr	r1, [pc, #180]	@ (80025e4 <Task_pub_sub+0x24c>)
 800252e:	f009 fbfb 	bl	800bd28 <rclc_executor_init>

	// add subscriber callback to the executor
	rclc_executor_add_subscription(&executor, &subscriber, &msg_cmd_vel, &cmd_vel_callback, ON_NEW_DATA);
 8002532:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8002536:	2300      	movs	r3, #0
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	4b36      	ldr	r3, [pc, #216]	@ (8002614 <Task_pub_sub+0x27c>)
 800253c:	4a36      	ldr	r2, [pc, #216]	@ (8002618 <Task_pub_sub+0x280>)
 800253e:	4930      	ldr	r1, [pc, #192]	@ (8002600 <Task_pub_sub+0x268>)
 8002540:	f009 fc5e 	bl	800be00 <rclc_executor_add_subscription>
	// add time for executor
	rclc_executor_add_timer(&executor, &timer);
 8002544:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 8002548:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800254c:	4611      	mov	r1, r2
 800254e:	4618      	mov	r0, r3
 8002550:	f009 fc8a 	bl	800be68 <rclc_executor_add_timer>

    if (rmw_uros_sync_session(10) != RMW_RET_OK) {
 8002554:	200a      	movs	r0, #10
 8002556:	f00a fa27 	bl	800c9a8 <rmw_uros_sync_session>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d002      	beq.n	8002566 <Task_pub_sub+0x1ce>
        printf("Time sync failed\n");
 8002560:	482e      	ldr	r0, [pc, #184]	@ (800261c <Task_pub_sub+0x284>)
 8002562:	f017 f9c5 	bl	80198f0 <puts>
    }

    // init data odom
    odom_msg.header.frame_id.data = "odom";
 8002566:	4b2e      	ldr	r3, [pc, #184]	@ (8002620 <Task_pub_sub+0x288>)
 8002568:	4a2e      	ldr	r2, [pc, #184]	@ (8002624 <Task_pub_sub+0x28c>)
 800256a:	609a      	str	r2, [r3, #8]
    odom_msg.child_frame_id.data  = "base_link";
 800256c:	4b2c      	ldr	r3, [pc, #176]	@ (8002620 <Task_pub_sub+0x288>)
 800256e:	4a2e      	ldr	r2, [pc, #184]	@ (8002628 <Task_pub_sub+0x290>)
 8002570:	615a      	str	r2, [r3, #20]

    tf.header.frame_id.data = "odom";
 8002572:	4b2e      	ldr	r3, [pc, #184]	@ (800262c <Task_pub_sub+0x294>)
 8002574:	4a2b      	ldr	r2, [pc, #172]	@ (8002624 <Task_pub_sub+0x28c>)
 8002576:	609a      	str	r2, [r3, #8]
    tf.child_frame_id.data = "base_link";
 8002578:	4b2c      	ldr	r3, [pc, #176]	@ (800262c <Task_pub_sub+0x294>)
 800257a:	4a2b      	ldr	r2, [pc, #172]	@ (8002628 <Task_pub_sub+0x290>)
 800257c:	615a      	str	r2, [r3, #20]
	while(1) {
		cnt_pub++;
 800257e:	4b2c      	ldr	r3, [pc, #176]	@ (8002630 <Task_pub_sub+0x298>)
 8002580:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002584:	f04f 0200 	mov.w	r2, #0
 8002588:	4b2a      	ldr	r3, [pc, #168]	@ (8002634 <Task_pub_sub+0x29c>)
 800258a:	f7fd fe97 	bl	80002bc <__adddf3>
 800258e:	4602      	mov	r2, r0
 8002590:	460b      	mov	r3, r1
 8002592:	4927      	ldr	r1, [pc, #156]	@ (8002630 <Task_pub_sub+0x298>)
 8002594:	e9c1 2300 	strd	r2, r3, [r1]
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002598:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800259c:	4826      	ldr	r0, [pc, #152]	@ (8002638 <Task_pub_sub+0x2a0>)
 800259e:	f001 fc74 	bl	8003e8a <HAL_GPIO_TogglePin>
		rclc_executor_spin_some(&executor, RCL_MS_TO_NS(10));
 80025a2:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80025a6:	4a25      	ldr	r2, [pc, #148]	@ (800263c <Task_pub_sub+0x2a4>)
 80025a8:	f04f 0300 	mov.w	r3, #0
 80025ac:	4608      	mov	r0, r1
 80025ae:	f009 fccf 	bl	800bf50 <rclc_executor_spin_some>
		cnt_pub++;
 80025b2:	bf00      	nop
 80025b4:	e7e3      	b.n	800257e <Task_pub_sub+0x1e6>
 80025b6:	bf00      	nop
 80025b8:	08002f49 	.word	0x08002f49
 80025bc:	08002ee1 	.word	0x08002ee1
 80025c0:	08002ec1 	.word	0x08002ec1
 80025c4:	08002e95 	.word	0x08002e95
 80025c8:	20006b10 	.word	0x20006b10
 80025cc:	08002715 	.word	0x08002715
 80025d0:	08002759 	.word	0x08002759
 80025d4:	08002791 	.word	0x08002791
 80025d8:	080027fd 	.word	0x080027fd
 80025dc:	0801c2fc 	.word	0x0801c2fc
 80025e0:	20006d10 	.word	0x20006d10
 80025e4:	20006cdc 	.word	0x20006cdc
 80025e8:	0801c324 	.word	0x0801c324
 80025ec:	0801c328 	.word	0x0801c328
 80025f0:	20006d24 	.word	0x20006d24
 80025f4:	0801c334 	.word	0x0801c334
 80025f8:	20006cd0 	.word	0x20006cd0
 80025fc:	0801c340 	.word	0x0801c340
 8002600:	20006cd8 	.word	0x20006cd8
 8002604:	0801c34c 	.word	0x0801c34c
 8002608:	20006cd4 	.word	0x20006cd4
 800260c:	080020b9 	.word	0x080020b9
 8002610:	0801c350 	.word	0x0801c350
 8002614:	080014e5 	.word	0x080014e5
 8002618:	20006c28 	.word	0x20006c28
 800261c:	0801c37c 	.word	0x0801c37c
 8002620:	20006d30 	.word	0x20006d30
 8002624:	0801c390 	.word	0x0801c390
 8002628:	0801c398 	.word	0x0801c398
 800262c:	20006ff8 	.word	0x20006ff8
 8002630:	20006cb8 	.word	0x20006cb8
 8002634:	3ff00000 	.word	0x3ff00000
 8002638:	40020800 	.word	0x40020800
 800263c:	00989680 	.word	0x00989680

08002640 <Task_IMU>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_IMU */
void Task_IMU(void *argument)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_IMU */
  /* Infinite loop */
  while(1) {
	    cnt_imu++;
 8002648:	4b1a      	ldr	r3, [pc, #104]	@ (80026b4 <Task_IMU+0x74>)
 800264a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800264e:	f04f 0200 	mov.w	r2, #0
 8002652:	4b19      	ldr	r3, [pc, #100]	@ (80026b8 <Task_IMU+0x78>)
 8002654:	f7fd fe32 	bl	80002bc <__adddf3>
 8002658:	4602      	mov	r2, r0
 800265a:	460b      	mov	r3, r1
 800265c:	4915      	ldr	r1, [pc, #84]	@ (80026b4 <Task_IMU+0x74>)
 800265e:	e9c1 2300 	strd	r2, r3, [r1]
		MPU6050ReadA();
 8002662:	f7ff f879 	bl	8001758 <MPU6050ReadA>
		MPU6050ReadG();
 8002666:	f7ff f80b 	bl	8001680 <MPU6050ReadG>
		filter(AX, AY, AZ, GX, GY,GZ);
 800266a:	4b14      	ldr	r3, [pc, #80]	@ (80026bc <Task_IMU+0x7c>)
 800266c:	edd3 7a00 	vldr	s15, [r3]
 8002670:	4b13      	ldr	r3, [pc, #76]	@ (80026c0 <Task_IMU+0x80>)
 8002672:	ed93 7a00 	vldr	s14, [r3]
 8002676:	4b13      	ldr	r3, [pc, #76]	@ (80026c4 <Task_IMU+0x84>)
 8002678:	edd3 6a00 	vldr	s13, [r3]
 800267c:	4b12      	ldr	r3, [pc, #72]	@ (80026c8 <Task_IMU+0x88>)
 800267e:	ed93 6a00 	vldr	s12, [r3]
 8002682:	4b12      	ldr	r3, [pc, #72]	@ (80026cc <Task_IMU+0x8c>)
 8002684:	edd3 5a00 	vldr	s11, [r3]
 8002688:	4b11      	ldr	r3, [pc, #68]	@ (80026d0 <Task_IMU+0x90>)
 800268a:	ed93 5a00 	vldr	s10, [r3]
 800268e:	eef0 2a45 	vmov.f32	s5, s10
 8002692:	eeb0 2a65 	vmov.f32	s4, s11
 8002696:	eef0 1a46 	vmov.f32	s3, s12
 800269a:	eeb0 1a66 	vmov.f32	s2, s13
 800269e:	eef0 0a47 	vmov.f32	s1, s14
 80026a2:	eeb0 0a67 	vmov.f32	s0, s15
 80026a6:	f7ff f8c3 	bl	8001830 <filter>
		vTaskDelay(pdMS_TO_TICKS(1));
 80026aa:	2001      	movs	r0, #1
 80026ac:	f005 fbde 	bl	8007e6c <vTaskDelay>
	    cnt_imu++;
 80026b0:	bf00      	nop
 80026b2:	e7c9      	b.n	8002648 <Task_IMU+0x8>
 80026b4:	20006cc0 	.word	0x20006cc0
 80026b8:	3ff00000 	.word	0x3ff00000
 80026bc:	20006c84 	.word	0x20006c84
 80026c0:	20006c88 	.word	0x20006c88
 80026c4:	20006c8c 	.word	0x20006c8c
 80026c8:	20006c90 	.word	0x20006c90
 80026cc:	20006c94 	.word	0x20006c94
 80026d0:	20006c98 	.word	0x20006c98

080026d4 <Task_control>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_control */
void Task_control(void *argument)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_control */
  /* Infinite loop */
  while(1) {
		cnt_control++;
 80026dc:	4b08      	ldr	r3, [pc, #32]	@ (8002700 <Task_control+0x2c>)
 80026de:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026e2:	f04f 0200 	mov.w	r2, #0
 80026e6:	4b07      	ldr	r3, [pc, #28]	@ (8002704 <Task_control+0x30>)
 80026e8:	f7fd fde8 	bl	80002bc <__adddf3>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4903      	ldr	r1, [pc, #12]	@ (8002700 <Task_control+0x2c>)
 80026f2:	e9c1 2300 	strd	r2, r3, [r1]
		vTaskDelay(pdMS_TO_TICKS(5));
 80026f6:	2005      	movs	r0, #5
 80026f8:	f005 fbb8 	bl	8007e6c <vTaskDelay>
		cnt_control++;
 80026fc:	bf00      	nop
 80026fe:	e7ed      	b.n	80026dc <Task_control+0x8>
 8002700:	20006cc8 	.word	0x20006cc8
 8002704:	3ff00000 	.word	0x3ff00000

08002708 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800270c:	b672      	cpsid	i
}
 800270e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002710:	bf00      	nop
 8002712:	e7fd      	b.n	8002710 <Error_Handler+0x8>

08002714 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800271e:	4b0c      	ldr	r3, [pc, #48]	@ (8002750 <microros_allocate+0x3c>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	461a      	mov	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4413      	add	r3, r2
 8002728:	461a      	mov	r2, r3
 800272a:	4b09      	ldr	r3, [pc, #36]	@ (8002750 <microros_allocate+0x3c>)
 800272c:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800272e:	4b09      	ldr	r3, [pc, #36]	@ (8002754 <microros_allocate+0x40>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4413      	add	r3, r2
 8002738:	461a      	mov	r2, r3
 800273a:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <microros_allocate+0x40>)
 800273c:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7fe fc80 	bl	8001044 <pvPortMallocMicroROS>
 8002744:	4603      	mov	r3, r0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20007080 	.word	0x20007080
 8002754:	20007084 	.word	0x20007084

08002758 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00c      	beq.n	8002782 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f7fe fd8f 	bl	800128c <getBlockSize>
 800276e:	4603      	mov	r3, r0
 8002770:	4a06      	ldr	r2, [pc, #24]	@ (800278c <microros_deallocate+0x34>)
 8002772:	6812      	ldr	r2, [r2, #0]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	461a      	mov	r2, r3
 8002778:	4b04      	ldr	r3, [pc, #16]	@ (800278c <microros_deallocate+0x34>)
 800277a:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f7fe fd29 	bl	80011d4 <vPortFreeMicroROS>
  }
}
 8002782:	bf00      	nop
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20007084 	.word	0x20007084

08002790 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800279c:	4b15      	ldr	r3, [pc, #84]	@ (80027f4 <microros_reallocate+0x64>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	461a      	mov	r2, r3
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	4413      	add	r3, r2
 80027a6:	461a      	mov	r2, r3
 80027a8:	4b12      	ldr	r3, [pc, #72]	@ (80027f4 <microros_reallocate+0x64>)
 80027aa:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80027ac:	4b12      	ldr	r3, [pc, #72]	@ (80027f8 <microros_reallocate+0x68>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	461a      	mov	r2, r3
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	4413      	add	r3, r2
 80027b6:	461a      	mov	r2, r3
 80027b8:	4b0f      	ldr	r3, [pc, #60]	@ (80027f8 <microros_reallocate+0x68>)
 80027ba:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d104      	bne.n	80027cc <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 80027c2:	68b8      	ldr	r0, [r7, #8]
 80027c4:	f7fe fc3e 	bl	8001044 <pvPortMallocMicroROS>
 80027c8:	4603      	mov	r3, r0
 80027ca:	e00e      	b.n	80027ea <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f7fe fd5d 	bl	800128c <getBlockSize>
 80027d2:	4603      	mov	r3, r0
 80027d4:	4a08      	ldr	r2, [pc, #32]	@ (80027f8 <microros_reallocate+0x68>)
 80027d6:	6812      	ldr	r2, [r2, #0]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	461a      	mov	r2, r3
 80027dc:	4b06      	ldr	r3, [pc, #24]	@ (80027f8 <microros_reallocate+0x68>)
 80027de:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 80027e0:	68b9      	ldr	r1, [r7, #8]
 80027e2:	68f8      	ldr	r0, [r7, #12]
 80027e4:	f7fe fd70 	bl	80012c8 <pvPortReallocMicroROS>
 80027e8:	4603      	mov	r3, r0
  }
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20007080 	.word	0x20007080
 80027f8:	20007084 	.word	0x20007084

080027fc <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	68ba      	ldr	r2, [r7, #8]
 800280c:	fb02 f303 	mul.w	r3, r2, r3
 8002810:	4a0c      	ldr	r2, [pc, #48]	@ (8002844 <microros_zero_allocate+0x48>)
 8002812:	6812      	ldr	r2, [r2, #0]
 8002814:	4413      	add	r3, r2
 8002816:	461a      	mov	r2, r3
 8002818:	4b0a      	ldr	r3, [pc, #40]	@ (8002844 <microros_zero_allocate+0x48>)
 800281a:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	68ba      	ldr	r2, [r7, #8]
 8002820:	fb02 f303 	mul.w	r3, r2, r3
 8002824:	4a08      	ldr	r2, [pc, #32]	@ (8002848 <microros_zero_allocate+0x4c>)
 8002826:	6812      	ldr	r2, [r2, #0]
 8002828:	4413      	add	r3, r2
 800282a:	461a      	mov	r2, r3
 800282c:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <microros_zero_allocate+0x4c>)
 800282e:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002830:	68b9      	ldr	r1, [r7, #8]
 8002832:	68f8      	ldr	r0, [r7, #12]
 8002834:	f7fe fd75 	bl	8001322 <pvPortCallocMicroROS>
 8002838:	4603      	mov	r3, r0
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	20007080 	.word	0x20007080
 8002848:	20007084 	.word	0x20007084
 800284c:	00000000 	.word	0x00000000

08002850 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002850:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002854:	b086      	sub	sp, #24
 8002856:	af00      	add	r7, sp, #0
 8002858:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800285c:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 800285e:	2300      	movs	r3, #0
 8002860:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002862:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002866:	a320      	add	r3, pc, #128	@ (adr r3, 80028e8 <UTILS_NanosecondsToTimespec+0x98>)
 8002868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800286c:	f7fe fa04 	bl	8000c78 <__aeabi_ldivmod>
 8002870:	4602      	mov	r2, r0
 8002872:	460b      	mov	r3, r1
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 800287a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800287e:	a31a      	add	r3, pc, #104	@ (adr r3, 80028e8 <UTILS_NanosecondsToTimespec+0x98>)
 8002880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002884:	f7fe f9f8 	bl	8000c78 <__aeabi_ldivmod>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	2b00      	cmp	r3, #0
 8002892:	da20      	bge.n	80028d6 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	4a11      	ldr	r2, [pc, #68]	@ (80028e0 <UTILS_NanosecondsToTimespec+0x90>)
 800289a:	fb82 1203 	smull	r1, r2, r2, r3
 800289e:	1712      	asrs	r2, r2, #28
 80028a0:	17db      	asrs	r3, r3, #31
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	3301      	adds	r3, #1
 80028a6:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ae:	6979      	ldr	r1, [r7, #20]
 80028b0:	17c8      	asrs	r0, r1, #31
 80028b2:	460c      	mov	r4, r1
 80028b4:	4605      	mov	r5, r0
 80028b6:	ebb2 0804 	subs.w	r8, r2, r4
 80028ba:	eb63 0905 	sbc.w	r9, r3, r5
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	4906      	ldr	r1, [pc, #24]	@ (80028e4 <UTILS_NanosecondsToTimespec+0x94>)
 80028cc:	fb01 f303 	mul.w	r3, r1, r3
 80028d0:	441a      	add	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	609a      	str	r2, [r3, #8]
    }
}
 80028d6:	bf00      	nop
 80028d8:	3718      	adds	r7, #24
 80028da:	46bd      	mov	sp, r7
 80028dc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80028e0:	44b82fa1 	.word	0x44b82fa1
 80028e4:	3b9aca00 	.word	0x3b9aca00
 80028e8:	3b9aca00 	.word	0x3b9aca00
 80028ec:	00000000 	.word	0x00000000

080028f0 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 80028f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028f4:	b08e      	sub	sp, #56	@ 0x38
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80028fa:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 80028fc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002900:	2300      	movs	r3, #0
 8002902:	6013      	str	r3, [r2, #0]
 8002904:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002906:	f04f 0200 	mov.w	r2, #0
 800290a:	f04f 0300 	mov.w	r3, #0
 800290e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002912:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002916:	4618      	mov	r0, r3
 8002918:	f005 fde0 	bl	80084dc <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 800291c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800291e:	17da      	asrs	r2, r3, #31
 8002920:	61bb      	str	r3, [r7, #24]
 8002922:	61fa      	str	r2, [r7, #28]
 8002924:	f04f 0200 	mov.w	r2, #0
 8002928:	f04f 0300 	mov.w	r3, #0
 800292c:	69b9      	ldr	r1, [r7, #24]
 800292e:	000b      	movs	r3, r1
 8002930:	2200      	movs	r2, #0
 8002932:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002938:	2200      	movs	r2, #0
 800293a:	461c      	mov	r4, r3
 800293c:	4615      	mov	r5, r2
 800293e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002942:	1911      	adds	r1, r2, r4
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	416b      	adcs	r3, r5
 8002948:	60fb      	str	r3, [r7, #12]
 800294a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800294e:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002952:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002956:	4602      	mov	r2, r0
 8002958:	460b      	mov	r3, r1
 800295a:	f04f 0400 	mov.w	r4, #0
 800295e:	f04f 0500 	mov.w	r5, #0
 8002962:	015d      	lsls	r5, r3, #5
 8002964:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002968:	0154      	lsls	r4, r2, #5
 800296a:	4622      	mov	r2, r4
 800296c:	462b      	mov	r3, r5
 800296e:	ebb2 0800 	subs.w	r8, r2, r0
 8002972:	eb63 0901 	sbc.w	r9, r3, r1
 8002976:	f04f 0200 	mov.w	r2, #0
 800297a:	f04f 0300 	mov.w	r3, #0
 800297e:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002982:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002986:	ea4f 2248 	mov.w	r2, r8, lsl #9
 800298a:	4690      	mov	r8, r2
 800298c:	4699      	mov	r9, r3
 800298e:	eb18 0a00 	adds.w	sl, r8, r0
 8002992:	eb49 0b01 	adc.w	fp, r9, r1
 8002996:	f04f 0200 	mov.w	r2, #0
 800299a:	f04f 0300 	mov.w	r3, #0
 800299e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80029a2:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80029a6:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80029aa:	ebb2 040a 	subs.w	r4, r2, sl
 80029ae:	603c      	str	r4, [r7, #0]
 80029b0:	eb63 030b 	sbc.w	r3, r3, fp
 80029b4:	607b      	str	r3, [r7, #4]
 80029b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029ba:	4623      	mov	r3, r4
 80029bc:	181b      	adds	r3, r3, r0
 80029be:	613b      	str	r3, [r7, #16]
 80029c0:	462b      	mov	r3, r5
 80029c2:	eb41 0303 	adc.w	r3, r1, r3
 80029c6:	617b      	str	r3, [r7, #20]
 80029c8:	6a3a      	ldr	r2, [r7, #32]
 80029ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80029ce:	f7ff ff3f 	bl	8002850 <UTILS_NanosecondsToTimespec>

    return 0;
 80029d2:	2300      	movs	r3, #0
 80029d4:	4618      	mov	r0, r3
 80029d6:	3738      	adds	r7, #56	@ 0x38
 80029d8:	46bd      	mov	sp, r7
 80029da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080029e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029e6:	2300      	movs	r3, #0
 80029e8:	607b      	str	r3, [r7, #4]
 80029ea:	4b12      	ldr	r3, [pc, #72]	@ (8002a34 <HAL_MspInit+0x54>)
 80029ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ee:	4a11      	ldr	r2, [pc, #68]	@ (8002a34 <HAL_MspInit+0x54>)
 80029f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80029f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002a34 <HAL_MspInit+0x54>)
 80029f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029fe:	607b      	str	r3, [r7, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	603b      	str	r3, [r7, #0]
 8002a06:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <HAL_MspInit+0x54>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a34 <HAL_MspInit+0x54>)
 8002a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a12:	4b08      	ldr	r3, [pc, #32]	@ (8002a34 <HAL_MspInit+0x54>)
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a1a:	603b      	str	r3, [r7, #0]
 8002a1c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002a1e:	2200      	movs	r2, #0
 8002a20:	210f      	movs	r1, #15
 8002a22:	f06f 0001 	mvn.w	r0, #1
 8002a26:	f000 fc5a 	bl	80032de <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40023800 	.word	0x40023800

08002a38 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b08a      	sub	sp, #40	@ 0x28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a40:	f107 0314 	add.w	r3, r7, #20
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	60da      	str	r2, [r3, #12]
 8002a4e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a21      	ldr	r2, [pc, #132]	@ (8002adc <HAL_I2C_MspInit+0xa4>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d13c      	bne.n	8002ad4 <HAL_I2C_MspInit+0x9c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	4b20      	ldr	r3, [pc, #128]	@ (8002ae0 <HAL_I2C_MspInit+0xa8>)
 8002a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a62:	4a1f      	ldr	r2, [pc, #124]	@ (8002ae0 <HAL_I2C_MspInit+0xa8>)
 8002a64:	f043 0302 	orr.w	r3, r3, #2
 8002a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae0 <HAL_I2C_MspInit+0xa8>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6e:	f003 0302 	and.w	r3, r3, #2
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a7c:	2312      	movs	r3, #18
 8002a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a84:	2303      	movs	r3, #3
 8002a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002a88:	2304      	movs	r3, #4
 8002a8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a8c:	f107 0314 	add.w	r3, r7, #20
 8002a90:	4619      	mov	r1, r3
 8002a92:	4814      	ldr	r0, [pc, #80]	@ (8002ae4 <HAL_I2C_MspInit+0xac>)
 8002a94:	f001 f85c 	bl	8003b50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a98:	2308      	movs	r3, #8
 8002a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a9c:	2312      	movs	r3, #18
 8002a9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002aa8:	2309      	movs	r3, #9
 8002aaa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aac:	f107 0314 	add.w	r3, r7, #20
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	480c      	ldr	r0, [pc, #48]	@ (8002ae4 <HAL_I2C_MspInit+0xac>)
 8002ab4:	f001 f84c 	bl	8003b50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002ab8:	2300      	movs	r3, #0
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	4b08      	ldr	r3, [pc, #32]	@ (8002ae0 <HAL_I2C_MspInit+0xa8>)
 8002abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac0:	4a07      	ldr	r2, [pc, #28]	@ (8002ae0 <HAL_I2C_MspInit+0xa8>)
 8002ac2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ac6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ac8:	4b05      	ldr	r3, [pc, #20]	@ (8002ae0 <HAL_I2C_MspInit+0xa8>)
 8002aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002acc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002ad4:	bf00      	nop
 8002ad6:	3728      	adds	r7, #40	@ 0x28
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40005800 	.word	0x40005800
 8002ae0:	40023800 	.word	0x40023800
 8002ae4:	40020400 	.word	0x40020400

08002ae8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b08a      	sub	sp, #40	@ 0x28
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af0:	f107 0314 	add.w	r3, r7, #20
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	60da      	str	r2, [r3, #12]
 8002afe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a4d      	ldr	r2, [pc, #308]	@ (8002c3c <HAL_UART_MspInit+0x154>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	f040 8093 	bne.w	8002c32 <HAL_UART_MspInit+0x14a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	613b      	str	r3, [r7, #16]
 8002b10:	4b4b      	ldr	r3, [pc, #300]	@ (8002c40 <HAL_UART_MspInit+0x158>)
 8002b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b14:	4a4a      	ldr	r2, [pc, #296]	@ (8002c40 <HAL_UART_MspInit+0x158>)
 8002b16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b1c:	4b48      	ldr	r3, [pc, #288]	@ (8002c40 <HAL_UART_MspInit+0x158>)
 8002b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b24:	613b      	str	r3, [r7, #16]
 8002b26:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	4b44      	ldr	r3, [pc, #272]	@ (8002c40 <HAL_UART_MspInit+0x158>)
 8002b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b30:	4a43      	ldr	r2, [pc, #268]	@ (8002c40 <HAL_UART_MspInit+0x158>)
 8002b32:	f043 0301 	orr.w	r3, r3, #1
 8002b36:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b38:	4b41      	ldr	r3, [pc, #260]	@ (8002c40 <HAL_UART_MspInit+0x158>)
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002b44:	230c      	movs	r3, #12
 8002b46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b50:	2303      	movs	r3, #3
 8002b52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b54:	2307      	movs	r3, #7
 8002b56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b58:	f107 0314 	add.w	r3, r7, #20
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4839      	ldr	r0, [pc, #228]	@ (8002c44 <HAL_UART_MspInit+0x15c>)
 8002b60:	f000 fff6 	bl	8003b50 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002b64:	4b38      	ldr	r3, [pc, #224]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002b66:	4a39      	ldr	r2, [pc, #228]	@ (8002c4c <HAL_UART_MspInit+0x164>)
 8002b68:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002b6a:	4b37      	ldr	r3, [pc, #220]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002b6c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b70:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b72:	4b35      	ldr	r3, [pc, #212]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b78:	4b33      	ldr	r3, [pc, #204]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b7e:	4b32      	ldr	r3, [pc, #200]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002b80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b84:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b86:	4b30      	ldr	r3, [pc, #192]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002b92:	4b2d      	ldr	r3, [pc, #180]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002b94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b98:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002b9a:	4b2b      	ldr	r3, [pc, #172]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002b9c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002ba0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ba2:	4b29      	ldr	r3, [pc, #164]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002ba8:	4827      	ldr	r0, [pc, #156]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002baa:	f000 fbcf 	bl	800334c <HAL_DMA_Init>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002bb4:	f7ff fda8 	bl	8002708 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a23      	ldr	r2, [pc, #140]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002bbc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002bbe:	4a22      	ldr	r2, [pc, #136]	@ (8002c48 <HAL_UART_MspInit+0x160>)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002bc4:	4b22      	ldr	r3, [pc, #136]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002bc6:	4a23      	ldr	r2, [pc, #140]	@ (8002c54 <HAL_UART_MspInit+0x16c>)
 8002bc8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002bca:	4b21      	ldr	r3, [pc, #132]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002bcc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002bd0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bd2:	4b1f      	ldr	r3, [pc, #124]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002bd4:	2240      	movs	r2, #64	@ 0x40
 8002bd6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bde:	4b1c      	ldr	r3, [pc, #112]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002be0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002be4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002be6:	4b1a      	ldr	r3, [pc, #104]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bec:	4b18      	ldr	r3, [pc, #96]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002bf2:	4b17      	ldr	r3, [pc, #92]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002bf8:	4b15      	ldr	r3, [pc, #84]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002bfa:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002bfe:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c00:	4b13      	ldr	r3, [pc, #76]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002c06:	4812      	ldr	r0, [pc, #72]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002c08:	f000 fba0 	bl	800334c <HAL_DMA_Init>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002c12:	f7ff fd79 	bl	8002708 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a0d      	ldr	r2, [pc, #52]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002c1a:	639a      	str	r2, [r3, #56]	@ 0x38
 8002c1c:	4a0c      	ldr	r2, [pc, #48]	@ (8002c50 <HAL_UART_MspInit+0x168>)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002c22:	2200      	movs	r2, #0
 8002c24:	2105      	movs	r1, #5
 8002c26:	2026      	movs	r0, #38	@ 0x26
 8002c28:	f000 fb59 	bl	80032de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002c2c:	2026      	movs	r0, #38	@ 0x26
 8002c2e:	f000 fb72 	bl	8003316 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002c32:	bf00      	nop
 8002c34:	3728      	adds	r7, #40	@ 0x28
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	40004400 	.word	0x40004400
 8002c40:	40023800 	.word	0x40023800
 8002c44:	40020000 	.word	0x40020000
 8002c48:	20006b58 	.word	0x20006b58
 8002c4c:	40026088 	.word	0x40026088
 8002c50:	20006bb8 	.word	0x20006bb8
 8002c54:	400260a0 	.word	0x400260a0

08002c58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c5c:	bf00      	nop
 8002c5e:	e7fd      	b.n	8002c5c <NMI_Handler+0x4>

08002c60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c64:	bf00      	nop
 8002c66:	e7fd      	b.n	8002c64 <HardFault_Handler+0x4>

08002c68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c6c:	bf00      	nop
 8002c6e:	e7fd      	b.n	8002c6c <MemManage_Handler+0x4>

08002c70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c74:	bf00      	nop
 8002c76:	e7fd      	b.n	8002c74 <BusFault_Handler+0x4>

08002c78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c7c:	bf00      	nop
 8002c7e:	e7fd      	b.n	8002c7c <UsageFault_Handler+0x4>

08002c80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c84:	bf00      	nop
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c92:	f000 fa29 	bl	80030e8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002c96:	f005 fdab 	bl	80087f0 <xTaskGetSchedulerState>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d001      	beq.n	8002ca4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002ca0:	f006 fba2 	bl	80093e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ca4:	bf00      	nop
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002cac:	4802      	ldr	r0, [pc, #8]	@ (8002cb8 <DMA1_Stream5_IRQHandler+0x10>)
 8002cae:	f000 fce5 	bl	800367c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20006b58 	.word	0x20006b58

08002cbc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002cc0:	4802      	ldr	r0, [pc, #8]	@ (8002ccc <DMA1_Stream6_IRQHandler+0x10>)
 8002cc2:	f000 fcdb 	bl	800367c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002cc6:	bf00      	nop
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20006bb8 	.word	0x20006bb8

08002cd0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002cd4:	4802      	ldr	r0, [pc, #8]	@ (8002ce0 <USART2_IRQHandler+0x10>)
 8002cd6:	f002 fedf 	bl	8005a98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	20006b10 	.word	0x20006b10

08002ce4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  return 1;
 8002ce8:	2301      	movs	r3, #1
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <_kill>:

int _kill(int pid, int sig)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002cfe:	f017 f877 	bl	8019df0 <__errno>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2216      	movs	r2, #22
 8002d06:	601a      	str	r2, [r3, #0]
  return -1;
 8002d08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <_exit>:

void _exit (int status)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d1c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f7ff ffe7 	bl	8002cf4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d26:	bf00      	nop
 8002d28:	e7fd      	b.n	8002d26 <_exit+0x12>

08002d2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b086      	sub	sp, #24
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	60f8      	str	r0, [r7, #12]
 8002d32:	60b9      	str	r1, [r7, #8]
 8002d34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d36:	2300      	movs	r3, #0
 8002d38:	617b      	str	r3, [r7, #20]
 8002d3a:	e00a      	b.n	8002d52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d3c:	f3af 8000 	nop.w
 8002d40:	4601      	mov	r1, r0
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	1c5a      	adds	r2, r3, #1
 8002d46:	60ba      	str	r2, [r7, #8]
 8002d48:	b2ca      	uxtb	r2, r1
 8002d4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	617b      	str	r3, [r7, #20]
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	dbf0      	blt.n	8002d3c <_read+0x12>
  }

  return len;
 8002d5a:	687b      	ldr	r3, [r7, #4]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3718      	adds	r7, #24
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d70:	2300      	movs	r3, #0
 8002d72:	617b      	str	r3, [r7, #20]
 8002d74:	e009      	b.n	8002d8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	1c5a      	adds	r2, r3, #1
 8002d7a:	60ba      	str	r2, [r7, #8]
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	3301      	adds	r3, #1
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	dbf1      	blt.n	8002d76 <_write+0x12>
  }
  return len;
 8002d92:	687b      	ldr	r3, [r7, #4]
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3718      	adds	r7, #24
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <_close>:

int _close(int file)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002da4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002dc4:	605a      	str	r2, [r3, #4]
  return 0;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <_isatty>:

int _isatty(int file)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ddc:	2301      	movs	r3, #1
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr

08002dea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dea:	b480      	push	{r7}
 8002dec:	b085      	sub	sp, #20
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	60f8      	str	r0, [r7, #12]
 8002df2:	60b9      	str	r1, [r7, #8]
 8002df4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3714      	adds	r7, #20
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e0c:	4a14      	ldr	r2, [pc, #80]	@ (8002e60 <_sbrk+0x5c>)
 8002e0e:	4b15      	ldr	r3, [pc, #84]	@ (8002e64 <_sbrk+0x60>)
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e18:	4b13      	ldr	r3, [pc, #76]	@ (8002e68 <_sbrk+0x64>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d102      	bne.n	8002e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e20:	4b11      	ldr	r3, [pc, #68]	@ (8002e68 <_sbrk+0x64>)
 8002e22:	4a12      	ldr	r2, [pc, #72]	@ (8002e6c <_sbrk+0x68>)
 8002e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e26:	4b10      	ldr	r3, [pc, #64]	@ (8002e68 <_sbrk+0x64>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d207      	bcs.n	8002e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e34:	f016 ffdc 	bl	8019df0 <__errno>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	220c      	movs	r2, #12
 8002e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e42:	e009      	b.n	8002e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e44:	4b08      	ldr	r3, [pc, #32]	@ (8002e68 <_sbrk+0x64>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e4a:	4b07      	ldr	r3, [pc, #28]	@ (8002e68 <_sbrk+0x64>)
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4413      	add	r3, r2
 8002e52:	4a05      	ldr	r2, [pc, #20]	@ (8002e68 <_sbrk+0x64>)
 8002e54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e56:	68fb      	ldr	r3, [r7, #12]
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3718      	adds	r7, #24
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	20020000 	.word	0x20020000
 8002e64:	00000400 	.word	0x00000400
 8002e68:	2000708c 	.word	0x2000708c
 8002e6c:	200114b8 	.word	0x200114b8

08002e70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e74:	4b06      	ldr	r3, [pc, #24]	@ (8002e90 <SystemInit+0x20>)
 8002e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e7a:	4a05      	ldr	r2, [pc, #20]	@ (8002e90 <SystemInit+0x20>)
 8002e7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002ea2:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8002ea4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002ea8:	4904      	ldr	r1, [pc, #16]	@ (8002ebc <cubemx_transport_open+0x28>)
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f002 fd50 	bl	8005950 <HAL_UART_Receive_DMA>
    return true;
 8002eb0:	2301      	movs	r3, #1
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	20007090 	.word	0x20007090

08002ec0 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002ece:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f002 fd62 	bl	800599a <HAL_UART_DMAStop>
    return true;
 8002ed6:	2301      	movs	r3, #1
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3710      	adds	r7, #16
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	60b9      	str	r1, [r7, #8]
 8002eea:	607a      	str	r2, [r7, #4]
 8002eec:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002ef4:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b20      	cmp	r3, #32
 8002f00:	d11c      	bne.n	8002f3c <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	461a      	mov	r2, r3
 8002f08:	68b9      	ldr	r1, [r7, #8]
 8002f0a:	6978      	ldr	r0, [r7, #20]
 8002f0c:	f002 fca4 	bl	8005858 <HAL_UART_Transmit_DMA>
 8002f10:	4603      	mov	r3, r0
 8002f12:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002f14:	e002      	b.n	8002f1c <cubemx_transport_write+0x3c>
            osDelay(1);
 8002f16:	2001      	movs	r0, #1
 8002f18:	f003 ffec 	bl	8006ef4 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002f1c:	7cfb      	ldrb	r3, [r7, #19]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d105      	bne.n	8002f2e <cubemx_transport_write+0x4e>
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b20      	cmp	r3, #32
 8002f2c:	d1f3      	bne.n	8002f16 <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8002f2e:	7cfb      	ldrb	r3, [r7, #19]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <cubemx_transport_write+0x58>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	e002      	b.n	8002f3e <cubemx_transport_write+0x5e>
 8002f38:	2300      	movs	r3, #0
 8002f3a:	e000      	b.n	8002f3e <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8002f3c:	2300      	movs	r3, #0
    }
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3718      	adds	r7, #24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
	...

08002f48 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
 8002f54:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002f5c:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f62:	b672      	cpsid	i
}
 8002f64:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8002f72:	4a1c      	ldr	r2, [pc, #112]	@ (8002fe4 <cubemx_transport_read+0x9c>)
 8002f74:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f76:	b662      	cpsie	i
}
 8002f78:	bf00      	nop
        __enable_irq();
        ms_used++;
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8002f80:	2001      	movs	r0, #1
 8002f82:	f003 ffb7 	bl	8006ef4 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8002f86:	4b18      	ldr	r3, [pc, #96]	@ (8002fe8 <cubemx_transport_read+0xa0>)
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	4b16      	ldr	r3, [pc, #88]	@ (8002fe4 <cubemx_transport_read+0x9c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d103      	bne.n	8002f9a <cubemx_transport_read+0x52>
 8002f92:	69fa      	ldr	r2, [r7, #28]
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	dbe3      	blt.n	8002f62 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002f9e:	e011      	b.n	8002fc4 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8002fa0:	4b11      	ldr	r3, [pc, #68]	@ (8002fe8 <cubemx_transport_read+0xa0>)
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	68b9      	ldr	r1, [r7, #8]
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	440b      	add	r3, r1
 8002faa:	4910      	ldr	r1, [pc, #64]	@ (8002fec <cubemx_transport_read+0xa4>)
 8002fac:	5c8a      	ldrb	r2, [r1, r2]
 8002fae:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe8 <cubemx_transport_read+0xa0>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fba:	4a0b      	ldr	r2, [pc, #44]	@ (8002fe8 <cubemx_transport_read+0xa0>)
 8002fbc:	6013      	str	r3, [r2, #0]
        wrote++;
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002fc4:	4b08      	ldr	r3, [pc, #32]	@ (8002fe8 <cubemx_transport_read+0xa0>)
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	4b06      	ldr	r3, [pc, #24]	@ (8002fe4 <cubemx_transport_read+0x9c>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d003      	beq.n	8002fd8 <cubemx_transport_read+0x90>
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d3e3      	bcc.n	8002fa0 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002fd8:	69bb      	ldr	r3, [r7, #24]
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3720      	adds	r7, #32
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20007894 	.word	0x20007894
 8002fe8:	20007890 	.word	0x20007890
 8002fec:	20007090 	.word	0x20007090

08002ff0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ff0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003028 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ff4:	f7ff ff3c 	bl	8002e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ff8:	480c      	ldr	r0, [pc, #48]	@ (800302c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ffa:	490d      	ldr	r1, [pc, #52]	@ (8003030 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ffc:	4a0d      	ldr	r2, [pc, #52]	@ (8003034 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ffe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003000:	e002      	b.n	8003008 <LoopCopyDataInit>

08003002 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003002:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003004:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003006:	3304      	adds	r3, #4

08003008 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003008:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800300a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800300c:	d3f9      	bcc.n	8003002 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800300e:	4a0a      	ldr	r2, [pc, #40]	@ (8003038 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003010:	4c0a      	ldr	r4, [pc, #40]	@ (800303c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003012:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003014:	e001      	b.n	800301a <LoopFillZerobss>

08003016 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003016:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003018:	3204      	adds	r2, #4

0800301a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800301a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800301c:	d3fb      	bcc.n	8003016 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800301e:	f016 feed 	bl	8019dfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003022:	f7fe fd05 	bl	8001a30 <main>
  bx  lr    
 8003026:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003028:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800302c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003030:	20002e88 	.word	0x20002e88
  ldr r2, =_sidata
 8003034:	0801dfec 	.word	0x0801dfec
  ldr r2, =_sbss
 8003038:	20002e88 	.word	0x20002e88
  ldr r4, =_ebss
 800303c:	200114b8 	.word	0x200114b8

08003040 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003040:	e7fe      	b.n	8003040 <ADC_IRQHandler>
	...

08003044 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003048:	4b0e      	ldr	r3, [pc, #56]	@ (8003084 <HAL_Init+0x40>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a0d      	ldr	r2, [pc, #52]	@ (8003084 <HAL_Init+0x40>)
 800304e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003052:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003054:	4b0b      	ldr	r3, [pc, #44]	@ (8003084 <HAL_Init+0x40>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a0a      	ldr	r2, [pc, #40]	@ (8003084 <HAL_Init+0x40>)
 800305a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800305e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003060:	4b08      	ldr	r3, [pc, #32]	@ (8003084 <HAL_Init+0x40>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a07      	ldr	r2, [pc, #28]	@ (8003084 <HAL_Init+0x40>)
 8003066:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800306a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800306c:	2003      	movs	r0, #3
 800306e:	f000 f92b 	bl	80032c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003072:	200f      	movs	r0, #15
 8003074:	f000 f808 	bl	8003088 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003078:	f7ff fcb2 	bl	80029e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40023c00 	.word	0x40023c00

08003088 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003090:	4b12      	ldr	r3, [pc, #72]	@ (80030dc <HAL_InitTick+0x54>)
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	4b12      	ldr	r3, [pc, #72]	@ (80030e0 <HAL_InitTick+0x58>)
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	4619      	mov	r1, r3
 800309a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800309e:	fbb3 f3f1 	udiv	r3, r3, r1
 80030a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a6:	4618      	mov	r0, r3
 80030a8:	f000 f943 	bl	8003332 <HAL_SYSTICK_Config>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e00e      	b.n	80030d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b0f      	cmp	r3, #15
 80030ba:	d80a      	bhi.n	80030d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030bc:	2200      	movs	r2, #0
 80030be:	6879      	ldr	r1, [r7, #4]
 80030c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030c4:	f000 f90b 	bl	80032de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030c8:	4a06      	ldr	r2, [pc, #24]	@ (80030e4 <HAL_InitTick+0x5c>)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
 80030d0:	e000      	b.n	80030d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3708      	adds	r7, #8
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	2000000c 	.word	0x2000000c
 80030e0:	20000014 	.word	0x20000014
 80030e4:	20000010 	.word	0x20000010

080030e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030ec:	4b06      	ldr	r3, [pc, #24]	@ (8003108 <HAL_IncTick+0x20>)
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	461a      	mov	r2, r3
 80030f2:	4b06      	ldr	r3, [pc, #24]	@ (800310c <HAL_IncTick+0x24>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4413      	add	r3, r2
 80030f8:	4a04      	ldr	r2, [pc, #16]	@ (800310c <HAL_IncTick+0x24>)
 80030fa:	6013      	str	r3, [r2, #0]
}
 80030fc:	bf00      	nop
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	20000014 	.word	0x20000014
 800310c:	20007898 	.word	0x20007898

08003110 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  return uwTick;
 8003114:	4b03      	ldr	r3, [pc, #12]	@ (8003124 <HAL_GetTick+0x14>)
 8003116:	681b      	ldr	r3, [r3, #0]
}
 8003118:	4618      	mov	r0, r3
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	20007898 	.word	0x20007898

08003128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f003 0307 	and.w	r3, r3, #7
 8003136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003138:	4b0c      	ldr	r3, [pc, #48]	@ (800316c <__NVIC_SetPriorityGrouping+0x44>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800313e:	68ba      	ldr	r2, [r7, #8]
 8003140:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003144:	4013      	ands	r3, r2
 8003146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003150:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800315a:	4a04      	ldr	r2, [pc, #16]	@ (800316c <__NVIC_SetPriorityGrouping+0x44>)
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	60d3      	str	r3, [r2, #12]
}
 8003160:	bf00      	nop
 8003162:	3714      	adds	r7, #20
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	e000ed00 	.word	0xe000ed00

08003170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003174:	4b04      	ldr	r3, [pc, #16]	@ (8003188 <__NVIC_GetPriorityGrouping+0x18>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	0a1b      	lsrs	r3, r3, #8
 800317a:	f003 0307 	and.w	r3, r3, #7
}
 800317e:	4618      	mov	r0, r3
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	e000ed00 	.word	0xe000ed00

0800318c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	4603      	mov	r3, r0
 8003194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319a:	2b00      	cmp	r3, #0
 800319c:	db0b      	blt.n	80031b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	f003 021f 	and.w	r2, r3, #31
 80031a4:	4907      	ldr	r1, [pc, #28]	@ (80031c4 <__NVIC_EnableIRQ+0x38>)
 80031a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031aa:	095b      	lsrs	r3, r3, #5
 80031ac:	2001      	movs	r0, #1
 80031ae:	fa00 f202 	lsl.w	r2, r0, r2
 80031b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031b6:	bf00      	nop
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	e000e100 	.word	0xe000e100

080031c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4603      	mov	r3, r0
 80031d0:	6039      	str	r1, [r7, #0]
 80031d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	db0a      	blt.n	80031f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	b2da      	uxtb	r2, r3
 80031e0:	490c      	ldr	r1, [pc, #48]	@ (8003214 <__NVIC_SetPriority+0x4c>)
 80031e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e6:	0112      	lsls	r2, r2, #4
 80031e8:	b2d2      	uxtb	r2, r2
 80031ea:	440b      	add	r3, r1
 80031ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031f0:	e00a      	b.n	8003208 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	4908      	ldr	r1, [pc, #32]	@ (8003218 <__NVIC_SetPriority+0x50>)
 80031f8:	79fb      	ldrb	r3, [r7, #7]
 80031fa:	f003 030f 	and.w	r3, r3, #15
 80031fe:	3b04      	subs	r3, #4
 8003200:	0112      	lsls	r2, r2, #4
 8003202:	b2d2      	uxtb	r2, r2
 8003204:	440b      	add	r3, r1
 8003206:	761a      	strb	r2, [r3, #24]
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr
 8003214:	e000e100 	.word	0xe000e100
 8003218:	e000ed00 	.word	0xe000ed00

0800321c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800321c:	b480      	push	{r7}
 800321e:	b089      	sub	sp, #36	@ 0x24
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f003 0307 	and.w	r3, r3, #7
 800322e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	f1c3 0307 	rsb	r3, r3, #7
 8003236:	2b04      	cmp	r3, #4
 8003238:	bf28      	it	cs
 800323a:	2304      	movcs	r3, #4
 800323c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	3304      	adds	r3, #4
 8003242:	2b06      	cmp	r3, #6
 8003244:	d902      	bls.n	800324c <NVIC_EncodePriority+0x30>
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	3b03      	subs	r3, #3
 800324a:	e000      	b.n	800324e <NVIC_EncodePriority+0x32>
 800324c:	2300      	movs	r3, #0
 800324e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003250:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	fa02 f303 	lsl.w	r3, r2, r3
 800325a:	43da      	mvns	r2, r3
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	401a      	ands	r2, r3
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003264:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	fa01 f303 	lsl.w	r3, r1, r3
 800326e:	43d9      	mvns	r1, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003274:	4313      	orrs	r3, r2
         );
}
 8003276:	4618      	mov	r0, r3
 8003278:	3724      	adds	r7, #36	@ 0x24
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
	...

08003284 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	3b01      	subs	r3, #1
 8003290:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003294:	d301      	bcc.n	800329a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003296:	2301      	movs	r3, #1
 8003298:	e00f      	b.n	80032ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800329a:	4a0a      	ldr	r2, [pc, #40]	@ (80032c4 <SysTick_Config+0x40>)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	3b01      	subs	r3, #1
 80032a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032a2:	210f      	movs	r1, #15
 80032a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032a8:	f7ff ff8e 	bl	80031c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032ac:	4b05      	ldr	r3, [pc, #20]	@ (80032c4 <SysTick_Config+0x40>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032b2:	4b04      	ldr	r3, [pc, #16]	@ (80032c4 <SysTick_Config+0x40>)
 80032b4:	2207      	movs	r2, #7
 80032b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	e000e010 	.word	0xe000e010

080032c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f7ff ff29 	bl	8003128 <__NVIC_SetPriorityGrouping>
}
 80032d6:	bf00      	nop
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032de:	b580      	push	{r7, lr}
 80032e0:	b086      	sub	sp, #24
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	4603      	mov	r3, r0
 80032e6:	60b9      	str	r1, [r7, #8]
 80032e8:	607a      	str	r2, [r7, #4]
 80032ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032ec:	2300      	movs	r3, #0
 80032ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032f0:	f7ff ff3e 	bl	8003170 <__NVIC_GetPriorityGrouping>
 80032f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	68b9      	ldr	r1, [r7, #8]
 80032fa:	6978      	ldr	r0, [r7, #20]
 80032fc:	f7ff ff8e 	bl	800321c <NVIC_EncodePriority>
 8003300:	4602      	mov	r2, r0
 8003302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003306:	4611      	mov	r1, r2
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff ff5d 	bl	80031c8 <__NVIC_SetPriority>
}
 800330e:	bf00      	nop
 8003310:	3718      	adds	r7, #24
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b082      	sub	sp, #8
 800331a:	af00      	add	r7, sp, #0
 800331c:	4603      	mov	r3, r0
 800331e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003324:	4618      	mov	r0, r3
 8003326:	f7ff ff31 	bl	800318c <__NVIC_EnableIRQ>
}
 800332a:	bf00      	nop
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b082      	sub	sp, #8
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7ff ffa2 	bl	8003284 <SysTick_Config>
 8003340:	4603      	mov	r3, r0
}
 8003342:	4618      	mov	r0, r3
 8003344:	3708      	adds	r7, #8
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
	...

0800334c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003354:	2300      	movs	r3, #0
 8003356:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003358:	f7ff feda 	bl	8003110 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e099      	b.n	800349c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2202      	movs	r2, #2
 800336c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0201 	bic.w	r2, r2, #1
 8003386:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003388:	e00f      	b.n	80033aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800338a:	f7ff fec1 	bl	8003110 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b05      	cmp	r3, #5
 8003396:	d908      	bls.n	80033aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2220      	movs	r2, #32
 800339c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2203      	movs	r2, #3
 80033a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e078      	b.n	800349c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1e8      	bne.n	800338a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033c0:	697a      	ldr	r2, [r7, #20]
 80033c2:	4b38      	ldr	r3, [pc, #224]	@ (80034a4 <HAL_DMA_Init+0x158>)
 80033c4:	4013      	ands	r3, r2
 80033c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685a      	ldr	r2, [r3, #4]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033f6:	697a      	ldr	r2, [r7, #20]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003400:	2b04      	cmp	r3, #4
 8003402:	d107      	bne.n	8003414 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340c:	4313      	orrs	r3, r2
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	4313      	orrs	r3, r2
 8003412:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	697a      	ldr	r2, [r7, #20]
 800341a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	695b      	ldr	r3, [r3, #20]
 8003422:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	f023 0307 	bic.w	r3, r3, #7
 800342a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	4313      	orrs	r3, r2
 8003434:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343a:	2b04      	cmp	r3, #4
 800343c:	d117      	bne.n	800346e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	4313      	orrs	r3, r2
 8003446:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00e      	beq.n	800346e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f000 fb01 	bl	8003a58 <DMA_CheckFifoParam>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d008      	beq.n	800346e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2240      	movs	r2, #64	@ 0x40
 8003460:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800346a:	2301      	movs	r3, #1
 800346c:	e016      	b.n	800349c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 fab8 	bl	80039ec <DMA_CalcBaseAndBitshift>
 800347c:	4603      	mov	r3, r0
 800347e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003484:	223f      	movs	r2, #63	@ 0x3f
 8003486:	409a      	lsls	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2201      	movs	r2, #1
 8003496:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3718      	adds	r7, #24
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	f010803f 	.word	0xf010803f

080034a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
 80034b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034b6:	2300      	movs	r3, #0
 80034b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d101      	bne.n	80034ce <HAL_DMA_Start_IT+0x26>
 80034ca:	2302      	movs	r3, #2
 80034cc:	e040      	b.n	8003550 <HAL_DMA_Start_IT+0xa8>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d12f      	bne.n	8003542 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2202      	movs	r2, #2
 80034e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	68b9      	ldr	r1, [r7, #8]
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f000 fa4a 	bl	8003990 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003500:	223f      	movs	r2, #63	@ 0x3f
 8003502:	409a      	lsls	r2, r3
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 0216 	orr.w	r2, r2, #22
 8003516:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351c:	2b00      	cmp	r3, #0
 800351e:	d007      	beq.n	8003530 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f042 0208 	orr.w	r2, r2, #8
 800352e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f042 0201 	orr.w	r2, r2, #1
 800353e:	601a      	str	r2, [r3, #0]
 8003540:	e005      	b.n	800354e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800354a:	2302      	movs	r3, #2
 800354c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800354e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003550:	4618      	mov	r0, r3
 8003552:	3718      	adds	r7, #24
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003564:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003566:	f7ff fdd3 	bl	8003110 <HAL_GetTick>
 800356a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2b02      	cmp	r3, #2
 8003576:	d008      	beq.n	800358a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2280      	movs	r2, #128	@ 0x80
 800357c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e052      	b.n	8003630 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 0216 	bic.w	r2, r2, #22
 8003598:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	695a      	ldr	r2, [r3, #20]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035a8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d103      	bne.n	80035ba <HAL_DMA_Abort+0x62>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d007      	beq.n	80035ca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0208 	bic.w	r2, r2, #8
 80035c8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0201 	bic.w	r2, r2, #1
 80035d8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035da:	e013      	b.n	8003604 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035dc:	f7ff fd98 	bl	8003110 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b05      	cmp	r3, #5
 80035e8:	d90c      	bls.n	8003604 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2220      	movs	r2, #32
 80035ee:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2203      	movs	r2, #3
 80035f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e015      	b.n	8003630 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	d1e4      	bne.n	80035dc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003616:	223f      	movs	r2, #63	@ 0x3f
 8003618:	409a      	lsls	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d004      	beq.n	8003656 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2280      	movs	r2, #128	@ 0x80
 8003650:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e00c      	b.n	8003670 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2205      	movs	r2, #5
 800365a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0201 	bic.w	r2, r2, #1
 800366c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003684:	2300      	movs	r3, #0
 8003686:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003688:	4b8e      	ldr	r3, [pc, #568]	@ (80038c4 <HAL_DMA_IRQHandler+0x248>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a8e      	ldr	r2, [pc, #568]	@ (80038c8 <HAL_DMA_IRQHandler+0x24c>)
 800368e:	fba2 2303 	umull	r2, r3, r2, r3
 8003692:	0a9b      	lsrs	r3, r3, #10
 8003694:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a6:	2208      	movs	r2, #8
 80036a8:	409a      	lsls	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	4013      	ands	r3, r2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d01a      	beq.n	80036e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d013      	beq.n	80036e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0204 	bic.w	r2, r2, #4
 80036ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036d4:	2208      	movs	r2, #8
 80036d6:	409a      	lsls	r2, r3
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e0:	f043 0201 	orr.w	r2, r3, #1
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ec:	2201      	movs	r2, #1
 80036ee:	409a      	lsls	r2, r3
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	4013      	ands	r3, r2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d012      	beq.n	800371e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00b      	beq.n	800371e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800370a:	2201      	movs	r2, #1
 800370c:	409a      	lsls	r2, r3
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003716:	f043 0202 	orr.w	r2, r3, #2
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003722:	2204      	movs	r2, #4
 8003724:	409a      	lsls	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	4013      	ands	r3, r2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d012      	beq.n	8003754 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00b      	beq.n	8003754 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003740:	2204      	movs	r2, #4
 8003742:	409a      	lsls	r2, r3
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800374c:	f043 0204 	orr.w	r2, r3, #4
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003758:	2210      	movs	r2, #16
 800375a:	409a      	lsls	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	4013      	ands	r3, r2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d043      	beq.n	80037ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0308 	and.w	r3, r3, #8
 800376e:	2b00      	cmp	r3, #0
 8003770:	d03c      	beq.n	80037ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003776:	2210      	movs	r2, #16
 8003778:	409a      	lsls	r2, r3
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d018      	beq.n	80037be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d108      	bne.n	80037ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d024      	beq.n	80037ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	4798      	blx	r3
 80037aa:	e01f      	b.n	80037ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d01b      	beq.n	80037ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	4798      	blx	r3
 80037bc:	e016      	b.n	80037ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d107      	bne.n	80037dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 0208 	bic.w	r2, r2, #8
 80037da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d003      	beq.n	80037ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f0:	2220      	movs	r2, #32
 80037f2:	409a      	lsls	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	4013      	ands	r3, r2
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 808f 	beq.w	800391c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0310 	and.w	r3, r3, #16
 8003808:	2b00      	cmp	r3, #0
 800380a:	f000 8087 	beq.w	800391c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003812:	2220      	movs	r2, #32
 8003814:	409a      	lsls	r2, r3
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b05      	cmp	r3, #5
 8003824:	d136      	bne.n	8003894 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f022 0216 	bic.w	r2, r2, #22
 8003834:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695a      	ldr	r2, [r3, #20]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003844:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384a:	2b00      	cmp	r3, #0
 800384c:	d103      	bne.n	8003856 <HAL_DMA_IRQHandler+0x1da>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003852:	2b00      	cmp	r3, #0
 8003854:	d007      	beq.n	8003866 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f022 0208 	bic.w	r2, r2, #8
 8003864:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386a:	223f      	movs	r2, #63	@ 0x3f
 800386c:	409a      	lsls	r2, r3
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2201      	movs	r2, #1
 8003876:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003886:	2b00      	cmp	r3, #0
 8003888:	d07e      	beq.n	8003988 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	4798      	blx	r3
        }
        return;
 8003892:	e079      	b.n	8003988 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d01d      	beq.n	80038de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d10d      	bne.n	80038cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d031      	beq.n	800391c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	4798      	blx	r3
 80038c0:	e02c      	b.n	800391c <HAL_DMA_IRQHandler+0x2a0>
 80038c2:	bf00      	nop
 80038c4:	2000000c 	.word	0x2000000c
 80038c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d023      	beq.n	800391c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	4798      	blx	r3
 80038dc:	e01e      	b.n	800391c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10f      	bne.n	800390c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 0210 	bic.w	r2, r2, #16
 80038fa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003920:	2b00      	cmp	r3, #0
 8003922:	d032      	beq.n	800398a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003928:	f003 0301 	and.w	r3, r3, #1
 800392c:	2b00      	cmp	r3, #0
 800392e:	d022      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2205      	movs	r2, #5
 8003934:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0201 	bic.w	r2, r2, #1
 8003946:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	3301      	adds	r3, #1
 800394c:	60bb      	str	r3, [r7, #8]
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	429a      	cmp	r2, r3
 8003952:	d307      	bcc.n	8003964 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1f2      	bne.n	8003948 <HAL_DMA_IRQHandler+0x2cc>
 8003962:	e000      	b.n	8003966 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003964:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2201      	movs	r2, #1
 800396a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800397a:	2b00      	cmp	r3, #0
 800397c:	d005      	beq.n	800398a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	4798      	blx	r3
 8003986:	e000      	b.n	800398a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003988:	bf00      	nop
    }
  }
}
 800398a:	3718      	adds	r7, #24
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
 800399c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80039ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	2b40      	cmp	r3, #64	@ 0x40
 80039bc:	d108      	bne.n	80039d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80039ce:	e007      	b.n	80039e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	60da      	str	r2, [r3, #12]
}
 80039e0:	bf00      	nop
 80039e2:	3714      	adds	r7, #20
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	3b10      	subs	r3, #16
 80039fc:	4a14      	ldr	r2, [pc, #80]	@ (8003a50 <DMA_CalcBaseAndBitshift+0x64>)
 80039fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003a02:	091b      	lsrs	r3, r3, #4
 8003a04:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a06:	4a13      	ldr	r2, [pc, #76]	@ (8003a54 <DMA_CalcBaseAndBitshift+0x68>)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	461a      	mov	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2b03      	cmp	r3, #3
 8003a18:	d909      	bls.n	8003a2e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a22:	f023 0303 	bic.w	r3, r3, #3
 8003a26:	1d1a      	adds	r2, r3, #4
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a2c:	e007      	b.n	8003a3e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a36:	f023 0303 	bic.w	r3, r3, #3
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3714      	adds	r7, #20
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	aaaaaaab 	.word	0xaaaaaaab
 8003a54:	0801c45c 	.word	0x0801c45c

08003a58 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a60:	2300      	movs	r3, #0
 8003a62:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a68:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	699b      	ldr	r3, [r3, #24]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d11f      	bne.n	8003ab2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2b03      	cmp	r3, #3
 8003a76:	d856      	bhi.n	8003b26 <DMA_CheckFifoParam+0xce>
 8003a78:	a201      	add	r2, pc, #4	@ (adr r2, 8003a80 <DMA_CheckFifoParam+0x28>)
 8003a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a7e:	bf00      	nop
 8003a80:	08003a91 	.word	0x08003a91
 8003a84:	08003aa3 	.word	0x08003aa3
 8003a88:	08003a91 	.word	0x08003a91
 8003a8c:	08003b27 	.word	0x08003b27
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d046      	beq.n	8003b2a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aa0:	e043      	b.n	8003b2a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003aaa:	d140      	bne.n	8003b2e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ab0:	e03d      	b.n	8003b2e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003aba:	d121      	bne.n	8003b00 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	2b03      	cmp	r3, #3
 8003ac0:	d837      	bhi.n	8003b32 <DMA_CheckFifoParam+0xda>
 8003ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac8 <DMA_CheckFifoParam+0x70>)
 8003ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac8:	08003ad9 	.word	0x08003ad9
 8003acc:	08003adf 	.word	0x08003adf
 8003ad0:	08003ad9 	.word	0x08003ad9
 8003ad4:	08003af1 	.word	0x08003af1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	73fb      	strb	r3, [r7, #15]
      break;
 8003adc:	e030      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d025      	beq.n	8003b36 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aee:	e022      	b.n	8003b36 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003af8:	d11f      	bne.n	8003b3a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003afe:	e01c      	b.n	8003b3a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d903      	bls.n	8003b0e <DMA_CheckFifoParam+0xb6>
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	2b03      	cmp	r3, #3
 8003b0a:	d003      	beq.n	8003b14 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b0c:	e018      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	73fb      	strb	r3, [r7, #15]
      break;
 8003b12:	e015      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00e      	beq.n	8003b3e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	73fb      	strb	r3, [r7, #15]
      break;
 8003b24:	e00b      	b.n	8003b3e <DMA_CheckFifoParam+0xe6>
      break;
 8003b26:	bf00      	nop
 8003b28:	e00a      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;
 8003b2a:	bf00      	nop
 8003b2c:	e008      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;
 8003b2e:	bf00      	nop
 8003b30:	e006      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;
 8003b32:	bf00      	nop
 8003b34:	e004      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;
 8003b36:	bf00      	nop
 8003b38:	e002      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b3a:	bf00      	nop
 8003b3c:	e000      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;
 8003b3e:	bf00      	nop
    }
  } 
  
  return status; 
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3714      	adds	r7, #20
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop

08003b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b089      	sub	sp, #36	@ 0x24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b62:	2300      	movs	r3, #0
 8003b64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b66:	2300      	movs	r3, #0
 8003b68:	61fb      	str	r3, [r7, #28]
 8003b6a:	e159      	b.n	8003e20 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	fa02 f303 	lsl.w	r3, r2, r3
 8003b74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	f040 8148 	bne.w	8003e1a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d005      	beq.n	8003ba2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d130      	bne.n	8003c04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	2203      	movs	r2, #3
 8003bae:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb2:	43db      	mvns	r3, r3
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	69ba      	ldr	r2, [r7, #24]
 8003bd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bd8:	2201      	movs	r2, #1
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003be0:	43db      	mvns	r3, r3
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	4013      	ands	r3, r2
 8003be6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	091b      	lsrs	r3, r3, #4
 8003bee:	f003 0201 	and.w	r2, r3, #1
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f003 0303 	and.w	r3, r3, #3
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d017      	beq.n	8003c40 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	2203      	movs	r2, #3
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	43db      	mvns	r3, r3
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	4013      	ands	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f003 0303 	and.w	r3, r3, #3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d123      	bne.n	8003c94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	08da      	lsrs	r2, r3, #3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	3208      	adds	r2, #8
 8003c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	220f      	movs	r2, #15
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	691a      	ldr	r2, [r3, #16]
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	f003 0307 	and.w	r3, r3, #7
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	08da      	lsrs	r2, r3, #3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	3208      	adds	r2, #8
 8003c8e:	69b9      	ldr	r1, [r7, #24]
 8003c90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	005b      	lsls	r3, r3, #1
 8003c9e:	2203      	movs	r2, #3
 8003ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca4:	43db      	mvns	r3, r3
 8003ca6:	69ba      	ldr	r2, [r7, #24]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f003 0203 	and.w	r2, r3, #3
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69ba      	ldr	r2, [r7, #24]
 8003cc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f000 80a2 	beq.w	8003e1a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	4b57      	ldr	r3, [pc, #348]	@ (8003e38 <HAL_GPIO_Init+0x2e8>)
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cde:	4a56      	ldr	r2, [pc, #344]	@ (8003e38 <HAL_GPIO_Init+0x2e8>)
 8003ce0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ce4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ce6:	4b54      	ldr	r3, [pc, #336]	@ (8003e38 <HAL_GPIO_Init+0x2e8>)
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cee:	60fb      	str	r3, [r7, #12]
 8003cf0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cf2:	4a52      	ldr	r2, [pc, #328]	@ (8003e3c <HAL_GPIO_Init+0x2ec>)
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	089b      	lsrs	r3, r3, #2
 8003cf8:	3302      	adds	r3, #2
 8003cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	f003 0303 	and.w	r3, r3, #3
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	220f      	movs	r2, #15
 8003d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0e:	43db      	mvns	r3, r3
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	4013      	ands	r3, r2
 8003d14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a49      	ldr	r2, [pc, #292]	@ (8003e40 <HAL_GPIO_Init+0x2f0>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d019      	beq.n	8003d52 <HAL_GPIO_Init+0x202>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a48      	ldr	r2, [pc, #288]	@ (8003e44 <HAL_GPIO_Init+0x2f4>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d013      	beq.n	8003d4e <HAL_GPIO_Init+0x1fe>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a47      	ldr	r2, [pc, #284]	@ (8003e48 <HAL_GPIO_Init+0x2f8>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d00d      	beq.n	8003d4a <HAL_GPIO_Init+0x1fa>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a46      	ldr	r2, [pc, #280]	@ (8003e4c <HAL_GPIO_Init+0x2fc>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d007      	beq.n	8003d46 <HAL_GPIO_Init+0x1f6>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a45      	ldr	r2, [pc, #276]	@ (8003e50 <HAL_GPIO_Init+0x300>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d101      	bne.n	8003d42 <HAL_GPIO_Init+0x1f2>
 8003d3e:	2304      	movs	r3, #4
 8003d40:	e008      	b.n	8003d54 <HAL_GPIO_Init+0x204>
 8003d42:	2307      	movs	r3, #7
 8003d44:	e006      	b.n	8003d54 <HAL_GPIO_Init+0x204>
 8003d46:	2303      	movs	r3, #3
 8003d48:	e004      	b.n	8003d54 <HAL_GPIO_Init+0x204>
 8003d4a:	2302      	movs	r3, #2
 8003d4c:	e002      	b.n	8003d54 <HAL_GPIO_Init+0x204>
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e000      	b.n	8003d54 <HAL_GPIO_Init+0x204>
 8003d52:	2300      	movs	r3, #0
 8003d54:	69fa      	ldr	r2, [r7, #28]
 8003d56:	f002 0203 	and.w	r2, r2, #3
 8003d5a:	0092      	lsls	r2, r2, #2
 8003d5c:	4093      	lsls	r3, r2
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d64:	4935      	ldr	r1, [pc, #212]	@ (8003e3c <HAL_GPIO_Init+0x2ec>)
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	089b      	lsrs	r3, r3, #2
 8003d6a:	3302      	adds	r3, #2
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d72:	4b38      	ldr	r3, [pc, #224]	@ (8003e54 <HAL_GPIO_Init+0x304>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	43db      	mvns	r3, r3
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	4013      	ands	r3, r2
 8003d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d003      	beq.n	8003d96 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003d8e:	69ba      	ldr	r2, [r7, #24]
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d96:	4a2f      	ldr	r2, [pc, #188]	@ (8003e54 <HAL_GPIO_Init+0x304>)
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003e54 <HAL_GPIO_Init+0x304>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	43db      	mvns	r3, r3
 8003da6:	69ba      	ldr	r2, [r7, #24]
 8003da8:	4013      	ands	r3, r2
 8003daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d003      	beq.n	8003dc0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003dc0:	4a24      	ldr	r2, [pc, #144]	@ (8003e54 <HAL_GPIO_Init+0x304>)
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003dc6:	4b23      	ldr	r3, [pc, #140]	@ (8003e54 <HAL_GPIO_Init+0x304>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	43db      	mvns	r3, r3
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d003      	beq.n	8003dea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003de2:	69ba      	ldr	r2, [r7, #24]
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dea:	4a1a      	ldr	r2, [pc, #104]	@ (8003e54 <HAL_GPIO_Init+0x304>)
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003df0:	4b18      	ldr	r3, [pc, #96]	@ (8003e54 <HAL_GPIO_Init+0x304>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	43db      	mvns	r3, r3
 8003dfa:	69ba      	ldr	r2, [r7, #24]
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d003      	beq.n	8003e14 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e14:	4a0f      	ldr	r2, [pc, #60]	@ (8003e54 <HAL_GPIO_Init+0x304>)
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	61fb      	str	r3, [r7, #28]
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	2b0f      	cmp	r3, #15
 8003e24:	f67f aea2 	bls.w	8003b6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e28:	bf00      	nop
 8003e2a:	bf00      	nop
 8003e2c:	3724      	adds	r7, #36	@ 0x24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	40013800 	.word	0x40013800
 8003e40:	40020000 	.word	0x40020000
 8003e44:	40020400 	.word	0x40020400
 8003e48:	40020800 	.word	0x40020800
 8003e4c:	40020c00 	.word	0x40020c00
 8003e50:	40021000 	.word	0x40021000
 8003e54:	40013c00 	.word	0x40013c00

08003e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	460b      	mov	r3, r1
 8003e62:	807b      	strh	r3, [r7, #2]
 8003e64:	4613      	mov	r3, r2
 8003e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e68:	787b      	ldrb	r3, [r7, #1]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e6e:	887a      	ldrh	r2, [r7, #2]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e74:	e003      	b.n	8003e7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e76:	887b      	ldrh	r3, [r7, #2]
 8003e78:	041a      	lsls	r2, r3, #16
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	619a      	str	r2, [r3, #24]
}
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b085      	sub	sp, #20
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
 8003e92:	460b      	mov	r3, r1
 8003e94:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e9c:	887a      	ldrh	r2, [r7, #2]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	041a      	lsls	r2, r3, #16
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	43d9      	mvns	r1, r3
 8003ea8:	887b      	ldrh	r3, [r7, #2]
 8003eaa:	400b      	ands	r3, r1
 8003eac:	431a      	orrs	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	619a      	str	r2, [r3, #24]
}
 8003eb2:	bf00      	nop
 8003eb4:	3714      	adds	r7, #20
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
	...

08003ec0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e12b      	b.n	800412a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d106      	bne.n	8003eec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f7fe fda6 	bl	8002a38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2224      	movs	r2, #36	@ 0x24
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f022 0201 	bic.w	r2, r2, #1
 8003f02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f24:	f001 fc20 	bl	8005768 <HAL_RCC_GetPCLK1Freq>
 8003f28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	4a81      	ldr	r2, [pc, #516]	@ (8004134 <HAL_I2C_Init+0x274>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d807      	bhi.n	8003f44 <HAL_I2C_Init+0x84>
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	4a80      	ldr	r2, [pc, #512]	@ (8004138 <HAL_I2C_Init+0x278>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	bf94      	ite	ls
 8003f3c:	2301      	movls	r3, #1
 8003f3e:	2300      	movhi	r3, #0
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	e006      	b.n	8003f52 <HAL_I2C_Init+0x92>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	4a7d      	ldr	r2, [pc, #500]	@ (800413c <HAL_I2C_Init+0x27c>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	bf94      	ite	ls
 8003f4c:	2301      	movls	r3, #1
 8003f4e:	2300      	movhi	r3, #0
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e0e7      	b.n	800412a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	4a78      	ldr	r2, [pc, #480]	@ (8004140 <HAL_I2C_Init+0x280>)
 8003f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f62:	0c9b      	lsrs	r3, r3, #18
 8003f64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68ba      	ldr	r2, [r7, #8]
 8003f76:	430a      	orrs	r2, r1
 8003f78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	4a6a      	ldr	r2, [pc, #424]	@ (8004134 <HAL_I2C_Init+0x274>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d802      	bhi.n	8003f94 <HAL_I2C_Init+0xd4>
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	3301      	adds	r3, #1
 8003f92:	e009      	b.n	8003fa8 <HAL_I2C_Init+0xe8>
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003f9a:	fb02 f303 	mul.w	r3, r2, r3
 8003f9e:	4a69      	ldr	r2, [pc, #420]	@ (8004144 <HAL_I2C_Init+0x284>)
 8003fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa4:	099b      	lsrs	r3, r3, #6
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	6812      	ldr	r2, [r2, #0]
 8003fac:	430b      	orrs	r3, r1
 8003fae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	69db      	ldr	r3, [r3, #28]
 8003fb6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003fba:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	495c      	ldr	r1, [pc, #368]	@ (8004134 <HAL_I2C_Init+0x274>)
 8003fc4:	428b      	cmp	r3, r1
 8003fc6:	d819      	bhi.n	8003ffc <HAL_I2C_Init+0x13c>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	1e59      	subs	r1, r3, #1
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	005b      	lsls	r3, r3, #1
 8003fd2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fd6:	1c59      	adds	r1, r3, #1
 8003fd8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003fdc:	400b      	ands	r3, r1
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00a      	beq.n	8003ff8 <HAL_I2C_Init+0x138>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	1e59      	subs	r1, r3, #1
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ff6:	e051      	b.n	800409c <HAL_I2C_Init+0x1dc>
 8003ff8:	2304      	movs	r3, #4
 8003ffa:	e04f      	b.n	800409c <HAL_I2C_Init+0x1dc>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d111      	bne.n	8004028 <HAL_I2C_Init+0x168>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	1e58      	subs	r0, r3, #1
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6859      	ldr	r1, [r3, #4]
 800400c:	460b      	mov	r3, r1
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	440b      	add	r3, r1
 8004012:	fbb0 f3f3 	udiv	r3, r0, r3
 8004016:	3301      	adds	r3, #1
 8004018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800401c:	2b00      	cmp	r3, #0
 800401e:	bf0c      	ite	eq
 8004020:	2301      	moveq	r3, #1
 8004022:	2300      	movne	r3, #0
 8004024:	b2db      	uxtb	r3, r3
 8004026:	e012      	b.n	800404e <HAL_I2C_Init+0x18e>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	1e58      	subs	r0, r3, #1
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6859      	ldr	r1, [r3, #4]
 8004030:	460b      	mov	r3, r1
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	440b      	add	r3, r1
 8004036:	0099      	lsls	r1, r3, #2
 8004038:	440b      	add	r3, r1
 800403a:	fbb0 f3f3 	udiv	r3, r0, r3
 800403e:	3301      	adds	r3, #1
 8004040:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004044:	2b00      	cmp	r3, #0
 8004046:	bf0c      	ite	eq
 8004048:	2301      	moveq	r3, #1
 800404a:	2300      	movne	r3, #0
 800404c:	b2db      	uxtb	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <HAL_I2C_Init+0x196>
 8004052:	2301      	movs	r3, #1
 8004054:	e022      	b.n	800409c <HAL_I2C_Init+0x1dc>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d10e      	bne.n	800407c <HAL_I2C_Init+0x1bc>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	1e58      	subs	r0, r3, #1
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6859      	ldr	r1, [r3, #4]
 8004066:	460b      	mov	r3, r1
 8004068:	005b      	lsls	r3, r3, #1
 800406a:	440b      	add	r3, r1
 800406c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004070:	3301      	adds	r3, #1
 8004072:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004076:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800407a:	e00f      	b.n	800409c <HAL_I2C_Init+0x1dc>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	1e58      	subs	r0, r3, #1
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6859      	ldr	r1, [r3, #4]
 8004084:	460b      	mov	r3, r1
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	440b      	add	r3, r1
 800408a:	0099      	lsls	r1, r3, #2
 800408c:	440b      	add	r3, r1
 800408e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004092:	3301      	adds	r3, #1
 8004094:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004098:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800409c:	6879      	ldr	r1, [r7, #4]
 800409e:	6809      	ldr	r1, [r1, #0]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	69da      	ldr	r2, [r3, #28]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	431a      	orrs	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	430a      	orrs	r2, r1
 80040be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80040ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	6911      	ldr	r1, [r2, #16]
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	68d2      	ldr	r2, [r2, #12]
 80040d6:	4311      	orrs	r1, r2
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	6812      	ldr	r2, [r2, #0]
 80040dc:	430b      	orrs	r3, r1
 80040de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	695a      	ldr	r2, [r3, #20]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	431a      	orrs	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0201 	orr.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2220      	movs	r2, #32
 8004116:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3710      	adds	r7, #16
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	000186a0 	.word	0x000186a0
 8004138:	001e847f 	.word	0x001e847f
 800413c:	003d08ff 	.word	0x003d08ff
 8004140:	431bde83 	.word	0x431bde83
 8004144:	10624dd3 	.word	0x10624dd3

08004148 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b088      	sub	sp, #32
 800414c:	af02      	add	r7, sp, #8
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	4608      	mov	r0, r1
 8004152:	4611      	mov	r1, r2
 8004154:	461a      	mov	r2, r3
 8004156:	4603      	mov	r3, r0
 8004158:	817b      	strh	r3, [r7, #10]
 800415a:	460b      	mov	r3, r1
 800415c:	813b      	strh	r3, [r7, #8]
 800415e:	4613      	mov	r3, r2
 8004160:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004162:	f7fe ffd5 	bl	8003110 <HAL_GetTick>
 8004166:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800416e:	b2db      	uxtb	r3, r3
 8004170:	2b20      	cmp	r3, #32
 8004172:	f040 80d9 	bne.w	8004328 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	9300      	str	r3, [sp, #0]
 800417a:	2319      	movs	r3, #25
 800417c:	2201      	movs	r2, #1
 800417e:	496d      	ldr	r1, [pc, #436]	@ (8004334 <HAL_I2C_Mem_Write+0x1ec>)
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f000 fc8b 	bl	8004a9c <I2C_WaitOnFlagUntilTimeout>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d001      	beq.n	8004190 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800418c:	2302      	movs	r3, #2
 800418e:	e0cc      	b.n	800432a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004196:	2b01      	cmp	r3, #1
 8004198:	d101      	bne.n	800419e <HAL_I2C_Mem_Write+0x56>
 800419a:	2302      	movs	r3, #2
 800419c:	e0c5      	b.n	800432a <HAL_I2C_Mem_Write+0x1e2>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d007      	beq.n	80041c4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0201 	orr.w	r2, r2, #1
 80041c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2221      	movs	r2, #33	@ 0x21
 80041d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2240      	movs	r2, #64	@ 0x40
 80041e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6a3a      	ldr	r2, [r7, #32]
 80041ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80041f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	4a4d      	ldr	r2, [pc, #308]	@ (8004338 <HAL_I2C_Mem_Write+0x1f0>)
 8004204:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004206:	88f8      	ldrh	r0, [r7, #6]
 8004208:	893a      	ldrh	r2, [r7, #8]
 800420a:	8979      	ldrh	r1, [r7, #10]
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	9301      	str	r3, [sp, #4]
 8004210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	4603      	mov	r3, r0
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f000 fac2 	bl	80047a0 <I2C_RequestMemoryWrite>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d052      	beq.n	80042c8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e081      	b.n	800432a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f000 fd50 	bl	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00d      	beq.n	8004252 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423a:	2b04      	cmp	r3, #4
 800423c:	d107      	bne.n	800424e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800424c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e06b      	b.n	800432a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004256:	781a      	ldrb	r2, [r3, #0]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004262:	1c5a      	adds	r2, r3, #1
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800426c:	3b01      	subs	r3, #1
 800426e:	b29a      	uxth	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004278:	b29b      	uxth	r3, r3
 800427a:	3b01      	subs	r3, #1
 800427c:	b29a      	uxth	r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	695b      	ldr	r3, [r3, #20]
 8004288:	f003 0304 	and.w	r3, r3, #4
 800428c:	2b04      	cmp	r3, #4
 800428e:	d11b      	bne.n	80042c8 <HAL_I2C_Mem_Write+0x180>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004294:	2b00      	cmp	r3, #0
 8004296:	d017      	beq.n	80042c8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429c:	781a      	ldrb	r2, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a8:	1c5a      	adds	r2, r3, #1
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b2:	3b01      	subs	r3, #1
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042be:	b29b      	uxth	r3, r3
 80042c0:	3b01      	subs	r3, #1
 80042c2:	b29a      	uxth	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d1aa      	bne.n	8004226 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 fd43 	bl	8004d60 <I2C_WaitOnBTFFlagUntilTimeout>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00d      	beq.n	80042fc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e4:	2b04      	cmp	r3, #4
 80042e6:	d107      	bne.n	80042f8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042f6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e016      	b.n	800432a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800430a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2220      	movs	r2, #32
 8004310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004324:	2300      	movs	r3, #0
 8004326:	e000      	b.n	800432a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004328:	2302      	movs	r3, #2
  }
}
 800432a:	4618      	mov	r0, r3
 800432c:	3718      	adds	r7, #24
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	00100002 	.word	0x00100002
 8004338:	ffff0000 	.word	0xffff0000

0800433c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b08c      	sub	sp, #48	@ 0x30
 8004340:	af02      	add	r7, sp, #8
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	4608      	mov	r0, r1
 8004346:	4611      	mov	r1, r2
 8004348:	461a      	mov	r2, r3
 800434a:	4603      	mov	r3, r0
 800434c:	817b      	strh	r3, [r7, #10]
 800434e:	460b      	mov	r3, r1
 8004350:	813b      	strh	r3, [r7, #8]
 8004352:	4613      	mov	r3, r2
 8004354:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004356:	f7fe fedb 	bl	8003110 <HAL_GetTick>
 800435a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b20      	cmp	r3, #32
 8004366:	f040 8214 	bne.w	8004792 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800436a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436c:	9300      	str	r3, [sp, #0]
 800436e:	2319      	movs	r3, #25
 8004370:	2201      	movs	r2, #1
 8004372:	497b      	ldr	r1, [pc, #492]	@ (8004560 <HAL_I2C_Mem_Read+0x224>)
 8004374:	68f8      	ldr	r0, [r7, #12]
 8004376:	f000 fb91 	bl	8004a9c <I2C_WaitOnFlagUntilTimeout>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d001      	beq.n	8004384 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004380:	2302      	movs	r3, #2
 8004382:	e207      	b.n	8004794 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800438a:	2b01      	cmp	r3, #1
 800438c:	d101      	bne.n	8004392 <HAL_I2C_Mem_Read+0x56>
 800438e:	2302      	movs	r3, #2
 8004390:	e200      	b.n	8004794 <HAL_I2C_Mem_Read+0x458>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d007      	beq.n	80043b8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0201 	orr.w	r2, r2, #1
 80043b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2222      	movs	r2, #34	@ 0x22
 80043cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2240      	movs	r2, #64	@ 0x40
 80043d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2200      	movs	r2, #0
 80043dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80043e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4a5b      	ldr	r2, [pc, #364]	@ (8004564 <HAL_I2C_Mem_Read+0x228>)
 80043f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80043fa:	88f8      	ldrh	r0, [r7, #6]
 80043fc:	893a      	ldrh	r2, [r7, #8]
 80043fe:	8979      	ldrh	r1, [r7, #10]
 8004400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004402:	9301      	str	r3, [sp, #4]
 8004404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004406:	9300      	str	r3, [sp, #0]
 8004408:	4603      	mov	r3, r0
 800440a:	68f8      	ldr	r0, [r7, #12]
 800440c:	f000 fa5e 	bl	80048cc <I2C_RequestMemoryRead>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e1bc      	b.n	8004794 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800441e:	2b00      	cmp	r3, #0
 8004420:	d113      	bne.n	800444a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004422:	2300      	movs	r3, #0
 8004424:	623b      	str	r3, [r7, #32]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	623b      	str	r3, [r7, #32]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	623b      	str	r3, [r7, #32]
 8004436:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004446:	601a      	str	r2, [r3, #0]
 8004448:	e190      	b.n	800476c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800444e:	2b01      	cmp	r3, #1
 8004450:	d11b      	bne.n	800448a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004460:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004462:	2300      	movs	r3, #0
 8004464:	61fb      	str	r3, [r7, #28]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	695b      	ldr	r3, [r3, #20]
 800446c:	61fb      	str	r3, [r7, #28]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	61fb      	str	r3, [r7, #28]
 8004476:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004486:	601a      	str	r2, [r3, #0]
 8004488:	e170      	b.n	800476c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800448e:	2b02      	cmp	r3, #2
 8004490:	d11b      	bne.n	80044ca <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044a0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044b2:	2300      	movs	r3, #0
 80044b4:	61bb      	str	r3, [r7, #24]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	695b      	ldr	r3, [r3, #20]
 80044bc:	61bb      	str	r3, [r7, #24]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	699b      	ldr	r3, [r3, #24]
 80044c4:	61bb      	str	r3, [r7, #24]
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	e150      	b.n	800476c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044ca:	2300      	movs	r3, #0
 80044cc:	617b      	str	r3, [r7, #20]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	695b      	ldr	r3, [r3, #20]
 80044d4:	617b      	str	r3, [r7, #20]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	617b      	str	r3, [r7, #20]
 80044de:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80044e0:	e144      	b.n	800476c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044e6:	2b03      	cmp	r3, #3
 80044e8:	f200 80f1 	bhi.w	80046ce <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d123      	bne.n	800453c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	f000 fc79 	bl	8004df0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d001      	beq.n	8004508 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e145      	b.n	8004794 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	691a      	ldr	r2, [r3, #16]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004512:	b2d2      	uxtb	r2, r2
 8004514:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451a:	1c5a      	adds	r2, r3, #1
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004524:	3b01      	subs	r3, #1
 8004526:	b29a      	uxth	r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004530:	b29b      	uxth	r3, r3
 8004532:	3b01      	subs	r3, #1
 8004534:	b29a      	uxth	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800453a:	e117      	b.n	800476c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004540:	2b02      	cmp	r3, #2
 8004542:	d14e      	bne.n	80045e2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004546:	9300      	str	r3, [sp, #0]
 8004548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800454a:	2200      	movs	r2, #0
 800454c:	4906      	ldr	r1, [pc, #24]	@ (8004568 <HAL_I2C_Mem_Read+0x22c>)
 800454e:	68f8      	ldr	r0, [r7, #12]
 8004550:	f000 faa4 	bl	8004a9c <I2C_WaitOnFlagUntilTimeout>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d008      	beq.n	800456c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e11a      	b.n	8004794 <HAL_I2C_Mem_Read+0x458>
 800455e:	bf00      	nop
 8004560:	00100002 	.word	0x00100002
 8004564:	ffff0000 	.word	0xffff0000
 8004568:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800457a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	691a      	ldr	r2, [r3, #16]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004586:	b2d2      	uxtb	r2, r2
 8004588:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458e:	1c5a      	adds	r2, r3, #1
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	691a      	ldr	r2, [r3, #16]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b8:	b2d2      	uxtb	r2, r2
 80045ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c0:	1c5a      	adds	r2, r3, #1
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ca:	3b01      	subs	r3, #1
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	3b01      	subs	r3, #1
 80045da:	b29a      	uxth	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80045e0:	e0c4      	b.n	800476c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e8:	2200      	movs	r2, #0
 80045ea:	496c      	ldr	r1, [pc, #432]	@ (800479c <HAL_I2C_Mem_Read+0x460>)
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f000 fa55 	bl	8004a9c <I2C_WaitOnFlagUntilTimeout>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d001      	beq.n	80045fc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e0cb      	b.n	8004794 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800460a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	691a      	ldr	r2, [r3, #16]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004616:	b2d2      	uxtb	r2, r2
 8004618:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461e:	1c5a      	adds	r2, r3, #1
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004628:	3b01      	subs	r3, #1
 800462a:	b29a      	uxth	r2, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004634:	b29b      	uxth	r3, r3
 8004636:	3b01      	subs	r3, #1
 8004638:	b29a      	uxth	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800463e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004644:	2200      	movs	r2, #0
 8004646:	4955      	ldr	r1, [pc, #340]	@ (800479c <HAL_I2C_Mem_Read+0x460>)
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 fa27 	bl	8004a9c <I2C_WaitOnFlagUntilTimeout>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d001      	beq.n	8004658 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e09d      	b.n	8004794 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004666:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	691a      	ldr	r2, [r3, #16]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004672:	b2d2      	uxtb	r2, r2
 8004674:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800467a:	1c5a      	adds	r2, r3, #1
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004684:	3b01      	subs	r3, #1
 8004686:	b29a      	uxth	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004690:	b29b      	uxth	r3, r3
 8004692:	3b01      	subs	r3, #1
 8004694:	b29a      	uxth	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	691a      	ldr	r2, [r3, #16]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a4:	b2d2      	uxtb	r2, r2
 80046a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ac:	1c5a      	adds	r2, r3, #1
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b6:	3b01      	subs	r3, #1
 80046b8:	b29a      	uxth	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	3b01      	subs	r3, #1
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80046cc:	e04e      	b.n	800476c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046d0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f000 fb8c 	bl	8004df0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e058      	b.n	8004794 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	691a      	ldr	r2, [r3, #16]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ec:	b2d2      	uxtb	r2, r2
 80046ee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f4:	1c5a      	adds	r2, r3, #1
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046fe:	3b01      	subs	r3, #1
 8004700:	b29a      	uxth	r2, r3
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800470a:	b29b      	uxth	r3, r3
 800470c:	3b01      	subs	r3, #1
 800470e:	b29a      	uxth	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	f003 0304 	and.w	r3, r3, #4
 800471e:	2b04      	cmp	r3, #4
 8004720:	d124      	bne.n	800476c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004726:	2b03      	cmp	r3, #3
 8004728:	d107      	bne.n	800473a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004738:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	691a      	ldr	r2, [r3, #16]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004744:	b2d2      	uxtb	r2, r2
 8004746:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474c:	1c5a      	adds	r2, r3, #1
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004756:	3b01      	subs	r3, #1
 8004758:	b29a      	uxth	r2, r3
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004762:	b29b      	uxth	r3, r3
 8004764:	3b01      	subs	r3, #1
 8004766:	b29a      	uxth	r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004770:	2b00      	cmp	r3, #0
 8004772:	f47f aeb6 	bne.w	80044e2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2220      	movs	r2, #32
 800477a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800478e:	2300      	movs	r3, #0
 8004790:	e000      	b.n	8004794 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004792:	2302      	movs	r3, #2
  }
}
 8004794:	4618      	mov	r0, r3
 8004796:	3728      	adds	r7, #40	@ 0x28
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}
 800479c:	00010004 	.word	0x00010004

080047a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b088      	sub	sp, #32
 80047a4:	af02      	add	r7, sp, #8
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	4608      	mov	r0, r1
 80047aa:	4611      	mov	r1, r2
 80047ac:	461a      	mov	r2, r3
 80047ae:	4603      	mov	r3, r0
 80047b0:	817b      	strh	r3, [r7, #10]
 80047b2:	460b      	mov	r3, r1
 80047b4:	813b      	strh	r3, [r7, #8]
 80047b6:	4613      	mov	r3, r2
 80047b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047cc:	9300      	str	r3, [sp, #0]
 80047ce:	6a3b      	ldr	r3, [r7, #32]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f000 f960 	bl	8004a9c <I2C_WaitOnFlagUntilTimeout>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00d      	beq.n	80047fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047f0:	d103      	bne.n	80047fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e05f      	b.n	80048be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047fe:	897b      	ldrh	r3, [r7, #10]
 8004800:	b2db      	uxtb	r3, r3
 8004802:	461a      	mov	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800480c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800480e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004810:	6a3a      	ldr	r2, [r7, #32]
 8004812:	492d      	ldr	r1, [pc, #180]	@ (80048c8 <I2C_RequestMemoryWrite+0x128>)
 8004814:	68f8      	ldr	r0, [r7, #12]
 8004816:	f000 f9bb 	bl	8004b90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d001      	beq.n	8004824 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e04c      	b.n	80048be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004824:	2300      	movs	r3, #0
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	617b      	str	r3, [r7, #20]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800483a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800483c:	6a39      	ldr	r1, [r7, #32]
 800483e:	68f8      	ldr	r0, [r7, #12]
 8004840:	f000 fa46 	bl	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004844:	4603      	mov	r3, r0
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00d      	beq.n	8004866 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800484e:	2b04      	cmp	r3, #4
 8004850:	d107      	bne.n	8004862 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004860:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e02b      	b.n	80048be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004866:	88fb      	ldrh	r3, [r7, #6]
 8004868:	2b01      	cmp	r3, #1
 800486a:	d105      	bne.n	8004878 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800486c:	893b      	ldrh	r3, [r7, #8]
 800486e:	b2da      	uxtb	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	611a      	str	r2, [r3, #16]
 8004876:	e021      	b.n	80048bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004878:	893b      	ldrh	r3, [r7, #8]
 800487a:	0a1b      	lsrs	r3, r3, #8
 800487c:	b29b      	uxth	r3, r3
 800487e:	b2da      	uxtb	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004888:	6a39      	ldr	r1, [r7, #32]
 800488a:	68f8      	ldr	r0, [r7, #12]
 800488c:	f000 fa20 	bl	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d00d      	beq.n	80048b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489a:	2b04      	cmp	r3, #4
 800489c:	d107      	bne.n	80048ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e005      	b.n	80048be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048b2:	893b      	ldrh	r3, [r7, #8]
 80048b4:	b2da      	uxtb	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80048bc:	2300      	movs	r3, #0
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3718      	adds	r7, #24
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	00010002 	.word	0x00010002

080048cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b088      	sub	sp, #32
 80048d0:	af02      	add	r7, sp, #8
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	4608      	mov	r0, r1
 80048d6:	4611      	mov	r1, r2
 80048d8:	461a      	mov	r2, r3
 80048da:	4603      	mov	r3, r0
 80048dc:	817b      	strh	r3, [r7, #10]
 80048de:	460b      	mov	r3, r1
 80048e0:	813b      	strh	r3, [r7, #8]
 80048e2:	4613      	mov	r3, r2
 80048e4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048f4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004904:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004908:	9300      	str	r3, [sp, #0]
 800490a:	6a3b      	ldr	r3, [r7, #32]
 800490c:	2200      	movs	r2, #0
 800490e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004912:	68f8      	ldr	r0, [r7, #12]
 8004914:	f000 f8c2 	bl	8004a9c <I2C_WaitOnFlagUntilTimeout>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00d      	beq.n	800493a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004928:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800492c:	d103      	bne.n	8004936 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004934:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e0aa      	b.n	8004a90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800493a:	897b      	ldrh	r3, [r7, #10]
 800493c:	b2db      	uxtb	r3, r3
 800493e:	461a      	mov	r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004948:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800494a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494c:	6a3a      	ldr	r2, [r7, #32]
 800494e:	4952      	ldr	r1, [pc, #328]	@ (8004a98 <I2C_RequestMemoryRead+0x1cc>)
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	f000 f91d 	bl	8004b90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d001      	beq.n	8004960 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e097      	b.n	8004a90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004960:	2300      	movs	r3, #0
 8004962:	617b      	str	r3, [r7, #20]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	617b      	str	r3, [r7, #20]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	617b      	str	r3, [r7, #20]
 8004974:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004978:	6a39      	ldr	r1, [r7, #32]
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 f9a8 	bl	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00d      	beq.n	80049a2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498a:	2b04      	cmp	r3, #4
 800498c:	d107      	bne.n	800499e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800499c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e076      	b.n	8004a90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049a2:	88fb      	ldrh	r3, [r7, #6]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d105      	bne.n	80049b4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049a8:	893b      	ldrh	r3, [r7, #8]
 80049aa:	b2da      	uxtb	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	611a      	str	r2, [r3, #16]
 80049b2:	e021      	b.n	80049f8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80049b4:	893b      	ldrh	r3, [r7, #8]
 80049b6:	0a1b      	lsrs	r3, r3, #8
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	b2da      	uxtb	r2, r3
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049c4:	6a39      	ldr	r1, [r7, #32]
 80049c6:	68f8      	ldr	r0, [r7, #12]
 80049c8:	f000 f982 	bl	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00d      	beq.n	80049ee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d6:	2b04      	cmp	r3, #4
 80049d8:	d107      	bne.n	80049ea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e050      	b.n	8004a90 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049ee:	893b      	ldrh	r3, [r7, #8]
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049fa:	6a39      	ldr	r1, [r7, #32]
 80049fc:	68f8      	ldr	r0, [r7, #12]
 80049fe:	f000 f967 	bl	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00d      	beq.n	8004a24 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0c:	2b04      	cmp	r3, #4
 8004a0e:	d107      	bne.n	8004a20 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a1e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e035      	b.n	8004a90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a32:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a36:	9300      	str	r3, [sp, #0]
 8004a38:	6a3b      	ldr	r3, [r7, #32]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 f82b 	bl	8004a9c <I2C_WaitOnFlagUntilTimeout>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00d      	beq.n	8004a68 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a5a:	d103      	bne.n	8004a64 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a62:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e013      	b.n	8004a90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004a68:	897b      	ldrh	r3, [r7, #10]
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	f043 0301 	orr.w	r3, r3, #1
 8004a70:	b2da      	uxtb	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a7a:	6a3a      	ldr	r2, [r7, #32]
 8004a7c:	4906      	ldr	r1, [pc, #24]	@ (8004a98 <I2C_RequestMemoryRead+0x1cc>)
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 f886 	bl	8004b90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d001      	beq.n	8004a8e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e000      	b.n	8004a90 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3718      	adds	r7, #24
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	00010002 	.word	0x00010002

08004a9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	603b      	str	r3, [r7, #0]
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004aac:	e048      	b.n	8004b40 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ab4:	d044      	beq.n	8004b40 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ab6:	f7fe fb2b 	bl	8003110 <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d302      	bcc.n	8004acc <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d139      	bne.n	8004b40 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	0c1b      	lsrs	r3, r3, #16
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d10d      	bne.n	8004af2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	43da      	mvns	r2, r3
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	bf0c      	ite	eq
 8004ae8:	2301      	moveq	r3, #1
 8004aea:	2300      	movne	r3, #0
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	461a      	mov	r2, r3
 8004af0:	e00c      	b.n	8004b0c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	43da      	mvns	r2, r3
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	4013      	ands	r3, r2
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	bf0c      	ite	eq
 8004b04:	2301      	moveq	r3, #1
 8004b06:	2300      	movne	r3, #0
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	79fb      	ldrb	r3, [r7, #7]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d116      	bne.n	8004b40 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2220      	movs	r2, #32
 8004b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2c:	f043 0220 	orr.w	r2, r3, #32
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e023      	b.n	8004b88 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	0c1b      	lsrs	r3, r3, #16
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d10d      	bne.n	8004b66 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	695b      	ldr	r3, [r3, #20]
 8004b50:	43da      	mvns	r2, r3
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	4013      	ands	r3, r2
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	bf0c      	ite	eq
 8004b5c:	2301      	moveq	r3, #1
 8004b5e:	2300      	movne	r3, #0
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	461a      	mov	r2, r3
 8004b64:	e00c      	b.n	8004b80 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	699b      	ldr	r3, [r3, #24]
 8004b6c:	43da      	mvns	r2, r3
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	4013      	ands	r3, r2
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	bf0c      	ite	eq
 8004b78:	2301      	moveq	r3, #1
 8004b7a:	2300      	movne	r3, #0
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	461a      	mov	r2, r3
 8004b80:	79fb      	ldrb	r3, [r7, #7]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d093      	beq.n	8004aae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
 8004b9c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b9e:	e071      	b.n	8004c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004baa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bae:	d123      	bne.n	8004bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bbe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004bc8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be4:	f043 0204 	orr.w	r2, r3, #4
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e067      	b.n	8004cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bfe:	d041      	beq.n	8004c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c00:	f7fe fa86 	bl	8003110 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d302      	bcc.n	8004c16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d136      	bne.n	8004c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	0c1b      	lsrs	r3, r3, #16
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d10c      	bne.n	8004c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	43da      	mvns	r2, r3
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	bf14      	ite	ne
 8004c32:	2301      	movne	r3, #1
 8004c34:	2300      	moveq	r3, #0
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	e00b      	b.n	8004c52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	43da      	mvns	r2, r3
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	4013      	ands	r3, r2
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	bf14      	ite	ne
 8004c4c:	2301      	movne	r3, #1
 8004c4e:	2300      	moveq	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d016      	beq.n	8004c84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2220      	movs	r2, #32
 8004c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c70:	f043 0220 	orr.w	r2, r3, #32
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e021      	b.n	8004cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	0c1b      	lsrs	r3, r3, #16
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d10c      	bne.n	8004ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	43da      	mvns	r2, r3
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	4013      	ands	r3, r2
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	bf14      	ite	ne
 8004ca0:	2301      	movne	r3, #1
 8004ca2:	2300      	moveq	r3, #0
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	e00b      	b.n	8004cc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	43da      	mvns	r2, r3
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	bf14      	ite	ne
 8004cba:	2301      	movne	r3, #1
 8004cbc:	2300      	moveq	r3, #0
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	f47f af6d 	bne.w	8004ba0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3710      	adds	r7, #16
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cdc:	e034      	b.n	8004d48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f000 f8e3 	bl	8004eaa <I2C_IsAcknowledgeFailed>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d001      	beq.n	8004cee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e034      	b.n	8004d58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cf4:	d028      	beq.n	8004d48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cf6:	f7fe fa0b 	bl	8003110 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	68ba      	ldr	r2, [r7, #8]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d302      	bcc.n	8004d0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d11d      	bne.n	8004d48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	695b      	ldr	r3, [r3, #20]
 8004d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d16:	2b80      	cmp	r3, #128	@ 0x80
 8004d18:	d016      	beq.n	8004d48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2220      	movs	r2, #32
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d34:	f043 0220 	orr.w	r2, r3, #32
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e007      	b.n	8004d58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d52:	2b80      	cmp	r3, #128	@ 0x80
 8004d54:	d1c3      	bne.n	8004cde <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3710      	adds	r7, #16
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b084      	sub	sp, #16
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d6c:	e034      	b.n	8004dd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f000 f89b 	bl	8004eaa <I2C_IsAcknowledgeFailed>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d001      	beq.n	8004d7e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e034      	b.n	8004de8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d84:	d028      	beq.n	8004dd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d86:	f7fe f9c3 	bl	8003110 <HAL_GetTick>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	1ad3      	subs	r3, r2, r3
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d302      	bcc.n	8004d9c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d11d      	bne.n	8004dd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	f003 0304 	and.w	r3, r3, #4
 8004da6:	2b04      	cmp	r3, #4
 8004da8:	d016      	beq.n	8004dd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2220      	movs	r2, #32
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc4:	f043 0220 	orr.w	r2, r3, #32
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e007      	b.n	8004de8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	f003 0304 	and.w	r3, r3, #4
 8004de2:	2b04      	cmp	r3, #4
 8004de4:	d1c3      	bne.n	8004d6e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004dfc:	e049      	b.n	8004e92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	695b      	ldr	r3, [r3, #20]
 8004e04:	f003 0310 	and.w	r3, r3, #16
 8004e08:	2b10      	cmp	r3, #16
 8004e0a:	d119      	bne.n	8004e40 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f06f 0210 	mvn.w	r2, #16
 8004e14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2220      	movs	r2, #32
 8004e20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e030      	b.n	8004ea2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e40:	f7fe f966 	bl	8003110 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d302      	bcc.n	8004e56 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d11d      	bne.n	8004e92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e60:	2b40      	cmp	r3, #64	@ 0x40
 8004e62:	d016      	beq.n	8004e92 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2200      	movs	r2, #0
 8004e68:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2220      	movs	r2, #32
 8004e6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7e:	f043 0220 	orr.w	r2, r3, #32
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e007      	b.n	8004ea2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e9c:	2b40      	cmp	r3, #64	@ 0x40
 8004e9e:	d1ae      	bne.n	8004dfe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004eaa:	b480      	push	{r7}
 8004eac:	b083      	sub	sp, #12
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	695b      	ldr	r3, [r3, #20]
 8004eb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ebc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ec0:	d11b      	bne.n	8004efa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004eca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee6:	f043 0204 	orr.w	r2, r3, #4
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e000      	b.n	8004efc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b086      	sub	sp, #24
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e267      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d075      	beq.n	8005012 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f26:	4b88      	ldr	r3, [pc, #544]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 030c 	and.w	r3, r3, #12
 8004f2e:	2b04      	cmp	r3, #4
 8004f30:	d00c      	beq.n	8004f4c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f32:	4b85      	ldr	r3, [pc, #532]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f3a:	2b08      	cmp	r3, #8
 8004f3c:	d112      	bne.n	8004f64 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f3e:	4b82      	ldr	r3, [pc, #520]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f4a:	d10b      	bne.n	8004f64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f4c:	4b7e      	ldr	r3, [pc, #504]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d05b      	beq.n	8005010 <HAL_RCC_OscConfig+0x108>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d157      	bne.n	8005010 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e242      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f6c:	d106      	bne.n	8004f7c <HAL_RCC_OscConfig+0x74>
 8004f6e:	4b76      	ldr	r3, [pc, #472]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a75      	ldr	r2, [pc, #468]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f78:	6013      	str	r3, [r2, #0]
 8004f7a:	e01d      	b.n	8004fb8 <HAL_RCC_OscConfig+0xb0>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f84:	d10c      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x98>
 8004f86:	4b70      	ldr	r3, [pc, #448]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a6f      	ldr	r2, [pc, #444]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004f8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f90:	6013      	str	r3, [r2, #0]
 8004f92:	4b6d      	ldr	r3, [pc, #436]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a6c      	ldr	r2, [pc, #432]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004f98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f9c:	6013      	str	r3, [r2, #0]
 8004f9e:	e00b      	b.n	8004fb8 <HAL_RCC_OscConfig+0xb0>
 8004fa0:	4b69      	ldr	r3, [pc, #420]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a68      	ldr	r2, [pc, #416]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004fa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004faa:	6013      	str	r3, [r2, #0]
 8004fac:	4b66      	ldr	r3, [pc, #408]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a65      	ldr	r2, [pc, #404]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004fb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d013      	beq.n	8004fe8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc0:	f7fe f8a6 	bl	8003110 <HAL_GetTick>
 8004fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fc6:	e008      	b.n	8004fda <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fc8:	f7fe f8a2 	bl	8003110 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b64      	cmp	r3, #100	@ 0x64
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e207      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fda:	4b5b      	ldr	r3, [pc, #364]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d0f0      	beq.n	8004fc8 <HAL_RCC_OscConfig+0xc0>
 8004fe6:	e014      	b.n	8005012 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe8:	f7fe f892 	bl	8003110 <HAL_GetTick>
 8004fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fee:	e008      	b.n	8005002 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ff0:	f7fe f88e 	bl	8003110 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b64      	cmp	r3, #100	@ 0x64
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e1f3      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005002:	4b51      	ldr	r3, [pc, #324]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1f0      	bne.n	8004ff0 <HAL_RCC_OscConfig+0xe8>
 800500e:	e000      	b.n	8005012 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005010:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0302 	and.w	r3, r3, #2
 800501a:	2b00      	cmp	r3, #0
 800501c:	d063      	beq.n	80050e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800501e:	4b4a      	ldr	r3, [pc, #296]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	f003 030c 	and.w	r3, r3, #12
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00b      	beq.n	8005042 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800502a:	4b47      	ldr	r3, [pc, #284]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005032:	2b08      	cmp	r3, #8
 8005034:	d11c      	bne.n	8005070 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005036:	4b44      	ldr	r3, [pc, #272]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d116      	bne.n	8005070 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005042:	4b41      	ldr	r3, [pc, #260]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0302 	and.w	r3, r3, #2
 800504a:	2b00      	cmp	r3, #0
 800504c:	d005      	beq.n	800505a <HAL_RCC_OscConfig+0x152>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	2b01      	cmp	r3, #1
 8005054:	d001      	beq.n	800505a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e1c7      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800505a:	4b3b      	ldr	r3, [pc, #236]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	00db      	lsls	r3, r3, #3
 8005068:	4937      	ldr	r1, [pc, #220]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 800506a:	4313      	orrs	r3, r2
 800506c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800506e:	e03a      	b.n	80050e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d020      	beq.n	80050ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005078:	4b34      	ldr	r3, [pc, #208]	@ (800514c <HAL_RCC_OscConfig+0x244>)
 800507a:	2201      	movs	r2, #1
 800507c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800507e:	f7fe f847 	bl	8003110 <HAL_GetTick>
 8005082:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005084:	e008      	b.n	8005098 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005086:	f7fe f843 	bl	8003110 <HAL_GetTick>
 800508a:	4602      	mov	r2, r0
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	2b02      	cmp	r3, #2
 8005092:	d901      	bls.n	8005098 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e1a8      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005098:	4b2b      	ldr	r3, [pc, #172]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d0f0      	beq.n	8005086 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050a4:	4b28      	ldr	r3, [pc, #160]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	00db      	lsls	r3, r3, #3
 80050b2:	4925      	ldr	r1, [pc, #148]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	600b      	str	r3, [r1, #0]
 80050b8:	e015      	b.n	80050e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050ba:	4b24      	ldr	r3, [pc, #144]	@ (800514c <HAL_RCC_OscConfig+0x244>)
 80050bc:	2200      	movs	r2, #0
 80050be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c0:	f7fe f826 	bl	8003110 <HAL_GetTick>
 80050c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050c6:	e008      	b.n	80050da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050c8:	f7fe f822 	bl	8003110 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d901      	bls.n	80050da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e187      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050da:	4b1b      	ldr	r3, [pc, #108]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0302 	and.w	r3, r3, #2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1f0      	bne.n	80050c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0308 	and.w	r3, r3, #8
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d036      	beq.n	8005160 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d016      	beq.n	8005128 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050fa:	4b15      	ldr	r3, [pc, #84]	@ (8005150 <HAL_RCC_OscConfig+0x248>)
 80050fc:	2201      	movs	r2, #1
 80050fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005100:	f7fe f806 	bl	8003110 <HAL_GetTick>
 8005104:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005106:	e008      	b.n	800511a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005108:	f7fe f802 	bl	8003110 <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d901      	bls.n	800511a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e167      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800511a:	4b0b      	ldr	r3, [pc, #44]	@ (8005148 <HAL_RCC_OscConfig+0x240>)
 800511c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800511e:	f003 0302 	and.w	r3, r3, #2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d0f0      	beq.n	8005108 <HAL_RCC_OscConfig+0x200>
 8005126:	e01b      	b.n	8005160 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005128:	4b09      	ldr	r3, [pc, #36]	@ (8005150 <HAL_RCC_OscConfig+0x248>)
 800512a:	2200      	movs	r2, #0
 800512c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800512e:	f7fd ffef 	bl	8003110 <HAL_GetTick>
 8005132:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005134:	e00e      	b.n	8005154 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005136:	f7fd ffeb 	bl	8003110 <HAL_GetTick>
 800513a:	4602      	mov	r2, r0
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	2b02      	cmp	r3, #2
 8005142:	d907      	bls.n	8005154 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e150      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
 8005148:	40023800 	.word	0x40023800
 800514c:	42470000 	.word	0x42470000
 8005150:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005154:	4b88      	ldr	r3, [pc, #544]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005156:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005158:	f003 0302 	and.w	r3, r3, #2
 800515c:	2b00      	cmp	r3, #0
 800515e:	d1ea      	bne.n	8005136 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f003 0304 	and.w	r3, r3, #4
 8005168:	2b00      	cmp	r3, #0
 800516a:	f000 8097 	beq.w	800529c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800516e:	2300      	movs	r3, #0
 8005170:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005172:	4b81      	ldr	r3, [pc, #516]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10f      	bne.n	800519e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800517e:	2300      	movs	r3, #0
 8005180:	60bb      	str	r3, [r7, #8]
 8005182:	4b7d      	ldr	r3, [pc, #500]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005186:	4a7c      	ldr	r2, [pc, #496]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800518c:	6413      	str	r3, [r2, #64]	@ 0x40
 800518e:	4b7a      	ldr	r3, [pc, #488]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005196:	60bb      	str	r3, [r7, #8]
 8005198:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800519a:	2301      	movs	r3, #1
 800519c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800519e:	4b77      	ldr	r3, [pc, #476]	@ (800537c <HAL_RCC_OscConfig+0x474>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d118      	bne.n	80051dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051aa:	4b74      	ldr	r3, [pc, #464]	@ (800537c <HAL_RCC_OscConfig+0x474>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a73      	ldr	r2, [pc, #460]	@ (800537c <HAL_RCC_OscConfig+0x474>)
 80051b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051b6:	f7fd ffab 	bl	8003110 <HAL_GetTick>
 80051ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051bc:	e008      	b.n	80051d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051be:	f7fd ffa7 	bl	8003110 <HAL_GetTick>
 80051c2:	4602      	mov	r2, r0
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	1ad3      	subs	r3, r2, r3
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d901      	bls.n	80051d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e10c      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051d0:	4b6a      	ldr	r3, [pc, #424]	@ (800537c <HAL_RCC_OscConfig+0x474>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d0f0      	beq.n	80051be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d106      	bne.n	80051f2 <HAL_RCC_OscConfig+0x2ea>
 80051e4:	4b64      	ldr	r3, [pc, #400]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 80051e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051e8:	4a63      	ldr	r2, [pc, #396]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 80051ea:	f043 0301 	orr.w	r3, r3, #1
 80051ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80051f0:	e01c      	b.n	800522c <HAL_RCC_OscConfig+0x324>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	2b05      	cmp	r3, #5
 80051f8:	d10c      	bne.n	8005214 <HAL_RCC_OscConfig+0x30c>
 80051fa:	4b5f      	ldr	r3, [pc, #380]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 80051fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051fe:	4a5e      	ldr	r2, [pc, #376]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005200:	f043 0304 	orr.w	r3, r3, #4
 8005204:	6713      	str	r3, [r2, #112]	@ 0x70
 8005206:	4b5c      	ldr	r3, [pc, #368]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800520a:	4a5b      	ldr	r2, [pc, #364]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 800520c:	f043 0301 	orr.w	r3, r3, #1
 8005210:	6713      	str	r3, [r2, #112]	@ 0x70
 8005212:	e00b      	b.n	800522c <HAL_RCC_OscConfig+0x324>
 8005214:	4b58      	ldr	r3, [pc, #352]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005218:	4a57      	ldr	r2, [pc, #348]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 800521a:	f023 0301 	bic.w	r3, r3, #1
 800521e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005220:	4b55      	ldr	r3, [pc, #340]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005224:	4a54      	ldr	r2, [pc, #336]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005226:	f023 0304 	bic.w	r3, r3, #4
 800522a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d015      	beq.n	8005260 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005234:	f7fd ff6c 	bl	8003110 <HAL_GetTick>
 8005238:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800523a:	e00a      	b.n	8005252 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800523c:	f7fd ff68 	bl	8003110 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800524a:	4293      	cmp	r3, r2
 800524c:	d901      	bls.n	8005252 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e0cb      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005252:	4b49      	ldr	r3, [pc, #292]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005256:	f003 0302 	and.w	r3, r3, #2
 800525a:	2b00      	cmp	r3, #0
 800525c:	d0ee      	beq.n	800523c <HAL_RCC_OscConfig+0x334>
 800525e:	e014      	b.n	800528a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005260:	f7fd ff56 	bl	8003110 <HAL_GetTick>
 8005264:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005266:	e00a      	b.n	800527e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005268:	f7fd ff52 	bl	8003110 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005276:	4293      	cmp	r3, r2
 8005278:	d901      	bls.n	800527e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e0b5      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800527e:	4b3e      	ldr	r3, [pc, #248]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005282:	f003 0302 	and.w	r3, r3, #2
 8005286:	2b00      	cmp	r3, #0
 8005288:	d1ee      	bne.n	8005268 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800528a:	7dfb      	ldrb	r3, [r7, #23]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d105      	bne.n	800529c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005290:	4b39      	ldr	r3, [pc, #228]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005294:	4a38      	ldr	r2, [pc, #224]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005296:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800529a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f000 80a1 	beq.w	80053e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80052a6:	4b34      	ldr	r3, [pc, #208]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f003 030c 	and.w	r3, r3, #12
 80052ae:	2b08      	cmp	r3, #8
 80052b0:	d05c      	beq.n	800536c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	699b      	ldr	r3, [r3, #24]
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d141      	bne.n	800533e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052ba:	4b31      	ldr	r3, [pc, #196]	@ (8005380 <HAL_RCC_OscConfig+0x478>)
 80052bc:	2200      	movs	r2, #0
 80052be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052c0:	f7fd ff26 	bl	8003110 <HAL_GetTick>
 80052c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052c6:	e008      	b.n	80052da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052c8:	f7fd ff22 	bl	8003110 <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d901      	bls.n	80052da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e087      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052da:	4b27      	ldr	r3, [pc, #156]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1f0      	bne.n	80052c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	69da      	ldr	r2, [r3, #28]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	431a      	orrs	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f4:	019b      	lsls	r3, r3, #6
 80052f6:	431a      	orrs	r2, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052fc:	085b      	lsrs	r3, r3, #1
 80052fe:	3b01      	subs	r3, #1
 8005300:	041b      	lsls	r3, r3, #16
 8005302:	431a      	orrs	r2, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005308:	061b      	lsls	r3, r3, #24
 800530a:	491b      	ldr	r1, [pc, #108]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 800530c:	4313      	orrs	r3, r2
 800530e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005310:	4b1b      	ldr	r3, [pc, #108]	@ (8005380 <HAL_RCC_OscConfig+0x478>)
 8005312:	2201      	movs	r2, #1
 8005314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005316:	f7fd fefb 	bl	8003110 <HAL_GetTick>
 800531a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800531c:	e008      	b.n	8005330 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800531e:	f7fd fef7 	bl	8003110 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b02      	cmp	r3, #2
 800532a:	d901      	bls.n	8005330 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e05c      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005330:	4b11      	ldr	r3, [pc, #68]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d0f0      	beq.n	800531e <HAL_RCC_OscConfig+0x416>
 800533c:	e054      	b.n	80053e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800533e:	4b10      	ldr	r3, [pc, #64]	@ (8005380 <HAL_RCC_OscConfig+0x478>)
 8005340:	2200      	movs	r2, #0
 8005342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005344:	f7fd fee4 	bl	8003110 <HAL_GetTick>
 8005348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800534a:	e008      	b.n	800535e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800534c:	f7fd fee0 	bl	8003110 <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	2b02      	cmp	r3, #2
 8005358:	d901      	bls.n	800535e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e045      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800535e:	4b06      	ldr	r3, [pc, #24]	@ (8005378 <HAL_RCC_OscConfig+0x470>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1f0      	bne.n	800534c <HAL_RCC_OscConfig+0x444>
 800536a:	e03d      	b.n	80053e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d107      	bne.n	8005384 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	e038      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
 8005378:	40023800 	.word	0x40023800
 800537c:	40007000 	.word	0x40007000
 8005380:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005384:	4b1b      	ldr	r3, [pc, #108]	@ (80053f4 <HAL_RCC_OscConfig+0x4ec>)
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	2b01      	cmp	r3, #1
 8005390:	d028      	beq.n	80053e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800539c:	429a      	cmp	r2, r3
 800539e:	d121      	bne.n	80053e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d11a      	bne.n	80053e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80053b4:	4013      	ands	r3, r2
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053bc:	4293      	cmp	r3, r2
 80053be:	d111      	bne.n	80053e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ca:	085b      	lsrs	r3, r3, #1
 80053cc:	3b01      	subs	r3, #1
 80053ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d107      	bne.n	80053e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d001      	beq.n	80053e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e000      	b.n	80053ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3718      	adds	r7, #24
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	40023800 	.word	0x40023800

080053f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d101      	bne.n	800540c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e0cc      	b.n	80055a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800540c:	4b68      	ldr	r3, [pc, #416]	@ (80055b0 <HAL_RCC_ClockConfig+0x1b8>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 0307 	and.w	r3, r3, #7
 8005414:	683a      	ldr	r2, [r7, #0]
 8005416:	429a      	cmp	r2, r3
 8005418:	d90c      	bls.n	8005434 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800541a:	4b65      	ldr	r3, [pc, #404]	@ (80055b0 <HAL_RCC_ClockConfig+0x1b8>)
 800541c:	683a      	ldr	r2, [r7, #0]
 800541e:	b2d2      	uxtb	r2, r2
 8005420:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005422:	4b63      	ldr	r3, [pc, #396]	@ (80055b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0307 	and.w	r3, r3, #7
 800542a:	683a      	ldr	r2, [r7, #0]
 800542c:	429a      	cmp	r2, r3
 800542e:	d001      	beq.n	8005434 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e0b8      	b.n	80055a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0302 	and.w	r3, r3, #2
 800543c:	2b00      	cmp	r3, #0
 800543e:	d020      	beq.n	8005482 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0304 	and.w	r3, r3, #4
 8005448:	2b00      	cmp	r3, #0
 800544a:	d005      	beq.n	8005458 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800544c:	4b59      	ldr	r3, [pc, #356]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	4a58      	ldr	r2, [pc, #352]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005452:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005456:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0308 	and.w	r3, r3, #8
 8005460:	2b00      	cmp	r3, #0
 8005462:	d005      	beq.n	8005470 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005464:	4b53      	ldr	r3, [pc, #332]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	4a52      	ldr	r2, [pc, #328]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 800546a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800546e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005470:	4b50      	ldr	r3, [pc, #320]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	494d      	ldr	r1, [pc, #308]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 800547e:	4313      	orrs	r3, r2
 8005480:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d044      	beq.n	8005518 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	2b01      	cmp	r3, #1
 8005494:	d107      	bne.n	80054a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005496:	4b47      	ldr	r3, [pc, #284]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d119      	bne.n	80054d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e07f      	b.n	80055a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d003      	beq.n	80054b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054b2:	2b03      	cmp	r3, #3
 80054b4:	d107      	bne.n	80054c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054b6:	4b3f      	ldr	r3, [pc, #252]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d109      	bne.n	80054d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e06f      	b.n	80055a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054c6:	4b3b      	ldr	r3, [pc, #236]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0302 	and.w	r3, r3, #2
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d101      	bne.n	80054d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e067      	b.n	80055a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054d6:	4b37      	ldr	r3, [pc, #220]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f023 0203 	bic.w	r2, r3, #3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	4934      	ldr	r1, [pc, #208]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054e8:	f7fd fe12 	bl	8003110 <HAL_GetTick>
 80054ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054ee:	e00a      	b.n	8005506 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054f0:	f7fd fe0e 	bl	8003110 <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054fe:	4293      	cmp	r3, r2
 8005500:	d901      	bls.n	8005506 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e04f      	b.n	80055a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005506:	4b2b      	ldr	r3, [pc, #172]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	f003 020c 	and.w	r2, r3, #12
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	429a      	cmp	r2, r3
 8005516:	d1eb      	bne.n	80054f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005518:	4b25      	ldr	r3, [pc, #148]	@ (80055b0 <HAL_RCC_ClockConfig+0x1b8>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0307 	and.w	r3, r3, #7
 8005520:	683a      	ldr	r2, [r7, #0]
 8005522:	429a      	cmp	r2, r3
 8005524:	d20c      	bcs.n	8005540 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005526:	4b22      	ldr	r3, [pc, #136]	@ (80055b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005528:	683a      	ldr	r2, [r7, #0]
 800552a:	b2d2      	uxtb	r2, r2
 800552c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800552e:	4b20      	ldr	r3, [pc, #128]	@ (80055b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0307 	and.w	r3, r3, #7
 8005536:	683a      	ldr	r2, [r7, #0]
 8005538:	429a      	cmp	r2, r3
 800553a:	d001      	beq.n	8005540 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e032      	b.n	80055a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0304 	and.w	r3, r3, #4
 8005548:	2b00      	cmp	r3, #0
 800554a:	d008      	beq.n	800555e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800554c:	4b19      	ldr	r3, [pc, #100]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	4916      	ldr	r1, [pc, #88]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 800555a:	4313      	orrs	r3, r2
 800555c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0308 	and.w	r3, r3, #8
 8005566:	2b00      	cmp	r3, #0
 8005568:	d009      	beq.n	800557e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800556a:	4b12      	ldr	r3, [pc, #72]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	00db      	lsls	r3, r3, #3
 8005578:	490e      	ldr	r1, [pc, #56]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 800557a:	4313      	orrs	r3, r2
 800557c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800557e:	f000 f821 	bl	80055c4 <HAL_RCC_GetSysClockFreq>
 8005582:	4602      	mov	r2, r0
 8005584:	4b0b      	ldr	r3, [pc, #44]	@ (80055b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	091b      	lsrs	r3, r3, #4
 800558a:	f003 030f 	and.w	r3, r3, #15
 800558e:	490a      	ldr	r1, [pc, #40]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005590:	5ccb      	ldrb	r3, [r1, r3]
 8005592:	fa22 f303 	lsr.w	r3, r2, r3
 8005596:	4a09      	ldr	r2, [pc, #36]	@ (80055bc <HAL_RCC_ClockConfig+0x1c4>)
 8005598:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800559a:	4b09      	ldr	r3, [pc, #36]	@ (80055c0 <HAL_RCC_ClockConfig+0x1c8>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4618      	mov	r0, r3
 80055a0:	f7fd fd72 	bl	8003088 <HAL_InitTick>

  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	40023c00 	.word	0x40023c00
 80055b4:	40023800 	.word	0x40023800
 80055b8:	0801c444 	.word	0x0801c444
 80055bc:	2000000c 	.word	0x2000000c
 80055c0:	20000010 	.word	0x20000010

080055c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055c8:	b090      	sub	sp, #64	@ 0x40
 80055ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80055cc:	2300      	movs	r3, #0
 80055ce:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80055d0:	2300      	movs	r3, #0
 80055d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80055d4:	2300      	movs	r3, #0
 80055d6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80055d8:	2300      	movs	r3, #0
 80055da:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80055dc:	4b59      	ldr	r3, [pc, #356]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x180>)
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f003 030c 	and.w	r3, r3, #12
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	d00d      	beq.n	8005604 <HAL_RCC_GetSysClockFreq+0x40>
 80055e8:	2b08      	cmp	r3, #8
 80055ea:	f200 80a1 	bhi.w	8005730 <HAL_RCC_GetSysClockFreq+0x16c>
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d002      	beq.n	80055f8 <HAL_RCC_GetSysClockFreq+0x34>
 80055f2:	2b04      	cmp	r3, #4
 80055f4:	d003      	beq.n	80055fe <HAL_RCC_GetSysClockFreq+0x3a>
 80055f6:	e09b      	b.n	8005730 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80055f8:	4b53      	ldr	r3, [pc, #332]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x184>)
 80055fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80055fc:	e09b      	b.n	8005736 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80055fe:	4b53      	ldr	r3, [pc, #332]	@ (800574c <HAL_RCC_GetSysClockFreq+0x188>)
 8005600:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005602:	e098      	b.n	8005736 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005604:	4b4f      	ldr	r3, [pc, #316]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x180>)
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800560c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800560e:	4b4d      	ldr	r3, [pc, #308]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x180>)
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d028      	beq.n	800566c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800561a:	4b4a      	ldr	r3, [pc, #296]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x180>)
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	099b      	lsrs	r3, r3, #6
 8005620:	2200      	movs	r2, #0
 8005622:	623b      	str	r3, [r7, #32]
 8005624:	627a      	str	r2, [r7, #36]	@ 0x24
 8005626:	6a3b      	ldr	r3, [r7, #32]
 8005628:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800562c:	2100      	movs	r1, #0
 800562e:	4b47      	ldr	r3, [pc, #284]	@ (800574c <HAL_RCC_GetSysClockFreq+0x188>)
 8005630:	fb03 f201 	mul.w	r2, r3, r1
 8005634:	2300      	movs	r3, #0
 8005636:	fb00 f303 	mul.w	r3, r0, r3
 800563a:	4413      	add	r3, r2
 800563c:	4a43      	ldr	r2, [pc, #268]	@ (800574c <HAL_RCC_GetSysClockFreq+0x188>)
 800563e:	fba0 1202 	umull	r1, r2, r0, r2
 8005642:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005644:	460a      	mov	r2, r1
 8005646:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005648:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800564a:	4413      	add	r3, r2
 800564c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800564e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005650:	2200      	movs	r2, #0
 8005652:	61bb      	str	r3, [r7, #24]
 8005654:	61fa      	str	r2, [r7, #28]
 8005656:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800565a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800565e:	f7fb fb5b 	bl	8000d18 <__aeabi_uldivmod>
 8005662:	4602      	mov	r2, r0
 8005664:	460b      	mov	r3, r1
 8005666:	4613      	mov	r3, r2
 8005668:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800566a:	e053      	b.n	8005714 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800566c:	4b35      	ldr	r3, [pc, #212]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x180>)
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	099b      	lsrs	r3, r3, #6
 8005672:	2200      	movs	r2, #0
 8005674:	613b      	str	r3, [r7, #16]
 8005676:	617a      	str	r2, [r7, #20]
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800567e:	f04f 0b00 	mov.w	fp, #0
 8005682:	4652      	mov	r2, sl
 8005684:	465b      	mov	r3, fp
 8005686:	f04f 0000 	mov.w	r0, #0
 800568a:	f04f 0100 	mov.w	r1, #0
 800568e:	0159      	lsls	r1, r3, #5
 8005690:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005694:	0150      	lsls	r0, r2, #5
 8005696:	4602      	mov	r2, r0
 8005698:	460b      	mov	r3, r1
 800569a:	ebb2 080a 	subs.w	r8, r2, sl
 800569e:	eb63 090b 	sbc.w	r9, r3, fp
 80056a2:	f04f 0200 	mov.w	r2, #0
 80056a6:	f04f 0300 	mov.w	r3, #0
 80056aa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80056ae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80056b2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80056b6:	ebb2 0408 	subs.w	r4, r2, r8
 80056ba:	eb63 0509 	sbc.w	r5, r3, r9
 80056be:	f04f 0200 	mov.w	r2, #0
 80056c2:	f04f 0300 	mov.w	r3, #0
 80056c6:	00eb      	lsls	r3, r5, #3
 80056c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80056cc:	00e2      	lsls	r2, r4, #3
 80056ce:	4614      	mov	r4, r2
 80056d0:	461d      	mov	r5, r3
 80056d2:	eb14 030a 	adds.w	r3, r4, sl
 80056d6:	603b      	str	r3, [r7, #0]
 80056d8:	eb45 030b 	adc.w	r3, r5, fp
 80056dc:	607b      	str	r3, [r7, #4]
 80056de:	f04f 0200 	mov.w	r2, #0
 80056e2:	f04f 0300 	mov.w	r3, #0
 80056e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80056ea:	4629      	mov	r1, r5
 80056ec:	028b      	lsls	r3, r1, #10
 80056ee:	4621      	mov	r1, r4
 80056f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80056f4:	4621      	mov	r1, r4
 80056f6:	028a      	lsls	r2, r1, #10
 80056f8:	4610      	mov	r0, r2
 80056fa:	4619      	mov	r1, r3
 80056fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056fe:	2200      	movs	r2, #0
 8005700:	60bb      	str	r3, [r7, #8]
 8005702:	60fa      	str	r2, [r7, #12]
 8005704:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005708:	f7fb fb06 	bl	8000d18 <__aeabi_uldivmod>
 800570c:	4602      	mov	r2, r0
 800570e:	460b      	mov	r3, r1
 8005710:	4613      	mov	r3, r2
 8005712:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005714:	4b0b      	ldr	r3, [pc, #44]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x180>)
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	0c1b      	lsrs	r3, r3, #16
 800571a:	f003 0303 	and.w	r3, r3, #3
 800571e:	3301      	adds	r3, #1
 8005720:	005b      	lsls	r3, r3, #1
 8005722:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005724:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005728:	fbb2 f3f3 	udiv	r3, r2, r3
 800572c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800572e:	e002      	b.n	8005736 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005730:	4b05      	ldr	r3, [pc, #20]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x184>)
 8005732:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005734:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005738:	4618      	mov	r0, r3
 800573a:	3740      	adds	r7, #64	@ 0x40
 800573c:	46bd      	mov	sp, r7
 800573e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005742:	bf00      	nop
 8005744:	40023800 	.word	0x40023800
 8005748:	00f42400 	.word	0x00f42400
 800574c:	017d7840 	.word	0x017d7840

08005750 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005750:	b480      	push	{r7}
 8005752:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005754:	4b03      	ldr	r3, [pc, #12]	@ (8005764 <HAL_RCC_GetHCLKFreq+0x14>)
 8005756:	681b      	ldr	r3, [r3, #0]
}
 8005758:	4618      	mov	r0, r3
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	2000000c 	.word	0x2000000c

08005768 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800576c:	f7ff fff0 	bl	8005750 <HAL_RCC_GetHCLKFreq>
 8005770:	4602      	mov	r2, r0
 8005772:	4b05      	ldr	r3, [pc, #20]	@ (8005788 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	0a9b      	lsrs	r3, r3, #10
 8005778:	f003 0307 	and.w	r3, r3, #7
 800577c:	4903      	ldr	r1, [pc, #12]	@ (800578c <HAL_RCC_GetPCLK1Freq+0x24>)
 800577e:	5ccb      	ldrb	r3, [r1, r3]
 8005780:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005784:	4618      	mov	r0, r3
 8005786:	bd80      	pop	{r7, pc}
 8005788:	40023800 	.word	0x40023800
 800578c:	0801c454 	.word	0x0801c454

08005790 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005794:	f7ff ffdc 	bl	8005750 <HAL_RCC_GetHCLKFreq>
 8005798:	4602      	mov	r2, r0
 800579a:	4b05      	ldr	r3, [pc, #20]	@ (80057b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	0b5b      	lsrs	r3, r3, #13
 80057a0:	f003 0307 	and.w	r3, r3, #7
 80057a4:	4903      	ldr	r1, [pc, #12]	@ (80057b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80057a6:	5ccb      	ldrb	r3, [r1, r3]
 80057a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	40023800 	.word	0x40023800
 80057b4:	0801c454 	.word	0x0801c454

080057b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d101      	bne.n	80057ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e042      	b.n	8005850 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d106      	bne.n	80057e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f7fd f982 	bl	8002ae8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2224      	movs	r2, #36	@ 0x24
 80057e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68da      	ldr	r2, [r3, #12]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 fff5 	bl	80067ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	691a      	ldr	r2, [r3, #16]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005810:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	695a      	ldr	r2, [r3, #20]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005820:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68da      	ldr	r2, [r3, #12]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005830:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2220      	movs	r2, #32
 800583c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2220      	movs	r2, #32
 8005844:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3708      	adds	r7, #8
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b08c      	sub	sp, #48	@ 0x30
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	4613      	mov	r3, r2
 8005864:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800586c:	b2db      	uxtb	r3, r3
 800586e:	2b20      	cmp	r3, #32
 8005870:	d162      	bne.n	8005938 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d002      	beq.n	800587e <HAL_UART_Transmit_DMA+0x26>
 8005878:	88fb      	ldrh	r3, [r7, #6]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e05b      	b.n	800593a <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8005882:	68ba      	ldr	r2, [r7, #8]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	88fa      	ldrh	r2, [r7, #6]
 800588c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	88fa      	ldrh	r2, [r7, #6]
 8005892:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2200      	movs	r2, #0
 8005898:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2221      	movs	r2, #33	@ 0x21
 800589e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a6:	4a27      	ldr	r2, [pc, #156]	@ (8005944 <HAL_UART_Transmit_DMA+0xec>)
 80058a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ae:	4a26      	ldr	r2, [pc, #152]	@ (8005948 <HAL_UART_Transmit_DMA+0xf0>)
 80058b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b6:	4a25      	ldr	r2, [pc, #148]	@ (800594c <HAL_UART_Transmit_DMA+0xf4>)
 80058b8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058be:	2200      	movs	r2, #0
 80058c0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80058c2:	f107 0308 	add.w	r3, r7, #8
 80058c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80058cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ce:	6819      	ldr	r1, [r3, #0]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	3304      	adds	r3, #4
 80058d6:	461a      	mov	r2, r3
 80058d8:	88fb      	ldrh	r3, [r7, #6]
 80058da:	f7fd fde5 	bl	80034a8 <HAL_DMA_Start_IT>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d008      	beq.n	80058f6 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2210      	movs	r2, #16
 80058e8:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2220      	movs	r2, #32
 80058ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e021      	b.n	800593a <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058fe:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	3314      	adds	r3, #20
 8005906:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	e853 3f00 	ldrex	r3, [r3]
 800590e:	617b      	str	r3, [r7, #20]
   return(result);
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005916:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	3314      	adds	r3, #20
 800591e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005920:	627a      	str	r2, [r7, #36]	@ 0x24
 8005922:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005924:	6a39      	ldr	r1, [r7, #32]
 8005926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005928:	e841 2300 	strex	r3, r2, [r1]
 800592c:	61fb      	str	r3, [r7, #28]
   return(result);
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d1e5      	bne.n	8005900 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8005934:	2300      	movs	r3, #0
 8005936:	e000      	b.n	800593a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8005938:	2302      	movs	r3, #2
  }
}
 800593a:	4618      	mov	r0, r3
 800593c:	3730      	adds	r7, #48	@ 0x30
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	08006069 	.word	0x08006069
 8005948:	08006103 	.word	0x08006103
 800594c:	08006287 	.word	0x08006287

08005950 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	4613      	mov	r3, r2
 800595c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b20      	cmp	r3, #32
 8005968:	d112      	bne.n	8005990 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d002      	beq.n	8005976 <HAL_UART_Receive_DMA+0x26>
 8005970:	88fb      	ldrh	r3, [r7, #6]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d101      	bne.n	800597a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e00b      	b.n	8005992 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005980:	88fb      	ldrh	r3, [r7, #6]
 8005982:	461a      	mov	r2, r3
 8005984:	68b9      	ldr	r1, [r7, #8]
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	f000 fcc8 	bl	800631c <UART_Start_Receive_DMA>
 800598c:	4603      	mov	r3, r0
 800598e:	e000      	b.n	8005992 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005990:	2302      	movs	r3, #2
  }
}
 8005992:	4618      	mov	r0, r3
 8005994:	3710      	adds	r7, #16
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800599a:	b580      	push	{r7, lr}
 800599c:	b090      	sub	sp, #64	@ 0x40
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80059a2:	2300      	movs	r3, #0
 80059a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	695b      	ldr	r3, [r3, #20]
 80059ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059b0:	2b80      	cmp	r3, #128	@ 0x80
 80059b2:	bf0c      	ite	eq
 80059b4:	2301      	moveq	r3, #1
 80059b6:	2300      	movne	r3, #0
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	2b21      	cmp	r3, #33	@ 0x21
 80059c6:	d128      	bne.n	8005a1a <HAL_UART_DMAStop+0x80>
 80059c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d025      	beq.n	8005a1a <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	3314      	adds	r3, #20
 80059d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d8:	e853 3f00 	ldrex	r3, [r3]
 80059dc:	623b      	str	r3, [r7, #32]
   return(result);
 80059de:	6a3b      	ldr	r3, [r7, #32]
 80059e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	3314      	adds	r3, #20
 80059ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80059f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059f6:	e841 2300 	strex	r3, r2, [r1]
 80059fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1e5      	bne.n	80059ce <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d004      	beq.n	8005a14 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f7fd fda2 	bl	8003558 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f000 fd27 	bl	8006468 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	695b      	ldr	r3, [r3, #20]
 8005a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a24:	2b40      	cmp	r3, #64	@ 0x40
 8005a26:	bf0c      	ite	eq
 8005a28:	2301      	moveq	r3, #1
 8005a2a:	2300      	movne	r3, #0
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	2b22      	cmp	r3, #34	@ 0x22
 8005a3a:	d128      	bne.n	8005a8e <HAL_UART_DMAStop+0xf4>
 8005a3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d025      	beq.n	8005a8e <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	3314      	adds	r3, #20
 8005a48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	e853 3f00 	ldrex	r3, [r3]
 8005a50:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a58:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	3314      	adds	r3, #20
 8005a60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a62:	61fa      	str	r2, [r7, #28]
 8005a64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a66:	69b9      	ldr	r1, [r7, #24]
 8005a68:	69fa      	ldr	r2, [r7, #28]
 8005a6a:	e841 2300 	strex	r3, r2, [r1]
 8005a6e:	617b      	str	r3, [r7, #20]
   return(result);
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1e5      	bne.n	8005a42 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d004      	beq.n	8005a88 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7fd fd68 	bl	8003558 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 fd15 	bl	80064b8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3740      	adds	r7, #64	@ 0x40
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b0ba      	sub	sp, #232	@ 0xe8
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ace:	f003 030f 	and.w	r3, r3, #15
 8005ad2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005ad6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10f      	bne.n	8005afe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ae2:	f003 0320 	and.w	r3, r3, #32
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d009      	beq.n	8005afe <HAL_UART_IRQHandler+0x66>
 8005aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aee:	f003 0320 	and.w	r3, r3, #32
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 fdba 	bl	8006670 <UART_Receive_IT>
      return;
 8005afc:	e273      	b.n	8005fe6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005afe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f000 80de 	beq.w	8005cc4 <HAL_UART_IRQHandler+0x22c>
 8005b08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b0c:	f003 0301 	and.w	r3, r3, #1
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d106      	bne.n	8005b22 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b18:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	f000 80d1 	beq.w	8005cc4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00b      	beq.n	8005b46 <HAL_UART_IRQHandler+0xae>
 8005b2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d005      	beq.n	8005b46 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b3e:	f043 0201 	orr.w	r2, r3, #1
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b4a:	f003 0304 	and.w	r3, r3, #4
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d00b      	beq.n	8005b6a <HAL_UART_IRQHandler+0xd2>
 8005b52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b56:	f003 0301 	and.w	r3, r3, #1
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d005      	beq.n	8005b6a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b62:	f043 0202 	orr.w	r2, r3, #2
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b6e:	f003 0302 	and.w	r3, r3, #2
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00b      	beq.n	8005b8e <HAL_UART_IRQHandler+0xf6>
 8005b76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b7a:	f003 0301 	and.w	r3, r3, #1
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d005      	beq.n	8005b8e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b86:	f043 0204 	orr.w	r2, r3, #4
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b92:	f003 0308 	and.w	r3, r3, #8
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d011      	beq.n	8005bbe <HAL_UART_IRQHandler+0x126>
 8005b9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b9e:	f003 0320 	and.w	r3, r3, #32
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d105      	bne.n	8005bb2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005ba6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005baa:	f003 0301 	and.w	r3, r3, #1
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d005      	beq.n	8005bbe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bb6:	f043 0208 	orr.w	r2, r3, #8
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f000 820a 	beq.w	8005fdc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bcc:	f003 0320 	and.w	r3, r3, #32
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d008      	beq.n	8005be6 <HAL_UART_IRQHandler+0x14e>
 8005bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bd8:	f003 0320 	and.w	r3, r3, #32
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d002      	beq.n	8005be6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f000 fd45 	bl	8006670 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf0:	2b40      	cmp	r3, #64	@ 0x40
 8005bf2:	bf0c      	ite	eq
 8005bf4:	2301      	moveq	r3, #1
 8005bf6:	2300      	movne	r3, #0
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c02:	f003 0308 	and.w	r3, r3, #8
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d103      	bne.n	8005c12 <HAL_UART_IRQHandler+0x17a>
 8005c0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d04f      	beq.n	8005cb2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 fc50 	bl	80064b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c22:	2b40      	cmp	r3, #64	@ 0x40
 8005c24:	d141      	bne.n	8005caa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	3314      	adds	r3, #20
 8005c2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005c34:	e853 3f00 	ldrex	r3, [r3]
 8005c38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005c3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	3314      	adds	r3, #20
 8005c4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005c52:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005c56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005c5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005c62:	e841 2300 	strex	r3, r2, [r1]
 8005c66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005c6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1d9      	bne.n	8005c26 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d013      	beq.n	8005ca2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c7e:	4a8a      	ldr	r2, [pc, #552]	@ (8005ea8 <HAL_UART_IRQHandler+0x410>)
 8005c80:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c86:	4618      	mov	r0, r3
 8005c88:	f7fd fcd6 	bl	8003638 <HAL_DMA_Abort_IT>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d016      	beq.n	8005cc0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005c9c:	4610      	mov	r0, r2
 8005c9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ca0:	e00e      	b.n	8005cc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 f9ca 	bl	800603c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ca8:	e00a      	b.n	8005cc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 f9c6 	bl	800603c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cb0:	e006      	b.n	8005cc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 f9c2 	bl	800603c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005cbe:	e18d      	b.n	8005fdc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cc0:	bf00      	nop
    return;
 8005cc2:	e18b      	b.n	8005fdc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	f040 8167 	bne.w	8005f9c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cd2:	f003 0310 	and.w	r3, r3, #16
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	f000 8160 	beq.w	8005f9c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ce0:	f003 0310 	and.w	r3, r3, #16
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	f000 8159 	beq.w	8005f9c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cea:	2300      	movs	r3, #0
 8005cec:	60bb      	str	r3, [r7, #8]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	60bb      	str	r3, [r7, #8]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	60bb      	str	r3, [r7, #8]
 8005cfe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d0a:	2b40      	cmp	r3, #64	@ 0x40
 8005d0c:	f040 80ce 	bne.w	8005eac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005d1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	f000 80a9 	beq.w	8005e78 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	f080 80a2 	bcs.w	8005e78 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d3a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d46:	f000 8088 	beq.w	8005e5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	330c      	adds	r3, #12
 8005d50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d58:	e853 3f00 	ldrex	r3, [r3]
 8005d5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005d60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005d64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	330c      	adds	r3, #12
 8005d72:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005d76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005d82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005d86:	e841 2300 	strex	r3, r2, [r1]
 8005d8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005d8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d1d9      	bne.n	8005d4a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	3314      	adds	r3, #20
 8005d9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005da0:	e853 3f00 	ldrex	r3, [r3]
 8005da4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005da6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005da8:	f023 0301 	bic.w	r3, r3, #1
 8005dac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3314      	adds	r3, #20
 8005db6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005dba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005dbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005dc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005dc6:	e841 2300 	strex	r3, r2, [r1]
 8005dca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005dcc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1e1      	bne.n	8005d96 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	3314      	adds	r3, #20
 8005dd8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ddc:	e853 3f00 	ldrex	r3, [r3]
 8005de0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005de2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005de4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005de8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	3314      	adds	r3, #20
 8005df2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005df6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005df8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dfa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005dfc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005dfe:	e841 2300 	strex	r3, r2, [r1]
 8005e02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005e04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1e3      	bne.n	8005dd2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	330c      	adds	r3, #12
 8005e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e22:	e853 3f00 	ldrex	r3, [r3]
 8005e26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005e28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e2a:	f023 0310 	bic.w	r3, r3, #16
 8005e2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	330c      	adds	r3, #12
 8005e38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005e3c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005e3e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005e42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e44:	e841 2300 	strex	r3, r2, [r1]
 8005e48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005e4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1e3      	bne.n	8005e18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e54:	4618      	mov	r0, r3
 8005e56:	f7fd fb7f 	bl	8003558 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2202      	movs	r2, #2
 8005e5e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	4619      	mov	r1, r3
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f000 f8ed 	bl	8006050 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005e76:	e0b3      	b.n	8005fe0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e80:	429a      	cmp	r2, r3
 8005e82:	f040 80ad 	bne.w	8005fe0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e8a:	69db      	ldr	r3, [r3, #28]
 8005e8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e90:	f040 80a6 	bne.w	8005fe0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 f8d5 	bl	8006050 <HAL_UARTEx_RxEventCallback>
      return;
 8005ea6:	e09b      	b.n	8005fe0 <HAL_UART_IRQHandler+0x548>
 8005ea8:	0800657f 	.word	0x0800657f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f000 808e 	beq.w	8005fe4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005ec8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f000 8089 	beq.w	8005fe4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	330c      	adds	r3, #12
 8005ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005edc:	e853 3f00 	ldrex	r3, [r3]
 8005ee0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ee4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ee8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	330c      	adds	r3, #12
 8005ef2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005ef6:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ef8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005efc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005efe:	e841 2300 	strex	r3, r2, [r1]
 8005f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1e3      	bne.n	8005ed2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	3314      	adds	r3, #20
 8005f10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f14:	e853 3f00 	ldrex	r3, [r3]
 8005f18:	623b      	str	r3, [r7, #32]
   return(result);
 8005f1a:	6a3b      	ldr	r3, [r7, #32]
 8005f1c:	f023 0301 	bic.w	r3, r3, #1
 8005f20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	3314      	adds	r3, #20
 8005f2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005f2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f36:	e841 2300 	strex	r3, r2, [r1]
 8005f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e3      	bne.n	8005f0a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2220      	movs	r2, #32
 8005f46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	330c      	adds	r3, #12
 8005f56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	e853 3f00 	ldrex	r3, [r3]
 8005f5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f023 0310 	bic.w	r3, r3, #16
 8005f66:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	330c      	adds	r3, #12
 8005f70:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005f74:	61fa      	str	r2, [r7, #28]
 8005f76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f78:	69b9      	ldr	r1, [r7, #24]
 8005f7a:	69fa      	ldr	r2, [r7, #28]
 8005f7c:	e841 2300 	strex	r3, r2, [r1]
 8005f80:	617b      	str	r3, [r7, #20]
   return(result);
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1e3      	bne.n	8005f50 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2202      	movs	r2, #2
 8005f8c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f8e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f92:	4619      	mov	r1, r3
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f000 f85b 	bl	8006050 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f9a:	e023      	b.n	8005fe4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d009      	beq.n	8005fbc <HAL_UART_IRQHandler+0x524>
 8005fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d003      	beq.n	8005fbc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 faf3 	bl	80065a0 <UART_Transmit_IT>
    return;
 8005fba:	e014      	b.n	8005fe6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005fbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00e      	beq.n	8005fe6 <HAL_UART_IRQHandler+0x54e>
 8005fc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d008      	beq.n	8005fe6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 fb33 	bl	8006640 <UART_EndTransmit_IT>
    return;
 8005fda:	e004      	b.n	8005fe6 <HAL_UART_IRQHandler+0x54e>
    return;
 8005fdc:	bf00      	nop
 8005fde:	e002      	b.n	8005fe6 <HAL_UART_IRQHandler+0x54e>
      return;
 8005fe0:	bf00      	nop
 8005fe2:	e000      	b.n	8005fe6 <HAL_UART_IRQHandler+0x54e>
      return;
 8005fe4:	bf00      	nop
  }
}
 8005fe6:	37e8      	adds	r7, #232	@ 0xe8
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006008:	bf00      	nop
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006030:	bf00      	nop
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006044:	bf00      	nop
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	460b      	mov	r3, r1
 800605a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800605c:	bf00      	nop
 800605e:	370c      	adds	r7, #12
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr

08006068 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b090      	sub	sp, #64	@ 0x40
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006074:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006080:	2b00      	cmp	r3, #0
 8006082:	d137      	bne.n	80060f4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006084:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006086:	2200      	movs	r2, #0
 8006088:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800608a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	3314      	adds	r3, #20
 8006090:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006094:	e853 3f00 	ldrex	r3, [r3]
 8006098:	623b      	str	r3, [r7, #32]
   return(result);
 800609a:	6a3b      	ldr	r3, [r7, #32]
 800609c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	3314      	adds	r3, #20
 80060a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80060aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80060ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060b2:	e841 2300 	strex	r3, r2, [r1]
 80060b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80060b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d1e5      	bne.n	800608a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80060be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	330c      	adds	r3, #12
 80060c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	e853 3f00 	ldrex	r3, [r3]
 80060cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80060d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	330c      	adds	r3, #12
 80060dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060de:	61fa      	str	r2, [r7, #28]
 80060e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e2:	69b9      	ldr	r1, [r7, #24]
 80060e4:	69fa      	ldr	r2, [r7, #28]
 80060e6:	e841 2300 	strex	r3, r2, [r1]
 80060ea:	617b      	str	r3, [r7, #20]
   return(result);
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d1e5      	bne.n	80060be <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80060f2:	e002      	b.n	80060fa <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80060f4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80060f6:	f7ff ff79 	bl	8005fec <HAL_UART_TxCpltCallback>
}
 80060fa:	bf00      	nop
 80060fc:	3740      	adds	r7, #64	@ 0x40
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}

08006102 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006102:	b580      	push	{r7, lr}
 8006104:	b084      	sub	sp, #16
 8006106:	af00      	add	r7, sp, #0
 8006108:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006110:	68f8      	ldr	r0, [r7, #12]
 8006112:	f7ff ff75 	bl	8006000 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006116:	bf00      	nop
 8006118:	3710      	adds	r7, #16
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}

0800611e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b09c      	sub	sp, #112	@ 0x70
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800612a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006136:	2b00      	cmp	r3, #0
 8006138:	d172      	bne.n	8006220 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800613a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800613c:	2200      	movs	r2, #0
 800613e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006140:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	330c      	adds	r3, #12
 8006146:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006148:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800614a:	e853 3f00 	ldrex	r3, [r3]
 800614e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006150:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006152:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006156:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006158:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	330c      	adds	r3, #12
 800615e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006160:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006162:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006164:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006166:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006168:	e841 2300 	strex	r3, r2, [r1]
 800616c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800616e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1e5      	bne.n	8006140 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006174:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3314      	adds	r3, #20
 800617a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800617e:	e853 3f00 	ldrex	r3, [r3]
 8006182:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006186:	f023 0301 	bic.w	r3, r3, #1
 800618a:	667b      	str	r3, [r7, #100]	@ 0x64
 800618c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	3314      	adds	r3, #20
 8006192:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006194:	647a      	str	r2, [r7, #68]	@ 0x44
 8006196:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006198:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800619a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800619c:	e841 2300 	strex	r3, r2, [r1]
 80061a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80061a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1e5      	bne.n	8006174 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	3314      	adds	r3, #20
 80061ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b2:	e853 3f00 	ldrex	r3, [r3]
 80061b6:	623b      	str	r3, [r7, #32]
   return(result);
 80061b8:	6a3b      	ldr	r3, [r7, #32]
 80061ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061be:	663b      	str	r3, [r7, #96]	@ 0x60
 80061c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	3314      	adds	r3, #20
 80061c6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80061c8:	633a      	str	r2, [r7, #48]	@ 0x30
 80061ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061d0:	e841 2300 	strex	r3, r2, [r1]
 80061d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80061d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d1e5      	bne.n	80061a8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80061dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061de:	2220      	movs	r2, #32
 80061e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d119      	bne.n	8006220 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	330c      	adds	r3, #12
 80061f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	e853 3f00 	ldrex	r3, [r3]
 80061fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f023 0310 	bic.w	r3, r3, #16
 8006202:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006204:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	330c      	adds	r3, #12
 800620a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800620c:	61fa      	str	r2, [r7, #28]
 800620e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006210:	69b9      	ldr	r1, [r7, #24]
 8006212:	69fa      	ldr	r2, [r7, #28]
 8006214:	e841 2300 	strex	r3, r2, [r1]
 8006218:	617b      	str	r3, [r7, #20]
   return(result);
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d1e5      	bne.n	80061ec <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006220:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006222:	2200      	movs	r2, #0
 8006224:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006226:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800622a:	2b01      	cmp	r3, #1
 800622c:	d106      	bne.n	800623c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800622e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006230:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006232:	4619      	mov	r1, r3
 8006234:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006236:	f7ff ff0b 	bl	8006050 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800623a:	e002      	b.n	8006242 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800623c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800623e:	f7ff fee9 	bl	8006014 <HAL_UART_RxCpltCallback>
}
 8006242:	bf00      	nop
 8006244:	3770      	adds	r7, #112	@ 0x70
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800624a:	b580      	push	{r7, lr}
 800624c:	b084      	sub	sp, #16
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006256:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2201      	movs	r2, #1
 800625c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006262:	2b01      	cmp	r3, #1
 8006264:	d108      	bne.n	8006278 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800626a:	085b      	lsrs	r3, r3, #1
 800626c:	b29b      	uxth	r3, r3
 800626e:	4619      	mov	r1, r3
 8006270:	68f8      	ldr	r0, [r7, #12]
 8006272:	f7ff feed 	bl	8006050 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006276:	e002      	b.n	800627e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006278:	68f8      	ldr	r0, [r7, #12]
 800627a:	f7ff fed5 	bl	8006028 <HAL_UART_RxHalfCpltCallback>
}
 800627e:	bf00      	nop
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b084      	sub	sp, #16
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800628e:	2300      	movs	r3, #0
 8006290:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006296:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062a2:	2b80      	cmp	r3, #128	@ 0x80
 80062a4:	bf0c      	ite	eq
 80062a6:	2301      	moveq	r3, #1
 80062a8:	2300      	movne	r3, #0
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b21      	cmp	r3, #33	@ 0x21
 80062b8:	d108      	bne.n	80062cc <UART_DMAError+0x46>
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d005      	beq.n	80062cc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	2200      	movs	r2, #0
 80062c4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80062c6:	68b8      	ldr	r0, [r7, #8]
 80062c8:	f000 f8ce 	bl	8006468 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062d6:	2b40      	cmp	r3, #64	@ 0x40
 80062d8:	bf0c      	ite	eq
 80062da:	2301      	moveq	r3, #1
 80062dc:	2300      	movne	r3, #0
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	2b22      	cmp	r3, #34	@ 0x22
 80062ec:	d108      	bne.n	8006300 <UART_DMAError+0x7a>
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d005      	beq.n	8006300 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	2200      	movs	r2, #0
 80062f8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80062fa:	68b8      	ldr	r0, [r7, #8]
 80062fc:	f000 f8dc 	bl	80064b8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006304:	f043 0210 	orr.w	r2, r3, #16
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800630c:	68b8      	ldr	r0, [r7, #8]
 800630e:	f7ff fe95 	bl	800603c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006312:	bf00      	nop
 8006314:	3710      	adds	r7, #16
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
	...

0800631c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b098      	sub	sp, #96	@ 0x60
 8006320:	af00      	add	r7, sp, #0
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	4613      	mov	r3, r2
 8006328:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800632a:	68ba      	ldr	r2, [r7, #8]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	88fa      	ldrh	r2, [r7, #6]
 8006334:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2200      	movs	r2, #0
 800633a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2222      	movs	r2, #34	@ 0x22
 8006340:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006348:	4a44      	ldr	r2, [pc, #272]	@ (800645c <UART_Start_Receive_DMA+0x140>)
 800634a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006350:	4a43      	ldr	r2, [pc, #268]	@ (8006460 <UART_Start_Receive_DMA+0x144>)
 8006352:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006358:	4a42      	ldr	r2, [pc, #264]	@ (8006464 <UART_Start_Receive_DMA+0x148>)
 800635a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006360:	2200      	movs	r2, #0
 8006362:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006364:	f107 0308 	add.w	r3, r7, #8
 8006368:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	3304      	adds	r3, #4
 8006374:	4619      	mov	r1, r3
 8006376:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	88fb      	ldrh	r3, [r7, #6]
 800637c:	f7fd f894 	bl	80034a8 <HAL_DMA_Start_IT>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d008      	beq.n	8006398 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2210      	movs	r2, #16
 800638a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2220      	movs	r2, #32
 8006390:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	e05d      	b.n	8006454 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006398:	2300      	movs	r3, #0
 800639a:	613b      	str	r3, [r7, #16]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	613b      	str	r3, [r7, #16]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	613b      	str	r3, [r7, #16]
 80063ac:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	691b      	ldr	r3, [r3, #16]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d019      	beq.n	80063ea <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	330c      	adds	r3, #12
 80063bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063c0:	e853 3f00 	ldrex	r3, [r3]
 80063c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80063c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	330c      	adds	r3, #12
 80063d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80063d6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80063d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063da:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80063dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80063de:	e841 2300 	strex	r3, r2, [r1]
 80063e2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80063e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1e5      	bne.n	80063b6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	3314      	adds	r3, #20
 80063f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063f4:	e853 3f00 	ldrex	r3, [r3]
 80063f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063fc:	f043 0301 	orr.w	r3, r3, #1
 8006400:	657b      	str	r3, [r7, #84]	@ 0x54
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	3314      	adds	r3, #20
 8006408:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800640a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800640c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006410:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006412:	e841 2300 	strex	r3, r2, [r1]
 8006416:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1e5      	bne.n	80063ea <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	3314      	adds	r3, #20
 8006424:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	e853 3f00 	ldrex	r3, [r3]
 800642c:	617b      	str	r3, [r7, #20]
   return(result);
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006434:	653b      	str	r3, [r7, #80]	@ 0x50
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	3314      	adds	r3, #20
 800643c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800643e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006440:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006442:	6a39      	ldr	r1, [r7, #32]
 8006444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006446:	e841 2300 	strex	r3, r2, [r1]
 800644a:	61fb      	str	r3, [r7, #28]
   return(result);
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1e5      	bne.n	800641e <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3760      	adds	r7, #96	@ 0x60
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}
 800645c:	0800611f 	.word	0x0800611f
 8006460:	0800624b 	.word	0x0800624b
 8006464:	08006287 	.word	0x08006287

08006468 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006468:	b480      	push	{r7}
 800646a:	b089      	sub	sp, #36	@ 0x24
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	330c      	adds	r3, #12
 8006476:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	e853 3f00 	ldrex	r3, [r3]
 800647e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006486:	61fb      	str	r3, [r7, #28]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	330c      	adds	r3, #12
 800648e:	69fa      	ldr	r2, [r7, #28]
 8006490:	61ba      	str	r2, [r7, #24]
 8006492:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006494:	6979      	ldr	r1, [r7, #20]
 8006496:	69ba      	ldr	r2, [r7, #24]
 8006498:	e841 2300 	strex	r3, r2, [r1]
 800649c:	613b      	str	r3, [r7, #16]
   return(result);
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d1e5      	bne.n	8006470 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2220      	movs	r2, #32
 80064a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80064ac:	bf00      	nop
 80064ae:	3724      	adds	r7, #36	@ 0x24
 80064b0:	46bd      	mov	sp, r7
 80064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b6:	4770      	bx	lr

080064b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b095      	sub	sp, #84	@ 0x54
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	330c      	adds	r3, #12
 80064c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ca:	e853 3f00 	ldrex	r3, [r3]
 80064ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80064d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	330c      	adds	r3, #12
 80064de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80064e0:	643a      	str	r2, [r7, #64]	@ 0x40
 80064e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80064e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80064e8:	e841 2300 	strex	r3, r2, [r1]
 80064ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80064ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d1e5      	bne.n	80064c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	3314      	adds	r3, #20
 80064fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064fc:	6a3b      	ldr	r3, [r7, #32]
 80064fe:	e853 3f00 	ldrex	r3, [r3]
 8006502:	61fb      	str	r3, [r7, #28]
   return(result);
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	f023 0301 	bic.w	r3, r3, #1
 800650a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	3314      	adds	r3, #20
 8006512:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006514:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006516:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006518:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800651a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800651c:	e841 2300 	strex	r3, r2, [r1]
 8006520:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1e5      	bne.n	80064f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800652c:	2b01      	cmp	r3, #1
 800652e:	d119      	bne.n	8006564 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	330c      	adds	r3, #12
 8006536:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	e853 3f00 	ldrex	r3, [r3]
 800653e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	f023 0310 	bic.w	r3, r3, #16
 8006546:	647b      	str	r3, [r7, #68]	@ 0x44
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	330c      	adds	r3, #12
 800654e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006550:	61ba      	str	r2, [r7, #24]
 8006552:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006554:	6979      	ldr	r1, [r7, #20]
 8006556:	69ba      	ldr	r2, [r7, #24]
 8006558:	e841 2300 	strex	r3, r2, [r1]
 800655c:	613b      	str	r3, [r7, #16]
   return(result);
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d1e5      	bne.n	8006530 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2220      	movs	r2, #32
 8006568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006572:	bf00      	nop
 8006574:	3754      	adds	r7, #84	@ 0x54
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr

0800657e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b084      	sub	sp, #16
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800658a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2200      	movs	r2, #0
 8006590:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f7ff fd52 	bl	800603c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006598:	bf00      	nop
 800659a:	3710      	adds	r7, #16
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	2b21      	cmp	r3, #33	@ 0x21
 80065b2:	d13e      	bne.n	8006632 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065bc:	d114      	bne.n	80065e8 <UART_Transmit_IT+0x48>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d110      	bne.n	80065e8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6a1b      	ldr	r3, [r3, #32]
 80065ca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	881b      	ldrh	r3, [r3, #0]
 80065d0:	461a      	mov	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065da:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	1c9a      	adds	r2, r3, #2
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	621a      	str	r2, [r3, #32]
 80065e6:	e008      	b.n	80065fa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a1b      	ldr	r3, [r3, #32]
 80065ec:	1c59      	adds	r1, r3, #1
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	6211      	str	r1, [r2, #32]
 80065f2:	781a      	ldrb	r2, [r3, #0]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80065fe:	b29b      	uxth	r3, r3
 8006600:	3b01      	subs	r3, #1
 8006602:	b29b      	uxth	r3, r3
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	4619      	mov	r1, r3
 8006608:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800660a:	2b00      	cmp	r3, #0
 800660c:	d10f      	bne.n	800662e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68da      	ldr	r2, [r3, #12]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800661c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68da      	ldr	r2, [r3, #12]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800662c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800662e:	2300      	movs	r3, #0
 8006630:	e000      	b.n	8006634 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006632:	2302      	movs	r3, #2
  }
}
 8006634:	4618      	mov	r0, r3
 8006636:	3714      	adds	r7, #20
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr

08006640 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68da      	ldr	r2, [r3, #12]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006656:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2220      	movs	r2, #32
 800665c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f7ff fcc3 	bl	8005fec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006666:	2300      	movs	r3, #0
}
 8006668:	4618      	mov	r0, r3
 800666a:	3708      	adds	r7, #8
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b08c      	sub	sp, #48	@ 0x30
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006678:	2300      	movs	r3, #0
 800667a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800667c:	2300      	movs	r3, #0
 800667e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006686:	b2db      	uxtb	r3, r3
 8006688:	2b22      	cmp	r3, #34	@ 0x22
 800668a:	f040 80aa 	bne.w	80067e2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006696:	d115      	bne.n	80066c4 <UART_Receive_IT+0x54>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	691b      	ldr	r3, [r3, #16]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d111      	bne.n	80066c4 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066b2:	b29a      	uxth	r2, r3
 80066b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066bc:	1c9a      	adds	r2, r3, #2
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80066c2:	e024      	b.n	800670e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d2:	d007      	beq.n	80066e4 <UART_Receive_IT+0x74>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d10a      	bne.n	80066f2 <UART_Receive_IT+0x82>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	691b      	ldr	r3, [r3, #16]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d106      	bne.n	80066f2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	b2da      	uxtb	r2, r3
 80066ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ee:	701a      	strb	r2, [r3, #0]
 80066f0:	e008      	b.n	8006704 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	b2db      	uxtb	r3, r3
 80066fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066fe:	b2da      	uxtb	r2, r3
 8006700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006702:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006708:	1c5a      	adds	r2, r3, #1
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006712:	b29b      	uxth	r3, r3
 8006714:	3b01      	subs	r3, #1
 8006716:	b29b      	uxth	r3, r3
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	4619      	mov	r1, r3
 800671c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800671e:	2b00      	cmp	r3, #0
 8006720:	d15d      	bne.n	80067de <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68da      	ldr	r2, [r3, #12]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f022 0220 	bic.w	r2, r2, #32
 8006730:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68da      	ldr	r2, [r3, #12]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006740:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	695a      	ldr	r2, [r3, #20]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f022 0201 	bic.w	r2, r2, #1
 8006750:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2220      	movs	r2, #32
 8006756:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006764:	2b01      	cmp	r3, #1
 8006766:	d135      	bne.n	80067d4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	330c      	adds	r3, #12
 8006774:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	e853 3f00 	ldrex	r3, [r3]
 800677c:	613b      	str	r3, [r7, #16]
   return(result);
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	f023 0310 	bic.w	r3, r3, #16
 8006784:	627b      	str	r3, [r7, #36]	@ 0x24
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	330c      	adds	r3, #12
 800678c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800678e:	623a      	str	r2, [r7, #32]
 8006790:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006792:	69f9      	ldr	r1, [r7, #28]
 8006794:	6a3a      	ldr	r2, [r7, #32]
 8006796:	e841 2300 	strex	r3, r2, [r1]
 800679a:	61bb      	str	r3, [r7, #24]
   return(result);
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d1e5      	bne.n	800676e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0310 	and.w	r3, r3, #16
 80067ac:	2b10      	cmp	r3, #16
 80067ae:	d10a      	bne.n	80067c6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80067b0:	2300      	movs	r3, #0
 80067b2:	60fb      	str	r3, [r7, #12]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	60fb      	str	r3, [r7, #12]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	60fb      	str	r3, [r7, #12]
 80067c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067ca:	4619      	mov	r1, r3
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f7ff fc3f 	bl	8006050 <HAL_UARTEx_RxEventCallback>
 80067d2:	e002      	b.n	80067da <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f7ff fc1d 	bl	8006014 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80067da:	2300      	movs	r3, #0
 80067dc:	e002      	b.n	80067e4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80067de:	2300      	movs	r3, #0
 80067e0:	e000      	b.n	80067e4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80067e2:	2302      	movs	r3, #2
  }
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3730      	adds	r7, #48	@ 0x30
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067f0:	b0c0      	sub	sp, #256	@ 0x100
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006808:	68d9      	ldr	r1, [r3, #12]
 800680a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	ea40 0301 	orr.w	r3, r0, r1
 8006814:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800681a:	689a      	ldr	r2, [r3, #8]
 800681c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	431a      	orrs	r2, r3
 8006824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	431a      	orrs	r2, r3
 800682c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006830:	69db      	ldr	r3, [r3, #28]
 8006832:	4313      	orrs	r3, r2
 8006834:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006844:	f021 010c 	bic.w	r1, r1, #12
 8006848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006852:	430b      	orrs	r3, r1
 8006854:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006866:	6999      	ldr	r1, [r3, #24]
 8006868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	ea40 0301 	orr.w	r3, r0, r1
 8006872:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	4b8f      	ldr	r3, [pc, #572]	@ (8006ab8 <UART_SetConfig+0x2cc>)
 800687c:	429a      	cmp	r2, r3
 800687e:	d005      	beq.n	800688c <UART_SetConfig+0xa0>
 8006880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	4b8d      	ldr	r3, [pc, #564]	@ (8006abc <UART_SetConfig+0x2d0>)
 8006888:	429a      	cmp	r2, r3
 800688a:	d104      	bne.n	8006896 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800688c:	f7fe ff80 	bl	8005790 <HAL_RCC_GetPCLK2Freq>
 8006890:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006894:	e003      	b.n	800689e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006896:	f7fe ff67 	bl	8005768 <HAL_RCC_GetPCLK1Freq>
 800689a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800689e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068a2:	69db      	ldr	r3, [r3, #28]
 80068a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068a8:	f040 810c 	bne.w	8006ac4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80068ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068b0:	2200      	movs	r2, #0
 80068b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80068b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80068ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80068be:	4622      	mov	r2, r4
 80068c0:	462b      	mov	r3, r5
 80068c2:	1891      	adds	r1, r2, r2
 80068c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80068c6:	415b      	adcs	r3, r3
 80068c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80068ce:	4621      	mov	r1, r4
 80068d0:	eb12 0801 	adds.w	r8, r2, r1
 80068d4:	4629      	mov	r1, r5
 80068d6:	eb43 0901 	adc.w	r9, r3, r1
 80068da:	f04f 0200 	mov.w	r2, #0
 80068de:	f04f 0300 	mov.w	r3, #0
 80068e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80068e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80068ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80068ee:	4690      	mov	r8, r2
 80068f0:	4699      	mov	r9, r3
 80068f2:	4623      	mov	r3, r4
 80068f4:	eb18 0303 	adds.w	r3, r8, r3
 80068f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80068fc:	462b      	mov	r3, r5
 80068fe:	eb49 0303 	adc.w	r3, r9, r3
 8006902:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	2200      	movs	r2, #0
 800690e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006912:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006916:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800691a:	460b      	mov	r3, r1
 800691c:	18db      	adds	r3, r3, r3
 800691e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006920:	4613      	mov	r3, r2
 8006922:	eb42 0303 	adc.w	r3, r2, r3
 8006926:	657b      	str	r3, [r7, #84]	@ 0x54
 8006928:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800692c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006930:	f7fa f9f2 	bl	8000d18 <__aeabi_uldivmod>
 8006934:	4602      	mov	r2, r0
 8006936:	460b      	mov	r3, r1
 8006938:	4b61      	ldr	r3, [pc, #388]	@ (8006ac0 <UART_SetConfig+0x2d4>)
 800693a:	fba3 2302 	umull	r2, r3, r3, r2
 800693e:	095b      	lsrs	r3, r3, #5
 8006940:	011c      	lsls	r4, r3, #4
 8006942:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006946:	2200      	movs	r2, #0
 8006948:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800694c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006950:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006954:	4642      	mov	r2, r8
 8006956:	464b      	mov	r3, r9
 8006958:	1891      	adds	r1, r2, r2
 800695a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800695c:	415b      	adcs	r3, r3
 800695e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006960:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006964:	4641      	mov	r1, r8
 8006966:	eb12 0a01 	adds.w	sl, r2, r1
 800696a:	4649      	mov	r1, r9
 800696c:	eb43 0b01 	adc.w	fp, r3, r1
 8006970:	f04f 0200 	mov.w	r2, #0
 8006974:	f04f 0300 	mov.w	r3, #0
 8006978:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800697c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006980:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006984:	4692      	mov	sl, r2
 8006986:	469b      	mov	fp, r3
 8006988:	4643      	mov	r3, r8
 800698a:	eb1a 0303 	adds.w	r3, sl, r3
 800698e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006992:	464b      	mov	r3, r9
 8006994:	eb4b 0303 	adc.w	r3, fp, r3
 8006998:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800699c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80069a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80069ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80069b0:	460b      	mov	r3, r1
 80069b2:	18db      	adds	r3, r3, r3
 80069b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80069b6:	4613      	mov	r3, r2
 80069b8:	eb42 0303 	adc.w	r3, r2, r3
 80069bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80069be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80069c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80069c6:	f7fa f9a7 	bl	8000d18 <__aeabi_uldivmod>
 80069ca:	4602      	mov	r2, r0
 80069cc:	460b      	mov	r3, r1
 80069ce:	4611      	mov	r1, r2
 80069d0:	4b3b      	ldr	r3, [pc, #236]	@ (8006ac0 <UART_SetConfig+0x2d4>)
 80069d2:	fba3 2301 	umull	r2, r3, r3, r1
 80069d6:	095b      	lsrs	r3, r3, #5
 80069d8:	2264      	movs	r2, #100	@ 0x64
 80069da:	fb02 f303 	mul.w	r3, r2, r3
 80069de:	1acb      	subs	r3, r1, r3
 80069e0:	00db      	lsls	r3, r3, #3
 80069e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80069e6:	4b36      	ldr	r3, [pc, #216]	@ (8006ac0 <UART_SetConfig+0x2d4>)
 80069e8:	fba3 2302 	umull	r2, r3, r3, r2
 80069ec:	095b      	lsrs	r3, r3, #5
 80069ee:	005b      	lsls	r3, r3, #1
 80069f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80069f4:	441c      	add	r4, r3
 80069f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069fa:	2200      	movs	r2, #0
 80069fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a00:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006a04:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006a08:	4642      	mov	r2, r8
 8006a0a:	464b      	mov	r3, r9
 8006a0c:	1891      	adds	r1, r2, r2
 8006a0e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006a10:	415b      	adcs	r3, r3
 8006a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a14:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006a18:	4641      	mov	r1, r8
 8006a1a:	1851      	adds	r1, r2, r1
 8006a1c:	6339      	str	r1, [r7, #48]	@ 0x30
 8006a1e:	4649      	mov	r1, r9
 8006a20:	414b      	adcs	r3, r1
 8006a22:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a24:	f04f 0200 	mov.w	r2, #0
 8006a28:	f04f 0300 	mov.w	r3, #0
 8006a2c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006a30:	4659      	mov	r1, fp
 8006a32:	00cb      	lsls	r3, r1, #3
 8006a34:	4651      	mov	r1, sl
 8006a36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a3a:	4651      	mov	r1, sl
 8006a3c:	00ca      	lsls	r2, r1, #3
 8006a3e:	4610      	mov	r0, r2
 8006a40:	4619      	mov	r1, r3
 8006a42:	4603      	mov	r3, r0
 8006a44:	4642      	mov	r2, r8
 8006a46:	189b      	adds	r3, r3, r2
 8006a48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a4c:	464b      	mov	r3, r9
 8006a4e:	460a      	mov	r2, r1
 8006a50:	eb42 0303 	adc.w	r3, r2, r3
 8006a54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006a64:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006a68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	18db      	adds	r3, r3, r3
 8006a70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a72:	4613      	mov	r3, r2
 8006a74:	eb42 0303 	adc.w	r3, r2, r3
 8006a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006a7e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006a82:	f7fa f949 	bl	8000d18 <__aeabi_uldivmod>
 8006a86:	4602      	mov	r2, r0
 8006a88:	460b      	mov	r3, r1
 8006a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac0 <UART_SetConfig+0x2d4>)
 8006a8c:	fba3 1302 	umull	r1, r3, r3, r2
 8006a90:	095b      	lsrs	r3, r3, #5
 8006a92:	2164      	movs	r1, #100	@ 0x64
 8006a94:	fb01 f303 	mul.w	r3, r1, r3
 8006a98:	1ad3      	subs	r3, r2, r3
 8006a9a:	00db      	lsls	r3, r3, #3
 8006a9c:	3332      	adds	r3, #50	@ 0x32
 8006a9e:	4a08      	ldr	r2, [pc, #32]	@ (8006ac0 <UART_SetConfig+0x2d4>)
 8006aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8006aa4:	095b      	lsrs	r3, r3, #5
 8006aa6:	f003 0207 	and.w	r2, r3, #7
 8006aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4422      	add	r2, r4
 8006ab2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ab4:	e106      	b.n	8006cc4 <UART_SetConfig+0x4d8>
 8006ab6:	bf00      	nop
 8006ab8:	40011000 	.word	0x40011000
 8006abc:	40011400 	.word	0x40011400
 8006ac0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ac4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006ace:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006ad2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006ad6:	4642      	mov	r2, r8
 8006ad8:	464b      	mov	r3, r9
 8006ada:	1891      	adds	r1, r2, r2
 8006adc:	6239      	str	r1, [r7, #32]
 8006ade:	415b      	adcs	r3, r3
 8006ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ae2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ae6:	4641      	mov	r1, r8
 8006ae8:	1854      	adds	r4, r2, r1
 8006aea:	4649      	mov	r1, r9
 8006aec:	eb43 0501 	adc.w	r5, r3, r1
 8006af0:	f04f 0200 	mov.w	r2, #0
 8006af4:	f04f 0300 	mov.w	r3, #0
 8006af8:	00eb      	lsls	r3, r5, #3
 8006afa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006afe:	00e2      	lsls	r2, r4, #3
 8006b00:	4614      	mov	r4, r2
 8006b02:	461d      	mov	r5, r3
 8006b04:	4643      	mov	r3, r8
 8006b06:	18e3      	adds	r3, r4, r3
 8006b08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006b0c:	464b      	mov	r3, r9
 8006b0e:	eb45 0303 	adc.w	r3, r5, r3
 8006b12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006b22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006b26:	f04f 0200 	mov.w	r2, #0
 8006b2a:	f04f 0300 	mov.w	r3, #0
 8006b2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006b32:	4629      	mov	r1, r5
 8006b34:	008b      	lsls	r3, r1, #2
 8006b36:	4621      	mov	r1, r4
 8006b38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b3c:	4621      	mov	r1, r4
 8006b3e:	008a      	lsls	r2, r1, #2
 8006b40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006b44:	f7fa f8e8 	bl	8000d18 <__aeabi_uldivmod>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	460b      	mov	r3, r1
 8006b4c:	4b60      	ldr	r3, [pc, #384]	@ (8006cd0 <UART_SetConfig+0x4e4>)
 8006b4e:	fba3 2302 	umull	r2, r3, r3, r2
 8006b52:	095b      	lsrs	r3, r3, #5
 8006b54:	011c      	lsls	r4, r3, #4
 8006b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006b60:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006b64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006b68:	4642      	mov	r2, r8
 8006b6a:	464b      	mov	r3, r9
 8006b6c:	1891      	adds	r1, r2, r2
 8006b6e:	61b9      	str	r1, [r7, #24]
 8006b70:	415b      	adcs	r3, r3
 8006b72:	61fb      	str	r3, [r7, #28]
 8006b74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b78:	4641      	mov	r1, r8
 8006b7a:	1851      	adds	r1, r2, r1
 8006b7c:	6139      	str	r1, [r7, #16]
 8006b7e:	4649      	mov	r1, r9
 8006b80:	414b      	adcs	r3, r1
 8006b82:	617b      	str	r3, [r7, #20]
 8006b84:	f04f 0200 	mov.w	r2, #0
 8006b88:	f04f 0300 	mov.w	r3, #0
 8006b8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b90:	4659      	mov	r1, fp
 8006b92:	00cb      	lsls	r3, r1, #3
 8006b94:	4651      	mov	r1, sl
 8006b96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b9a:	4651      	mov	r1, sl
 8006b9c:	00ca      	lsls	r2, r1, #3
 8006b9e:	4610      	mov	r0, r2
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	4642      	mov	r2, r8
 8006ba6:	189b      	adds	r3, r3, r2
 8006ba8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006bac:	464b      	mov	r3, r9
 8006bae:	460a      	mov	r2, r1
 8006bb0:	eb42 0303 	adc.w	r3, r2, r3
 8006bb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006bc2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006bc4:	f04f 0200 	mov.w	r2, #0
 8006bc8:	f04f 0300 	mov.w	r3, #0
 8006bcc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006bd0:	4649      	mov	r1, r9
 8006bd2:	008b      	lsls	r3, r1, #2
 8006bd4:	4641      	mov	r1, r8
 8006bd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bda:	4641      	mov	r1, r8
 8006bdc:	008a      	lsls	r2, r1, #2
 8006bde:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006be2:	f7fa f899 	bl	8000d18 <__aeabi_uldivmod>
 8006be6:	4602      	mov	r2, r0
 8006be8:	460b      	mov	r3, r1
 8006bea:	4611      	mov	r1, r2
 8006bec:	4b38      	ldr	r3, [pc, #224]	@ (8006cd0 <UART_SetConfig+0x4e4>)
 8006bee:	fba3 2301 	umull	r2, r3, r3, r1
 8006bf2:	095b      	lsrs	r3, r3, #5
 8006bf4:	2264      	movs	r2, #100	@ 0x64
 8006bf6:	fb02 f303 	mul.w	r3, r2, r3
 8006bfa:	1acb      	subs	r3, r1, r3
 8006bfc:	011b      	lsls	r3, r3, #4
 8006bfe:	3332      	adds	r3, #50	@ 0x32
 8006c00:	4a33      	ldr	r2, [pc, #204]	@ (8006cd0 <UART_SetConfig+0x4e4>)
 8006c02:	fba2 2303 	umull	r2, r3, r2, r3
 8006c06:	095b      	lsrs	r3, r3, #5
 8006c08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c0c:	441c      	add	r4, r3
 8006c0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c12:	2200      	movs	r2, #0
 8006c14:	673b      	str	r3, [r7, #112]	@ 0x70
 8006c16:	677a      	str	r2, [r7, #116]	@ 0x74
 8006c18:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006c1c:	4642      	mov	r2, r8
 8006c1e:	464b      	mov	r3, r9
 8006c20:	1891      	adds	r1, r2, r2
 8006c22:	60b9      	str	r1, [r7, #8]
 8006c24:	415b      	adcs	r3, r3
 8006c26:	60fb      	str	r3, [r7, #12]
 8006c28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006c2c:	4641      	mov	r1, r8
 8006c2e:	1851      	adds	r1, r2, r1
 8006c30:	6039      	str	r1, [r7, #0]
 8006c32:	4649      	mov	r1, r9
 8006c34:	414b      	adcs	r3, r1
 8006c36:	607b      	str	r3, [r7, #4]
 8006c38:	f04f 0200 	mov.w	r2, #0
 8006c3c:	f04f 0300 	mov.w	r3, #0
 8006c40:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006c44:	4659      	mov	r1, fp
 8006c46:	00cb      	lsls	r3, r1, #3
 8006c48:	4651      	mov	r1, sl
 8006c4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c4e:	4651      	mov	r1, sl
 8006c50:	00ca      	lsls	r2, r1, #3
 8006c52:	4610      	mov	r0, r2
 8006c54:	4619      	mov	r1, r3
 8006c56:	4603      	mov	r3, r0
 8006c58:	4642      	mov	r2, r8
 8006c5a:	189b      	adds	r3, r3, r2
 8006c5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c5e:	464b      	mov	r3, r9
 8006c60:	460a      	mov	r2, r1
 8006c62:	eb42 0303 	adc.w	r3, r2, r3
 8006c66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c72:	667a      	str	r2, [r7, #100]	@ 0x64
 8006c74:	f04f 0200 	mov.w	r2, #0
 8006c78:	f04f 0300 	mov.w	r3, #0
 8006c7c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006c80:	4649      	mov	r1, r9
 8006c82:	008b      	lsls	r3, r1, #2
 8006c84:	4641      	mov	r1, r8
 8006c86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c8a:	4641      	mov	r1, r8
 8006c8c:	008a      	lsls	r2, r1, #2
 8006c8e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006c92:	f7fa f841 	bl	8000d18 <__aeabi_uldivmod>
 8006c96:	4602      	mov	r2, r0
 8006c98:	460b      	mov	r3, r1
 8006c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006cd0 <UART_SetConfig+0x4e4>)
 8006c9c:	fba3 1302 	umull	r1, r3, r3, r2
 8006ca0:	095b      	lsrs	r3, r3, #5
 8006ca2:	2164      	movs	r1, #100	@ 0x64
 8006ca4:	fb01 f303 	mul.w	r3, r1, r3
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	011b      	lsls	r3, r3, #4
 8006cac:	3332      	adds	r3, #50	@ 0x32
 8006cae:	4a08      	ldr	r2, [pc, #32]	@ (8006cd0 <UART_SetConfig+0x4e4>)
 8006cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8006cb4:	095b      	lsrs	r3, r3, #5
 8006cb6:	f003 020f 	and.w	r2, r3, #15
 8006cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4422      	add	r2, r4
 8006cc2:	609a      	str	r2, [r3, #8]
}
 8006cc4:	bf00      	nop
 8006cc6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cd0:	51eb851f 	.word	0x51eb851f

08006cd4 <__NVIC_SetPriority>:
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	4603      	mov	r3, r0
 8006cdc:	6039      	str	r1, [r7, #0]
 8006cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	db0a      	blt.n	8006cfe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	b2da      	uxtb	r2, r3
 8006cec:	490c      	ldr	r1, [pc, #48]	@ (8006d20 <__NVIC_SetPriority+0x4c>)
 8006cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cf2:	0112      	lsls	r2, r2, #4
 8006cf4:	b2d2      	uxtb	r2, r2
 8006cf6:	440b      	add	r3, r1
 8006cf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006cfc:	e00a      	b.n	8006d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	b2da      	uxtb	r2, r3
 8006d02:	4908      	ldr	r1, [pc, #32]	@ (8006d24 <__NVIC_SetPriority+0x50>)
 8006d04:	79fb      	ldrb	r3, [r7, #7]
 8006d06:	f003 030f 	and.w	r3, r3, #15
 8006d0a:	3b04      	subs	r3, #4
 8006d0c:	0112      	lsls	r2, r2, #4
 8006d0e:	b2d2      	uxtb	r2, r2
 8006d10:	440b      	add	r3, r1
 8006d12:	761a      	strb	r2, [r3, #24]
}
 8006d14:	bf00      	nop
 8006d16:	370c      	adds	r7, #12
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	e000e100 	.word	0xe000e100
 8006d24:	e000ed00 	.word	0xe000ed00

08006d28 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006d2c:	2100      	movs	r1, #0
 8006d2e:	f06f 0004 	mvn.w	r0, #4
 8006d32:	f7ff ffcf 	bl	8006cd4 <__NVIC_SetPriority>
#endif
}
 8006d36:	bf00      	nop
 8006d38:	bd80      	pop	{r7, pc}
	...

08006d3c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d42:	f3ef 8305 	mrs	r3, IPSR
 8006d46:	603b      	str	r3, [r7, #0]
  return(result);
 8006d48:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d003      	beq.n	8006d56 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006d4e:	f06f 0305 	mvn.w	r3, #5
 8006d52:	607b      	str	r3, [r7, #4]
 8006d54:	e00c      	b.n	8006d70 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006d56:	4b0a      	ldr	r3, [pc, #40]	@ (8006d80 <osKernelInitialize+0x44>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d105      	bne.n	8006d6a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006d5e:	4b08      	ldr	r3, [pc, #32]	@ (8006d80 <osKernelInitialize+0x44>)
 8006d60:	2201      	movs	r2, #1
 8006d62:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006d64:	2300      	movs	r3, #0
 8006d66:	607b      	str	r3, [r7, #4]
 8006d68:	e002      	b.n	8006d70 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006d6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006d6e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006d70:	687b      	ldr	r3, [r7, #4]
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	370c      	adds	r7, #12
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
 8006d7e:	bf00      	nop
 8006d80:	2000789c 	.word	0x2000789c

08006d84 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b082      	sub	sp, #8
 8006d88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d8a:	f3ef 8305 	mrs	r3, IPSR
 8006d8e:	603b      	str	r3, [r7, #0]
  return(result);
 8006d90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006d96:	f06f 0305 	mvn.w	r3, #5
 8006d9a:	607b      	str	r3, [r7, #4]
 8006d9c:	e010      	b.n	8006dc0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8006dcc <osKernelStart+0x48>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2b01      	cmp	r3, #1
 8006da4:	d109      	bne.n	8006dba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006da6:	f7ff ffbf 	bl	8006d28 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006daa:	4b08      	ldr	r3, [pc, #32]	@ (8006dcc <osKernelStart+0x48>)
 8006dac:	2202      	movs	r2, #2
 8006dae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006db0:	f001 f892 	bl	8007ed8 <vTaskStartScheduler>
      stat = osOK;
 8006db4:	2300      	movs	r3, #0
 8006db6:	607b      	str	r3, [r7, #4]
 8006db8:	e002      	b.n	8006dc0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006dba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006dbe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006dc0:	687b      	ldr	r3, [r7, #4]
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3708      	adds	r7, #8
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}
 8006dca:	bf00      	nop
 8006dcc:	2000789c 	.word	0x2000789c

08006dd0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b08e      	sub	sp, #56	@ 0x38
 8006dd4:	af04      	add	r7, sp, #16
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006de0:	f3ef 8305 	mrs	r3, IPSR
 8006de4:	617b      	str	r3, [r7, #20]
  return(result);
 8006de6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d17e      	bne.n	8006eea <osThreadNew+0x11a>
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d07b      	beq.n	8006eea <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006df2:	2380      	movs	r3, #128	@ 0x80
 8006df4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006df6:	2318      	movs	r3, #24
 8006df8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006dfe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006e02:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d045      	beq.n	8006e96 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d002      	beq.n	8006e18 <osThreadNew+0x48>
        name = attr->name;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	699b      	ldr	r3, [r3, #24]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d002      	beq.n	8006e26 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d008      	beq.n	8006e3e <osThreadNew+0x6e>
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	2b38      	cmp	r3, #56	@ 0x38
 8006e30:	d805      	bhi.n	8006e3e <osThreadNew+0x6e>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d001      	beq.n	8006e42 <osThreadNew+0x72>
        return (NULL);
 8006e3e:	2300      	movs	r3, #0
 8006e40:	e054      	b.n	8006eec <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	695b      	ldr	r3, [r3, #20]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d003      	beq.n	8006e52 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	695b      	ldr	r3, [r3, #20]
 8006e4e:	089b      	lsrs	r3, r3, #2
 8006e50:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d00e      	beq.n	8006e78 <osThreadNew+0xa8>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006e60:	d90a      	bls.n	8006e78 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d006      	beq.n	8006e78 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	695b      	ldr	r3, [r3, #20]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d002      	beq.n	8006e78 <osThreadNew+0xa8>
        mem = 1;
 8006e72:	2301      	movs	r3, #1
 8006e74:	61bb      	str	r3, [r7, #24]
 8006e76:	e010      	b.n	8006e9a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10c      	bne.n	8006e9a <osThreadNew+0xca>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d108      	bne.n	8006e9a <osThreadNew+0xca>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d104      	bne.n	8006e9a <osThreadNew+0xca>
          mem = 0;
 8006e90:	2300      	movs	r3, #0
 8006e92:	61bb      	str	r3, [r7, #24]
 8006e94:	e001      	b.n	8006e9a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006e96:	2300      	movs	r3, #0
 8006e98:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006e9a:	69bb      	ldr	r3, [r7, #24]
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d110      	bne.n	8006ec2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006ea4:	687a      	ldr	r2, [r7, #4]
 8006ea6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ea8:	9202      	str	r2, [sp, #8]
 8006eaa:	9301      	str	r3, [sp, #4]
 8006eac:	69fb      	ldr	r3, [r7, #28]
 8006eae:	9300      	str	r3, [sp, #0]
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	6a3a      	ldr	r2, [r7, #32]
 8006eb4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006eb6:	68f8      	ldr	r0, [r7, #12]
 8006eb8:	f000 fe1a 	bl	8007af0 <xTaskCreateStatic>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	613b      	str	r3, [r7, #16]
 8006ec0:	e013      	b.n	8006eea <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d110      	bne.n	8006eea <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006ec8:	6a3b      	ldr	r3, [r7, #32]
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	f107 0310 	add.w	r3, r7, #16
 8006ed0:	9301      	str	r3, [sp, #4]
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	9300      	str	r3, [sp, #0]
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006eda:	68f8      	ldr	r0, [r7, #12]
 8006edc:	f000 fe68 	bl	8007bb0 <xTaskCreate>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d001      	beq.n	8006eea <osThreadNew+0x11a>
            hTask = NULL;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006eea:	693b      	ldr	r3, [r7, #16]
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3728      	adds	r7, #40	@ 0x28
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006efc:	f3ef 8305 	mrs	r3, IPSR
 8006f00:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f02:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d003      	beq.n	8006f10 <osDelay+0x1c>
    stat = osErrorISR;
 8006f08:	f06f 0305 	mvn.w	r3, #5
 8006f0c:	60fb      	str	r3, [r7, #12]
 8006f0e:	e007      	b.n	8006f20 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006f10:	2300      	movs	r3, #0
 8006f12:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d002      	beq.n	8006f20 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f000 ffa6 	bl	8007e6c <vTaskDelay>
    }
  }

  return (stat);
 8006f20:	68fb      	ldr	r3, [r7, #12]
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
	...

08006f2c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006f2c:	b480      	push	{r7}
 8006f2e:	b085      	sub	sp, #20
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	4a07      	ldr	r2, [pc, #28]	@ (8006f58 <vApplicationGetIdleTaskMemory+0x2c>)
 8006f3c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	4a06      	ldr	r2, [pc, #24]	@ (8006f5c <vApplicationGetIdleTaskMemory+0x30>)
 8006f42:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2280      	movs	r2, #128	@ 0x80
 8006f48:	601a      	str	r2, [r3, #0]
}
 8006f4a:	bf00      	nop
 8006f4c:	3714      	adds	r7, #20
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr
 8006f56:	bf00      	nop
 8006f58:	200078a0 	.word	0x200078a0
 8006f5c:	20007948 	.word	0x20007948

08006f60 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006f60:	b480      	push	{r7}
 8006f62:	b085      	sub	sp, #20
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	4a07      	ldr	r2, [pc, #28]	@ (8006f8c <vApplicationGetTimerTaskMemory+0x2c>)
 8006f70:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	4a06      	ldr	r2, [pc, #24]	@ (8006f90 <vApplicationGetTimerTaskMemory+0x30>)
 8006f76:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006f7e:	601a      	str	r2, [r3, #0]
}
 8006f80:	bf00      	nop
 8006f82:	3714      	adds	r7, #20
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr
 8006f8c:	20007b48 	.word	0x20007b48
 8006f90:	20007bf0 	.word	0x20007bf0

08006f94 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f103 0208 	add.w	r2, r3, #8
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006fac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f103 0208 	add.w	r2, r3, #8
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f103 0208 	add.w	r2, r3, #8
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006fc8:	bf00      	nop
 8006fca:	370c      	adds	r7, #12
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b083      	sub	sp, #12
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006fe2:	bf00      	nop
 8006fe4:	370c      	adds	r7, #12
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr

08006fee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006fee:	b480      	push	{r7}
 8006ff0:	b085      	sub	sp, #20
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	6078      	str	r0, [r7, #4]
 8006ff6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	689a      	ldr	r2, [r3, #8]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	683a      	ldr	r2, [r7, #0]
 8007012:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	683a      	ldr	r2, [r7, #0]
 8007018:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	1c5a      	adds	r2, r3, #1
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	601a      	str	r2, [r3, #0]
}
 800702a:	bf00      	nop
 800702c:	3714      	adds	r7, #20
 800702e:	46bd      	mov	sp, r7
 8007030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007034:	4770      	bx	lr

08007036 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007036:	b480      	push	{r7}
 8007038:	b085      	sub	sp, #20
 800703a:	af00      	add	r7, sp, #0
 800703c:	6078      	str	r0, [r7, #4]
 800703e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800704c:	d103      	bne.n	8007056 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	60fb      	str	r3, [r7, #12]
 8007054:	e00c      	b.n	8007070 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	3308      	adds	r3, #8
 800705a:	60fb      	str	r3, [r7, #12]
 800705c:	e002      	b.n	8007064 <vListInsert+0x2e>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	60fb      	str	r3, [r7, #12]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68ba      	ldr	r2, [r7, #8]
 800706c:	429a      	cmp	r2, r3
 800706e:	d2f6      	bcs.n	800705e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	685a      	ldr	r2, [r3, #4]
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	683a      	ldr	r2, [r7, #0]
 800707e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	683a      	ldr	r2, [r7, #0]
 800708a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	1c5a      	adds	r2, r3, #1
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	601a      	str	r2, [r3, #0]
}
 800709c:	bf00      	nop
 800709e:	3714      	adds	r7, #20
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80070a8:	b480      	push	{r7}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	687a      	ldr	r2, [r7, #4]
 80070bc:	6892      	ldr	r2, [r2, #8]
 80070be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	6852      	ldr	r2, [r2, #4]
 80070c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d103      	bne.n	80070dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	689a      	ldr	r2, [r3, #8]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2200      	movs	r2, #0
 80070e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	1e5a      	subs	r2, r3, #1
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3714      	adds	r7, #20
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d10b      	bne.n	8007128 <xQueueGenericReset+0x2c>
	__asm volatile
 8007110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007114:	f383 8811 	msr	BASEPRI, r3
 8007118:	f3bf 8f6f 	isb	sy
 800711c:	f3bf 8f4f 	dsb	sy
 8007120:	60bb      	str	r3, [r7, #8]
}
 8007122:	bf00      	nop
 8007124:	bf00      	nop
 8007126:	e7fd      	b.n	8007124 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007128:	f002 f8ce 	bl	80092c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007134:	68f9      	ldr	r1, [r7, #12]
 8007136:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007138:	fb01 f303 	mul.w	r3, r1, r3
 800713c:	441a      	add	r2, r3
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2200      	movs	r2, #0
 8007146:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681a      	ldr	r2, [r3, #0]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007158:	3b01      	subs	r3, #1
 800715a:	68f9      	ldr	r1, [r7, #12]
 800715c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800715e:	fb01 f303 	mul.w	r3, r1, r3
 8007162:	441a      	add	r2, r3
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	22ff      	movs	r2, #255	@ 0xff
 800716c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	22ff      	movs	r2, #255	@ 0xff
 8007174:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d114      	bne.n	80071a8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	691b      	ldr	r3, [r3, #16]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d01a      	beq.n	80071bc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	3310      	adds	r3, #16
 800718a:	4618      	mov	r0, r3
 800718c:	f001 f942 	bl	8008414 <xTaskRemoveFromEventList>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d012      	beq.n	80071bc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007196:	4b0d      	ldr	r3, [pc, #52]	@ (80071cc <xQueueGenericReset+0xd0>)
 8007198:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800719c:	601a      	str	r2, [r3, #0]
 800719e:	f3bf 8f4f 	dsb	sy
 80071a2:	f3bf 8f6f 	isb	sy
 80071a6:	e009      	b.n	80071bc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	3310      	adds	r3, #16
 80071ac:	4618      	mov	r0, r3
 80071ae:	f7ff fef1 	bl	8006f94 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	3324      	adds	r3, #36	@ 0x24
 80071b6:	4618      	mov	r0, r3
 80071b8:	f7ff feec 	bl	8006f94 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80071bc:	f002 f8b6 	bl	800932c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80071c0:	2301      	movs	r3, #1
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3710      	adds	r7, #16
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
 80071ca:	bf00      	nop
 80071cc:	e000ed04 	.word	0xe000ed04

080071d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b08e      	sub	sp, #56	@ 0x38
 80071d4:	af02      	add	r7, sp, #8
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	60b9      	str	r1, [r7, #8]
 80071da:	607a      	str	r2, [r7, #4]
 80071dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d10b      	bne.n	80071fc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80071e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e8:	f383 8811 	msr	BASEPRI, r3
 80071ec:	f3bf 8f6f 	isb	sy
 80071f0:	f3bf 8f4f 	dsb	sy
 80071f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80071f6:	bf00      	nop
 80071f8:	bf00      	nop
 80071fa:	e7fd      	b.n	80071f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d10b      	bne.n	800721a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007206:	f383 8811 	msr	BASEPRI, r3
 800720a:	f3bf 8f6f 	isb	sy
 800720e:	f3bf 8f4f 	dsb	sy
 8007212:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007214:	bf00      	nop
 8007216:	bf00      	nop
 8007218:	e7fd      	b.n	8007216 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d002      	beq.n	8007226 <xQueueGenericCreateStatic+0x56>
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d001      	beq.n	800722a <xQueueGenericCreateStatic+0x5a>
 8007226:	2301      	movs	r3, #1
 8007228:	e000      	b.n	800722c <xQueueGenericCreateStatic+0x5c>
 800722a:	2300      	movs	r3, #0
 800722c:	2b00      	cmp	r3, #0
 800722e:	d10b      	bne.n	8007248 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007234:	f383 8811 	msr	BASEPRI, r3
 8007238:	f3bf 8f6f 	isb	sy
 800723c:	f3bf 8f4f 	dsb	sy
 8007240:	623b      	str	r3, [r7, #32]
}
 8007242:	bf00      	nop
 8007244:	bf00      	nop
 8007246:	e7fd      	b.n	8007244 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d102      	bne.n	8007254 <xQueueGenericCreateStatic+0x84>
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d101      	bne.n	8007258 <xQueueGenericCreateStatic+0x88>
 8007254:	2301      	movs	r3, #1
 8007256:	e000      	b.n	800725a <xQueueGenericCreateStatic+0x8a>
 8007258:	2300      	movs	r3, #0
 800725a:	2b00      	cmp	r3, #0
 800725c:	d10b      	bne.n	8007276 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800725e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007262:	f383 8811 	msr	BASEPRI, r3
 8007266:	f3bf 8f6f 	isb	sy
 800726a:	f3bf 8f4f 	dsb	sy
 800726e:	61fb      	str	r3, [r7, #28]
}
 8007270:	bf00      	nop
 8007272:	bf00      	nop
 8007274:	e7fd      	b.n	8007272 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007276:	2350      	movs	r3, #80	@ 0x50
 8007278:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	2b50      	cmp	r3, #80	@ 0x50
 800727e:	d00b      	beq.n	8007298 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007284:	f383 8811 	msr	BASEPRI, r3
 8007288:	f3bf 8f6f 	isb	sy
 800728c:	f3bf 8f4f 	dsb	sy
 8007290:	61bb      	str	r3, [r7, #24]
}
 8007292:	bf00      	nop
 8007294:	bf00      	nop
 8007296:	e7fd      	b.n	8007294 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007298:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800729e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d00d      	beq.n	80072c0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80072a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80072ac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80072b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	4613      	mov	r3, r2
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	68b9      	ldr	r1, [r7, #8]
 80072ba:	68f8      	ldr	r0, [r7, #12]
 80072bc:	f000 f805 	bl	80072ca <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80072c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3730      	adds	r7, #48	@ 0x30
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}

080072ca <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80072ca:	b580      	push	{r7, lr}
 80072cc:	b084      	sub	sp, #16
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	60f8      	str	r0, [r7, #12]
 80072d2:	60b9      	str	r1, [r7, #8]
 80072d4:	607a      	str	r2, [r7, #4]
 80072d6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d103      	bne.n	80072e6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	69ba      	ldr	r2, [r7, #24]
 80072e2:	601a      	str	r2, [r3, #0]
 80072e4:	e002      	b.n	80072ec <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80072ec:	69bb      	ldr	r3, [r7, #24]
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80072f8:	2101      	movs	r1, #1
 80072fa:	69b8      	ldr	r0, [r7, #24]
 80072fc:	f7ff fefe 	bl	80070fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007300:	69bb      	ldr	r3, [r7, #24]
 8007302:	78fa      	ldrb	r2, [r7, #3]
 8007304:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007308:	bf00      	nop
 800730a:	3710      	adds	r7, #16
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b08e      	sub	sp, #56	@ 0x38
 8007314:	af00      	add	r7, sp, #0
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	607a      	str	r2, [r7, #4]
 800731c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800731e:	2300      	movs	r3, #0
 8007320:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007328:	2b00      	cmp	r3, #0
 800732a:	d10b      	bne.n	8007344 <xQueueGenericSend+0x34>
	__asm volatile
 800732c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007330:	f383 8811 	msr	BASEPRI, r3
 8007334:	f3bf 8f6f 	isb	sy
 8007338:	f3bf 8f4f 	dsb	sy
 800733c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800733e:	bf00      	nop
 8007340:	bf00      	nop
 8007342:	e7fd      	b.n	8007340 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d103      	bne.n	8007352 <xQueueGenericSend+0x42>
 800734a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800734e:	2b00      	cmp	r3, #0
 8007350:	d101      	bne.n	8007356 <xQueueGenericSend+0x46>
 8007352:	2301      	movs	r3, #1
 8007354:	e000      	b.n	8007358 <xQueueGenericSend+0x48>
 8007356:	2300      	movs	r3, #0
 8007358:	2b00      	cmp	r3, #0
 800735a:	d10b      	bne.n	8007374 <xQueueGenericSend+0x64>
	__asm volatile
 800735c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007360:	f383 8811 	msr	BASEPRI, r3
 8007364:	f3bf 8f6f 	isb	sy
 8007368:	f3bf 8f4f 	dsb	sy
 800736c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800736e:	bf00      	nop
 8007370:	bf00      	nop
 8007372:	e7fd      	b.n	8007370 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	2b02      	cmp	r3, #2
 8007378:	d103      	bne.n	8007382 <xQueueGenericSend+0x72>
 800737a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800737e:	2b01      	cmp	r3, #1
 8007380:	d101      	bne.n	8007386 <xQueueGenericSend+0x76>
 8007382:	2301      	movs	r3, #1
 8007384:	e000      	b.n	8007388 <xQueueGenericSend+0x78>
 8007386:	2300      	movs	r3, #0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d10b      	bne.n	80073a4 <xQueueGenericSend+0x94>
	__asm volatile
 800738c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007390:	f383 8811 	msr	BASEPRI, r3
 8007394:	f3bf 8f6f 	isb	sy
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	623b      	str	r3, [r7, #32]
}
 800739e:	bf00      	nop
 80073a0:	bf00      	nop
 80073a2:	e7fd      	b.n	80073a0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073a4:	f001 fa24 	bl	80087f0 <xTaskGetSchedulerState>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d102      	bne.n	80073b4 <xQueueGenericSend+0xa4>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d101      	bne.n	80073b8 <xQueueGenericSend+0xa8>
 80073b4:	2301      	movs	r3, #1
 80073b6:	e000      	b.n	80073ba <xQueueGenericSend+0xaa>
 80073b8:	2300      	movs	r3, #0
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d10b      	bne.n	80073d6 <xQueueGenericSend+0xc6>
	__asm volatile
 80073be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c2:	f383 8811 	msr	BASEPRI, r3
 80073c6:	f3bf 8f6f 	isb	sy
 80073ca:	f3bf 8f4f 	dsb	sy
 80073ce:	61fb      	str	r3, [r7, #28]
}
 80073d0:	bf00      	nop
 80073d2:	bf00      	nop
 80073d4:	e7fd      	b.n	80073d2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073d6:	f001 ff77 	bl	80092c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d302      	bcc.n	80073ec <xQueueGenericSend+0xdc>
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	2b02      	cmp	r3, #2
 80073ea:	d129      	bne.n	8007440 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80073ec:	683a      	ldr	r2, [r7, #0]
 80073ee:	68b9      	ldr	r1, [r7, #8]
 80073f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80073f2:	f000 fa0f 	bl	8007814 <prvCopyDataToQueue>
 80073f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d010      	beq.n	8007422 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007402:	3324      	adds	r3, #36	@ 0x24
 8007404:	4618      	mov	r0, r3
 8007406:	f001 f805 	bl	8008414 <xTaskRemoveFromEventList>
 800740a:	4603      	mov	r3, r0
 800740c:	2b00      	cmp	r3, #0
 800740e:	d013      	beq.n	8007438 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007410:	4b3f      	ldr	r3, [pc, #252]	@ (8007510 <xQueueGenericSend+0x200>)
 8007412:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007416:	601a      	str	r2, [r3, #0]
 8007418:	f3bf 8f4f 	dsb	sy
 800741c:	f3bf 8f6f 	isb	sy
 8007420:	e00a      	b.n	8007438 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007424:	2b00      	cmp	r3, #0
 8007426:	d007      	beq.n	8007438 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007428:	4b39      	ldr	r3, [pc, #228]	@ (8007510 <xQueueGenericSend+0x200>)
 800742a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800742e:	601a      	str	r2, [r3, #0]
 8007430:	f3bf 8f4f 	dsb	sy
 8007434:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007438:	f001 ff78 	bl	800932c <vPortExitCritical>
				return pdPASS;
 800743c:	2301      	movs	r3, #1
 800743e:	e063      	b.n	8007508 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d103      	bne.n	800744e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007446:	f001 ff71 	bl	800932c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800744a:	2300      	movs	r3, #0
 800744c:	e05c      	b.n	8007508 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800744e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007450:	2b00      	cmp	r3, #0
 8007452:	d106      	bne.n	8007462 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007454:	f107 0314 	add.w	r3, r7, #20
 8007458:	4618      	mov	r0, r3
 800745a:	f001 f867 	bl	800852c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800745e:	2301      	movs	r3, #1
 8007460:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007462:	f001 ff63 	bl	800932c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007466:	f000 fda7 	bl	8007fb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800746a:	f001 ff2d 	bl	80092c8 <vPortEnterCritical>
 800746e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007470:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007474:	b25b      	sxtb	r3, r3
 8007476:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800747a:	d103      	bne.n	8007484 <xQueueGenericSend+0x174>
 800747c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800747e:	2200      	movs	r2, #0
 8007480:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007486:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800748a:	b25b      	sxtb	r3, r3
 800748c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007490:	d103      	bne.n	800749a <xQueueGenericSend+0x18a>
 8007492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007494:	2200      	movs	r2, #0
 8007496:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800749a:	f001 ff47 	bl	800932c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800749e:	1d3a      	adds	r2, r7, #4
 80074a0:	f107 0314 	add.w	r3, r7, #20
 80074a4:	4611      	mov	r1, r2
 80074a6:	4618      	mov	r0, r3
 80074a8:	f001 f856 	bl	8008558 <xTaskCheckForTimeOut>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d124      	bne.n	80074fc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80074b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074b4:	f000 faa6 	bl	8007a04 <prvIsQueueFull>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d018      	beq.n	80074f0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80074be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c0:	3310      	adds	r3, #16
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	4611      	mov	r1, r2
 80074c6:	4618      	mov	r0, r3
 80074c8:	f000 ff52 	bl	8008370 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80074cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074ce:	f000 fa31 	bl	8007934 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80074d2:	f000 fd7f 	bl	8007fd4 <xTaskResumeAll>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f47f af7c 	bne.w	80073d6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80074de:	4b0c      	ldr	r3, [pc, #48]	@ (8007510 <xQueueGenericSend+0x200>)
 80074e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074e4:	601a      	str	r2, [r3, #0]
 80074e6:	f3bf 8f4f 	dsb	sy
 80074ea:	f3bf 8f6f 	isb	sy
 80074ee:	e772      	b.n	80073d6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80074f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074f2:	f000 fa1f 	bl	8007934 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80074f6:	f000 fd6d 	bl	8007fd4 <xTaskResumeAll>
 80074fa:	e76c      	b.n	80073d6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80074fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074fe:	f000 fa19 	bl	8007934 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007502:	f000 fd67 	bl	8007fd4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007506:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007508:	4618      	mov	r0, r3
 800750a:	3738      	adds	r7, #56	@ 0x38
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	e000ed04 	.word	0xe000ed04

08007514 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b090      	sub	sp, #64	@ 0x40
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
 8007520:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007528:	2b00      	cmp	r3, #0
 800752a:	d10b      	bne.n	8007544 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800752c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007530:	f383 8811 	msr	BASEPRI, r3
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800753e:	bf00      	nop
 8007540:	bf00      	nop
 8007542:	e7fd      	b.n	8007540 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d103      	bne.n	8007552 <xQueueGenericSendFromISR+0x3e>
 800754a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800754c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <xQueueGenericSendFromISR+0x42>
 8007552:	2301      	movs	r3, #1
 8007554:	e000      	b.n	8007558 <xQueueGenericSendFromISR+0x44>
 8007556:	2300      	movs	r3, #0
 8007558:	2b00      	cmp	r3, #0
 800755a:	d10b      	bne.n	8007574 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800755c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007560:	f383 8811 	msr	BASEPRI, r3
 8007564:	f3bf 8f6f 	isb	sy
 8007568:	f3bf 8f4f 	dsb	sy
 800756c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800756e:	bf00      	nop
 8007570:	bf00      	nop
 8007572:	e7fd      	b.n	8007570 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	2b02      	cmp	r3, #2
 8007578:	d103      	bne.n	8007582 <xQueueGenericSendFromISR+0x6e>
 800757a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800757c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800757e:	2b01      	cmp	r3, #1
 8007580:	d101      	bne.n	8007586 <xQueueGenericSendFromISR+0x72>
 8007582:	2301      	movs	r3, #1
 8007584:	e000      	b.n	8007588 <xQueueGenericSendFromISR+0x74>
 8007586:	2300      	movs	r3, #0
 8007588:	2b00      	cmp	r3, #0
 800758a:	d10b      	bne.n	80075a4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800758c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007590:	f383 8811 	msr	BASEPRI, r3
 8007594:	f3bf 8f6f 	isb	sy
 8007598:	f3bf 8f4f 	dsb	sy
 800759c:	623b      	str	r3, [r7, #32]
}
 800759e:	bf00      	nop
 80075a0:	bf00      	nop
 80075a2:	e7fd      	b.n	80075a0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80075a4:	f001 ff70 	bl	8009488 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80075a8:	f3ef 8211 	mrs	r2, BASEPRI
 80075ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075b0:	f383 8811 	msr	BASEPRI, r3
 80075b4:	f3bf 8f6f 	isb	sy
 80075b8:	f3bf 8f4f 	dsb	sy
 80075bc:	61fa      	str	r2, [r7, #28]
 80075be:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80075c0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80075c2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80075c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d302      	bcc.n	80075d6 <xQueueGenericSendFromISR+0xc2>
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	2b02      	cmp	r3, #2
 80075d4:	d12f      	bne.n	8007636 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80075d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80075e6:	683a      	ldr	r2, [r7, #0]
 80075e8:	68b9      	ldr	r1, [r7, #8]
 80075ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80075ec:	f000 f912 	bl	8007814 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80075f0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80075f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075f8:	d112      	bne.n	8007620 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d016      	beq.n	8007630 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007604:	3324      	adds	r3, #36	@ 0x24
 8007606:	4618      	mov	r0, r3
 8007608:	f000 ff04 	bl	8008414 <xTaskRemoveFromEventList>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d00e      	beq.n	8007630 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d00b      	beq.n	8007630 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	601a      	str	r2, [r3, #0]
 800761e:	e007      	b.n	8007630 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007620:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007624:	3301      	adds	r3, #1
 8007626:	b2db      	uxtb	r3, r3
 8007628:	b25a      	sxtb	r2, r3
 800762a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007630:	2301      	movs	r3, #1
 8007632:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007634:	e001      	b.n	800763a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007636:	2300      	movs	r3, #0
 8007638:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800763a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800763c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007644:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007648:	4618      	mov	r0, r3
 800764a:	3740      	adds	r7, #64	@ 0x40
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b08c      	sub	sp, #48	@ 0x30
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800765c:	2300      	movs	r3, #0
 800765e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10b      	bne.n	8007682 <xQueueReceive+0x32>
	__asm volatile
 800766a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800766e:	f383 8811 	msr	BASEPRI, r3
 8007672:	f3bf 8f6f 	isb	sy
 8007676:	f3bf 8f4f 	dsb	sy
 800767a:	623b      	str	r3, [r7, #32]
}
 800767c:	bf00      	nop
 800767e:	bf00      	nop
 8007680:	e7fd      	b.n	800767e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d103      	bne.n	8007690 <xQueueReceive+0x40>
 8007688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800768a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800768c:	2b00      	cmp	r3, #0
 800768e:	d101      	bne.n	8007694 <xQueueReceive+0x44>
 8007690:	2301      	movs	r3, #1
 8007692:	e000      	b.n	8007696 <xQueueReceive+0x46>
 8007694:	2300      	movs	r3, #0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d10b      	bne.n	80076b2 <xQueueReceive+0x62>
	__asm volatile
 800769a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769e:	f383 8811 	msr	BASEPRI, r3
 80076a2:	f3bf 8f6f 	isb	sy
 80076a6:	f3bf 8f4f 	dsb	sy
 80076aa:	61fb      	str	r3, [r7, #28]
}
 80076ac:	bf00      	nop
 80076ae:	bf00      	nop
 80076b0:	e7fd      	b.n	80076ae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076b2:	f001 f89d 	bl	80087f0 <xTaskGetSchedulerState>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d102      	bne.n	80076c2 <xQueueReceive+0x72>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d101      	bne.n	80076c6 <xQueueReceive+0x76>
 80076c2:	2301      	movs	r3, #1
 80076c4:	e000      	b.n	80076c8 <xQueueReceive+0x78>
 80076c6:	2300      	movs	r3, #0
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d10b      	bne.n	80076e4 <xQueueReceive+0x94>
	__asm volatile
 80076cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d0:	f383 8811 	msr	BASEPRI, r3
 80076d4:	f3bf 8f6f 	isb	sy
 80076d8:	f3bf 8f4f 	dsb	sy
 80076dc:	61bb      	str	r3, [r7, #24]
}
 80076de:	bf00      	nop
 80076e0:	bf00      	nop
 80076e2:	e7fd      	b.n	80076e0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80076e4:	f001 fdf0 	bl	80092c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076ec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80076ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d01f      	beq.n	8007734 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80076f4:	68b9      	ldr	r1, [r7, #8]
 80076f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076f8:	f000 f8f6 	bl	80078e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80076fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076fe:	1e5a      	subs	r2, r3, #1
 8007700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007702:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007706:	691b      	ldr	r3, [r3, #16]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d00f      	beq.n	800772c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800770c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770e:	3310      	adds	r3, #16
 8007710:	4618      	mov	r0, r3
 8007712:	f000 fe7f 	bl	8008414 <xTaskRemoveFromEventList>
 8007716:	4603      	mov	r3, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	d007      	beq.n	800772c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800771c:	4b3c      	ldr	r3, [pc, #240]	@ (8007810 <xQueueReceive+0x1c0>)
 800771e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007722:	601a      	str	r2, [r3, #0]
 8007724:	f3bf 8f4f 	dsb	sy
 8007728:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800772c:	f001 fdfe 	bl	800932c <vPortExitCritical>
				return pdPASS;
 8007730:	2301      	movs	r3, #1
 8007732:	e069      	b.n	8007808 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d103      	bne.n	8007742 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800773a:	f001 fdf7 	bl	800932c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800773e:	2300      	movs	r3, #0
 8007740:	e062      	b.n	8007808 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007744:	2b00      	cmp	r3, #0
 8007746:	d106      	bne.n	8007756 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007748:	f107 0310 	add.w	r3, r7, #16
 800774c:	4618      	mov	r0, r3
 800774e:	f000 feed 	bl	800852c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007752:	2301      	movs	r3, #1
 8007754:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007756:	f001 fde9 	bl	800932c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800775a:	f000 fc2d 	bl	8007fb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800775e:	f001 fdb3 	bl	80092c8 <vPortEnterCritical>
 8007762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007764:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007768:	b25b      	sxtb	r3, r3
 800776a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800776e:	d103      	bne.n	8007778 <xQueueReceive+0x128>
 8007770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007772:	2200      	movs	r2, #0
 8007774:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800777a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800777e:	b25b      	sxtb	r3, r3
 8007780:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007784:	d103      	bne.n	800778e <xQueueReceive+0x13e>
 8007786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007788:	2200      	movs	r2, #0
 800778a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800778e:	f001 fdcd 	bl	800932c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007792:	1d3a      	adds	r2, r7, #4
 8007794:	f107 0310 	add.w	r3, r7, #16
 8007798:	4611      	mov	r1, r2
 800779a:	4618      	mov	r0, r3
 800779c:	f000 fedc 	bl	8008558 <xTaskCheckForTimeOut>
 80077a0:	4603      	mov	r3, r0
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d123      	bne.n	80077ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077a8:	f000 f916 	bl	80079d8 <prvIsQueueEmpty>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d017      	beq.n	80077e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80077b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b4:	3324      	adds	r3, #36	@ 0x24
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	4611      	mov	r1, r2
 80077ba:	4618      	mov	r0, r3
 80077bc:	f000 fdd8 	bl	8008370 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80077c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077c2:	f000 f8b7 	bl	8007934 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80077c6:	f000 fc05 	bl	8007fd4 <xTaskResumeAll>
 80077ca:	4603      	mov	r3, r0
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d189      	bne.n	80076e4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80077d0:	4b0f      	ldr	r3, [pc, #60]	@ (8007810 <xQueueReceive+0x1c0>)
 80077d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077d6:	601a      	str	r2, [r3, #0]
 80077d8:	f3bf 8f4f 	dsb	sy
 80077dc:	f3bf 8f6f 	isb	sy
 80077e0:	e780      	b.n	80076e4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80077e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077e4:	f000 f8a6 	bl	8007934 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80077e8:	f000 fbf4 	bl	8007fd4 <xTaskResumeAll>
 80077ec:	e77a      	b.n	80076e4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80077ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077f0:	f000 f8a0 	bl	8007934 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80077f4:	f000 fbee 	bl	8007fd4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077fa:	f000 f8ed 	bl	80079d8 <prvIsQueueEmpty>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	f43f af6f 	beq.w	80076e4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007806:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007808:	4618      	mov	r0, r3
 800780a:	3730      	adds	r7, #48	@ 0x30
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	e000ed04 	.word	0xe000ed04

08007814 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b086      	sub	sp, #24
 8007818:	af00      	add	r7, sp, #0
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007820:	2300      	movs	r3, #0
 8007822:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007828:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800782e:	2b00      	cmp	r3, #0
 8007830:	d10d      	bne.n	800784e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d14d      	bne.n	80078d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	4618      	mov	r0, r3
 8007840:	f000 fff4 	bl	800882c <xTaskPriorityDisinherit>
 8007844:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2200      	movs	r2, #0
 800784a:	609a      	str	r2, [r3, #8]
 800784c:	e043      	b.n	80078d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d119      	bne.n	8007888 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	6858      	ldr	r0, [r3, #4]
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800785c:	461a      	mov	r2, r3
 800785e:	68b9      	ldr	r1, [r7, #8]
 8007860:	f012 fafb 	bl	8019e5a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	685a      	ldr	r2, [r3, #4]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800786c:	441a      	add	r2, r3
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	685a      	ldr	r2, [r3, #4]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	429a      	cmp	r2, r3
 800787c:	d32b      	bcc.n	80078d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	605a      	str	r2, [r3, #4]
 8007886:	e026      	b.n	80078d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	68d8      	ldr	r0, [r3, #12]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007890:	461a      	mov	r2, r3
 8007892:	68b9      	ldr	r1, [r7, #8]
 8007894:	f012 fae1 	bl	8019e5a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	68da      	ldr	r2, [r3, #12]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a0:	425b      	negs	r3, r3
 80078a2:	441a      	add	r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	68da      	ldr	r2, [r3, #12]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d207      	bcs.n	80078c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	689a      	ldr	r2, [r3, #8]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078bc:	425b      	negs	r3, r3
 80078be:	441a      	add	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	d105      	bne.n	80078d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d002      	beq.n	80078d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	3b01      	subs	r3, #1
 80078d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	1c5a      	adds	r2, r3, #1
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80078de:	697b      	ldr	r3, [r7, #20]
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3718      	adds	r7, #24
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b082      	sub	sp, #8
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d018      	beq.n	800792c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	68da      	ldr	r2, [r3, #12]
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007902:	441a      	add	r2, r3
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	68da      	ldr	r2, [r3, #12]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	429a      	cmp	r2, r3
 8007912:	d303      	bcc.n	800791c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	68d9      	ldr	r1, [r3, #12]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007924:	461a      	mov	r2, r3
 8007926:	6838      	ldr	r0, [r7, #0]
 8007928:	f012 fa97 	bl	8019e5a <memcpy>
	}
}
 800792c:	bf00      	nop
 800792e:	3708      	adds	r7, #8
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800793c:	f001 fcc4 	bl	80092c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007946:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007948:	e011      	b.n	800796e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800794e:	2b00      	cmp	r3, #0
 8007950:	d012      	beq.n	8007978 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	3324      	adds	r3, #36	@ 0x24
 8007956:	4618      	mov	r0, r3
 8007958:	f000 fd5c 	bl	8008414 <xTaskRemoveFromEventList>
 800795c:	4603      	mov	r3, r0
 800795e:	2b00      	cmp	r3, #0
 8007960:	d001      	beq.n	8007966 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007962:	f000 fe5d 	bl	8008620 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007966:	7bfb      	ldrb	r3, [r7, #15]
 8007968:	3b01      	subs	r3, #1
 800796a:	b2db      	uxtb	r3, r3
 800796c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800796e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007972:	2b00      	cmp	r3, #0
 8007974:	dce9      	bgt.n	800794a <prvUnlockQueue+0x16>
 8007976:	e000      	b.n	800797a <prvUnlockQueue+0x46>
					break;
 8007978:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	22ff      	movs	r2, #255	@ 0xff
 800797e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007982:	f001 fcd3 	bl	800932c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007986:	f001 fc9f 	bl	80092c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007990:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007992:	e011      	b.n	80079b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	691b      	ldr	r3, [r3, #16]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d012      	beq.n	80079c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	3310      	adds	r3, #16
 80079a0:	4618      	mov	r0, r3
 80079a2:	f000 fd37 	bl	8008414 <xTaskRemoveFromEventList>
 80079a6:	4603      	mov	r3, r0
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d001      	beq.n	80079b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80079ac:	f000 fe38 	bl	8008620 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80079b0:	7bbb      	ldrb	r3, [r7, #14]
 80079b2:	3b01      	subs	r3, #1
 80079b4:	b2db      	uxtb	r3, r3
 80079b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	dce9      	bgt.n	8007994 <prvUnlockQueue+0x60>
 80079c0:	e000      	b.n	80079c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80079c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	22ff      	movs	r2, #255	@ 0xff
 80079c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80079cc:	f001 fcae 	bl	800932c <vPortExitCritical>
}
 80079d0:	bf00      	nop
 80079d2:	3710      	adds	r7, #16
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80079e0:	f001 fc72 	bl	80092c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d102      	bne.n	80079f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80079ec:	2301      	movs	r3, #1
 80079ee:	60fb      	str	r3, [r7, #12]
 80079f0:	e001      	b.n	80079f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80079f2:	2300      	movs	r3, #0
 80079f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80079f6:	f001 fc99 	bl	800932c <vPortExitCritical>

	return xReturn;
 80079fa:	68fb      	ldr	r3, [r7, #12]
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	3710      	adds	r7, #16
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bd80      	pop	{r7, pc}

08007a04 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b084      	sub	sp, #16
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a0c:	f001 fc5c 	bl	80092c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d102      	bne.n	8007a22 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	60fb      	str	r3, [r7, #12]
 8007a20:	e001      	b.n	8007a26 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007a22:	2300      	movs	r3, #0
 8007a24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a26:	f001 fc81 	bl	800932c <vPortExitCritical>

	return xReturn;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3710      	adds	r7, #16
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007a34:	b480      	push	{r7}
 8007a36:	b085      	sub	sp, #20
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a3e:	2300      	movs	r3, #0
 8007a40:	60fb      	str	r3, [r7, #12]
 8007a42:	e014      	b.n	8007a6e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007a44:	4a0f      	ldr	r2, [pc, #60]	@ (8007a84 <vQueueAddToRegistry+0x50>)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d10b      	bne.n	8007a68 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007a50:	490c      	ldr	r1, [pc, #48]	@ (8007a84 <vQueueAddToRegistry+0x50>)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	683a      	ldr	r2, [r7, #0]
 8007a56:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8007a84 <vQueueAddToRegistry+0x50>)
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	00db      	lsls	r3, r3, #3
 8007a60:	4413      	add	r3, r2
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007a66:	e006      	b.n	8007a76 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	60fb      	str	r3, [r7, #12]
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2b07      	cmp	r3, #7
 8007a72:	d9e7      	bls.n	8007a44 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007a74:	bf00      	nop
 8007a76:	bf00      	nop
 8007a78:	3714      	adds	r7, #20
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a80:	4770      	bx	lr
 8007a82:	bf00      	nop
 8007a84:	20007ff0 	.word	0x20007ff0

08007a88 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b086      	sub	sp, #24
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	60b9      	str	r1, [r7, #8]
 8007a92:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007a98:	f001 fc16 	bl	80092c8 <vPortEnterCritical>
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007aa2:	b25b      	sxtb	r3, r3
 8007aa4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007aa8:	d103      	bne.n	8007ab2 <vQueueWaitForMessageRestricted+0x2a>
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	2200      	movs	r2, #0
 8007aae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ab8:	b25b      	sxtb	r3, r3
 8007aba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007abe:	d103      	bne.n	8007ac8 <vQueueWaitForMessageRestricted+0x40>
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ac8:	f001 fc30 	bl	800932c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d106      	bne.n	8007ae2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	3324      	adds	r3, #36	@ 0x24
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	68b9      	ldr	r1, [r7, #8]
 8007adc:	4618      	mov	r0, r3
 8007ade:	f000 fc6d 	bl	80083bc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007ae2:	6978      	ldr	r0, [r7, #20]
 8007ae4:	f7ff ff26 	bl	8007934 <prvUnlockQueue>
	}
 8007ae8:	bf00      	nop
 8007aea:	3718      	adds	r7, #24
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b08e      	sub	sp, #56	@ 0x38
 8007af4:	af04      	add	r7, sp, #16
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	607a      	str	r2, [r7, #4]
 8007afc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d10b      	bne.n	8007b1c <xTaskCreateStatic+0x2c>
	__asm volatile
 8007b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b08:	f383 8811 	msr	BASEPRI, r3
 8007b0c:	f3bf 8f6f 	isb	sy
 8007b10:	f3bf 8f4f 	dsb	sy
 8007b14:	623b      	str	r3, [r7, #32]
}
 8007b16:	bf00      	nop
 8007b18:	bf00      	nop
 8007b1a:	e7fd      	b.n	8007b18 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d10b      	bne.n	8007b3a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b26:	f383 8811 	msr	BASEPRI, r3
 8007b2a:	f3bf 8f6f 	isb	sy
 8007b2e:	f3bf 8f4f 	dsb	sy
 8007b32:	61fb      	str	r3, [r7, #28]
}
 8007b34:	bf00      	nop
 8007b36:	bf00      	nop
 8007b38:	e7fd      	b.n	8007b36 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007b3a:	23a8      	movs	r3, #168	@ 0xa8
 8007b3c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007b3e:	693b      	ldr	r3, [r7, #16]
 8007b40:	2ba8      	cmp	r3, #168	@ 0xa8
 8007b42:	d00b      	beq.n	8007b5c <xTaskCreateStatic+0x6c>
	__asm volatile
 8007b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b48:	f383 8811 	msr	BASEPRI, r3
 8007b4c:	f3bf 8f6f 	isb	sy
 8007b50:	f3bf 8f4f 	dsb	sy
 8007b54:	61bb      	str	r3, [r7, #24]
}
 8007b56:	bf00      	nop
 8007b58:	bf00      	nop
 8007b5a:	e7fd      	b.n	8007b58 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007b5c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d01e      	beq.n	8007ba2 <xTaskCreateStatic+0xb2>
 8007b64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d01b      	beq.n	8007ba2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b6c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b72:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b76:	2202      	movs	r2, #2
 8007b78:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	9303      	str	r3, [sp, #12]
 8007b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b82:	9302      	str	r3, [sp, #8]
 8007b84:	f107 0314 	add.w	r3, r7, #20
 8007b88:	9301      	str	r3, [sp, #4]
 8007b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b8c:	9300      	str	r3, [sp, #0]
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	68b9      	ldr	r1, [r7, #8]
 8007b94:	68f8      	ldr	r0, [r7, #12]
 8007b96:	f000 f851 	bl	8007c3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007b9c:	f000 f8f6 	bl	8007d8c <prvAddNewTaskToReadyList>
 8007ba0:	e001      	b.n	8007ba6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007ba6:	697b      	ldr	r3, [r7, #20]
	}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3728      	adds	r7, #40	@ 0x28
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b08c      	sub	sp, #48	@ 0x30
 8007bb4:	af04      	add	r7, sp, #16
 8007bb6:	60f8      	str	r0, [r7, #12]
 8007bb8:	60b9      	str	r1, [r7, #8]
 8007bba:	603b      	str	r3, [r7, #0]
 8007bbc:	4613      	mov	r3, r2
 8007bbe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007bc0:	88fb      	ldrh	r3, [r7, #6]
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f001 fca1 	bl	800950c <pvPortMalloc>
 8007bca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d00e      	beq.n	8007bf0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007bd2:	20a8      	movs	r0, #168	@ 0xa8
 8007bd4:	f001 fc9a 	bl	800950c <pvPortMalloc>
 8007bd8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d003      	beq.n	8007be8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007be0:	69fb      	ldr	r3, [r7, #28]
 8007be2:	697a      	ldr	r2, [r7, #20]
 8007be4:	631a      	str	r2, [r3, #48]	@ 0x30
 8007be6:	e005      	b.n	8007bf4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007be8:	6978      	ldr	r0, [r7, #20]
 8007bea:	f001 fd5d 	bl	80096a8 <vPortFree>
 8007bee:	e001      	b.n	8007bf4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d017      	beq.n	8007c2a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007bfa:	69fb      	ldr	r3, [r7, #28]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c02:	88fa      	ldrh	r2, [r7, #6]
 8007c04:	2300      	movs	r3, #0
 8007c06:	9303      	str	r3, [sp, #12]
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	9302      	str	r3, [sp, #8]
 8007c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c0e:	9301      	str	r3, [sp, #4]
 8007c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c12:	9300      	str	r3, [sp, #0]
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	68b9      	ldr	r1, [r7, #8]
 8007c18:	68f8      	ldr	r0, [r7, #12]
 8007c1a:	f000 f80f 	bl	8007c3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c1e:	69f8      	ldr	r0, [r7, #28]
 8007c20:	f000 f8b4 	bl	8007d8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007c24:	2301      	movs	r3, #1
 8007c26:	61bb      	str	r3, [r7, #24]
 8007c28:	e002      	b.n	8007c30 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007c2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007c2e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007c30:	69bb      	ldr	r3, [r7, #24]
	}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3720      	adds	r7, #32
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}
	...

08007c3c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b088      	sub	sp, #32
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	60f8      	str	r0, [r7, #12]
 8007c44:	60b9      	str	r1, [r7, #8]
 8007c46:	607a      	str	r2, [r7, #4]
 8007c48:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	461a      	mov	r2, r3
 8007c54:	21a5      	movs	r1, #165	@ 0xa5
 8007c56:	f011 ffc7 	bl	8019be8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007c64:	3b01      	subs	r3, #1
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	4413      	add	r3, r2
 8007c6a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007c6c:	69bb      	ldr	r3, [r7, #24]
 8007c6e:	f023 0307 	bic.w	r3, r3, #7
 8007c72:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007c74:	69bb      	ldr	r3, [r7, #24]
 8007c76:	f003 0307 	and.w	r3, r3, #7
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00b      	beq.n	8007c96 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c82:	f383 8811 	msr	BASEPRI, r3
 8007c86:	f3bf 8f6f 	isb	sy
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	617b      	str	r3, [r7, #20]
}
 8007c90:	bf00      	nop
 8007c92:	bf00      	nop
 8007c94:	e7fd      	b.n	8007c92 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d01f      	beq.n	8007cdc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	61fb      	str	r3, [r7, #28]
 8007ca0:	e012      	b.n	8007cc8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007ca2:	68ba      	ldr	r2, [r7, #8]
 8007ca4:	69fb      	ldr	r3, [r7, #28]
 8007ca6:	4413      	add	r3, r2
 8007ca8:	7819      	ldrb	r1, [r3, #0]
 8007caa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	4413      	add	r3, r2
 8007cb0:	3334      	adds	r3, #52	@ 0x34
 8007cb2:	460a      	mov	r2, r1
 8007cb4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007cb6:	68ba      	ldr	r2, [r7, #8]
 8007cb8:	69fb      	ldr	r3, [r7, #28]
 8007cba:	4413      	add	r3, r2
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d006      	beq.n	8007cd0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	3301      	adds	r3, #1
 8007cc6:	61fb      	str	r3, [r7, #28]
 8007cc8:	69fb      	ldr	r3, [r7, #28]
 8007cca:	2b0f      	cmp	r3, #15
 8007ccc:	d9e9      	bls.n	8007ca2 <prvInitialiseNewTask+0x66>
 8007cce:	e000      	b.n	8007cd2 <prvInitialiseNewTask+0x96>
			{
				break;
 8007cd0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007cda:	e003      	b.n	8007ce4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cde:	2200      	movs	r2, #0
 8007ce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce6:	2b37      	cmp	r3, #55	@ 0x37
 8007ce8:	d901      	bls.n	8007cee <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007cea:	2337      	movs	r3, #55	@ 0x37
 8007cec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007cf2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007cf8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d02:	3304      	adds	r3, #4
 8007d04:	4618      	mov	r0, r3
 8007d06:	f7ff f965 	bl	8006fd4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0c:	3318      	adds	r3, #24
 8007d0e:	4618      	mov	r0, r3
 8007d10:	f7ff f960 	bl	8006fd4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d18:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d1c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d22:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d28:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d34:	2200      	movs	r2, #0
 8007d36:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d3c:	3354      	adds	r3, #84	@ 0x54
 8007d3e:	224c      	movs	r2, #76	@ 0x4c
 8007d40:	2100      	movs	r1, #0
 8007d42:	4618      	mov	r0, r3
 8007d44:	f011 ff50 	bl	8019be8 <memset>
 8007d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4a:	4a0d      	ldr	r2, [pc, #52]	@ (8007d80 <prvInitialiseNewTask+0x144>)
 8007d4c:	659a      	str	r2, [r3, #88]	@ 0x58
 8007d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d50:	4a0c      	ldr	r2, [pc, #48]	@ (8007d84 <prvInitialiseNewTask+0x148>)
 8007d52:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d56:	4a0c      	ldr	r2, [pc, #48]	@ (8007d88 <prvInitialiseNewTask+0x14c>)
 8007d58:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007d5a:	683a      	ldr	r2, [r7, #0]
 8007d5c:	68f9      	ldr	r1, [r7, #12]
 8007d5e:	69b8      	ldr	r0, [r7, #24]
 8007d60:	f001 f982 	bl	8009068 <pxPortInitialiseStack>
 8007d64:	4602      	mov	r2, r0
 8007d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d002      	beq.n	8007d76 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d76:	bf00      	nop
 8007d78:	3720      	adds	r7, #32
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}
 8007d7e:	bf00      	nop
 8007d80:	20011374 	.word	0x20011374
 8007d84:	200113dc 	.word	0x200113dc
 8007d88:	20011444 	.word	0x20011444

08007d8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b082      	sub	sp, #8
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007d94:	f001 fa98 	bl	80092c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007d98:	4b2d      	ldr	r3, [pc, #180]	@ (8007e50 <prvAddNewTaskToReadyList+0xc4>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	4a2c      	ldr	r2, [pc, #176]	@ (8007e50 <prvAddNewTaskToReadyList+0xc4>)
 8007da0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007da2:	4b2c      	ldr	r3, [pc, #176]	@ (8007e54 <prvAddNewTaskToReadyList+0xc8>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d109      	bne.n	8007dbe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007daa:	4a2a      	ldr	r2, [pc, #168]	@ (8007e54 <prvAddNewTaskToReadyList+0xc8>)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007db0:	4b27      	ldr	r3, [pc, #156]	@ (8007e50 <prvAddNewTaskToReadyList+0xc4>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d110      	bne.n	8007dda <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007db8:	f000 fc56 	bl	8008668 <prvInitialiseTaskLists>
 8007dbc:	e00d      	b.n	8007dda <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007dbe:	4b26      	ldr	r3, [pc, #152]	@ (8007e58 <prvAddNewTaskToReadyList+0xcc>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d109      	bne.n	8007dda <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007dc6:	4b23      	ldr	r3, [pc, #140]	@ (8007e54 <prvAddNewTaskToReadyList+0xc8>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d802      	bhi.n	8007dda <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007dd4:	4a1f      	ldr	r2, [pc, #124]	@ (8007e54 <prvAddNewTaskToReadyList+0xc8>)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007dda:	4b20      	ldr	r3, [pc, #128]	@ (8007e5c <prvAddNewTaskToReadyList+0xd0>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	3301      	adds	r3, #1
 8007de0:	4a1e      	ldr	r2, [pc, #120]	@ (8007e5c <prvAddNewTaskToReadyList+0xd0>)
 8007de2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007de4:	4b1d      	ldr	r3, [pc, #116]	@ (8007e5c <prvAddNewTaskToReadyList+0xd0>)
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007df0:	4b1b      	ldr	r3, [pc, #108]	@ (8007e60 <prvAddNewTaskToReadyList+0xd4>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d903      	bls.n	8007e00 <prvAddNewTaskToReadyList+0x74>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dfc:	4a18      	ldr	r2, [pc, #96]	@ (8007e60 <prvAddNewTaskToReadyList+0xd4>)
 8007dfe:	6013      	str	r3, [r2, #0]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e04:	4613      	mov	r3, r2
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	4413      	add	r3, r2
 8007e0a:	009b      	lsls	r3, r3, #2
 8007e0c:	4a15      	ldr	r2, [pc, #84]	@ (8007e64 <prvAddNewTaskToReadyList+0xd8>)
 8007e0e:	441a      	add	r2, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	3304      	adds	r3, #4
 8007e14:	4619      	mov	r1, r3
 8007e16:	4610      	mov	r0, r2
 8007e18:	f7ff f8e9 	bl	8006fee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e1c:	f001 fa86 	bl	800932c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e20:	4b0d      	ldr	r3, [pc, #52]	@ (8007e58 <prvAddNewTaskToReadyList+0xcc>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d00e      	beq.n	8007e46 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e28:	4b0a      	ldr	r3, [pc, #40]	@ (8007e54 <prvAddNewTaskToReadyList+0xc8>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d207      	bcs.n	8007e46 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e36:	4b0c      	ldr	r3, [pc, #48]	@ (8007e68 <prvAddNewTaskToReadyList+0xdc>)
 8007e38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e3c:	601a      	str	r2, [r3, #0]
 8007e3e:	f3bf 8f4f 	dsb	sy
 8007e42:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e46:	bf00      	nop
 8007e48:	3708      	adds	r7, #8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	20008504 	.word	0x20008504
 8007e54:	20008030 	.word	0x20008030
 8007e58:	20008510 	.word	0x20008510
 8007e5c:	20008520 	.word	0x20008520
 8007e60:	2000850c 	.word	0x2000850c
 8007e64:	20008034 	.word	0x20008034
 8007e68:	e000ed04 	.word	0xe000ed04

08007e6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007e74:	2300      	movs	r3, #0
 8007e76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d018      	beq.n	8007eb0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007e7e:	4b14      	ldr	r3, [pc, #80]	@ (8007ed0 <vTaskDelay+0x64>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00b      	beq.n	8007e9e <vTaskDelay+0x32>
	__asm volatile
 8007e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e8a:	f383 8811 	msr	BASEPRI, r3
 8007e8e:	f3bf 8f6f 	isb	sy
 8007e92:	f3bf 8f4f 	dsb	sy
 8007e96:	60bb      	str	r3, [r7, #8]
}
 8007e98:	bf00      	nop
 8007e9a:	bf00      	nop
 8007e9c:	e7fd      	b.n	8007e9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007e9e:	f000 f88b 	bl	8007fb8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007ea2:	2100      	movs	r1, #0
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f000 fd31 	bl	800890c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007eaa:	f000 f893 	bl	8007fd4 <xTaskResumeAll>
 8007eae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d107      	bne.n	8007ec6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007eb6:	4b07      	ldr	r3, [pc, #28]	@ (8007ed4 <vTaskDelay+0x68>)
 8007eb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ebc:	601a      	str	r2, [r3, #0]
 8007ebe:	f3bf 8f4f 	dsb	sy
 8007ec2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ec6:	bf00      	nop
 8007ec8:	3710      	adds	r7, #16
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}
 8007ece:	bf00      	nop
 8007ed0:	2000852c 	.word	0x2000852c
 8007ed4:	e000ed04 	.word	0xe000ed04

08007ed8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b08a      	sub	sp, #40	@ 0x28
 8007edc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007ee6:	463a      	mov	r2, r7
 8007ee8:	1d39      	adds	r1, r7, #4
 8007eea:	f107 0308 	add.w	r3, r7, #8
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f7ff f81c 	bl	8006f2c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ef4:	6839      	ldr	r1, [r7, #0]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	68ba      	ldr	r2, [r7, #8]
 8007efa:	9202      	str	r2, [sp, #8]
 8007efc:	9301      	str	r3, [sp, #4]
 8007efe:	2300      	movs	r3, #0
 8007f00:	9300      	str	r3, [sp, #0]
 8007f02:	2300      	movs	r3, #0
 8007f04:	460a      	mov	r2, r1
 8007f06:	4924      	ldr	r1, [pc, #144]	@ (8007f98 <vTaskStartScheduler+0xc0>)
 8007f08:	4824      	ldr	r0, [pc, #144]	@ (8007f9c <vTaskStartScheduler+0xc4>)
 8007f0a:	f7ff fdf1 	bl	8007af0 <xTaskCreateStatic>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	4a23      	ldr	r2, [pc, #140]	@ (8007fa0 <vTaskStartScheduler+0xc8>)
 8007f12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007f14:	4b22      	ldr	r3, [pc, #136]	@ (8007fa0 <vTaskStartScheduler+0xc8>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d002      	beq.n	8007f22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	617b      	str	r3, [r7, #20]
 8007f20:	e001      	b.n	8007f26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007f22:	2300      	movs	r3, #0
 8007f24:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d102      	bne.n	8007f32 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007f2c:	f000 fd42 	bl	80089b4 <xTimerCreateTimerTask>
 8007f30:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d11b      	bne.n	8007f70 <vTaskStartScheduler+0x98>
	__asm volatile
 8007f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f3c:	f383 8811 	msr	BASEPRI, r3
 8007f40:	f3bf 8f6f 	isb	sy
 8007f44:	f3bf 8f4f 	dsb	sy
 8007f48:	613b      	str	r3, [r7, #16]
}
 8007f4a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007f4c:	4b15      	ldr	r3, [pc, #84]	@ (8007fa4 <vTaskStartScheduler+0xcc>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	3354      	adds	r3, #84	@ 0x54
 8007f52:	4a15      	ldr	r2, [pc, #84]	@ (8007fa8 <vTaskStartScheduler+0xd0>)
 8007f54:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007f56:	4b15      	ldr	r3, [pc, #84]	@ (8007fac <vTaskStartScheduler+0xd4>)
 8007f58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f5c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007f5e:	4b14      	ldr	r3, [pc, #80]	@ (8007fb0 <vTaskStartScheduler+0xd8>)
 8007f60:	2201      	movs	r2, #1
 8007f62:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007f64:	4b13      	ldr	r3, [pc, #76]	@ (8007fb4 <vTaskStartScheduler+0xdc>)
 8007f66:	2200      	movs	r2, #0
 8007f68:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007f6a:	f001 f909 	bl	8009180 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007f6e:	e00f      	b.n	8007f90 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f76:	d10b      	bne.n	8007f90 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f7c:	f383 8811 	msr	BASEPRI, r3
 8007f80:	f3bf 8f6f 	isb	sy
 8007f84:	f3bf 8f4f 	dsb	sy
 8007f88:	60fb      	str	r3, [r7, #12]
}
 8007f8a:	bf00      	nop
 8007f8c:	bf00      	nop
 8007f8e:	e7fd      	b.n	8007f8c <vTaskStartScheduler+0xb4>
}
 8007f90:	bf00      	nop
 8007f92:	3718      	adds	r7, #24
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}
 8007f98:	0801c3a4 	.word	0x0801c3a4
 8007f9c:	08008639 	.word	0x08008639
 8007fa0:	20008528 	.word	0x20008528
 8007fa4:	20008030 	.word	0x20008030
 8007fa8:	20002e38 	.word	0x20002e38
 8007fac:	20008524 	.word	0x20008524
 8007fb0:	20008510 	.word	0x20008510
 8007fb4:	20008508 	.word	0x20008508

08007fb8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007fb8:	b480      	push	{r7}
 8007fba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007fbc:	4b04      	ldr	r3, [pc, #16]	@ (8007fd0 <vTaskSuspendAll+0x18>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	4a03      	ldr	r2, [pc, #12]	@ (8007fd0 <vTaskSuspendAll+0x18>)
 8007fc4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007fc6:	bf00      	nop
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr
 8007fd0:	2000852c 	.word	0x2000852c

08007fd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007fe2:	4b42      	ldr	r3, [pc, #264]	@ (80080ec <xTaskResumeAll+0x118>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10b      	bne.n	8008002 <xTaskResumeAll+0x2e>
	__asm volatile
 8007fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	603b      	str	r3, [r7, #0]
}
 8007ffc:	bf00      	nop
 8007ffe:	bf00      	nop
 8008000:	e7fd      	b.n	8007ffe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008002:	f001 f961 	bl	80092c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008006:	4b39      	ldr	r3, [pc, #228]	@ (80080ec <xTaskResumeAll+0x118>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	3b01      	subs	r3, #1
 800800c:	4a37      	ldr	r2, [pc, #220]	@ (80080ec <xTaskResumeAll+0x118>)
 800800e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008010:	4b36      	ldr	r3, [pc, #216]	@ (80080ec <xTaskResumeAll+0x118>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d162      	bne.n	80080de <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008018:	4b35      	ldr	r3, [pc, #212]	@ (80080f0 <xTaskResumeAll+0x11c>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d05e      	beq.n	80080de <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008020:	e02f      	b.n	8008082 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008022:	4b34      	ldr	r3, [pc, #208]	@ (80080f4 <xTaskResumeAll+0x120>)
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	68db      	ldr	r3, [r3, #12]
 8008028:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	3318      	adds	r3, #24
 800802e:	4618      	mov	r0, r3
 8008030:	f7ff f83a 	bl	80070a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	3304      	adds	r3, #4
 8008038:	4618      	mov	r0, r3
 800803a:	f7ff f835 	bl	80070a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008042:	4b2d      	ldr	r3, [pc, #180]	@ (80080f8 <xTaskResumeAll+0x124>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	429a      	cmp	r2, r3
 8008048:	d903      	bls.n	8008052 <xTaskResumeAll+0x7e>
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800804e:	4a2a      	ldr	r2, [pc, #168]	@ (80080f8 <xTaskResumeAll+0x124>)
 8008050:	6013      	str	r3, [r2, #0]
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008056:	4613      	mov	r3, r2
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	4413      	add	r3, r2
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	4a27      	ldr	r2, [pc, #156]	@ (80080fc <xTaskResumeAll+0x128>)
 8008060:	441a      	add	r2, r3
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	3304      	adds	r3, #4
 8008066:	4619      	mov	r1, r3
 8008068:	4610      	mov	r0, r2
 800806a:	f7fe ffc0 	bl	8006fee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008072:	4b23      	ldr	r3, [pc, #140]	@ (8008100 <xTaskResumeAll+0x12c>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008078:	429a      	cmp	r2, r3
 800807a:	d302      	bcc.n	8008082 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800807c:	4b21      	ldr	r3, [pc, #132]	@ (8008104 <xTaskResumeAll+0x130>)
 800807e:	2201      	movs	r2, #1
 8008080:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008082:	4b1c      	ldr	r3, [pc, #112]	@ (80080f4 <xTaskResumeAll+0x120>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d1cb      	bne.n	8008022 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d001      	beq.n	8008094 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008090:	f000 fb8e 	bl	80087b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008094:	4b1c      	ldr	r3, [pc, #112]	@ (8008108 <xTaskResumeAll+0x134>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d010      	beq.n	80080c2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80080a0:	f000 f846 	bl	8008130 <xTaskIncrementTick>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d002      	beq.n	80080b0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80080aa:	4b16      	ldr	r3, [pc, #88]	@ (8008104 <xTaskResumeAll+0x130>)
 80080ac:	2201      	movs	r2, #1
 80080ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	3b01      	subs	r3, #1
 80080b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d1f1      	bne.n	80080a0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80080bc:	4b12      	ldr	r3, [pc, #72]	@ (8008108 <xTaskResumeAll+0x134>)
 80080be:	2200      	movs	r2, #0
 80080c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80080c2:	4b10      	ldr	r3, [pc, #64]	@ (8008104 <xTaskResumeAll+0x130>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d009      	beq.n	80080de <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80080ca:	2301      	movs	r3, #1
 80080cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80080ce:	4b0f      	ldr	r3, [pc, #60]	@ (800810c <xTaskResumeAll+0x138>)
 80080d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080d4:	601a      	str	r2, [r3, #0]
 80080d6:	f3bf 8f4f 	dsb	sy
 80080da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80080de:	f001 f925 	bl	800932c <vPortExitCritical>

	return xAlreadyYielded;
 80080e2:	68bb      	ldr	r3, [r7, #8]
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3710      	adds	r7, #16
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}
 80080ec:	2000852c 	.word	0x2000852c
 80080f0:	20008504 	.word	0x20008504
 80080f4:	200084c4 	.word	0x200084c4
 80080f8:	2000850c 	.word	0x2000850c
 80080fc:	20008034 	.word	0x20008034
 8008100:	20008030 	.word	0x20008030
 8008104:	20008518 	.word	0x20008518
 8008108:	20008514 	.word	0x20008514
 800810c:	e000ed04 	.word	0xe000ed04

08008110 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008110:	b480      	push	{r7}
 8008112:	b083      	sub	sp, #12
 8008114:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008116:	4b05      	ldr	r3, [pc, #20]	@ (800812c <xTaskGetTickCount+0x1c>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800811c:	687b      	ldr	r3, [r7, #4]
}
 800811e:	4618      	mov	r0, r3
 8008120:	370c      	adds	r7, #12
 8008122:	46bd      	mov	sp, r7
 8008124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008128:	4770      	bx	lr
 800812a:	bf00      	nop
 800812c:	20008508 	.word	0x20008508

08008130 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b086      	sub	sp, #24
 8008134:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008136:	2300      	movs	r3, #0
 8008138:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800813a:	4b4f      	ldr	r3, [pc, #316]	@ (8008278 <xTaskIncrementTick+0x148>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	f040 8090 	bne.w	8008264 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008144:	4b4d      	ldr	r3, [pc, #308]	@ (800827c <xTaskIncrementTick+0x14c>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	3301      	adds	r3, #1
 800814a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800814c:	4a4b      	ldr	r2, [pc, #300]	@ (800827c <xTaskIncrementTick+0x14c>)
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d121      	bne.n	800819c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008158:	4b49      	ldr	r3, [pc, #292]	@ (8008280 <xTaskIncrementTick+0x150>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d00b      	beq.n	800817a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008166:	f383 8811 	msr	BASEPRI, r3
 800816a:	f3bf 8f6f 	isb	sy
 800816e:	f3bf 8f4f 	dsb	sy
 8008172:	603b      	str	r3, [r7, #0]
}
 8008174:	bf00      	nop
 8008176:	bf00      	nop
 8008178:	e7fd      	b.n	8008176 <xTaskIncrementTick+0x46>
 800817a:	4b41      	ldr	r3, [pc, #260]	@ (8008280 <xTaskIncrementTick+0x150>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	60fb      	str	r3, [r7, #12]
 8008180:	4b40      	ldr	r3, [pc, #256]	@ (8008284 <xTaskIncrementTick+0x154>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a3e      	ldr	r2, [pc, #248]	@ (8008280 <xTaskIncrementTick+0x150>)
 8008186:	6013      	str	r3, [r2, #0]
 8008188:	4a3e      	ldr	r2, [pc, #248]	@ (8008284 <xTaskIncrementTick+0x154>)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6013      	str	r3, [r2, #0]
 800818e:	4b3e      	ldr	r3, [pc, #248]	@ (8008288 <xTaskIncrementTick+0x158>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	3301      	adds	r3, #1
 8008194:	4a3c      	ldr	r2, [pc, #240]	@ (8008288 <xTaskIncrementTick+0x158>)
 8008196:	6013      	str	r3, [r2, #0]
 8008198:	f000 fb0a 	bl	80087b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800819c:	4b3b      	ldr	r3, [pc, #236]	@ (800828c <xTaskIncrementTick+0x15c>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	693a      	ldr	r2, [r7, #16]
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d349      	bcc.n	800823a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081a6:	4b36      	ldr	r3, [pc, #216]	@ (8008280 <xTaskIncrementTick+0x150>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d104      	bne.n	80081ba <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081b0:	4b36      	ldr	r3, [pc, #216]	@ (800828c <xTaskIncrementTick+0x15c>)
 80081b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80081b6:	601a      	str	r2, [r3, #0]
					break;
 80081b8:	e03f      	b.n	800823a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081ba:	4b31      	ldr	r3, [pc, #196]	@ (8008280 <xTaskIncrementTick+0x150>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	68db      	ldr	r3, [r3, #12]
 80081c0:	68db      	ldr	r3, [r3, #12]
 80081c2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d203      	bcs.n	80081da <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80081d2:	4a2e      	ldr	r2, [pc, #184]	@ (800828c <xTaskIncrementTick+0x15c>)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80081d8:	e02f      	b.n	800823a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	3304      	adds	r3, #4
 80081de:	4618      	mov	r0, r3
 80081e0:	f7fe ff62 	bl	80070a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d004      	beq.n	80081f6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	3318      	adds	r3, #24
 80081f0:	4618      	mov	r0, r3
 80081f2:	f7fe ff59 	bl	80070a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081fa:	4b25      	ldr	r3, [pc, #148]	@ (8008290 <xTaskIncrementTick+0x160>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	429a      	cmp	r2, r3
 8008200:	d903      	bls.n	800820a <xTaskIncrementTick+0xda>
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008206:	4a22      	ldr	r2, [pc, #136]	@ (8008290 <xTaskIncrementTick+0x160>)
 8008208:	6013      	str	r3, [r2, #0]
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800820e:	4613      	mov	r3, r2
 8008210:	009b      	lsls	r3, r3, #2
 8008212:	4413      	add	r3, r2
 8008214:	009b      	lsls	r3, r3, #2
 8008216:	4a1f      	ldr	r2, [pc, #124]	@ (8008294 <xTaskIncrementTick+0x164>)
 8008218:	441a      	add	r2, r3
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	3304      	adds	r3, #4
 800821e:	4619      	mov	r1, r3
 8008220:	4610      	mov	r0, r2
 8008222:	f7fe fee4 	bl	8006fee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800822a:	4b1b      	ldr	r3, [pc, #108]	@ (8008298 <xTaskIncrementTick+0x168>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008230:	429a      	cmp	r2, r3
 8008232:	d3b8      	bcc.n	80081a6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008234:	2301      	movs	r3, #1
 8008236:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008238:	e7b5      	b.n	80081a6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800823a:	4b17      	ldr	r3, [pc, #92]	@ (8008298 <xTaskIncrementTick+0x168>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008240:	4914      	ldr	r1, [pc, #80]	@ (8008294 <xTaskIncrementTick+0x164>)
 8008242:	4613      	mov	r3, r2
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	4413      	add	r3, r2
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	440b      	add	r3, r1
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2b01      	cmp	r3, #1
 8008250:	d901      	bls.n	8008256 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008252:	2301      	movs	r3, #1
 8008254:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008256:	4b11      	ldr	r3, [pc, #68]	@ (800829c <xTaskIncrementTick+0x16c>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d007      	beq.n	800826e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800825e:	2301      	movs	r3, #1
 8008260:	617b      	str	r3, [r7, #20]
 8008262:	e004      	b.n	800826e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008264:	4b0e      	ldr	r3, [pc, #56]	@ (80082a0 <xTaskIncrementTick+0x170>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	3301      	adds	r3, #1
 800826a:	4a0d      	ldr	r2, [pc, #52]	@ (80082a0 <xTaskIncrementTick+0x170>)
 800826c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800826e:	697b      	ldr	r3, [r7, #20]
}
 8008270:	4618      	mov	r0, r3
 8008272:	3718      	adds	r7, #24
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}
 8008278:	2000852c 	.word	0x2000852c
 800827c:	20008508 	.word	0x20008508
 8008280:	200084bc 	.word	0x200084bc
 8008284:	200084c0 	.word	0x200084c0
 8008288:	2000851c 	.word	0x2000851c
 800828c:	20008524 	.word	0x20008524
 8008290:	2000850c 	.word	0x2000850c
 8008294:	20008034 	.word	0x20008034
 8008298:	20008030 	.word	0x20008030
 800829c:	20008518 	.word	0x20008518
 80082a0:	20008514 	.word	0x20008514

080082a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80082a4:	b480      	push	{r7}
 80082a6:	b085      	sub	sp, #20
 80082a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80082aa:	4b2b      	ldr	r3, [pc, #172]	@ (8008358 <vTaskSwitchContext+0xb4>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d003      	beq.n	80082ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80082b2:	4b2a      	ldr	r3, [pc, #168]	@ (800835c <vTaskSwitchContext+0xb8>)
 80082b4:	2201      	movs	r2, #1
 80082b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80082b8:	e047      	b.n	800834a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80082ba:	4b28      	ldr	r3, [pc, #160]	@ (800835c <vTaskSwitchContext+0xb8>)
 80082bc:	2200      	movs	r2, #0
 80082be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082c0:	4b27      	ldr	r3, [pc, #156]	@ (8008360 <vTaskSwitchContext+0xbc>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	60fb      	str	r3, [r7, #12]
 80082c6:	e011      	b.n	80082ec <vTaskSwitchContext+0x48>
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d10b      	bne.n	80082e6 <vTaskSwitchContext+0x42>
	__asm volatile
 80082ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d2:	f383 8811 	msr	BASEPRI, r3
 80082d6:	f3bf 8f6f 	isb	sy
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	607b      	str	r3, [r7, #4]
}
 80082e0:	bf00      	nop
 80082e2:	bf00      	nop
 80082e4:	e7fd      	b.n	80082e2 <vTaskSwitchContext+0x3e>
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	3b01      	subs	r3, #1
 80082ea:	60fb      	str	r3, [r7, #12]
 80082ec:	491d      	ldr	r1, [pc, #116]	@ (8008364 <vTaskSwitchContext+0xc0>)
 80082ee:	68fa      	ldr	r2, [r7, #12]
 80082f0:	4613      	mov	r3, r2
 80082f2:	009b      	lsls	r3, r3, #2
 80082f4:	4413      	add	r3, r2
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	440b      	add	r3, r1
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d0e3      	beq.n	80082c8 <vTaskSwitchContext+0x24>
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	4613      	mov	r3, r2
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	4413      	add	r3, r2
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	4a16      	ldr	r2, [pc, #88]	@ (8008364 <vTaskSwitchContext+0xc0>)
 800830c:	4413      	add	r3, r2
 800830e:	60bb      	str	r3, [r7, #8]
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	685a      	ldr	r2, [r3, #4]
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	605a      	str	r2, [r3, #4]
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	685a      	ldr	r2, [r3, #4]
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	3308      	adds	r3, #8
 8008322:	429a      	cmp	r2, r3
 8008324:	d104      	bne.n	8008330 <vTaskSwitchContext+0x8c>
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	685a      	ldr	r2, [r3, #4]
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	605a      	str	r2, [r3, #4]
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	68db      	ldr	r3, [r3, #12]
 8008336:	4a0c      	ldr	r2, [pc, #48]	@ (8008368 <vTaskSwitchContext+0xc4>)
 8008338:	6013      	str	r3, [r2, #0]
 800833a:	4a09      	ldr	r2, [pc, #36]	@ (8008360 <vTaskSwitchContext+0xbc>)
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008340:	4b09      	ldr	r3, [pc, #36]	@ (8008368 <vTaskSwitchContext+0xc4>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	3354      	adds	r3, #84	@ 0x54
 8008346:	4a09      	ldr	r2, [pc, #36]	@ (800836c <vTaskSwitchContext+0xc8>)
 8008348:	6013      	str	r3, [r2, #0]
}
 800834a:	bf00      	nop
 800834c:	3714      	adds	r7, #20
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr
 8008356:	bf00      	nop
 8008358:	2000852c 	.word	0x2000852c
 800835c:	20008518 	.word	0x20008518
 8008360:	2000850c 	.word	0x2000850c
 8008364:	20008034 	.word	0x20008034
 8008368:	20008030 	.word	0x20008030
 800836c:	20002e38 	.word	0x20002e38

08008370 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
 8008378:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d10b      	bne.n	8008398 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008384:	f383 8811 	msr	BASEPRI, r3
 8008388:	f3bf 8f6f 	isb	sy
 800838c:	f3bf 8f4f 	dsb	sy
 8008390:	60fb      	str	r3, [r7, #12]
}
 8008392:	bf00      	nop
 8008394:	bf00      	nop
 8008396:	e7fd      	b.n	8008394 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008398:	4b07      	ldr	r3, [pc, #28]	@ (80083b8 <vTaskPlaceOnEventList+0x48>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	3318      	adds	r3, #24
 800839e:	4619      	mov	r1, r3
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f7fe fe48 	bl	8007036 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80083a6:	2101      	movs	r1, #1
 80083a8:	6838      	ldr	r0, [r7, #0]
 80083aa:	f000 faaf 	bl	800890c <prvAddCurrentTaskToDelayedList>
}
 80083ae:	bf00      	nop
 80083b0:	3710      	adds	r7, #16
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
 80083b6:	bf00      	nop
 80083b8:	20008030 	.word	0x20008030

080083bc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b086      	sub	sp, #24
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	60f8      	str	r0, [r7, #12]
 80083c4:	60b9      	str	r1, [r7, #8]
 80083c6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d10b      	bne.n	80083e6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80083ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d2:	f383 8811 	msr	BASEPRI, r3
 80083d6:	f3bf 8f6f 	isb	sy
 80083da:	f3bf 8f4f 	dsb	sy
 80083de:	617b      	str	r3, [r7, #20]
}
 80083e0:	bf00      	nop
 80083e2:	bf00      	nop
 80083e4:	e7fd      	b.n	80083e2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80083e6:	4b0a      	ldr	r3, [pc, #40]	@ (8008410 <vTaskPlaceOnEventListRestricted+0x54>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	3318      	adds	r3, #24
 80083ec:	4619      	mov	r1, r3
 80083ee:	68f8      	ldr	r0, [r7, #12]
 80083f0:	f7fe fdfd 	bl	8006fee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d002      	beq.n	8008400 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80083fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80083fe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008400:	6879      	ldr	r1, [r7, #4]
 8008402:	68b8      	ldr	r0, [r7, #8]
 8008404:	f000 fa82 	bl	800890c <prvAddCurrentTaskToDelayedList>
	}
 8008408:	bf00      	nop
 800840a:	3718      	adds	r7, #24
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}
 8008410:	20008030 	.word	0x20008030

08008414 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b086      	sub	sp, #24
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	68db      	ldr	r3, [r3, #12]
 8008422:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d10b      	bne.n	8008442 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800842a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800842e:	f383 8811 	msr	BASEPRI, r3
 8008432:	f3bf 8f6f 	isb	sy
 8008436:	f3bf 8f4f 	dsb	sy
 800843a:	60fb      	str	r3, [r7, #12]
}
 800843c:	bf00      	nop
 800843e:	bf00      	nop
 8008440:	e7fd      	b.n	800843e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	3318      	adds	r3, #24
 8008446:	4618      	mov	r0, r3
 8008448:	f7fe fe2e 	bl	80070a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800844c:	4b1d      	ldr	r3, [pc, #116]	@ (80084c4 <xTaskRemoveFromEventList+0xb0>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d11d      	bne.n	8008490 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	3304      	adds	r3, #4
 8008458:	4618      	mov	r0, r3
 800845a:	f7fe fe25 	bl	80070a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008462:	4b19      	ldr	r3, [pc, #100]	@ (80084c8 <xTaskRemoveFromEventList+0xb4>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	429a      	cmp	r2, r3
 8008468:	d903      	bls.n	8008472 <xTaskRemoveFromEventList+0x5e>
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800846e:	4a16      	ldr	r2, [pc, #88]	@ (80084c8 <xTaskRemoveFromEventList+0xb4>)
 8008470:	6013      	str	r3, [r2, #0]
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008476:	4613      	mov	r3, r2
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	4413      	add	r3, r2
 800847c:	009b      	lsls	r3, r3, #2
 800847e:	4a13      	ldr	r2, [pc, #76]	@ (80084cc <xTaskRemoveFromEventList+0xb8>)
 8008480:	441a      	add	r2, r3
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	3304      	adds	r3, #4
 8008486:	4619      	mov	r1, r3
 8008488:	4610      	mov	r0, r2
 800848a:	f7fe fdb0 	bl	8006fee <vListInsertEnd>
 800848e:	e005      	b.n	800849c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	3318      	adds	r3, #24
 8008494:	4619      	mov	r1, r3
 8008496:	480e      	ldr	r0, [pc, #56]	@ (80084d0 <xTaskRemoveFromEventList+0xbc>)
 8008498:	f7fe fda9 	bl	8006fee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084a0:	4b0c      	ldr	r3, [pc, #48]	@ (80084d4 <xTaskRemoveFromEventList+0xc0>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084a6:	429a      	cmp	r2, r3
 80084a8:	d905      	bls.n	80084b6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80084aa:	2301      	movs	r3, #1
 80084ac:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80084ae:	4b0a      	ldr	r3, [pc, #40]	@ (80084d8 <xTaskRemoveFromEventList+0xc4>)
 80084b0:	2201      	movs	r2, #1
 80084b2:	601a      	str	r2, [r3, #0]
 80084b4:	e001      	b.n	80084ba <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80084b6:	2300      	movs	r3, #0
 80084b8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80084ba:	697b      	ldr	r3, [r7, #20]
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3718      	adds	r7, #24
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}
 80084c4:	2000852c 	.word	0x2000852c
 80084c8:	2000850c 	.word	0x2000850c
 80084cc:	20008034 	.word	0x20008034
 80084d0:	200084c4 	.word	0x200084c4
 80084d4:	20008030 	.word	0x20008030
 80084d8:	20008518 	.word	0x20008518

080084dc <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d10b      	bne.n	8008502 <vTaskSetTimeOutState+0x26>
	__asm volatile
 80084ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ee:	f383 8811 	msr	BASEPRI, r3
 80084f2:	f3bf 8f6f 	isb	sy
 80084f6:	f3bf 8f4f 	dsb	sy
 80084fa:	60fb      	str	r3, [r7, #12]
}
 80084fc:	bf00      	nop
 80084fe:	bf00      	nop
 8008500:	e7fd      	b.n	80084fe <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 8008502:	f000 fee1 	bl	80092c8 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008506:	4b07      	ldr	r3, [pc, #28]	@ (8008524 <vTaskSetTimeOutState+0x48>)
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800850e:	4b06      	ldr	r3, [pc, #24]	@ (8008528 <vTaskSetTimeOutState+0x4c>)
 8008510:	681a      	ldr	r2, [r3, #0]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8008516:	f000 ff09 	bl	800932c <vPortExitCritical>
}
 800851a:	bf00      	nop
 800851c:	3710      	adds	r7, #16
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	2000851c 	.word	0x2000851c
 8008528:	20008508 	.word	0x20008508

0800852c <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008534:	4b06      	ldr	r3, [pc, #24]	@ (8008550 <vTaskInternalSetTimeOutState+0x24>)
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800853c:	4b05      	ldr	r3, [pc, #20]	@ (8008554 <vTaskInternalSetTimeOutState+0x28>)
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	605a      	str	r2, [r3, #4]
}
 8008544:	bf00      	nop
 8008546:	370c      	adds	r7, #12
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr
 8008550:	2000851c 	.word	0x2000851c
 8008554:	20008508 	.word	0x20008508

08008558 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b088      	sub	sp, #32
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d10b      	bne.n	8008580 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856c:	f383 8811 	msr	BASEPRI, r3
 8008570:	f3bf 8f6f 	isb	sy
 8008574:	f3bf 8f4f 	dsb	sy
 8008578:	613b      	str	r3, [r7, #16]
}
 800857a:	bf00      	nop
 800857c:	bf00      	nop
 800857e:	e7fd      	b.n	800857c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d10b      	bne.n	800859e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800858a:	f383 8811 	msr	BASEPRI, r3
 800858e:	f3bf 8f6f 	isb	sy
 8008592:	f3bf 8f4f 	dsb	sy
 8008596:	60fb      	str	r3, [r7, #12]
}
 8008598:	bf00      	nop
 800859a:	bf00      	nop
 800859c:	e7fd      	b.n	800859a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800859e:	f000 fe93 	bl	80092c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80085a2:	4b1d      	ldr	r3, [pc, #116]	@ (8008618 <xTaskCheckForTimeOut+0xc0>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	69ba      	ldr	r2, [r7, #24]
 80085ae:	1ad3      	subs	r3, r2, r3
 80085b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80085ba:	d102      	bne.n	80085c2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80085bc:	2300      	movs	r3, #0
 80085be:	61fb      	str	r3, [r7, #28]
 80085c0:	e023      	b.n	800860a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	4b15      	ldr	r3, [pc, #84]	@ (800861c <xTaskCheckForTimeOut+0xc4>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d007      	beq.n	80085de <xTaskCheckForTimeOut+0x86>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	69ba      	ldr	r2, [r7, #24]
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d302      	bcc.n	80085de <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80085d8:	2301      	movs	r3, #1
 80085da:	61fb      	str	r3, [r7, #28]
 80085dc:	e015      	b.n	800860a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	697a      	ldr	r2, [r7, #20]
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d20b      	bcs.n	8008600 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	1ad2      	subs	r2, r2, r3
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f7ff ff99 	bl	800852c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80085fa:	2300      	movs	r3, #0
 80085fc:	61fb      	str	r3, [r7, #28]
 80085fe:	e004      	b.n	800860a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	2200      	movs	r2, #0
 8008604:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008606:	2301      	movs	r3, #1
 8008608:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800860a:	f000 fe8f 	bl	800932c <vPortExitCritical>

	return xReturn;
 800860e:	69fb      	ldr	r3, [r7, #28]
}
 8008610:	4618      	mov	r0, r3
 8008612:	3720      	adds	r7, #32
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}
 8008618:	20008508 	.word	0x20008508
 800861c:	2000851c 	.word	0x2000851c

08008620 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008620:	b480      	push	{r7}
 8008622:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008624:	4b03      	ldr	r3, [pc, #12]	@ (8008634 <vTaskMissedYield+0x14>)
 8008626:	2201      	movs	r2, #1
 8008628:	601a      	str	r2, [r3, #0]
}
 800862a:	bf00      	nop
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr
 8008634:	20008518 	.word	0x20008518

08008638 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b082      	sub	sp, #8
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008640:	f000 f852 	bl	80086e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008644:	4b06      	ldr	r3, [pc, #24]	@ (8008660 <prvIdleTask+0x28>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	2b01      	cmp	r3, #1
 800864a:	d9f9      	bls.n	8008640 <prvIdleTask+0x8>
			{
				taskYIELD();
 800864c:	4b05      	ldr	r3, [pc, #20]	@ (8008664 <prvIdleTask+0x2c>)
 800864e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008652:	601a      	str	r2, [r3, #0]
 8008654:	f3bf 8f4f 	dsb	sy
 8008658:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800865c:	e7f0      	b.n	8008640 <prvIdleTask+0x8>
 800865e:	bf00      	nop
 8008660:	20008034 	.word	0x20008034
 8008664:	e000ed04 	.word	0xe000ed04

08008668 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b082      	sub	sp, #8
 800866c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800866e:	2300      	movs	r3, #0
 8008670:	607b      	str	r3, [r7, #4]
 8008672:	e00c      	b.n	800868e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	4613      	mov	r3, r2
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	4413      	add	r3, r2
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	4a12      	ldr	r2, [pc, #72]	@ (80086c8 <prvInitialiseTaskLists+0x60>)
 8008680:	4413      	add	r3, r2
 8008682:	4618      	mov	r0, r3
 8008684:	f7fe fc86 	bl	8006f94 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	3301      	adds	r3, #1
 800868c:	607b      	str	r3, [r7, #4]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2b37      	cmp	r3, #55	@ 0x37
 8008692:	d9ef      	bls.n	8008674 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008694:	480d      	ldr	r0, [pc, #52]	@ (80086cc <prvInitialiseTaskLists+0x64>)
 8008696:	f7fe fc7d 	bl	8006f94 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800869a:	480d      	ldr	r0, [pc, #52]	@ (80086d0 <prvInitialiseTaskLists+0x68>)
 800869c:	f7fe fc7a 	bl	8006f94 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80086a0:	480c      	ldr	r0, [pc, #48]	@ (80086d4 <prvInitialiseTaskLists+0x6c>)
 80086a2:	f7fe fc77 	bl	8006f94 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80086a6:	480c      	ldr	r0, [pc, #48]	@ (80086d8 <prvInitialiseTaskLists+0x70>)
 80086a8:	f7fe fc74 	bl	8006f94 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80086ac:	480b      	ldr	r0, [pc, #44]	@ (80086dc <prvInitialiseTaskLists+0x74>)
 80086ae:	f7fe fc71 	bl	8006f94 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80086b2:	4b0b      	ldr	r3, [pc, #44]	@ (80086e0 <prvInitialiseTaskLists+0x78>)
 80086b4:	4a05      	ldr	r2, [pc, #20]	@ (80086cc <prvInitialiseTaskLists+0x64>)
 80086b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80086b8:	4b0a      	ldr	r3, [pc, #40]	@ (80086e4 <prvInitialiseTaskLists+0x7c>)
 80086ba:	4a05      	ldr	r2, [pc, #20]	@ (80086d0 <prvInitialiseTaskLists+0x68>)
 80086bc:	601a      	str	r2, [r3, #0]
}
 80086be:	bf00      	nop
 80086c0:	3708      	adds	r7, #8
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	bf00      	nop
 80086c8:	20008034 	.word	0x20008034
 80086cc:	20008494 	.word	0x20008494
 80086d0:	200084a8 	.word	0x200084a8
 80086d4:	200084c4 	.word	0x200084c4
 80086d8:	200084d8 	.word	0x200084d8
 80086dc:	200084f0 	.word	0x200084f0
 80086e0:	200084bc 	.word	0x200084bc
 80086e4:	200084c0 	.word	0x200084c0

080086e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b082      	sub	sp, #8
 80086ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086ee:	e019      	b.n	8008724 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80086f0:	f000 fdea 	bl	80092c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086f4:	4b10      	ldr	r3, [pc, #64]	@ (8008738 <prvCheckTasksWaitingTermination+0x50>)
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	68db      	ldr	r3, [r3, #12]
 80086fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	3304      	adds	r3, #4
 8008700:	4618      	mov	r0, r3
 8008702:	f7fe fcd1 	bl	80070a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008706:	4b0d      	ldr	r3, [pc, #52]	@ (800873c <prvCheckTasksWaitingTermination+0x54>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	3b01      	subs	r3, #1
 800870c:	4a0b      	ldr	r2, [pc, #44]	@ (800873c <prvCheckTasksWaitingTermination+0x54>)
 800870e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008710:	4b0b      	ldr	r3, [pc, #44]	@ (8008740 <prvCheckTasksWaitingTermination+0x58>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	3b01      	subs	r3, #1
 8008716:	4a0a      	ldr	r2, [pc, #40]	@ (8008740 <prvCheckTasksWaitingTermination+0x58>)
 8008718:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800871a:	f000 fe07 	bl	800932c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 f810 	bl	8008744 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008724:	4b06      	ldr	r3, [pc, #24]	@ (8008740 <prvCheckTasksWaitingTermination+0x58>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d1e1      	bne.n	80086f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800872c:	bf00      	nop
 800872e:	bf00      	nop
 8008730:	3708      	adds	r7, #8
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}
 8008736:	bf00      	nop
 8008738:	200084d8 	.word	0x200084d8
 800873c:	20008504 	.word	0x20008504
 8008740:	200084ec 	.word	0x200084ec

08008744 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008744:	b580      	push	{r7, lr}
 8008746:	b084      	sub	sp, #16
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	3354      	adds	r3, #84	@ 0x54
 8008750:	4618      	mov	r0, r3
 8008752:	f011 faa9 	bl	8019ca8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800875c:	2b00      	cmp	r3, #0
 800875e:	d108      	bne.n	8008772 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008764:	4618      	mov	r0, r3
 8008766:	f000 ff9f 	bl	80096a8 <vPortFree>
				vPortFree( pxTCB );
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 ff9c 	bl	80096a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008770:	e019      	b.n	80087a6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008778:	2b01      	cmp	r3, #1
 800877a:	d103      	bne.n	8008784 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 ff93 	bl	80096a8 <vPortFree>
	}
 8008782:	e010      	b.n	80087a6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800878a:	2b02      	cmp	r3, #2
 800878c:	d00b      	beq.n	80087a6 <prvDeleteTCB+0x62>
	__asm volatile
 800878e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008792:	f383 8811 	msr	BASEPRI, r3
 8008796:	f3bf 8f6f 	isb	sy
 800879a:	f3bf 8f4f 	dsb	sy
 800879e:	60fb      	str	r3, [r7, #12]
}
 80087a0:	bf00      	nop
 80087a2:	bf00      	nop
 80087a4:	e7fd      	b.n	80087a2 <prvDeleteTCB+0x5e>
	}
 80087a6:	bf00      	nop
 80087a8:	3710      	adds	r7, #16
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
	...

080087b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80087b6:	4b0c      	ldr	r3, [pc, #48]	@ (80087e8 <prvResetNextTaskUnblockTime+0x38>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d104      	bne.n	80087ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80087c0:	4b0a      	ldr	r3, [pc, #40]	@ (80087ec <prvResetNextTaskUnblockTime+0x3c>)
 80087c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80087c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80087c8:	e008      	b.n	80087dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087ca:	4b07      	ldr	r3, [pc, #28]	@ (80087e8 <prvResetNextTaskUnblockTime+0x38>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	4a04      	ldr	r2, [pc, #16]	@ (80087ec <prvResetNextTaskUnblockTime+0x3c>)
 80087da:	6013      	str	r3, [r2, #0]
}
 80087dc:	bf00      	nop
 80087de:	370c      	adds	r7, #12
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr
 80087e8:	200084bc 	.word	0x200084bc
 80087ec:	20008524 	.word	0x20008524

080087f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80087f0:	b480      	push	{r7}
 80087f2:	b083      	sub	sp, #12
 80087f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80087f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008824 <xTaskGetSchedulerState+0x34>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d102      	bne.n	8008804 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80087fe:	2301      	movs	r3, #1
 8008800:	607b      	str	r3, [r7, #4]
 8008802:	e008      	b.n	8008816 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008804:	4b08      	ldr	r3, [pc, #32]	@ (8008828 <xTaskGetSchedulerState+0x38>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d102      	bne.n	8008812 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800880c:	2302      	movs	r3, #2
 800880e:	607b      	str	r3, [r7, #4]
 8008810:	e001      	b.n	8008816 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008812:	2300      	movs	r3, #0
 8008814:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008816:	687b      	ldr	r3, [r7, #4]
	}
 8008818:	4618      	mov	r0, r3
 800881a:	370c      	adds	r7, #12
 800881c:	46bd      	mov	sp, r7
 800881e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008822:	4770      	bx	lr
 8008824:	20008510 	.word	0x20008510
 8008828:	2000852c 	.word	0x2000852c

0800882c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800882c:	b580      	push	{r7, lr}
 800882e:	b086      	sub	sp, #24
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008838:	2300      	movs	r3, #0
 800883a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d058      	beq.n	80088f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008842:	4b2f      	ldr	r3, [pc, #188]	@ (8008900 <xTaskPriorityDisinherit+0xd4>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	693a      	ldr	r2, [r7, #16]
 8008848:	429a      	cmp	r2, r3
 800884a:	d00b      	beq.n	8008864 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800884c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008850:	f383 8811 	msr	BASEPRI, r3
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	f3bf 8f4f 	dsb	sy
 800885c:	60fb      	str	r3, [r7, #12]
}
 800885e:	bf00      	nop
 8008860:	bf00      	nop
 8008862:	e7fd      	b.n	8008860 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008868:	2b00      	cmp	r3, #0
 800886a:	d10b      	bne.n	8008884 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800886c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008870:	f383 8811 	msr	BASEPRI, r3
 8008874:	f3bf 8f6f 	isb	sy
 8008878:	f3bf 8f4f 	dsb	sy
 800887c:	60bb      	str	r3, [r7, #8]
}
 800887e:	bf00      	nop
 8008880:	bf00      	nop
 8008882:	e7fd      	b.n	8008880 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008888:	1e5a      	subs	r2, r3, #1
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008896:	429a      	cmp	r2, r3
 8008898:	d02c      	beq.n	80088f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d128      	bne.n	80088f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	3304      	adds	r3, #4
 80088a6:	4618      	mov	r0, r3
 80088a8:	f7fe fbfe 	bl	80070a8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088c4:	4b0f      	ldr	r3, [pc, #60]	@ (8008904 <xTaskPriorityDisinherit+0xd8>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d903      	bls.n	80088d4 <xTaskPriorityDisinherit+0xa8>
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d0:	4a0c      	ldr	r2, [pc, #48]	@ (8008904 <xTaskPriorityDisinherit+0xd8>)
 80088d2:	6013      	str	r3, [r2, #0]
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088d8:	4613      	mov	r3, r2
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	4413      	add	r3, r2
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	4a09      	ldr	r2, [pc, #36]	@ (8008908 <xTaskPriorityDisinherit+0xdc>)
 80088e2:	441a      	add	r2, r3
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	3304      	adds	r3, #4
 80088e8:	4619      	mov	r1, r3
 80088ea:	4610      	mov	r0, r2
 80088ec:	f7fe fb7f 	bl	8006fee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80088f0:	2301      	movs	r3, #1
 80088f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80088f4:	697b      	ldr	r3, [r7, #20]
	}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3718      	adds	r7, #24
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}
 80088fe:	bf00      	nop
 8008900:	20008030 	.word	0x20008030
 8008904:	2000850c 	.word	0x2000850c
 8008908:	20008034 	.word	0x20008034

0800890c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008916:	4b21      	ldr	r3, [pc, #132]	@ (800899c <prvAddCurrentTaskToDelayedList+0x90>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800891c:	4b20      	ldr	r3, [pc, #128]	@ (80089a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	3304      	adds	r3, #4
 8008922:	4618      	mov	r0, r3
 8008924:	f7fe fbc0 	bl	80070a8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800892e:	d10a      	bne.n	8008946 <prvAddCurrentTaskToDelayedList+0x3a>
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d007      	beq.n	8008946 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008936:	4b1a      	ldr	r3, [pc, #104]	@ (80089a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	3304      	adds	r3, #4
 800893c:	4619      	mov	r1, r3
 800893e:	4819      	ldr	r0, [pc, #100]	@ (80089a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008940:	f7fe fb55 	bl	8006fee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008944:	e026      	b.n	8008994 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008946:	68fa      	ldr	r2, [r7, #12]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	4413      	add	r3, r2
 800894c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800894e:	4b14      	ldr	r3, [pc, #80]	@ (80089a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	68ba      	ldr	r2, [r7, #8]
 8008954:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008956:	68ba      	ldr	r2, [r7, #8]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	429a      	cmp	r2, r3
 800895c:	d209      	bcs.n	8008972 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800895e:	4b12      	ldr	r3, [pc, #72]	@ (80089a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	4b0f      	ldr	r3, [pc, #60]	@ (80089a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	3304      	adds	r3, #4
 8008968:	4619      	mov	r1, r3
 800896a:	4610      	mov	r0, r2
 800896c:	f7fe fb63 	bl	8007036 <vListInsert>
}
 8008970:	e010      	b.n	8008994 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008972:	4b0e      	ldr	r3, [pc, #56]	@ (80089ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	4b0a      	ldr	r3, [pc, #40]	@ (80089a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	3304      	adds	r3, #4
 800897c:	4619      	mov	r1, r3
 800897e:	4610      	mov	r0, r2
 8008980:	f7fe fb59 	bl	8007036 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008984:	4b0a      	ldr	r3, [pc, #40]	@ (80089b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68ba      	ldr	r2, [r7, #8]
 800898a:	429a      	cmp	r2, r3
 800898c:	d202      	bcs.n	8008994 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800898e:	4a08      	ldr	r2, [pc, #32]	@ (80089b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	6013      	str	r3, [r2, #0]
}
 8008994:	bf00      	nop
 8008996:	3710      	adds	r7, #16
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}
 800899c:	20008508 	.word	0x20008508
 80089a0:	20008030 	.word	0x20008030
 80089a4:	200084f0 	.word	0x200084f0
 80089a8:	200084c0 	.word	0x200084c0
 80089ac:	200084bc 	.word	0x200084bc
 80089b0:	20008524 	.word	0x20008524

080089b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b08a      	sub	sp, #40	@ 0x28
 80089b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80089ba:	2300      	movs	r3, #0
 80089bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80089be:	f000 fb13 	bl	8008fe8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80089c2:	4b1d      	ldr	r3, [pc, #116]	@ (8008a38 <xTimerCreateTimerTask+0x84>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d021      	beq.n	8008a0e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80089ca:	2300      	movs	r3, #0
 80089cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80089ce:	2300      	movs	r3, #0
 80089d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80089d2:	1d3a      	adds	r2, r7, #4
 80089d4:	f107 0108 	add.w	r1, r7, #8
 80089d8:	f107 030c 	add.w	r3, r7, #12
 80089dc:	4618      	mov	r0, r3
 80089de:	f7fe fabf 	bl	8006f60 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80089e2:	6879      	ldr	r1, [r7, #4]
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	9202      	str	r2, [sp, #8]
 80089ea:	9301      	str	r3, [sp, #4]
 80089ec:	2302      	movs	r3, #2
 80089ee:	9300      	str	r3, [sp, #0]
 80089f0:	2300      	movs	r3, #0
 80089f2:	460a      	mov	r2, r1
 80089f4:	4911      	ldr	r1, [pc, #68]	@ (8008a3c <xTimerCreateTimerTask+0x88>)
 80089f6:	4812      	ldr	r0, [pc, #72]	@ (8008a40 <xTimerCreateTimerTask+0x8c>)
 80089f8:	f7ff f87a 	bl	8007af0 <xTaskCreateStatic>
 80089fc:	4603      	mov	r3, r0
 80089fe:	4a11      	ldr	r2, [pc, #68]	@ (8008a44 <xTimerCreateTimerTask+0x90>)
 8008a00:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008a02:	4b10      	ldr	r3, [pc, #64]	@ (8008a44 <xTimerCreateTimerTask+0x90>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d001      	beq.n	8008a0e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d10b      	bne.n	8008a2c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a18:	f383 8811 	msr	BASEPRI, r3
 8008a1c:	f3bf 8f6f 	isb	sy
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	613b      	str	r3, [r7, #16]
}
 8008a26:	bf00      	nop
 8008a28:	bf00      	nop
 8008a2a:	e7fd      	b.n	8008a28 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008a2c:	697b      	ldr	r3, [r7, #20]
}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	3718      	adds	r7, #24
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}
 8008a36:	bf00      	nop
 8008a38:	20008560 	.word	0x20008560
 8008a3c:	0801c3ac 	.word	0x0801c3ac
 8008a40:	08008b81 	.word	0x08008b81
 8008a44:	20008564 	.word	0x20008564

08008a48 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b08a      	sub	sp, #40	@ 0x28
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	60b9      	str	r1, [r7, #8]
 8008a52:	607a      	str	r2, [r7, #4]
 8008a54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008a56:	2300      	movs	r3, #0
 8008a58:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d10b      	bne.n	8008a78 <xTimerGenericCommand+0x30>
	__asm volatile
 8008a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a64:	f383 8811 	msr	BASEPRI, r3
 8008a68:	f3bf 8f6f 	isb	sy
 8008a6c:	f3bf 8f4f 	dsb	sy
 8008a70:	623b      	str	r3, [r7, #32]
}
 8008a72:	bf00      	nop
 8008a74:	bf00      	nop
 8008a76:	e7fd      	b.n	8008a74 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008a78:	4b19      	ldr	r3, [pc, #100]	@ (8008ae0 <xTimerGenericCommand+0x98>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d02a      	beq.n	8008ad6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	2b05      	cmp	r3, #5
 8008a90:	dc18      	bgt.n	8008ac4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008a92:	f7ff fead 	bl	80087f0 <xTaskGetSchedulerState>
 8008a96:	4603      	mov	r3, r0
 8008a98:	2b02      	cmp	r3, #2
 8008a9a:	d109      	bne.n	8008ab0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008a9c:	4b10      	ldr	r3, [pc, #64]	@ (8008ae0 <xTimerGenericCommand+0x98>)
 8008a9e:	6818      	ldr	r0, [r3, #0]
 8008aa0:	f107 0110 	add.w	r1, r7, #16
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aa8:	f7fe fc32 	bl	8007310 <xQueueGenericSend>
 8008aac:	6278      	str	r0, [r7, #36]	@ 0x24
 8008aae:	e012      	b.n	8008ad6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8008ae0 <xTimerGenericCommand+0x98>)
 8008ab2:	6818      	ldr	r0, [r3, #0]
 8008ab4:	f107 0110 	add.w	r1, r7, #16
 8008ab8:	2300      	movs	r3, #0
 8008aba:	2200      	movs	r2, #0
 8008abc:	f7fe fc28 	bl	8007310 <xQueueGenericSend>
 8008ac0:	6278      	str	r0, [r7, #36]	@ 0x24
 8008ac2:	e008      	b.n	8008ad6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008ac4:	4b06      	ldr	r3, [pc, #24]	@ (8008ae0 <xTimerGenericCommand+0x98>)
 8008ac6:	6818      	ldr	r0, [r3, #0]
 8008ac8:	f107 0110 	add.w	r1, r7, #16
 8008acc:	2300      	movs	r3, #0
 8008ace:	683a      	ldr	r2, [r7, #0]
 8008ad0:	f7fe fd20 	bl	8007514 <xQueueGenericSendFromISR>
 8008ad4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	3728      	adds	r7, #40	@ 0x28
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	20008560 	.word	0x20008560

08008ae4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b088      	sub	sp, #32
 8008ae8:	af02      	add	r7, sp, #8
 8008aea:	6078      	str	r0, [r7, #4]
 8008aec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008aee:	4b23      	ldr	r3, [pc, #140]	@ (8008b7c <prvProcessExpiredTimer+0x98>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	68db      	ldr	r3, [r3, #12]
 8008af6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	3304      	adds	r3, #4
 8008afc:	4618      	mov	r0, r3
 8008afe:	f7fe fad3 	bl	80070a8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b08:	f003 0304 	and.w	r3, r3, #4
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d023      	beq.n	8008b58 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	699a      	ldr	r2, [r3, #24]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	18d1      	adds	r1, r2, r3
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	683a      	ldr	r2, [r7, #0]
 8008b1c:	6978      	ldr	r0, [r7, #20]
 8008b1e:	f000 f8d5 	bl	8008ccc <prvInsertTimerInActiveList>
 8008b22:	4603      	mov	r3, r0
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d020      	beq.n	8008b6a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b28:	2300      	movs	r3, #0
 8008b2a:	9300      	str	r3, [sp, #0]
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	2100      	movs	r1, #0
 8008b32:	6978      	ldr	r0, [r7, #20]
 8008b34:	f7ff ff88 	bl	8008a48 <xTimerGenericCommand>
 8008b38:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d114      	bne.n	8008b6a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b44:	f383 8811 	msr	BASEPRI, r3
 8008b48:	f3bf 8f6f 	isb	sy
 8008b4c:	f3bf 8f4f 	dsb	sy
 8008b50:	60fb      	str	r3, [r7, #12]
}
 8008b52:	bf00      	nop
 8008b54:	bf00      	nop
 8008b56:	e7fd      	b.n	8008b54 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b5e:	f023 0301 	bic.w	r3, r3, #1
 8008b62:	b2da      	uxtb	r2, r3
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	6a1b      	ldr	r3, [r3, #32]
 8008b6e:	6978      	ldr	r0, [r7, #20]
 8008b70:	4798      	blx	r3
}
 8008b72:	bf00      	nop
 8008b74:	3718      	adds	r7, #24
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	20008558 	.word	0x20008558

08008b80 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b084      	sub	sp, #16
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b88:	f107 0308 	add.w	r3, r7, #8
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	f000 f859 	bl	8008c44 <prvGetNextExpireTime>
 8008b92:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	4619      	mov	r1, r3
 8008b98:	68f8      	ldr	r0, [r7, #12]
 8008b9a:	f000 f805 	bl	8008ba8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008b9e:	f000 f8d7 	bl	8008d50 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008ba2:	bf00      	nop
 8008ba4:	e7f0      	b.n	8008b88 <prvTimerTask+0x8>
	...

08008ba8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b084      	sub	sp, #16
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008bb2:	f7ff fa01 	bl	8007fb8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008bb6:	f107 0308 	add.w	r3, r7, #8
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f000 f866 	bl	8008c8c <prvSampleTimeNow>
 8008bc0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d130      	bne.n	8008c2a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d10a      	bne.n	8008be4 <prvProcessTimerOrBlockTask+0x3c>
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d806      	bhi.n	8008be4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008bd6:	f7ff f9fd 	bl	8007fd4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008bda:	68f9      	ldr	r1, [r7, #12]
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f7ff ff81 	bl	8008ae4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008be2:	e024      	b.n	8008c2e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d008      	beq.n	8008bfc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008bea:	4b13      	ldr	r3, [pc, #76]	@ (8008c38 <prvProcessTimerOrBlockTask+0x90>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d101      	bne.n	8008bf8 <prvProcessTimerOrBlockTask+0x50>
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	e000      	b.n	8008bfa <prvProcessTimerOrBlockTask+0x52>
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8008c3c <prvProcessTimerOrBlockTask+0x94>)
 8008bfe:	6818      	ldr	r0, [r3, #0]
 8008c00:	687a      	ldr	r2, [r7, #4]
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	683a      	ldr	r2, [r7, #0]
 8008c08:	4619      	mov	r1, r3
 8008c0a:	f7fe ff3d 	bl	8007a88 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008c0e:	f7ff f9e1 	bl	8007fd4 <xTaskResumeAll>
 8008c12:	4603      	mov	r3, r0
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d10a      	bne.n	8008c2e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008c18:	4b09      	ldr	r3, [pc, #36]	@ (8008c40 <prvProcessTimerOrBlockTask+0x98>)
 8008c1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c1e:	601a      	str	r2, [r3, #0]
 8008c20:	f3bf 8f4f 	dsb	sy
 8008c24:	f3bf 8f6f 	isb	sy
}
 8008c28:	e001      	b.n	8008c2e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008c2a:	f7ff f9d3 	bl	8007fd4 <xTaskResumeAll>
}
 8008c2e:	bf00      	nop
 8008c30:	3710      	adds	r7, #16
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	bf00      	nop
 8008c38:	2000855c 	.word	0x2000855c
 8008c3c:	20008560 	.word	0x20008560
 8008c40:	e000ed04 	.word	0xe000ed04

08008c44 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008c44:	b480      	push	{r7}
 8008c46:	b085      	sub	sp, #20
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8008c88 <prvGetNextExpireTime+0x44>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d101      	bne.n	8008c5a <prvGetNextExpireTime+0x16>
 8008c56:	2201      	movs	r2, #1
 8008c58:	e000      	b.n	8008c5c <prvGetNextExpireTime+0x18>
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d105      	bne.n	8008c74 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008c68:	4b07      	ldr	r3, [pc, #28]	@ (8008c88 <prvGetNextExpireTime+0x44>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	68db      	ldr	r3, [r3, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	60fb      	str	r3, [r7, #12]
 8008c72:	e001      	b.n	8008c78 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008c74:	2300      	movs	r3, #0
 8008c76:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008c78:	68fb      	ldr	r3, [r7, #12]
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3714      	adds	r7, #20
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr
 8008c86:	bf00      	nop
 8008c88:	20008558 	.word	0x20008558

08008c8c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b084      	sub	sp, #16
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008c94:	f7ff fa3c 	bl	8008110 <xTaskGetTickCount>
 8008c98:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8008cc8 <prvSampleTimeNow+0x3c>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	68fa      	ldr	r2, [r7, #12]
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d205      	bcs.n	8008cb0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008ca4:	f000 f93a 	bl	8008f1c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	601a      	str	r2, [r3, #0]
 8008cae:	e002      	b.n	8008cb6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008cb6:	4a04      	ldr	r2, [pc, #16]	@ (8008cc8 <prvSampleTimeNow+0x3c>)
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3710      	adds	r7, #16
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	20008568 	.word	0x20008568

08008ccc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b086      	sub	sp, #24
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	607a      	str	r2, [r7, #4]
 8008cd8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	68ba      	ldr	r2, [r7, #8]
 8008ce2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	68fa      	ldr	r2, [r7, #12]
 8008ce8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008cea:	68ba      	ldr	r2, [r7, #8]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	429a      	cmp	r2, r3
 8008cf0:	d812      	bhi.n	8008d18 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cf2:	687a      	ldr	r2, [r7, #4]
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	1ad2      	subs	r2, r2, r3
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	699b      	ldr	r3, [r3, #24]
 8008cfc:	429a      	cmp	r2, r3
 8008cfe:	d302      	bcc.n	8008d06 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008d00:	2301      	movs	r3, #1
 8008d02:	617b      	str	r3, [r7, #20]
 8008d04:	e01b      	b.n	8008d3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008d06:	4b10      	ldr	r3, [pc, #64]	@ (8008d48 <prvInsertTimerInActiveList+0x7c>)
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	3304      	adds	r3, #4
 8008d0e:	4619      	mov	r1, r3
 8008d10:	4610      	mov	r0, r2
 8008d12:	f7fe f990 	bl	8007036 <vListInsert>
 8008d16:	e012      	b.n	8008d3e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008d18:	687a      	ldr	r2, [r7, #4]
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d206      	bcs.n	8008d2e <prvInsertTimerInActiveList+0x62>
 8008d20:	68ba      	ldr	r2, [r7, #8]
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	429a      	cmp	r2, r3
 8008d26:	d302      	bcc.n	8008d2e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008d28:	2301      	movs	r3, #1
 8008d2a:	617b      	str	r3, [r7, #20]
 8008d2c:	e007      	b.n	8008d3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d2e:	4b07      	ldr	r3, [pc, #28]	@ (8008d4c <prvInsertTimerInActiveList+0x80>)
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	3304      	adds	r3, #4
 8008d36:	4619      	mov	r1, r3
 8008d38:	4610      	mov	r0, r2
 8008d3a:	f7fe f97c 	bl	8007036 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008d3e:	697b      	ldr	r3, [r7, #20]
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3718      	adds	r7, #24
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}
 8008d48:	2000855c 	.word	0x2000855c
 8008d4c:	20008558 	.word	0x20008558

08008d50 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b08e      	sub	sp, #56	@ 0x38
 8008d54:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008d56:	e0ce      	b.n	8008ef6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	da19      	bge.n	8008d92 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008d5e:	1d3b      	adds	r3, r7, #4
 8008d60:	3304      	adds	r3, #4
 8008d62:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d10b      	bne.n	8008d82 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6e:	f383 8811 	msr	BASEPRI, r3
 8008d72:	f3bf 8f6f 	isb	sy
 8008d76:	f3bf 8f4f 	dsb	sy
 8008d7a:	61fb      	str	r3, [r7, #28]
}
 8008d7c:	bf00      	nop
 8008d7e:	bf00      	nop
 8008d80:	e7fd      	b.n	8008d7e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d88:	6850      	ldr	r0, [r2, #4]
 8008d8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d8c:	6892      	ldr	r2, [r2, #8]
 8008d8e:	4611      	mov	r1, r2
 8008d90:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	f2c0 80ae 	blt.w	8008ef6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008da0:	695b      	ldr	r3, [r3, #20]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d004      	beq.n	8008db0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008da8:	3304      	adds	r3, #4
 8008daa:	4618      	mov	r0, r3
 8008dac:	f7fe f97c 	bl	80070a8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008db0:	463b      	mov	r3, r7
 8008db2:	4618      	mov	r0, r3
 8008db4:	f7ff ff6a 	bl	8008c8c <prvSampleTimeNow>
 8008db8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2b09      	cmp	r3, #9
 8008dbe:	f200 8097 	bhi.w	8008ef0 <prvProcessReceivedCommands+0x1a0>
 8008dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8008dc8 <prvProcessReceivedCommands+0x78>)
 8008dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dc8:	08008df1 	.word	0x08008df1
 8008dcc:	08008df1 	.word	0x08008df1
 8008dd0:	08008df1 	.word	0x08008df1
 8008dd4:	08008e67 	.word	0x08008e67
 8008dd8:	08008e7b 	.word	0x08008e7b
 8008ddc:	08008ec7 	.word	0x08008ec7
 8008de0:	08008df1 	.word	0x08008df1
 8008de4:	08008df1 	.word	0x08008df1
 8008de8:	08008e67 	.word	0x08008e67
 8008dec:	08008e7b 	.word	0x08008e7b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008df2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008df6:	f043 0301 	orr.w	r3, r3, #1
 8008dfa:	b2da      	uxtb	r2, r3
 8008dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dfe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008e02:	68ba      	ldr	r2, [r7, #8]
 8008e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e06:	699b      	ldr	r3, [r3, #24]
 8008e08:	18d1      	adds	r1, r2, r3
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e10:	f7ff ff5c 	bl	8008ccc <prvInsertTimerInActiveList>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d06c      	beq.n	8008ef4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e1c:	6a1b      	ldr	r3, [r3, #32]
 8008e1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e20:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e28:	f003 0304 	and.w	r3, r3, #4
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d061      	beq.n	8008ef4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008e30:	68ba      	ldr	r2, [r7, #8]
 8008e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e34:	699b      	ldr	r3, [r3, #24]
 8008e36:	441a      	add	r2, r3
 8008e38:	2300      	movs	r3, #0
 8008e3a:	9300      	str	r3, [sp, #0]
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	2100      	movs	r1, #0
 8008e40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e42:	f7ff fe01 	bl	8008a48 <xTimerGenericCommand>
 8008e46:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008e48:	6a3b      	ldr	r3, [r7, #32]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d152      	bne.n	8008ef4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e52:	f383 8811 	msr	BASEPRI, r3
 8008e56:	f3bf 8f6f 	isb	sy
 8008e5a:	f3bf 8f4f 	dsb	sy
 8008e5e:	61bb      	str	r3, [r7, #24]
}
 8008e60:	bf00      	nop
 8008e62:	bf00      	nop
 8008e64:	e7fd      	b.n	8008e62 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e6c:	f023 0301 	bic.w	r3, r3, #1
 8008e70:	b2da      	uxtb	r2, r3
 8008e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e74:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008e78:	e03d      	b.n	8008ef6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e80:	f043 0301 	orr.w	r3, r3, #1
 8008e84:	b2da      	uxtb	r2, r3
 8008e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e88:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008e8c:	68ba      	ldr	r2, [r7, #8]
 8008e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e90:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e94:	699b      	ldr	r3, [r3, #24]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d10b      	bne.n	8008eb2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e9e:	f383 8811 	msr	BASEPRI, r3
 8008ea2:	f3bf 8f6f 	isb	sy
 8008ea6:	f3bf 8f4f 	dsb	sy
 8008eaa:	617b      	str	r3, [r7, #20]
}
 8008eac:	bf00      	nop
 8008eae:	bf00      	nop
 8008eb0:	e7fd      	b.n	8008eae <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eb4:	699a      	ldr	r2, [r3, #24]
 8008eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb8:	18d1      	adds	r1, r2, r3
 8008eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ebc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ebe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ec0:	f7ff ff04 	bl	8008ccc <prvInsertTimerInActiveList>
					break;
 8008ec4:	e017      	b.n	8008ef6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ecc:	f003 0302 	and.w	r3, r3, #2
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d103      	bne.n	8008edc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008ed4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ed6:	f000 fbe7 	bl	80096a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008eda:	e00c      	b.n	8008ef6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ede:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ee2:	f023 0301 	bic.w	r3, r3, #1
 8008ee6:	b2da      	uxtb	r2, r3
 8008ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008eee:	e002      	b.n	8008ef6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008ef0:	bf00      	nop
 8008ef2:	e000      	b.n	8008ef6 <prvProcessReceivedCommands+0x1a6>
					break;
 8008ef4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008ef6:	4b08      	ldr	r3, [pc, #32]	@ (8008f18 <prvProcessReceivedCommands+0x1c8>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	1d39      	adds	r1, r7, #4
 8008efc:	2200      	movs	r2, #0
 8008efe:	4618      	mov	r0, r3
 8008f00:	f7fe fba6 	bl	8007650 <xQueueReceive>
 8008f04:	4603      	mov	r3, r0
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	f47f af26 	bne.w	8008d58 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008f0c:	bf00      	nop
 8008f0e:	bf00      	nop
 8008f10:	3730      	adds	r7, #48	@ 0x30
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}
 8008f16:	bf00      	nop
 8008f18:	20008560 	.word	0x20008560

08008f1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b088      	sub	sp, #32
 8008f20:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f22:	e049      	b.n	8008fb8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008f24:	4b2e      	ldr	r3, [pc, #184]	@ (8008fe0 <prvSwitchTimerLists+0xc4>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	68db      	ldr	r3, [r3, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f2e:	4b2c      	ldr	r3, [pc, #176]	@ (8008fe0 <prvSwitchTimerLists+0xc4>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	68db      	ldr	r3, [r3, #12]
 8008f34:	68db      	ldr	r3, [r3, #12]
 8008f36:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	3304      	adds	r3, #4
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	f7fe f8b3 	bl	80070a8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	6a1b      	ldr	r3, [r3, #32]
 8008f46:	68f8      	ldr	r0, [r7, #12]
 8008f48:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f50:	f003 0304 	and.w	r3, r3, #4
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d02f      	beq.n	8008fb8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	699b      	ldr	r3, [r3, #24]
 8008f5c:	693a      	ldr	r2, [r7, #16]
 8008f5e:	4413      	add	r3, r2
 8008f60:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008f62:	68ba      	ldr	r2, [r7, #8]
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	429a      	cmp	r2, r3
 8008f68:	d90e      	bls.n	8008f88 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	68ba      	ldr	r2, [r7, #8]
 8008f6e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	68fa      	ldr	r2, [r7, #12]
 8008f74:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f76:	4b1a      	ldr	r3, [pc, #104]	@ (8008fe0 <prvSwitchTimerLists+0xc4>)
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	3304      	adds	r3, #4
 8008f7e:	4619      	mov	r1, r3
 8008f80:	4610      	mov	r0, r2
 8008f82:	f7fe f858 	bl	8007036 <vListInsert>
 8008f86:	e017      	b.n	8008fb8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f88:	2300      	movs	r3, #0
 8008f8a:	9300      	str	r3, [sp, #0]
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	693a      	ldr	r2, [r7, #16]
 8008f90:	2100      	movs	r1, #0
 8008f92:	68f8      	ldr	r0, [r7, #12]
 8008f94:	f7ff fd58 	bl	8008a48 <xTimerGenericCommand>
 8008f98:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d10b      	bne.n	8008fb8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa4:	f383 8811 	msr	BASEPRI, r3
 8008fa8:	f3bf 8f6f 	isb	sy
 8008fac:	f3bf 8f4f 	dsb	sy
 8008fb0:	603b      	str	r3, [r7, #0]
}
 8008fb2:	bf00      	nop
 8008fb4:	bf00      	nop
 8008fb6:	e7fd      	b.n	8008fb4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008fb8:	4b09      	ldr	r3, [pc, #36]	@ (8008fe0 <prvSwitchTimerLists+0xc4>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d1b0      	bne.n	8008f24 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008fc2:	4b07      	ldr	r3, [pc, #28]	@ (8008fe0 <prvSwitchTimerLists+0xc4>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008fc8:	4b06      	ldr	r3, [pc, #24]	@ (8008fe4 <prvSwitchTimerLists+0xc8>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a04      	ldr	r2, [pc, #16]	@ (8008fe0 <prvSwitchTimerLists+0xc4>)
 8008fce:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008fd0:	4a04      	ldr	r2, [pc, #16]	@ (8008fe4 <prvSwitchTimerLists+0xc8>)
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	6013      	str	r3, [r2, #0]
}
 8008fd6:	bf00      	nop
 8008fd8:	3718      	adds	r7, #24
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	20008558 	.word	0x20008558
 8008fe4:	2000855c 	.word	0x2000855c

08008fe8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008fee:	f000 f96b 	bl	80092c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008ff2:	4b15      	ldr	r3, [pc, #84]	@ (8009048 <prvCheckForValidListAndQueue+0x60>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d120      	bne.n	800903c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008ffa:	4814      	ldr	r0, [pc, #80]	@ (800904c <prvCheckForValidListAndQueue+0x64>)
 8008ffc:	f7fd ffca 	bl	8006f94 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009000:	4813      	ldr	r0, [pc, #76]	@ (8009050 <prvCheckForValidListAndQueue+0x68>)
 8009002:	f7fd ffc7 	bl	8006f94 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009006:	4b13      	ldr	r3, [pc, #76]	@ (8009054 <prvCheckForValidListAndQueue+0x6c>)
 8009008:	4a10      	ldr	r2, [pc, #64]	@ (800904c <prvCheckForValidListAndQueue+0x64>)
 800900a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800900c:	4b12      	ldr	r3, [pc, #72]	@ (8009058 <prvCheckForValidListAndQueue+0x70>)
 800900e:	4a10      	ldr	r2, [pc, #64]	@ (8009050 <prvCheckForValidListAndQueue+0x68>)
 8009010:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009012:	2300      	movs	r3, #0
 8009014:	9300      	str	r3, [sp, #0]
 8009016:	4b11      	ldr	r3, [pc, #68]	@ (800905c <prvCheckForValidListAndQueue+0x74>)
 8009018:	4a11      	ldr	r2, [pc, #68]	@ (8009060 <prvCheckForValidListAndQueue+0x78>)
 800901a:	2110      	movs	r1, #16
 800901c:	200a      	movs	r0, #10
 800901e:	f7fe f8d7 	bl	80071d0 <xQueueGenericCreateStatic>
 8009022:	4603      	mov	r3, r0
 8009024:	4a08      	ldr	r2, [pc, #32]	@ (8009048 <prvCheckForValidListAndQueue+0x60>)
 8009026:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009028:	4b07      	ldr	r3, [pc, #28]	@ (8009048 <prvCheckForValidListAndQueue+0x60>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d005      	beq.n	800903c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009030:	4b05      	ldr	r3, [pc, #20]	@ (8009048 <prvCheckForValidListAndQueue+0x60>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	490b      	ldr	r1, [pc, #44]	@ (8009064 <prvCheckForValidListAndQueue+0x7c>)
 8009036:	4618      	mov	r0, r3
 8009038:	f7fe fcfc 	bl	8007a34 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800903c:	f000 f976 	bl	800932c <vPortExitCritical>
}
 8009040:	bf00      	nop
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	20008560 	.word	0x20008560
 800904c:	20008530 	.word	0x20008530
 8009050:	20008544 	.word	0x20008544
 8009054:	20008558 	.word	0x20008558
 8009058:	2000855c 	.word	0x2000855c
 800905c:	2000860c 	.word	0x2000860c
 8009060:	2000856c 	.word	0x2000856c
 8009064:	0801c3b4 	.word	0x0801c3b4

08009068 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	60f8      	str	r0, [r7, #12]
 8009070:	60b9      	str	r1, [r7, #8]
 8009072:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	3b04      	subs	r3, #4
 8009078:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009080:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	3b04      	subs	r3, #4
 8009086:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	f023 0201 	bic.w	r2, r3, #1
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	3b04      	subs	r3, #4
 8009096:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009098:	4a0c      	ldr	r2, [pc, #48]	@ (80090cc <pxPortInitialiseStack+0x64>)
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	3b14      	subs	r3, #20
 80090a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80090a4:	687a      	ldr	r2, [r7, #4]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	3b04      	subs	r3, #4
 80090ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	f06f 0202 	mvn.w	r2, #2
 80090b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	3b20      	subs	r3, #32
 80090bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80090be:	68fb      	ldr	r3, [r7, #12]
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3714      	adds	r7, #20
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr
 80090cc:	080090d1 	.word	0x080090d1

080090d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80090d0:	b480      	push	{r7}
 80090d2:	b085      	sub	sp, #20
 80090d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80090d6:	2300      	movs	r3, #0
 80090d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80090da:	4b13      	ldr	r3, [pc, #76]	@ (8009128 <prvTaskExitError+0x58>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090e2:	d00b      	beq.n	80090fc <prvTaskExitError+0x2c>
	__asm volatile
 80090e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e8:	f383 8811 	msr	BASEPRI, r3
 80090ec:	f3bf 8f6f 	isb	sy
 80090f0:	f3bf 8f4f 	dsb	sy
 80090f4:	60fb      	str	r3, [r7, #12]
}
 80090f6:	bf00      	nop
 80090f8:	bf00      	nop
 80090fa:	e7fd      	b.n	80090f8 <prvTaskExitError+0x28>
	__asm volatile
 80090fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009100:	f383 8811 	msr	BASEPRI, r3
 8009104:	f3bf 8f6f 	isb	sy
 8009108:	f3bf 8f4f 	dsb	sy
 800910c:	60bb      	str	r3, [r7, #8]
}
 800910e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009110:	bf00      	nop
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d0fc      	beq.n	8009112 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009118:	bf00      	nop
 800911a:	bf00      	nop
 800911c:	3714      	adds	r7, #20
 800911e:	46bd      	mov	sp, r7
 8009120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009124:	4770      	bx	lr
 8009126:	bf00      	nop
 8009128:	20000018 	.word	0x20000018
 800912c:	00000000 	.word	0x00000000

08009130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009130:	4b07      	ldr	r3, [pc, #28]	@ (8009150 <pxCurrentTCBConst2>)
 8009132:	6819      	ldr	r1, [r3, #0]
 8009134:	6808      	ldr	r0, [r1, #0]
 8009136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913a:	f380 8809 	msr	PSP, r0
 800913e:	f3bf 8f6f 	isb	sy
 8009142:	f04f 0000 	mov.w	r0, #0
 8009146:	f380 8811 	msr	BASEPRI, r0
 800914a:	4770      	bx	lr
 800914c:	f3af 8000 	nop.w

08009150 <pxCurrentTCBConst2>:
 8009150:	20008030 	.word	0x20008030
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009154:	bf00      	nop
 8009156:	bf00      	nop

08009158 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009158:	4808      	ldr	r0, [pc, #32]	@ (800917c <prvPortStartFirstTask+0x24>)
 800915a:	6800      	ldr	r0, [r0, #0]
 800915c:	6800      	ldr	r0, [r0, #0]
 800915e:	f380 8808 	msr	MSP, r0
 8009162:	f04f 0000 	mov.w	r0, #0
 8009166:	f380 8814 	msr	CONTROL, r0
 800916a:	b662      	cpsie	i
 800916c:	b661      	cpsie	f
 800916e:	f3bf 8f4f 	dsb	sy
 8009172:	f3bf 8f6f 	isb	sy
 8009176:	df00      	svc	0
 8009178:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800917a:	bf00      	nop
 800917c:	e000ed08 	.word	0xe000ed08

08009180 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b086      	sub	sp, #24
 8009184:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009186:	4b47      	ldr	r3, [pc, #284]	@ (80092a4 <xPortStartScheduler+0x124>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4a47      	ldr	r2, [pc, #284]	@ (80092a8 <xPortStartScheduler+0x128>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d10b      	bne.n	80091a8 <xPortStartScheduler+0x28>
	__asm volatile
 8009190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009194:	f383 8811 	msr	BASEPRI, r3
 8009198:	f3bf 8f6f 	isb	sy
 800919c:	f3bf 8f4f 	dsb	sy
 80091a0:	60fb      	str	r3, [r7, #12]
}
 80091a2:	bf00      	nop
 80091a4:	bf00      	nop
 80091a6:	e7fd      	b.n	80091a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80091a8:	4b3e      	ldr	r3, [pc, #248]	@ (80092a4 <xPortStartScheduler+0x124>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	4a3f      	ldr	r2, [pc, #252]	@ (80092ac <xPortStartScheduler+0x12c>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d10b      	bne.n	80091ca <xPortStartScheduler+0x4a>
	__asm volatile
 80091b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b6:	f383 8811 	msr	BASEPRI, r3
 80091ba:	f3bf 8f6f 	isb	sy
 80091be:	f3bf 8f4f 	dsb	sy
 80091c2:	613b      	str	r3, [r7, #16]
}
 80091c4:	bf00      	nop
 80091c6:	bf00      	nop
 80091c8:	e7fd      	b.n	80091c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80091ca:	4b39      	ldr	r3, [pc, #228]	@ (80092b0 <xPortStartScheduler+0x130>)
 80091cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	22ff      	movs	r2, #255	@ 0xff
 80091da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80091dc:	697b      	ldr	r3, [r7, #20]
 80091de:	781b      	ldrb	r3, [r3, #0]
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80091e4:	78fb      	ldrb	r3, [r7, #3]
 80091e6:	b2db      	uxtb	r3, r3
 80091e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80091ec:	b2da      	uxtb	r2, r3
 80091ee:	4b31      	ldr	r3, [pc, #196]	@ (80092b4 <xPortStartScheduler+0x134>)
 80091f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80091f2:	4b31      	ldr	r3, [pc, #196]	@ (80092b8 <xPortStartScheduler+0x138>)
 80091f4:	2207      	movs	r2, #7
 80091f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80091f8:	e009      	b.n	800920e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80091fa:	4b2f      	ldr	r3, [pc, #188]	@ (80092b8 <xPortStartScheduler+0x138>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	3b01      	subs	r3, #1
 8009200:	4a2d      	ldr	r2, [pc, #180]	@ (80092b8 <xPortStartScheduler+0x138>)
 8009202:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009204:	78fb      	ldrb	r3, [r7, #3]
 8009206:	b2db      	uxtb	r3, r3
 8009208:	005b      	lsls	r3, r3, #1
 800920a:	b2db      	uxtb	r3, r3
 800920c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800920e:	78fb      	ldrb	r3, [r7, #3]
 8009210:	b2db      	uxtb	r3, r3
 8009212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009216:	2b80      	cmp	r3, #128	@ 0x80
 8009218:	d0ef      	beq.n	80091fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800921a:	4b27      	ldr	r3, [pc, #156]	@ (80092b8 <xPortStartScheduler+0x138>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f1c3 0307 	rsb	r3, r3, #7
 8009222:	2b04      	cmp	r3, #4
 8009224:	d00b      	beq.n	800923e <xPortStartScheduler+0xbe>
	__asm volatile
 8009226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800922a:	f383 8811 	msr	BASEPRI, r3
 800922e:	f3bf 8f6f 	isb	sy
 8009232:	f3bf 8f4f 	dsb	sy
 8009236:	60bb      	str	r3, [r7, #8]
}
 8009238:	bf00      	nop
 800923a:	bf00      	nop
 800923c:	e7fd      	b.n	800923a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800923e:	4b1e      	ldr	r3, [pc, #120]	@ (80092b8 <xPortStartScheduler+0x138>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	021b      	lsls	r3, r3, #8
 8009244:	4a1c      	ldr	r2, [pc, #112]	@ (80092b8 <xPortStartScheduler+0x138>)
 8009246:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009248:	4b1b      	ldr	r3, [pc, #108]	@ (80092b8 <xPortStartScheduler+0x138>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009250:	4a19      	ldr	r2, [pc, #100]	@ (80092b8 <xPortStartScheduler+0x138>)
 8009252:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	b2da      	uxtb	r2, r3
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800925c:	4b17      	ldr	r3, [pc, #92]	@ (80092bc <xPortStartScheduler+0x13c>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a16      	ldr	r2, [pc, #88]	@ (80092bc <xPortStartScheduler+0x13c>)
 8009262:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009266:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009268:	4b14      	ldr	r3, [pc, #80]	@ (80092bc <xPortStartScheduler+0x13c>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a13      	ldr	r2, [pc, #76]	@ (80092bc <xPortStartScheduler+0x13c>)
 800926e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009272:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009274:	f000 f8da 	bl	800942c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009278:	4b11      	ldr	r3, [pc, #68]	@ (80092c0 <xPortStartScheduler+0x140>)
 800927a:	2200      	movs	r2, #0
 800927c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800927e:	f000 f8f9 	bl	8009474 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009282:	4b10      	ldr	r3, [pc, #64]	@ (80092c4 <xPortStartScheduler+0x144>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4a0f      	ldr	r2, [pc, #60]	@ (80092c4 <xPortStartScheduler+0x144>)
 8009288:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800928c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800928e:	f7ff ff63 	bl	8009158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009292:	f7ff f807 	bl	80082a4 <vTaskSwitchContext>
	prvTaskExitError();
 8009296:	f7ff ff1b 	bl	80090d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800929a:	2300      	movs	r3, #0
}
 800929c:	4618      	mov	r0, r3
 800929e:	3718      	adds	r7, #24
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}
 80092a4:	e000ed00 	.word	0xe000ed00
 80092a8:	410fc271 	.word	0x410fc271
 80092ac:	410fc270 	.word	0x410fc270
 80092b0:	e000e400 	.word	0xe000e400
 80092b4:	2000865c 	.word	0x2000865c
 80092b8:	20008660 	.word	0x20008660
 80092bc:	e000ed20 	.word	0xe000ed20
 80092c0:	20000018 	.word	0x20000018
 80092c4:	e000ef34 	.word	0xe000ef34

080092c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
	__asm volatile
 80092ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d2:	f383 8811 	msr	BASEPRI, r3
 80092d6:	f3bf 8f6f 	isb	sy
 80092da:	f3bf 8f4f 	dsb	sy
 80092de:	607b      	str	r3, [r7, #4]
}
 80092e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80092e2:	4b10      	ldr	r3, [pc, #64]	@ (8009324 <vPortEnterCritical+0x5c>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	3301      	adds	r3, #1
 80092e8:	4a0e      	ldr	r2, [pc, #56]	@ (8009324 <vPortEnterCritical+0x5c>)
 80092ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80092ec:	4b0d      	ldr	r3, [pc, #52]	@ (8009324 <vPortEnterCritical+0x5c>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d110      	bne.n	8009316 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80092f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009328 <vPortEnterCritical+0x60>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	b2db      	uxtb	r3, r3
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d00b      	beq.n	8009316 <vPortEnterCritical+0x4e>
	__asm volatile
 80092fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009302:	f383 8811 	msr	BASEPRI, r3
 8009306:	f3bf 8f6f 	isb	sy
 800930a:	f3bf 8f4f 	dsb	sy
 800930e:	603b      	str	r3, [r7, #0]
}
 8009310:	bf00      	nop
 8009312:	bf00      	nop
 8009314:	e7fd      	b.n	8009312 <vPortEnterCritical+0x4a>
	}
}
 8009316:	bf00      	nop
 8009318:	370c      	adds	r7, #12
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop
 8009324:	20000018 	.word	0x20000018
 8009328:	e000ed04 	.word	0xe000ed04

0800932c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800932c:	b480      	push	{r7}
 800932e:	b083      	sub	sp, #12
 8009330:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009332:	4b12      	ldr	r3, [pc, #72]	@ (800937c <vPortExitCritical+0x50>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d10b      	bne.n	8009352 <vPortExitCritical+0x26>
	__asm volatile
 800933a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800933e:	f383 8811 	msr	BASEPRI, r3
 8009342:	f3bf 8f6f 	isb	sy
 8009346:	f3bf 8f4f 	dsb	sy
 800934a:	607b      	str	r3, [r7, #4]
}
 800934c:	bf00      	nop
 800934e:	bf00      	nop
 8009350:	e7fd      	b.n	800934e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009352:	4b0a      	ldr	r3, [pc, #40]	@ (800937c <vPortExitCritical+0x50>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	3b01      	subs	r3, #1
 8009358:	4a08      	ldr	r2, [pc, #32]	@ (800937c <vPortExitCritical+0x50>)
 800935a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800935c:	4b07      	ldr	r3, [pc, #28]	@ (800937c <vPortExitCritical+0x50>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d105      	bne.n	8009370 <vPortExitCritical+0x44>
 8009364:	2300      	movs	r3, #0
 8009366:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	f383 8811 	msr	BASEPRI, r3
}
 800936e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009370:	bf00      	nop
 8009372:	370c      	adds	r7, #12
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr
 800937c:	20000018 	.word	0x20000018

08009380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009380:	f3ef 8009 	mrs	r0, PSP
 8009384:	f3bf 8f6f 	isb	sy
 8009388:	4b15      	ldr	r3, [pc, #84]	@ (80093e0 <pxCurrentTCBConst>)
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	f01e 0f10 	tst.w	lr, #16
 8009390:	bf08      	it	eq
 8009392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800939a:	6010      	str	r0, [r2, #0]
 800939c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80093a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80093a4:	f380 8811 	msr	BASEPRI, r0
 80093a8:	f3bf 8f4f 	dsb	sy
 80093ac:	f3bf 8f6f 	isb	sy
 80093b0:	f7fe ff78 	bl	80082a4 <vTaskSwitchContext>
 80093b4:	f04f 0000 	mov.w	r0, #0
 80093b8:	f380 8811 	msr	BASEPRI, r0
 80093bc:	bc09      	pop	{r0, r3}
 80093be:	6819      	ldr	r1, [r3, #0]
 80093c0:	6808      	ldr	r0, [r1, #0]
 80093c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c6:	f01e 0f10 	tst.w	lr, #16
 80093ca:	bf08      	it	eq
 80093cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80093d0:	f380 8809 	msr	PSP, r0
 80093d4:	f3bf 8f6f 	isb	sy
 80093d8:	4770      	bx	lr
 80093da:	bf00      	nop
 80093dc:	f3af 8000 	nop.w

080093e0 <pxCurrentTCBConst>:
 80093e0:	20008030 	.word	0x20008030
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80093e4:	bf00      	nop
 80093e6:	bf00      	nop

080093e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
	__asm volatile
 80093ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f2:	f383 8811 	msr	BASEPRI, r3
 80093f6:	f3bf 8f6f 	isb	sy
 80093fa:	f3bf 8f4f 	dsb	sy
 80093fe:	607b      	str	r3, [r7, #4]
}
 8009400:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009402:	f7fe fe95 	bl	8008130 <xTaskIncrementTick>
 8009406:	4603      	mov	r3, r0
 8009408:	2b00      	cmp	r3, #0
 800940a:	d003      	beq.n	8009414 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800940c:	4b06      	ldr	r3, [pc, #24]	@ (8009428 <xPortSysTickHandler+0x40>)
 800940e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009412:	601a      	str	r2, [r3, #0]
 8009414:	2300      	movs	r3, #0
 8009416:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	f383 8811 	msr	BASEPRI, r3
}
 800941e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009420:	bf00      	nop
 8009422:	3708      	adds	r7, #8
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}
 8009428:	e000ed04 	.word	0xe000ed04

0800942c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800942c:	b480      	push	{r7}
 800942e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009430:	4b0b      	ldr	r3, [pc, #44]	@ (8009460 <vPortSetupTimerInterrupt+0x34>)
 8009432:	2200      	movs	r2, #0
 8009434:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009436:	4b0b      	ldr	r3, [pc, #44]	@ (8009464 <vPortSetupTimerInterrupt+0x38>)
 8009438:	2200      	movs	r2, #0
 800943a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800943c:	4b0a      	ldr	r3, [pc, #40]	@ (8009468 <vPortSetupTimerInterrupt+0x3c>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a0a      	ldr	r2, [pc, #40]	@ (800946c <vPortSetupTimerInterrupt+0x40>)
 8009442:	fba2 2303 	umull	r2, r3, r2, r3
 8009446:	099b      	lsrs	r3, r3, #6
 8009448:	4a09      	ldr	r2, [pc, #36]	@ (8009470 <vPortSetupTimerInterrupt+0x44>)
 800944a:	3b01      	subs	r3, #1
 800944c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800944e:	4b04      	ldr	r3, [pc, #16]	@ (8009460 <vPortSetupTimerInterrupt+0x34>)
 8009450:	2207      	movs	r2, #7
 8009452:	601a      	str	r2, [r3, #0]
}
 8009454:	bf00      	nop
 8009456:	46bd      	mov	sp, r7
 8009458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945c:	4770      	bx	lr
 800945e:	bf00      	nop
 8009460:	e000e010 	.word	0xe000e010
 8009464:	e000e018 	.word	0xe000e018
 8009468:	2000000c 	.word	0x2000000c
 800946c:	10624dd3 	.word	0x10624dd3
 8009470:	e000e014 	.word	0xe000e014

08009474 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009474:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009484 <vPortEnableVFP+0x10>
 8009478:	6801      	ldr	r1, [r0, #0]
 800947a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800947e:	6001      	str	r1, [r0, #0]
 8009480:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009482:	bf00      	nop
 8009484:	e000ed88 	.word	0xe000ed88

08009488 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009488:	b480      	push	{r7}
 800948a:	b085      	sub	sp, #20
 800948c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800948e:	f3ef 8305 	mrs	r3, IPSR
 8009492:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	2b0f      	cmp	r3, #15
 8009498:	d915      	bls.n	80094c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800949a:	4a18      	ldr	r2, [pc, #96]	@ (80094fc <vPortValidateInterruptPriority+0x74>)
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	4413      	add	r3, r2
 80094a0:	781b      	ldrb	r3, [r3, #0]
 80094a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80094a4:	4b16      	ldr	r3, [pc, #88]	@ (8009500 <vPortValidateInterruptPriority+0x78>)
 80094a6:	781b      	ldrb	r3, [r3, #0]
 80094a8:	7afa      	ldrb	r2, [r7, #11]
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d20b      	bcs.n	80094c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80094ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094b2:	f383 8811 	msr	BASEPRI, r3
 80094b6:	f3bf 8f6f 	isb	sy
 80094ba:	f3bf 8f4f 	dsb	sy
 80094be:	607b      	str	r3, [r7, #4]
}
 80094c0:	bf00      	nop
 80094c2:	bf00      	nop
 80094c4:	e7fd      	b.n	80094c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80094c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009504 <vPortValidateInterruptPriority+0x7c>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80094ce:	4b0e      	ldr	r3, [pc, #56]	@ (8009508 <vPortValidateInterruptPriority+0x80>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d90b      	bls.n	80094ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80094d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094da:	f383 8811 	msr	BASEPRI, r3
 80094de:	f3bf 8f6f 	isb	sy
 80094e2:	f3bf 8f4f 	dsb	sy
 80094e6:	603b      	str	r3, [r7, #0]
}
 80094e8:	bf00      	nop
 80094ea:	bf00      	nop
 80094ec:	e7fd      	b.n	80094ea <vPortValidateInterruptPriority+0x62>
	}
 80094ee:	bf00      	nop
 80094f0:	3714      	adds	r7, #20
 80094f2:	46bd      	mov	sp, r7
 80094f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f8:	4770      	bx	lr
 80094fa:	bf00      	nop
 80094fc:	e000e3f0 	.word	0xe000e3f0
 8009500:	2000865c 	.word	0x2000865c
 8009504:	e000ed0c 	.word	0xe000ed0c
 8009508:	20008660 	.word	0x20008660

0800950c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b08a      	sub	sp, #40	@ 0x28
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009514:	2300      	movs	r3, #0
 8009516:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009518:	f7fe fd4e 	bl	8007fb8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800951c:	4b5c      	ldr	r3, [pc, #368]	@ (8009690 <pvPortMalloc+0x184>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d101      	bne.n	8009528 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009524:	f000 f924 	bl	8009770 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009528:	4b5a      	ldr	r3, [pc, #360]	@ (8009694 <pvPortMalloc+0x188>)
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	4013      	ands	r3, r2
 8009530:	2b00      	cmp	r3, #0
 8009532:	f040 8095 	bne.w	8009660 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d01e      	beq.n	800957a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800953c:	2208      	movs	r2, #8
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	4413      	add	r3, r2
 8009542:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f003 0307 	and.w	r3, r3, #7
 800954a:	2b00      	cmp	r3, #0
 800954c:	d015      	beq.n	800957a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f023 0307 	bic.w	r3, r3, #7
 8009554:	3308      	adds	r3, #8
 8009556:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f003 0307 	and.w	r3, r3, #7
 800955e:	2b00      	cmp	r3, #0
 8009560:	d00b      	beq.n	800957a <pvPortMalloc+0x6e>
	__asm volatile
 8009562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009566:	f383 8811 	msr	BASEPRI, r3
 800956a:	f3bf 8f6f 	isb	sy
 800956e:	f3bf 8f4f 	dsb	sy
 8009572:	617b      	str	r3, [r7, #20]
}
 8009574:	bf00      	nop
 8009576:	bf00      	nop
 8009578:	e7fd      	b.n	8009576 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d06f      	beq.n	8009660 <pvPortMalloc+0x154>
 8009580:	4b45      	ldr	r3, [pc, #276]	@ (8009698 <pvPortMalloc+0x18c>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	687a      	ldr	r2, [r7, #4]
 8009586:	429a      	cmp	r2, r3
 8009588:	d86a      	bhi.n	8009660 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800958a:	4b44      	ldr	r3, [pc, #272]	@ (800969c <pvPortMalloc+0x190>)
 800958c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800958e:	4b43      	ldr	r3, [pc, #268]	@ (800969c <pvPortMalloc+0x190>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009594:	e004      	b.n	80095a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009598:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800959a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80095a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	687a      	ldr	r2, [r7, #4]
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d903      	bls.n	80095b2 <pvPortMalloc+0xa6>
 80095aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d1f1      	bne.n	8009596 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80095b2:	4b37      	ldr	r3, [pc, #220]	@ (8009690 <pvPortMalloc+0x184>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d051      	beq.n	8009660 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80095bc:	6a3b      	ldr	r3, [r7, #32]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2208      	movs	r2, #8
 80095c2:	4413      	add	r3, r2
 80095c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80095c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	6a3b      	ldr	r3, [r7, #32]
 80095cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80095ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d0:	685a      	ldr	r2, [r3, #4]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	1ad2      	subs	r2, r2, r3
 80095d6:	2308      	movs	r3, #8
 80095d8:	005b      	lsls	r3, r3, #1
 80095da:	429a      	cmp	r2, r3
 80095dc:	d920      	bls.n	8009620 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80095de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	4413      	add	r3, r2
 80095e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	f003 0307 	and.w	r3, r3, #7
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d00b      	beq.n	8009608 <pvPortMalloc+0xfc>
	__asm volatile
 80095f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f4:	f383 8811 	msr	BASEPRI, r3
 80095f8:	f3bf 8f6f 	isb	sy
 80095fc:	f3bf 8f4f 	dsb	sy
 8009600:	613b      	str	r3, [r7, #16]
}
 8009602:	bf00      	nop
 8009604:	bf00      	nop
 8009606:	e7fd      	b.n	8009604 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800960a:	685a      	ldr	r2, [r3, #4]
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	1ad2      	subs	r2, r2, r3
 8009610:	69bb      	ldr	r3, [r7, #24]
 8009612:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009616:	687a      	ldr	r2, [r7, #4]
 8009618:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800961a:	69b8      	ldr	r0, [r7, #24]
 800961c:	f000 f90a 	bl	8009834 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009620:	4b1d      	ldr	r3, [pc, #116]	@ (8009698 <pvPortMalloc+0x18c>)
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	1ad3      	subs	r3, r2, r3
 800962a:	4a1b      	ldr	r2, [pc, #108]	@ (8009698 <pvPortMalloc+0x18c>)
 800962c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800962e:	4b1a      	ldr	r3, [pc, #104]	@ (8009698 <pvPortMalloc+0x18c>)
 8009630:	681a      	ldr	r2, [r3, #0]
 8009632:	4b1b      	ldr	r3, [pc, #108]	@ (80096a0 <pvPortMalloc+0x194>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	429a      	cmp	r2, r3
 8009638:	d203      	bcs.n	8009642 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800963a:	4b17      	ldr	r3, [pc, #92]	@ (8009698 <pvPortMalloc+0x18c>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	4a18      	ldr	r2, [pc, #96]	@ (80096a0 <pvPortMalloc+0x194>)
 8009640:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009644:	685a      	ldr	r2, [r3, #4]
 8009646:	4b13      	ldr	r3, [pc, #76]	@ (8009694 <pvPortMalloc+0x188>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	431a      	orrs	r2, r3
 800964c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800964e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009652:	2200      	movs	r2, #0
 8009654:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009656:	4b13      	ldr	r3, [pc, #76]	@ (80096a4 <pvPortMalloc+0x198>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	3301      	adds	r3, #1
 800965c:	4a11      	ldr	r2, [pc, #68]	@ (80096a4 <pvPortMalloc+0x198>)
 800965e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009660:	f7fe fcb8 	bl	8007fd4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009664:	69fb      	ldr	r3, [r7, #28]
 8009666:	f003 0307 	and.w	r3, r3, #7
 800966a:	2b00      	cmp	r3, #0
 800966c:	d00b      	beq.n	8009686 <pvPortMalloc+0x17a>
	__asm volatile
 800966e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009672:	f383 8811 	msr	BASEPRI, r3
 8009676:	f3bf 8f6f 	isb	sy
 800967a:	f3bf 8f4f 	dsb	sy
 800967e:	60fb      	str	r3, [r7, #12]
}
 8009680:	bf00      	nop
 8009682:	bf00      	nop
 8009684:	e7fd      	b.n	8009682 <pvPortMalloc+0x176>
	return pvReturn;
 8009686:	69fb      	ldr	r3, [r7, #28]
}
 8009688:	4618      	mov	r0, r3
 800968a:	3728      	adds	r7, #40	@ 0x28
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}
 8009690:	2000c26c 	.word	0x2000c26c
 8009694:	2000c280 	.word	0x2000c280
 8009698:	2000c270 	.word	0x2000c270
 800969c:	2000c264 	.word	0x2000c264
 80096a0:	2000c274 	.word	0x2000c274
 80096a4:	2000c278 	.word	0x2000c278

080096a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b086      	sub	sp, #24
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d04f      	beq.n	800975a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80096ba:	2308      	movs	r3, #8
 80096bc:	425b      	negs	r3, r3
 80096be:	697a      	ldr	r2, [r7, #20]
 80096c0:	4413      	add	r3, r2
 80096c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	685a      	ldr	r2, [r3, #4]
 80096cc:	4b25      	ldr	r3, [pc, #148]	@ (8009764 <vPortFree+0xbc>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4013      	ands	r3, r2
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d10b      	bne.n	80096ee <vPortFree+0x46>
	__asm volatile
 80096d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096da:	f383 8811 	msr	BASEPRI, r3
 80096de:	f3bf 8f6f 	isb	sy
 80096e2:	f3bf 8f4f 	dsb	sy
 80096e6:	60fb      	str	r3, [r7, #12]
}
 80096e8:	bf00      	nop
 80096ea:	bf00      	nop
 80096ec:	e7fd      	b.n	80096ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80096ee:	693b      	ldr	r3, [r7, #16]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d00b      	beq.n	800970e <vPortFree+0x66>
	__asm volatile
 80096f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096fa:	f383 8811 	msr	BASEPRI, r3
 80096fe:	f3bf 8f6f 	isb	sy
 8009702:	f3bf 8f4f 	dsb	sy
 8009706:	60bb      	str	r3, [r7, #8]
}
 8009708:	bf00      	nop
 800970a:	bf00      	nop
 800970c:	e7fd      	b.n	800970a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	685a      	ldr	r2, [r3, #4]
 8009712:	4b14      	ldr	r3, [pc, #80]	@ (8009764 <vPortFree+0xbc>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4013      	ands	r3, r2
 8009718:	2b00      	cmp	r3, #0
 800971a:	d01e      	beq.n	800975a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800971c:	693b      	ldr	r3, [r7, #16]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d11a      	bne.n	800975a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009724:	693b      	ldr	r3, [r7, #16]
 8009726:	685a      	ldr	r2, [r3, #4]
 8009728:	4b0e      	ldr	r3, [pc, #56]	@ (8009764 <vPortFree+0xbc>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	43db      	mvns	r3, r3
 800972e:	401a      	ands	r2, r3
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009734:	f7fe fc40 	bl	8007fb8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009738:	693b      	ldr	r3, [r7, #16]
 800973a:	685a      	ldr	r2, [r3, #4]
 800973c:	4b0a      	ldr	r3, [pc, #40]	@ (8009768 <vPortFree+0xc0>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4413      	add	r3, r2
 8009742:	4a09      	ldr	r2, [pc, #36]	@ (8009768 <vPortFree+0xc0>)
 8009744:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009746:	6938      	ldr	r0, [r7, #16]
 8009748:	f000 f874 	bl	8009834 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800974c:	4b07      	ldr	r3, [pc, #28]	@ (800976c <vPortFree+0xc4>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	3301      	adds	r3, #1
 8009752:	4a06      	ldr	r2, [pc, #24]	@ (800976c <vPortFree+0xc4>)
 8009754:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009756:	f7fe fc3d 	bl	8007fd4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800975a:	bf00      	nop
 800975c:	3718      	adds	r7, #24
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
 8009762:	bf00      	nop
 8009764:	2000c280 	.word	0x2000c280
 8009768:	2000c270 	.word	0x2000c270
 800976c:	2000c27c 	.word	0x2000c27c

08009770 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009770:	b480      	push	{r7}
 8009772:	b085      	sub	sp, #20
 8009774:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009776:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800977a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800977c:	4b27      	ldr	r3, [pc, #156]	@ (800981c <prvHeapInit+0xac>)
 800977e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	f003 0307 	and.w	r3, r3, #7
 8009786:	2b00      	cmp	r3, #0
 8009788:	d00c      	beq.n	80097a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	3307      	adds	r3, #7
 800978e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f023 0307 	bic.w	r3, r3, #7
 8009796:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009798:	68ba      	ldr	r2, [r7, #8]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	1ad3      	subs	r3, r2, r3
 800979e:	4a1f      	ldr	r2, [pc, #124]	@ (800981c <prvHeapInit+0xac>)
 80097a0:	4413      	add	r3, r2
 80097a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80097a8:	4a1d      	ldr	r2, [pc, #116]	@ (8009820 <prvHeapInit+0xb0>)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80097ae:	4b1c      	ldr	r3, [pc, #112]	@ (8009820 <prvHeapInit+0xb0>)
 80097b0:	2200      	movs	r2, #0
 80097b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	68ba      	ldr	r2, [r7, #8]
 80097b8:	4413      	add	r3, r2
 80097ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80097bc:	2208      	movs	r2, #8
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	1a9b      	subs	r3, r3, r2
 80097c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f023 0307 	bic.w	r3, r3, #7
 80097ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	4a15      	ldr	r2, [pc, #84]	@ (8009824 <prvHeapInit+0xb4>)
 80097d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80097d2:	4b14      	ldr	r3, [pc, #80]	@ (8009824 <prvHeapInit+0xb4>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	2200      	movs	r2, #0
 80097d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80097da:	4b12      	ldr	r3, [pc, #72]	@ (8009824 <prvHeapInit+0xb4>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	2200      	movs	r2, #0
 80097e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	68fa      	ldr	r2, [r7, #12]
 80097ea:	1ad2      	subs	r2, r2, r3
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80097f0:	4b0c      	ldr	r3, [pc, #48]	@ (8009824 <prvHeapInit+0xb4>)
 80097f2:	681a      	ldr	r2, [r3, #0]
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	4a0a      	ldr	r2, [pc, #40]	@ (8009828 <prvHeapInit+0xb8>)
 80097fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	4a09      	ldr	r2, [pc, #36]	@ (800982c <prvHeapInit+0xbc>)
 8009806:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009808:	4b09      	ldr	r3, [pc, #36]	@ (8009830 <prvHeapInit+0xc0>)
 800980a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800980e:	601a      	str	r2, [r3, #0]
}
 8009810:	bf00      	nop
 8009812:	3714      	adds	r7, #20
 8009814:	46bd      	mov	sp, r7
 8009816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981a:	4770      	bx	lr
 800981c:	20008664 	.word	0x20008664
 8009820:	2000c264 	.word	0x2000c264
 8009824:	2000c26c 	.word	0x2000c26c
 8009828:	2000c274 	.word	0x2000c274
 800982c:	2000c270 	.word	0x2000c270
 8009830:	2000c280 	.word	0x2000c280

08009834 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009834:	b480      	push	{r7}
 8009836:	b085      	sub	sp, #20
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800983c:	4b28      	ldr	r3, [pc, #160]	@ (80098e0 <prvInsertBlockIntoFreeList+0xac>)
 800983e:	60fb      	str	r3, [r7, #12]
 8009840:	e002      	b.n	8009848 <prvInsertBlockIntoFreeList+0x14>
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	60fb      	str	r3, [r7, #12]
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	429a      	cmp	r2, r3
 8009850:	d8f7      	bhi.n	8009842 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	68ba      	ldr	r2, [r7, #8]
 800985c:	4413      	add	r3, r2
 800985e:	687a      	ldr	r2, [r7, #4]
 8009860:	429a      	cmp	r2, r3
 8009862:	d108      	bne.n	8009876 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	685a      	ldr	r2, [r3, #4]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	441a      	add	r2, r3
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	685b      	ldr	r3, [r3, #4]
 800987e:	68ba      	ldr	r2, [r7, #8]
 8009880:	441a      	add	r2, r3
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	429a      	cmp	r2, r3
 8009888:	d118      	bne.n	80098bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681a      	ldr	r2, [r3, #0]
 800988e:	4b15      	ldr	r3, [pc, #84]	@ (80098e4 <prvInsertBlockIntoFreeList+0xb0>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	429a      	cmp	r2, r3
 8009894:	d00d      	beq.n	80098b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	685a      	ldr	r2, [r3, #4]
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	441a      	add	r2, r3
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	681a      	ldr	r2, [r3, #0]
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	601a      	str	r2, [r3, #0]
 80098b0:	e008      	b.n	80098c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80098b2:	4b0c      	ldr	r3, [pc, #48]	@ (80098e4 <prvInsertBlockIntoFreeList+0xb0>)
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	601a      	str	r2, [r3, #0]
 80098ba:	e003      	b.n	80098c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681a      	ldr	r2, [r3, #0]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80098c4:	68fa      	ldr	r2, [r7, #12]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	429a      	cmp	r2, r3
 80098ca:	d002      	beq.n	80098d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	687a      	ldr	r2, [r7, #4]
 80098d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098d2:	bf00      	nop
 80098d4:	3714      	adds	r7, #20
 80098d6:	46bd      	mov	sp, r7
 80098d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098dc:	4770      	bx	lr
 80098de:	bf00      	nop
 80098e0:	2000c264 	.word	0x2000c264
 80098e4:	2000c26c 	.word	0x2000c26c

080098e8 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 80098e8:	4b04      	ldr	r3, [pc, #16]	@ (80098fc <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 80098ea:	681a      	ldr	r2, [r3, #0]
 80098ec:	b10a      	cbz	r2, 80098f2 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 80098ee:	4803      	ldr	r0, [pc, #12]	@ (80098fc <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 80098f0:	4770      	bx	lr
 80098f2:	4a03      	ldr	r2, [pc, #12]	@ (8009900 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 80098f4:	4801      	ldr	r0, [pc, #4]	@ (80098fc <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 80098f6:	6812      	ldr	r2, [r2, #0]
 80098f8:	601a      	str	r2, [r3, #0]
 80098fa:	4770      	bx	lr
 80098fc:	2000001c 	.word	0x2000001c
 8009900:	20000370 	.word	0x20000370

08009904 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8009904:	4a02      	ldr	r2, [pc, #8]	@ (8009910 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 8009906:	4b03      	ldr	r3, [pc, #12]	@ (8009914 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 8009908:	6812      	ldr	r2, [r2, #0]
 800990a:	601a      	str	r2, [r3, #0]
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	20000370 	.word	0x20000370
 8009914:	2000001c 	.word	0x2000001c

08009918 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 8009918:	f003 bf78 	b.w	800d80c <geometry_msgs__msg__Twist__init>

0800991c <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800991c:	f003 bf96 	b.w	800d84c <geometry_msgs__msg__Twist__fini>

08009920 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8009920:	b510      	push	{r4, lr}
 8009922:	f000 f819 	bl	8009958 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8009926:	4c07      	ldr	r4, [pc, #28]	@ (8009944 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 8009928:	60e0      	str	r0, [r4, #12]
 800992a:	f000 f815 	bl	8009958 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800992e:	4b06      	ldr	r3, [pc, #24]	@ (8009948 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8009930:	64a0      	str	r0, [r4, #72]	@ 0x48
 8009932:	681a      	ldr	r2, [r3, #0]
 8009934:	b10a      	cbz	r2, 800993a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 8009936:	4804      	ldr	r0, [pc, #16]	@ (8009948 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8009938:	bd10      	pop	{r4, pc}
 800993a:	4a04      	ldr	r2, [pc, #16]	@ (800994c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800993c:	4802      	ldr	r0, [pc, #8]	@ (8009948 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800993e:	6812      	ldr	r2, [r2, #0]
 8009940:	601a      	str	r2, [r3, #0]
 8009942:	bd10      	pop	{r4, pc}
 8009944:	20000054 	.word	0x20000054
 8009948:	2000003c 	.word	0x2000003c
 800994c:	20000374 	.word	0x20000374

08009950 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 8009950:	f003 bfb8 	b.w	800d8c4 <geometry_msgs__msg__Vector3__init>

08009954 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 8009954:	f003 bfba 	b.w	800d8cc <geometry_msgs__msg__Vector3__fini>

08009958 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 8009958:	4b04      	ldr	r3, [pc, #16]	@ (800996c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	b10a      	cbz	r2, 8009962 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 800995e:	4803      	ldr	r0, [pc, #12]	@ (800996c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8009960:	4770      	bx	lr
 8009962:	4a03      	ldr	r2, [pc, #12]	@ (8009970 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 8009964:	4801      	ldr	r0, [pc, #4]	@ (800996c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8009966:	6812      	ldr	r2, [r2, #0]
 8009968:	601a      	str	r2, [r3, #0]
 800996a:	4770      	bx	lr
 800996c:	200000cc 	.word	0x200000cc
 8009970:	20000374 	.word	0x20000374

08009974 <get_serialized_size_geometry_msgs__msg__Twist>:
 8009974:	b570      	push	{r4, r5, r6, lr}
 8009976:	4604      	mov	r4, r0
 8009978:	b148      	cbz	r0, 800998e <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 800997a:	460d      	mov	r5, r1
 800997c:	f000 f86a 	bl	8009a54 <get_serialized_size_geometry_msgs__msg__Vector3>
 8009980:	4606      	mov	r6, r0
 8009982:	1829      	adds	r1, r5, r0
 8009984:	f104 0018 	add.w	r0, r4, #24
 8009988:	f000 f864 	bl	8009a54 <get_serialized_size_geometry_msgs__msg__Vector3>
 800998c:	4430      	add	r0, r6
 800998e:	bd70      	pop	{r4, r5, r6, pc}

08009990 <_Twist__cdr_deserialize>:
 8009990:	b570      	push	{r4, r5, r6, lr}
 8009992:	460c      	mov	r4, r1
 8009994:	b189      	cbz	r1, 80099ba <_Twist__cdr_deserialize+0x2a>
 8009996:	4605      	mov	r5, r0
 8009998:	f000 f8e8 	bl	8009b6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800999c:	6843      	ldr	r3, [r0, #4]
 800999e:	4621      	mov	r1, r4
 80099a0:	68db      	ldr	r3, [r3, #12]
 80099a2:	4628      	mov	r0, r5
 80099a4:	4798      	blx	r3
 80099a6:	f000 f8e1 	bl	8009b6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80099aa:	6843      	ldr	r3, [r0, #4]
 80099ac:	f104 0118 	add.w	r1, r4, #24
 80099b0:	4628      	mov	r0, r5
 80099b2:	68db      	ldr	r3, [r3, #12]
 80099b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80099b8:	4718      	bx	r3
 80099ba:	4608      	mov	r0, r1
 80099bc:	bd70      	pop	{r4, r5, r6, pc}
 80099be:	bf00      	nop

080099c0 <_Twist__cdr_serialize>:
 80099c0:	b198      	cbz	r0, 80099ea <_Twist__cdr_serialize+0x2a>
 80099c2:	b570      	push	{r4, r5, r6, lr}
 80099c4:	460d      	mov	r5, r1
 80099c6:	4604      	mov	r4, r0
 80099c8:	f000 f8d0 	bl	8009b6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80099cc:	6843      	ldr	r3, [r0, #4]
 80099ce:	4629      	mov	r1, r5
 80099d0:	689b      	ldr	r3, [r3, #8]
 80099d2:	4620      	mov	r0, r4
 80099d4:	4798      	blx	r3
 80099d6:	f000 f8c9 	bl	8009b6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80099da:	6843      	ldr	r3, [r0, #4]
 80099dc:	4629      	mov	r1, r5
 80099de:	f104 0018 	add.w	r0, r4, #24
 80099e2:	689b      	ldr	r3, [r3, #8]
 80099e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80099e8:	4718      	bx	r3
 80099ea:	4770      	bx	lr

080099ec <_Twist__get_serialized_size>:
 80099ec:	b538      	push	{r3, r4, r5, lr}
 80099ee:	4604      	mov	r4, r0
 80099f0:	b148      	cbz	r0, 8009a06 <_Twist__get_serialized_size+0x1a>
 80099f2:	2100      	movs	r1, #0
 80099f4:	f000 f82e 	bl	8009a54 <get_serialized_size_geometry_msgs__msg__Vector3>
 80099f8:	4605      	mov	r5, r0
 80099fa:	4601      	mov	r1, r0
 80099fc:	f104 0018 	add.w	r0, r4, #24
 8009a00:	f000 f828 	bl	8009a54 <get_serialized_size_geometry_msgs__msg__Vector3>
 8009a04:	4428      	add	r0, r5
 8009a06:	bd38      	pop	{r3, r4, r5, pc}

08009a08 <_Twist__max_serialized_size>:
 8009a08:	b510      	push	{r4, lr}
 8009a0a:	b082      	sub	sp, #8
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	2100      	movs	r1, #0
 8009a10:	f10d 0007 	add.w	r0, sp, #7
 8009a14:	f88d 3007 	strb.w	r3, [sp, #7]
 8009a18:	f000 f88e 	bl	8009b38 <max_serialized_size_geometry_msgs__msg__Vector3>
 8009a1c:	4604      	mov	r4, r0
 8009a1e:	4601      	mov	r1, r0
 8009a20:	f10d 0007 	add.w	r0, sp, #7
 8009a24:	f000 f888 	bl	8009b38 <max_serialized_size_geometry_msgs__msg__Vector3>
 8009a28:	4420      	add	r0, r4
 8009a2a:	b002      	add	sp, #8
 8009a2c:	bd10      	pop	{r4, pc}
 8009a2e:	bf00      	nop

08009a30 <max_serialized_size_geometry_msgs__msg__Twist>:
 8009a30:	2301      	movs	r3, #1
 8009a32:	b570      	push	{r4, r5, r6, lr}
 8009a34:	7003      	strb	r3, [r0, #0]
 8009a36:	4605      	mov	r5, r0
 8009a38:	460e      	mov	r6, r1
 8009a3a:	f000 f87d 	bl	8009b38 <max_serialized_size_geometry_msgs__msg__Vector3>
 8009a3e:	4604      	mov	r4, r0
 8009a40:	1831      	adds	r1, r6, r0
 8009a42:	4628      	mov	r0, r5
 8009a44:	f000 f878 	bl	8009b38 <max_serialized_size_geometry_msgs__msg__Vector3>
 8009a48:	4420      	add	r0, r4
 8009a4a:	bd70      	pop	{r4, r5, r6, pc}

08009a4c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8009a4c:	4800      	ldr	r0, [pc, #0]	@ (8009a50 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 8009a4e:	4770      	bx	lr
 8009a50:	20000198 	.word	0x20000198

08009a54 <get_serialized_size_geometry_msgs__msg__Vector3>:
 8009a54:	b1b8      	cbz	r0, 8009a86 <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 8009a56:	b570      	push	{r4, r5, r6, lr}
 8009a58:	460d      	mov	r5, r1
 8009a5a:	4628      	mov	r0, r5
 8009a5c:	2108      	movs	r1, #8
 8009a5e:	f001 fb7b 	bl	800b158 <ucdr_alignment>
 8009a62:	2108      	movs	r1, #8
 8009a64:	186e      	adds	r6, r5, r1
 8009a66:	4406      	add	r6, r0
 8009a68:	4630      	mov	r0, r6
 8009a6a:	f001 fb75 	bl	800b158 <ucdr_alignment>
 8009a6e:	f100 0408 	add.w	r4, r0, #8
 8009a72:	4434      	add	r4, r6
 8009a74:	2108      	movs	r1, #8
 8009a76:	4620      	mov	r0, r4
 8009a78:	f001 fb6e 	bl	800b158 <ucdr_alignment>
 8009a7c:	f1c5 0508 	rsb	r5, r5, #8
 8009a80:	4405      	add	r5, r0
 8009a82:	1928      	adds	r0, r5, r4
 8009a84:	bd70      	pop	{r4, r5, r6, pc}
 8009a86:	4770      	bx	lr

08009a88 <_Vector3__cdr_deserialize>:
 8009a88:	b538      	push	{r3, r4, r5, lr}
 8009a8a:	460c      	mov	r4, r1
 8009a8c:	b171      	cbz	r1, 8009aac <_Vector3__cdr_deserialize+0x24>
 8009a8e:	4605      	mov	r5, r0
 8009a90:	f001 f984 	bl	800ad9c <ucdr_deserialize_double>
 8009a94:	f104 0108 	add.w	r1, r4, #8
 8009a98:	4628      	mov	r0, r5
 8009a9a:	f001 f97f 	bl	800ad9c <ucdr_deserialize_double>
 8009a9e:	f104 0110 	add.w	r1, r4, #16
 8009aa2:	4628      	mov	r0, r5
 8009aa4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009aa8:	f001 b978 	b.w	800ad9c <ucdr_deserialize_double>
 8009aac:	4608      	mov	r0, r1
 8009aae:	bd38      	pop	{r3, r4, r5, pc}

08009ab0 <_Vector3__cdr_serialize>:
 8009ab0:	b198      	cbz	r0, 8009ada <_Vector3__cdr_serialize+0x2a>
 8009ab2:	b538      	push	{r3, r4, r5, lr}
 8009ab4:	ed90 0b00 	vldr	d0, [r0]
 8009ab8:	460d      	mov	r5, r1
 8009aba:	4604      	mov	r4, r0
 8009abc:	4608      	mov	r0, r1
 8009abe:	f000 ffdd 	bl	800aa7c <ucdr_serialize_double>
 8009ac2:	ed94 0b02 	vldr	d0, [r4, #8]
 8009ac6:	4628      	mov	r0, r5
 8009ac8:	f000 ffd8 	bl	800aa7c <ucdr_serialize_double>
 8009acc:	ed94 0b04 	vldr	d0, [r4, #16]
 8009ad0:	4628      	mov	r0, r5
 8009ad2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ad6:	f000 bfd1 	b.w	800aa7c <ucdr_serialize_double>
 8009ada:	4770      	bx	lr

08009adc <_Vector3__get_serialized_size>:
 8009adc:	b1a0      	cbz	r0, 8009b08 <_Vector3__get_serialized_size+0x2c>
 8009ade:	b538      	push	{r3, r4, r5, lr}
 8009ae0:	2108      	movs	r1, #8
 8009ae2:	2000      	movs	r0, #0
 8009ae4:	f001 fb38 	bl	800b158 <ucdr_alignment>
 8009ae8:	f100 0508 	add.w	r5, r0, #8
 8009aec:	2108      	movs	r1, #8
 8009aee:	4628      	mov	r0, r5
 8009af0:	f001 fb32 	bl	800b158 <ucdr_alignment>
 8009af4:	f100 0408 	add.w	r4, r0, #8
 8009af8:	442c      	add	r4, r5
 8009afa:	2108      	movs	r1, #8
 8009afc:	4620      	mov	r0, r4
 8009afe:	f001 fb2b 	bl	800b158 <ucdr_alignment>
 8009b02:	3008      	adds	r0, #8
 8009b04:	4420      	add	r0, r4
 8009b06:	bd38      	pop	{r3, r4, r5, pc}
 8009b08:	4770      	bx	lr
 8009b0a:	bf00      	nop

08009b0c <_Vector3__max_serialized_size>:
 8009b0c:	b538      	push	{r3, r4, r5, lr}
 8009b0e:	2108      	movs	r1, #8
 8009b10:	2000      	movs	r0, #0
 8009b12:	f001 fb21 	bl	800b158 <ucdr_alignment>
 8009b16:	f100 0508 	add.w	r5, r0, #8
 8009b1a:	2108      	movs	r1, #8
 8009b1c:	4628      	mov	r0, r5
 8009b1e:	f001 fb1b 	bl	800b158 <ucdr_alignment>
 8009b22:	f100 0408 	add.w	r4, r0, #8
 8009b26:	442c      	add	r4, r5
 8009b28:	2108      	movs	r1, #8
 8009b2a:	4620      	mov	r0, r4
 8009b2c:	f001 fb14 	bl	800b158 <ucdr_alignment>
 8009b30:	3008      	adds	r0, #8
 8009b32:	4420      	add	r0, r4
 8009b34:	bd38      	pop	{r3, r4, r5, pc}
 8009b36:	bf00      	nop

08009b38 <max_serialized_size_geometry_msgs__msg__Vector3>:
 8009b38:	b570      	push	{r4, r5, r6, lr}
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	460c      	mov	r4, r1
 8009b3e:	7003      	strb	r3, [r0, #0]
 8009b40:	2108      	movs	r1, #8
 8009b42:	4620      	mov	r0, r4
 8009b44:	f001 fb08 	bl	800b158 <ucdr_alignment>
 8009b48:	2108      	movs	r1, #8
 8009b4a:	1863      	adds	r3, r4, r1
 8009b4c:	18c6      	adds	r6, r0, r3
 8009b4e:	4630      	mov	r0, r6
 8009b50:	f001 fb02 	bl	800b158 <ucdr_alignment>
 8009b54:	f100 0508 	add.w	r5, r0, #8
 8009b58:	4435      	add	r5, r6
 8009b5a:	2108      	movs	r1, #8
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	f001 fafb 	bl	800b158 <ucdr_alignment>
 8009b62:	f1c4 0408 	rsb	r4, r4, #8
 8009b66:	4420      	add	r0, r4
 8009b68:	4428      	add	r0, r5
 8009b6a:	bd70      	pop	{r4, r5, r6, pc}

08009b6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 8009b6c:	4800      	ldr	r0, [pc, #0]	@ (8009b70 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 8009b6e:	4770      	bx	lr
 8009b70:	200001cc 	.word	0x200001cc

08009b74 <ucdr_serialize_bool>:
 8009b74:	b538      	push	{r3, r4, r5, lr}
 8009b76:	460d      	mov	r5, r1
 8009b78:	2101      	movs	r1, #1
 8009b7a:	4604      	mov	r4, r0
 8009b7c:	f001 faa0 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009b80:	b148      	cbz	r0, 8009b96 <ucdr_serialize_bool+0x22>
 8009b82:	68a3      	ldr	r3, [r4, #8]
 8009b84:	701d      	strb	r5, [r3, #0]
 8009b86:	68a2      	ldr	r2, [r4, #8]
 8009b88:	6923      	ldr	r3, [r4, #16]
 8009b8a:	2101      	movs	r1, #1
 8009b8c:	440a      	add	r2, r1
 8009b8e:	440b      	add	r3, r1
 8009b90:	60a2      	str	r2, [r4, #8]
 8009b92:	6123      	str	r3, [r4, #16]
 8009b94:	7561      	strb	r1, [r4, #21]
 8009b96:	7da0      	ldrb	r0, [r4, #22]
 8009b98:	f080 0001 	eor.w	r0, r0, #1
 8009b9c:	bd38      	pop	{r3, r4, r5, pc}
 8009b9e:	bf00      	nop

08009ba0 <ucdr_deserialize_bool>:
 8009ba0:	b538      	push	{r3, r4, r5, lr}
 8009ba2:	460d      	mov	r5, r1
 8009ba4:	2101      	movs	r1, #1
 8009ba6:	4604      	mov	r4, r0
 8009ba8:	f001 fa8a 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009bac:	b160      	cbz	r0, 8009bc8 <ucdr_deserialize_bool+0x28>
 8009bae:	68a2      	ldr	r2, [r4, #8]
 8009bb0:	6923      	ldr	r3, [r4, #16]
 8009bb2:	f812 1b01 	ldrb.w	r1, [r2], #1
 8009bb6:	3900      	subs	r1, #0
 8009bb8:	bf18      	it	ne
 8009bba:	2101      	movne	r1, #1
 8009bbc:	7029      	strb	r1, [r5, #0]
 8009bbe:	3301      	adds	r3, #1
 8009bc0:	2101      	movs	r1, #1
 8009bc2:	60a2      	str	r2, [r4, #8]
 8009bc4:	6123      	str	r3, [r4, #16]
 8009bc6:	7561      	strb	r1, [r4, #21]
 8009bc8:	7da0      	ldrb	r0, [r4, #22]
 8009bca:	f080 0001 	eor.w	r0, r0, #1
 8009bce:	bd38      	pop	{r3, r4, r5, pc}

08009bd0 <ucdr_serialize_uint8_t>:
 8009bd0:	b538      	push	{r3, r4, r5, lr}
 8009bd2:	460d      	mov	r5, r1
 8009bd4:	2101      	movs	r1, #1
 8009bd6:	4604      	mov	r4, r0
 8009bd8:	f001 fa72 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009bdc:	b148      	cbz	r0, 8009bf2 <ucdr_serialize_uint8_t+0x22>
 8009bde:	68a3      	ldr	r3, [r4, #8]
 8009be0:	701d      	strb	r5, [r3, #0]
 8009be2:	68a2      	ldr	r2, [r4, #8]
 8009be4:	6923      	ldr	r3, [r4, #16]
 8009be6:	2101      	movs	r1, #1
 8009be8:	440a      	add	r2, r1
 8009bea:	440b      	add	r3, r1
 8009bec:	60a2      	str	r2, [r4, #8]
 8009bee:	6123      	str	r3, [r4, #16]
 8009bf0:	7561      	strb	r1, [r4, #21]
 8009bf2:	7da0      	ldrb	r0, [r4, #22]
 8009bf4:	f080 0001 	eor.w	r0, r0, #1
 8009bf8:	bd38      	pop	{r3, r4, r5, pc}
 8009bfa:	bf00      	nop

08009bfc <ucdr_deserialize_uint8_t>:
 8009bfc:	b538      	push	{r3, r4, r5, lr}
 8009bfe:	460d      	mov	r5, r1
 8009c00:	2101      	movs	r1, #1
 8009c02:	4604      	mov	r4, r0
 8009c04:	f001 fa5c 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009c08:	b150      	cbz	r0, 8009c20 <ucdr_deserialize_uint8_t+0x24>
 8009c0a:	68a3      	ldr	r3, [r4, #8]
 8009c0c:	781b      	ldrb	r3, [r3, #0]
 8009c0e:	702b      	strb	r3, [r5, #0]
 8009c10:	68a2      	ldr	r2, [r4, #8]
 8009c12:	6923      	ldr	r3, [r4, #16]
 8009c14:	2101      	movs	r1, #1
 8009c16:	440a      	add	r2, r1
 8009c18:	440b      	add	r3, r1
 8009c1a:	60a2      	str	r2, [r4, #8]
 8009c1c:	6123      	str	r3, [r4, #16]
 8009c1e:	7561      	strb	r1, [r4, #21]
 8009c20:	7da0      	ldrb	r0, [r4, #22]
 8009c22:	f080 0001 	eor.w	r0, r0, #1
 8009c26:	bd38      	pop	{r3, r4, r5, pc}

08009c28 <ucdr_serialize_uint16_t>:
 8009c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c2c:	b082      	sub	sp, #8
 8009c2e:	460b      	mov	r3, r1
 8009c30:	2102      	movs	r1, #2
 8009c32:	4604      	mov	r4, r0
 8009c34:	f8ad 3006 	strh.w	r3, [sp, #6]
 8009c38:	f001 fa96 	bl	800b168 <ucdr_buffer_alignment>
 8009c3c:	4601      	mov	r1, r0
 8009c3e:	4620      	mov	r0, r4
 8009c40:	7d67      	ldrb	r7, [r4, #21]
 8009c42:	f001 fad5 	bl	800b1f0 <ucdr_advance_buffer>
 8009c46:	2102      	movs	r1, #2
 8009c48:	4620      	mov	r0, r4
 8009c4a:	f001 fa2d 	bl	800b0a8 <ucdr_check_buffer_available_for>
 8009c4e:	b1c0      	cbz	r0, 8009c82 <ucdr_serialize_uint16_t+0x5a>
 8009c50:	7d22      	ldrb	r2, [r4, #20]
 8009c52:	68a3      	ldr	r3, [r4, #8]
 8009c54:	2a01      	cmp	r2, #1
 8009c56:	d04e      	beq.n	8009cf6 <ucdr_serialize_uint16_t+0xce>
 8009c58:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009c5c:	701a      	strb	r2, [r3, #0]
 8009c5e:	68a3      	ldr	r3, [r4, #8]
 8009c60:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009c64:	705a      	strb	r2, [r3, #1]
 8009c66:	68a2      	ldr	r2, [r4, #8]
 8009c68:	6923      	ldr	r3, [r4, #16]
 8009c6a:	3202      	adds	r2, #2
 8009c6c:	3302      	adds	r3, #2
 8009c6e:	2102      	movs	r1, #2
 8009c70:	60a2      	str	r2, [r4, #8]
 8009c72:	6123      	str	r3, [r4, #16]
 8009c74:	7561      	strb	r1, [r4, #21]
 8009c76:	7da0      	ldrb	r0, [r4, #22]
 8009c78:	f080 0001 	eor.w	r0, r0, #1
 8009c7c:	b002      	add	sp, #8
 8009c7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c82:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8009c86:	42ab      	cmp	r3, r5
 8009c88:	d923      	bls.n	8009cd2 <ucdr_serialize_uint16_t+0xaa>
 8009c8a:	1b5e      	subs	r6, r3, r5
 8009c8c:	60a3      	str	r3, [r4, #8]
 8009c8e:	6923      	ldr	r3, [r4, #16]
 8009c90:	f1c6 0802 	rsb	r8, r6, #2
 8009c94:	4433      	add	r3, r6
 8009c96:	6123      	str	r3, [r4, #16]
 8009c98:	4641      	mov	r1, r8
 8009c9a:	4620      	mov	r0, r4
 8009c9c:	f001 fa10 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009ca0:	b368      	cbz	r0, 8009cfe <ucdr_serialize_uint16_t+0xd6>
 8009ca2:	7d23      	ldrb	r3, [r4, #20]
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d03b      	beq.n	8009d20 <ucdr_serialize_uint16_t+0xf8>
 8009ca8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009cac:	702b      	strb	r3, [r5, #0]
 8009cae:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009cb2:	706b      	strb	r3, [r5, #1]
 8009cb4:	6923      	ldr	r3, [r4, #16]
 8009cb6:	68a2      	ldr	r2, [r4, #8]
 8009cb8:	7da0      	ldrb	r0, [r4, #22]
 8009cba:	3302      	adds	r3, #2
 8009cbc:	4442      	add	r2, r8
 8009cbe:	1b9b      	subs	r3, r3, r6
 8009cc0:	2102      	movs	r1, #2
 8009cc2:	f080 0001 	eor.w	r0, r0, #1
 8009cc6:	60a2      	str	r2, [r4, #8]
 8009cc8:	6123      	str	r3, [r4, #16]
 8009cca:	7561      	strb	r1, [r4, #21]
 8009ccc:	b002      	add	sp, #8
 8009cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cd2:	2102      	movs	r1, #2
 8009cd4:	4620      	mov	r0, r4
 8009cd6:	f001 f9f3 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009cda:	2800      	cmp	r0, #0
 8009cdc:	d0cb      	beq.n	8009c76 <ucdr_serialize_uint16_t+0x4e>
 8009cde:	7d23      	ldrb	r3, [r4, #20]
 8009ce0:	68a2      	ldr	r2, [r4, #8]
 8009ce2:	2b01      	cmp	r3, #1
 8009ce4:	d018      	beq.n	8009d18 <ucdr_serialize_uint16_t+0xf0>
 8009ce6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009cea:	7013      	strb	r3, [r2, #0]
 8009cec:	68a3      	ldr	r3, [r4, #8]
 8009cee:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009cf2:	705a      	strb	r2, [r3, #1]
 8009cf4:	e7b7      	b.n	8009c66 <ucdr_serialize_uint16_t+0x3e>
 8009cf6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009cfa:	801a      	strh	r2, [r3, #0]
 8009cfc:	e7b3      	b.n	8009c66 <ucdr_serialize_uint16_t+0x3e>
 8009cfe:	68a2      	ldr	r2, [r4, #8]
 8009d00:	6923      	ldr	r3, [r4, #16]
 8009d02:	7da0      	ldrb	r0, [r4, #22]
 8009d04:	7567      	strb	r7, [r4, #21]
 8009d06:	1b92      	subs	r2, r2, r6
 8009d08:	1b9b      	subs	r3, r3, r6
 8009d0a:	f080 0001 	eor.w	r0, r0, #1
 8009d0e:	60a2      	str	r2, [r4, #8]
 8009d10:	6123      	str	r3, [r4, #16]
 8009d12:	b002      	add	sp, #8
 8009d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d18:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8009d1c:	8013      	strh	r3, [r2, #0]
 8009d1e:	e7a2      	b.n	8009c66 <ucdr_serialize_uint16_t+0x3e>
 8009d20:	4628      	mov	r0, r5
 8009d22:	f10d 0506 	add.w	r5, sp, #6
 8009d26:	4632      	mov	r2, r6
 8009d28:	4629      	mov	r1, r5
 8009d2a:	f010 f896 	bl	8019e5a <memcpy>
 8009d2e:	68a0      	ldr	r0, [r4, #8]
 8009d30:	4642      	mov	r2, r8
 8009d32:	19a9      	adds	r1, r5, r6
 8009d34:	f010 f891 	bl	8019e5a <memcpy>
 8009d38:	e7bc      	b.n	8009cb4 <ucdr_serialize_uint16_t+0x8c>
 8009d3a:	bf00      	nop

08009d3c <ucdr_serialize_endian_uint16_t>:
 8009d3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009d40:	b083      	sub	sp, #12
 8009d42:	460d      	mov	r5, r1
 8009d44:	2102      	movs	r1, #2
 8009d46:	4604      	mov	r4, r0
 8009d48:	f8ad 2006 	strh.w	r2, [sp, #6]
 8009d4c:	f001 fa0c 	bl	800b168 <ucdr_buffer_alignment>
 8009d50:	4601      	mov	r1, r0
 8009d52:	4620      	mov	r0, r4
 8009d54:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009d58:	f001 fa4a 	bl	800b1f0 <ucdr_advance_buffer>
 8009d5c:	2102      	movs	r1, #2
 8009d5e:	4620      	mov	r0, r4
 8009d60:	f001 f9a2 	bl	800b0a8 <ucdr_check_buffer_available_for>
 8009d64:	bb60      	cbnz	r0, 8009dc0 <ucdr_serialize_endian_uint16_t+0x84>
 8009d66:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8009d6a:	42be      	cmp	r6, r7
 8009d6c:	d923      	bls.n	8009db6 <ucdr_serialize_endian_uint16_t+0x7a>
 8009d6e:	6923      	ldr	r3, [r4, #16]
 8009d70:	60a6      	str	r6, [r4, #8]
 8009d72:	1bf6      	subs	r6, r6, r7
 8009d74:	4433      	add	r3, r6
 8009d76:	f1c6 0902 	rsb	r9, r6, #2
 8009d7a:	6123      	str	r3, [r4, #16]
 8009d7c:	4649      	mov	r1, r9
 8009d7e:	4620      	mov	r0, r4
 8009d80:	f001 f99e 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009d84:	2800      	cmp	r0, #0
 8009d86:	d037      	beq.n	8009df8 <ucdr_serialize_endian_uint16_t+0xbc>
 8009d88:	2d01      	cmp	r5, #1
 8009d8a:	d043      	beq.n	8009e14 <ucdr_serialize_endian_uint16_t+0xd8>
 8009d8c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009d90:	703b      	strb	r3, [r7, #0]
 8009d92:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009d96:	707b      	strb	r3, [r7, #1]
 8009d98:	6923      	ldr	r3, [r4, #16]
 8009d9a:	68a2      	ldr	r2, [r4, #8]
 8009d9c:	7da0      	ldrb	r0, [r4, #22]
 8009d9e:	3302      	adds	r3, #2
 8009da0:	444a      	add	r2, r9
 8009da2:	1b9b      	subs	r3, r3, r6
 8009da4:	2102      	movs	r1, #2
 8009da6:	f080 0001 	eor.w	r0, r0, #1
 8009daa:	60a2      	str	r2, [r4, #8]
 8009dac:	6123      	str	r3, [r4, #16]
 8009dae:	7561      	strb	r1, [r4, #21]
 8009db0:	b003      	add	sp, #12
 8009db2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009db6:	2102      	movs	r1, #2
 8009db8:	4620      	mov	r0, r4
 8009dba:	f001 f981 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009dbe:	b188      	cbz	r0, 8009de4 <ucdr_serialize_endian_uint16_t+0xa8>
 8009dc0:	2d01      	cmp	r5, #1
 8009dc2:	68a3      	ldr	r3, [r4, #8]
 8009dc4:	d014      	beq.n	8009df0 <ucdr_serialize_endian_uint16_t+0xb4>
 8009dc6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009dca:	701a      	strb	r2, [r3, #0]
 8009dcc:	68a3      	ldr	r3, [r4, #8]
 8009dce:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009dd2:	705a      	strb	r2, [r3, #1]
 8009dd4:	68a2      	ldr	r2, [r4, #8]
 8009dd6:	6923      	ldr	r3, [r4, #16]
 8009dd8:	3202      	adds	r2, #2
 8009dda:	3302      	adds	r3, #2
 8009ddc:	2102      	movs	r1, #2
 8009dde:	60a2      	str	r2, [r4, #8]
 8009de0:	6123      	str	r3, [r4, #16]
 8009de2:	7561      	strb	r1, [r4, #21]
 8009de4:	7da0      	ldrb	r0, [r4, #22]
 8009de6:	f080 0001 	eor.w	r0, r0, #1
 8009dea:	b003      	add	sp, #12
 8009dec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009df0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009df4:	801a      	strh	r2, [r3, #0]
 8009df6:	e7ed      	b.n	8009dd4 <ucdr_serialize_endian_uint16_t+0x98>
 8009df8:	68a2      	ldr	r2, [r4, #8]
 8009dfa:	6923      	ldr	r3, [r4, #16]
 8009dfc:	7da0      	ldrb	r0, [r4, #22]
 8009dfe:	f884 8015 	strb.w	r8, [r4, #21]
 8009e02:	1b92      	subs	r2, r2, r6
 8009e04:	1b9b      	subs	r3, r3, r6
 8009e06:	f080 0001 	eor.w	r0, r0, #1
 8009e0a:	60a2      	str	r2, [r4, #8]
 8009e0c:	6123      	str	r3, [r4, #16]
 8009e0e:	b003      	add	sp, #12
 8009e10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e14:	f10d 0506 	add.w	r5, sp, #6
 8009e18:	4632      	mov	r2, r6
 8009e1a:	4629      	mov	r1, r5
 8009e1c:	4638      	mov	r0, r7
 8009e1e:	f010 f81c 	bl	8019e5a <memcpy>
 8009e22:	68a0      	ldr	r0, [r4, #8]
 8009e24:	464a      	mov	r2, r9
 8009e26:	19a9      	adds	r1, r5, r6
 8009e28:	f010 f817 	bl	8019e5a <memcpy>
 8009e2c:	e7b4      	b.n	8009d98 <ucdr_serialize_endian_uint16_t+0x5c>
 8009e2e:	bf00      	nop

08009e30 <ucdr_deserialize_uint16_t>:
 8009e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e34:	460d      	mov	r5, r1
 8009e36:	2102      	movs	r1, #2
 8009e38:	4604      	mov	r4, r0
 8009e3a:	f001 f995 	bl	800b168 <ucdr_buffer_alignment>
 8009e3e:	4601      	mov	r1, r0
 8009e40:	4620      	mov	r0, r4
 8009e42:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009e46:	f001 f9d3 	bl	800b1f0 <ucdr_advance_buffer>
 8009e4a:	2102      	movs	r1, #2
 8009e4c:	4620      	mov	r0, r4
 8009e4e:	f001 f92b 	bl	800b0a8 <ucdr_check_buffer_available_for>
 8009e52:	b1a8      	cbz	r0, 8009e80 <ucdr_deserialize_uint16_t+0x50>
 8009e54:	7d22      	ldrb	r2, [r4, #20]
 8009e56:	68a3      	ldr	r3, [r4, #8]
 8009e58:	2a01      	cmp	r2, #1
 8009e5a:	d046      	beq.n	8009eea <ucdr_deserialize_uint16_t+0xba>
 8009e5c:	785b      	ldrb	r3, [r3, #1]
 8009e5e:	702b      	strb	r3, [r5, #0]
 8009e60:	68a3      	ldr	r3, [r4, #8]
 8009e62:	781b      	ldrb	r3, [r3, #0]
 8009e64:	706b      	strb	r3, [r5, #1]
 8009e66:	68a2      	ldr	r2, [r4, #8]
 8009e68:	6923      	ldr	r3, [r4, #16]
 8009e6a:	3202      	adds	r2, #2
 8009e6c:	3302      	adds	r3, #2
 8009e6e:	2102      	movs	r1, #2
 8009e70:	60a2      	str	r2, [r4, #8]
 8009e72:	6123      	str	r3, [r4, #16]
 8009e74:	7561      	strb	r1, [r4, #21]
 8009e76:	7da0      	ldrb	r0, [r4, #22]
 8009e78:	f080 0001 	eor.w	r0, r0, #1
 8009e7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e80:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8009e84:	42be      	cmp	r6, r7
 8009e86:	d920      	bls.n	8009eca <ucdr_deserialize_uint16_t+0x9a>
 8009e88:	6923      	ldr	r3, [r4, #16]
 8009e8a:	60a6      	str	r6, [r4, #8]
 8009e8c:	1bf6      	subs	r6, r6, r7
 8009e8e:	4433      	add	r3, r6
 8009e90:	f1c6 0902 	rsb	r9, r6, #2
 8009e94:	6123      	str	r3, [r4, #16]
 8009e96:	4649      	mov	r1, r9
 8009e98:	4620      	mov	r0, r4
 8009e9a:	f001 f911 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009e9e:	b338      	cbz	r0, 8009ef0 <ucdr_deserialize_uint16_t+0xc0>
 8009ea0:	7d23      	ldrb	r3, [r4, #20]
 8009ea2:	2b01      	cmp	r3, #1
 8009ea4:	d034      	beq.n	8009f10 <ucdr_deserialize_uint16_t+0xe0>
 8009ea6:	787b      	ldrb	r3, [r7, #1]
 8009ea8:	702b      	strb	r3, [r5, #0]
 8009eaa:	783b      	ldrb	r3, [r7, #0]
 8009eac:	706b      	strb	r3, [r5, #1]
 8009eae:	6923      	ldr	r3, [r4, #16]
 8009eb0:	68a2      	ldr	r2, [r4, #8]
 8009eb2:	7da0      	ldrb	r0, [r4, #22]
 8009eb4:	2102      	movs	r1, #2
 8009eb6:	3302      	adds	r3, #2
 8009eb8:	444a      	add	r2, r9
 8009eba:	1b9b      	subs	r3, r3, r6
 8009ebc:	7561      	strb	r1, [r4, #21]
 8009ebe:	60a2      	str	r2, [r4, #8]
 8009ec0:	6123      	str	r3, [r4, #16]
 8009ec2:	f080 0001 	eor.w	r0, r0, #1
 8009ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009eca:	2102      	movs	r1, #2
 8009ecc:	4620      	mov	r0, r4
 8009ece:	f001 f8f7 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009ed2:	2800      	cmp	r0, #0
 8009ed4:	d0cf      	beq.n	8009e76 <ucdr_deserialize_uint16_t+0x46>
 8009ed6:	7d23      	ldrb	r3, [r4, #20]
 8009ed8:	68a2      	ldr	r2, [r4, #8]
 8009eda:	2b01      	cmp	r3, #1
 8009edc:	d015      	beq.n	8009f0a <ucdr_deserialize_uint16_t+0xda>
 8009ede:	7853      	ldrb	r3, [r2, #1]
 8009ee0:	702b      	strb	r3, [r5, #0]
 8009ee2:	68a3      	ldr	r3, [r4, #8]
 8009ee4:	781b      	ldrb	r3, [r3, #0]
 8009ee6:	706b      	strb	r3, [r5, #1]
 8009ee8:	e7bd      	b.n	8009e66 <ucdr_deserialize_uint16_t+0x36>
 8009eea:	881b      	ldrh	r3, [r3, #0]
 8009eec:	802b      	strh	r3, [r5, #0]
 8009eee:	e7ba      	b.n	8009e66 <ucdr_deserialize_uint16_t+0x36>
 8009ef0:	68a2      	ldr	r2, [r4, #8]
 8009ef2:	6923      	ldr	r3, [r4, #16]
 8009ef4:	7da0      	ldrb	r0, [r4, #22]
 8009ef6:	f884 8015 	strb.w	r8, [r4, #21]
 8009efa:	1b92      	subs	r2, r2, r6
 8009efc:	1b9b      	subs	r3, r3, r6
 8009efe:	60a2      	str	r2, [r4, #8]
 8009f00:	6123      	str	r3, [r4, #16]
 8009f02:	f080 0001 	eor.w	r0, r0, #1
 8009f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f0a:	8813      	ldrh	r3, [r2, #0]
 8009f0c:	802b      	strh	r3, [r5, #0]
 8009f0e:	e7aa      	b.n	8009e66 <ucdr_deserialize_uint16_t+0x36>
 8009f10:	4639      	mov	r1, r7
 8009f12:	4632      	mov	r2, r6
 8009f14:	4628      	mov	r0, r5
 8009f16:	f00f ffa0 	bl	8019e5a <memcpy>
 8009f1a:	68a1      	ldr	r1, [r4, #8]
 8009f1c:	464a      	mov	r2, r9
 8009f1e:	19a8      	adds	r0, r5, r6
 8009f20:	f00f ff9b 	bl	8019e5a <memcpy>
 8009f24:	e7c3      	b.n	8009eae <ucdr_deserialize_uint16_t+0x7e>
 8009f26:	bf00      	nop

08009f28 <ucdr_deserialize_endian_uint16_t>:
 8009f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f2c:	460e      	mov	r6, r1
 8009f2e:	2102      	movs	r1, #2
 8009f30:	4604      	mov	r4, r0
 8009f32:	4615      	mov	r5, r2
 8009f34:	f001 f918 	bl	800b168 <ucdr_buffer_alignment>
 8009f38:	4601      	mov	r1, r0
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	f894 9015 	ldrb.w	r9, [r4, #21]
 8009f40:	f001 f956 	bl	800b1f0 <ucdr_advance_buffer>
 8009f44:	2102      	movs	r1, #2
 8009f46:	4620      	mov	r0, r4
 8009f48:	f001 f8ae 	bl	800b0a8 <ucdr_check_buffer_available_for>
 8009f4c:	bb60      	cbnz	r0, 8009fa8 <ucdr_deserialize_endian_uint16_t+0x80>
 8009f4e:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 8009f52:	4547      	cmp	r7, r8
 8009f54:	d923      	bls.n	8009f9e <ucdr_deserialize_endian_uint16_t+0x76>
 8009f56:	6923      	ldr	r3, [r4, #16]
 8009f58:	60a7      	str	r7, [r4, #8]
 8009f5a:	eba7 0708 	sub.w	r7, r7, r8
 8009f5e:	443b      	add	r3, r7
 8009f60:	f1c7 0a02 	rsb	sl, r7, #2
 8009f64:	6123      	str	r3, [r4, #16]
 8009f66:	4651      	mov	r1, sl
 8009f68:	4620      	mov	r0, r4
 8009f6a:	f001 f8a9 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009f6e:	2800      	cmp	r0, #0
 8009f70:	d032      	beq.n	8009fd8 <ucdr_deserialize_endian_uint16_t+0xb0>
 8009f72:	2e01      	cmp	r6, #1
 8009f74:	d03d      	beq.n	8009ff2 <ucdr_deserialize_endian_uint16_t+0xca>
 8009f76:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009f7a:	702b      	strb	r3, [r5, #0]
 8009f7c:	f898 3000 	ldrb.w	r3, [r8]
 8009f80:	706b      	strb	r3, [r5, #1]
 8009f82:	6923      	ldr	r3, [r4, #16]
 8009f84:	68a2      	ldr	r2, [r4, #8]
 8009f86:	7da0      	ldrb	r0, [r4, #22]
 8009f88:	2102      	movs	r1, #2
 8009f8a:	3302      	adds	r3, #2
 8009f8c:	4452      	add	r2, sl
 8009f8e:	1bdb      	subs	r3, r3, r7
 8009f90:	7561      	strb	r1, [r4, #21]
 8009f92:	60a2      	str	r2, [r4, #8]
 8009f94:	6123      	str	r3, [r4, #16]
 8009f96:	f080 0001 	eor.w	r0, r0, #1
 8009f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f9e:	2102      	movs	r1, #2
 8009fa0:	4620      	mov	r0, r4
 8009fa2:	f001 f88d 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 8009fa6:	b178      	cbz	r0, 8009fc8 <ucdr_deserialize_endian_uint16_t+0xa0>
 8009fa8:	2e01      	cmp	r6, #1
 8009faa:	68a3      	ldr	r3, [r4, #8]
 8009fac:	d011      	beq.n	8009fd2 <ucdr_deserialize_endian_uint16_t+0xaa>
 8009fae:	785b      	ldrb	r3, [r3, #1]
 8009fb0:	702b      	strb	r3, [r5, #0]
 8009fb2:	68a3      	ldr	r3, [r4, #8]
 8009fb4:	781b      	ldrb	r3, [r3, #0]
 8009fb6:	706b      	strb	r3, [r5, #1]
 8009fb8:	68a2      	ldr	r2, [r4, #8]
 8009fba:	6923      	ldr	r3, [r4, #16]
 8009fbc:	3202      	adds	r2, #2
 8009fbe:	3302      	adds	r3, #2
 8009fc0:	2102      	movs	r1, #2
 8009fc2:	60a2      	str	r2, [r4, #8]
 8009fc4:	6123      	str	r3, [r4, #16]
 8009fc6:	7561      	strb	r1, [r4, #21]
 8009fc8:	7da0      	ldrb	r0, [r4, #22]
 8009fca:	f080 0001 	eor.w	r0, r0, #1
 8009fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fd2:	881b      	ldrh	r3, [r3, #0]
 8009fd4:	802b      	strh	r3, [r5, #0]
 8009fd6:	e7ef      	b.n	8009fb8 <ucdr_deserialize_endian_uint16_t+0x90>
 8009fd8:	68a2      	ldr	r2, [r4, #8]
 8009fda:	6923      	ldr	r3, [r4, #16]
 8009fdc:	7da0      	ldrb	r0, [r4, #22]
 8009fde:	f884 9015 	strb.w	r9, [r4, #21]
 8009fe2:	1bd2      	subs	r2, r2, r7
 8009fe4:	1bdb      	subs	r3, r3, r7
 8009fe6:	60a2      	str	r2, [r4, #8]
 8009fe8:	6123      	str	r3, [r4, #16]
 8009fea:	f080 0001 	eor.w	r0, r0, #1
 8009fee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ff2:	4641      	mov	r1, r8
 8009ff4:	463a      	mov	r2, r7
 8009ff6:	4628      	mov	r0, r5
 8009ff8:	f00f ff2f 	bl	8019e5a <memcpy>
 8009ffc:	68a1      	ldr	r1, [r4, #8]
 8009ffe:	4652      	mov	r2, sl
 800a000:	19e8      	adds	r0, r5, r7
 800a002:	f00f ff2a 	bl	8019e5a <memcpy>
 800a006:	e7bc      	b.n	8009f82 <ucdr_deserialize_endian_uint16_t+0x5a>

0800a008 <ucdr_serialize_uint32_t>:
 800a008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a00c:	b082      	sub	sp, #8
 800a00e:	4604      	mov	r4, r0
 800a010:	9101      	str	r1, [sp, #4]
 800a012:	2104      	movs	r1, #4
 800a014:	f001 f8a8 	bl	800b168 <ucdr_buffer_alignment>
 800a018:	4601      	mov	r1, r0
 800a01a:	4620      	mov	r0, r4
 800a01c:	7d67      	ldrb	r7, [r4, #21]
 800a01e:	f001 f8e7 	bl	800b1f0 <ucdr_advance_buffer>
 800a022:	2104      	movs	r1, #4
 800a024:	4620      	mov	r0, r4
 800a026:	f001 f83f 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800a02a:	b300      	cbz	r0, 800a06e <ucdr_serialize_uint32_t+0x66>
 800a02c:	7d22      	ldrb	r2, [r4, #20]
 800a02e:	68a3      	ldr	r3, [r4, #8]
 800a030:	2a01      	cmp	r2, #1
 800a032:	d05d      	beq.n	800a0f0 <ucdr_serialize_uint32_t+0xe8>
 800a034:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a038:	701a      	strb	r2, [r3, #0]
 800a03a:	68a3      	ldr	r3, [r4, #8]
 800a03c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a040:	705a      	strb	r2, [r3, #1]
 800a042:	68a3      	ldr	r3, [r4, #8]
 800a044:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a048:	709a      	strb	r2, [r3, #2]
 800a04a:	68a3      	ldr	r3, [r4, #8]
 800a04c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a050:	70da      	strb	r2, [r3, #3]
 800a052:	68a2      	ldr	r2, [r4, #8]
 800a054:	6923      	ldr	r3, [r4, #16]
 800a056:	3204      	adds	r2, #4
 800a058:	3304      	adds	r3, #4
 800a05a:	2104      	movs	r1, #4
 800a05c:	60a2      	str	r2, [r4, #8]
 800a05e:	6123      	str	r3, [r4, #16]
 800a060:	7561      	strb	r1, [r4, #21]
 800a062:	7da0      	ldrb	r0, [r4, #22]
 800a064:	f080 0001 	eor.w	r0, r0, #1
 800a068:	b002      	add	sp, #8
 800a06a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a06e:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a072:	42ab      	cmp	r3, r5
 800a074:	d92e      	bls.n	800a0d4 <ucdr_serialize_uint32_t+0xcc>
 800a076:	1b5e      	subs	r6, r3, r5
 800a078:	60a3      	str	r3, [r4, #8]
 800a07a:	6923      	ldr	r3, [r4, #16]
 800a07c:	f1c6 0804 	rsb	r8, r6, #4
 800a080:	4433      	add	r3, r6
 800a082:	6123      	str	r3, [r4, #16]
 800a084:	4641      	mov	r1, r8
 800a086:	4620      	mov	r0, r4
 800a088:	f001 f81a 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a08c:	b398      	cbz	r0, 800a0f6 <ucdr_serialize_uint32_t+0xee>
 800a08e:	7d23      	ldrb	r3, [r4, #20]
 800a090:	2b01      	cmp	r3, #1
 800a092:	d046      	beq.n	800a122 <ucdr_serialize_uint32_t+0x11a>
 800a094:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a098:	702b      	strb	r3, [r5, #0]
 800a09a:	2e01      	cmp	r6, #1
 800a09c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a0a0:	706b      	strb	r3, [r5, #1]
 800a0a2:	d035      	beq.n	800a110 <ucdr_serialize_uint32_t+0x108>
 800a0a4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a0a8:	70ab      	strb	r3, [r5, #2]
 800a0aa:	2e02      	cmp	r6, #2
 800a0ac:	d034      	beq.n	800a118 <ucdr_serialize_uint32_t+0x110>
 800a0ae:	3503      	adds	r5, #3
 800a0b0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a0b4:	702b      	strb	r3, [r5, #0]
 800a0b6:	6923      	ldr	r3, [r4, #16]
 800a0b8:	68a2      	ldr	r2, [r4, #8]
 800a0ba:	7da0      	ldrb	r0, [r4, #22]
 800a0bc:	3304      	adds	r3, #4
 800a0be:	4442      	add	r2, r8
 800a0c0:	1b9b      	subs	r3, r3, r6
 800a0c2:	2104      	movs	r1, #4
 800a0c4:	f080 0001 	eor.w	r0, r0, #1
 800a0c8:	60a2      	str	r2, [r4, #8]
 800a0ca:	6123      	str	r3, [r4, #16]
 800a0cc:	7561      	strb	r1, [r4, #21]
 800a0ce:	b002      	add	sp, #8
 800a0d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0d4:	2104      	movs	r1, #4
 800a0d6:	4620      	mov	r0, r4
 800a0d8:	f000 fff2 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a0dc:	2800      	cmp	r0, #0
 800a0de:	d0c0      	beq.n	800a062 <ucdr_serialize_uint32_t+0x5a>
 800a0e0:	7d23      	ldrb	r3, [r4, #20]
 800a0e2:	68a2      	ldr	r2, [r4, #8]
 800a0e4:	2b01      	cmp	r3, #1
 800a0e6:	d019      	beq.n	800a11c <ucdr_serialize_uint32_t+0x114>
 800a0e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a0ec:	7013      	strb	r3, [r2, #0]
 800a0ee:	e7a4      	b.n	800a03a <ucdr_serialize_uint32_t+0x32>
 800a0f0:	9a01      	ldr	r2, [sp, #4]
 800a0f2:	601a      	str	r2, [r3, #0]
 800a0f4:	e7ad      	b.n	800a052 <ucdr_serialize_uint32_t+0x4a>
 800a0f6:	68a2      	ldr	r2, [r4, #8]
 800a0f8:	6923      	ldr	r3, [r4, #16]
 800a0fa:	7da0      	ldrb	r0, [r4, #22]
 800a0fc:	7567      	strb	r7, [r4, #21]
 800a0fe:	1b92      	subs	r2, r2, r6
 800a100:	1b9b      	subs	r3, r3, r6
 800a102:	f080 0001 	eor.w	r0, r0, #1
 800a106:	60a2      	str	r2, [r4, #8]
 800a108:	6123      	str	r3, [r4, #16]
 800a10a:	b002      	add	sp, #8
 800a10c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a110:	68a3      	ldr	r3, [r4, #8]
 800a112:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a116:	701a      	strb	r2, [r3, #0]
 800a118:	68a5      	ldr	r5, [r4, #8]
 800a11a:	e7c9      	b.n	800a0b0 <ucdr_serialize_uint32_t+0xa8>
 800a11c:	9b01      	ldr	r3, [sp, #4]
 800a11e:	6013      	str	r3, [r2, #0]
 800a120:	e797      	b.n	800a052 <ucdr_serialize_uint32_t+0x4a>
 800a122:	4628      	mov	r0, r5
 800a124:	ad01      	add	r5, sp, #4
 800a126:	4632      	mov	r2, r6
 800a128:	4629      	mov	r1, r5
 800a12a:	f00f fe96 	bl	8019e5a <memcpy>
 800a12e:	68a0      	ldr	r0, [r4, #8]
 800a130:	4642      	mov	r2, r8
 800a132:	19a9      	adds	r1, r5, r6
 800a134:	f00f fe91 	bl	8019e5a <memcpy>
 800a138:	e7bd      	b.n	800a0b6 <ucdr_serialize_uint32_t+0xae>
 800a13a:	bf00      	nop

0800a13c <ucdr_serialize_endian_uint32_t>:
 800a13c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a140:	b083      	sub	sp, #12
 800a142:	460d      	mov	r5, r1
 800a144:	2104      	movs	r1, #4
 800a146:	4604      	mov	r4, r0
 800a148:	9201      	str	r2, [sp, #4]
 800a14a:	f001 f80d 	bl	800b168 <ucdr_buffer_alignment>
 800a14e:	4601      	mov	r1, r0
 800a150:	4620      	mov	r0, r4
 800a152:	f894 8015 	ldrb.w	r8, [r4, #21]
 800a156:	f001 f84b 	bl	800b1f0 <ucdr_advance_buffer>
 800a15a:	2104      	movs	r1, #4
 800a15c:	4620      	mov	r0, r4
 800a15e:	f000 ffa3 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800a162:	2800      	cmp	r0, #0
 800a164:	d137      	bne.n	800a1d6 <ucdr_serialize_endian_uint32_t+0x9a>
 800a166:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800a16a:	42b7      	cmp	r7, r6
 800a16c:	d92e      	bls.n	800a1cc <ucdr_serialize_endian_uint32_t+0x90>
 800a16e:	6923      	ldr	r3, [r4, #16]
 800a170:	60a7      	str	r7, [r4, #8]
 800a172:	1bbf      	subs	r7, r7, r6
 800a174:	443b      	add	r3, r7
 800a176:	f1c7 0904 	rsb	r9, r7, #4
 800a17a:	6123      	str	r3, [r4, #16]
 800a17c:	4649      	mov	r1, r9
 800a17e:	4620      	mov	r0, r4
 800a180:	f000 ff9e 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a184:	2800      	cmp	r0, #0
 800a186:	d049      	beq.n	800a21c <ucdr_serialize_endian_uint32_t+0xe0>
 800a188:	2d01      	cmp	r5, #1
 800a18a:	d05b      	beq.n	800a244 <ucdr_serialize_endian_uint32_t+0x108>
 800a18c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a190:	7033      	strb	r3, [r6, #0]
 800a192:	2f01      	cmp	r7, #1
 800a194:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a198:	7073      	strb	r3, [r6, #1]
 800a19a:	d04d      	beq.n	800a238 <ucdr_serialize_endian_uint32_t+0xfc>
 800a19c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a1a0:	70b3      	strb	r3, [r6, #2]
 800a1a2:	2f02      	cmp	r7, #2
 800a1a4:	d04c      	beq.n	800a240 <ucdr_serialize_endian_uint32_t+0x104>
 800a1a6:	3603      	adds	r6, #3
 800a1a8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a1ac:	7033      	strb	r3, [r6, #0]
 800a1ae:	6923      	ldr	r3, [r4, #16]
 800a1b0:	68a2      	ldr	r2, [r4, #8]
 800a1b2:	7da0      	ldrb	r0, [r4, #22]
 800a1b4:	3304      	adds	r3, #4
 800a1b6:	444a      	add	r2, r9
 800a1b8:	1bdb      	subs	r3, r3, r7
 800a1ba:	2104      	movs	r1, #4
 800a1bc:	f080 0001 	eor.w	r0, r0, #1
 800a1c0:	60a2      	str	r2, [r4, #8]
 800a1c2:	6123      	str	r3, [r4, #16]
 800a1c4:	7561      	strb	r1, [r4, #21]
 800a1c6:	b003      	add	sp, #12
 800a1c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a1cc:	2104      	movs	r1, #4
 800a1ce:	4620      	mov	r0, r4
 800a1d0:	f000 ff76 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a1d4:	b1c8      	cbz	r0, 800a20a <ucdr_serialize_endian_uint32_t+0xce>
 800a1d6:	2d01      	cmp	r5, #1
 800a1d8:	68a3      	ldr	r3, [r4, #8]
 800a1da:	d01c      	beq.n	800a216 <ucdr_serialize_endian_uint32_t+0xda>
 800a1dc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a1e0:	701a      	strb	r2, [r3, #0]
 800a1e2:	68a3      	ldr	r3, [r4, #8]
 800a1e4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a1e8:	705a      	strb	r2, [r3, #1]
 800a1ea:	68a3      	ldr	r3, [r4, #8]
 800a1ec:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a1f0:	709a      	strb	r2, [r3, #2]
 800a1f2:	68a3      	ldr	r3, [r4, #8]
 800a1f4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a1f8:	70da      	strb	r2, [r3, #3]
 800a1fa:	68a2      	ldr	r2, [r4, #8]
 800a1fc:	6923      	ldr	r3, [r4, #16]
 800a1fe:	3204      	adds	r2, #4
 800a200:	3304      	adds	r3, #4
 800a202:	2104      	movs	r1, #4
 800a204:	60a2      	str	r2, [r4, #8]
 800a206:	6123      	str	r3, [r4, #16]
 800a208:	7561      	strb	r1, [r4, #21]
 800a20a:	7da0      	ldrb	r0, [r4, #22]
 800a20c:	f080 0001 	eor.w	r0, r0, #1
 800a210:	b003      	add	sp, #12
 800a212:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a216:	9a01      	ldr	r2, [sp, #4]
 800a218:	601a      	str	r2, [r3, #0]
 800a21a:	e7ee      	b.n	800a1fa <ucdr_serialize_endian_uint32_t+0xbe>
 800a21c:	68a2      	ldr	r2, [r4, #8]
 800a21e:	6923      	ldr	r3, [r4, #16]
 800a220:	7da0      	ldrb	r0, [r4, #22]
 800a222:	f884 8015 	strb.w	r8, [r4, #21]
 800a226:	1bd2      	subs	r2, r2, r7
 800a228:	1bdb      	subs	r3, r3, r7
 800a22a:	f080 0001 	eor.w	r0, r0, #1
 800a22e:	60a2      	str	r2, [r4, #8]
 800a230:	6123      	str	r3, [r4, #16]
 800a232:	b003      	add	sp, #12
 800a234:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a238:	68a3      	ldr	r3, [r4, #8]
 800a23a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a23e:	701a      	strb	r2, [r3, #0]
 800a240:	68a6      	ldr	r6, [r4, #8]
 800a242:	e7b1      	b.n	800a1a8 <ucdr_serialize_endian_uint32_t+0x6c>
 800a244:	ad01      	add	r5, sp, #4
 800a246:	463a      	mov	r2, r7
 800a248:	4629      	mov	r1, r5
 800a24a:	4630      	mov	r0, r6
 800a24c:	f00f fe05 	bl	8019e5a <memcpy>
 800a250:	68a0      	ldr	r0, [r4, #8]
 800a252:	464a      	mov	r2, r9
 800a254:	19e9      	adds	r1, r5, r7
 800a256:	f00f fe00 	bl	8019e5a <memcpy>
 800a25a:	e7a8      	b.n	800a1ae <ucdr_serialize_endian_uint32_t+0x72>

0800a25c <ucdr_deserialize_uint32_t>:
 800a25c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a260:	460d      	mov	r5, r1
 800a262:	2104      	movs	r1, #4
 800a264:	4604      	mov	r4, r0
 800a266:	f000 ff7f 	bl	800b168 <ucdr_buffer_alignment>
 800a26a:	4601      	mov	r1, r0
 800a26c:	4620      	mov	r0, r4
 800a26e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800a272:	f000 ffbd 	bl	800b1f0 <ucdr_advance_buffer>
 800a276:	2104      	movs	r1, #4
 800a278:	4620      	mov	r0, r4
 800a27a:	f000 ff15 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800a27e:	b1d8      	cbz	r0, 800a2b8 <ucdr_deserialize_uint32_t+0x5c>
 800a280:	7d22      	ldrb	r2, [r4, #20]
 800a282:	68a3      	ldr	r3, [r4, #8]
 800a284:	2a01      	cmp	r2, #1
 800a286:	d052      	beq.n	800a32e <ucdr_deserialize_uint32_t+0xd2>
 800a288:	78db      	ldrb	r3, [r3, #3]
 800a28a:	702b      	strb	r3, [r5, #0]
 800a28c:	68a3      	ldr	r3, [r4, #8]
 800a28e:	789b      	ldrb	r3, [r3, #2]
 800a290:	706b      	strb	r3, [r5, #1]
 800a292:	68a3      	ldr	r3, [r4, #8]
 800a294:	785b      	ldrb	r3, [r3, #1]
 800a296:	70ab      	strb	r3, [r5, #2]
 800a298:	68a3      	ldr	r3, [r4, #8]
 800a29a:	781b      	ldrb	r3, [r3, #0]
 800a29c:	70eb      	strb	r3, [r5, #3]
 800a29e:	68a2      	ldr	r2, [r4, #8]
 800a2a0:	6923      	ldr	r3, [r4, #16]
 800a2a2:	3204      	adds	r2, #4
 800a2a4:	3304      	adds	r3, #4
 800a2a6:	2104      	movs	r1, #4
 800a2a8:	60a2      	str	r2, [r4, #8]
 800a2aa:	6123      	str	r3, [r4, #16]
 800a2ac:	7561      	strb	r1, [r4, #21]
 800a2ae:	7da0      	ldrb	r0, [r4, #22]
 800a2b0:	f080 0001 	eor.w	r0, r0, #1
 800a2b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2b8:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800a2bc:	42b7      	cmp	r7, r6
 800a2be:	d92a      	bls.n	800a316 <ucdr_deserialize_uint32_t+0xba>
 800a2c0:	6923      	ldr	r3, [r4, #16]
 800a2c2:	60a7      	str	r7, [r4, #8]
 800a2c4:	1bbf      	subs	r7, r7, r6
 800a2c6:	443b      	add	r3, r7
 800a2c8:	f1c7 0904 	rsb	r9, r7, #4
 800a2cc:	6123      	str	r3, [r4, #16]
 800a2ce:	4649      	mov	r1, r9
 800a2d0:	4620      	mov	r0, r4
 800a2d2:	f000 fef5 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a2d6:	b368      	cbz	r0, 800a334 <ucdr_deserialize_uint32_t+0xd8>
 800a2d8:	7d23      	ldrb	r3, [r4, #20]
 800a2da:	2b01      	cmp	r3, #1
 800a2dc:	d040      	beq.n	800a360 <ucdr_deserialize_uint32_t+0x104>
 800a2de:	78f3      	ldrb	r3, [r6, #3]
 800a2e0:	702b      	strb	r3, [r5, #0]
 800a2e2:	78b3      	ldrb	r3, [r6, #2]
 800a2e4:	706b      	strb	r3, [r5, #1]
 800a2e6:	2f01      	cmp	r7, #1
 800a2e8:	d031      	beq.n	800a34e <ucdr_deserialize_uint32_t+0xf2>
 800a2ea:	7873      	ldrb	r3, [r6, #1]
 800a2ec:	70ab      	strb	r3, [r5, #2]
 800a2ee:	2f02      	cmp	r7, #2
 800a2f0:	f105 0503 	add.w	r5, r5, #3
 800a2f4:	d02f      	beq.n	800a356 <ucdr_deserialize_uint32_t+0xfa>
 800a2f6:	7833      	ldrb	r3, [r6, #0]
 800a2f8:	702b      	strb	r3, [r5, #0]
 800a2fa:	6923      	ldr	r3, [r4, #16]
 800a2fc:	68a2      	ldr	r2, [r4, #8]
 800a2fe:	7da0      	ldrb	r0, [r4, #22]
 800a300:	2104      	movs	r1, #4
 800a302:	3304      	adds	r3, #4
 800a304:	444a      	add	r2, r9
 800a306:	1bdb      	subs	r3, r3, r7
 800a308:	7561      	strb	r1, [r4, #21]
 800a30a:	60a2      	str	r2, [r4, #8]
 800a30c:	6123      	str	r3, [r4, #16]
 800a30e:	f080 0001 	eor.w	r0, r0, #1
 800a312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a316:	2104      	movs	r1, #4
 800a318:	4620      	mov	r0, r4
 800a31a:	f000 fed1 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a31e:	2800      	cmp	r0, #0
 800a320:	d0c5      	beq.n	800a2ae <ucdr_deserialize_uint32_t+0x52>
 800a322:	7d23      	ldrb	r3, [r4, #20]
 800a324:	68a2      	ldr	r2, [r4, #8]
 800a326:	2b01      	cmp	r3, #1
 800a328:	d017      	beq.n	800a35a <ucdr_deserialize_uint32_t+0xfe>
 800a32a:	78d3      	ldrb	r3, [r2, #3]
 800a32c:	e7ad      	b.n	800a28a <ucdr_deserialize_uint32_t+0x2e>
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	602b      	str	r3, [r5, #0]
 800a332:	e7b4      	b.n	800a29e <ucdr_deserialize_uint32_t+0x42>
 800a334:	68a2      	ldr	r2, [r4, #8]
 800a336:	6923      	ldr	r3, [r4, #16]
 800a338:	7da0      	ldrb	r0, [r4, #22]
 800a33a:	f884 8015 	strb.w	r8, [r4, #21]
 800a33e:	1bd2      	subs	r2, r2, r7
 800a340:	1bdb      	subs	r3, r3, r7
 800a342:	60a2      	str	r2, [r4, #8]
 800a344:	6123      	str	r3, [r4, #16]
 800a346:	f080 0001 	eor.w	r0, r0, #1
 800a34a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a34e:	68a3      	ldr	r3, [r4, #8]
 800a350:	785b      	ldrb	r3, [r3, #1]
 800a352:	70ab      	strb	r3, [r5, #2]
 800a354:	3503      	adds	r5, #3
 800a356:	68a6      	ldr	r6, [r4, #8]
 800a358:	e7cd      	b.n	800a2f6 <ucdr_deserialize_uint32_t+0x9a>
 800a35a:	6813      	ldr	r3, [r2, #0]
 800a35c:	602b      	str	r3, [r5, #0]
 800a35e:	e79e      	b.n	800a29e <ucdr_deserialize_uint32_t+0x42>
 800a360:	4631      	mov	r1, r6
 800a362:	463a      	mov	r2, r7
 800a364:	4628      	mov	r0, r5
 800a366:	f00f fd78 	bl	8019e5a <memcpy>
 800a36a:	68a1      	ldr	r1, [r4, #8]
 800a36c:	464a      	mov	r2, r9
 800a36e:	19e8      	adds	r0, r5, r7
 800a370:	f00f fd73 	bl	8019e5a <memcpy>
 800a374:	e7c1      	b.n	800a2fa <ucdr_deserialize_uint32_t+0x9e>
 800a376:	bf00      	nop

0800a378 <ucdr_deserialize_endian_uint32_t>:
 800a378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a37c:	460e      	mov	r6, r1
 800a37e:	2104      	movs	r1, #4
 800a380:	4604      	mov	r4, r0
 800a382:	4615      	mov	r5, r2
 800a384:	f000 fef0 	bl	800b168 <ucdr_buffer_alignment>
 800a388:	4601      	mov	r1, r0
 800a38a:	4620      	mov	r0, r4
 800a38c:	f894 9015 	ldrb.w	r9, [r4, #21]
 800a390:	f000 ff2e 	bl	800b1f0 <ucdr_advance_buffer>
 800a394:	2104      	movs	r1, #4
 800a396:	4620      	mov	r0, r4
 800a398:	f000 fe86 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800a39c:	2800      	cmp	r0, #0
 800a39e:	d137      	bne.n	800a410 <ucdr_deserialize_endian_uint32_t+0x98>
 800a3a0:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800a3a4:	42bb      	cmp	r3, r7
 800a3a6:	d92e      	bls.n	800a406 <ucdr_deserialize_endian_uint32_t+0x8e>
 800a3a8:	eba3 0807 	sub.w	r8, r3, r7
 800a3ac:	60a3      	str	r3, [r4, #8]
 800a3ae:	6923      	ldr	r3, [r4, #16]
 800a3b0:	f1c8 0a04 	rsb	sl, r8, #4
 800a3b4:	4443      	add	r3, r8
 800a3b6:	6123      	str	r3, [r4, #16]
 800a3b8:	4651      	mov	r1, sl
 800a3ba:	4620      	mov	r0, r4
 800a3bc:	f000 fe80 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	d043      	beq.n	800a44c <ucdr_deserialize_endian_uint32_t+0xd4>
 800a3c4:	2e01      	cmp	r6, #1
 800a3c6:	d056      	beq.n	800a476 <ucdr_deserialize_endian_uint32_t+0xfe>
 800a3c8:	78fb      	ldrb	r3, [r7, #3]
 800a3ca:	702b      	strb	r3, [r5, #0]
 800a3cc:	78bb      	ldrb	r3, [r7, #2]
 800a3ce:	706b      	strb	r3, [r5, #1]
 800a3d0:	f1b8 0f01 	cmp.w	r8, #1
 800a3d4:	d049      	beq.n	800a46a <ucdr_deserialize_endian_uint32_t+0xf2>
 800a3d6:	787b      	ldrb	r3, [r7, #1]
 800a3d8:	70ab      	strb	r3, [r5, #2]
 800a3da:	f1b8 0f02 	cmp.w	r8, #2
 800a3de:	f105 0503 	add.w	r5, r5, #3
 800a3e2:	d046      	beq.n	800a472 <ucdr_deserialize_endian_uint32_t+0xfa>
 800a3e4:	783b      	ldrb	r3, [r7, #0]
 800a3e6:	702b      	strb	r3, [r5, #0]
 800a3e8:	6923      	ldr	r3, [r4, #16]
 800a3ea:	68a2      	ldr	r2, [r4, #8]
 800a3ec:	7da0      	ldrb	r0, [r4, #22]
 800a3ee:	2104      	movs	r1, #4
 800a3f0:	3304      	adds	r3, #4
 800a3f2:	4452      	add	r2, sl
 800a3f4:	eba3 0308 	sub.w	r3, r3, r8
 800a3f8:	7561      	strb	r1, [r4, #21]
 800a3fa:	60a2      	str	r2, [r4, #8]
 800a3fc:	6123      	str	r3, [r4, #16]
 800a3fe:	f080 0001 	eor.w	r0, r0, #1
 800a402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a406:	2104      	movs	r1, #4
 800a408:	4620      	mov	r0, r4
 800a40a:	f000 fe59 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a40e:	b1a8      	cbz	r0, 800a43c <ucdr_deserialize_endian_uint32_t+0xc4>
 800a410:	2e01      	cmp	r6, #1
 800a412:	68a3      	ldr	r3, [r4, #8]
 800a414:	d017      	beq.n	800a446 <ucdr_deserialize_endian_uint32_t+0xce>
 800a416:	78db      	ldrb	r3, [r3, #3]
 800a418:	702b      	strb	r3, [r5, #0]
 800a41a:	68a3      	ldr	r3, [r4, #8]
 800a41c:	789b      	ldrb	r3, [r3, #2]
 800a41e:	706b      	strb	r3, [r5, #1]
 800a420:	68a3      	ldr	r3, [r4, #8]
 800a422:	785b      	ldrb	r3, [r3, #1]
 800a424:	70ab      	strb	r3, [r5, #2]
 800a426:	68a3      	ldr	r3, [r4, #8]
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	70eb      	strb	r3, [r5, #3]
 800a42c:	68a2      	ldr	r2, [r4, #8]
 800a42e:	6923      	ldr	r3, [r4, #16]
 800a430:	3204      	adds	r2, #4
 800a432:	3304      	adds	r3, #4
 800a434:	2104      	movs	r1, #4
 800a436:	60a2      	str	r2, [r4, #8]
 800a438:	6123      	str	r3, [r4, #16]
 800a43a:	7561      	strb	r1, [r4, #21]
 800a43c:	7da0      	ldrb	r0, [r4, #22]
 800a43e:	f080 0001 	eor.w	r0, r0, #1
 800a442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	602b      	str	r3, [r5, #0]
 800a44a:	e7ef      	b.n	800a42c <ucdr_deserialize_endian_uint32_t+0xb4>
 800a44c:	68a2      	ldr	r2, [r4, #8]
 800a44e:	6923      	ldr	r3, [r4, #16]
 800a450:	7da0      	ldrb	r0, [r4, #22]
 800a452:	f884 9015 	strb.w	r9, [r4, #21]
 800a456:	eba2 0208 	sub.w	r2, r2, r8
 800a45a:	eba3 0308 	sub.w	r3, r3, r8
 800a45e:	60a2      	str	r2, [r4, #8]
 800a460:	6123      	str	r3, [r4, #16]
 800a462:	f080 0001 	eor.w	r0, r0, #1
 800a466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a46a:	68a3      	ldr	r3, [r4, #8]
 800a46c:	785b      	ldrb	r3, [r3, #1]
 800a46e:	70ab      	strb	r3, [r5, #2]
 800a470:	3503      	adds	r5, #3
 800a472:	68a7      	ldr	r7, [r4, #8]
 800a474:	e7b6      	b.n	800a3e4 <ucdr_deserialize_endian_uint32_t+0x6c>
 800a476:	4639      	mov	r1, r7
 800a478:	4642      	mov	r2, r8
 800a47a:	4628      	mov	r0, r5
 800a47c:	f00f fced 	bl	8019e5a <memcpy>
 800a480:	68a1      	ldr	r1, [r4, #8]
 800a482:	4652      	mov	r2, sl
 800a484:	eb05 0008 	add.w	r0, r5, r8
 800a488:	f00f fce7 	bl	8019e5a <memcpy>
 800a48c:	e7ac      	b.n	800a3e8 <ucdr_deserialize_endian_uint32_t+0x70>
 800a48e:	bf00      	nop

0800a490 <ucdr_serialize_uint64_t>:
 800a490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a494:	2108      	movs	r1, #8
 800a496:	b082      	sub	sp, #8
 800a498:	4604      	mov	r4, r0
 800a49a:	e9cd 2300 	strd	r2, r3, [sp]
 800a49e:	f000 fe63 	bl	800b168 <ucdr_buffer_alignment>
 800a4a2:	4601      	mov	r1, r0
 800a4a4:	4620      	mov	r0, r4
 800a4a6:	7d67      	ldrb	r7, [r4, #21]
 800a4a8:	f000 fea2 	bl	800b1f0 <ucdr_advance_buffer>
 800a4ac:	2108      	movs	r1, #8
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	f000 fdfa 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800a4b4:	2800      	cmp	r0, #0
 800a4b6:	d14d      	bne.n	800a554 <ucdr_serialize_uint64_t+0xc4>
 800a4b8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a4bc:	42ab      	cmp	r3, r5
 800a4be:	d944      	bls.n	800a54a <ucdr_serialize_uint64_t+0xba>
 800a4c0:	1b5e      	subs	r6, r3, r5
 800a4c2:	60a3      	str	r3, [r4, #8]
 800a4c4:	6923      	ldr	r3, [r4, #16]
 800a4c6:	f1c6 0808 	rsb	r8, r6, #8
 800a4ca:	4433      	add	r3, r6
 800a4cc:	6123      	str	r3, [r4, #16]
 800a4ce:	4641      	mov	r1, r8
 800a4d0:	4620      	mov	r0, r4
 800a4d2:	f000 fdf5 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a4d6:	2800      	cmp	r0, #0
 800a4d8:	d072      	beq.n	800a5c0 <ucdr_serialize_uint64_t+0x130>
 800a4da:	7d23      	ldrb	r3, [r4, #20]
 800a4dc:	2b01      	cmp	r3, #1
 800a4de:	f000 8092 	beq.w	800a606 <ucdr_serialize_uint64_t+0x176>
 800a4e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a4e6:	702b      	strb	r3, [r5, #0]
 800a4e8:	2e01      	cmp	r6, #1
 800a4ea:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a4ee:	706b      	strb	r3, [r5, #1]
 800a4f0:	d073      	beq.n	800a5da <ucdr_serialize_uint64_t+0x14a>
 800a4f2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a4f6:	70ab      	strb	r3, [r5, #2]
 800a4f8:	2e02      	cmp	r6, #2
 800a4fa:	d072      	beq.n	800a5e2 <ucdr_serialize_uint64_t+0x152>
 800a4fc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a500:	70eb      	strb	r3, [r5, #3]
 800a502:	2e03      	cmp	r6, #3
 800a504:	d071      	beq.n	800a5ea <ucdr_serialize_uint64_t+0x15a>
 800a506:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a50a:	712b      	strb	r3, [r5, #4]
 800a50c:	2e04      	cmp	r6, #4
 800a50e:	d070      	beq.n	800a5f2 <ucdr_serialize_uint64_t+0x162>
 800a510:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800a514:	716b      	strb	r3, [r5, #5]
 800a516:	2e05      	cmp	r6, #5
 800a518:	d06f      	beq.n	800a5fa <ucdr_serialize_uint64_t+0x16a>
 800a51a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800a51e:	71ab      	strb	r3, [r5, #6]
 800a520:	2e06      	cmp	r6, #6
 800a522:	d06e      	beq.n	800a602 <ucdr_serialize_uint64_t+0x172>
 800a524:	3507      	adds	r5, #7
 800a526:	f89d 3000 	ldrb.w	r3, [sp]
 800a52a:	702b      	strb	r3, [r5, #0]
 800a52c:	6923      	ldr	r3, [r4, #16]
 800a52e:	68a2      	ldr	r2, [r4, #8]
 800a530:	7da0      	ldrb	r0, [r4, #22]
 800a532:	3308      	adds	r3, #8
 800a534:	4442      	add	r2, r8
 800a536:	1b9b      	subs	r3, r3, r6
 800a538:	2108      	movs	r1, #8
 800a53a:	f080 0001 	eor.w	r0, r0, #1
 800a53e:	60a2      	str	r2, [r4, #8]
 800a540:	6123      	str	r3, [r4, #16]
 800a542:	7561      	strb	r1, [r4, #21]
 800a544:	b002      	add	sp, #8
 800a546:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a54a:	2108      	movs	r1, #8
 800a54c:	4620      	mov	r0, r4
 800a54e:	f000 fdb7 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a552:	b350      	cbz	r0, 800a5aa <ucdr_serialize_uint64_t+0x11a>
 800a554:	7d22      	ldrb	r2, [r4, #20]
 800a556:	68a3      	ldr	r3, [r4, #8]
 800a558:	2a01      	cmp	r2, #1
 800a55a:	d02c      	beq.n	800a5b6 <ucdr_serialize_uint64_t+0x126>
 800a55c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a560:	701a      	strb	r2, [r3, #0]
 800a562:	68a3      	ldr	r3, [r4, #8]
 800a564:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a568:	705a      	strb	r2, [r3, #1]
 800a56a:	68a3      	ldr	r3, [r4, #8]
 800a56c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a570:	709a      	strb	r2, [r3, #2]
 800a572:	68a3      	ldr	r3, [r4, #8]
 800a574:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a578:	70da      	strb	r2, [r3, #3]
 800a57a:	68a3      	ldr	r3, [r4, #8]
 800a57c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a580:	711a      	strb	r2, [r3, #4]
 800a582:	68a3      	ldr	r3, [r4, #8]
 800a584:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800a588:	715a      	strb	r2, [r3, #5]
 800a58a:	68a3      	ldr	r3, [r4, #8]
 800a58c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800a590:	719a      	strb	r2, [r3, #6]
 800a592:	68a3      	ldr	r3, [r4, #8]
 800a594:	f89d 2000 	ldrb.w	r2, [sp]
 800a598:	71da      	strb	r2, [r3, #7]
 800a59a:	68a2      	ldr	r2, [r4, #8]
 800a59c:	6923      	ldr	r3, [r4, #16]
 800a59e:	3208      	adds	r2, #8
 800a5a0:	3308      	adds	r3, #8
 800a5a2:	2108      	movs	r1, #8
 800a5a4:	60a2      	str	r2, [r4, #8]
 800a5a6:	6123      	str	r3, [r4, #16]
 800a5a8:	7561      	strb	r1, [r4, #21]
 800a5aa:	7da0      	ldrb	r0, [r4, #22]
 800a5ac:	f080 0001 	eor.w	r0, r0, #1
 800a5b0:	b002      	add	sp, #8
 800a5b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a5ba:	6019      	str	r1, [r3, #0]
 800a5bc:	605a      	str	r2, [r3, #4]
 800a5be:	e7ec      	b.n	800a59a <ucdr_serialize_uint64_t+0x10a>
 800a5c0:	68a2      	ldr	r2, [r4, #8]
 800a5c2:	6923      	ldr	r3, [r4, #16]
 800a5c4:	7da0      	ldrb	r0, [r4, #22]
 800a5c6:	7567      	strb	r7, [r4, #21]
 800a5c8:	1b92      	subs	r2, r2, r6
 800a5ca:	1b9b      	subs	r3, r3, r6
 800a5cc:	f080 0001 	eor.w	r0, r0, #1
 800a5d0:	60a2      	str	r2, [r4, #8]
 800a5d2:	6123      	str	r3, [r4, #16]
 800a5d4:	b002      	add	sp, #8
 800a5d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5da:	68a3      	ldr	r3, [r4, #8]
 800a5dc:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a5e0:	701a      	strb	r2, [r3, #0]
 800a5e2:	68a3      	ldr	r3, [r4, #8]
 800a5e4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a5e8:	701a      	strb	r2, [r3, #0]
 800a5ea:	68a3      	ldr	r3, [r4, #8]
 800a5ec:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a5f0:	701a      	strb	r2, [r3, #0]
 800a5f2:	68a3      	ldr	r3, [r4, #8]
 800a5f4:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800a5f8:	701a      	strb	r2, [r3, #0]
 800a5fa:	68a3      	ldr	r3, [r4, #8]
 800a5fc:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800a600:	701a      	strb	r2, [r3, #0]
 800a602:	68a5      	ldr	r5, [r4, #8]
 800a604:	e78f      	b.n	800a526 <ucdr_serialize_uint64_t+0x96>
 800a606:	4628      	mov	r0, r5
 800a608:	466d      	mov	r5, sp
 800a60a:	4632      	mov	r2, r6
 800a60c:	4629      	mov	r1, r5
 800a60e:	f00f fc24 	bl	8019e5a <memcpy>
 800a612:	68a0      	ldr	r0, [r4, #8]
 800a614:	4642      	mov	r2, r8
 800a616:	19a9      	adds	r1, r5, r6
 800a618:	f00f fc1f 	bl	8019e5a <memcpy>
 800a61c:	e786      	b.n	800a52c <ucdr_serialize_uint64_t+0x9c>
 800a61e:	bf00      	nop

0800a620 <ucdr_serialize_int16_t>:
 800a620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a624:	b082      	sub	sp, #8
 800a626:	460b      	mov	r3, r1
 800a628:	2102      	movs	r1, #2
 800a62a:	4604      	mov	r4, r0
 800a62c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800a630:	f000 fd9a 	bl	800b168 <ucdr_buffer_alignment>
 800a634:	4601      	mov	r1, r0
 800a636:	4620      	mov	r0, r4
 800a638:	7d67      	ldrb	r7, [r4, #21]
 800a63a:	f000 fdd9 	bl	800b1f0 <ucdr_advance_buffer>
 800a63e:	2102      	movs	r1, #2
 800a640:	4620      	mov	r0, r4
 800a642:	f000 fd31 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800a646:	b1c0      	cbz	r0, 800a67a <ucdr_serialize_int16_t+0x5a>
 800a648:	7d22      	ldrb	r2, [r4, #20]
 800a64a:	68a3      	ldr	r3, [r4, #8]
 800a64c:	2a01      	cmp	r2, #1
 800a64e:	d04e      	beq.n	800a6ee <ucdr_serialize_int16_t+0xce>
 800a650:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a654:	701a      	strb	r2, [r3, #0]
 800a656:	68a3      	ldr	r3, [r4, #8]
 800a658:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a65c:	705a      	strb	r2, [r3, #1]
 800a65e:	68a2      	ldr	r2, [r4, #8]
 800a660:	6923      	ldr	r3, [r4, #16]
 800a662:	3202      	adds	r2, #2
 800a664:	3302      	adds	r3, #2
 800a666:	2102      	movs	r1, #2
 800a668:	60a2      	str	r2, [r4, #8]
 800a66a:	6123      	str	r3, [r4, #16]
 800a66c:	7561      	strb	r1, [r4, #21]
 800a66e:	7da0      	ldrb	r0, [r4, #22]
 800a670:	f080 0001 	eor.w	r0, r0, #1
 800a674:	b002      	add	sp, #8
 800a676:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a67a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a67e:	42ab      	cmp	r3, r5
 800a680:	d923      	bls.n	800a6ca <ucdr_serialize_int16_t+0xaa>
 800a682:	1b5e      	subs	r6, r3, r5
 800a684:	60a3      	str	r3, [r4, #8]
 800a686:	6923      	ldr	r3, [r4, #16]
 800a688:	f1c6 0802 	rsb	r8, r6, #2
 800a68c:	4433      	add	r3, r6
 800a68e:	6123      	str	r3, [r4, #16]
 800a690:	4641      	mov	r1, r8
 800a692:	4620      	mov	r0, r4
 800a694:	f000 fd14 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a698:	b368      	cbz	r0, 800a6f6 <ucdr_serialize_int16_t+0xd6>
 800a69a:	7d23      	ldrb	r3, [r4, #20]
 800a69c:	2b01      	cmp	r3, #1
 800a69e:	d03b      	beq.n	800a718 <ucdr_serialize_int16_t+0xf8>
 800a6a0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a6a4:	702b      	strb	r3, [r5, #0]
 800a6a6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a6aa:	706b      	strb	r3, [r5, #1]
 800a6ac:	6923      	ldr	r3, [r4, #16]
 800a6ae:	68a2      	ldr	r2, [r4, #8]
 800a6b0:	7da0      	ldrb	r0, [r4, #22]
 800a6b2:	3302      	adds	r3, #2
 800a6b4:	4442      	add	r2, r8
 800a6b6:	1b9b      	subs	r3, r3, r6
 800a6b8:	2102      	movs	r1, #2
 800a6ba:	f080 0001 	eor.w	r0, r0, #1
 800a6be:	60a2      	str	r2, [r4, #8]
 800a6c0:	6123      	str	r3, [r4, #16]
 800a6c2:	7561      	strb	r1, [r4, #21]
 800a6c4:	b002      	add	sp, #8
 800a6c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6ca:	2102      	movs	r1, #2
 800a6cc:	4620      	mov	r0, r4
 800a6ce:	f000 fcf7 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a6d2:	2800      	cmp	r0, #0
 800a6d4:	d0cb      	beq.n	800a66e <ucdr_serialize_int16_t+0x4e>
 800a6d6:	7d23      	ldrb	r3, [r4, #20]
 800a6d8:	68a2      	ldr	r2, [r4, #8]
 800a6da:	2b01      	cmp	r3, #1
 800a6dc:	d018      	beq.n	800a710 <ucdr_serialize_int16_t+0xf0>
 800a6de:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a6e2:	7013      	strb	r3, [r2, #0]
 800a6e4:	68a3      	ldr	r3, [r4, #8]
 800a6e6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a6ea:	705a      	strb	r2, [r3, #1]
 800a6ec:	e7b7      	b.n	800a65e <ucdr_serialize_int16_t+0x3e>
 800a6ee:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800a6f2:	801a      	strh	r2, [r3, #0]
 800a6f4:	e7b3      	b.n	800a65e <ucdr_serialize_int16_t+0x3e>
 800a6f6:	68a2      	ldr	r2, [r4, #8]
 800a6f8:	6923      	ldr	r3, [r4, #16]
 800a6fa:	7da0      	ldrb	r0, [r4, #22]
 800a6fc:	7567      	strb	r7, [r4, #21]
 800a6fe:	1b92      	subs	r2, r2, r6
 800a700:	1b9b      	subs	r3, r3, r6
 800a702:	f080 0001 	eor.w	r0, r0, #1
 800a706:	60a2      	str	r2, [r4, #8]
 800a708:	6123      	str	r3, [r4, #16]
 800a70a:	b002      	add	sp, #8
 800a70c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a710:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800a714:	8013      	strh	r3, [r2, #0]
 800a716:	e7a2      	b.n	800a65e <ucdr_serialize_int16_t+0x3e>
 800a718:	4628      	mov	r0, r5
 800a71a:	f10d 0506 	add.w	r5, sp, #6
 800a71e:	4632      	mov	r2, r6
 800a720:	4629      	mov	r1, r5
 800a722:	f00f fb9a 	bl	8019e5a <memcpy>
 800a726:	68a0      	ldr	r0, [r4, #8]
 800a728:	4642      	mov	r2, r8
 800a72a:	19a9      	adds	r1, r5, r6
 800a72c:	f00f fb95 	bl	8019e5a <memcpy>
 800a730:	e7bc      	b.n	800a6ac <ucdr_serialize_int16_t+0x8c>
 800a732:	bf00      	nop

0800a734 <ucdr_deserialize_int16_t>:
 800a734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a738:	460d      	mov	r5, r1
 800a73a:	2102      	movs	r1, #2
 800a73c:	4604      	mov	r4, r0
 800a73e:	f000 fd13 	bl	800b168 <ucdr_buffer_alignment>
 800a742:	4601      	mov	r1, r0
 800a744:	4620      	mov	r0, r4
 800a746:	f894 8015 	ldrb.w	r8, [r4, #21]
 800a74a:	f000 fd51 	bl	800b1f0 <ucdr_advance_buffer>
 800a74e:	2102      	movs	r1, #2
 800a750:	4620      	mov	r0, r4
 800a752:	f000 fca9 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800a756:	b1a8      	cbz	r0, 800a784 <ucdr_deserialize_int16_t+0x50>
 800a758:	7d22      	ldrb	r2, [r4, #20]
 800a75a:	68a3      	ldr	r3, [r4, #8]
 800a75c:	2a01      	cmp	r2, #1
 800a75e:	d046      	beq.n	800a7ee <ucdr_deserialize_int16_t+0xba>
 800a760:	785b      	ldrb	r3, [r3, #1]
 800a762:	702b      	strb	r3, [r5, #0]
 800a764:	68a3      	ldr	r3, [r4, #8]
 800a766:	781b      	ldrb	r3, [r3, #0]
 800a768:	706b      	strb	r3, [r5, #1]
 800a76a:	68a2      	ldr	r2, [r4, #8]
 800a76c:	6923      	ldr	r3, [r4, #16]
 800a76e:	3202      	adds	r2, #2
 800a770:	3302      	adds	r3, #2
 800a772:	2102      	movs	r1, #2
 800a774:	60a2      	str	r2, [r4, #8]
 800a776:	6123      	str	r3, [r4, #16]
 800a778:	7561      	strb	r1, [r4, #21]
 800a77a:	7da0      	ldrb	r0, [r4, #22]
 800a77c:	f080 0001 	eor.w	r0, r0, #1
 800a780:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a784:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800a788:	42be      	cmp	r6, r7
 800a78a:	d920      	bls.n	800a7ce <ucdr_deserialize_int16_t+0x9a>
 800a78c:	6923      	ldr	r3, [r4, #16]
 800a78e:	60a6      	str	r6, [r4, #8]
 800a790:	1bf6      	subs	r6, r6, r7
 800a792:	4433      	add	r3, r6
 800a794:	f1c6 0902 	rsb	r9, r6, #2
 800a798:	6123      	str	r3, [r4, #16]
 800a79a:	4649      	mov	r1, r9
 800a79c:	4620      	mov	r0, r4
 800a79e:	f000 fc8f 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a7a2:	b338      	cbz	r0, 800a7f4 <ucdr_deserialize_int16_t+0xc0>
 800a7a4:	7d23      	ldrb	r3, [r4, #20]
 800a7a6:	2b01      	cmp	r3, #1
 800a7a8:	d034      	beq.n	800a814 <ucdr_deserialize_int16_t+0xe0>
 800a7aa:	787b      	ldrb	r3, [r7, #1]
 800a7ac:	702b      	strb	r3, [r5, #0]
 800a7ae:	783b      	ldrb	r3, [r7, #0]
 800a7b0:	706b      	strb	r3, [r5, #1]
 800a7b2:	6923      	ldr	r3, [r4, #16]
 800a7b4:	68a2      	ldr	r2, [r4, #8]
 800a7b6:	7da0      	ldrb	r0, [r4, #22]
 800a7b8:	2102      	movs	r1, #2
 800a7ba:	3302      	adds	r3, #2
 800a7bc:	444a      	add	r2, r9
 800a7be:	1b9b      	subs	r3, r3, r6
 800a7c0:	7561      	strb	r1, [r4, #21]
 800a7c2:	60a2      	str	r2, [r4, #8]
 800a7c4:	6123      	str	r3, [r4, #16]
 800a7c6:	f080 0001 	eor.w	r0, r0, #1
 800a7ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7ce:	2102      	movs	r1, #2
 800a7d0:	4620      	mov	r0, r4
 800a7d2:	f000 fc75 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a7d6:	2800      	cmp	r0, #0
 800a7d8:	d0cf      	beq.n	800a77a <ucdr_deserialize_int16_t+0x46>
 800a7da:	7d23      	ldrb	r3, [r4, #20]
 800a7dc:	68a2      	ldr	r2, [r4, #8]
 800a7de:	2b01      	cmp	r3, #1
 800a7e0:	d015      	beq.n	800a80e <ucdr_deserialize_int16_t+0xda>
 800a7e2:	7853      	ldrb	r3, [r2, #1]
 800a7e4:	702b      	strb	r3, [r5, #0]
 800a7e6:	68a3      	ldr	r3, [r4, #8]
 800a7e8:	781b      	ldrb	r3, [r3, #0]
 800a7ea:	706b      	strb	r3, [r5, #1]
 800a7ec:	e7bd      	b.n	800a76a <ucdr_deserialize_int16_t+0x36>
 800a7ee:	881b      	ldrh	r3, [r3, #0]
 800a7f0:	802b      	strh	r3, [r5, #0]
 800a7f2:	e7ba      	b.n	800a76a <ucdr_deserialize_int16_t+0x36>
 800a7f4:	68a2      	ldr	r2, [r4, #8]
 800a7f6:	6923      	ldr	r3, [r4, #16]
 800a7f8:	7da0      	ldrb	r0, [r4, #22]
 800a7fa:	f884 8015 	strb.w	r8, [r4, #21]
 800a7fe:	1b92      	subs	r2, r2, r6
 800a800:	1b9b      	subs	r3, r3, r6
 800a802:	60a2      	str	r2, [r4, #8]
 800a804:	6123      	str	r3, [r4, #16]
 800a806:	f080 0001 	eor.w	r0, r0, #1
 800a80a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a80e:	8813      	ldrh	r3, [r2, #0]
 800a810:	802b      	strh	r3, [r5, #0]
 800a812:	e7aa      	b.n	800a76a <ucdr_deserialize_int16_t+0x36>
 800a814:	4639      	mov	r1, r7
 800a816:	4632      	mov	r2, r6
 800a818:	4628      	mov	r0, r5
 800a81a:	f00f fb1e 	bl	8019e5a <memcpy>
 800a81e:	68a1      	ldr	r1, [r4, #8]
 800a820:	464a      	mov	r2, r9
 800a822:	19a8      	adds	r0, r5, r6
 800a824:	f00f fb19 	bl	8019e5a <memcpy>
 800a828:	e7c3      	b.n	800a7b2 <ucdr_deserialize_int16_t+0x7e>
 800a82a:	bf00      	nop

0800a82c <ucdr_serialize_int32_t>:
 800a82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a830:	b082      	sub	sp, #8
 800a832:	4604      	mov	r4, r0
 800a834:	9101      	str	r1, [sp, #4]
 800a836:	2104      	movs	r1, #4
 800a838:	f000 fc96 	bl	800b168 <ucdr_buffer_alignment>
 800a83c:	4601      	mov	r1, r0
 800a83e:	4620      	mov	r0, r4
 800a840:	7d67      	ldrb	r7, [r4, #21]
 800a842:	f000 fcd5 	bl	800b1f0 <ucdr_advance_buffer>
 800a846:	2104      	movs	r1, #4
 800a848:	4620      	mov	r0, r4
 800a84a:	f000 fc2d 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800a84e:	b300      	cbz	r0, 800a892 <ucdr_serialize_int32_t+0x66>
 800a850:	7d22      	ldrb	r2, [r4, #20]
 800a852:	68a3      	ldr	r3, [r4, #8]
 800a854:	2a01      	cmp	r2, #1
 800a856:	d05d      	beq.n	800a914 <ucdr_serialize_int32_t+0xe8>
 800a858:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a85c:	701a      	strb	r2, [r3, #0]
 800a85e:	68a3      	ldr	r3, [r4, #8]
 800a860:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a864:	705a      	strb	r2, [r3, #1]
 800a866:	68a3      	ldr	r3, [r4, #8]
 800a868:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a86c:	709a      	strb	r2, [r3, #2]
 800a86e:	68a3      	ldr	r3, [r4, #8]
 800a870:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a874:	70da      	strb	r2, [r3, #3]
 800a876:	68a2      	ldr	r2, [r4, #8]
 800a878:	6923      	ldr	r3, [r4, #16]
 800a87a:	3204      	adds	r2, #4
 800a87c:	3304      	adds	r3, #4
 800a87e:	2104      	movs	r1, #4
 800a880:	60a2      	str	r2, [r4, #8]
 800a882:	6123      	str	r3, [r4, #16]
 800a884:	7561      	strb	r1, [r4, #21]
 800a886:	7da0      	ldrb	r0, [r4, #22]
 800a888:	f080 0001 	eor.w	r0, r0, #1
 800a88c:	b002      	add	sp, #8
 800a88e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a892:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a896:	42ab      	cmp	r3, r5
 800a898:	d92e      	bls.n	800a8f8 <ucdr_serialize_int32_t+0xcc>
 800a89a:	1b5e      	subs	r6, r3, r5
 800a89c:	60a3      	str	r3, [r4, #8]
 800a89e:	6923      	ldr	r3, [r4, #16]
 800a8a0:	f1c6 0804 	rsb	r8, r6, #4
 800a8a4:	4433      	add	r3, r6
 800a8a6:	6123      	str	r3, [r4, #16]
 800a8a8:	4641      	mov	r1, r8
 800a8aa:	4620      	mov	r0, r4
 800a8ac:	f000 fc08 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a8b0:	b398      	cbz	r0, 800a91a <ucdr_serialize_int32_t+0xee>
 800a8b2:	7d23      	ldrb	r3, [r4, #20]
 800a8b4:	2b01      	cmp	r3, #1
 800a8b6:	d046      	beq.n	800a946 <ucdr_serialize_int32_t+0x11a>
 800a8b8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a8bc:	702b      	strb	r3, [r5, #0]
 800a8be:	2e01      	cmp	r6, #1
 800a8c0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a8c4:	706b      	strb	r3, [r5, #1]
 800a8c6:	d035      	beq.n	800a934 <ucdr_serialize_int32_t+0x108>
 800a8c8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a8cc:	70ab      	strb	r3, [r5, #2]
 800a8ce:	2e02      	cmp	r6, #2
 800a8d0:	d034      	beq.n	800a93c <ucdr_serialize_int32_t+0x110>
 800a8d2:	3503      	adds	r5, #3
 800a8d4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a8d8:	702b      	strb	r3, [r5, #0]
 800a8da:	6923      	ldr	r3, [r4, #16]
 800a8dc:	68a2      	ldr	r2, [r4, #8]
 800a8de:	7da0      	ldrb	r0, [r4, #22]
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	4442      	add	r2, r8
 800a8e4:	1b9b      	subs	r3, r3, r6
 800a8e6:	2104      	movs	r1, #4
 800a8e8:	f080 0001 	eor.w	r0, r0, #1
 800a8ec:	60a2      	str	r2, [r4, #8]
 800a8ee:	6123      	str	r3, [r4, #16]
 800a8f0:	7561      	strb	r1, [r4, #21]
 800a8f2:	b002      	add	sp, #8
 800a8f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8f8:	2104      	movs	r1, #4
 800a8fa:	4620      	mov	r0, r4
 800a8fc:	f000 fbe0 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a900:	2800      	cmp	r0, #0
 800a902:	d0c0      	beq.n	800a886 <ucdr_serialize_int32_t+0x5a>
 800a904:	7d23      	ldrb	r3, [r4, #20]
 800a906:	68a2      	ldr	r2, [r4, #8]
 800a908:	2b01      	cmp	r3, #1
 800a90a:	d019      	beq.n	800a940 <ucdr_serialize_int32_t+0x114>
 800a90c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a910:	7013      	strb	r3, [r2, #0]
 800a912:	e7a4      	b.n	800a85e <ucdr_serialize_int32_t+0x32>
 800a914:	9a01      	ldr	r2, [sp, #4]
 800a916:	601a      	str	r2, [r3, #0]
 800a918:	e7ad      	b.n	800a876 <ucdr_serialize_int32_t+0x4a>
 800a91a:	68a2      	ldr	r2, [r4, #8]
 800a91c:	6923      	ldr	r3, [r4, #16]
 800a91e:	7da0      	ldrb	r0, [r4, #22]
 800a920:	7567      	strb	r7, [r4, #21]
 800a922:	1b92      	subs	r2, r2, r6
 800a924:	1b9b      	subs	r3, r3, r6
 800a926:	f080 0001 	eor.w	r0, r0, #1
 800a92a:	60a2      	str	r2, [r4, #8]
 800a92c:	6123      	str	r3, [r4, #16]
 800a92e:	b002      	add	sp, #8
 800a930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a934:	68a3      	ldr	r3, [r4, #8]
 800a936:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a93a:	701a      	strb	r2, [r3, #0]
 800a93c:	68a5      	ldr	r5, [r4, #8]
 800a93e:	e7c9      	b.n	800a8d4 <ucdr_serialize_int32_t+0xa8>
 800a940:	9b01      	ldr	r3, [sp, #4]
 800a942:	6013      	str	r3, [r2, #0]
 800a944:	e797      	b.n	800a876 <ucdr_serialize_int32_t+0x4a>
 800a946:	4628      	mov	r0, r5
 800a948:	ad01      	add	r5, sp, #4
 800a94a:	4632      	mov	r2, r6
 800a94c:	4629      	mov	r1, r5
 800a94e:	f00f fa84 	bl	8019e5a <memcpy>
 800a952:	68a0      	ldr	r0, [r4, #8]
 800a954:	4642      	mov	r2, r8
 800a956:	19a9      	adds	r1, r5, r6
 800a958:	f00f fa7f 	bl	8019e5a <memcpy>
 800a95c:	e7bd      	b.n	800a8da <ucdr_serialize_int32_t+0xae>
 800a95e:	bf00      	nop

0800a960 <ucdr_deserialize_int32_t>:
 800a960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a964:	460d      	mov	r5, r1
 800a966:	2104      	movs	r1, #4
 800a968:	4604      	mov	r4, r0
 800a96a:	f000 fbfd 	bl	800b168 <ucdr_buffer_alignment>
 800a96e:	4601      	mov	r1, r0
 800a970:	4620      	mov	r0, r4
 800a972:	f894 8015 	ldrb.w	r8, [r4, #21]
 800a976:	f000 fc3b 	bl	800b1f0 <ucdr_advance_buffer>
 800a97a:	2104      	movs	r1, #4
 800a97c:	4620      	mov	r0, r4
 800a97e:	f000 fb93 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800a982:	b1d8      	cbz	r0, 800a9bc <ucdr_deserialize_int32_t+0x5c>
 800a984:	7d22      	ldrb	r2, [r4, #20]
 800a986:	68a3      	ldr	r3, [r4, #8]
 800a988:	2a01      	cmp	r2, #1
 800a98a:	d052      	beq.n	800aa32 <ucdr_deserialize_int32_t+0xd2>
 800a98c:	78db      	ldrb	r3, [r3, #3]
 800a98e:	702b      	strb	r3, [r5, #0]
 800a990:	68a3      	ldr	r3, [r4, #8]
 800a992:	789b      	ldrb	r3, [r3, #2]
 800a994:	706b      	strb	r3, [r5, #1]
 800a996:	68a3      	ldr	r3, [r4, #8]
 800a998:	785b      	ldrb	r3, [r3, #1]
 800a99a:	70ab      	strb	r3, [r5, #2]
 800a99c:	68a3      	ldr	r3, [r4, #8]
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	70eb      	strb	r3, [r5, #3]
 800a9a2:	68a2      	ldr	r2, [r4, #8]
 800a9a4:	6923      	ldr	r3, [r4, #16]
 800a9a6:	3204      	adds	r2, #4
 800a9a8:	3304      	adds	r3, #4
 800a9aa:	2104      	movs	r1, #4
 800a9ac:	60a2      	str	r2, [r4, #8]
 800a9ae:	6123      	str	r3, [r4, #16]
 800a9b0:	7561      	strb	r1, [r4, #21]
 800a9b2:	7da0      	ldrb	r0, [r4, #22]
 800a9b4:	f080 0001 	eor.w	r0, r0, #1
 800a9b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9bc:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800a9c0:	42b7      	cmp	r7, r6
 800a9c2:	d92a      	bls.n	800aa1a <ucdr_deserialize_int32_t+0xba>
 800a9c4:	6923      	ldr	r3, [r4, #16]
 800a9c6:	60a7      	str	r7, [r4, #8]
 800a9c8:	1bbf      	subs	r7, r7, r6
 800a9ca:	443b      	add	r3, r7
 800a9cc:	f1c7 0904 	rsb	r9, r7, #4
 800a9d0:	6123      	str	r3, [r4, #16]
 800a9d2:	4649      	mov	r1, r9
 800a9d4:	4620      	mov	r0, r4
 800a9d6:	f000 fb73 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800a9da:	b368      	cbz	r0, 800aa38 <ucdr_deserialize_int32_t+0xd8>
 800a9dc:	7d23      	ldrb	r3, [r4, #20]
 800a9de:	2b01      	cmp	r3, #1
 800a9e0:	d040      	beq.n	800aa64 <ucdr_deserialize_int32_t+0x104>
 800a9e2:	78f3      	ldrb	r3, [r6, #3]
 800a9e4:	702b      	strb	r3, [r5, #0]
 800a9e6:	78b3      	ldrb	r3, [r6, #2]
 800a9e8:	706b      	strb	r3, [r5, #1]
 800a9ea:	2f01      	cmp	r7, #1
 800a9ec:	d031      	beq.n	800aa52 <ucdr_deserialize_int32_t+0xf2>
 800a9ee:	7873      	ldrb	r3, [r6, #1]
 800a9f0:	70ab      	strb	r3, [r5, #2]
 800a9f2:	2f02      	cmp	r7, #2
 800a9f4:	f105 0503 	add.w	r5, r5, #3
 800a9f8:	d02f      	beq.n	800aa5a <ucdr_deserialize_int32_t+0xfa>
 800a9fa:	7833      	ldrb	r3, [r6, #0]
 800a9fc:	702b      	strb	r3, [r5, #0]
 800a9fe:	6923      	ldr	r3, [r4, #16]
 800aa00:	68a2      	ldr	r2, [r4, #8]
 800aa02:	7da0      	ldrb	r0, [r4, #22]
 800aa04:	2104      	movs	r1, #4
 800aa06:	3304      	adds	r3, #4
 800aa08:	444a      	add	r2, r9
 800aa0a:	1bdb      	subs	r3, r3, r7
 800aa0c:	7561      	strb	r1, [r4, #21]
 800aa0e:	60a2      	str	r2, [r4, #8]
 800aa10:	6123      	str	r3, [r4, #16]
 800aa12:	f080 0001 	eor.w	r0, r0, #1
 800aa16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa1a:	2104      	movs	r1, #4
 800aa1c:	4620      	mov	r0, r4
 800aa1e:	f000 fb4f 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800aa22:	2800      	cmp	r0, #0
 800aa24:	d0c5      	beq.n	800a9b2 <ucdr_deserialize_int32_t+0x52>
 800aa26:	7d23      	ldrb	r3, [r4, #20]
 800aa28:	68a2      	ldr	r2, [r4, #8]
 800aa2a:	2b01      	cmp	r3, #1
 800aa2c:	d017      	beq.n	800aa5e <ucdr_deserialize_int32_t+0xfe>
 800aa2e:	78d3      	ldrb	r3, [r2, #3]
 800aa30:	e7ad      	b.n	800a98e <ucdr_deserialize_int32_t+0x2e>
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	602b      	str	r3, [r5, #0]
 800aa36:	e7b4      	b.n	800a9a2 <ucdr_deserialize_int32_t+0x42>
 800aa38:	68a2      	ldr	r2, [r4, #8]
 800aa3a:	6923      	ldr	r3, [r4, #16]
 800aa3c:	7da0      	ldrb	r0, [r4, #22]
 800aa3e:	f884 8015 	strb.w	r8, [r4, #21]
 800aa42:	1bd2      	subs	r2, r2, r7
 800aa44:	1bdb      	subs	r3, r3, r7
 800aa46:	60a2      	str	r2, [r4, #8]
 800aa48:	6123      	str	r3, [r4, #16]
 800aa4a:	f080 0001 	eor.w	r0, r0, #1
 800aa4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa52:	68a3      	ldr	r3, [r4, #8]
 800aa54:	785b      	ldrb	r3, [r3, #1]
 800aa56:	70ab      	strb	r3, [r5, #2]
 800aa58:	3503      	adds	r5, #3
 800aa5a:	68a6      	ldr	r6, [r4, #8]
 800aa5c:	e7cd      	b.n	800a9fa <ucdr_deserialize_int32_t+0x9a>
 800aa5e:	6813      	ldr	r3, [r2, #0]
 800aa60:	602b      	str	r3, [r5, #0]
 800aa62:	e79e      	b.n	800a9a2 <ucdr_deserialize_int32_t+0x42>
 800aa64:	4631      	mov	r1, r6
 800aa66:	463a      	mov	r2, r7
 800aa68:	4628      	mov	r0, r5
 800aa6a:	f00f f9f6 	bl	8019e5a <memcpy>
 800aa6e:	68a1      	ldr	r1, [r4, #8]
 800aa70:	464a      	mov	r2, r9
 800aa72:	19e8      	adds	r0, r5, r7
 800aa74:	f00f f9f1 	bl	8019e5a <memcpy>
 800aa78:	e7c1      	b.n	800a9fe <ucdr_deserialize_int32_t+0x9e>
 800aa7a:	bf00      	nop

0800aa7c <ucdr_serialize_double>:
 800aa7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa80:	2108      	movs	r1, #8
 800aa82:	b082      	sub	sp, #8
 800aa84:	4604      	mov	r4, r0
 800aa86:	ed8d 0b00 	vstr	d0, [sp]
 800aa8a:	f000 fb6d 	bl	800b168 <ucdr_buffer_alignment>
 800aa8e:	4601      	mov	r1, r0
 800aa90:	4620      	mov	r0, r4
 800aa92:	7d67      	ldrb	r7, [r4, #21]
 800aa94:	f000 fbac 	bl	800b1f0 <ucdr_advance_buffer>
 800aa98:	2108      	movs	r1, #8
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	f000 fb04 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800aaa0:	2800      	cmp	r0, #0
 800aaa2:	d14d      	bne.n	800ab40 <ucdr_serialize_double+0xc4>
 800aaa4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800aaa8:	42ab      	cmp	r3, r5
 800aaaa:	d944      	bls.n	800ab36 <ucdr_serialize_double+0xba>
 800aaac:	1b5e      	subs	r6, r3, r5
 800aaae:	60a3      	str	r3, [r4, #8]
 800aab0:	6923      	ldr	r3, [r4, #16]
 800aab2:	f1c6 0808 	rsb	r8, r6, #8
 800aab6:	4433      	add	r3, r6
 800aab8:	6123      	str	r3, [r4, #16]
 800aaba:	4641      	mov	r1, r8
 800aabc:	4620      	mov	r0, r4
 800aabe:	f000 faff 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800aac2:	2800      	cmp	r0, #0
 800aac4:	d072      	beq.n	800abac <ucdr_serialize_double+0x130>
 800aac6:	7d23      	ldrb	r3, [r4, #20]
 800aac8:	2b01      	cmp	r3, #1
 800aaca:	f000 8092 	beq.w	800abf2 <ucdr_serialize_double+0x176>
 800aace:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800aad2:	702b      	strb	r3, [r5, #0]
 800aad4:	2e01      	cmp	r6, #1
 800aad6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800aada:	706b      	strb	r3, [r5, #1]
 800aadc:	d073      	beq.n	800abc6 <ucdr_serialize_double+0x14a>
 800aade:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800aae2:	70ab      	strb	r3, [r5, #2]
 800aae4:	2e02      	cmp	r6, #2
 800aae6:	d072      	beq.n	800abce <ucdr_serialize_double+0x152>
 800aae8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800aaec:	70eb      	strb	r3, [r5, #3]
 800aaee:	2e03      	cmp	r6, #3
 800aaf0:	d071      	beq.n	800abd6 <ucdr_serialize_double+0x15a>
 800aaf2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800aaf6:	712b      	strb	r3, [r5, #4]
 800aaf8:	2e04      	cmp	r6, #4
 800aafa:	d070      	beq.n	800abde <ucdr_serialize_double+0x162>
 800aafc:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800ab00:	716b      	strb	r3, [r5, #5]
 800ab02:	2e05      	cmp	r6, #5
 800ab04:	d06f      	beq.n	800abe6 <ucdr_serialize_double+0x16a>
 800ab06:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800ab0a:	71ab      	strb	r3, [r5, #6]
 800ab0c:	2e06      	cmp	r6, #6
 800ab0e:	d06e      	beq.n	800abee <ucdr_serialize_double+0x172>
 800ab10:	3507      	adds	r5, #7
 800ab12:	f89d 3000 	ldrb.w	r3, [sp]
 800ab16:	702b      	strb	r3, [r5, #0]
 800ab18:	6923      	ldr	r3, [r4, #16]
 800ab1a:	68a2      	ldr	r2, [r4, #8]
 800ab1c:	7da0      	ldrb	r0, [r4, #22]
 800ab1e:	3308      	adds	r3, #8
 800ab20:	4442      	add	r2, r8
 800ab22:	1b9b      	subs	r3, r3, r6
 800ab24:	2108      	movs	r1, #8
 800ab26:	f080 0001 	eor.w	r0, r0, #1
 800ab2a:	60a2      	str	r2, [r4, #8]
 800ab2c:	6123      	str	r3, [r4, #16]
 800ab2e:	7561      	strb	r1, [r4, #21]
 800ab30:	b002      	add	sp, #8
 800ab32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab36:	2108      	movs	r1, #8
 800ab38:	4620      	mov	r0, r4
 800ab3a:	f000 fac1 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800ab3e:	b350      	cbz	r0, 800ab96 <ucdr_serialize_double+0x11a>
 800ab40:	7d22      	ldrb	r2, [r4, #20]
 800ab42:	68a3      	ldr	r3, [r4, #8]
 800ab44:	2a01      	cmp	r2, #1
 800ab46:	d02c      	beq.n	800aba2 <ucdr_serialize_double+0x126>
 800ab48:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ab4c:	701a      	strb	r2, [r3, #0]
 800ab4e:	68a3      	ldr	r3, [r4, #8]
 800ab50:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ab54:	705a      	strb	r2, [r3, #1]
 800ab56:	68a3      	ldr	r3, [r4, #8]
 800ab58:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ab5c:	709a      	strb	r2, [r3, #2]
 800ab5e:	68a3      	ldr	r3, [r4, #8]
 800ab60:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ab64:	70da      	strb	r2, [r3, #3]
 800ab66:	68a3      	ldr	r3, [r4, #8]
 800ab68:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ab6c:	711a      	strb	r2, [r3, #4]
 800ab6e:	68a3      	ldr	r3, [r4, #8]
 800ab70:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ab74:	715a      	strb	r2, [r3, #5]
 800ab76:	68a3      	ldr	r3, [r4, #8]
 800ab78:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ab7c:	719a      	strb	r2, [r3, #6]
 800ab7e:	68a3      	ldr	r3, [r4, #8]
 800ab80:	f89d 2000 	ldrb.w	r2, [sp]
 800ab84:	71da      	strb	r2, [r3, #7]
 800ab86:	68a2      	ldr	r2, [r4, #8]
 800ab88:	6923      	ldr	r3, [r4, #16]
 800ab8a:	3208      	adds	r2, #8
 800ab8c:	3308      	adds	r3, #8
 800ab8e:	2108      	movs	r1, #8
 800ab90:	60a2      	str	r2, [r4, #8]
 800ab92:	6123      	str	r3, [r4, #16]
 800ab94:	7561      	strb	r1, [r4, #21]
 800ab96:	7da0      	ldrb	r0, [r4, #22]
 800ab98:	f080 0001 	eor.w	r0, r0, #1
 800ab9c:	b002      	add	sp, #8
 800ab9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aba2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aba6:	6019      	str	r1, [r3, #0]
 800aba8:	605a      	str	r2, [r3, #4]
 800abaa:	e7ec      	b.n	800ab86 <ucdr_serialize_double+0x10a>
 800abac:	68a2      	ldr	r2, [r4, #8]
 800abae:	6923      	ldr	r3, [r4, #16]
 800abb0:	7da0      	ldrb	r0, [r4, #22]
 800abb2:	7567      	strb	r7, [r4, #21]
 800abb4:	1b92      	subs	r2, r2, r6
 800abb6:	1b9b      	subs	r3, r3, r6
 800abb8:	f080 0001 	eor.w	r0, r0, #1
 800abbc:	60a2      	str	r2, [r4, #8]
 800abbe:	6123      	str	r3, [r4, #16]
 800abc0:	b002      	add	sp, #8
 800abc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abc6:	68a3      	ldr	r3, [r4, #8]
 800abc8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800abcc:	701a      	strb	r2, [r3, #0]
 800abce:	68a3      	ldr	r3, [r4, #8]
 800abd0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800abd4:	701a      	strb	r2, [r3, #0]
 800abd6:	68a3      	ldr	r3, [r4, #8]
 800abd8:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800abdc:	701a      	strb	r2, [r3, #0]
 800abde:	68a3      	ldr	r3, [r4, #8]
 800abe0:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800abe4:	701a      	strb	r2, [r3, #0]
 800abe6:	68a3      	ldr	r3, [r4, #8]
 800abe8:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800abec:	701a      	strb	r2, [r3, #0]
 800abee:	68a5      	ldr	r5, [r4, #8]
 800abf0:	e78f      	b.n	800ab12 <ucdr_serialize_double+0x96>
 800abf2:	4628      	mov	r0, r5
 800abf4:	466d      	mov	r5, sp
 800abf6:	4632      	mov	r2, r6
 800abf8:	4629      	mov	r1, r5
 800abfa:	f00f f92e 	bl	8019e5a <memcpy>
 800abfe:	68a0      	ldr	r0, [r4, #8]
 800ac00:	4642      	mov	r2, r8
 800ac02:	19a9      	adds	r1, r5, r6
 800ac04:	f00f f929 	bl	8019e5a <memcpy>
 800ac08:	e786      	b.n	800ab18 <ucdr_serialize_double+0x9c>
 800ac0a:	bf00      	nop

0800ac0c <ucdr_serialize_endian_double>:
 800ac0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac10:	460e      	mov	r6, r1
 800ac12:	b083      	sub	sp, #12
 800ac14:	2108      	movs	r1, #8
 800ac16:	4604      	mov	r4, r0
 800ac18:	ed8d 0b00 	vstr	d0, [sp]
 800ac1c:	f000 faa4 	bl	800b168 <ucdr_buffer_alignment>
 800ac20:	4601      	mov	r1, r0
 800ac22:	4620      	mov	r0, r4
 800ac24:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ac28:	f000 fae2 	bl	800b1f0 <ucdr_advance_buffer>
 800ac2c:	2108      	movs	r1, #8
 800ac2e:	4620      	mov	r0, r4
 800ac30:	f000 fa3a 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800ac34:	2800      	cmp	r0, #0
 800ac36:	d14c      	bne.n	800acd2 <ucdr_serialize_endian_double+0xc6>
 800ac38:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800ac3c:	42bd      	cmp	r5, r7
 800ac3e:	d943      	bls.n	800acc8 <ucdr_serialize_endian_double+0xbc>
 800ac40:	6923      	ldr	r3, [r4, #16]
 800ac42:	60a5      	str	r5, [r4, #8]
 800ac44:	1bed      	subs	r5, r5, r7
 800ac46:	442b      	add	r3, r5
 800ac48:	f1c5 0908 	rsb	r9, r5, #8
 800ac4c:	6123      	str	r3, [r4, #16]
 800ac4e:	4649      	mov	r1, r9
 800ac50:	4620      	mov	r0, r4
 800ac52:	f000 fa35 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800ac56:	2800      	cmp	r0, #0
 800ac58:	d070      	beq.n	800ad3c <ucdr_serialize_endian_double+0x130>
 800ac5a:	2e01      	cmp	r6, #1
 800ac5c:	f000 8092 	beq.w	800ad84 <ucdr_serialize_endian_double+0x178>
 800ac60:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ac64:	703b      	strb	r3, [r7, #0]
 800ac66:	2d01      	cmp	r5, #1
 800ac68:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ac6c:	707b      	strb	r3, [r7, #1]
 800ac6e:	d073      	beq.n	800ad58 <ucdr_serialize_endian_double+0x14c>
 800ac70:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800ac74:	70bb      	strb	r3, [r7, #2]
 800ac76:	2d02      	cmp	r5, #2
 800ac78:	d072      	beq.n	800ad60 <ucdr_serialize_endian_double+0x154>
 800ac7a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800ac7e:	70fb      	strb	r3, [r7, #3]
 800ac80:	2d03      	cmp	r5, #3
 800ac82:	d071      	beq.n	800ad68 <ucdr_serialize_endian_double+0x15c>
 800ac84:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800ac88:	713b      	strb	r3, [r7, #4]
 800ac8a:	2d04      	cmp	r5, #4
 800ac8c:	d070      	beq.n	800ad70 <ucdr_serialize_endian_double+0x164>
 800ac8e:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800ac92:	717b      	strb	r3, [r7, #5]
 800ac94:	2d05      	cmp	r5, #5
 800ac96:	d06f      	beq.n	800ad78 <ucdr_serialize_endian_double+0x16c>
 800ac98:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800ac9c:	71bb      	strb	r3, [r7, #6]
 800ac9e:	2d06      	cmp	r5, #6
 800aca0:	d06e      	beq.n	800ad80 <ucdr_serialize_endian_double+0x174>
 800aca2:	3707      	adds	r7, #7
 800aca4:	f89d 3000 	ldrb.w	r3, [sp]
 800aca8:	703b      	strb	r3, [r7, #0]
 800acaa:	6923      	ldr	r3, [r4, #16]
 800acac:	68a2      	ldr	r2, [r4, #8]
 800acae:	7da0      	ldrb	r0, [r4, #22]
 800acb0:	3308      	adds	r3, #8
 800acb2:	444a      	add	r2, r9
 800acb4:	1b5b      	subs	r3, r3, r5
 800acb6:	2108      	movs	r1, #8
 800acb8:	f080 0001 	eor.w	r0, r0, #1
 800acbc:	60a2      	str	r2, [r4, #8]
 800acbe:	6123      	str	r3, [r4, #16]
 800acc0:	7561      	strb	r1, [r4, #21]
 800acc2:	b003      	add	sp, #12
 800acc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acc8:	2108      	movs	r1, #8
 800acca:	4620      	mov	r0, r4
 800accc:	f000 f9f8 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800acd0:	b348      	cbz	r0, 800ad26 <ucdr_serialize_endian_double+0x11a>
 800acd2:	2e01      	cmp	r6, #1
 800acd4:	68a3      	ldr	r3, [r4, #8]
 800acd6:	d02c      	beq.n	800ad32 <ucdr_serialize_endian_double+0x126>
 800acd8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800acdc:	701a      	strb	r2, [r3, #0]
 800acde:	68a3      	ldr	r3, [r4, #8]
 800ace0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ace4:	705a      	strb	r2, [r3, #1]
 800ace6:	68a3      	ldr	r3, [r4, #8]
 800ace8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800acec:	709a      	strb	r2, [r3, #2]
 800acee:	68a3      	ldr	r3, [r4, #8]
 800acf0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800acf4:	70da      	strb	r2, [r3, #3]
 800acf6:	68a3      	ldr	r3, [r4, #8]
 800acf8:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800acfc:	711a      	strb	r2, [r3, #4]
 800acfe:	68a3      	ldr	r3, [r4, #8]
 800ad00:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ad04:	715a      	strb	r2, [r3, #5]
 800ad06:	68a3      	ldr	r3, [r4, #8]
 800ad08:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ad0c:	719a      	strb	r2, [r3, #6]
 800ad0e:	68a3      	ldr	r3, [r4, #8]
 800ad10:	f89d 2000 	ldrb.w	r2, [sp]
 800ad14:	71da      	strb	r2, [r3, #7]
 800ad16:	68a2      	ldr	r2, [r4, #8]
 800ad18:	6923      	ldr	r3, [r4, #16]
 800ad1a:	3208      	adds	r2, #8
 800ad1c:	3308      	adds	r3, #8
 800ad1e:	2108      	movs	r1, #8
 800ad20:	60a2      	str	r2, [r4, #8]
 800ad22:	6123      	str	r3, [r4, #16]
 800ad24:	7561      	strb	r1, [r4, #21]
 800ad26:	7da0      	ldrb	r0, [r4, #22]
 800ad28:	f080 0001 	eor.w	r0, r0, #1
 800ad2c:	b003      	add	sp, #12
 800ad2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad32:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ad36:	6019      	str	r1, [r3, #0]
 800ad38:	605a      	str	r2, [r3, #4]
 800ad3a:	e7ec      	b.n	800ad16 <ucdr_serialize_endian_double+0x10a>
 800ad3c:	68a2      	ldr	r2, [r4, #8]
 800ad3e:	6923      	ldr	r3, [r4, #16]
 800ad40:	7da0      	ldrb	r0, [r4, #22]
 800ad42:	f884 8015 	strb.w	r8, [r4, #21]
 800ad46:	1b52      	subs	r2, r2, r5
 800ad48:	1b5b      	subs	r3, r3, r5
 800ad4a:	f080 0001 	eor.w	r0, r0, #1
 800ad4e:	60a2      	str	r2, [r4, #8]
 800ad50:	6123      	str	r3, [r4, #16]
 800ad52:	b003      	add	sp, #12
 800ad54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad58:	68a3      	ldr	r3, [r4, #8]
 800ad5a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ad5e:	701a      	strb	r2, [r3, #0]
 800ad60:	68a3      	ldr	r3, [r4, #8]
 800ad62:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ad66:	701a      	strb	r2, [r3, #0]
 800ad68:	68a3      	ldr	r3, [r4, #8]
 800ad6a:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ad6e:	701a      	strb	r2, [r3, #0]
 800ad70:	68a3      	ldr	r3, [r4, #8]
 800ad72:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ad76:	701a      	strb	r2, [r3, #0]
 800ad78:	68a3      	ldr	r3, [r4, #8]
 800ad7a:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ad7e:	701a      	strb	r2, [r3, #0]
 800ad80:	68a7      	ldr	r7, [r4, #8]
 800ad82:	e78f      	b.n	800aca4 <ucdr_serialize_endian_double+0x98>
 800ad84:	466e      	mov	r6, sp
 800ad86:	462a      	mov	r2, r5
 800ad88:	4631      	mov	r1, r6
 800ad8a:	4638      	mov	r0, r7
 800ad8c:	f00f f865 	bl	8019e5a <memcpy>
 800ad90:	68a0      	ldr	r0, [r4, #8]
 800ad92:	464a      	mov	r2, r9
 800ad94:	1971      	adds	r1, r6, r5
 800ad96:	f00f f860 	bl	8019e5a <memcpy>
 800ad9a:	e786      	b.n	800acaa <ucdr_serialize_endian_double+0x9e>

0800ad9c <ucdr_deserialize_double>:
 800ad9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ada0:	460d      	mov	r5, r1
 800ada2:	2108      	movs	r1, #8
 800ada4:	4604      	mov	r4, r0
 800ada6:	f000 f9df 	bl	800b168 <ucdr_buffer_alignment>
 800adaa:	4601      	mov	r1, r0
 800adac:	4620      	mov	r0, r4
 800adae:	f894 8015 	ldrb.w	r8, [r4, #21]
 800adb2:	f000 fa1d 	bl	800b1f0 <ucdr_advance_buffer>
 800adb6:	2108      	movs	r1, #8
 800adb8:	4620      	mov	r0, r4
 800adba:	f000 f975 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800adbe:	2800      	cmp	r0, #0
 800adc0:	d147      	bne.n	800ae52 <ucdr_deserialize_double+0xb6>
 800adc2:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800adc6:	42be      	cmp	r6, r7
 800adc8:	d93e      	bls.n	800ae48 <ucdr_deserialize_double+0xac>
 800adca:	6923      	ldr	r3, [r4, #16]
 800adcc:	60a6      	str	r6, [r4, #8]
 800adce:	1bf6      	subs	r6, r6, r7
 800add0:	4433      	add	r3, r6
 800add2:	f1c6 0908 	rsb	r9, r6, #8
 800add6:	6123      	str	r3, [r4, #16]
 800add8:	4649      	mov	r1, r9
 800adda:	4620      	mov	r0, r4
 800addc:	f000 f970 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800ade0:	2800      	cmp	r0, #0
 800ade2:	d063      	beq.n	800aeac <ucdr_deserialize_double+0x110>
 800ade4:	7d23      	ldrb	r3, [r4, #20]
 800ade6:	2b01      	cmp	r3, #1
 800ade8:	f000 8083 	beq.w	800aef2 <ucdr_deserialize_double+0x156>
 800adec:	79fb      	ldrb	r3, [r7, #7]
 800adee:	702b      	strb	r3, [r5, #0]
 800adf0:	79bb      	ldrb	r3, [r7, #6]
 800adf2:	706b      	strb	r3, [r5, #1]
 800adf4:	2e01      	cmp	r6, #1
 800adf6:	d066      	beq.n	800aec6 <ucdr_deserialize_double+0x12a>
 800adf8:	797b      	ldrb	r3, [r7, #5]
 800adfa:	70ab      	strb	r3, [r5, #2]
 800adfc:	2e02      	cmp	r6, #2
 800adfe:	f000 8089 	beq.w	800af14 <ucdr_deserialize_double+0x178>
 800ae02:	793b      	ldrb	r3, [r7, #4]
 800ae04:	70eb      	strb	r3, [r5, #3]
 800ae06:	2e03      	cmp	r6, #3
 800ae08:	f000 8082 	beq.w	800af10 <ucdr_deserialize_double+0x174>
 800ae0c:	78fb      	ldrb	r3, [r7, #3]
 800ae0e:	712b      	strb	r3, [r5, #4]
 800ae10:	2e04      	cmp	r6, #4
 800ae12:	d07b      	beq.n	800af0c <ucdr_deserialize_double+0x170>
 800ae14:	78bb      	ldrb	r3, [r7, #2]
 800ae16:	716b      	strb	r3, [r5, #5]
 800ae18:	2e05      	cmp	r6, #5
 800ae1a:	d075      	beq.n	800af08 <ucdr_deserialize_double+0x16c>
 800ae1c:	787b      	ldrb	r3, [r7, #1]
 800ae1e:	71ab      	strb	r3, [r5, #6]
 800ae20:	2e06      	cmp	r6, #6
 800ae22:	f105 0507 	add.w	r5, r5, #7
 800ae26:	d062      	beq.n	800aeee <ucdr_deserialize_double+0x152>
 800ae28:	783b      	ldrb	r3, [r7, #0]
 800ae2a:	702b      	strb	r3, [r5, #0]
 800ae2c:	6923      	ldr	r3, [r4, #16]
 800ae2e:	68a2      	ldr	r2, [r4, #8]
 800ae30:	7da0      	ldrb	r0, [r4, #22]
 800ae32:	2108      	movs	r1, #8
 800ae34:	3308      	adds	r3, #8
 800ae36:	444a      	add	r2, r9
 800ae38:	1b9b      	subs	r3, r3, r6
 800ae3a:	7561      	strb	r1, [r4, #21]
 800ae3c:	60a2      	str	r2, [r4, #8]
 800ae3e:	6123      	str	r3, [r4, #16]
 800ae40:	f080 0001 	eor.w	r0, r0, #1
 800ae44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae48:	2108      	movs	r1, #8
 800ae4a:	4620      	mov	r0, r4
 800ae4c:	f000 f938 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800ae50:	b310      	cbz	r0, 800ae98 <ucdr_deserialize_double+0xfc>
 800ae52:	7d22      	ldrb	r2, [r4, #20]
 800ae54:	68a3      	ldr	r3, [r4, #8]
 800ae56:	2a01      	cmp	r2, #1
 800ae58:	d023      	beq.n	800aea2 <ucdr_deserialize_double+0x106>
 800ae5a:	79db      	ldrb	r3, [r3, #7]
 800ae5c:	702b      	strb	r3, [r5, #0]
 800ae5e:	68a3      	ldr	r3, [r4, #8]
 800ae60:	799b      	ldrb	r3, [r3, #6]
 800ae62:	706b      	strb	r3, [r5, #1]
 800ae64:	68a3      	ldr	r3, [r4, #8]
 800ae66:	795b      	ldrb	r3, [r3, #5]
 800ae68:	70ab      	strb	r3, [r5, #2]
 800ae6a:	68a3      	ldr	r3, [r4, #8]
 800ae6c:	791b      	ldrb	r3, [r3, #4]
 800ae6e:	70eb      	strb	r3, [r5, #3]
 800ae70:	68a3      	ldr	r3, [r4, #8]
 800ae72:	78db      	ldrb	r3, [r3, #3]
 800ae74:	712b      	strb	r3, [r5, #4]
 800ae76:	68a3      	ldr	r3, [r4, #8]
 800ae78:	789b      	ldrb	r3, [r3, #2]
 800ae7a:	716b      	strb	r3, [r5, #5]
 800ae7c:	68a3      	ldr	r3, [r4, #8]
 800ae7e:	785b      	ldrb	r3, [r3, #1]
 800ae80:	71ab      	strb	r3, [r5, #6]
 800ae82:	68a3      	ldr	r3, [r4, #8]
 800ae84:	781b      	ldrb	r3, [r3, #0]
 800ae86:	71eb      	strb	r3, [r5, #7]
 800ae88:	68a2      	ldr	r2, [r4, #8]
 800ae8a:	6923      	ldr	r3, [r4, #16]
 800ae8c:	3208      	adds	r2, #8
 800ae8e:	3308      	adds	r3, #8
 800ae90:	2108      	movs	r1, #8
 800ae92:	60a2      	str	r2, [r4, #8]
 800ae94:	6123      	str	r3, [r4, #16]
 800ae96:	7561      	strb	r1, [r4, #21]
 800ae98:	7da0      	ldrb	r0, [r4, #22]
 800ae9a:	f080 0001 	eor.w	r0, r0, #1
 800ae9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aea2:	681a      	ldr	r2, [r3, #0]
 800aea4:	685b      	ldr	r3, [r3, #4]
 800aea6:	606b      	str	r3, [r5, #4]
 800aea8:	602a      	str	r2, [r5, #0]
 800aeaa:	e7ed      	b.n	800ae88 <ucdr_deserialize_double+0xec>
 800aeac:	68a2      	ldr	r2, [r4, #8]
 800aeae:	6923      	ldr	r3, [r4, #16]
 800aeb0:	7da0      	ldrb	r0, [r4, #22]
 800aeb2:	f884 8015 	strb.w	r8, [r4, #21]
 800aeb6:	1b92      	subs	r2, r2, r6
 800aeb8:	1b9b      	subs	r3, r3, r6
 800aeba:	60a2      	str	r2, [r4, #8]
 800aebc:	6123      	str	r3, [r4, #16]
 800aebe:	f080 0001 	eor.w	r0, r0, #1
 800aec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aec6:	68a3      	ldr	r3, [r4, #8]
 800aec8:	795b      	ldrb	r3, [r3, #5]
 800aeca:	70ab      	strb	r3, [r5, #2]
 800aecc:	3503      	adds	r5, #3
 800aece:	68a3      	ldr	r3, [r4, #8]
 800aed0:	791b      	ldrb	r3, [r3, #4]
 800aed2:	f805 3b01 	strb.w	r3, [r5], #1
 800aed6:	68a3      	ldr	r3, [r4, #8]
 800aed8:	78db      	ldrb	r3, [r3, #3]
 800aeda:	f805 3b01 	strb.w	r3, [r5], #1
 800aede:	68a3      	ldr	r3, [r4, #8]
 800aee0:	789b      	ldrb	r3, [r3, #2]
 800aee2:	f805 3b01 	strb.w	r3, [r5], #1
 800aee6:	68a3      	ldr	r3, [r4, #8]
 800aee8:	785b      	ldrb	r3, [r3, #1]
 800aeea:	f805 3b01 	strb.w	r3, [r5], #1
 800aeee:	68a7      	ldr	r7, [r4, #8]
 800aef0:	e79a      	b.n	800ae28 <ucdr_deserialize_double+0x8c>
 800aef2:	4639      	mov	r1, r7
 800aef4:	4632      	mov	r2, r6
 800aef6:	4628      	mov	r0, r5
 800aef8:	f00e ffaf 	bl	8019e5a <memcpy>
 800aefc:	68a1      	ldr	r1, [r4, #8]
 800aefe:	464a      	mov	r2, r9
 800af00:	19a8      	adds	r0, r5, r6
 800af02:	f00e ffaa 	bl	8019e5a <memcpy>
 800af06:	e791      	b.n	800ae2c <ucdr_deserialize_double+0x90>
 800af08:	3506      	adds	r5, #6
 800af0a:	e7ec      	b.n	800aee6 <ucdr_deserialize_double+0x14a>
 800af0c:	3505      	adds	r5, #5
 800af0e:	e7e6      	b.n	800aede <ucdr_deserialize_double+0x142>
 800af10:	3504      	adds	r5, #4
 800af12:	e7e0      	b.n	800aed6 <ucdr_deserialize_double+0x13a>
 800af14:	3503      	adds	r5, #3
 800af16:	e7da      	b.n	800aece <ucdr_deserialize_double+0x132>

0800af18 <ucdr_deserialize_endian_double>:
 800af18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af1c:	460f      	mov	r7, r1
 800af1e:	2108      	movs	r1, #8
 800af20:	4604      	mov	r4, r0
 800af22:	4615      	mov	r5, r2
 800af24:	f000 f920 	bl	800b168 <ucdr_buffer_alignment>
 800af28:	4601      	mov	r1, r0
 800af2a:	4620      	mov	r0, r4
 800af2c:	f894 9015 	ldrb.w	r9, [r4, #21]
 800af30:	f000 f95e 	bl	800b1f0 <ucdr_advance_buffer>
 800af34:	2108      	movs	r1, #8
 800af36:	4620      	mov	r0, r4
 800af38:	f000 f8b6 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800af3c:	2800      	cmp	r0, #0
 800af3e:	d14f      	bne.n	800afe0 <ucdr_deserialize_endian_double+0xc8>
 800af40:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800af44:	4546      	cmp	r6, r8
 800af46:	d946      	bls.n	800afd6 <ucdr_deserialize_endian_double+0xbe>
 800af48:	6923      	ldr	r3, [r4, #16]
 800af4a:	60a6      	str	r6, [r4, #8]
 800af4c:	eba6 0608 	sub.w	r6, r6, r8
 800af50:	4433      	add	r3, r6
 800af52:	f1c6 0a08 	rsb	sl, r6, #8
 800af56:	6123      	str	r3, [r4, #16]
 800af58:	4651      	mov	r1, sl
 800af5a:	4620      	mov	r0, r4
 800af5c:	f000 f8b0 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800af60:	2800      	cmp	r0, #0
 800af62:	d069      	beq.n	800b038 <ucdr_deserialize_endian_double+0x120>
 800af64:	2f01      	cmp	r7, #1
 800af66:	f000 808b 	beq.w	800b080 <ucdr_deserialize_endian_double+0x168>
 800af6a:	f898 3007 	ldrb.w	r3, [r8, #7]
 800af6e:	702b      	strb	r3, [r5, #0]
 800af70:	f898 3006 	ldrb.w	r3, [r8, #6]
 800af74:	706b      	strb	r3, [r5, #1]
 800af76:	2e01      	cmp	r6, #1
 800af78:	d06b      	beq.n	800b052 <ucdr_deserialize_endian_double+0x13a>
 800af7a:	f898 3005 	ldrb.w	r3, [r8, #5]
 800af7e:	70ab      	strb	r3, [r5, #2]
 800af80:	2e02      	cmp	r6, #2
 800af82:	f000 808e 	beq.w	800b0a2 <ucdr_deserialize_endian_double+0x18a>
 800af86:	f898 3004 	ldrb.w	r3, [r8, #4]
 800af8a:	70eb      	strb	r3, [r5, #3]
 800af8c:	2e03      	cmp	r6, #3
 800af8e:	f000 8086 	beq.w	800b09e <ucdr_deserialize_endian_double+0x186>
 800af92:	f898 3003 	ldrb.w	r3, [r8, #3]
 800af96:	712b      	strb	r3, [r5, #4]
 800af98:	2e04      	cmp	r6, #4
 800af9a:	d07e      	beq.n	800b09a <ucdr_deserialize_endian_double+0x182>
 800af9c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800afa0:	716b      	strb	r3, [r5, #5]
 800afa2:	2e05      	cmp	r6, #5
 800afa4:	d077      	beq.n	800b096 <ucdr_deserialize_endian_double+0x17e>
 800afa6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800afaa:	71ab      	strb	r3, [r5, #6]
 800afac:	2e06      	cmp	r6, #6
 800afae:	f105 0507 	add.w	r5, r5, #7
 800afb2:	d062      	beq.n	800b07a <ucdr_deserialize_endian_double+0x162>
 800afb4:	f898 3000 	ldrb.w	r3, [r8]
 800afb8:	702b      	strb	r3, [r5, #0]
 800afba:	6923      	ldr	r3, [r4, #16]
 800afbc:	68a2      	ldr	r2, [r4, #8]
 800afbe:	7da0      	ldrb	r0, [r4, #22]
 800afc0:	2108      	movs	r1, #8
 800afc2:	3308      	adds	r3, #8
 800afc4:	4452      	add	r2, sl
 800afc6:	1b9b      	subs	r3, r3, r6
 800afc8:	7561      	strb	r1, [r4, #21]
 800afca:	60a2      	str	r2, [r4, #8]
 800afcc:	6123      	str	r3, [r4, #16]
 800afce:	f080 0001 	eor.w	r0, r0, #1
 800afd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afd6:	2108      	movs	r1, #8
 800afd8:	4620      	mov	r0, r4
 800afda:	f000 f871 	bl	800b0c0 <ucdr_check_final_buffer_behavior>
 800afde:	b308      	cbz	r0, 800b024 <ucdr_deserialize_endian_double+0x10c>
 800afe0:	2f01      	cmp	r7, #1
 800afe2:	68a3      	ldr	r3, [r4, #8]
 800afe4:	d023      	beq.n	800b02e <ucdr_deserialize_endian_double+0x116>
 800afe6:	79db      	ldrb	r3, [r3, #7]
 800afe8:	702b      	strb	r3, [r5, #0]
 800afea:	68a3      	ldr	r3, [r4, #8]
 800afec:	799b      	ldrb	r3, [r3, #6]
 800afee:	706b      	strb	r3, [r5, #1]
 800aff0:	68a3      	ldr	r3, [r4, #8]
 800aff2:	795b      	ldrb	r3, [r3, #5]
 800aff4:	70ab      	strb	r3, [r5, #2]
 800aff6:	68a3      	ldr	r3, [r4, #8]
 800aff8:	791b      	ldrb	r3, [r3, #4]
 800affa:	70eb      	strb	r3, [r5, #3]
 800affc:	68a3      	ldr	r3, [r4, #8]
 800affe:	78db      	ldrb	r3, [r3, #3]
 800b000:	712b      	strb	r3, [r5, #4]
 800b002:	68a3      	ldr	r3, [r4, #8]
 800b004:	789b      	ldrb	r3, [r3, #2]
 800b006:	716b      	strb	r3, [r5, #5]
 800b008:	68a3      	ldr	r3, [r4, #8]
 800b00a:	785b      	ldrb	r3, [r3, #1]
 800b00c:	71ab      	strb	r3, [r5, #6]
 800b00e:	68a3      	ldr	r3, [r4, #8]
 800b010:	781b      	ldrb	r3, [r3, #0]
 800b012:	71eb      	strb	r3, [r5, #7]
 800b014:	68a2      	ldr	r2, [r4, #8]
 800b016:	6923      	ldr	r3, [r4, #16]
 800b018:	3208      	adds	r2, #8
 800b01a:	3308      	adds	r3, #8
 800b01c:	2108      	movs	r1, #8
 800b01e:	60a2      	str	r2, [r4, #8]
 800b020:	6123      	str	r3, [r4, #16]
 800b022:	7561      	strb	r1, [r4, #21]
 800b024:	7da0      	ldrb	r0, [r4, #22]
 800b026:	f080 0001 	eor.w	r0, r0, #1
 800b02a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b02e:	681a      	ldr	r2, [r3, #0]
 800b030:	685b      	ldr	r3, [r3, #4]
 800b032:	606b      	str	r3, [r5, #4]
 800b034:	602a      	str	r2, [r5, #0]
 800b036:	e7ed      	b.n	800b014 <ucdr_deserialize_endian_double+0xfc>
 800b038:	68a2      	ldr	r2, [r4, #8]
 800b03a:	6923      	ldr	r3, [r4, #16]
 800b03c:	7da0      	ldrb	r0, [r4, #22]
 800b03e:	f884 9015 	strb.w	r9, [r4, #21]
 800b042:	1b92      	subs	r2, r2, r6
 800b044:	1b9b      	subs	r3, r3, r6
 800b046:	60a2      	str	r2, [r4, #8]
 800b048:	6123      	str	r3, [r4, #16]
 800b04a:	f080 0001 	eor.w	r0, r0, #1
 800b04e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b052:	68a3      	ldr	r3, [r4, #8]
 800b054:	795b      	ldrb	r3, [r3, #5]
 800b056:	70ab      	strb	r3, [r5, #2]
 800b058:	3503      	adds	r5, #3
 800b05a:	68a3      	ldr	r3, [r4, #8]
 800b05c:	791b      	ldrb	r3, [r3, #4]
 800b05e:	f805 3b01 	strb.w	r3, [r5], #1
 800b062:	68a3      	ldr	r3, [r4, #8]
 800b064:	78db      	ldrb	r3, [r3, #3]
 800b066:	f805 3b01 	strb.w	r3, [r5], #1
 800b06a:	68a3      	ldr	r3, [r4, #8]
 800b06c:	789b      	ldrb	r3, [r3, #2]
 800b06e:	f805 3b01 	strb.w	r3, [r5], #1
 800b072:	68a3      	ldr	r3, [r4, #8]
 800b074:	785b      	ldrb	r3, [r3, #1]
 800b076:	f805 3b01 	strb.w	r3, [r5], #1
 800b07a:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800b07e:	e799      	b.n	800afb4 <ucdr_deserialize_endian_double+0x9c>
 800b080:	4641      	mov	r1, r8
 800b082:	4632      	mov	r2, r6
 800b084:	4628      	mov	r0, r5
 800b086:	f00e fee8 	bl	8019e5a <memcpy>
 800b08a:	68a1      	ldr	r1, [r4, #8]
 800b08c:	4652      	mov	r2, sl
 800b08e:	19a8      	adds	r0, r5, r6
 800b090:	f00e fee3 	bl	8019e5a <memcpy>
 800b094:	e791      	b.n	800afba <ucdr_deserialize_endian_double+0xa2>
 800b096:	3506      	adds	r5, #6
 800b098:	e7eb      	b.n	800b072 <ucdr_deserialize_endian_double+0x15a>
 800b09a:	3505      	adds	r5, #5
 800b09c:	e7e5      	b.n	800b06a <ucdr_deserialize_endian_double+0x152>
 800b09e:	3504      	adds	r5, #4
 800b0a0:	e7df      	b.n	800b062 <ucdr_deserialize_endian_double+0x14a>
 800b0a2:	3503      	adds	r5, #3
 800b0a4:	e7d9      	b.n	800b05a <ucdr_deserialize_endian_double+0x142>
 800b0a6:	bf00      	nop

0800b0a8 <ucdr_check_buffer_available_for>:
 800b0a8:	7d83      	ldrb	r3, [r0, #22]
 800b0aa:	b93b      	cbnz	r3, 800b0bc <ucdr_check_buffer_available_for+0x14>
 800b0ac:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800b0b0:	440b      	add	r3, r1
 800b0b2:	4298      	cmp	r0, r3
 800b0b4:	bf34      	ite	cc
 800b0b6:	2000      	movcc	r0, #0
 800b0b8:	2001      	movcs	r0, #1
 800b0ba:	4770      	bx	lr
 800b0bc:	2000      	movs	r0, #0
 800b0be:	4770      	bx	lr

0800b0c0 <ucdr_check_final_buffer_behavior>:
 800b0c0:	7d83      	ldrb	r3, [r0, #22]
 800b0c2:	b943      	cbnz	r3, 800b0d6 <ucdr_check_final_buffer_behavior+0x16>
 800b0c4:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800b0c8:	4291      	cmp	r1, r2
 800b0ca:	b510      	push	{r4, lr}
 800b0cc:	4604      	mov	r4, r0
 800b0ce:	d205      	bcs.n	800b0dc <ucdr_check_final_buffer_behavior+0x1c>
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	bd10      	pop	{r4, pc}
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	4618      	mov	r0, r3
 800b0da:	4770      	bx	lr
 800b0dc:	6982      	ldr	r2, [r0, #24]
 800b0de:	b13a      	cbz	r2, 800b0f0 <ucdr_check_final_buffer_behavior+0x30>
 800b0e0:	69c1      	ldr	r1, [r0, #28]
 800b0e2:	4790      	blx	r2
 800b0e4:	f080 0301 	eor.w	r3, r0, #1
 800b0e8:	b2db      	uxtb	r3, r3
 800b0ea:	75a0      	strb	r0, [r4, #22]
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	bd10      	pop	{r4, pc}
 800b0f0:	2001      	movs	r0, #1
 800b0f2:	75a0      	strb	r0, [r4, #22]
 800b0f4:	e7fa      	b.n	800b0ec <ucdr_check_final_buffer_behavior+0x2c>
 800b0f6:	bf00      	nop

0800b0f8 <ucdr_set_on_full_buffer_callback>:
 800b0f8:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800b0fc:	4770      	bx	lr
 800b0fe:	bf00      	nop

0800b100 <ucdr_init_buffer_origin_offset_endian>:
 800b100:	b410      	push	{r4}
 800b102:	9c01      	ldr	r4, [sp, #4]
 800b104:	6001      	str	r1, [r0, #0]
 800b106:	440a      	add	r2, r1
 800b108:	6042      	str	r2, [r0, #4]
 800b10a:	190a      	adds	r2, r1, r4
 800b10c:	441c      	add	r4, r3
 800b10e:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800b112:	6082      	str	r2, [r0, #8]
 800b114:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800b118:	7503      	strb	r3, [r0, #20]
 800b11a:	2200      	movs	r2, #0
 800b11c:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800b120:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b124:	7542      	strb	r2, [r0, #21]
 800b126:	7582      	strb	r2, [r0, #22]
 800b128:	4770      	bx	lr
 800b12a:	bf00      	nop

0800b12c <ucdr_init_buffer_origin_offset>:
 800b12c:	b510      	push	{r4, lr}
 800b12e:	b082      	sub	sp, #8
 800b130:	9c04      	ldr	r4, [sp, #16]
 800b132:	9400      	str	r4, [sp, #0]
 800b134:	2401      	movs	r4, #1
 800b136:	9401      	str	r4, [sp, #4]
 800b138:	f7ff ffe2 	bl	800b100 <ucdr_init_buffer_origin_offset_endian>
 800b13c:	b002      	add	sp, #8
 800b13e:	bd10      	pop	{r4, pc}

0800b140 <ucdr_init_buffer_origin>:
 800b140:	b510      	push	{r4, lr}
 800b142:	b082      	sub	sp, #8
 800b144:	2400      	movs	r4, #0
 800b146:	9400      	str	r4, [sp, #0]
 800b148:	f7ff fff0 	bl	800b12c <ucdr_init_buffer_origin_offset>
 800b14c:	b002      	add	sp, #8
 800b14e:	bd10      	pop	{r4, pc}

0800b150 <ucdr_init_buffer>:
 800b150:	2300      	movs	r3, #0
 800b152:	f7ff bff5 	b.w	800b140 <ucdr_init_buffer_origin>
 800b156:	bf00      	nop

0800b158 <ucdr_alignment>:
 800b158:	fbb0 f3f1 	udiv	r3, r0, r1
 800b15c:	fb03 0011 	mls	r0, r3, r1, r0
 800b160:	1a08      	subs	r0, r1, r0
 800b162:	3901      	subs	r1, #1
 800b164:	4008      	ands	r0, r1
 800b166:	4770      	bx	lr

0800b168 <ucdr_buffer_alignment>:
 800b168:	7d43      	ldrb	r3, [r0, #21]
 800b16a:	428b      	cmp	r3, r1
 800b16c:	d208      	bcs.n	800b180 <ucdr_buffer_alignment+0x18>
 800b16e:	6900      	ldr	r0, [r0, #16]
 800b170:	fbb0 f3f1 	udiv	r3, r0, r1
 800b174:	fb01 0013 	mls	r0, r1, r3, r0
 800b178:	1a08      	subs	r0, r1, r0
 800b17a:	3901      	subs	r1, #1
 800b17c:	4008      	ands	r0, r1
 800b17e:	4770      	bx	lr
 800b180:	2000      	movs	r0, #0
 800b182:	4770      	bx	lr

0800b184 <ucdr_align_to>:
 800b184:	b538      	push	{r3, r4, r5, lr}
 800b186:	4604      	mov	r4, r0
 800b188:	460d      	mov	r5, r1
 800b18a:	f7ff ffed 	bl	800b168 <ucdr_buffer_alignment>
 800b18e:	68a3      	ldr	r3, [r4, #8]
 800b190:	6861      	ldr	r1, [r4, #4]
 800b192:	6922      	ldr	r2, [r4, #16]
 800b194:	7565      	strb	r5, [r4, #21]
 800b196:	4403      	add	r3, r0
 800b198:	428b      	cmp	r3, r1
 800b19a:	bf28      	it	cs
 800b19c:	460b      	movcs	r3, r1
 800b19e:	4402      	add	r2, r0
 800b1a0:	60a3      	str	r3, [r4, #8]
 800b1a2:	6122      	str	r2, [r4, #16]
 800b1a4:	bd38      	pop	{r3, r4, r5, pc}
 800b1a6:	bf00      	nop

0800b1a8 <ucdr_buffer_length>:
 800b1a8:	6882      	ldr	r2, [r0, #8]
 800b1aa:	6800      	ldr	r0, [r0, #0]
 800b1ac:	1a10      	subs	r0, r2, r0
 800b1ae:	4770      	bx	lr

0800b1b0 <ucdr_buffer_remaining>:
 800b1b0:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800b1b4:	1a10      	subs	r0, r2, r0
 800b1b6:	4770      	bx	lr

0800b1b8 <ucdr_check_final_buffer_behavior_array>:
 800b1b8:	b538      	push	{r3, r4, r5, lr}
 800b1ba:	7d83      	ldrb	r3, [r0, #22]
 800b1bc:	b963      	cbnz	r3, 800b1d8 <ucdr_check_final_buffer_behavior_array+0x20>
 800b1be:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800b1c2:	429a      	cmp	r2, r3
 800b1c4:	4604      	mov	r4, r0
 800b1c6:	460d      	mov	r5, r1
 800b1c8:	d308      	bcc.n	800b1dc <ucdr_check_final_buffer_behavior_array+0x24>
 800b1ca:	b139      	cbz	r1, 800b1dc <ucdr_check_final_buffer_behavior_array+0x24>
 800b1cc:	6983      	ldr	r3, [r0, #24]
 800b1ce:	b163      	cbz	r3, 800b1ea <ucdr_check_final_buffer_behavior_array+0x32>
 800b1d0:	69c1      	ldr	r1, [r0, #28]
 800b1d2:	4798      	blx	r3
 800b1d4:	75a0      	strb	r0, [r4, #22]
 800b1d6:	b108      	cbz	r0, 800b1dc <ucdr_check_final_buffer_behavior_array+0x24>
 800b1d8:	2000      	movs	r0, #0
 800b1da:	bd38      	pop	{r3, r4, r5, pc}
 800b1dc:	4620      	mov	r0, r4
 800b1de:	f7ff ffe7 	bl	800b1b0 <ucdr_buffer_remaining>
 800b1e2:	42a8      	cmp	r0, r5
 800b1e4:	bf28      	it	cs
 800b1e6:	4628      	movcs	r0, r5
 800b1e8:	bd38      	pop	{r3, r4, r5, pc}
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	7583      	strb	r3, [r0, #22]
 800b1ee:	e7f3      	b.n	800b1d8 <ucdr_check_final_buffer_behavior_array+0x20>

0800b1f0 <ucdr_advance_buffer>:
 800b1f0:	b538      	push	{r3, r4, r5, lr}
 800b1f2:	4604      	mov	r4, r0
 800b1f4:	460d      	mov	r5, r1
 800b1f6:	f7ff ff57 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800b1fa:	b178      	cbz	r0, 800b21c <ucdr_advance_buffer+0x2c>
 800b1fc:	6923      	ldr	r3, [r4, #16]
 800b1fe:	68a2      	ldr	r2, [r4, #8]
 800b200:	442b      	add	r3, r5
 800b202:	6123      	str	r3, [r4, #16]
 800b204:	2301      	movs	r3, #1
 800b206:	442a      	add	r2, r5
 800b208:	7563      	strb	r3, [r4, #21]
 800b20a:	60a2      	str	r2, [r4, #8]
 800b20c:	bd38      	pop	{r3, r4, r5, pc}
 800b20e:	68a2      	ldr	r2, [r4, #8]
 800b210:	6923      	ldr	r3, [r4, #16]
 800b212:	4402      	add	r2, r0
 800b214:	4403      	add	r3, r0
 800b216:	1a2d      	subs	r5, r5, r0
 800b218:	60a2      	str	r2, [r4, #8]
 800b21a:	6123      	str	r3, [r4, #16]
 800b21c:	2201      	movs	r2, #1
 800b21e:	4629      	mov	r1, r5
 800b220:	4620      	mov	r0, r4
 800b222:	f7ff ffc9 	bl	800b1b8 <ucdr_check_final_buffer_behavior_array>
 800b226:	2800      	cmp	r0, #0
 800b228:	d1f1      	bne.n	800b20e <ucdr_advance_buffer+0x1e>
 800b22a:	2301      	movs	r3, #1
 800b22c:	7563      	strb	r3, [r4, #21]
 800b22e:	bd38      	pop	{r3, r4, r5, pc}

0800b230 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800b230:	4b04      	ldr	r3, [pc, #16]	@ (800b244 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800b232:	681a      	ldr	r2, [r3, #0]
 800b234:	b10a      	cbz	r2, 800b23a <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 800b236:	4803      	ldr	r0, [pc, #12]	@ (800b244 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800b238:	4770      	bx	lr
 800b23a:	4a03      	ldr	r2, [pc, #12]	@ (800b248 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 800b23c:	4801      	ldr	r0, [pc, #4]	@ (800b244 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800b23e:	6812      	ldr	r2, [r2, #0]
 800b240:	601a      	str	r2, [r3, #0]
 800b242:	4770      	bx	lr
 800b244:	20000200 	.word	0x20000200
 800b248:	20000370 	.word	0x20000370

0800b24c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800b24c:	4a02      	ldr	r2, [pc, #8]	@ (800b258 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800b24e:	4b03      	ldr	r3, [pc, #12]	@ (800b25c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800b250:	6812      	ldr	r2, [r2, #0]
 800b252:	601a      	str	r2, [r3, #0]
 800b254:	4770      	bx	lr
 800b256:	bf00      	nop
 800b258:	20000370 	.word	0x20000370
 800b25c:	20000200 	.word	0x20000200

0800b260 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800b260:	f005 beb2 	b.w	8010fc8 <nav_msgs__msg__Odometry__init>

0800b264 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 800b264:	f005 befc 	b.w	8011060 <nav_msgs__msg__Odometry__fini>

0800b268 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800b268:	b510      	push	{r4, lr}
 800b26a:	f001 ff63 	bl	800d134 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800b26e:	4c0a      	ldr	r4, [pc, #40]	@ (800b298 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 800b270:	60e0      	str	r0, [r4, #12]
 800b272:	f002 fb4b 	bl	800d90c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800b276:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800b27a:	f002 fb99 	bl	800d9b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800b27e:	4b07      	ldr	r3, [pc, #28]	@ (800b29c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800b280:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800b284:	681a      	ldr	r2, [r3, #0]
 800b286:	b10a      	cbz	r2, 800b28c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 800b288:	4804      	ldr	r0, [pc, #16]	@ (800b29c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800b28a:	bd10      	pop	{r4, pc}
 800b28c:	4a04      	ldr	r2, [pc, #16]	@ (800b2a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800b28e:	4803      	ldr	r0, [pc, #12]	@ (800b29c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800b290:	6812      	ldr	r2, [r2, #0]
 800b292:	601a      	str	r2, [r3, #0]
 800b294:	bd10      	pop	{r4, pc}
 800b296:	bf00      	nop
 800b298:	20000238 	.word	0x20000238
 800b29c:	20000220 	.word	0x20000220
 800b2a0:	20000374 	.word	0x20000374

0800b2a4 <get_serialized_size_nav_msgs__msg__Odometry>:
 800b2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2a6:	4604      	mov	r4, r0
 800b2a8:	b1c0      	cbz	r0, 800b2dc <get_serialized_size_nav_msgs__msg__Odometry+0x38>
 800b2aa:	460e      	mov	r6, r1
 800b2ac:	f001 ff66 	bl	800d17c <get_serialized_size_std_msgs__msg__Header>
 800b2b0:	1837      	adds	r7, r6, r0
 800b2b2:	2104      	movs	r1, #4
 800b2b4:	4638      	mov	r0, r7
 800b2b6:	f7ff ff4f 	bl	800b158 <ucdr_alignment>
 800b2ba:	69a5      	ldr	r5, [r4, #24]
 800b2bc:	3505      	adds	r5, #5
 800b2be:	4405      	add	r5, r0
 800b2c0:	443d      	add	r5, r7
 800b2c2:	4629      	mov	r1, r5
 800b2c4:	f104 0020 	add.w	r0, r4, #32
 800b2c8:	f002 fb88 	bl	800d9dc <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800b2cc:	4405      	add	r5, r0
 800b2ce:	4629      	mov	r1, r5
 800b2d0:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800b2d4:	f002 fc94 	bl	800dc00 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800b2d8:	1b80      	subs	r0, r0, r6
 800b2da:	4428      	add	r0, r5
 800b2dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2de:	bf00      	nop

0800b2e0 <_Odometry__cdr_deserialize>:
 800b2e0:	b570      	push	{r4, r5, r6, lr}
 800b2e2:	460c      	mov	r4, r1
 800b2e4:	b082      	sub	sp, #8
 800b2e6:	b349      	cbz	r1, 800b33c <_Odometry__cdr_deserialize+0x5c>
 800b2e8:	4605      	mov	r5, r0
 800b2ea:	f001 ffc9 	bl	800d280 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800b2ee:	6843      	ldr	r3, [r0, #4]
 800b2f0:	4621      	mov	r1, r4
 800b2f2:	68db      	ldr	r3, [r3, #12]
 800b2f4:	4628      	mov	r0, r5
 800b2f6:	4798      	blx	r3
 800b2f8:	69e6      	ldr	r6, [r4, #28]
 800b2fa:	6961      	ldr	r1, [r4, #20]
 800b2fc:	ab01      	add	r3, sp, #4
 800b2fe:	4632      	mov	r2, r6
 800b300:	4628      	mov	r0, r5
 800b302:	f002 fed5 	bl	800e0b0 <ucdr_deserialize_sequence_char>
 800b306:	9b01      	ldr	r3, [sp, #4]
 800b308:	b9a0      	cbnz	r0, 800b334 <_Odometry__cdr_deserialize+0x54>
 800b30a:	429e      	cmp	r6, r3
 800b30c:	d319      	bcc.n	800b342 <_Odometry__cdr_deserialize+0x62>
 800b30e:	f002 fbd1 	bl	800dab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800b312:	6843      	ldr	r3, [r0, #4]
 800b314:	f104 0120 	add.w	r1, r4, #32
 800b318:	68db      	ldr	r3, [r3, #12]
 800b31a:	4628      	mov	r0, r5
 800b31c:	4798      	blx	r3
 800b31e:	f002 fcdb 	bl	800dcd8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800b322:	6843      	ldr	r3, [r0, #4]
 800b324:	68db      	ldr	r3, [r3, #12]
 800b326:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800b32a:	4628      	mov	r0, r5
 800b32c:	b002      	add	sp, #8
 800b32e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b332:	4718      	bx	r3
 800b334:	b103      	cbz	r3, 800b338 <_Odometry__cdr_deserialize+0x58>
 800b336:	3b01      	subs	r3, #1
 800b338:	61a3      	str	r3, [r4, #24]
 800b33a:	e7e8      	b.n	800b30e <_Odometry__cdr_deserialize+0x2e>
 800b33c:	4608      	mov	r0, r1
 800b33e:	b002      	add	sp, #8
 800b340:	bd70      	pop	{r4, r5, r6, pc}
 800b342:	2101      	movs	r1, #1
 800b344:	75a8      	strb	r0, [r5, #22]
 800b346:	7569      	strb	r1, [r5, #21]
 800b348:	61a0      	str	r0, [r4, #24]
 800b34a:	4628      	mov	r0, r5
 800b34c:	f7ff ff1a 	bl	800b184 <ucdr_align_to>
 800b350:	9901      	ldr	r1, [sp, #4]
 800b352:	4628      	mov	r0, r5
 800b354:	f7ff ff4c 	bl	800b1f0 <ucdr_advance_buffer>
 800b358:	e7d9      	b.n	800b30e <_Odometry__cdr_deserialize+0x2e>
 800b35a:	bf00      	nop

0800b35c <_Odometry__cdr_serialize>:
 800b35c:	b348      	cbz	r0, 800b3b2 <_Odometry__cdr_serialize+0x56>
 800b35e:	b570      	push	{r4, r5, r6, lr}
 800b360:	4604      	mov	r4, r0
 800b362:	460e      	mov	r6, r1
 800b364:	f001 ff8c 	bl	800d280 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800b368:	6843      	ldr	r3, [r0, #4]
 800b36a:	4631      	mov	r1, r6
 800b36c:	689b      	ldr	r3, [r3, #8]
 800b36e:	4620      	mov	r0, r4
 800b370:	4798      	blx	r3
 800b372:	6965      	ldr	r5, [r4, #20]
 800b374:	b1d5      	cbz	r5, 800b3ac <_Odometry__cdr_serialize+0x50>
 800b376:	4628      	mov	r0, r5
 800b378:	f7f4 ff92 	bl	80002a0 <strlen>
 800b37c:	1c42      	adds	r2, r0, #1
 800b37e:	4629      	mov	r1, r5
 800b380:	61a0      	str	r0, [r4, #24]
 800b382:	4630      	mov	r0, r6
 800b384:	f002 fe82 	bl	800e08c <ucdr_serialize_sequence_char>
 800b388:	f002 fb94 	bl	800dab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800b38c:	6843      	ldr	r3, [r0, #4]
 800b38e:	4631      	mov	r1, r6
 800b390:	689b      	ldr	r3, [r3, #8]
 800b392:	f104 0020 	add.w	r0, r4, #32
 800b396:	4798      	blx	r3
 800b398:	f002 fc9e 	bl	800dcd8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800b39c:	6843      	ldr	r3, [r0, #4]
 800b39e:	4631      	mov	r1, r6
 800b3a0:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800b3a4:	689b      	ldr	r3, [r3, #8]
 800b3a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b3aa:	4718      	bx	r3
 800b3ac:	462a      	mov	r2, r5
 800b3ae:	4628      	mov	r0, r5
 800b3b0:	e7e5      	b.n	800b37e <_Odometry__cdr_serialize+0x22>
 800b3b2:	4770      	bx	lr

0800b3b4 <_Odometry__max_serialized_size>:
 800b3b4:	b510      	push	{r4, lr}
 800b3b6:	b082      	sub	sp, #8
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	2100      	movs	r1, #0
 800b3bc:	f10d 0007 	add.w	r0, sp, #7
 800b3c0:	f88d 3007 	strb.w	r3, [sp, #7]
 800b3c4:	f001 ff52 	bl	800d26c <max_serialized_size_std_msgs__msg__Header>
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	4601      	mov	r1, r0
 800b3cc:	4604      	mov	r4, r0
 800b3ce:	f10d 0007 	add.w	r0, sp, #7
 800b3d2:	f88d 3007 	strb.w	r3, [sp, #7]
 800b3d6:	f002 fb5d 	bl	800da94 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800b3da:	4404      	add	r4, r0
 800b3dc:	4621      	mov	r1, r4
 800b3de:	f10d 0007 	add.w	r0, sp, #7
 800b3e2:	f002 fc69 	bl	800dcb8 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800b3e6:	4420      	add	r0, r4
 800b3e8:	b002      	add	sp, #8
 800b3ea:	bd10      	pop	{r4, pc}

0800b3ec <_Odometry__get_serialized_size>:
 800b3ec:	b570      	push	{r4, r5, r6, lr}
 800b3ee:	4604      	mov	r4, r0
 800b3f0:	b1b8      	cbz	r0, 800b422 <_Odometry__get_serialized_size+0x36>
 800b3f2:	2100      	movs	r1, #0
 800b3f4:	f001 fec2 	bl	800d17c <get_serialized_size_std_msgs__msg__Header>
 800b3f8:	2104      	movs	r1, #4
 800b3fa:	4606      	mov	r6, r0
 800b3fc:	f7ff feac 	bl	800b158 <ucdr_alignment>
 800b400:	69a5      	ldr	r5, [r4, #24]
 800b402:	3505      	adds	r5, #5
 800b404:	4603      	mov	r3, r0
 800b406:	4435      	add	r5, r6
 800b408:	441d      	add	r5, r3
 800b40a:	4629      	mov	r1, r5
 800b40c:	f104 0020 	add.w	r0, r4, #32
 800b410:	f002 fae4 	bl	800d9dc <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800b414:	4405      	add	r5, r0
 800b416:	4629      	mov	r1, r5
 800b418:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800b41c:	f002 fbf0 	bl	800dc00 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800b420:	4428      	add	r0, r5
 800b422:	bd70      	pop	{r4, r5, r6, pc}

0800b424 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800b424:	4800      	ldr	r0, [pc, #0]	@ (800b428 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 800b426:	4770      	bx	lr
 800b428:	20000328 	.word	0x20000328

0800b42c <rcl_get_zero_initialized_publisher>:
 800b42c:	4b01      	ldr	r3, [pc, #4]	@ (800b434 <rcl_get_zero_initialized_publisher+0x8>)
 800b42e:	6818      	ldr	r0, [r3, #0]
 800b430:	4770      	bx	lr
 800b432:	bf00      	nop
 800b434:	0801cf94 	.word	0x0801cf94

0800b438 <rcl_publisher_init>:
 800b438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b43c:	b088      	sub	sp, #32
 800b43e:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b440:	2d00      	cmp	r5, #0
 800b442:	d06a      	beq.n	800b51a <rcl_publisher_init+0xe2>
 800b444:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800b448:	4604      	mov	r4, r0
 800b44a:	4648      	mov	r0, r9
 800b44c:	460e      	mov	r6, r1
 800b44e:	4690      	mov	r8, r2
 800b450:	461f      	mov	r7, r3
 800b452:	f001 f845 	bl	800c4e0 <rcutils_allocator_is_valid>
 800b456:	2800      	cmp	r0, #0
 800b458:	d05f      	beq.n	800b51a <rcl_publisher_init+0xe2>
 800b45a:	2c00      	cmp	r4, #0
 800b45c:	d05d      	beq.n	800b51a <rcl_publisher_init+0xe2>
 800b45e:	f8d4 a000 	ldr.w	sl, [r4]
 800b462:	f1ba 0f00 	cmp.w	sl, #0
 800b466:	d004      	beq.n	800b472 <rcl_publisher_init+0x3a>
 800b468:	2764      	movs	r7, #100	@ 0x64
 800b46a:	4638      	mov	r0, r7
 800b46c:	b008      	add	sp, #32
 800b46e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b472:	4630      	mov	r0, r6
 800b474:	f006 fa9e 	bl	80119b4 <rcl_node_is_valid>
 800b478:	2800      	cmp	r0, #0
 800b47a:	d053      	beq.n	800b524 <rcl_publisher_init+0xec>
 800b47c:	f1b8 0f00 	cmp.w	r8, #0
 800b480:	d04b      	beq.n	800b51a <rcl_publisher_init+0xe2>
 800b482:	2f00      	cmp	r7, #0
 800b484:	d049      	beq.n	800b51a <rcl_publisher_init+0xe2>
 800b486:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800b48a:	aa07      	add	r2, sp, #28
 800b48c:	9205      	str	r2, [sp, #20]
 800b48e:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800b492:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b496:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800b49a:	f8cd a01c 	str.w	sl, [sp, #28]
 800b49e:	4639      	mov	r1, r7
 800b4a0:	e899 000c 	ldmia.w	r9, {r2, r3}
 800b4a4:	4630      	mov	r0, r6
 800b4a6:	f006 fb15 	bl	8011ad4 <rcl_node_resolve_name>
 800b4aa:	4607      	mov	r7, r0
 800b4ac:	2800      	cmp	r0, #0
 800b4ae:	d150      	bne.n	800b552 <rcl_publisher_init+0x11a>
 800b4b0:	e9d5 3217 	ldrd	r3, r2, [r5, #92]	@ 0x5c
 800b4b4:	21c8      	movs	r1, #200	@ 0xc8
 800b4b6:	2001      	movs	r0, #1
 800b4b8:	4798      	blx	r3
 800b4ba:	6020      	str	r0, [r4, #0]
 800b4bc:	2800      	cmp	r0, #0
 800b4be:	d04e      	beq.n	800b55e <rcl_publisher_init+0x126>
 800b4c0:	4630      	mov	r0, r6
 800b4c2:	f006 fa99 	bl	80119f8 <rcl_node_get_rmw_handle>
 800b4c6:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800b4ca:	9300      	str	r3, [sp, #0]
 800b4cc:	9a07      	ldr	r2, [sp, #28]
 800b4ce:	6827      	ldr	r7, [r4, #0]
 800b4d0:	462b      	mov	r3, r5
 800b4d2:	4641      	mov	r1, r8
 800b4d4:	f001 f91e 	bl	800c714 <rmw_create_publisher>
 800b4d8:	6823      	ldr	r3, [r4, #0]
 800b4da:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800b4de:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b4e2:	b370      	cbz	r0, 800b542 <rcl_publisher_init+0x10a>
 800b4e4:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800b4e8:	f001 f9f0 	bl	800c8cc <rmw_publisher_get_actual_qos>
 800b4ec:	6823      	ldr	r3, [r4, #0]
 800b4ee:	4607      	mov	r7, r0
 800b4f0:	b9d0      	cbnz	r0, 800b528 <rcl_publisher_init+0xf0>
 800b4f2:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800b4f6:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800b4fa:	4629      	mov	r1, r5
 800b4fc:	2270      	movs	r2, #112	@ 0x70
 800b4fe:	4618      	mov	r0, r3
 800b500:	f00e fcab 	bl	8019e5a <memcpy>
 800b504:	6832      	ldr	r2, [r6, #0]
 800b506:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800b50a:	9807      	ldr	r0, [sp, #28]
 800b50c:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800b50e:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b510:	4798      	blx	r3
 800b512:	4638      	mov	r0, r7
 800b514:	b008      	add	sp, #32
 800b516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b51a:	270b      	movs	r7, #11
 800b51c:	4638      	mov	r0, r7
 800b51e:	b008      	add	sp, #32
 800b520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b524:	27c8      	movs	r7, #200	@ 0xc8
 800b526:	e7a0      	b.n	800b46a <rcl_publisher_init+0x32>
 800b528:	b18b      	cbz	r3, 800b54e <rcl_publisher_init+0x116>
 800b52a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b52e:	b142      	cbz	r2, 800b542 <rcl_publisher_init+0x10a>
 800b530:	4630      	mov	r0, r6
 800b532:	f006 fa61 	bl	80119f8 <rcl_node_get_rmw_handle>
 800b536:	6823      	ldr	r3, [r4, #0]
 800b538:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800b53c:	f001 f9d4 	bl	800c8e8 <rmw_destroy_publisher>
 800b540:	6823      	ldr	r3, [r4, #0]
 800b542:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800b544:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b546:	4618      	mov	r0, r3
 800b548:	4790      	blx	r2
 800b54a:	2300      	movs	r3, #0
 800b54c:	6023      	str	r3, [r4, #0]
 800b54e:	2701      	movs	r7, #1
 800b550:	e7db      	b.n	800b50a <rcl_publisher_init+0xd2>
 800b552:	2867      	cmp	r0, #103	@ 0x67
 800b554:	d0d9      	beq.n	800b50a <rcl_publisher_init+0xd2>
 800b556:	2869      	cmp	r0, #105	@ 0x69
 800b558:	d003      	beq.n	800b562 <rcl_publisher_init+0x12a>
 800b55a:	280a      	cmp	r0, #10
 800b55c:	d1f7      	bne.n	800b54e <rcl_publisher_init+0x116>
 800b55e:	270a      	movs	r7, #10
 800b560:	e7d3      	b.n	800b50a <rcl_publisher_init+0xd2>
 800b562:	2767      	movs	r7, #103	@ 0x67
 800b564:	e7d1      	b.n	800b50a <rcl_publisher_init+0xd2>
 800b566:	bf00      	nop

0800b568 <rcl_publisher_get_default_options>:
 800b568:	b530      	push	{r4, r5, lr}
 800b56a:	4912      	ldr	r1, [pc, #72]	@ (800b5b4 <rcl_publisher_get_default_options+0x4c>)
 800b56c:	b083      	sub	sp, #12
 800b56e:	2250      	movs	r2, #80	@ 0x50
 800b570:	4604      	mov	r4, r0
 800b572:	f00e fc72 	bl	8019e5a <memcpy>
 800b576:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b57a:	f000 ff85 	bl	800c488 <rcutils_get_default_allocator>
 800b57e:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 800b582:	f001 f849 	bl	800c618 <rmw_get_default_publisher_options>
 800b586:	2500      	movs	r5, #0
 800b588:	f10d 0007 	add.w	r0, sp, #7
 800b58c:	f88d 5007 	strb.w	r5, [sp, #7]
 800b590:	f006 fa38 	bl	8011a04 <rcl_get_disable_loaned_message>
 800b594:	b930      	cbnz	r0, 800b5a4 <rcl_publisher_get_default_options+0x3c>
 800b596:	f89d 5007 	ldrb.w	r5, [sp, #7]
 800b59a:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800b59e:	4620      	mov	r0, r4
 800b5a0:	b003      	add	sp, #12
 800b5a2:	bd30      	pop	{r4, r5, pc}
 800b5a4:	f000 ffc8 	bl	800c538 <rcutils_reset_error>
 800b5a8:	4620      	mov	r0, r4
 800b5aa:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800b5ae:	b003      	add	sp, #12
 800b5b0:	bd30      	pop	{r4, r5, pc}
 800b5b2:	bf00      	nop
 800b5b4:	0801cf98 	.word	0x0801cf98

0800b5b8 <rcl_publish>:
 800b5b8:	b308      	cbz	r0, 800b5fe <rcl_publish+0x46>
 800b5ba:	6803      	ldr	r3, [r0, #0]
 800b5bc:	b570      	push	{r4, r5, r6, lr}
 800b5be:	4604      	mov	r4, r0
 800b5c0:	b1c3      	cbz	r3, 800b5f4 <rcl_publish+0x3c>
 800b5c2:	4616      	mov	r6, r2
 800b5c4:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b5c8:	b1a2      	cbz	r2, 800b5f4 <rcl_publish+0x3c>
 800b5ca:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b5ce:	460d      	mov	r5, r1
 800b5d0:	f005 fe42 	bl	8011258 <rcl_context_is_valid>
 800b5d4:	b160      	cbz	r0, 800b5f0 <rcl_publish+0x38>
 800b5d6:	6823      	ldr	r3, [r4, #0]
 800b5d8:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b5dc:	b150      	cbz	r0, 800b5f4 <rcl_publish+0x3c>
 800b5de:	b165      	cbz	r5, 800b5fa <rcl_publish+0x42>
 800b5e0:	4632      	mov	r2, r6
 800b5e2:	4629      	mov	r1, r5
 800b5e4:	f001 f836 	bl	800c654 <rmw_publish>
 800b5e8:	3800      	subs	r0, #0
 800b5ea:	bf18      	it	ne
 800b5ec:	2001      	movne	r0, #1
 800b5ee:	bd70      	pop	{r4, r5, r6, pc}
 800b5f0:	f000 ff84 	bl	800c4fc <rcutils_error_is_set>
 800b5f4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b5f8:	bd70      	pop	{r4, r5, r6, pc}
 800b5fa:	200b      	movs	r0, #11
 800b5fc:	bd70      	pop	{r4, r5, r6, pc}
 800b5fe:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b602:	4770      	bx	lr

0800b604 <rcl_publisher_is_valid>:
 800b604:	b1b0      	cbz	r0, 800b634 <rcl_publisher_is_valid+0x30>
 800b606:	6803      	ldr	r3, [r0, #0]
 800b608:	b510      	push	{r4, lr}
 800b60a:	4604      	mov	r4, r0
 800b60c:	b183      	cbz	r3, 800b630 <rcl_publisher_is_valid+0x2c>
 800b60e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b612:	b16a      	cbz	r2, 800b630 <rcl_publisher_is_valid+0x2c>
 800b614:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b618:	f005 fe1e 	bl	8011258 <rcl_context_is_valid>
 800b61c:	b130      	cbz	r0, 800b62c <rcl_publisher_is_valid+0x28>
 800b61e:	6823      	ldr	r3, [r4, #0]
 800b620:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b624:	3800      	subs	r0, #0
 800b626:	bf18      	it	ne
 800b628:	2001      	movne	r0, #1
 800b62a:	bd10      	pop	{r4, pc}
 800b62c:	f000 ff66 	bl	800c4fc <rcutils_error_is_set>
 800b630:	2000      	movs	r0, #0
 800b632:	bd10      	pop	{r4, pc}
 800b634:	2000      	movs	r0, #0
 800b636:	4770      	bx	lr

0800b638 <rcl_publisher_is_valid_except_context>:
 800b638:	b130      	cbz	r0, 800b648 <rcl_publisher_is_valid_except_context+0x10>
 800b63a:	6800      	ldr	r0, [r0, #0]
 800b63c:	b120      	cbz	r0, 800b648 <rcl_publisher_is_valid_except_context+0x10>
 800b63e:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800b642:	3800      	subs	r0, #0
 800b644:	bf18      	it	ne
 800b646:	2001      	movne	r0, #1
 800b648:	4770      	bx	lr
 800b64a:	bf00      	nop

0800b64c <_rclc_check_for_new_data>:
 800b64c:	2800      	cmp	r0, #0
 800b64e:	d046      	beq.n	800b6de <_rclc_check_for_new_data+0x92>
 800b650:	b510      	push	{r4, lr}
 800b652:	7802      	ldrb	r2, [r0, #0]
 800b654:	b084      	sub	sp, #16
 800b656:	4603      	mov	r3, r0
 800b658:	2a0a      	cmp	r2, #10
 800b65a:	d842      	bhi.n	800b6e2 <_rclc_check_for_new_data+0x96>
 800b65c:	e8df f002 	tbb	[pc, r2]
 800b660:	14181212 	.word	0x14181212
 800b664:	06060614 	.word	0x06060614
 800b668:	2e1a      	.short	0x2e1a
 800b66a:	16          	.byte	0x16
 800b66b:	00          	.byte	0x00
 800b66c:	6a0a      	ldr	r2, [r1, #32]
 800b66e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800b670:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800b674:	3a00      	subs	r2, #0
 800b676:	bf18      	it	ne
 800b678:	2201      	movne	r2, #1
 800b67a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800b67e:	2000      	movs	r0, #0
 800b680:	b004      	add	sp, #16
 800b682:	bd10      	pop	{r4, pc}
 800b684:	680a      	ldr	r2, [r1, #0]
 800b686:	e7f2      	b.n	800b66e <_rclc_check_for_new_data+0x22>
 800b688:	698a      	ldr	r2, [r1, #24]
 800b68a:	e7f0      	b.n	800b66e <_rclc_check_for_new_data+0x22>
 800b68c:	688a      	ldr	r2, [r1, #8]
 800b68e:	e7ee      	b.n	800b66e <_rclc_check_for_new_data+0x22>
 800b690:	690a      	ldr	r2, [r1, #16]
 800b692:	e7ec      	b.n	800b66e <_rclc_check_for_new_data+0x22>
 800b694:	685c      	ldr	r4, [r3, #4]
 800b696:	4608      	mov	r0, r1
 800b698:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800b69c:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800b6a0:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800b6a4:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800b6a8:	9300      	str	r3, [sp, #0]
 800b6aa:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800b6ae:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800b6b2:	f104 0110 	add.w	r1, r4, #16
 800b6b6:	f008 f8b3 	bl	8013820 <rcl_action_client_wait_set_get_entities_ready>
 800b6ba:	e7e1      	b.n	800b680 <_rclc_check_for_new_data+0x34>
 800b6bc:	685c      	ldr	r4, [r3, #4]
 800b6be:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800b6c2:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800b6c6:	e9cd 3200 	strd	r3, r2, [sp]
 800b6ca:	4608      	mov	r0, r1
 800b6cc:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800b6d0:	f104 0220 	add.w	r2, r4, #32
 800b6d4:	f104 0110 	add.w	r1, r4, #16
 800b6d8:	f008 faa4 	bl	8013c24 <rcl_action_server_wait_set_get_entities_ready>
 800b6dc:	e7d0      	b.n	800b680 <_rclc_check_for_new_data+0x34>
 800b6de:	200b      	movs	r0, #11
 800b6e0:	4770      	bx	lr
 800b6e2:	2001      	movs	r0, #1
 800b6e4:	e7cc      	b.n	800b680 <_rclc_check_for_new_data+0x34>
 800b6e6:	bf00      	nop

0800b6e8 <_rclc_take_new_data>:
 800b6e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6ea:	b099      	sub	sp, #100	@ 0x64
 800b6ec:	2800      	cmp	r0, #0
 800b6ee:	f000 8082 	beq.w	800b7f6 <_rclc_take_new_data+0x10e>
 800b6f2:	7803      	ldrb	r3, [r0, #0]
 800b6f4:	4604      	mov	r4, r0
 800b6f6:	2b0a      	cmp	r3, #10
 800b6f8:	f200 815d 	bhi.w	800b9b6 <_rclc_take_new_data+0x2ce>
 800b6fc:	e8df f003 	tbb	[pc, r3]
 800b700:	31531f1f 	.word	0x31531f1f
 800b704:	06060631 	.word	0x06060631
 800b708:	4555      	.short	0x4555
 800b70a:	53          	.byte	0x53
 800b70b:	00          	.byte	0x00
 800b70c:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b70e:	6a0b      	ldr	r3, [r1, #32]
 800b710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d046      	beq.n	800b7a6 <_rclc_take_new_data+0xbe>
 800b718:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800b71c:	f104 0110 	add.w	r1, r4, #16
 800b720:	f006 fa86 	bl	8011c30 <rcl_take_request>
 800b724:	4605      	mov	r5, r0
 800b726:	2800      	cmp	r0, #0
 800b728:	d03d      	beq.n	800b7a6 <_rclc_take_new_data+0xbe>
 800b72a:	f240 2359 	movw	r3, #601	@ 0x259
 800b72e:	4298      	cmp	r0, r3
 800b730:	d128      	bne.n	800b784 <_rclc_take_new_data+0x9c>
 800b732:	2300      	movs	r3, #0
 800b734:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800b738:	4628      	mov	r0, r5
 800b73a:	b019      	add	sp, #100	@ 0x64
 800b73c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b73e:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b740:	680b      	ldr	r3, [r1, #0]
 800b742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b746:	b373      	cbz	r3, 800b7a6 <_rclc_take_new_data+0xbe>
 800b748:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800b74c:	2300      	movs	r3, #0
 800b74e:	aa0a      	add	r2, sp, #40	@ 0x28
 800b750:	f006 fc42 	bl	8011fd8 <rcl_take>
 800b754:	4605      	mov	r5, r0
 800b756:	b330      	cbz	r0, 800b7a6 <_rclc_take_new_data+0xbe>
 800b758:	f240 1391 	movw	r3, #401	@ 0x191
 800b75c:	4298      	cmp	r0, r3
 800b75e:	d0e8      	beq.n	800b732 <_rclc_take_new_data+0x4a>
 800b760:	e010      	b.n	800b784 <_rclc_take_new_data+0x9c>
 800b762:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b764:	698b      	ldr	r3, [r1, #24]
 800b766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b76a:	b1e3      	cbz	r3, 800b7a6 <_rclc_take_new_data+0xbe>
 800b76c:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800b770:	f104 0110 	add.w	r1, r4, #16
 800b774:	f005 fce0 	bl	8011138 <rcl_take_response>
 800b778:	4605      	mov	r5, r0
 800b77a:	b1a0      	cbz	r0, 800b7a6 <_rclc_take_new_data+0xbe>
 800b77c:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800b780:	4298      	cmp	r0, r3
 800b782:	d0d9      	beq.n	800b738 <_rclc_take_new_data+0x50>
 800b784:	f000 fed8 	bl	800c538 <rcutils_reset_error>
 800b788:	e7d6      	b.n	800b738 <_rclc_take_new_data+0x50>
 800b78a:	6840      	ldr	r0, [r0, #4]
 800b78c:	f890 3020 	ldrb.w	r3, [r0, #32]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d15f      	bne.n	800b854 <_rclc_take_new_data+0x16c>
 800b794:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d179      	bne.n	800b890 <_rclc_take_new_data+0x1a8>
 800b79c:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	f040 8096 	bne.w	800b8d2 <_rclc_take_new_data+0x1ea>
 800b7a6:	2500      	movs	r5, #0
 800b7a8:	e7c6      	b.n	800b738 <_rclc_take_new_data+0x50>
 800b7aa:	6840      	ldr	r0, [r0, #4]
 800b7ac:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d138      	bne.n	800b826 <_rclc_take_new_data+0x13e>
 800b7b4:	69c3      	ldr	r3, [r0, #28]
 800b7b6:	b113      	cbz	r3, 800b7be <_rclc_take_new_data+0xd6>
 800b7b8:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800b7bc:	b9fb      	cbnz	r3, 800b7fe <_rclc_take_new_data+0x116>
 800b7be:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	f040 80a8 	bne.w	800b918 <_rclc_take_new_data+0x230>
 800b7c8:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d0ea      	beq.n	800b7a6 <_rclc_take_new_data+0xbe>
 800b7d0:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800b7d2:	a90a      	add	r1, sp, #40	@ 0x28
 800b7d4:	3010      	adds	r0, #16
 800b7d6:	f007 ff07 	bl	80135e8 <rcl_action_take_result_response>
 800b7da:	4605      	mov	r5, r0
 800b7dc:	2800      	cmp	r0, #0
 800b7de:	d1d1      	bne.n	800b784 <_rclc_take_new_data+0x9c>
 800b7e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b7e4:	6860      	ldr	r0, [r4, #4]
 800b7e6:	f008 fb47 	bl	8013e78 <rclc_action_find_handle_by_result_request_sequence_number>
 800b7ea:	2800      	cmp	r0, #0
 800b7ec:	d0db      	beq.n	800b7a6 <_rclc_take_new_data+0xbe>
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800b7f4:	e7d7      	b.n	800b7a6 <_rclc_take_new_data+0xbe>
 800b7f6:	250b      	movs	r5, #11
 800b7f8:	4628      	mov	r0, r5
 800b7fa:	b019      	add	sp, #100	@ 0x64
 800b7fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7fe:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800b800:	3010      	adds	r0, #16
 800b802:	f007 ff6d 	bl	80136e0 <rcl_action_take_feedback>
 800b806:	4605      	mov	r5, r0
 800b808:	2800      	cmp	r0, #0
 800b80a:	d1bb      	bne.n	800b784 <_rclc_take_new_data+0x9c>
 800b80c:	6860      	ldr	r0, [r4, #4]
 800b80e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800b810:	f008 faf0 	bl	8013df4 <rclc_action_find_goal_handle_by_uuid>
 800b814:	4603      	mov	r3, r0
 800b816:	2800      	cmp	r0, #0
 800b818:	f000 80c4 	beq.w	800b9a4 <_rclc_take_new_data+0x2bc>
 800b81c:	2201      	movs	r2, #1
 800b81e:	6860      	ldr	r0, [r4, #4]
 800b820:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800b824:	e7cb      	b.n	800b7be <_rclc_take_new_data+0xd6>
 800b826:	aa04      	add	r2, sp, #16
 800b828:	a90a      	add	r1, sp, #40	@ 0x28
 800b82a:	3010      	adds	r0, #16
 800b82c:	f007 fe6c 	bl	8013508 <rcl_action_take_goal_response>
 800b830:	4605      	mov	r5, r0
 800b832:	2800      	cmp	r0, #0
 800b834:	d1a6      	bne.n	800b784 <_rclc_take_new_data+0x9c>
 800b836:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b83a:	6860      	ldr	r0, [r4, #4]
 800b83c:	f008 fb0a 	bl	8013e54 <rclc_action_find_handle_by_goal_request_sequence_number>
 800b840:	b130      	cbz	r0, 800b850 <_rclc_take_new_data+0x168>
 800b842:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800b846:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800b84a:	2201      	movs	r2, #1
 800b84c:	f880 2020 	strb.w	r2, [r0, #32]
 800b850:	6860      	ldr	r0, [r4, #4]
 800b852:	e7af      	b.n	800b7b4 <_rclc_take_new_data+0xcc>
 800b854:	f008 faa8 	bl	8013da8 <rclc_action_take_goal_handle>
 800b858:	4606      	mov	r6, r0
 800b85a:	6860      	ldr	r0, [r4, #4]
 800b85c:	2e00      	cmp	r6, #0
 800b85e:	d099      	beq.n	800b794 <_rclc_take_new_data+0xac>
 800b860:	6070      	str	r0, [r6, #4]
 800b862:	69f2      	ldr	r2, [r6, #28]
 800b864:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800b868:	3010      	adds	r0, #16
 800b86a:	f008 f869 	bl	8013940 <rcl_action_take_goal_request>
 800b86e:	4605      	mov	r5, r0
 800b870:	2800      	cmp	r0, #0
 800b872:	f040 8099 	bne.w	800b9a8 <_rclc_take_new_data+0x2c0>
 800b876:	69f7      	ldr	r7, [r6, #28]
 800b878:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800b87a:	7235      	strb	r5, [r6, #8]
 800b87c:	f8c6 0009 	str.w	r0, [r6, #9]
 800b880:	f8c6 100d 	str.w	r1, [r6, #13]
 800b884:	6860      	ldr	r0, [r4, #4]
 800b886:	f8c6 2011 	str.w	r2, [r6, #17]
 800b88a:	f8c6 3015 	str.w	r3, [r6, #21]
 800b88e:	e781      	b.n	800b794 <_rclc_take_new_data+0xac>
 800b890:	aa04      	add	r2, sp, #16
 800b892:	3010      	adds	r0, #16
 800b894:	a90a      	add	r1, sp, #40	@ 0x28
 800b896:	f008 f8c3 	bl	8013a20 <rcl_action_take_result_request>
 800b89a:	4605      	mov	r5, r0
 800b89c:	2800      	cmp	r0, #0
 800b89e:	f47f af71 	bne.w	800b784 <_rclc_take_new_data+0x9c>
 800b8a2:	6860      	ldr	r0, [r4, #4]
 800b8a4:	a904      	add	r1, sp, #16
 800b8a6:	f008 faa5 	bl	8013df4 <rclc_action_find_goal_handle_by_uuid>
 800b8aa:	4607      	mov	r7, r0
 800b8ac:	b160      	cbz	r0, 800b8c8 <_rclc_take_new_data+0x1e0>
 800b8ae:	ad0a      	add	r5, sp, #40	@ 0x28
 800b8b0:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800b8b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b8b6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800b8b8:	e895 0003 	ldmia.w	r5, {r0, r1}
 800b8bc:	f04f 0c02 	mov.w	ip, #2
 800b8c0:	e886 0003 	stmia.w	r6, {r0, r1}
 800b8c4:	f887 c008 	strb.w	ip, [r7, #8]
 800b8c8:	6860      	ldr	r0, [r4, #4]
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800b8d0:	e764      	b.n	800b79c <_rclc_take_new_data+0xb4>
 800b8d2:	ae04      	add	r6, sp, #16
 800b8d4:	aa0a      	add	r2, sp, #40	@ 0x28
 800b8d6:	3010      	adds	r0, #16
 800b8d8:	4631      	mov	r1, r6
 800b8da:	f008 f8df 	bl	8013a9c <rcl_action_take_cancel_request>
 800b8de:	4605      	mov	r5, r0
 800b8e0:	2800      	cmp	r0, #0
 800b8e2:	f47f af4f 	bne.w	800b784 <_rclc_take_new_data+0x9c>
 800b8e6:	6860      	ldr	r0, [r4, #4]
 800b8e8:	a90a      	add	r1, sp, #40	@ 0x28
 800b8ea:	f008 fa83 	bl	8013df4 <rclc_action_find_goal_handle_by_uuid>
 800b8ee:	4605      	mov	r5, r0
 800b8f0:	2800      	cmp	r0, #0
 800b8f2:	d04c      	beq.n	800b98e <_rclc_take_new_data+0x2a6>
 800b8f4:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800b8f8:	2101      	movs	r1, #1
 800b8fa:	f008 fa03 	bl	8013d04 <rcl_action_transition_goal_state>
 800b8fe:	2803      	cmp	r0, #3
 800b900:	4607      	mov	r7, r0
 800b902:	d139      	bne.n	800b978 <_rclc_take_new_data+0x290>
 800b904:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b906:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 800b90a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b90c:	e896 0003 	ldmia.w	r6, {r0, r1}
 800b910:	e884 0003 	stmia.w	r4, {r0, r1}
 800b914:	722f      	strb	r7, [r5, #8]
 800b916:	e746      	b.n	800b7a6 <_rclc_take_new_data+0xbe>
 800b918:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800b91c:	a90a      	add	r1, sp, #40	@ 0x28
 800b91e:	3010      	adds	r0, #16
 800b920:	f007 fea0 	bl	8013664 <rcl_action_take_cancel_response>
 800b924:	4605      	mov	r5, r0
 800b926:	2800      	cmp	r0, #0
 800b928:	f47f af2c 	bne.w	800b784 <_rclc_take_new_data+0x9c>
 800b92c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b930:	6860      	ldr	r0, [r4, #4]
 800b932:	f008 fab3 	bl	8013e9c <rclc_action_find_handle_by_cancel_request_sequence_number>
 800b936:	4606      	mov	r6, r0
 800b938:	6860      	ldr	r0, [r4, #4]
 800b93a:	2e00      	cmp	r6, #0
 800b93c:	f43f af44 	beq.w	800b7c8 <_rclc_take_new_data+0xe0>
 800b940:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800b942:	2701      	movs	r7, #1
 800b944:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800b946:	2b00      	cmp	r3, #0
 800b948:	f43f af3e 	beq.w	800b7c8 <_rclc_take_new_data+0xe0>
 800b94c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b94e:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800b952:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800b956:	f008 fa4d 	bl	8013df4 <rclc_action_find_goal_handle_by_uuid>
 800b95a:	b138      	cbz	r0, 800b96c <_rclc_take_new_data+0x284>
 800b95c:	6860      	ldr	r0, [r4, #4]
 800b95e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800b960:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800b964:	3501      	adds	r5, #1
 800b966:	42ab      	cmp	r3, r5
 800b968:	d8f0      	bhi.n	800b94c <_rclc_take_new_data+0x264>
 800b96a:	e72d      	b.n	800b7c8 <_rclc_take_new_data+0xe0>
 800b96c:	6860      	ldr	r0, [r4, #4]
 800b96e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800b970:	3501      	adds	r5, #1
 800b972:	42ab      	cmp	r3, r5
 800b974:	d8ea      	bhi.n	800b94c <_rclc_take_new_data+0x264>
 800b976:	e727      	b.n	800b7c8 <_rclc_take_new_data+0xe0>
 800b978:	ab06      	add	r3, sp, #24
 800b97a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b97c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800b980:	2103      	movs	r1, #3
 800b982:	e896 000c 	ldmia.w	r6, {r2, r3}
 800b986:	6860      	ldr	r0, [r4, #4]
 800b988:	f008 fafe 	bl	8013f88 <rclc_action_server_goal_cancel_reject>
 800b98c:	e70b      	b.n	800b7a6 <_rclc_take_new_data+0xbe>
 800b98e:	ab06      	add	r3, sp, #24
 800b990:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b992:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800b996:	2102      	movs	r1, #2
 800b998:	e896 000c 	ldmia.w	r6, {r2, r3}
 800b99c:	6860      	ldr	r0, [r4, #4]
 800b99e:	f008 faf3 	bl	8013f88 <rclc_action_server_goal_cancel_reject>
 800b9a2:	e700      	b.n	800b7a6 <_rclc_take_new_data+0xbe>
 800b9a4:	6860      	ldr	r0, [r4, #4]
 800b9a6:	e70a      	b.n	800b7be <_rclc_take_new_data+0xd6>
 800b9a8:	6860      	ldr	r0, [r4, #4]
 800b9aa:	4631      	mov	r1, r6
 800b9ac:	f008 fa0c 	bl	8013dc8 <rclc_action_remove_used_goal_handle>
 800b9b0:	f000 fdc2 	bl	800c538 <rcutils_reset_error>
 800b9b4:	e6c0      	b.n	800b738 <_rclc_take_new_data+0x50>
 800b9b6:	2501      	movs	r5, #1
 800b9b8:	e6be      	b.n	800b738 <_rclc_take_new_data+0x50>
 800b9ba:	bf00      	nop

0800b9bc <rclc_executor_trigger_any>:
 800b9bc:	4603      	mov	r3, r0
 800b9be:	b370      	cbz	r0, 800ba1e <rclc_executor_trigger_any+0x62>
 800b9c0:	b379      	cbz	r1, 800ba22 <rclc_executor_trigger_any+0x66>
 800b9c2:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	b350      	cbz	r0, 800ba20 <rclc_executor_trigger_any+0x64>
 800b9ca:	b430      	push	{r4, r5}
 800b9cc:	f893 c000 	ldrb.w	ip, [r3]
 800b9d0:	f1bc 0f08 	cmp.w	ip, #8
 800b9d4:	d017      	beq.n	800ba06 <rclc_executor_trigger_any+0x4a>
 800b9d6:	f1bc 0f09 	cmp.w	ip, #9
 800b9da:	d00d      	beq.n	800b9f8 <rclc_executor_trigger_any+0x3c>
 800b9dc:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800b9e0:	b940      	cbnz	r0, 800b9f4 <rclc_executor_trigger_any+0x38>
 800b9e2:	3201      	adds	r2, #1
 800b9e4:	4291      	cmp	r1, r2
 800b9e6:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800b9ea:	d003      	beq.n	800b9f4 <rclc_executor_trigger_any+0x38>
 800b9ec:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800b9f0:	2800      	cmp	r0, #0
 800b9f2:	d1eb      	bne.n	800b9cc <rclc_executor_trigger_any+0x10>
 800b9f4:	bc30      	pop	{r4, r5}
 800b9f6:	4770      	bx	lr
 800b9f8:	685c      	ldr	r4, [r3, #4]
 800b9fa:	6a25      	ldr	r5, [r4, #32]
 800b9fc:	2d00      	cmp	r5, #0
 800b9fe:	d1f9      	bne.n	800b9f4 <rclc_executor_trigger_any+0x38>
 800ba00:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800ba04:	e7ec      	b.n	800b9e0 <rclc_executor_trigger_any+0x24>
 800ba06:	685c      	ldr	r4, [r3, #4]
 800ba08:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800ba0a:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800ba0e:	d1f1      	bne.n	800b9f4 <rclc_executor_trigger_any+0x38>
 800ba10:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800ba14:	2800      	cmp	r0, #0
 800ba16:	d1ed      	bne.n	800b9f4 <rclc_executor_trigger_any+0x38>
 800ba18:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800ba1c:	e7e0      	b.n	800b9e0 <rclc_executor_trigger_any+0x24>
 800ba1e:	4770      	bx	lr
 800ba20:	4770      	bx	lr
 800ba22:	4608      	mov	r0, r1
 800ba24:	4770      	bx	lr
 800ba26:	bf00      	nop

0800ba28 <_rclc_execute>:
 800ba28:	2800      	cmp	r0, #0
 800ba2a:	f000 80dc 	beq.w	800bbe6 <_rclc_execute+0x1be>
 800ba2e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba30:	7843      	ldrb	r3, [r0, #1]
 800ba32:	b087      	sub	sp, #28
 800ba34:	4604      	mov	r4, r0
 800ba36:	b123      	cbz	r3, 800ba42 <_rclc_execute+0x1a>
 800ba38:	2b01      	cmp	r3, #1
 800ba3a:	d01c      	beq.n	800ba76 <_rclc_execute+0x4e>
 800ba3c:	2000      	movs	r0, #0
 800ba3e:	b007      	add	sp, #28
 800ba40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba42:	7803      	ldrb	r3, [r0, #0]
 800ba44:	2b08      	cmp	r3, #8
 800ba46:	f000 80a0 	beq.w	800bb8a <_rclc_execute+0x162>
 800ba4a:	2b09      	cmp	r3, #9
 800ba4c:	d024      	beq.n	800ba98 <_rclc_execute+0x70>
 800ba4e:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800ba52:	2800      	cmp	r0, #0
 800ba54:	d0f2      	beq.n	800ba3c <_rclc_execute+0x14>
 800ba56:	2b0a      	cmp	r3, #10
 800ba58:	f200 815a 	bhi.w	800bd10 <_rclc_execute+0x2e8>
 800ba5c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ba60:	008e006f 	.word	0x008e006f
 800ba64:	006f007c 	.word	0x006f007c
 800ba68:	00590073 	.word	0x00590073
 800ba6c:	00590059 	.word	0x00590059
 800ba70:	01580158 	.word	0x01580158
 800ba74:	0079      	.short	0x0079
 800ba76:	7803      	ldrb	r3, [r0, #0]
 800ba78:	2b0a      	cmp	r3, #10
 800ba7a:	f200 8149 	bhi.w	800bd10 <_rclc_execute+0x2e8>
 800ba7e:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ba82:	00f9      	.short	0x00f9
 800ba84:	006b007b 	.word	0x006b007b
 800ba88:	0062005e 	.word	0x0062005e
 800ba8c:	00480048 	.word	0x00480048
 800ba90:	01000048 	.word	0x01000048
 800ba94:	00680102 	.word	0x00680102
 800ba98:	6840      	ldr	r0, [r0, #4]
 800ba9a:	6a02      	ldr	r2, [r0, #32]
 800ba9c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800baa0:	2a00      	cmp	r2, #0
 800baa2:	f040 80f3 	bne.w	800bc8c <_rclc_execute+0x264>
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d0c8      	beq.n	800ba3c <_rclc_execute+0x14>
 800baaa:	e003      	b.n	800bab4 <_rclc_execute+0x8c>
 800baac:	6858      	ldr	r0, [r3, #4]
 800baae:	f008 f98b 	bl	8013dc8 <rclc_action_remove_used_goal_handle>
 800bab2:	6860      	ldr	r0, [r4, #4]
 800bab4:	f008 f9c2 	bl	8013e3c <rclc_action_find_first_terminated_handle>
 800bab8:	4603      	mov	r3, r0
 800baba:	4601      	mov	r1, r0
 800babc:	2800      	cmp	r0, #0
 800babe:	d1f5      	bne.n	800baac <_rclc_execute+0x84>
 800bac0:	6860      	ldr	r0, [r4, #4]
 800bac2:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
 800bac6:	f890 3020 	ldrb.w	r3, [r0, #32]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	f000 80eb 	beq.w	800bca6 <_rclc_execute+0x27e>
 800bad0:	f241 0604 	movw	r6, #4100	@ 0x1004
 800bad4:	2701      	movs	r7, #1
 800bad6:	e007      	b.n	800bae8 <_rclc_execute+0xc0>
 800bad8:	4628      	mov	r0, r5
 800bada:	f008 fa09 	bl	8013ef0 <rclc_action_server_response_goal_request>
 800bade:	6860      	ldr	r0, [r4, #4]
 800bae0:	4629      	mov	r1, r5
 800bae2:	f008 f971 	bl	8013dc8 <rclc_action_remove_used_goal_handle>
 800bae6:	6860      	ldr	r0, [r4, #4]
 800bae8:	2100      	movs	r1, #0
 800baea:	f008 f99b 	bl	8013e24 <rclc_action_find_first_handle_by_status>
 800baee:	4605      	mov	r5, r0
 800baf0:	2800      	cmp	r0, #0
 800baf2:	f000 80d5 	beq.w	800bca0 <_rclc_execute+0x278>
 800baf6:	6863      	ldr	r3, [r4, #4]
 800baf8:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bafa:	699b      	ldr	r3, [r3, #24]
 800bafc:	4798      	blx	r3
 800bafe:	42b0      	cmp	r0, r6
 800bb00:	f04f 0100 	mov.w	r1, #0
 800bb04:	d1e8      	bne.n	800bad8 <_rclc_execute+0xb0>
 800bb06:	2101      	movs	r1, #1
 800bb08:	4628      	mov	r0, r5
 800bb0a:	f008 f9f1 	bl	8013ef0 <rclc_action_server_response_goal_request>
 800bb0e:	722f      	strb	r7, [r5, #8]
 800bb10:	e7e9      	b.n	800bae6 <_rclc_execute+0xbe>
 800bb12:	2b06      	cmp	r3, #6
 800bb14:	68a0      	ldr	r0, [r4, #8]
 800bb16:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800bb18:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 800bb1a:	f000 80bb 	beq.w	800bc94 <_rclc_execute+0x26c>
 800bb1e:	2b07      	cmp	r3, #7
 800bb20:	f000 80f1 	beq.w	800bd06 <_rclc_execute+0x2de>
 800bb24:	47b0      	blx	r6
 800bb26:	f104 0510 	add.w	r5, r4, #16
 800bb2a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800bb2c:	6860      	ldr	r0, [r4, #4]
 800bb2e:	4629      	mov	r1, r5
 800bb30:	f006 f8ce 	bl	8011cd0 <rcl_send_response>
 800bb34:	2802      	cmp	r0, #2
 800bb36:	d117      	bne.n	800bb68 <_rclc_execute+0x140>
 800bb38:	f000 fcfe 	bl	800c538 <rcutils_reset_error>
 800bb3c:	e77e      	b.n	800ba3c <_rclc_execute+0x14>
 800bb3e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800bb40:	68a0      	ldr	r0, [r4, #8]
 800bb42:	4798      	blx	r3
 800bb44:	e77a      	b.n	800ba3c <_rclc_execute+0x14>
 800bb46:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800bb48:	68a0      	ldr	r0, [r4, #8]
 800bb4a:	f104 0110 	add.w	r1, r4, #16
 800bb4e:	4798      	blx	r3
 800bb50:	e774      	b.n	800ba3c <_rclc_execute+0x14>
 800bb52:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800bb54:	4798      	blx	r3
 800bb56:	e771      	b.n	800ba3c <_rclc_execute+0x14>
 800bb58:	6860      	ldr	r0, [r4, #4]
 800bb5a:	f006 fd81 	bl	8012660 <rcl_timer_call>
 800bb5e:	f240 3321 	movw	r3, #801	@ 0x321
 800bb62:	4298      	cmp	r0, r3
 800bb64:	f43f af6a 	beq.w	800ba3c <_rclc_execute+0x14>
 800bb68:	2800      	cmp	r0, #0
 800bb6a:	f43f af68 	beq.w	800ba3e <_rclc_execute+0x16>
 800bb6e:	9005      	str	r0, [sp, #20]
 800bb70:	f000 fce2 	bl	800c538 <rcutils_reset_error>
 800bb74:	9805      	ldr	r0, [sp, #20]
 800bb76:	e762      	b.n	800ba3e <_rclc_execute+0x16>
 800bb78:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800bb7c:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 800bb80:	2800      	cmp	r0, #0
 800bb82:	d0e4      	beq.n	800bb4e <_rclc_execute+0x126>
 800bb84:	68a0      	ldr	r0, [r4, #8]
 800bb86:	4798      	blx	r3
 800bb88:	e758      	b.n	800ba3c <_rclc_execute+0x14>
 800bb8a:	6840      	ldr	r0, [r0, #4]
 800bb8c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800bb8e:	f033 437f 	bics.w	r3, r3, #4278190080	@ 0xff000000
 800bb92:	d107      	bne.n	800bba4 <_rclc_execute+0x17c>
 800bb94:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800bb98:	b923      	cbnz	r3, 800bba4 <_rclc_execute+0x17c>
 800bb9a:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	f43f af4c 	beq.w	800ba3c <_rclc_execute+0x14>
 800bba4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800bba8:	b303      	cbz	r3, 800bbec <_rclc_execute+0x1c4>
 800bbaa:	2600      	movs	r6, #0
 800bbac:	2701      	movs	r7, #1
 800bbae:	e004      	b.n	800bbba <_rclc_execute+0x192>
 800bbb0:	f008 f8d4 	bl	8013d5c <rclc_action_send_result_request>
 800bbb4:	b990      	cbnz	r0, 800bbdc <_rclc_execute+0x1b4>
 800bbb6:	722f      	strb	r7, [r5, #8]
 800bbb8:	6860      	ldr	r0, [r4, #4]
 800bbba:	f008 f981 	bl	8013ec0 <rclc_action_find_first_handle_with_goal_response>
 800bbbe:	4605      	mov	r5, r0
 800bbc0:	b198      	cbz	r0, 800bbea <_rclc_execute+0x1c2>
 800bbc2:	6863      	ldr	r3, [r4, #4]
 800bbc4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800bbc6:	699b      	ldr	r3, [r3, #24]
 800bbc8:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800bbcc:	f885 6020 	strb.w	r6, [r5, #32]
 800bbd0:	4798      	blx	r3
 800bbd2:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800bbd6:	4628      	mov	r0, r5
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d1e9      	bne.n	800bbb0 <_rclc_execute+0x188>
 800bbdc:	6860      	ldr	r0, [r4, #4]
 800bbde:	4629      	mov	r1, r5
 800bbe0:	f008 f8f2 	bl	8013dc8 <rclc_action_remove_used_goal_handle>
 800bbe4:	e7e8      	b.n	800bbb8 <_rclc_execute+0x190>
 800bbe6:	200b      	movs	r0, #11
 800bbe8:	4770      	bx	lr
 800bbea:	6860      	ldr	r0, [r4, #4]
 800bbec:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800bbf0:	b18b      	cbz	r3, 800bc16 <_rclc_execute+0x1ee>
 800bbf2:	68c5      	ldr	r5, [r0, #12]
 800bbf4:	b32d      	cbz	r5, 800bc42 <_rclc_execute+0x21a>
 800bbf6:	2600      	movs	r6, #0
 800bbf8:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800bbfc:	b143      	cbz	r3, 800bc10 <_rclc_execute+0x1e8>
 800bbfe:	69c3      	ldr	r3, [r0, #28]
 800bc00:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800bc04:	b123      	cbz	r3, 800bc10 <_rclc_execute+0x1e8>
 800bc06:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800bc08:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800bc0a:	4628      	mov	r0, r5
 800bc0c:	4798      	blx	r3
 800bc0e:	6860      	ldr	r0, [r4, #4]
 800bc10:	682d      	ldr	r5, [r5, #0]
 800bc12:	2d00      	cmp	r5, #0
 800bc14:	d1f0      	bne.n	800bbf8 <_rclc_execute+0x1d0>
 800bc16:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800bc1a:	b193      	cbz	r3, 800bc42 <_rclc_execute+0x21a>
 800bc1c:	68c5      	ldr	r5, [r0, #12]
 800bc1e:	b185      	cbz	r5, 800bc42 <_rclc_execute+0x21a>
 800bc20:	2600      	movs	r6, #0
 800bc22:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800bc26:	b14b      	cbz	r3, 800bc3c <_rclc_execute+0x214>
 800bc28:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800bc2a:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800bc2e:	b12b      	cbz	r3, 800bc3c <_rclc_execute+0x214>
 800bc30:	4628      	mov	r0, r5
 800bc32:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800bc34:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800bc38:	4798      	blx	r3
 800bc3a:	6860      	ldr	r0, [r4, #4]
 800bc3c:	682d      	ldr	r5, [r5, #0]
 800bc3e:	2d00      	cmp	r5, #0
 800bc40:	d1ef      	bne.n	800bc22 <_rclc_execute+0x1fa>
 800bc42:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	f43f aef8 	beq.w	800ba3c <_rclc_execute+0x14>
 800bc4c:	2700      	movs	r7, #0
 800bc4e:	e00b      	b.n	800bc68 <_rclc_execute+0x240>
 800bc50:	6863      	ldr	r3, [r4, #4]
 800bc52:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800bc54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800bc56:	6a1e      	ldr	r6, [r3, #32]
 800bc58:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800bc5c:	47b0      	blx	r6
 800bc5e:	6860      	ldr	r0, [r4, #4]
 800bc60:	4629      	mov	r1, r5
 800bc62:	f008 f8b1 	bl	8013dc8 <rclc_action_remove_used_goal_handle>
 800bc66:	6860      	ldr	r0, [r4, #4]
 800bc68:	f008 f936 	bl	8013ed8 <rclc_action_find_first_handle_with_result_response>
 800bc6c:	4605      	mov	r5, r0
 800bc6e:	2800      	cmp	r0, #0
 800bc70:	d1ee      	bne.n	800bc50 <_rclc_execute+0x228>
 800bc72:	e6e3      	b.n	800ba3c <_rclc_execute+0x14>
 800bc74:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800bc78:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800bc7a:	2800      	cmp	r0, #0
 800bc7c:	f43f af61 	beq.w	800bb42 <_rclc_execute+0x11a>
 800bc80:	e75e      	b.n	800bb40 <_rclc_execute+0x118>
 800bc82:	6840      	ldr	r0, [r0, #4]
 800bc84:	e78e      	b.n	800bba4 <_rclc_execute+0x17c>
 800bc86:	6840      	ldr	r0, [r0, #4]
 800bc88:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	f43f af1a 	beq.w	800bac6 <_rclc_execute+0x9e>
 800bc92:	e70f      	b.n	800bab4 <_rclc_execute+0x8c>
 800bc94:	f104 0510 	add.w	r5, r4, #16
 800bc98:	460a      	mov	r2, r1
 800bc9a:	4629      	mov	r1, r5
 800bc9c:	47b0      	blx	r6
 800bc9e:	e744      	b.n	800bb2a <_rclc_execute+0x102>
 800bca0:	6860      	ldr	r0, [r4, #4]
 800bca2:	f880 5020 	strb.w	r5, [r0, #32]
 800bca6:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	f43f aec6 	beq.w	800ba3c <_rclc_execute+0x14>
 800bcb0:	68c5      	ldr	r5, [r0, #12]
 800bcb2:	b325      	cbz	r5, 800bcfe <_rclc_execute+0x2d6>
 800bcb4:	2602      	movs	r6, #2
 800bcb6:	e001      	b.n	800bcbc <_rclc_execute+0x294>
 800bcb8:	682d      	ldr	r5, [r5, #0]
 800bcba:	b305      	cbz	r5, 800bcfe <_rclc_execute+0x2d6>
 800bcbc:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800bcc0:	2b03      	cmp	r3, #3
 800bcc2:	d1f9      	bne.n	800bcb8 <_rclc_execute+0x290>
 800bcc4:	69c3      	ldr	r3, [r0, #28]
 800bcc6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bcc8:	4628      	mov	r0, r5
 800bcca:	4798      	blx	r3
 800bccc:	4603      	mov	r3, r0
 800bcce:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800bcd2:	4628      	mov	r0, r5
 800bcd4:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800bcd8:	b11b      	cbz	r3, 800bce2 <_rclc_execute+0x2ba>
 800bcda:	f008 f929 	bl	8013f30 <rclc_action_server_goal_cancel_accept>
 800bcde:	6860      	ldr	r0, [r4, #4]
 800bce0:	e7ea      	b.n	800bcb8 <_rclc_execute+0x290>
 800bce2:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800bce4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800bce8:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800bcec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcf0:	6860      	ldr	r0, [r4, #4]
 800bcf2:	2101      	movs	r1, #1
 800bcf4:	f008 f948 	bl	8013f88 <rclc_action_server_goal_cancel_reject>
 800bcf8:	722e      	strb	r6, [r5, #8]
 800bcfa:	6860      	ldr	r0, [r4, #4]
 800bcfc:	e7dc      	b.n	800bcb8 <_rclc_execute+0x290>
 800bcfe:	2300      	movs	r3, #0
 800bd00:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800bd04:	e69a      	b.n	800ba3c <_rclc_execute+0x14>
 800bd06:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800bd08:	47b0      	blx	r6
 800bd0a:	f104 0510 	add.w	r5, r4, #16
 800bd0e:	e70c      	b.n	800bb2a <_rclc_execute+0x102>
 800bd10:	2001      	movs	r0, #1
 800bd12:	e694      	b.n	800ba3e <_rclc_execute+0x16>

0800bd14 <rclc_executor_get_zero_initialized_executor>:
 800bd14:	b510      	push	{r4, lr}
 800bd16:	4903      	ldr	r1, [pc, #12]	@ (800bd24 <rclc_executor_get_zero_initialized_executor+0x10>)
 800bd18:	4604      	mov	r4, r0
 800bd1a:	2290      	movs	r2, #144	@ 0x90
 800bd1c:	f00e f89d 	bl	8019e5a <memcpy>
 800bd20:	4620      	mov	r0, r4
 800bd22:	bd10      	pop	{r4, pc}
 800bd24:	0801cfe8 	.word	0x0801cfe8

0800bd28 <rclc_executor_init>:
 800bd28:	2800      	cmp	r0, #0
 800bd2a:	d05a      	beq.n	800bde2 <rclc_executor_init+0xba>
 800bd2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd30:	460d      	mov	r5, r1
 800bd32:	b0b2      	sub	sp, #200	@ 0xc8
 800bd34:	2900      	cmp	r1, #0
 800bd36:	d050      	beq.n	800bdda <rclc_executor_init+0xb2>
 800bd38:	4604      	mov	r4, r0
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	4616      	mov	r6, r2
 800bd3e:	461f      	mov	r7, r3
 800bd40:	f000 fbce 	bl	800c4e0 <rcutils_allocator_is_valid>
 800bd44:	2800      	cmp	r0, #0
 800bd46:	d048      	beq.n	800bdda <rclc_executor_init+0xb2>
 800bd48:	2e00      	cmp	r6, #0
 800bd4a:	d046      	beq.n	800bdda <rclc_executor_init+0xb2>
 800bd4c:	492a      	ldr	r1, [pc, #168]	@ (800bdf8 <rclc_executor_init+0xd0>)
 800bd4e:	2290      	movs	r2, #144	@ 0x90
 800bd50:	a80e      	add	r0, sp, #56	@ 0x38
 800bd52:	f00e f882 	bl	8019e5a <memcpy>
 800bd56:	a90e      	add	r1, sp, #56	@ 0x38
 800bd58:	2290      	movs	r2, #144	@ 0x90
 800bd5a:	4620      	mov	r0, r4
 800bd5c:	f00e f87d 	bl	8019e5a <memcpy>
 800bd60:	6065      	str	r5, [r4, #4]
 800bd62:	4668      	mov	r0, sp
 800bd64:	60e6      	str	r6, [r4, #12]
 800bd66:	466d      	mov	r5, sp
 800bd68:	f006 fd6c 	bl	8012844 <rcl_get_zero_initialized_wait_set>
 800bd6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bd6e:	f104 0c18 	add.w	ip, r4, #24
 800bd72:	f8d7 8000 	ldr.w	r8, [r7]
 800bd76:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bd7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bd7c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bd80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bd82:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bd86:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 800bdf0 <rclc_executor_init+0xc8>
 800bd8a:	682b      	ldr	r3, [r5, #0]
 800bd8c:	f8cc 3000 	str.w	r3, [ip]
 800bd90:	6939      	ldr	r1, [r7, #16]
 800bd92:	6167      	str	r7, [r4, #20]
 800bd94:	ed84 7b1c 	vstr	d7, [r4, #112]	@ 0x70
 800bd98:	01b0      	lsls	r0, r6, #6
 800bd9a:	47c0      	blx	r8
 800bd9c:	60a0      	str	r0, [r4, #8]
 800bd9e:	b310      	cbz	r0, 800bde6 <rclc_executor_init+0xbe>
 800bda0:	2500      	movs	r5, #0
 800bda2:	e000      	b.n	800bda6 <rclc_executor_init+0x7e>
 800bda4:	68a0      	ldr	r0, [r4, #8]
 800bda6:	eb00 1085 	add.w	r0, r0, r5, lsl #6
 800bdaa:	4631      	mov	r1, r6
 800bdac:	3501      	adds	r5, #1
 800bdae:	f000 fa25 	bl	800c1fc <rclc_executor_handle_init>
 800bdb2:	42ae      	cmp	r6, r5
 800bdb4:	d1f6      	bne.n	800bda4 <rclc_executor_init+0x7c>
 800bdb6:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 800bdba:	f000 fa15 	bl	800c1e8 <rclc_executor_handle_counters_zero_init>
 800bdbe:	490f      	ldr	r1, [pc, #60]	@ (800bdfc <rclc_executor_init+0xd4>)
 800bdc0:	68a2      	ldr	r2, [r4, #8]
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	e9c4 1320 	strd	r1, r3, [r4, #128]	@ 0x80
 800bdc8:	b12a      	cbz	r2, 800bdd6 <rclc_executor_init+0xae>
 800bdca:	6962      	ldr	r2, [r4, #20]
 800bdcc:	b11a      	cbz	r2, 800bdd6 <rclc_executor_init+0xae>
 800bdce:	68e2      	ldr	r2, [r4, #12]
 800bdd0:	b10a      	cbz	r2, 800bdd6 <rclc_executor_init+0xae>
 800bdd2:	f884 3088 	strb.w	r3, [r4, #136]	@ 0x88
 800bdd6:	2000      	movs	r0, #0
 800bdd8:	e000      	b.n	800bddc <rclc_executor_init+0xb4>
 800bdda:	200b      	movs	r0, #11
 800bddc:	b032      	add	sp, #200	@ 0xc8
 800bdde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bde2:	200b      	movs	r0, #11
 800bde4:	4770      	bx	lr
 800bde6:	200a      	movs	r0, #10
 800bde8:	e7f8      	b.n	800bddc <rclc_executor_init+0xb4>
 800bdea:	bf00      	nop
 800bdec:	f3af 8000 	nop.w
 800bdf0:	3b9aca00 	.word	0x3b9aca00
 800bdf4:	00000000 	.word	0x00000000
 800bdf8:	0801cfe8 	.word	0x0801cfe8
 800bdfc:	0800b9bd 	.word	0x0800b9bd

0800be00 <rclc_executor_add_subscription>:
 800be00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be02:	f89d e018 	ldrb.w	lr, [sp, #24]
 800be06:	b338      	cbz	r0, 800be58 <rclc_executor_add_subscription+0x58>
 800be08:	b331      	cbz	r1, 800be58 <rclc_executor_add_subscription+0x58>
 800be0a:	b32a      	cbz	r2, 800be58 <rclc_executor_add_subscription+0x58>
 800be0c:	b323      	cbz	r3, 800be58 <rclc_executor_add_subscription+0x58>
 800be0e:	4604      	mov	r4, r0
 800be10:	e9d0 5003 	ldrd	r5, r0, [r0, #12]
 800be14:	42a8      	cmp	r0, r5
 800be16:	d301      	bcc.n	800be1c <rclc_executor_add_subscription+0x1c>
 800be18:	2001      	movs	r0, #1
 800be1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be1c:	68a6      	ldr	r6, [r4, #8]
 800be1e:	0187      	lsls	r7, r0, #6
 800be20:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800be24:	2500      	movs	r5, #0
 800be26:	55f5      	strb	r5, [r6, r7]
 800be28:	3001      	adds	r0, #1
 800be2a:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800be2e:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800be32:	2301      	movs	r3, #1
 800be34:	f104 0518 	add.w	r5, r4, #24
 800be38:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800be3c:	f88c e001 	strb.w	lr, [ip, #1]
 800be40:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800be44:	6120      	str	r0, [r4, #16]
 800be46:	4628      	mov	r0, r5
 800be48:	f006 fd10 	bl	801286c <rcl_wait_set_is_valid>
 800be4c:	b930      	cbnz	r0, 800be5c <rclc_executor_add_subscription+0x5c>
 800be4e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800be50:	3301      	adds	r3, #1
 800be52:	2000      	movs	r0, #0
 800be54:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800be56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be58:	200b      	movs	r0, #11
 800be5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be5c:	4628      	mov	r0, r5
 800be5e:	f006 fd0b 	bl	8012878 <rcl_wait_set_fini>
 800be62:	2800      	cmp	r0, #0
 800be64:	d0f3      	beq.n	800be4e <rclc_executor_add_subscription+0x4e>
 800be66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800be68 <rclc_executor_add_timer>:
 800be68:	b300      	cbz	r0, 800beac <rclc_executor_add_timer+0x44>
 800be6a:	b1f9      	cbz	r1, 800beac <rclc_executor_add_timer+0x44>
 800be6c:	b538      	push	{r3, r4, r5, lr}
 800be6e:	e9d0 2303 	ldrd	r2, r3, [r0, #12]
 800be72:	4293      	cmp	r3, r2
 800be74:	4604      	mov	r4, r0
 800be76:	d301      	bcc.n	800be7c <rclc_executor_add_timer+0x14>
 800be78:	2001      	movs	r0, #1
 800be7a:	bd38      	pop	{r3, r4, r5, pc}
 800be7c:	6880      	ldr	r0, [r0, #8]
 800be7e:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800be82:	019d      	lsls	r5, r3, #6
 800be84:	6051      	str	r1, [r2, #4]
 800be86:	2102      	movs	r1, #2
 800be88:	5341      	strh	r1, [r0, r5]
 800be8a:	3301      	adds	r3, #1
 800be8c:	2000      	movs	r0, #0
 800be8e:	2101      	movs	r1, #1
 800be90:	f104 0518 	add.w	r5, r4, #24
 800be94:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800be96:	8711      	strh	r1, [r2, #56]	@ 0x38
 800be98:	4628      	mov	r0, r5
 800be9a:	6123      	str	r3, [r4, #16]
 800be9c:	f006 fce6 	bl	801286c <rcl_wait_set_is_valid>
 800bea0:	b930      	cbnz	r0, 800beb0 <rclc_executor_add_timer+0x48>
 800bea2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800bea4:	3301      	adds	r3, #1
 800bea6:	2000      	movs	r0, #0
 800bea8:	6523      	str	r3, [r4, #80]	@ 0x50
 800beaa:	bd38      	pop	{r3, r4, r5, pc}
 800beac:	200b      	movs	r0, #11
 800beae:	4770      	bx	lr
 800beb0:	4628      	mov	r0, r5
 800beb2:	f006 fce1 	bl	8012878 <rcl_wait_set_fini>
 800beb6:	2800      	cmp	r0, #0
 800beb8:	d0f3      	beq.n	800bea2 <rclc_executor_add_timer+0x3a>
 800beba:	bd38      	pop	{r3, r4, r5, pc}

0800bebc <rclc_executor_prepare>:
 800bebc:	2800      	cmp	r0, #0
 800bebe:	d044      	beq.n	800bf4a <rclc_executor_prepare+0x8e>
 800bec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bec2:	f100 0518 	add.w	r5, r0, #24
 800bec6:	b09b      	sub	sp, #108	@ 0x6c
 800bec8:	4604      	mov	r4, r0
 800beca:	4628      	mov	r0, r5
 800becc:	f006 fcce 	bl	801286c <rcl_wait_set_is_valid>
 800bed0:	b110      	cbz	r0, 800bed8 <rclc_executor_prepare+0x1c>
 800bed2:	2000      	movs	r0, #0
 800bed4:	b01b      	add	sp, #108	@ 0x6c
 800bed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bed8:	4628      	mov	r0, r5
 800beda:	f006 fccd 	bl	8012878 <rcl_wait_set_fini>
 800bede:	2800      	cmp	r0, #0
 800bee0:	d130      	bne.n	800bf44 <rclc_executor_prepare+0x88>
 800bee2:	a80c      	add	r0, sp, #48	@ 0x30
 800bee4:	f006 fcae 	bl	8012844 <rcl_get_zero_initialized_wait_set>
 800bee8:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800beec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bef0:	46ae      	mov	lr, r5
 800bef2:	6967      	ldr	r7, [r4, #20]
 800bef4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bef8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800befc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bf00:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bf04:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bf08:	f8dc 3000 	ldr.w	r3, [ip]
 800bf0c:	f8ce 3000 	str.w	r3, [lr]
 800bf10:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800bf12:	ae04      	add	r6, sp, #16
 800bf14:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800bf16:	683b      	ldr	r3, [r7, #0]
 800bf18:	6862      	ldr	r2, [r4, #4]
 800bf1a:	6033      	str	r3, [r6, #0]
 800bf1c:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800bf1e:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800bf20:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800bf24:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	@ 0x50
 800bf28:	e9cd 2100 	strd	r2, r1, [sp]
 800bf2c:	4628      	mov	r0, r5
 800bf2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bf30:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800bf32:	f006 ffd1 	bl	8012ed8 <rcl_wait_set_init>
 800bf36:	2800      	cmp	r0, #0
 800bf38:	d0cc      	beq.n	800bed4 <rclc_executor_prepare+0x18>
 800bf3a:	900b      	str	r0, [sp, #44]	@ 0x2c
 800bf3c:	f000 fafc 	bl	800c538 <rcutils_reset_error>
 800bf40:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800bf42:	e7c7      	b.n	800bed4 <rclc_executor_prepare+0x18>
 800bf44:	f000 faf8 	bl	800c538 <rcutils_reset_error>
 800bf48:	e7cb      	b.n	800bee2 <rclc_executor_prepare+0x26>
 800bf4a:	200b      	movs	r0, #11
 800bf4c:	4770      	bx	lr
 800bf4e:	bf00      	nop

0800bf50 <rclc_executor_spin_some>:
 800bf50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf54:	b083      	sub	sp, #12
 800bf56:	2800      	cmp	r0, #0
 800bf58:	f000 8091 	beq.w	800c07e <rclc_executor_spin_some+0x12e>
 800bf5c:	4604      	mov	r4, r0
 800bf5e:	6840      	ldr	r0, [r0, #4]
 800bf60:	4690      	mov	r8, r2
 800bf62:	4699      	mov	r9, r3
 800bf64:	f005 f978 	bl	8011258 <rcl_context_is_valid>
 800bf68:	2800      	cmp	r0, #0
 800bf6a:	d037      	beq.n	800bfdc <rclc_executor_spin_some+0x8c>
 800bf6c:	4620      	mov	r0, r4
 800bf6e:	f104 0718 	add.w	r7, r4, #24
 800bf72:	f7ff ffa3 	bl	800bebc <rclc_executor_prepare>
 800bf76:	4638      	mov	r0, r7
 800bf78:	f006 fd62 	bl	8012a40 <rcl_wait_set_clear>
 800bf7c:	4606      	mov	r6, r0
 800bf7e:	2800      	cmp	r0, #0
 800bf80:	d177      	bne.n	800c072 <rclc_executor_spin_some+0x122>
 800bf82:	68e3      	ldr	r3, [r4, #12]
 800bf84:	4605      	mov	r5, r0
 800bf86:	b1eb      	cbz	r3, 800bfc4 <rclc_executor_spin_some+0x74>
 800bf88:	68a1      	ldr	r1, [r4, #8]
 800bf8a:	eb01 1c85 	add.w	ip, r1, r5, lsl #6
 800bf8e:	01aa      	lsls	r2, r5, #6
 800bf90:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800bf94:	b1b3      	cbz	r3, 800bfc4 <rclc_executor_spin_some+0x74>
 800bf96:	5c8b      	ldrb	r3, [r1, r2]
 800bf98:	2b0a      	cmp	r3, #10
 800bf9a:	d81f      	bhi.n	800bfdc <rclc_executor_spin_some+0x8c>
 800bf9c:	e8df f003 	tbb	[pc, r3]
 800bfa0:	253e3434 	.word	0x253e3434
 800bfa4:	06060625 	.word	0x06060625
 800bfa8:	525d      	.short	0x525d
 800bfaa:	48          	.byte	0x48
 800bfab:	00          	.byte	0x00
 800bfac:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bfb0:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800bfb4:	4638      	mov	r0, r7
 800bfb6:	f007 f899 	bl	80130ec <rcl_wait_set_add_service>
 800bfba:	b9f8      	cbnz	r0, 800bffc <rclc_executor_spin_some+0xac>
 800bfbc:	68e3      	ldr	r3, [r4, #12]
 800bfbe:	3501      	adds	r5, #1
 800bfc0:	42ab      	cmp	r3, r5
 800bfc2:	d8e1      	bhi.n	800bf88 <rclc_executor_spin_some+0x38>
 800bfc4:	4642      	mov	r2, r8
 800bfc6:	464b      	mov	r3, r9
 800bfc8:	4638      	mov	r0, r7
 800bfca:	f007 f8bd 	bl	8013148 <rcl_wait>
 800bfce:	f894 5088 	ldrb.w	r5, [r4, #136]	@ 0x88
 800bfd2:	2d00      	cmp	r5, #0
 800bfd4:	f000 80ab 	beq.w	800c12e <rclc_executor_spin_some+0x1de>
 800bfd8:	2d01      	cmp	r5, #1
 800bfda:	d055      	beq.n	800c088 <rclc_executor_spin_some+0x138>
 800bfdc:	f000 faac 	bl	800c538 <rcutils_reset_error>
 800bfe0:	2601      	movs	r6, #1
 800bfe2:	4630      	mov	r0, r6
 800bfe4:	b003      	add	sp, #12
 800bfe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfea:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bfee:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800bff2:	4638      	mov	r0, r7
 800bff4:	f007 f84e 	bl	8013094 <rcl_wait_set_add_client>
 800bff8:	2800      	cmp	r0, #0
 800bffa:	d0df      	beq.n	800bfbc <rclc_executor_spin_some+0x6c>
 800bffc:	9001      	str	r0, [sp, #4]
 800bffe:	f000 fa9b 	bl	800c538 <rcutils_reset_error>
 800c002:	9801      	ldr	r0, [sp, #4]
 800c004:	4606      	mov	r6, r0
 800c006:	e7ec      	b.n	800bfe2 <rclc_executor_spin_some+0x92>
 800c008:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800c00c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800c010:	4638      	mov	r0, r7
 800c012:	f006 fce9 	bl	80129e8 <rcl_wait_set_add_subscription>
 800c016:	2800      	cmp	r0, #0
 800c018:	d0d0      	beq.n	800bfbc <rclc_executor_spin_some+0x6c>
 800c01a:	e7ef      	b.n	800bffc <rclc_executor_spin_some+0xac>
 800c01c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800c020:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800c024:	4638      	mov	r0, r7
 800c026:	f007 f805 	bl	8013034 <rcl_wait_set_add_timer>
 800c02a:	2800      	cmp	r0, #0
 800c02c:	d0c6      	beq.n	800bfbc <rclc_executor_spin_some+0x6c>
 800c02e:	e7e5      	b.n	800bffc <rclc_executor_spin_some+0xac>
 800c030:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800c034:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800c038:	4638      	mov	r0, r7
 800c03a:	f006 ffcf 	bl	8012fdc <rcl_wait_set_add_guard_condition>
 800c03e:	2800      	cmp	r0, #0
 800c040:	d0bc      	beq.n	800bfbc <rclc_executor_spin_some+0x6c>
 800c042:	e7db      	b.n	800bffc <rclc_executor_spin_some+0xac>
 800c044:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800c048:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800c04c:	3110      	adds	r1, #16
 800c04e:	4638      	mov	r0, r7
 800c050:	f007 fd98 	bl	8013b84 <rcl_action_wait_set_add_action_server>
 800c054:	2800      	cmp	r0, #0
 800c056:	d0b1      	beq.n	800bfbc <rclc_executor_spin_some+0x6c>
 800c058:	e7d0      	b.n	800bffc <rclc_executor_spin_some+0xac>
 800c05a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800c05e:	2300      	movs	r3, #0
 800c060:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800c064:	3110      	adds	r1, #16
 800c066:	4638      	mov	r0, r7
 800c068:	f007 fb7a 	bl	8013760 <rcl_action_wait_set_add_action_client>
 800c06c:	2800      	cmp	r0, #0
 800c06e:	d0a5      	beq.n	800bfbc <rclc_executor_spin_some+0x6c>
 800c070:	e7c4      	b.n	800bffc <rclc_executor_spin_some+0xac>
 800c072:	f000 fa61 	bl	800c538 <rcutils_reset_error>
 800c076:	4630      	mov	r0, r6
 800c078:	b003      	add	sp, #12
 800c07a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c07e:	260b      	movs	r6, #11
 800c080:	4630      	mov	r0, r6
 800c082:	b003      	add	sp, #12
 800c084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c088:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800c08c:	4663      	mov	r3, ip
 800c08e:	4615      	mov	r5, r2
 800c090:	b1ca      	cbz	r2, 800c0c6 <rclc_executor_spin_some+0x176>
 800c092:	2500      	movs	r5, #0
 800c094:	46a8      	mov	r8, r5
 800c096:	f240 1991 	movw	r9, #401	@ 0x191
 800c09a:	e00c      	b.n	800c0b6 <rclc_executor_spin_some+0x166>
 800c09c:	f7ff fad6 	bl	800b64c <_rclc_check_for_new_data>
 800c0a0:	f108 0801 	add.w	r8, r8, #1
 800c0a4:	4605      	mov	r5, r0
 800c0a6:	b108      	cbz	r0, 800c0ac <rclc_executor_spin_some+0x15c>
 800c0a8:	4548      	cmp	r0, r9
 800c0aa:	d13e      	bne.n	800c12a <rclc_executor_spin_some+0x1da>
 800c0ac:	68e2      	ldr	r2, [r4, #12]
 800c0ae:	4590      	cmp	r8, r2
 800c0b0:	f080 808b 	bcs.w	800c1ca <rclc_executor_spin_some+0x27a>
 800c0b4:	68a3      	ldr	r3, [r4, #8]
 800c0b6:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800c0ba:	469c      	mov	ip, r3
 800c0bc:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800c0c0:	4639      	mov	r1, r7
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d1ea      	bne.n	800c09c <rclc_executor_spin_some+0x14c>
 800c0c6:	4611      	mov	r1, r2
 800c0c8:	4660      	mov	r0, ip
 800c0ca:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800c0ce:	4798      	blx	r3
 800c0d0:	b358      	cbz	r0, 800c12a <rclc_executor_spin_some+0x1da>
 800c0d2:	68e3      	ldr	r3, [r4, #12]
 800c0d4:	b34b      	cbz	r3, 800c12a <rclc_executor_spin_some+0x1da>
 800c0d6:	f04f 0800 	mov.w	r8, #0
 800c0da:	f240 1991 	movw	r9, #401	@ 0x191
 800c0de:	e00a      	b.n	800c0f6 <rclc_executor_spin_some+0x1a6>
 800c0e0:	f7ff fb02 	bl	800b6e8 <_rclc_take_new_data>
 800c0e4:	f108 0801 	add.w	r8, r8, #1
 800c0e8:	4605      	mov	r5, r0
 800c0ea:	b108      	cbz	r0, 800c0f0 <rclc_executor_spin_some+0x1a0>
 800c0ec:	4548      	cmp	r0, r9
 800c0ee:	d11c      	bne.n	800c12a <rclc_executor_spin_some+0x1da>
 800c0f0:	68e3      	ldr	r3, [r4, #12]
 800c0f2:	4598      	cmp	r8, r3
 800c0f4:	d26f      	bcs.n	800c1d6 <rclc_executor_spin_some+0x286>
 800c0f6:	68a3      	ldr	r3, [r4, #8]
 800c0f8:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800c0fc:	4639      	mov	r1, r7
 800c0fe:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800c102:	2a00      	cmp	r2, #0
 800c104:	d1ec      	bne.n	800c0e0 <rclc_executor_spin_some+0x190>
 800c106:	2700      	movs	r7, #0
 800c108:	e009      	b.n	800c11e <rclc_executor_spin_some+0x1ce>
 800c10a:	f7ff fc8d 	bl	800ba28 <_rclc_execute>
 800c10e:	3701      	adds	r7, #1
 800c110:	4605      	mov	r5, r0
 800c112:	b950      	cbnz	r0, 800c12a <rclc_executor_spin_some+0x1da>
 800c114:	68e3      	ldr	r3, [r4, #12]
 800c116:	429f      	cmp	r7, r3
 800c118:	f4bf af63 	bcs.w	800bfe2 <rclc_executor_spin_some+0x92>
 800c11c:	68a3      	ldr	r3, [r4, #8]
 800c11e:	eb03 1087 	add.w	r0, r3, r7, lsl #6
 800c122:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800c126:	2b00      	cmp	r3, #0
 800c128:	d1ef      	bne.n	800c10a <rclc_executor_spin_some+0x1ba>
 800c12a:	462e      	mov	r6, r5
 800c12c:	e759      	b.n	800bfe2 <rclc_executor_spin_some+0x92>
 800c12e:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800c132:	4663      	mov	r3, ip
 800c134:	2a00      	cmp	r2, #0
 800c136:	d054      	beq.n	800c1e2 <rclc_executor_spin_some+0x292>
 800c138:	46a8      	mov	r8, r5
 800c13a:	f240 1991 	movw	r9, #401	@ 0x191
 800c13e:	e00b      	b.n	800c158 <rclc_executor_spin_some+0x208>
 800c140:	f7ff fa84 	bl	800b64c <_rclc_check_for_new_data>
 800c144:	f108 0801 	add.w	r8, r8, #1
 800c148:	4605      	mov	r5, r0
 800c14a:	b108      	cbz	r0, 800c150 <rclc_executor_spin_some+0x200>
 800c14c:	4548      	cmp	r0, r9
 800c14e:	d1ec      	bne.n	800c12a <rclc_executor_spin_some+0x1da>
 800c150:	68e2      	ldr	r2, [r4, #12]
 800c152:	4590      	cmp	r8, r2
 800c154:	d23c      	bcs.n	800c1d0 <rclc_executor_spin_some+0x280>
 800c156:	68a3      	ldr	r3, [r4, #8]
 800c158:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800c15c:	469c      	mov	ip, r3
 800c15e:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800c162:	4639      	mov	r1, r7
 800c164:	2b00      	cmp	r3, #0
 800c166:	d1eb      	bne.n	800c140 <rclc_executor_spin_some+0x1f0>
 800c168:	4611      	mov	r1, r2
 800c16a:	4660      	mov	r0, ip
 800c16c:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800c170:	4798      	blx	r3
 800c172:	2800      	cmp	r0, #0
 800c174:	d0d9      	beq.n	800c12a <rclc_executor_spin_some+0x1da>
 800c176:	68e3      	ldr	r3, [r4, #12]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d0d6      	beq.n	800c12a <rclc_executor_spin_some+0x1da>
 800c17c:	f04f 0a00 	mov.w	sl, #0
 800c180:	f240 1891 	movw	r8, #401	@ 0x191
 800c184:	f240 2959 	movw	r9, #601	@ 0x259
 800c188:	e013      	b.n	800c1b2 <rclc_executor_spin_some+0x262>
 800c18a:	f7ff faad 	bl	800b6e8 <_rclc_take_new_data>
 800c18e:	b118      	cbz	r0, 800c198 <rclc_executor_spin_some+0x248>
 800c190:	4540      	cmp	r0, r8
 800c192:	d001      	beq.n	800c198 <rclc_executor_spin_some+0x248>
 800c194:	4548      	cmp	r0, r9
 800c196:	d122      	bne.n	800c1de <rclc_executor_spin_some+0x28e>
 800c198:	68a0      	ldr	r0, [r4, #8]
 800c19a:	4458      	add	r0, fp
 800c19c:	f7ff fc44 	bl	800ba28 <_rclc_execute>
 800c1a0:	f10a 0a01 	add.w	sl, sl, #1
 800c1a4:	4605      	mov	r5, r0
 800c1a6:	2800      	cmp	r0, #0
 800c1a8:	d1bf      	bne.n	800c12a <rclc_executor_spin_some+0x1da>
 800c1aa:	68e3      	ldr	r3, [r4, #12]
 800c1ac:	459a      	cmp	sl, r3
 800c1ae:	f4bf af18 	bcs.w	800bfe2 <rclc_executor_spin_some+0x92>
 800c1b2:	68a0      	ldr	r0, [r4, #8]
 800c1b4:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800c1b8:	4639      	mov	r1, r7
 800c1ba:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800c1be:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d1e1      	bne.n	800c18a <rclc_executor_spin_some+0x23a>
 800c1c6:	462e      	mov	r6, r5
 800c1c8:	e70b      	b.n	800bfe2 <rclc_executor_spin_some+0x92>
 800c1ca:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800c1ce:	e77a      	b.n	800c0c6 <rclc_executor_spin_some+0x176>
 800c1d0:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800c1d4:	e7c8      	b.n	800c168 <rclc_executor_spin_some+0x218>
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d0a7      	beq.n	800c12a <rclc_executor_spin_some+0x1da>
 800c1da:	68a3      	ldr	r3, [r4, #8]
 800c1dc:	e793      	b.n	800c106 <rclc_executor_spin_some+0x1b6>
 800c1de:	4606      	mov	r6, r0
 800c1e0:	e6ff      	b.n	800bfe2 <rclc_executor_spin_some+0x92>
 800c1e2:	4615      	mov	r5, r2
 800c1e4:	e7c0      	b.n	800c168 <rclc_executor_spin_some+0x218>
 800c1e6:	bf00      	nop

0800c1e8 <rclc_executor_handle_counters_zero_init>:
 800c1e8:	b130      	cbz	r0, 800c1f8 <rclc_executor_handle_counters_zero_init+0x10>
 800c1ea:	b508      	push	{r3, lr}
 800c1ec:	2220      	movs	r2, #32
 800c1ee:	2100      	movs	r1, #0
 800c1f0:	f00d fcfa 	bl	8019be8 <memset>
 800c1f4:	2000      	movs	r0, #0
 800c1f6:	bd08      	pop	{r3, pc}
 800c1f8:	200b      	movs	r0, #11
 800c1fa:	4770      	bx	lr

0800c1fc <rclc_executor_handle_init>:
 800c1fc:	b158      	cbz	r0, 800c216 <rclc_executor_handle_init+0x1a>
 800c1fe:	2300      	movs	r3, #0
 800c200:	220b      	movs	r2, #11
 800c202:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800c206:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
 800c20a:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800c20e:	8002      	strh	r2, [r0, #0]
 800c210:	8703      	strh	r3, [r0, #56]	@ 0x38
 800c212:	4618      	mov	r0, r3
 800c214:	4770      	bx	lr
 800c216:	200b      	movs	r0, #11
 800c218:	4770      	bx	lr
 800c21a:	bf00      	nop

0800c21c <rclc_support_init>:
 800c21c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c220:	b086      	sub	sp, #24
 800c222:	b3b8      	cbz	r0, 800c294 <rclc_support_init+0x78>
 800c224:	461c      	mov	r4, r3
 800c226:	b3ab      	cbz	r3, 800c294 <rclc_support_init+0x78>
 800c228:	460f      	mov	r7, r1
 800c22a:	4690      	mov	r8, r2
 800c22c:	4606      	mov	r6, r0
 800c22e:	f005 f97d 	bl	801152c <rcl_get_zero_initialized_init_options>
 800c232:	f104 030c 	add.w	r3, r4, #12
 800c236:	9005      	str	r0, [sp, #20]
 800c238:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c23c:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c240:	a805      	add	r0, sp, #20
 800c242:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800c246:	f005 f973 	bl	8011530 <rcl_init_options_init>
 800c24a:	4605      	mov	r5, r0
 800c24c:	b9e0      	cbnz	r0, 800c288 <rclc_support_init+0x6c>
 800c24e:	ad02      	add	r5, sp, #8
 800c250:	4628      	mov	r0, r5
 800c252:	f004 fffd 	bl	8011250 <rcl_get_zero_initialized_context>
 800c256:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c25a:	4633      	mov	r3, r6
 800c25c:	e886 0003 	stmia.w	r6, {r0, r1}
 800c260:	aa05      	add	r2, sp, #20
 800c262:	4641      	mov	r1, r8
 800c264:	4638      	mov	r0, r7
 800c266:	f005 f85d 	bl	8011324 <rcl_init>
 800c26a:	4605      	mov	r5, r0
 800c26c:	b9b8      	cbnz	r0, 800c29e <rclc_support_init+0x82>
 800c26e:	60b4      	str	r4, [r6, #8]
 800c270:	4622      	mov	r2, r4
 800c272:	f106 010c 	add.w	r1, r6, #12
 800c276:	2003      	movs	r0, #3
 800c278:	f005 ff3a 	bl	80120f0 <rcl_clock_init>
 800c27c:	4605      	mov	r5, r0
 800c27e:	b970      	cbnz	r0, 800c29e <rclc_support_init+0x82>
 800c280:	a805      	add	r0, sp, #20
 800c282:	f005 f9b1 	bl	80115e8 <rcl_init_options_fini>
 800c286:	b108      	cbz	r0, 800c28c <rclc_support_init+0x70>
 800c288:	f000 f956 	bl	800c538 <rcutils_reset_error>
 800c28c:	4628      	mov	r0, r5
 800c28e:	b006      	add	sp, #24
 800c290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c294:	250b      	movs	r5, #11
 800c296:	4628      	mov	r0, r5
 800c298:	b006      	add	sp, #24
 800c29a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c29e:	f000 f94b 	bl	800c538 <rcutils_reset_error>
 800c2a2:	a805      	add	r0, sp, #20
 800c2a4:	f005 f9a0 	bl	80115e8 <rcl_init_options_fini>
 800c2a8:	2800      	cmp	r0, #0
 800c2aa:	d0ef      	beq.n	800c28c <rclc_support_init+0x70>
 800c2ac:	e7ec      	b.n	800c288 <rclc_support_init+0x6c>
 800c2ae:	bf00      	nop

0800c2b0 <rclc_node_init_default>:
 800c2b0:	b3b8      	cbz	r0, 800c322 <rclc_node_init_default+0x72>
 800c2b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c2b6:	460d      	mov	r5, r1
 800c2b8:	b0a1      	sub	sp, #132	@ 0x84
 800c2ba:	b329      	cbz	r1, 800c308 <rclc_node_init_default+0x58>
 800c2bc:	4616      	mov	r6, r2
 800c2be:	b31a      	cbz	r2, 800c308 <rclc_node_init_default+0x58>
 800c2c0:	461f      	mov	r7, r3
 800c2c2:	b30b      	cbz	r3, 800c308 <rclc_node_init_default+0x58>
 800c2c4:	f10d 0810 	add.w	r8, sp, #16
 800c2c8:	4604      	mov	r4, r0
 800c2ca:	4640      	mov	r0, r8
 800c2cc:	f005 fa12 	bl	80116f4 <rcl_get_zero_initialized_node>
 800c2d0:	e898 0003 	ldmia.w	r8, {r0, r1}
 800c2d4:	f10d 0918 	add.w	r9, sp, #24
 800c2d8:	e884 0003 	stmia.w	r4, {r0, r1}
 800c2dc:	4648      	mov	r0, r9
 800c2de:	f005 fbb1 	bl	8011a44 <rcl_node_get_default_options>
 800c2e2:	4640      	mov	r0, r8
 800c2e4:	f005 fa06 	bl	80116f4 <rcl_get_zero_initialized_node>
 800c2e8:	f8cd 9000 	str.w	r9, [sp]
 800c2ec:	e898 0003 	ldmia.w	r8, {r0, r1}
 800c2f0:	463b      	mov	r3, r7
 800c2f2:	e884 0003 	stmia.w	r4, {r0, r1}
 800c2f6:	4632      	mov	r2, r6
 800c2f8:	4629      	mov	r1, r5
 800c2fa:	4620      	mov	r0, r4
 800c2fc:	f005 fa04 	bl	8011708 <rcl_node_init>
 800c300:	b930      	cbnz	r0, 800c310 <rclc_node_init_default+0x60>
 800c302:	b021      	add	sp, #132	@ 0x84
 800c304:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c308:	200b      	movs	r0, #11
 800c30a:	b021      	add	sp, #132	@ 0x84
 800c30c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c310:	9003      	str	r0, [sp, #12]
 800c312:	f000 f911 	bl	800c538 <rcutils_reset_error>
 800c316:	f000 f90f 	bl	800c538 <rcutils_reset_error>
 800c31a:	9803      	ldr	r0, [sp, #12]
 800c31c:	b021      	add	sp, #132	@ 0x84
 800c31e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c322:	200b      	movs	r0, #11
 800c324:	4770      	bx	lr
 800c326:	bf00      	nop

0800c328 <rclc_publisher_init_default>:
 800c328:	b368      	cbz	r0, 800c386 <rclc_publisher_init_default+0x5e>
 800c32a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c32e:	460d      	mov	r5, r1
 800c330:	b0a0      	sub	sp, #128	@ 0x80
 800c332:	b321      	cbz	r1, 800c37e <rclc_publisher_init_default+0x56>
 800c334:	4616      	mov	r6, r2
 800c336:	b312      	cbz	r2, 800c37e <rclc_publisher_init_default+0x56>
 800c338:	461f      	mov	r7, r3
 800c33a:	b303      	cbz	r3, 800c37e <rclc_publisher_init_default+0x56>
 800c33c:	4604      	mov	r4, r0
 800c33e:	f7ff f875 	bl	800b42c <rcl_get_zero_initialized_publisher>
 800c342:	f10d 0810 	add.w	r8, sp, #16
 800c346:	6020      	str	r0, [r4, #0]
 800c348:	4640      	mov	r0, r8
 800c34a:	f7ff f90d 	bl	800b568 <rcl_publisher_get_default_options>
 800c34e:	490f      	ldr	r1, [pc, #60]	@ (800c38c <rclc_publisher_init_default+0x64>)
 800c350:	2250      	movs	r2, #80	@ 0x50
 800c352:	4640      	mov	r0, r8
 800c354:	f00d fd81 	bl	8019e5a <memcpy>
 800c358:	f8cd 8000 	str.w	r8, [sp]
 800c35c:	463b      	mov	r3, r7
 800c35e:	4632      	mov	r2, r6
 800c360:	4629      	mov	r1, r5
 800c362:	4620      	mov	r0, r4
 800c364:	f7ff f868 	bl	800b438 <rcl_publisher_init>
 800c368:	b910      	cbnz	r0, 800c370 <rclc_publisher_init_default+0x48>
 800c36a:	b020      	add	sp, #128	@ 0x80
 800c36c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c370:	9003      	str	r0, [sp, #12]
 800c372:	f000 f8e1 	bl	800c538 <rcutils_reset_error>
 800c376:	9803      	ldr	r0, [sp, #12]
 800c378:	b020      	add	sp, #128	@ 0x80
 800c37a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c37e:	200b      	movs	r0, #11
 800c380:	b020      	add	sp, #128	@ 0x80
 800c382:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c386:	200b      	movs	r0, #11
 800c388:	4770      	bx	lr
 800c38a:	bf00      	nop
 800c38c:	0801d078 	.word	0x0801d078

0800c390 <rclc_subscription_init_default>:
 800c390:	b368      	cbz	r0, 800c3ee <rclc_subscription_init_default+0x5e>
 800c392:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c396:	460d      	mov	r5, r1
 800c398:	b0a2      	sub	sp, #136	@ 0x88
 800c39a:	b321      	cbz	r1, 800c3e6 <rclc_subscription_init_default+0x56>
 800c39c:	4616      	mov	r6, r2
 800c39e:	b312      	cbz	r2, 800c3e6 <rclc_subscription_init_default+0x56>
 800c3a0:	461f      	mov	r7, r3
 800c3a2:	b303      	cbz	r3, 800c3e6 <rclc_subscription_init_default+0x56>
 800c3a4:	4604      	mov	r4, r0
 800c3a6:	f005 fd57 	bl	8011e58 <rcl_get_zero_initialized_subscription>
 800c3aa:	f10d 0810 	add.w	r8, sp, #16
 800c3ae:	6020      	str	r0, [r4, #0]
 800c3b0:	4640      	mov	r0, r8
 800c3b2:	f005 fdff 	bl	8011fb4 <rcl_subscription_get_default_options>
 800c3b6:	490f      	ldr	r1, [pc, #60]	@ (800c3f4 <rclc_subscription_init_default+0x64>)
 800c3b8:	2250      	movs	r2, #80	@ 0x50
 800c3ba:	4640      	mov	r0, r8
 800c3bc:	f00d fd4d 	bl	8019e5a <memcpy>
 800c3c0:	f8cd 8000 	str.w	r8, [sp]
 800c3c4:	463b      	mov	r3, r7
 800c3c6:	4632      	mov	r2, r6
 800c3c8:	4629      	mov	r1, r5
 800c3ca:	4620      	mov	r0, r4
 800c3cc:	f005 fd4a 	bl	8011e64 <rcl_subscription_init>
 800c3d0:	b910      	cbnz	r0, 800c3d8 <rclc_subscription_init_default+0x48>
 800c3d2:	b022      	add	sp, #136	@ 0x88
 800c3d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3d8:	9003      	str	r0, [sp, #12]
 800c3da:	f000 f8ad 	bl	800c538 <rcutils_reset_error>
 800c3de:	9803      	ldr	r0, [sp, #12]
 800c3e0:	b022      	add	sp, #136	@ 0x88
 800c3e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3e6:	200b      	movs	r0, #11
 800c3e8:	b022      	add	sp, #136	@ 0x88
 800c3ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3ee:	200b      	movs	r0, #11
 800c3f0:	4770      	bx	lr
 800c3f2:	bf00      	nop
 800c3f4:	0801d0c8 	.word	0x0801d0c8

0800c3f8 <rclc_timer_init_default>:
 800c3f8:	b370      	cbz	r0, 800c458 <rclc_timer_init_default+0x60>
 800c3fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3fe:	460e      	mov	r6, r1
 800c400:	b08c      	sub	sp, #48	@ 0x30
 800c402:	b329      	cbz	r1, 800c450 <rclc_timer_init_default+0x58>
 800c404:	4690      	mov	r8, r2
 800c406:	461f      	mov	r7, r3
 800c408:	4605      	mov	r5, r0
 800c40a:	f006 f851 	bl	80124b0 <rcl_get_zero_initialized_timer>
 800c40e:	2301      	movs	r3, #1
 800c410:	6028      	str	r0, [r5, #0]
 800c412:	9308      	str	r3, [sp, #32]
 800c414:	68b4      	ldr	r4, [r6, #8]
 800c416:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c418:	f10d 0c0c 	add.w	ip, sp, #12
 800c41c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c420:	6823      	ldr	r3, [r4, #0]
 800c422:	f8cc 3000 	str.w	r3, [ip]
 800c426:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c428:	9302      	str	r3, [sp, #8]
 800c42a:	e9cd 8700 	strd	r8, r7, [sp]
 800c42e:	4628      	mov	r0, r5
 800c430:	4632      	mov	r2, r6
 800c432:	f106 010c 	add.w	r1, r6, #12
 800c436:	f006 f843 	bl	80124c0 <rcl_timer_init2>
 800c43a:	b910      	cbnz	r0, 800c442 <rclc_timer_init_default+0x4a>
 800c43c:	b00c      	add	sp, #48	@ 0x30
 800c43e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c442:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c444:	f000 f878 	bl	800c538 <rcutils_reset_error>
 800c448:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c44a:	b00c      	add	sp, #48	@ 0x30
 800c44c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c450:	200b      	movs	r0, #11
 800c452:	b00c      	add	sp, #48	@ 0x30
 800c454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c458:	200b      	movs	r0, #11
 800c45a:	4770      	bx	lr

0800c45c <__default_zero_allocate>:
 800c45c:	f00c be76 	b.w	801914c <calloc>

0800c460 <__default_reallocate>:
 800c460:	f00d b814 	b.w	801948c <realloc>

0800c464 <__default_deallocate>:
 800c464:	f00c bef0 	b.w	8019248 <free>

0800c468 <__default_allocate>:
 800c468:	f00c bee6 	b.w	8019238 <malloc>

0800c46c <rcutils_get_zero_initialized_allocator>:
 800c46c:	b510      	push	{r4, lr}
 800c46e:	4c05      	ldr	r4, [pc, #20]	@ (800c484 <rcutils_get_zero_initialized_allocator+0x18>)
 800c470:	4686      	mov	lr, r0
 800c472:	4684      	mov	ip, r0
 800c474:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c476:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c47a:	6823      	ldr	r3, [r4, #0]
 800c47c:	f8cc 3000 	str.w	r3, [ip]
 800c480:	4670      	mov	r0, lr
 800c482:	bd10      	pop	{r4, pc}
 800c484:	0801d118 	.word	0x0801d118

0800c488 <rcutils_get_default_allocator>:
 800c488:	b510      	push	{r4, lr}
 800c48a:	4c05      	ldr	r4, [pc, #20]	@ (800c4a0 <rcutils_get_default_allocator+0x18>)
 800c48c:	4686      	mov	lr, r0
 800c48e:	4684      	mov	ip, r0
 800c490:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c492:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c496:	6823      	ldr	r3, [r4, #0]
 800c498:	f8cc 3000 	str.w	r3, [ip]
 800c49c:	4670      	mov	r0, lr
 800c49e:	bd10      	pop	{r4, pc}
 800c4a0:	2000035c 	.word	0x2000035c

0800c4a4 <rcutils_set_default_allocator>:
 800c4a4:	b1a8      	cbz	r0, 800c4d2 <rcutils_set_default_allocator+0x2e>
 800c4a6:	6802      	ldr	r2, [r0, #0]
 800c4a8:	b1a2      	cbz	r2, 800c4d4 <rcutils_set_default_allocator+0x30>
 800c4aa:	6841      	ldr	r1, [r0, #4]
 800c4ac:	b1a1      	cbz	r1, 800c4d8 <rcutils_set_default_allocator+0x34>
 800c4ae:	b410      	push	{r4}
 800c4b0:	68c4      	ldr	r4, [r0, #12]
 800c4b2:	b164      	cbz	r4, 800c4ce <rcutils_set_default_allocator+0x2a>
 800c4b4:	6880      	ldr	r0, [r0, #8]
 800c4b6:	b138      	cbz	r0, 800c4c8 <rcutils_set_default_allocator+0x24>
 800c4b8:	4b08      	ldr	r3, [pc, #32]	@ (800c4dc <rcutils_set_default_allocator+0x38>)
 800c4ba:	601a      	str	r2, [r3, #0]
 800c4bc:	2200      	movs	r2, #0
 800c4be:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800c4c2:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800c4c6:	2001      	movs	r0, #1
 800c4c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4cc:	4770      	bx	lr
 800c4ce:	4620      	mov	r0, r4
 800c4d0:	e7fa      	b.n	800c4c8 <rcutils_set_default_allocator+0x24>
 800c4d2:	4770      	bx	lr
 800c4d4:	4610      	mov	r0, r2
 800c4d6:	4770      	bx	lr
 800c4d8:	4608      	mov	r0, r1
 800c4da:	4770      	bx	lr
 800c4dc:	2000035c 	.word	0x2000035c

0800c4e0 <rcutils_allocator_is_valid>:
 800c4e0:	b158      	cbz	r0, 800c4fa <rcutils_allocator_is_valid+0x1a>
 800c4e2:	6803      	ldr	r3, [r0, #0]
 800c4e4:	b143      	cbz	r3, 800c4f8 <rcutils_allocator_is_valid+0x18>
 800c4e6:	6843      	ldr	r3, [r0, #4]
 800c4e8:	b133      	cbz	r3, 800c4f8 <rcutils_allocator_is_valid+0x18>
 800c4ea:	68c3      	ldr	r3, [r0, #12]
 800c4ec:	b123      	cbz	r3, 800c4f8 <rcutils_allocator_is_valid+0x18>
 800c4ee:	6880      	ldr	r0, [r0, #8]
 800c4f0:	3800      	subs	r0, #0
 800c4f2:	bf18      	it	ne
 800c4f4:	2001      	movne	r0, #1
 800c4f6:	4770      	bx	lr
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	4770      	bx	lr

0800c4fc <rcutils_error_is_set>:
 800c4fc:	4b01      	ldr	r3, [pc, #4]	@ (800c504 <rcutils_error_is_set+0x8>)
 800c4fe:	7818      	ldrb	r0, [r3, #0]
 800c500:	4770      	bx	lr
 800c502:	bf00      	nop
 800c504:	2000c284 	.word	0x2000c284

0800c508 <rcutils_get_error_string>:
 800c508:	4b06      	ldr	r3, [pc, #24]	@ (800c524 <rcutils_get_error_string+0x1c>)
 800c50a:	781b      	ldrb	r3, [r3, #0]
 800c50c:	b13b      	cbz	r3, 800c51e <rcutils_get_error_string+0x16>
 800c50e:	4b06      	ldr	r3, [pc, #24]	@ (800c528 <rcutils_get_error_string+0x20>)
 800c510:	781a      	ldrb	r2, [r3, #0]
 800c512:	b90a      	cbnz	r2, 800c518 <rcutils_get_error_string+0x10>
 800c514:	2201      	movs	r2, #1
 800c516:	701a      	strb	r2, [r3, #0]
 800c518:	4b04      	ldr	r3, [pc, #16]	@ (800c52c <rcutils_get_error_string+0x24>)
 800c51a:	7818      	ldrb	r0, [r3, #0]
 800c51c:	4770      	bx	lr
 800c51e:	4b04      	ldr	r3, [pc, #16]	@ (800c530 <rcutils_get_error_string+0x28>)
 800c520:	7818      	ldrb	r0, [r3, #0]
 800c522:	4770      	bx	lr
 800c524:	2000c284 	.word	0x2000c284
 800c528:	2000c289 	.word	0x2000c289
 800c52c:	2000c288 	.word	0x2000c288
 800c530:	0801c7b8 	.word	0x0801c7b8
 800c534:	00000000 	.word	0x00000000

0800c538 <rcutils_reset_error>:
 800c538:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800c558 <rcutils_reset_error+0x20>
 800c53c:	4a08      	ldr	r2, [pc, #32]	@ (800c560 <rcutils_reset_error+0x28>)
 800c53e:	4809      	ldr	r0, [pc, #36]	@ (800c564 <rcutils_reset_error+0x2c>)
 800c540:	4909      	ldr	r1, [pc, #36]	@ (800c568 <rcutils_reset_error+0x30>)
 800c542:	2300      	movs	r3, #0
 800c544:	8013      	strh	r3, [r2, #0]
 800c546:	ed82 7b02 	vstr	d7, [r2, #8]
 800c54a:	4a08      	ldr	r2, [pc, #32]	@ (800c56c <rcutils_reset_error+0x34>)
 800c54c:	7003      	strb	r3, [r0, #0]
 800c54e:	700b      	strb	r3, [r1, #0]
 800c550:	7013      	strb	r3, [r2, #0]
 800c552:	4770      	bx	lr
 800c554:	f3af 8000 	nop.w
	...
 800c560:	2000c290 	.word	0x2000c290
 800c564:	2000c289 	.word	0x2000c289
 800c568:	2000c288 	.word	0x2000c288
 800c56c:	2000c284 	.word	0x2000c284

0800c570 <rcutils_system_time_now>:
 800c570:	b318      	cbz	r0, 800c5ba <rcutils_system_time_now+0x4a>
 800c572:	b570      	push	{r4, r5, r6, lr}
 800c574:	b084      	sub	sp, #16
 800c576:	4604      	mov	r4, r0
 800c578:	4669      	mov	r1, sp
 800c57a:	2001      	movs	r0, #1
 800c57c:	f7f6 f9b8 	bl	80028f0 <clock_gettime>
 800c580:	2800      	cmp	r0, #0
 800c582:	db17      	blt.n	800c5b4 <rcutils_system_time_now+0x44>
 800c584:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c588:	2900      	cmp	r1, #0
 800c58a:	db13      	blt.n	800c5b4 <rcutils_system_time_now+0x44>
 800c58c:	9d02      	ldr	r5, [sp, #8]
 800c58e:	2d00      	cmp	r5, #0
 800c590:	db0d      	blt.n	800c5ae <rcutils_system_time_now+0x3e>
 800c592:	4e0b      	ldr	r6, [pc, #44]	@ (800c5c0 <rcutils_system_time_now+0x50>)
 800c594:	fba3 3206 	umull	r3, r2, r3, r6
 800c598:	195b      	adds	r3, r3, r5
 800c59a:	fb06 2201 	mla	r2, r6, r1, r2
 800c59e:	f04f 0000 	mov.w	r0, #0
 800c5a2:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800c5a6:	e9c4 3200 	strd	r3, r2, [r4]
 800c5aa:	b004      	add	sp, #16
 800c5ac:	bd70      	pop	{r4, r5, r6, pc}
 800c5ae:	ea53 0201 	orrs.w	r2, r3, r1
 800c5b2:	d1ee      	bne.n	800c592 <rcutils_system_time_now+0x22>
 800c5b4:	2002      	movs	r0, #2
 800c5b6:	b004      	add	sp, #16
 800c5b8:	bd70      	pop	{r4, r5, r6, pc}
 800c5ba:	200b      	movs	r0, #11
 800c5bc:	4770      	bx	lr
 800c5be:	bf00      	nop
 800c5c0:	3b9aca00 	.word	0x3b9aca00

0800c5c4 <rcutils_steady_time_now>:
 800c5c4:	b318      	cbz	r0, 800c60e <rcutils_steady_time_now+0x4a>
 800c5c6:	b570      	push	{r4, r5, r6, lr}
 800c5c8:	b084      	sub	sp, #16
 800c5ca:	4604      	mov	r4, r0
 800c5cc:	4669      	mov	r1, sp
 800c5ce:	2000      	movs	r0, #0
 800c5d0:	f7f6 f98e 	bl	80028f0 <clock_gettime>
 800c5d4:	2800      	cmp	r0, #0
 800c5d6:	db17      	blt.n	800c608 <rcutils_steady_time_now+0x44>
 800c5d8:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c5dc:	2900      	cmp	r1, #0
 800c5de:	db13      	blt.n	800c608 <rcutils_steady_time_now+0x44>
 800c5e0:	9d02      	ldr	r5, [sp, #8]
 800c5e2:	2d00      	cmp	r5, #0
 800c5e4:	db0d      	blt.n	800c602 <rcutils_steady_time_now+0x3e>
 800c5e6:	4e0b      	ldr	r6, [pc, #44]	@ (800c614 <rcutils_steady_time_now+0x50>)
 800c5e8:	fba3 3206 	umull	r3, r2, r3, r6
 800c5ec:	195b      	adds	r3, r3, r5
 800c5ee:	fb06 2201 	mla	r2, r6, r1, r2
 800c5f2:	f04f 0000 	mov.w	r0, #0
 800c5f6:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800c5fa:	e9c4 3200 	strd	r3, r2, [r4]
 800c5fe:	b004      	add	sp, #16
 800c600:	bd70      	pop	{r4, r5, r6, pc}
 800c602:	ea53 0201 	orrs.w	r2, r3, r1
 800c606:	d1ee      	bne.n	800c5e6 <rcutils_steady_time_now+0x22>
 800c608:	2002      	movs	r0, #2
 800c60a:	b004      	add	sp, #16
 800c60c:	bd70      	pop	{r4, r5, r6, pc}
 800c60e:	200b      	movs	r0, #11
 800c610:	4770      	bx	lr
 800c612:	bf00      	nop
 800c614:	3b9aca00 	.word	0x3b9aca00

0800c618 <rmw_get_default_publisher_options>:
 800c618:	2200      	movs	r2, #0
 800c61a:	6002      	str	r2, [r0, #0]
 800c61c:	7102      	strb	r2, [r0, #4]
 800c61e:	4770      	bx	lr

0800c620 <rmw_uros_set_custom_transport>:
 800c620:	b470      	push	{r4, r5, r6}
 800c622:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800c626:	b162      	cbz	r2, 800c642 <rmw_uros_set_custom_transport+0x22>
 800c628:	b15b      	cbz	r3, 800c642 <rmw_uros_set_custom_transport+0x22>
 800c62a:	b155      	cbz	r5, 800c642 <rmw_uros_set_custom_transport+0x22>
 800c62c:	b14e      	cbz	r6, 800c642 <rmw_uros_set_custom_transport+0x22>
 800c62e:	4c06      	ldr	r4, [pc, #24]	@ (800c648 <rmw_uros_set_custom_transport+0x28>)
 800c630:	7020      	strb	r0, [r4, #0]
 800c632:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800c636:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800c63a:	6166      	str	r6, [r4, #20]
 800c63c:	2000      	movs	r0, #0
 800c63e:	bc70      	pop	{r4, r5, r6}
 800c640:	4770      	bx	lr
 800c642:	200b      	movs	r0, #11
 800c644:	bc70      	pop	{r4, r5, r6}
 800c646:	4770      	bx	lr
 800c648:	2000c2a0 	.word	0x2000c2a0

0800c64c <flush_session>:
 800c64c:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800c64e:	f002 bc17 	b.w	800ee80 <uxr_run_session_until_confirm_delivery>
 800c652:	bf00      	nop

0800c654 <rmw_publish>:
 800c654:	2800      	cmp	r0, #0
 800c656:	d053      	beq.n	800c700 <rmw_publish+0xac>
 800c658:	b570      	push	{r4, r5, r6, lr}
 800c65a:	460d      	mov	r5, r1
 800c65c:	b08e      	sub	sp, #56	@ 0x38
 800c65e:	2900      	cmp	r1, #0
 800c660:	d04b      	beq.n	800c6fa <rmw_publish+0xa6>
 800c662:	4604      	mov	r4, r0
 800c664:	6800      	ldr	r0, [r0, #0]
 800c666:	f000 fd17 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 800c66a:	2800      	cmp	r0, #0
 800c66c:	d045      	beq.n	800c6fa <rmw_publish+0xa6>
 800c66e:	6866      	ldr	r6, [r4, #4]
 800c670:	2e00      	cmp	r6, #0
 800c672:	d042      	beq.n	800c6fa <rmw_publish+0xa6>
 800c674:	69b4      	ldr	r4, [r6, #24]
 800c676:	4628      	mov	r0, r5
 800c678:	6923      	ldr	r3, [r4, #16]
 800c67a:	4798      	blx	r3
 800c67c:	69f3      	ldr	r3, [r6, #28]
 800c67e:	9005      	str	r0, [sp, #20]
 800c680:	b113      	cbz	r3, 800c688 <rmw_publish+0x34>
 800c682:	a805      	add	r0, sp, #20
 800c684:	4798      	blx	r3
 800c686:	9805      	ldr	r0, [sp, #20]
 800c688:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800c68c:	691b      	ldr	r3, [r3, #16]
 800c68e:	9000      	str	r0, [sp, #0]
 800c690:	6972      	ldr	r2, [r6, #20]
 800c692:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800c694:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800c698:	ab06      	add	r3, sp, #24
 800c69a:	f003 fa21 	bl	800fae0 <uxr_prepare_output_stream>
 800c69e:	b1d8      	cbz	r0, 800c6d8 <rmw_publish+0x84>
 800c6a0:	68a3      	ldr	r3, [r4, #8]
 800c6a2:	a906      	add	r1, sp, #24
 800c6a4:	4628      	mov	r0, r5
 800c6a6:	4798      	blx	r3
 800c6a8:	6a33      	ldr	r3, [r6, #32]
 800c6aa:	4604      	mov	r4, r0
 800c6ac:	b10b      	cbz	r3, 800c6b2 <rmw_publish+0x5e>
 800c6ae:	a806      	add	r0, sp, #24
 800c6b0:	4798      	blx	r3
 800c6b2:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800c6b6:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 800c6ba:	2b01      	cmp	r3, #1
 800c6bc:	6910      	ldr	r0, [r2, #16]
 800c6be:	d021      	beq.n	800c704 <rmw_publish+0xb0>
 800c6c0:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800c6c2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c6c6:	f002 fbdb 	bl	800ee80 <uxr_run_session_until_confirm_delivery>
 800c6ca:	4004      	ands	r4, r0
 800c6cc:	b2e4      	uxtb	r4, r4
 800c6ce:	f084 0001 	eor.w	r0, r4, #1
 800c6d2:	b2c0      	uxtb	r0, r0
 800c6d4:	b00e      	add	sp, #56	@ 0x38
 800c6d6:	bd70      	pop	{r4, r5, r6, pc}
 800c6d8:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800c6dc:	6918      	ldr	r0, [r3, #16]
 800c6de:	4b0c      	ldr	r3, [pc, #48]	@ (800c710 <rmw_publish+0xbc>)
 800c6e0:	9301      	str	r3, [sp, #4]
 800c6e2:	9b05      	ldr	r3, [sp, #20]
 800c6e4:	9300      	str	r3, [sp, #0]
 800c6e6:	9602      	str	r6, [sp, #8]
 800c6e8:	6972      	ldr	r2, [r6, #20]
 800c6ea:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800c6ec:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c6f0:	ab06      	add	r3, sp, #24
 800c6f2:	f003 fa25 	bl	800fb40 <uxr_prepare_output_stream_fragmented>
 800c6f6:	2800      	cmp	r0, #0
 800c6f8:	d1d2      	bne.n	800c6a0 <rmw_publish+0x4c>
 800c6fa:	2001      	movs	r0, #1
 800c6fc:	b00e      	add	sp, #56	@ 0x38
 800c6fe:	bd70      	pop	{r4, r5, r6, pc}
 800c700:	2001      	movs	r0, #1
 800c702:	4770      	bx	lr
 800c704:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c708:	f002 f822 	bl	800e750 <uxr_flash_output_streams>
 800c70c:	e7df      	b.n	800c6ce <rmw_publish+0x7a>
 800c70e:	bf00      	nop
 800c710:	0800c64d 	.word	0x0800c64d

0800c714 <rmw_create_publisher>:
 800c714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c718:	b087      	sub	sp, #28
 800c71a:	2800      	cmp	r0, #0
 800c71c:	f000 80c9 	beq.w	800c8b2 <rmw_create_publisher+0x19e>
 800c720:	460f      	mov	r7, r1
 800c722:	2900      	cmp	r1, #0
 800c724:	f000 80c5 	beq.w	800c8b2 <rmw_create_publisher+0x19e>
 800c728:	4604      	mov	r4, r0
 800c72a:	6800      	ldr	r0, [r0, #0]
 800c72c:	4615      	mov	r5, r2
 800c72e:	461e      	mov	r6, r3
 800c730:	f000 fcb2 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 800c734:	2800      	cmp	r0, #0
 800c736:	f000 80bc 	beq.w	800c8b2 <rmw_create_publisher+0x19e>
 800c73a:	2d00      	cmp	r5, #0
 800c73c:	f000 80b9 	beq.w	800c8b2 <rmw_create_publisher+0x19e>
 800c740:	782b      	ldrb	r3, [r5, #0]
 800c742:	2b00      	cmp	r3, #0
 800c744:	f000 80b5 	beq.w	800c8b2 <rmw_create_publisher+0x19e>
 800c748:	2e00      	cmp	r6, #0
 800c74a:	f000 80b2 	beq.w	800c8b2 <rmw_create_publisher+0x19e>
 800c74e:	485c      	ldr	r0, [pc, #368]	@ (800c8c0 <rmw_create_publisher+0x1ac>)
 800c750:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800c754:	f008 f98e 	bl	8014a74 <get_memory>
 800c758:	2800      	cmp	r0, #0
 800c75a:	f000 80aa 	beq.w	800c8b2 <rmw_create_publisher+0x19e>
 800c75e:	6884      	ldr	r4, [r0, #8]
 800c760:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800c764:	f008 fa0c 	bl	8014b80 <rmw_get_implementation_identifier>
 800c768:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800c76c:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800c770:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800c774:	4628      	mov	r0, r5
 800c776:	f7f3 fd93 	bl	80002a0 <strlen>
 800c77a:	3001      	adds	r0, #1
 800c77c:	283c      	cmp	r0, #60	@ 0x3c
 800c77e:	f104 0884 	add.w	r8, r4, #132	@ 0x84
 800c782:	f200 808f 	bhi.w	800c8a4 <rmw_create_publisher+0x190>
 800c786:	4a4f      	ldr	r2, [pc, #316]	@ (800c8c4 <rmw_create_publisher+0x1b0>)
 800c788:	462b      	mov	r3, r5
 800c78a:	213c      	movs	r1, #60	@ 0x3c
 800c78c:	4650      	mov	r0, sl
 800c78e:	f00d f8b7 	bl	8019900 <sniprintf>
 800c792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c796:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800c798:	4631      	mov	r1, r6
 800c79a:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800c79e:	2250      	movs	r2, #80	@ 0x50
 800c7a0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800c7a4:	f00d fb59 	bl	8019e5a <memcpy>
 800c7a8:	7a33      	ldrb	r3, [r6, #8]
 800c7aa:	4947      	ldr	r1, [pc, #284]	@ (800c8c8 <rmw_create_publisher+0x1b4>)
 800c7ac:	2b02      	cmp	r3, #2
 800c7ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c7b2:	bf0c      	ite	eq
 800c7b4:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800c7b8:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800c7bc:	67a3      	str	r3, [r4, #120]	@ 0x78
 800c7be:	2300      	movs	r3, #0
 800c7c0:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800c7c4:	4638      	mov	r0, r7
 800c7c6:	f000 fc75 	bl	800d0b4 <get_message_typesupport_handle>
 800c7ca:	2800      	cmp	r0, #0
 800c7cc:	d06a      	beq.n	800c8a4 <rmw_create_publisher+0x190>
 800c7ce:	6842      	ldr	r2, [r0, #4]
 800c7d0:	61a2      	str	r2, [r4, #24]
 800c7d2:	2a00      	cmp	r2, #0
 800c7d4:	d066      	beq.n	800c8a4 <rmw_create_publisher+0x190>
 800c7d6:	4629      	mov	r1, r5
 800c7d8:	4633      	mov	r3, r6
 800c7da:	4648      	mov	r0, r9
 800c7dc:	f008 fc2c 	bl	8015038 <create_topic>
 800c7e0:	6260      	str	r0, [r4, #36]	@ 0x24
 800c7e2:	2800      	cmp	r0, #0
 800c7e4:	d062      	beq.n	800c8ac <rmw_create_publisher+0x198>
 800c7e6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c7ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c7ee:	2103      	movs	r1, #3
 800c7f0:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800c7f4:	1c42      	adds	r2, r0, #1
 800c7f6:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800c7fa:	f001 fe7b 	bl	800e4f4 <uxr_object_id>
 800c7fe:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800c802:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c806:	6120      	str	r0, [r4, #16]
 800c808:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800c80c:	6910      	ldr	r0, [r2, #16]
 800c80e:	2506      	movs	r5, #6
 800c810:	9500      	str	r5, [sp, #0]
 800c812:	6819      	ldr	r1, [r3, #0]
 800c814:	6922      	ldr	r2, [r4, #16]
 800c816:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800c81a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c81e:	f001 fd41 	bl	800e2a4 <uxr_buffer_create_publisher_bin>
 800c822:	4602      	mov	r2, r0
 800c824:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800c828:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800c82c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800c830:	f000 fbac 	bl	800cf8c <run_xrce_session>
 800c834:	b3b0      	cbz	r0, 800c8a4 <rmw_create_publisher+0x190>
 800c836:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c83a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c83e:	2105      	movs	r1, #5
 800c840:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800c844:	1c42      	adds	r2, r0, #1
 800c846:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800c84a:	f001 fe53 	bl	800e4f4 <uxr_object_id>
 800c84e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800c852:	6160      	str	r0, [r4, #20]
 800c854:	4631      	mov	r1, r6
 800c856:	af04      	add	r7, sp, #16
 800c858:	691e      	ldr	r6, [r3, #16]
 800c85a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c85e:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800c862:	f8d3 a384 	ldr.w	sl, [r3, #900]	@ 0x384
 800c866:	4638      	mov	r0, r7
 800c868:	f000 fbb0 	bl	800cfcc <convert_qos_profile>
 800c86c:	9503      	str	r5, [sp, #12]
 800c86e:	e897 0003 	ldmia.w	r7, {r0, r1}
 800c872:	9001      	str	r0, [sp, #4]
 800c874:	f8ad 1008 	strh.w	r1, [sp, #8]
 800c878:	f8db 3010 	ldr.w	r3, [fp, #16]
 800c87c:	9300      	str	r3, [sp, #0]
 800c87e:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800c882:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800c886:	f8da 1000 	ldr.w	r1, [sl]
 800c88a:	4630      	mov	r0, r6
 800c88c:	f001 fd68 	bl	800e360 <uxr_buffer_create_datawriter_bin>
 800c890:	4602      	mov	r2, r0
 800c892:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800c896:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800c89a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800c89e:	f000 fb75 	bl	800cf8c <run_xrce_session>
 800c8a2:	b940      	cbnz	r0, 800c8b6 <rmw_create_publisher+0x1a2>
 800c8a4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800c8a6:	b108      	cbz	r0, 800c8ac <rmw_create_publisher+0x198>
 800c8a8:	f000 fa66 	bl	800cd78 <rmw_uxrce_fini_topic_memory>
 800c8ac:	4640      	mov	r0, r8
 800c8ae:	f000 fa0b 	bl	800ccc8 <rmw_uxrce_fini_publisher_memory>
 800c8b2:	f04f 0800 	mov.w	r8, #0
 800c8b6:	4640      	mov	r0, r8
 800c8b8:	b007      	add	sp, #28
 800c8ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8be:	bf00      	nop
 800c8c0:	2000f590 	.word	0x2000f590
 800c8c4:	0801c6e8 	.word	0x0801c6e8
 800c8c8:	0801c558 	.word	0x0801c558

0800c8cc <rmw_publisher_get_actual_qos>:
 800c8cc:	b508      	push	{r3, lr}
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	b140      	cbz	r0, 800c8e4 <rmw_publisher_get_actual_qos+0x18>
 800c8d2:	4608      	mov	r0, r1
 800c8d4:	b131      	cbz	r1, 800c8e4 <rmw_publisher_get_actual_qos+0x18>
 800c8d6:	6859      	ldr	r1, [r3, #4]
 800c8d8:	2250      	movs	r2, #80	@ 0x50
 800c8da:	3128      	adds	r1, #40	@ 0x28
 800c8dc:	f00d fabd 	bl	8019e5a <memcpy>
 800c8e0:	2000      	movs	r0, #0
 800c8e2:	bd08      	pop	{r3, pc}
 800c8e4:	200b      	movs	r0, #11
 800c8e6:	bd08      	pop	{r3, pc}

0800c8e8 <rmw_destroy_publisher>:
 800c8e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ec:	b128      	cbz	r0, 800c8fa <rmw_destroy_publisher+0x12>
 800c8ee:	4604      	mov	r4, r0
 800c8f0:	6800      	ldr	r0, [r0, #0]
 800c8f2:	460d      	mov	r5, r1
 800c8f4:	f000 fbd0 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 800c8f8:	b918      	cbnz	r0, 800c902 <rmw_destroy_publisher+0x1a>
 800c8fa:	2401      	movs	r4, #1
 800c8fc:	4620      	mov	r0, r4
 800c8fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c902:	6863      	ldr	r3, [r4, #4]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d0f8      	beq.n	800c8fa <rmw_destroy_publisher+0x12>
 800c908:	2d00      	cmp	r5, #0
 800c90a:	d0f6      	beq.n	800c8fa <rmw_destroy_publisher+0x12>
 800c90c:	6828      	ldr	r0, [r5, #0]
 800c90e:	f000 fbc3 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 800c912:	2800      	cmp	r0, #0
 800c914:	d0f1      	beq.n	800c8fa <rmw_destroy_publisher+0x12>
 800c916:	686c      	ldr	r4, [r5, #4]
 800c918:	2c00      	cmp	r4, #0
 800c91a:	d0ee      	beq.n	800c8fa <rmw_destroy_publisher+0x12>
 800c91c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800c91e:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800c922:	f008 fbdd 	bl	80150e0 <destroy_topic>
 800c926:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800c92a:	6962      	ldr	r2, [r4, #20]
 800c92c:	6918      	ldr	r0, [r3, #16]
 800c92e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800c932:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c936:	6819      	ldr	r1, [r3, #0]
 800c938:	f001 fc04 	bl	800e144 <uxr_buffer_delete_entity>
 800c93c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800c940:	6922      	ldr	r2, [r4, #16]
 800c942:	4680      	mov	r8, r0
 800c944:	6918      	ldr	r0, [r3, #16]
 800c946:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800c94a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c94e:	6819      	ldr	r1, [r3, #0]
 800c950:	f001 fbf8 	bl	800e144 <uxr_buffer_delete_entity>
 800c954:	4606      	mov	r6, r0
 800c956:	6938      	ldr	r0, [r7, #16]
 800c958:	4642      	mov	r2, r8
 800c95a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800c95e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800c962:	f000 fb13 	bl	800cf8c <run_xrce_session>
 800c966:	4604      	mov	r4, r0
 800c968:	6938      	ldr	r0, [r7, #16]
 800c96a:	4632      	mov	r2, r6
 800c96c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800c970:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800c974:	f000 fb0a 	bl	800cf8c <run_xrce_session>
 800c978:	4004      	ands	r4, r0
 800c97a:	f084 0401 	eor.w	r4, r4, #1
 800c97e:	b2e4      	uxtb	r4, r4
 800c980:	4628      	mov	r0, r5
 800c982:	0064      	lsls	r4, r4, #1
 800c984:	f000 f9a0 	bl	800ccc8 <rmw_uxrce_fini_publisher_memory>
 800c988:	e7b8      	b.n	800c8fc <rmw_destroy_publisher+0x14>
 800c98a:	bf00      	nop

0800c98c <rmw_uros_epoch_nanos>:
 800c98c:	4b05      	ldr	r3, [pc, #20]	@ (800c9a4 <rmw_uros_epoch_nanos+0x18>)
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	b123      	cbz	r3, 800c99c <rmw_uros_epoch_nanos+0x10>
 800c992:	6898      	ldr	r0, [r3, #8]
 800c994:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c998:	f001 bed0 	b.w	800e73c <uxr_epoch_nanos>
 800c99c:	2000      	movs	r0, #0
 800c99e:	2100      	movs	r1, #0
 800c9a0:	4770      	bx	lr
 800c9a2:	bf00      	nop
 800c9a4:	20010c00 	.word	0x20010c00

0800c9a8 <rmw_uros_sync_session>:
 800c9a8:	b508      	push	{r3, lr}
 800c9aa:	4b07      	ldr	r3, [pc, #28]	@ (800c9c8 <rmw_uros_sync_session+0x20>)
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	b14b      	cbz	r3, 800c9c4 <rmw_uros_sync_session+0x1c>
 800c9b0:	4601      	mov	r1, r0
 800c9b2:	6898      	ldr	r0, [r3, #8]
 800c9b4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c9b8:	f002 fade 	bl	800ef78 <uxr_sync_session>
 800c9bc:	f080 0001 	eor.w	r0, r0, #1
 800c9c0:	b2c0      	uxtb	r0, r0
 800c9c2:	bd08      	pop	{r3, pc}
 800c9c4:	2001      	movs	r0, #1
 800c9c6:	bd08      	pop	{r3, pc}
 800c9c8:	20010c00 	.word	0x20010c00

0800c9cc <rmw_uxrce_init_service_memory>:
 800c9cc:	b1e2      	cbz	r2, 800ca08 <rmw_uxrce_init_service_memory+0x3c>
 800c9ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9d2:	7b05      	ldrb	r5, [r0, #12]
 800c9d4:	4606      	mov	r6, r0
 800c9d6:	b9ad      	cbnz	r5, 800ca04 <rmw_uxrce_init_service_memory+0x38>
 800c9d8:	23c8      	movs	r3, #200	@ 0xc8
 800c9da:	e9c0 5500 	strd	r5, r5, [r0]
 800c9de:	6083      	str	r3, [r0, #8]
 800c9e0:	f240 1301 	movw	r3, #257	@ 0x101
 800c9e4:	4617      	mov	r7, r2
 800c9e6:	8183      	strh	r3, [r0, #12]
 800c9e8:	460c      	mov	r4, r1
 800c9ea:	46a8      	mov	r8, r5
 800c9ec:	4621      	mov	r1, r4
 800c9ee:	4630      	mov	r0, r6
 800c9f0:	3501      	adds	r5, #1
 800c9f2:	f008 f84f 	bl	8014a94 <put_memory>
 800c9f6:	42af      	cmp	r7, r5
 800c9f8:	60a4      	str	r4, [r4, #8]
 800c9fa:	f884 800c 	strb.w	r8, [r4, #12]
 800c9fe:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800ca02:	d1f3      	bne.n	800c9ec <rmw_uxrce_init_service_memory+0x20>
 800ca04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca08:	4770      	bx	lr
 800ca0a:	bf00      	nop

0800ca0c <rmw_uxrce_init_client_memory>:
 800ca0c:	b1e2      	cbz	r2, 800ca48 <rmw_uxrce_init_client_memory+0x3c>
 800ca0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca12:	7b05      	ldrb	r5, [r0, #12]
 800ca14:	4606      	mov	r6, r0
 800ca16:	b9ad      	cbnz	r5, 800ca44 <rmw_uxrce_init_client_memory+0x38>
 800ca18:	23c8      	movs	r3, #200	@ 0xc8
 800ca1a:	e9c0 5500 	strd	r5, r5, [r0]
 800ca1e:	6083      	str	r3, [r0, #8]
 800ca20:	f240 1301 	movw	r3, #257	@ 0x101
 800ca24:	4617      	mov	r7, r2
 800ca26:	8183      	strh	r3, [r0, #12]
 800ca28:	460c      	mov	r4, r1
 800ca2a:	46a8      	mov	r8, r5
 800ca2c:	4621      	mov	r1, r4
 800ca2e:	4630      	mov	r0, r6
 800ca30:	3501      	adds	r5, #1
 800ca32:	f008 f82f 	bl	8014a94 <put_memory>
 800ca36:	42af      	cmp	r7, r5
 800ca38:	60a4      	str	r4, [r4, #8]
 800ca3a:	f884 800c 	strb.w	r8, [r4, #12]
 800ca3e:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800ca42:	d1f3      	bne.n	800ca2c <rmw_uxrce_init_client_memory+0x20>
 800ca44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca48:	4770      	bx	lr
 800ca4a:	bf00      	nop

0800ca4c <rmw_uxrce_init_publisher_memory>:
 800ca4c:	b1e2      	cbz	r2, 800ca88 <rmw_uxrce_init_publisher_memory+0x3c>
 800ca4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca52:	7b05      	ldrb	r5, [r0, #12]
 800ca54:	4606      	mov	r6, r0
 800ca56:	b9ad      	cbnz	r5, 800ca84 <rmw_uxrce_init_publisher_memory+0x38>
 800ca58:	23d8      	movs	r3, #216	@ 0xd8
 800ca5a:	e9c0 5500 	strd	r5, r5, [r0]
 800ca5e:	6083      	str	r3, [r0, #8]
 800ca60:	f240 1301 	movw	r3, #257	@ 0x101
 800ca64:	4617      	mov	r7, r2
 800ca66:	8183      	strh	r3, [r0, #12]
 800ca68:	460c      	mov	r4, r1
 800ca6a:	46a8      	mov	r8, r5
 800ca6c:	4621      	mov	r1, r4
 800ca6e:	4630      	mov	r0, r6
 800ca70:	3501      	adds	r5, #1
 800ca72:	f008 f80f 	bl	8014a94 <put_memory>
 800ca76:	42af      	cmp	r7, r5
 800ca78:	60a4      	str	r4, [r4, #8]
 800ca7a:	f884 800c 	strb.w	r8, [r4, #12]
 800ca7e:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800ca82:	d1f3      	bne.n	800ca6c <rmw_uxrce_init_publisher_memory+0x20>
 800ca84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca88:	4770      	bx	lr
 800ca8a:	bf00      	nop

0800ca8c <rmw_uxrce_init_subscription_memory>:
 800ca8c:	b1e2      	cbz	r2, 800cac8 <rmw_uxrce_init_subscription_memory+0x3c>
 800ca8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca92:	7b05      	ldrb	r5, [r0, #12]
 800ca94:	4606      	mov	r6, r0
 800ca96:	b9ad      	cbnz	r5, 800cac4 <rmw_uxrce_init_subscription_memory+0x38>
 800ca98:	23d8      	movs	r3, #216	@ 0xd8
 800ca9a:	e9c0 5500 	strd	r5, r5, [r0]
 800ca9e:	6083      	str	r3, [r0, #8]
 800caa0:	f240 1301 	movw	r3, #257	@ 0x101
 800caa4:	4617      	mov	r7, r2
 800caa6:	8183      	strh	r3, [r0, #12]
 800caa8:	460c      	mov	r4, r1
 800caaa:	46a8      	mov	r8, r5
 800caac:	4621      	mov	r1, r4
 800caae:	4630      	mov	r0, r6
 800cab0:	3501      	adds	r5, #1
 800cab2:	f007 ffef 	bl	8014a94 <put_memory>
 800cab6:	42af      	cmp	r7, r5
 800cab8:	60a4      	str	r4, [r4, #8]
 800caba:	f884 800c 	strb.w	r8, [r4, #12]
 800cabe:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800cac2:	d1f3      	bne.n	800caac <rmw_uxrce_init_subscription_memory+0x20>
 800cac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cac8:	4770      	bx	lr
 800caca:	bf00      	nop

0800cacc <rmw_uxrce_init_node_memory>:
 800cacc:	b1e2      	cbz	r2, 800cb08 <rmw_uxrce_init_node_memory+0x3c>
 800cace:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cad2:	7b05      	ldrb	r5, [r0, #12]
 800cad4:	4606      	mov	r6, r0
 800cad6:	b9ad      	cbnz	r5, 800cb04 <rmw_uxrce_init_node_memory+0x38>
 800cad8:	23a4      	movs	r3, #164	@ 0xa4
 800cada:	e9c0 5500 	strd	r5, r5, [r0]
 800cade:	6083      	str	r3, [r0, #8]
 800cae0:	f240 1301 	movw	r3, #257	@ 0x101
 800cae4:	4617      	mov	r7, r2
 800cae6:	8183      	strh	r3, [r0, #12]
 800cae8:	460c      	mov	r4, r1
 800caea:	46a8      	mov	r8, r5
 800caec:	4621      	mov	r1, r4
 800caee:	4630      	mov	r0, r6
 800caf0:	3501      	adds	r5, #1
 800caf2:	f007 ffcf 	bl	8014a94 <put_memory>
 800caf6:	42af      	cmp	r7, r5
 800caf8:	60a4      	str	r4, [r4, #8]
 800cafa:	f884 800c 	strb.w	r8, [r4, #12]
 800cafe:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800cb02:	d1f3      	bne.n	800caec <rmw_uxrce_init_node_memory+0x20>
 800cb04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb08:	4770      	bx	lr
 800cb0a:	bf00      	nop

0800cb0c <rmw_uxrce_init_session_memory>:
 800cb0c:	b1ea      	cbz	r2, 800cb4a <rmw_uxrce_init_session_memory+0x3e>
 800cb0e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb12:	7b05      	ldrb	r5, [r0, #12]
 800cb14:	4606      	mov	r6, r0
 800cb16:	b9b5      	cbnz	r5, 800cb46 <rmw_uxrce_init_session_memory+0x3a>
 800cb18:	e9c0 5500 	strd	r5, r5, [r0]
 800cb1c:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800cb20:	f240 1301 	movw	r3, #257	@ 0x101
 800cb24:	4617      	mov	r7, r2
 800cb26:	f8c0 8008 	str.w	r8, [r0, #8]
 800cb2a:	460c      	mov	r4, r1
 800cb2c:	8183      	strh	r3, [r0, #12]
 800cb2e:	46a9      	mov	r9, r5
 800cb30:	4621      	mov	r1, r4
 800cb32:	4630      	mov	r0, r6
 800cb34:	3501      	adds	r5, #1
 800cb36:	f007 ffad 	bl	8014a94 <put_memory>
 800cb3a:	42af      	cmp	r7, r5
 800cb3c:	60a4      	str	r4, [r4, #8]
 800cb3e:	f884 900c 	strb.w	r9, [r4, #12]
 800cb42:	4444      	add	r4, r8
 800cb44:	d1f4      	bne.n	800cb30 <rmw_uxrce_init_session_memory+0x24>
 800cb46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb4a:	4770      	bx	lr

0800cb4c <rmw_uxrce_init_topic_memory>:
 800cb4c:	b1e2      	cbz	r2, 800cb88 <rmw_uxrce_init_topic_memory+0x3c>
 800cb4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb52:	7b05      	ldrb	r5, [r0, #12]
 800cb54:	4606      	mov	r6, r0
 800cb56:	b9ad      	cbnz	r5, 800cb84 <rmw_uxrce_init_topic_memory+0x38>
 800cb58:	231c      	movs	r3, #28
 800cb5a:	e9c0 5500 	strd	r5, r5, [r0]
 800cb5e:	6083      	str	r3, [r0, #8]
 800cb60:	f240 1301 	movw	r3, #257	@ 0x101
 800cb64:	4617      	mov	r7, r2
 800cb66:	8183      	strh	r3, [r0, #12]
 800cb68:	460c      	mov	r4, r1
 800cb6a:	46a8      	mov	r8, r5
 800cb6c:	4621      	mov	r1, r4
 800cb6e:	4630      	mov	r0, r6
 800cb70:	3501      	adds	r5, #1
 800cb72:	f007 ff8f 	bl	8014a94 <put_memory>
 800cb76:	42af      	cmp	r7, r5
 800cb78:	60a4      	str	r4, [r4, #8]
 800cb7a:	f884 800c 	strb.w	r8, [r4, #12]
 800cb7e:	f104 041c 	add.w	r4, r4, #28
 800cb82:	d1f3      	bne.n	800cb6c <rmw_uxrce_init_topic_memory+0x20>
 800cb84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb88:	4770      	bx	lr
 800cb8a:	bf00      	nop

0800cb8c <rmw_uxrce_init_static_input_buffer_memory>:
 800cb8c:	b1ea      	cbz	r2, 800cbca <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800cb8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb92:	7b05      	ldrb	r5, [r0, #12]
 800cb94:	4606      	mov	r6, r0
 800cb96:	b9b5      	cbnz	r5, 800cbc6 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800cb98:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800cb9c:	e9c0 5500 	strd	r5, r5, [r0]
 800cba0:	6083      	str	r3, [r0, #8]
 800cba2:	f240 1301 	movw	r3, #257	@ 0x101
 800cba6:	4617      	mov	r7, r2
 800cba8:	8183      	strh	r3, [r0, #12]
 800cbaa:	460c      	mov	r4, r1
 800cbac:	46a8      	mov	r8, r5
 800cbae:	4621      	mov	r1, r4
 800cbb0:	4630      	mov	r0, r6
 800cbb2:	3501      	adds	r5, #1
 800cbb4:	f007 ff6e 	bl	8014a94 <put_memory>
 800cbb8:	42af      	cmp	r7, r5
 800cbba:	60a4      	str	r4, [r4, #8]
 800cbbc:	f884 800c 	strb.w	r8, [r4, #12]
 800cbc0:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800cbc4:	d1f3      	bne.n	800cbae <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800cbc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbca:	4770      	bx	lr

0800cbcc <rmw_uxrce_init_init_options_impl_memory>:
 800cbcc:	b1e2      	cbz	r2, 800cc08 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800cbce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbd2:	7b05      	ldrb	r5, [r0, #12]
 800cbd4:	4606      	mov	r6, r0
 800cbd6:	b9ad      	cbnz	r5, 800cc04 <rmw_uxrce_init_init_options_impl_memory+0x38>
 800cbd8:	232c      	movs	r3, #44	@ 0x2c
 800cbda:	e9c0 5500 	strd	r5, r5, [r0]
 800cbde:	6083      	str	r3, [r0, #8]
 800cbe0:	f240 1301 	movw	r3, #257	@ 0x101
 800cbe4:	4617      	mov	r7, r2
 800cbe6:	8183      	strh	r3, [r0, #12]
 800cbe8:	460c      	mov	r4, r1
 800cbea:	46a8      	mov	r8, r5
 800cbec:	4621      	mov	r1, r4
 800cbee:	4630      	mov	r0, r6
 800cbf0:	3501      	adds	r5, #1
 800cbf2:	f007 ff4f 	bl	8014a94 <put_memory>
 800cbf6:	42af      	cmp	r7, r5
 800cbf8:	60a4      	str	r4, [r4, #8]
 800cbfa:	f884 800c 	strb.w	r8, [r4, #12]
 800cbfe:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800cc02:	d1f3      	bne.n	800cbec <rmw_uxrce_init_init_options_impl_memory+0x20>
 800cc04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc08:	4770      	bx	lr
 800cc0a:	bf00      	nop

0800cc0c <rmw_uxrce_init_wait_set_memory>:
 800cc0c:	b1e2      	cbz	r2, 800cc48 <rmw_uxrce_init_wait_set_memory+0x3c>
 800cc0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc12:	7b05      	ldrb	r5, [r0, #12]
 800cc14:	4606      	mov	r6, r0
 800cc16:	b9ad      	cbnz	r5, 800cc44 <rmw_uxrce_init_wait_set_memory+0x38>
 800cc18:	231c      	movs	r3, #28
 800cc1a:	e9c0 5500 	strd	r5, r5, [r0]
 800cc1e:	6083      	str	r3, [r0, #8]
 800cc20:	f240 1301 	movw	r3, #257	@ 0x101
 800cc24:	4617      	mov	r7, r2
 800cc26:	8183      	strh	r3, [r0, #12]
 800cc28:	460c      	mov	r4, r1
 800cc2a:	46a8      	mov	r8, r5
 800cc2c:	4621      	mov	r1, r4
 800cc2e:	4630      	mov	r0, r6
 800cc30:	3501      	adds	r5, #1
 800cc32:	f007 ff2f 	bl	8014a94 <put_memory>
 800cc36:	42af      	cmp	r7, r5
 800cc38:	60a4      	str	r4, [r4, #8]
 800cc3a:	f884 800c 	strb.w	r8, [r4, #12]
 800cc3e:	f104 041c 	add.w	r4, r4, #28
 800cc42:	d1f3      	bne.n	800cc2c <rmw_uxrce_init_wait_set_memory+0x20>
 800cc44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc48:	4770      	bx	lr
 800cc4a:	bf00      	nop

0800cc4c <rmw_uxrce_init_guard_condition_memory>:
 800cc4c:	b1e2      	cbz	r2, 800cc88 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800cc4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc52:	7b05      	ldrb	r5, [r0, #12]
 800cc54:	4606      	mov	r6, r0
 800cc56:	b9ad      	cbnz	r5, 800cc84 <rmw_uxrce_init_guard_condition_memory+0x38>
 800cc58:	2320      	movs	r3, #32
 800cc5a:	e9c0 5500 	strd	r5, r5, [r0]
 800cc5e:	6083      	str	r3, [r0, #8]
 800cc60:	f240 1301 	movw	r3, #257	@ 0x101
 800cc64:	4617      	mov	r7, r2
 800cc66:	8183      	strh	r3, [r0, #12]
 800cc68:	460c      	mov	r4, r1
 800cc6a:	46a8      	mov	r8, r5
 800cc6c:	4621      	mov	r1, r4
 800cc6e:	4630      	mov	r0, r6
 800cc70:	3501      	adds	r5, #1
 800cc72:	f007 ff0f 	bl	8014a94 <put_memory>
 800cc76:	42af      	cmp	r7, r5
 800cc78:	60a4      	str	r4, [r4, #8]
 800cc7a:	f884 800c 	strb.w	r8, [r4, #12]
 800cc7e:	f104 0420 	add.w	r4, r4, #32
 800cc82:	d1f3      	bne.n	800cc6c <rmw_uxrce_init_guard_condition_memory+0x20>
 800cc84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc88:	4770      	bx	lr
 800cc8a:	bf00      	nop

0800cc8c <rmw_uxrce_fini_session_memory>:
 800cc8c:	4601      	mov	r1, r0
 800cc8e:	4801      	ldr	r0, [pc, #4]	@ (800cc94 <rmw_uxrce_fini_session_memory+0x8>)
 800cc90:	f007 bf00 	b.w	8014a94 <put_memory>
 800cc94:	20010c00 	.word	0x20010c00

0800cc98 <rmw_uxrce_fini_node_memory>:
 800cc98:	b538      	push	{r3, r4, r5, lr}
 800cc9a:	4604      	mov	r4, r0
 800cc9c:	6800      	ldr	r0, [r0, #0]
 800cc9e:	b128      	cbz	r0, 800ccac <rmw_uxrce_fini_node_memory+0x14>
 800cca0:	4b07      	ldr	r3, [pc, #28]	@ (800ccc0 <rmw_uxrce_fini_node_memory+0x28>)
 800cca2:	6819      	ldr	r1, [r3, #0]
 800cca4:	f7f3 fa9c 	bl	80001e0 <strcmp>
 800cca8:	b940      	cbnz	r0, 800ccbc <rmw_uxrce_fini_node_memory+0x24>
 800ccaa:	6020      	str	r0, [r4, #0]
 800ccac:	6861      	ldr	r1, [r4, #4]
 800ccae:	b129      	cbz	r1, 800ccbc <rmw_uxrce_fini_node_memory+0x24>
 800ccb0:	2500      	movs	r5, #0
 800ccb2:	4804      	ldr	r0, [pc, #16]	@ (800ccc4 <rmw_uxrce_fini_node_memory+0x2c>)
 800ccb4:	610d      	str	r5, [r1, #16]
 800ccb6:	f007 feed 	bl	8014a94 <put_memory>
 800ccba:	6065      	str	r5, [r4, #4]
 800ccbc:	bd38      	pop	{r3, r4, r5, pc}
 800ccbe:	bf00      	nop
 800ccc0:	0801d594 	.word	0x0801d594
 800ccc4:	2000f644 	.word	0x2000f644

0800ccc8 <rmw_uxrce_fini_publisher_memory>:
 800ccc8:	b510      	push	{r4, lr}
 800ccca:	4604      	mov	r4, r0
 800cccc:	6800      	ldr	r0, [r0, #0]
 800ccce:	b128      	cbz	r0, 800ccdc <rmw_uxrce_fini_publisher_memory+0x14>
 800ccd0:	4b06      	ldr	r3, [pc, #24]	@ (800ccec <rmw_uxrce_fini_publisher_memory+0x24>)
 800ccd2:	6819      	ldr	r1, [r3, #0]
 800ccd4:	f7f3 fa84 	bl	80001e0 <strcmp>
 800ccd8:	b938      	cbnz	r0, 800ccea <rmw_uxrce_fini_publisher_memory+0x22>
 800ccda:	6020      	str	r0, [r4, #0]
 800ccdc:	6861      	ldr	r1, [r4, #4]
 800ccde:	b121      	cbz	r1, 800ccea <rmw_uxrce_fini_publisher_memory+0x22>
 800cce0:	4803      	ldr	r0, [pc, #12]	@ (800ccf0 <rmw_uxrce_fini_publisher_memory+0x28>)
 800cce2:	f007 fed7 	bl	8014a94 <put_memory>
 800cce6:	2300      	movs	r3, #0
 800cce8:	6063      	str	r3, [r4, #4]
 800ccea:	bd10      	pop	{r4, pc}
 800ccec:	0801d594 	.word	0x0801d594
 800ccf0:	2000f590 	.word	0x2000f590

0800ccf4 <rmw_uxrce_fini_subscription_memory>:
 800ccf4:	b510      	push	{r4, lr}
 800ccf6:	4604      	mov	r4, r0
 800ccf8:	6800      	ldr	r0, [r0, #0]
 800ccfa:	b128      	cbz	r0, 800cd08 <rmw_uxrce_fini_subscription_memory+0x14>
 800ccfc:	4b06      	ldr	r3, [pc, #24]	@ (800cd18 <rmw_uxrce_fini_subscription_memory+0x24>)
 800ccfe:	6819      	ldr	r1, [r3, #0]
 800cd00:	f7f3 fa6e 	bl	80001e0 <strcmp>
 800cd04:	b938      	cbnz	r0, 800cd16 <rmw_uxrce_fini_subscription_memory+0x22>
 800cd06:	6020      	str	r0, [r4, #0]
 800cd08:	6861      	ldr	r1, [r4, #4]
 800cd0a:	b121      	cbz	r1, 800cd16 <rmw_uxrce_fini_subscription_memory+0x22>
 800cd0c:	4803      	ldr	r0, [pc, #12]	@ (800cd1c <rmw_uxrce_fini_subscription_memory+0x28>)
 800cd0e:	f007 fec1 	bl	8014a94 <put_memory>
 800cd12:	2300      	movs	r3, #0
 800cd14:	6063      	str	r3, [r4, #4]
 800cd16:	bd10      	pop	{r4, pc}
 800cd18:	0801d594 	.word	0x0801d594
 800cd1c:	2000ed10 	.word	0x2000ed10

0800cd20 <rmw_uxrce_fini_service_memory>:
 800cd20:	b510      	push	{r4, lr}
 800cd22:	4604      	mov	r4, r0
 800cd24:	6800      	ldr	r0, [r0, #0]
 800cd26:	b128      	cbz	r0, 800cd34 <rmw_uxrce_fini_service_memory+0x14>
 800cd28:	4b06      	ldr	r3, [pc, #24]	@ (800cd44 <rmw_uxrce_fini_service_memory+0x24>)
 800cd2a:	6819      	ldr	r1, [r3, #0]
 800cd2c:	f7f3 fa58 	bl	80001e0 <strcmp>
 800cd30:	b938      	cbnz	r0, 800cd42 <rmw_uxrce_fini_service_memory+0x22>
 800cd32:	6020      	str	r0, [r4, #0]
 800cd34:	6861      	ldr	r1, [r4, #4]
 800cd36:	b121      	cbz	r1, 800cd42 <rmw_uxrce_fini_service_memory+0x22>
 800cd38:	4803      	ldr	r0, [pc, #12]	@ (800cd48 <rmw_uxrce_fini_service_memory+0x28>)
 800cd3a:	f007 feab 	bl	8014a94 <put_memory>
 800cd3e:	2300      	movs	r3, #0
 800cd40:	6063      	str	r3, [r4, #4]
 800cd42:	bd10      	pop	{r4, pc}
 800cd44:	0801d594 	.word	0x0801d594
 800cd48:	2000e8c8 	.word	0x2000e8c8

0800cd4c <rmw_uxrce_fini_client_memory>:
 800cd4c:	b510      	push	{r4, lr}
 800cd4e:	4604      	mov	r4, r0
 800cd50:	6800      	ldr	r0, [r0, #0]
 800cd52:	b128      	cbz	r0, 800cd60 <rmw_uxrce_fini_client_memory+0x14>
 800cd54:	4b06      	ldr	r3, [pc, #24]	@ (800cd70 <rmw_uxrce_fini_client_memory+0x24>)
 800cd56:	6819      	ldr	r1, [r3, #0]
 800cd58:	f7f3 fa42 	bl	80001e0 <strcmp>
 800cd5c:	b938      	cbnz	r0, 800cd6e <rmw_uxrce_fini_client_memory+0x22>
 800cd5e:	6020      	str	r0, [r4, #0]
 800cd60:	6861      	ldr	r1, [r4, #4]
 800cd62:	b121      	cbz	r1, 800cd6e <rmw_uxrce_fini_client_memory+0x22>
 800cd64:	4803      	ldr	r0, [pc, #12]	@ (800cd74 <rmw_uxrce_fini_client_memory+0x28>)
 800cd66:	f007 fe95 	bl	8014a94 <put_memory>
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	6063      	str	r3, [r4, #4]
 800cd6e:	bd10      	pop	{r4, pc}
 800cd70:	0801d594 	.word	0x0801d594
 800cd74:	2000e7f0 	.word	0x2000e7f0

0800cd78 <rmw_uxrce_fini_topic_memory>:
 800cd78:	b510      	push	{r4, lr}
 800cd7a:	4604      	mov	r4, r0
 800cd7c:	4621      	mov	r1, r4
 800cd7e:	4803      	ldr	r0, [pc, #12]	@ (800cd8c <rmw_uxrce_fini_topic_memory+0x14>)
 800cd80:	f007 fe88 	bl	8014a94 <put_memory>
 800cd84:	2300      	movs	r3, #0
 800cd86:	61a3      	str	r3, [r4, #24]
 800cd88:	bd10      	pop	{r4, pc}
 800cd8a:	bf00      	nop
 800cd8c:	2000e714 	.word	0x2000e714

0800cd90 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800cd90:	b082      	sub	sp, #8
 800cd92:	b530      	push	{r4, r5, lr}
 800cd94:	4929      	ldr	r1, [pc, #164]	@ (800ce3c <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800cd96:	ac03      	add	r4, sp, #12
 800cd98:	e884 000c 	stmia.w	r4, {r2, r3}
 800cd9c:	680c      	ldr	r4, [r1, #0]
 800cd9e:	461d      	mov	r5, r3
 800cda0:	4602      	mov	r2, r0
 800cda2:	2c00      	cmp	r4, #0
 800cda4:	d043      	beq.n	800ce2e <rmw_uxrce_get_static_input_buffer_for_entity+0x9e>
 800cda6:	4620      	mov	r0, r4
 800cda8:	2100      	movs	r1, #0
 800cdaa:	6883      	ldr	r3, [r0, #8]
 800cdac:	6840      	ldr	r0, [r0, #4]
 800cdae:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 800cdb2:	429a      	cmp	r2, r3
 800cdb4:	bf08      	it	eq
 800cdb6:	3101      	addeq	r1, #1
 800cdb8:	2800      	cmp	r0, #0
 800cdba:	d1f6      	bne.n	800cdaa <rmw_uxrce_get_static_input_buffer_for_entity+0x1a>
 800cdbc:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800cdc0:	2b02      	cmp	r3, #2
 800cdc2:	d027      	beq.n	800ce14 <rmw_uxrce_get_static_input_buffer_for_entity+0x84>
 800cdc4:	d906      	bls.n	800cdd4 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800cdc6:	2b03      	cmp	r3, #3
 800cdc8:	d004      	beq.n	800cdd4 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800cdca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cdce:	2000      	movs	r0, #0
 800cdd0:	b002      	add	sp, #8
 800cdd2:	4770      	bx	lr
 800cdd4:	b1fd      	cbz	r5, 800ce16 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cdd6:	428d      	cmp	r5, r1
 800cdd8:	d81d      	bhi.n	800ce16 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cdda:	2c00      	cmp	r4, #0
 800cddc:	d0f5      	beq.n	800cdca <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800cdde:	2000      	movs	r0, #0
 800cde0:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800cde4:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 800cde8:	e001      	b.n	800cdee <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 800cdea:	6864      	ldr	r4, [r4, #4]
 800cdec:	b1dc      	cbz	r4, 800ce26 <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 800cdee:	68a3      	ldr	r3, [r4, #8]
 800cdf0:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 800cdf4:	428a      	cmp	r2, r1
 800cdf6:	d1f8      	bne.n	800cdea <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800cdf8:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 800cdfc:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800ce00:	4561      	cmp	r1, ip
 800ce02:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800ce06:	eb73 0e05 	sbcs.w	lr, r3, r5
 800ce0a:	daee      	bge.n	800cdea <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800ce0c:	468c      	mov	ip, r1
 800ce0e:	461d      	mov	r5, r3
 800ce10:	4620      	mov	r0, r4
 800ce12:	e7ea      	b.n	800cdea <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800ce14:	b92d      	cbnz	r5, 800ce22 <rmw_uxrce_get_static_input_buffer_for_entity+0x92>
 800ce16:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ce1a:	4808      	ldr	r0, [pc, #32]	@ (800ce3c <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800ce1c:	b002      	add	sp, #8
 800ce1e:	f007 be29 	b.w	8014a74 <get_memory>
 800ce22:	428d      	cmp	r5, r1
 800ce24:	d8f7      	bhi.n	800ce16 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800ce26:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ce2a:	b002      	add	sp, #8
 800ce2c:	4770      	bx	lr
 800ce2e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800ce32:	2b02      	cmp	r3, #2
 800ce34:	d0ef      	beq.n	800ce16 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800ce36:	d9ee      	bls.n	800ce16 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800ce38:	4621      	mov	r1, r4
 800ce3a:	e7c4      	b.n	800cdc6 <rmw_uxrce_get_static_input_buffer_for_entity+0x36>
 800ce3c:	2000e560 	.word	0x2000e560

0800ce40 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800ce40:	4b11      	ldr	r3, [pc, #68]	@ (800ce88 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	b1eb      	cbz	r3, 800ce82 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800ce46:	b530      	push	{r4, r5, lr}
 800ce48:	4684      	mov	ip, r0
 800ce4a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ce4e:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 800ce52:	2000      	movs	r0, #0
 800ce54:	e001      	b.n	800ce5a <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	b193      	cbz	r3, 800ce80 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 800ce5a:	689a      	ldr	r2, [r3, #8]
 800ce5c:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800ce60:	458c      	cmp	ip, r1
 800ce62:	d1f8      	bne.n	800ce56 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800ce64:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800ce68:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800ce6c:	42a1      	cmp	r1, r4
 800ce6e:	eb72 050e 	sbcs.w	r5, r2, lr
 800ce72:	daf0      	bge.n	800ce56 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800ce74:	4618      	mov	r0, r3
 800ce76:	685b      	ldr	r3, [r3, #4]
 800ce78:	460c      	mov	r4, r1
 800ce7a:	4696      	mov	lr, r2
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d1ec      	bne.n	800ce5a <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800ce80:	bd30      	pop	{r4, r5, pc}
 800ce82:	4618      	mov	r0, r3
 800ce84:	4770      	bx	lr
 800ce86:	bf00      	nop
 800ce88:	2000e560 	.word	0x2000e560
 800ce8c:	00000000 	.word	0x00000000

0800ce90 <rmw_uxrce_clean_expired_static_input_buffer>:
 800ce90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce94:	4b3c      	ldr	r3, [pc, #240]	@ (800cf88 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ce96:	ed2d 8b06 	vpush	{d8-d10}
 800ce9a:	f8d3 8000 	ldr.w	r8, [r3]
 800ce9e:	b08d      	sub	sp, #52	@ 0x34
 800cea0:	f7ff fd74 	bl	800c98c <rmw_uros_epoch_nanos>
 800cea4:	f1b8 0f00 	cmp.w	r8, #0
 800cea8:	d05c      	beq.n	800cf64 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800ceaa:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800ceae:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800ceb2:	2b04      	cmp	r3, #4
 800ceb4:	ed9f 8b2e 	vldr	d8, [pc, #184]	@ 800cf70 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800ceb8:	ed9f ab2f 	vldr	d10, [pc, #188]	@ 800cf78 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800cebc:	ed9f 9b30 	vldr	d9, [pc, #192]	@ 800cf80 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800cec0:	4683      	mov	fp, r0
 800cec2:	ac04      	add	r4, sp, #16
 800cec4:	468a      	mov	sl, r1
 800cec6:	d03f      	beq.n	800cf48 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800cec8:	2b05      	cmp	r3, #5
 800ceca:	d044      	beq.n	800cf56 <rmw_uxrce_clean_expired_static_input_buffer+0xc6>
 800cecc:	2b03      	cmp	r3, #3
 800cece:	d03b      	beq.n	800cf48 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800ced0:	ed8d 8b04 	vstr	d8, [sp, #16]
 800ced4:	ed8d ab06 	vstr	d10, [sp, #24]
 800ced8:	ed8d 8b08 	vstr	d8, [sp, #32]
 800cedc:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800cee0:	ab08      	add	r3, sp, #32
 800cee2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cee4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800cee8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800ceec:	f007 fbf8 	bl	80146e0 <rmw_time_equal>
 800cef0:	b118      	cbz	r0, 800cefa <rmw_uxrce_clean_expired_static_input_buffer+0x6a>
 800cef2:	ed8d 9b04 	vstr	d9, [sp, #16]
 800cef6:	ed8d 8b06 	vstr	d8, [sp, #24]
 800cefa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800cefe:	f8d5 7818 	ldr.w	r7, [r5, #2072]	@ 0x818
 800cf02:	f8d5 681c 	ldr.w	r6, [r5, #2076]	@ 0x81c
 800cf06:	f8d8 9004 	ldr.w	r9, [r8, #4]
 800cf0a:	f007 fc3d 	bl	8014788 <rmw_time_total_nsec>
 800cf0e:	183f      	adds	r7, r7, r0
 800cf10:	eb46 0601 	adc.w	r6, r6, r1
 800cf14:	455f      	cmp	r7, fp
 800cf16:	eb76 060a 	sbcs.w	r6, r6, sl
 800cf1a:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800cf1e:	db05      	blt.n	800cf2c <rmw_uxrce_clean_expired_static_input_buffer+0x9c>
 800cf20:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800cf24:	4593      	cmp	fp, r2
 800cf26:	eb7a 0303 	sbcs.w	r3, sl, r3
 800cf2a:	da03      	bge.n	800cf34 <rmw_uxrce_clean_expired_static_input_buffer+0xa4>
 800cf2c:	4816      	ldr	r0, [pc, #88]	@ (800cf88 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800cf2e:	4641      	mov	r1, r8
 800cf30:	f007 fdb0 	bl	8014a94 <put_memory>
 800cf34:	f1b9 0f00 	cmp.w	r9, #0
 800cf38:	d014      	beq.n	800cf64 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800cf3a:	46c8      	mov	r8, r9
 800cf3c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800cf40:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800cf44:	2b04      	cmp	r3, #4
 800cf46:	d1bf      	bne.n	800cec8 <rmw_uxrce_clean_expired_static_input_buffer+0x38>
 800cf48:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800cf4c:	3340      	adds	r3, #64	@ 0x40
 800cf4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cf50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800cf54:	e7c0      	b.n	800ced8 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800cf56:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800cf5a:	3348      	adds	r3, #72	@ 0x48
 800cf5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cf5e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800cf62:	e7b9      	b.n	800ced8 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800cf64:	b00d      	add	sp, #52	@ 0x34
 800cf66:	ecbd 8b06 	vpop	{d8-d10}
 800cf6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf6e:	bf00      	nop
	...
 800cf78:	00000001 	.word	0x00000001
 800cf7c:	00000000 	.word	0x00000000
 800cf80:	0000001e 	.word	0x0000001e
 800cf84:	00000000 	.word	0x00000000
 800cf88:	2000e560 	.word	0x2000e560

0800cf8c <run_xrce_session>:
 800cf8c:	b500      	push	{lr}
 800cf8e:	f891 c002 	ldrb.w	ip, [r1, #2]
 800cf92:	b087      	sub	sp, #28
 800cf94:	f1bc 0f01 	cmp.w	ip, #1
 800cf98:	f8ad 200e 	strh.w	r2, [sp, #14]
 800cf9c:	d00f      	beq.n	800cfbe <run_xrce_session+0x32>
 800cf9e:	4619      	mov	r1, r3
 800cfa0:	2301      	movs	r3, #1
 800cfa2:	9300      	str	r3, [sp, #0]
 800cfa4:	f10d 020e 	add.w	r2, sp, #14
 800cfa8:	f10d 0317 	add.w	r3, sp, #23
 800cfac:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800cfb0:	f001 ff8c 	bl	800eecc <uxr_run_session_until_all_status>
 800cfb4:	b100      	cbz	r0, 800cfb8 <run_xrce_session+0x2c>
 800cfb6:	2001      	movs	r0, #1
 800cfb8:	b007      	add	sp, #28
 800cfba:	f85d fb04 	ldr.w	pc, [sp], #4
 800cfbe:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800cfc2:	f001 fbc5 	bl	800e750 <uxr_flash_output_streams>
 800cfc6:	2001      	movs	r0, #1
 800cfc8:	e7f6      	b.n	800cfb8 <run_xrce_session+0x2c>
 800cfca:	bf00      	nop

0800cfcc <convert_qos_profile>:
 800cfcc:	780a      	ldrb	r2, [r1, #0]
 800cfce:	f891 c008 	ldrb.w	ip, [r1, #8]
 800cfd2:	f1a2 0202 	sub.w	r2, r2, #2
 800cfd6:	fab2 f282 	clz	r2, r2
 800cfda:	0952      	lsrs	r2, r2, #5
 800cfdc:	7082      	strb	r2, [r0, #2]
 800cfde:	7a4a      	ldrb	r2, [r1, #9]
 800cfe0:	8889      	ldrh	r1, [r1, #4]
 800cfe2:	8081      	strh	r1, [r0, #4]
 800cfe4:	f1a2 0202 	sub.w	r2, r2, #2
 800cfe8:	f1ac 0c02 	sub.w	ip, ip, #2
 800cfec:	fab2 f282 	clz	r2, r2
 800cff0:	fabc fc8c 	clz	ip, ip
 800cff4:	0952      	lsrs	r2, r2, #5
 800cff6:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800cffa:	0052      	lsls	r2, r2, #1
 800cffc:	f880 c001 	strb.w	ip, [r0, #1]
 800d000:	7002      	strb	r2, [r0, #0]
 800d002:	4770      	bx	lr

0800d004 <generate_type_name>:
 800d004:	b530      	push	{r4, r5, lr}
 800d006:	2300      	movs	r3, #0
 800d008:	700b      	strb	r3, [r1, #0]
 800d00a:	6803      	ldr	r3, [r0, #0]
 800d00c:	b087      	sub	sp, #28
 800d00e:	4614      	mov	r4, r2
 800d010:	b1d3      	cbz	r3, 800d048 <generate_type_name+0x44>
 800d012:	4a0f      	ldr	r2, [pc, #60]	@ (800d050 <generate_type_name+0x4c>)
 800d014:	4615      	mov	r5, r2
 800d016:	9203      	str	r2, [sp, #12]
 800d018:	9500      	str	r5, [sp, #0]
 800d01a:	6842      	ldr	r2, [r0, #4]
 800d01c:	480d      	ldr	r0, [pc, #52]	@ (800d054 <generate_type_name+0x50>)
 800d01e:	9001      	str	r0, [sp, #4]
 800d020:	4608      	mov	r0, r1
 800d022:	490d      	ldr	r1, [pc, #52]	@ (800d058 <generate_type_name+0x54>)
 800d024:	9204      	str	r2, [sp, #16]
 800d026:	9105      	str	r1, [sp, #20]
 800d028:	9102      	str	r1, [sp, #8]
 800d02a:	4a0c      	ldr	r2, [pc, #48]	@ (800d05c <generate_type_name+0x58>)
 800d02c:	4621      	mov	r1, r4
 800d02e:	f00c fc67 	bl	8019900 <sniprintf>
 800d032:	2800      	cmp	r0, #0
 800d034:	db05      	blt.n	800d042 <generate_type_name+0x3e>
 800d036:	4284      	cmp	r4, r0
 800d038:	bfd4      	ite	le
 800d03a:	2000      	movle	r0, #0
 800d03c:	2001      	movgt	r0, #1
 800d03e:	b007      	add	sp, #28
 800d040:	bd30      	pop	{r4, r5, pc}
 800d042:	2000      	movs	r0, #0
 800d044:	b007      	add	sp, #28
 800d046:	bd30      	pop	{r4, r5, pc}
 800d048:	4b05      	ldr	r3, [pc, #20]	@ (800d060 <generate_type_name+0x5c>)
 800d04a:	4a01      	ldr	r2, [pc, #4]	@ (800d050 <generate_type_name+0x4c>)
 800d04c:	461d      	mov	r5, r3
 800d04e:	e7e2      	b.n	800d016 <generate_type_name+0x12>
 800d050:	0801c6d8 	.word	0x0801c6d8
 800d054:	0801c6f0 	.word	0x0801c6f0
 800d058:	0801c6ec 	.word	0x0801c6ec
 800d05c:	0801c6dc 	.word	0x0801c6dc
 800d060:	0801cc8c 	.word	0x0801cc8c

0800d064 <generate_topic_name>:
 800d064:	b510      	push	{r4, lr}
 800d066:	b082      	sub	sp, #8
 800d068:	4614      	mov	r4, r2
 800d06a:	9000      	str	r0, [sp, #0]
 800d06c:	4b08      	ldr	r3, [pc, #32]	@ (800d090 <generate_topic_name+0x2c>)
 800d06e:	4a09      	ldr	r2, [pc, #36]	@ (800d094 <generate_topic_name+0x30>)
 800d070:	4608      	mov	r0, r1
 800d072:	4621      	mov	r1, r4
 800d074:	f00c fc44 	bl	8019900 <sniprintf>
 800d078:	2800      	cmp	r0, #0
 800d07a:	db05      	blt.n	800d088 <generate_topic_name+0x24>
 800d07c:	4284      	cmp	r4, r0
 800d07e:	bfd4      	ite	le
 800d080:	2000      	movle	r0, #0
 800d082:	2001      	movgt	r0, #1
 800d084:	b002      	add	sp, #8
 800d086:	bd10      	pop	{r4, pc}
 800d088:	2000      	movs	r0, #0
 800d08a:	b002      	add	sp, #8
 800d08c:	bd10      	pop	{r4, pc}
 800d08e:	bf00      	nop
 800d090:	0801d12c 	.word	0x0801d12c
 800d094:	0801c6f4 	.word	0x0801c6f4

0800d098 <is_uxrce_rmw_identifier_valid>:
 800d098:	b510      	push	{r4, lr}
 800d09a:	4604      	mov	r4, r0
 800d09c:	b140      	cbz	r0, 800d0b0 <is_uxrce_rmw_identifier_valid+0x18>
 800d09e:	f007 fd6f 	bl	8014b80 <rmw_get_implementation_identifier>
 800d0a2:	4601      	mov	r1, r0
 800d0a4:	4620      	mov	r0, r4
 800d0a6:	f7f3 f89b 	bl	80001e0 <strcmp>
 800d0aa:	fab0 f080 	clz	r0, r0
 800d0ae:	0940      	lsrs	r0, r0, #5
 800d0b0:	bd10      	pop	{r4, pc}
 800d0b2:	bf00      	nop

0800d0b4 <get_message_typesupport_handle>:
 800d0b4:	6883      	ldr	r3, [r0, #8]
 800d0b6:	4718      	bx	r3

0800d0b8 <get_message_typesupport_handle_function>:
 800d0b8:	b510      	push	{r4, lr}
 800d0ba:	4604      	mov	r4, r0
 800d0bc:	6800      	ldr	r0, [r0, #0]
 800d0be:	f7f3 f88f 	bl	80001e0 <strcmp>
 800d0c2:	2800      	cmp	r0, #0
 800d0c4:	bf0c      	ite	eq
 800d0c6:	4620      	moveq	r0, r4
 800d0c8:	2000      	movne	r0, #0
 800d0ca:	bd10      	pop	{r4, pc}

0800d0cc <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800d0cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0d0:	6805      	ldr	r5, [r0, #0]
 800d0d2:	4604      	mov	r4, r0
 800d0d4:	4628      	mov	r0, r5
 800d0d6:	460e      	mov	r6, r1
 800d0d8:	f7f3 f882 	bl	80001e0 <strcmp>
 800d0dc:	b308      	cbz	r0, 800d122 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800d0de:	4b12      	ldr	r3, [pc, #72]	@ (800d128 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 800d0e0:	4628      	mov	r0, r5
 800d0e2:	6819      	ldr	r1, [r3, #0]
 800d0e4:	f7f3 f87c 	bl	80001e0 <strcmp>
 800d0e8:	4605      	mov	r5, r0
 800d0ea:	b980      	cbnz	r0, 800d10e <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 800d0ec:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800d0f0:	f8d8 4000 	ldr.w	r4, [r8]
 800d0f4:	b1ac      	cbz	r4, 800d122 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800d0f6:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800d0fa:	3f04      	subs	r7, #4
 800d0fc:	f857 0f04 	ldr.w	r0, [r7, #4]!
 800d100:	4631      	mov	r1, r6
 800d102:	f7f3 f86d 	bl	80001e0 <strcmp>
 800d106:	b128      	cbz	r0, 800d114 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 800d108:	3501      	adds	r5, #1
 800d10a:	42a5      	cmp	r5, r4
 800d10c:	d1f6      	bne.n	800d0fc <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 800d10e:	2000      	movs	r0, #0
 800d110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d114:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800d118:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d11c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d120:	4718      	bx	r3
 800d122:	4620      	mov	r0, r4
 800d124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d128:	20000370 	.word	0x20000370

0800d12c <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 800d12c:	f008 be9e 	b.w	8015e6c <std_msgs__msg__Header__init>

0800d130 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 800d130:	f008 bebc 	b.w	8015eac <std_msgs__msg__Header__fini>

0800d134 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 800d134:	b508      	push	{r3, lr}
 800d136:	f000 f9bb 	bl	800d4b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800d13a:	4b06      	ldr	r3, [pc, #24]	@ (800d154 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800d13c:	4906      	ldr	r1, [pc, #24]	@ (800d158 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 800d13e:	681a      	ldr	r2, [r3, #0]
 800d140:	60c8      	str	r0, [r1, #12]
 800d142:	b10a      	cbz	r2, 800d148 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 800d144:	4803      	ldr	r0, [pc, #12]	@ (800d154 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800d146:	bd08      	pop	{r3, pc}
 800d148:	4a04      	ldr	r2, [pc, #16]	@ (800d15c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 800d14a:	4802      	ldr	r0, [pc, #8]	@ (800d154 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800d14c:	6812      	ldr	r2, [r2, #0]
 800d14e:	601a      	str	r2, [r3, #0]
 800d150:	bd08      	pop	{r3, pc}
 800d152:	bf00      	nop
 800d154:	20000378 	.word	0x20000378
 800d158:	20000390 	.word	0x20000390
 800d15c:	20000374 	.word	0x20000374

0800d160 <_Header__max_serialized_size>:
 800d160:	b500      	push	{lr}
 800d162:	b083      	sub	sp, #12
 800d164:	2301      	movs	r3, #1
 800d166:	2100      	movs	r1, #0
 800d168:	f10d 0007 	add.w	r0, sp, #7
 800d16c:	f88d 3007 	strb.w	r3, [sp, #7]
 800d170:	f000 f9fc 	bl	800d56c <max_serialized_size_builtin_interfaces__msg__Time>
 800d174:	b003      	add	sp, #12
 800d176:	f85d fb04 	ldr.w	pc, [sp], #4
 800d17a:	bf00      	nop

0800d17c <get_serialized_size_std_msgs__msg__Header>:
 800d17c:	b570      	push	{r4, r5, r6, lr}
 800d17e:	4605      	mov	r5, r0
 800d180:	b168      	cbz	r0, 800d19e <get_serialized_size_std_msgs__msg__Header+0x22>
 800d182:	460c      	mov	r4, r1
 800d184:	f000 f9a2 	bl	800d4cc <get_serialized_size_builtin_interfaces__msg__Time>
 800d188:	1826      	adds	r6, r4, r0
 800d18a:	2104      	movs	r1, #4
 800d18c:	4630      	mov	r0, r6
 800d18e:	f7fd ffe3 	bl	800b158 <ucdr_alignment>
 800d192:	68eb      	ldr	r3, [r5, #12]
 800d194:	f1c4 0405 	rsb	r4, r4, #5
 800d198:	441c      	add	r4, r3
 800d19a:	4404      	add	r4, r0
 800d19c:	19a0      	adds	r0, r4, r6
 800d19e:	bd70      	pop	{r4, r5, r6, pc}

0800d1a0 <_Header__cdr_deserialize>:
 800d1a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1a2:	460c      	mov	r4, r1
 800d1a4:	b083      	sub	sp, #12
 800d1a6:	b1e1      	cbz	r1, 800d1e2 <_Header__cdr_deserialize+0x42>
 800d1a8:	4606      	mov	r6, r0
 800d1aa:	f000 f9f3 	bl	800d594 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800d1ae:	6843      	ldr	r3, [r0, #4]
 800d1b0:	4621      	mov	r1, r4
 800d1b2:	68db      	ldr	r3, [r3, #12]
 800d1b4:	4630      	mov	r0, r6
 800d1b6:	4798      	blx	r3
 800d1b8:	6927      	ldr	r7, [r4, #16]
 800d1ba:	68a1      	ldr	r1, [r4, #8]
 800d1bc:	ab01      	add	r3, sp, #4
 800d1be:	463a      	mov	r2, r7
 800d1c0:	4630      	mov	r0, r6
 800d1c2:	f000 ff75 	bl	800e0b0 <ucdr_deserialize_sequence_char>
 800d1c6:	9b01      	ldr	r3, [sp, #4]
 800d1c8:	4605      	mov	r5, r0
 800d1ca:	b920      	cbnz	r0, 800d1d6 <_Header__cdr_deserialize+0x36>
 800d1cc:	429f      	cmp	r7, r3
 800d1ce:	d30c      	bcc.n	800d1ea <_Header__cdr_deserialize+0x4a>
 800d1d0:	4628      	mov	r0, r5
 800d1d2:	b003      	add	sp, #12
 800d1d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1d6:	b103      	cbz	r3, 800d1da <_Header__cdr_deserialize+0x3a>
 800d1d8:	3b01      	subs	r3, #1
 800d1da:	4628      	mov	r0, r5
 800d1dc:	60e3      	str	r3, [r4, #12]
 800d1de:	b003      	add	sp, #12
 800d1e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1e2:	460d      	mov	r5, r1
 800d1e4:	4628      	mov	r0, r5
 800d1e6:	b003      	add	sp, #12
 800d1e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1ea:	2101      	movs	r1, #1
 800d1ec:	75b0      	strb	r0, [r6, #22]
 800d1ee:	7571      	strb	r1, [r6, #21]
 800d1f0:	60e0      	str	r0, [r4, #12]
 800d1f2:	4630      	mov	r0, r6
 800d1f4:	f7fd ffc6 	bl	800b184 <ucdr_align_to>
 800d1f8:	4630      	mov	r0, r6
 800d1fa:	9901      	ldr	r1, [sp, #4]
 800d1fc:	f7fd fff8 	bl	800b1f0 <ucdr_advance_buffer>
 800d200:	4628      	mov	r0, r5
 800d202:	b003      	add	sp, #12
 800d204:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d206:	bf00      	nop

0800d208 <_Header__cdr_serialize>:
 800d208:	b1f8      	cbz	r0, 800d24a <_Header__cdr_serialize+0x42>
 800d20a:	b570      	push	{r4, r5, r6, lr}
 800d20c:	4604      	mov	r4, r0
 800d20e:	460d      	mov	r5, r1
 800d210:	f000 f9c0 	bl	800d594 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800d214:	6843      	ldr	r3, [r0, #4]
 800d216:	4629      	mov	r1, r5
 800d218:	689b      	ldr	r3, [r3, #8]
 800d21a:	4620      	mov	r0, r4
 800d21c:	4798      	blx	r3
 800d21e:	68a6      	ldr	r6, [r4, #8]
 800d220:	b156      	cbz	r6, 800d238 <_Header__cdr_serialize+0x30>
 800d222:	4630      	mov	r0, r6
 800d224:	f7f3 f83c 	bl	80002a0 <strlen>
 800d228:	4631      	mov	r1, r6
 800d22a:	60e0      	str	r0, [r4, #12]
 800d22c:	1c42      	adds	r2, r0, #1
 800d22e:	4628      	mov	r0, r5
 800d230:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d234:	f000 bf2a 	b.w	800e08c <ucdr_serialize_sequence_char>
 800d238:	4630      	mov	r0, r6
 800d23a:	60e0      	str	r0, [r4, #12]
 800d23c:	4632      	mov	r2, r6
 800d23e:	4631      	mov	r1, r6
 800d240:	4628      	mov	r0, r5
 800d242:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d246:	f000 bf21 	b.w	800e08c <ucdr_serialize_sequence_char>
 800d24a:	4770      	bx	lr

0800d24c <_Header__get_serialized_size>:
 800d24c:	b538      	push	{r3, r4, r5, lr}
 800d24e:	4604      	mov	r4, r0
 800d250:	b150      	cbz	r0, 800d268 <_Header__get_serialized_size+0x1c>
 800d252:	2100      	movs	r1, #0
 800d254:	f000 f93a 	bl	800d4cc <get_serialized_size_builtin_interfaces__msg__Time>
 800d258:	2104      	movs	r1, #4
 800d25a:	4605      	mov	r5, r0
 800d25c:	f7fd ff7c 	bl	800b158 <ucdr_alignment>
 800d260:	68e4      	ldr	r4, [r4, #12]
 800d262:	3405      	adds	r4, #5
 800d264:	442c      	add	r4, r5
 800d266:	4420      	add	r0, r4
 800d268:	bd38      	pop	{r3, r4, r5, pc}
 800d26a:	bf00      	nop

0800d26c <max_serialized_size_std_msgs__msg__Header>:
 800d26c:	b510      	push	{r4, lr}
 800d26e:	2301      	movs	r3, #1
 800d270:	4604      	mov	r4, r0
 800d272:	7003      	strb	r3, [r0, #0]
 800d274:	f000 f97a 	bl	800d56c <max_serialized_size_builtin_interfaces__msg__Time>
 800d278:	2300      	movs	r3, #0
 800d27a:	7023      	strb	r3, [r4, #0]
 800d27c:	bd10      	pop	{r4, pc}
 800d27e:	bf00      	nop

0800d280 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 800d280:	4800      	ldr	r0, [pc, #0]	@ (800d284 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 800d282:	4770      	bx	lr
 800d284:	20000408 	.word	0x20000408

0800d288 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d288:	4b04      	ldr	r3, [pc, #16]	@ (800d29c <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800d28a:	681a      	ldr	r2, [r3, #0]
 800d28c:	b10a      	cbz	r2, 800d292 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xa>
 800d28e:	4803      	ldr	r0, [pc, #12]	@ (800d29c <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800d290:	4770      	bx	lr
 800d292:	4a03      	ldr	r2, [pc, #12]	@ (800d2a0 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x18>)
 800d294:	4801      	ldr	r0, [pc, #4]	@ (800d29c <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800d296:	6812      	ldr	r2, [r2, #0]
 800d298:	601a      	str	r2, [r3, #0]
 800d29a:	4770      	bx	lr
 800d29c:	2000043c 	.word	0x2000043c
 800d2a0:	20000370 	.word	0x20000370

0800d2a4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d2a4:	4a02      	ldr	r2, [pc, #8]	@ (800d2b0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xc>)
 800d2a6:	4b03      	ldr	r3, [pc, #12]	@ (800d2b4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x10>)
 800d2a8:	6812      	ldr	r2, [r2, #0]
 800d2aa:	601a      	str	r2, [r3, #0]
 800d2ac:	4770      	bx	lr
 800d2ae:	bf00      	nop
 800d2b0:	20000370 	.word	0x20000370
 800d2b4:	2000043c 	.word	0x2000043c

0800d2b8 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__size_function__TFMessage__transforms>:
 800d2b8:	6840      	ldr	r0, [r0, #4]
 800d2ba:	4770      	bx	lr

0800d2bc <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_const_function__TFMessage__transforms>:
 800d2bc:	6803      	ldr	r3, [r0, #0]
 800d2be:	2058      	movs	r0, #88	@ 0x58
 800d2c0:	fb00 3001 	mla	r0, r0, r1, r3
 800d2c4:	4770      	bx	lr
 800d2c6:	bf00      	nop

0800d2c8 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__fetch_function__TFMessage__transforms>:
 800d2c8:	b508      	push	{r3, lr}
 800d2ca:	6800      	ldr	r0, [r0, #0]
 800d2cc:	4613      	mov	r3, r2
 800d2ce:	2258      	movs	r2, #88	@ 0x58
 800d2d0:	fb02 0101 	mla	r1, r2, r1, r0
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	f00c fdc0 	bl	8019e5a <memcpy>
 800d2da:	bd08      	pop	{r3, pc}

0800d2dc <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__assign_function__TFMessage__transforms>:
 800d2dc:	b508      	push	{r3, lr}
 800d2de:	6800      	ldr	r0, [r0, #0]
 800d2e0:	468c      	mov	ip, r1
 800d2e2:	4611      	mov	r1, r2
 800d2e4:	2258      	movs	r2, #88	@ 0x58
 800d2e6:	fb02 000c 	mla	r0, r2, ip, r0
 800d2ea:	f00c fdb6 	bl	8019e5a <memcpy>
 800d2ee:	bd08      	pop	{r3, pc}

0800d2f0 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_init_function>:
 800d2f0:	f008 bea4 	b.w	801603c <tf2_msgs__msg__TFMessage__init>

0800d2f4 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_fini_function>:
 800d2f4:	f008 beb2 	b.w	801605c <tf2_msgs__msg__TFMessage__fini>

0800d2f8 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__resize_function__TFMessage__transforms>:
 800d2f8:	b538      	push	{r3, r4, r5, lr}
 800d2fa:	4604      	mov	r4, r0
 800d2fc:	460d      	mov	r5, r1
 800d2fe:	f000 fa0d 	bl	800d71c <geometry_msgs__msg__TransformStamped__Sequence__fini>
 800d302:	4629      	mov	r1, r5
 800d304:	4620      	mov	r0, r4
 800d306:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d30a:	f000 b98f 	b.w	800d62c <geometry_msgs__msg__TransformStamped__Sequence__init>
 800d30e:	bf00      	nop

0800d310 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_function__TFMessage__transforms>:
 800d310:	6803      	ldr	r3, [r0, #0]
 800d312:	2058      	movs	r0, #88	@ 0x58
 800d314:	fb00 3001 	mla	r0, r0, r1, r3
 800d318:	4770      	bx	lr
 800d31a:	bf00      	nop

0800d31c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d31c:	b508      	push	{r3, lr}
 800d31e:	f000 fb0f 	bl	800d940 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d322:	4b06      	ldr	r3, [pc, #24]	@ (800d33c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800d324:	4906      	ldr	r1, [pc, #24]	@ (800d340 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x24>)
 800d326:	681a      	ldr	r2, [r3, #0]
 800d328:	60c8      	str	r0, [r1, #12]
 800d32a:	b10a      	cbz	r2, 800d330 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>
 800d32c:	4803      	ldr	r0, [pc, #12]	@ (800d33c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800d32e:	bd08      	pop	{r3, pc}
 800d330:	4a04      	ldr	r2, [pc, #16]	@ (800d344 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x28>)
 800d332:	4802      	ldr	r0, [pc, #8]	@ (800d33c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800d334:	6812      	ldr	r2, [r2, #0]
 800d336:	601a      	str	r2, [r3, #0]
 800d338:	bd08      	pop	{r3, pc}
 800d33a:	bf00      	nop
 800d33c:	2000045c 	.word	0x2000045c
 800d340:	20000474 	.word	0x20000474
 800d344:	20000374 	.word	0x20000374

0800d348 <_TFMessage__max_serialized_size>:
 800d348:	2000      	movs	r0, #0
 800d34a:	4770      	bx	lr

0800d34c <_TFMessage__cdr_deserialize>:
 800d34c:	b319      	cbz	r1, 800d396 <_TFMessage__cdr_deserialize+0x4a>
 800d34e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d350:	460e      	mov	r6, r1
 800d352:	b083      	sub	sp, #12
 800d354:	a901      	add	r1, sp, #4
 800d356:	4607      	mov	r7, r0
 800d358:	f7fc ff80 	bl	800a25c <ucdr_deserialize_uint32_t>
 800d35c:	9b01      	ldr	r3, [sp, #4]
 800d35e:	68b2      	ldr	r2, [r6, #8]
 800d360:	429a      	cmp	r2, r3
 800d362:	d315      	bcc.n	800d390 <_TFMessage__cdr_deserialize+0x44>
 800d364:	6073      	str	r3, [r6, #4]
 800d366:	b18b      	cbz	r3, 800d38c <_TFMessage__cdr_deserialize+0x40>
 800d368:	2400      	movs	r4, #0
 800d36a:	4625      	mov	r5, r4
 800d36c:	e002      	b.n	800d374 <_TFMessage__cdr_deserialize+0x28>
 800d36e:	9b01      	ldr	r3, [sp, #4]
 800d370:	42ab      	cmp	r3, r5
 800d372:	d90b      	bls.n	800d38c <_TFMessage__cdr_deserialize+0x40>
 800d374:	f000 fc40 	bl	800dbf8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d378:	6831      	ldr	r1, [r6, #0]
 800d37a:	6843      	ldr	r3, [r0, #4]
 800d37c:	4421      	add	r1, r4
 800d37e:	68db      	ldr	r3, [r3, #12]
 800d380:	4638      	mov	r0, r7
 800d382:	4798      	blx	r3
 800d384:	3501      	adds	r5, #1
 800d386:	3458      	adds	r4, #88	@ 0x58
 800d388:	2800      	cmp	r0, #0
 800d38a:	d1f0      	bne.n	800d36e <_TFMessage__cdr_deserialize+0x22>
 800d38c:	b003      	add	sp, #12
 800d38e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d390:	2000      	movs	r0, #0
 800d392:	b003      	add	sp, #12
 800d394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d396:	2000      	movs	r0, #0
 800d398:	4770      	bx	lr
 800d39a:	bf00      	nop

0800d39c <_TFMessage__cdr_serialize>:
 800d39c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3a0:	b1d8      	cbz	r0, 800d3da <_TFMessage__cdr_serialize+0x3e>
 800d3a2:	6847      	ldr	r7, [r0, #4]
 800d3a4:	460e      	mov	r6, r1
 800d3a6:	4605      	mov	r5, r0
 800d3a8:	4608      	mov	r0, r1
 800d3aa:	4639      	mov	r1, r7
 800d3ac:	f7fc fe2c 	bl	800a008 <ucdr_serialize_uint32_t>
 800d3b0:	4680      	mov	r8, r0
 800d3b2:	b190      	cbz	r0, 800d3da <_TFMessage__cdr_serialize+0x3e>
 800d3b4:	b19f      	cbz	r7, 800d3de <_TFMessage__cdr_serialize+0x42>
 800d3b6:	2400      	movs	r4, #0
 800d3b8:	f04f 0958 	mov.w	r9, #88	@ 0x58
 800d3bc:	e002      	b.n	800d3c4 <_TFMessage__cdr_serialize+0x28>
 800d3be:	3401      	adds	r4, #1
 800d3c0:	42a7      	cmp	r7, r4
 800d3c2:	d00c      	beq.n	800d3de <_TFMessage__cdr_serialize+0x42>
 800d3c4:	f000 fc18 	bl	800dbf8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d3c8:	682a      	ldr	r2, [r5, #0]
 800d3ca:	6843      	ldr	r3, [r0, #4]
 800d3cc:	4631      	mov	r1, r6
 800d3ce:	689b      	ldr	r3, [r3, #8]
 800d3d0:	fb09 2004 	mla	r0, r9, r4, r2
 800d3d4:	4798      	blx	r3
 800d3d6:	2800      	cmp	r0, #0
 800d3d8:	d1f1      	bne.n	800d3be <_TFMessage__cdr_serialize+0x22>
 800d3da:	f04f 0800 	mov.w	r8, #0
 800d3de:	4640      	mov	r0, r8
 800d3e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800d3e4 <get_serialized_size_tf2_msgs__msg__TFMessage>:
 800d3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3e8:	4606      	mov	r6, r0
 800d3ea:	b338      	cbz	r0, 800d43c <get_serialized_size_tf2_msgs__msg__TFMessage+0x58>
 800d3ec:	4689      	mov	r9, r1
 800d3ee:	4648      	mov	r0, r9
 800d3f0:	2104      	movs	r1, #4
 800d3f2:	6877      	ldr	r7, [r6, #4]
 800d3f4:	f7fd feb0 	bl	800b158 <ucdr_alignment>
 800d3f8:	f109 0504 	add.w	r5, r9, #4
 800d3fc:	4405      	add	r5, r0
 800d3fe:	b1df      	cbz	r7, 800d438 <get_serialized_size_tf2_msgs__msg__TFMessage+0x54>
 800d400:	f04f 0a00 	mov.w	sl, #0
 800d404:	f04f 0858 	mov.w	r8, #88	@ 0x58
 800d408:	f000 fbf6 	bl	800dbf8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d40c:	6832      	ldr	r2, [r6, #0]
 800d40e:	6843      	ldr	r3, [r0, #4]
 800d410:	4629      	mov	r1, r5
 800d412:	fb08 200a 	mla	r0, r8, sl, r2
 800d416:	695b      	ldr	r3, [r3, #20]
 800d418:	4798      	blx	r3
 800d41a:	2804      	cmp	r0, #4
 800d41c:	4601      	mov	r1, r0
 800d41e:	4604      	mov	r4, r0
 800d420:	bf28      	it	cs
 800d422:	2104      	movcs	r1, #4
 800d424:	4628      	mov	r0, r5
 800d426:	f7fd fe97 	bl	800b158 <ucdr_alignment>
 800d42a:	f10a 0a01 	add.w	sl, sl, #1
 800d42e:	442c      	add	r4, r5
 800d430:	4557      	cmp	r7, sl
 800d432:	eb00 0504 	add.w	r5, r0, r4
 800d436:	d1e7      	bne.n	800d408 <get_serialized_size_tf2_msgs__msg__TFMessage+0x24>
 800d438:	eba5 0009 	sub.w	r0, r5, r9
 800d43c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d440 <_TFMessage__get_serialized_size>:
 800d440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d444:	4607      	mov	r7, r0
 800d446:	b330      	cbz	r0, 800d496 <_TFMessage__get_serialized_size+0x56>
 800d448:	2104      	movs	r1, #4
 800d44a:	2000      	movs	r0, #0
 800d44c:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800d450:	f7fd fe82 	bl	800b158 <ucdr_alignment>
 800d454:	1d05      	adds	r5, r0, #4
 800d456:	f1b8 0f00 	cmp.w	r8, #0
 800d45a:	d019      	beq.n	800d490 <_TFMessage__get_serialized_size+0x50>
 800d45c:	2600      	movs	r6, #0
 800d45e:	f04f 0958 	mov.w	r9, #88	@ 0x58
 800d462:	f000 fbc9 	bl	800dbf8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d466:	683a      	ldr	r2, [r7, #0]
 800d468:	6843      	ldr	r3, [r0, #4]
 800d46a:	4629      	mov	r1, r5
 800d46c:	fb09 2006 	mla	r0, r9, r6, r2
 800d470:	695b      	ldr	r3, [r3, #20]
 800d472:	4798      	blx	r3
 800d474:	2804      	cmp	r0, #4
 800d476:	4601      	mov	r1, r0
 800d478:	4604      	mov	r4, r0
 800d47a:	bf28      	it	cs
 800d47c:	2104      	movcs	r1, #4
 800d47e:	4628      	mov	r0, r5
 800d480:	f7fd fe6a 	bl	800b158 <ucdr_alignment>
 800d484:	3601      	adds	r6, #1
 800d486:	442c      	add	r4, r5
 800d488:	45b0      	cmp	r8, r6
 800d48a:	eb00 0504 	add.w	r5, r0, r4
 800d48e:	d1e8      	bne.n	800d462 <_TFMessage__get_serialized_size+0x22>
 800d490:	4628      	mov	r0, r5
 800d492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d496:	4605      	mov	r5, r0
 800d498:	4628      	mov	r0, r5
 800d49a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d49e:	bf00      	nop

0800d4a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d4a0:	4800      	ldr	r0, [pc, #0]	@ (800d4a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x4>)
 800d4a2:	4770      	bx	lr
 800d4a4:	200004b0 	.word	0x200004b0

0800d4a8 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 800d4a8:	f008 be0c 	b.w	80160c4 <builtin_interfaces__msg__Time__init>

0800d4ac <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 800d4ac:	f008 be0e 	b.w	80160cc <builtin_interfaces__msg__Time__fini>

0800d4b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800d4b0:	4b04      	ldr	r3, [pc, #16]	@ (800d4c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d4b2:	681a      	ldr	r2, [r3, #0]
 800d4b4:	b10a      	cbz	r2, 800d4ba <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 800d4b6:	4803      	ldr	r0, [pc, #12]	@ (800d4c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d4b8:	4770      	bx	lr
 800d4ba:	4a03      	ldr	r2, [pc, #12]	@ (800d4c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 800d4bc:	4801      	ldr	r0, [pc, #4]	@ (800d4c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d4be:	6812      	ldr	r2, [r2, #0]
 800d4c0:	601a      	str	r2, [r3, #0]
 800d4c2:	4770      	bx	lr
 800d4c4:	200004e4 	.word	0x200004e4
 800d4c8:	20000374 	.word	0x20000374

0800d4cc <get_serialized_size_builtin_interfaces__msg__Time>:
 800d4cc:	b180      	cbz	r0, 800d4f0 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 800d4ce:	b538      	push	{r3, r4, r5, lr}
 800d4d0:	460d      	mov	r5, r1
 800d4d2:	4628      	mov	r0, r5
 800d4d4:	2104      	movs	r1, #4
 800d4d6:	f7fd fe3f 	bl	800b158 <ucdr_alignment>
 800d4da:	2104      	movs	r1, #4
 800d4dc:	186c      	adds	r4, r5, r1
 800d4de:	4404      	add	r4, r0
 800d4e0:	4620      	mov	r0, r4
 800d4e2:	f7fd fe39 	bl	800b158 <ucdr_alignment>
 800d4e6:	f1c5 0504 	rsb	r5, r5, #4
 800d4ea:	4405      	add	r5, r0
 800d4ec:	1928      	adds	r0, r5, r4
 800d4ee:	bd38      	pop	{r3, r4, r5, pc}
 800d4f0:	4770      	bx	lr
 800d4f2:	bf00      	nop

0800d4f4 <_Time__cdr_deserialize>:
 800d4f4:	b538      	push	{r3, r4, r5, lr}
 800d4f6:	460c      	mov	r4, r1
 800d4f8:	b141      	cbz	r1, 800d50c <_Time__cdr_deserialize+0x18>
 800d4fa:	4605      	mov	r5, r0
 800d4fc:	f7fd fa30 	bl	800a960 <ucdr_deserialize_int32_t>
 800d500:	1d21      	adds	r1, r4, #4
 800d502:	4628      	mov	r0, r5
 800d504:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d508:	f7fc bea8 	b.w	800a25c <ucdr_deserialize_uint32_t>
 800d50c:	4608      	mov	r0, r1
 800d50e:	bd38      	pop	{r3, r4, r5, pc}

0800d510 <_Time__cdr_serialize>:
 800d510:	b160      	cbz	r0, 800d52c <_Time__cdr_serialize+0x1c>
 800d512:	b538      	push	{r3, r4, r5, lr}
 800d514:	460d      	mov	r5, r1
 800d516:	4604      	mov	r4, r0
 800d518:	6801      	ldr	r1, [r0, #0]
 800d51a:	4628      	mov	r0, r5
 800d51c:	f7fd f986 	bl	800a82c <ucdr_serialize_int32_t>
 800d520:	6861      	ldr	r1, [r4, #4]
 800d522:	4628      	mov	r0, r5
 800d524:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d528:	f7fc bd6e 	b.w	800a008 <ucdr_serialize_uint32_t>
 800d52c:	4770      	bx	lr
 800d52e:	bf00      	nop

0800d530 <_Time__get_serialized_size>:
 800d530:	b160      	cbz	r0, 800d54c <_Time__get_serialized_size+0x1c>
 800d532:	b510      	push	{r4, lr}
 800d534:	2104      	movs	r1, #4
 800d536:	2000      	movs	r0, #0
 800d538:	f7fd fe0e 	bl	800b158 <ucdr_alignment>
 800d53c:	1d04      	adds	r4, r0, #4
 800d53e:	2104      	movs	r1, #4
 800d540:	4620      	mov	r0, r4
 800d542:	f7fd fe09 	bl	800b158 <ucdr_alignment>
 800d546:	3004      	adds	r0, #4
 800d548:	4420      	add	r0, r4
 800d54a:	bd10      	pop	{r4, pc}
 800d54c:	4770      	bx	lr
 800d54e:	bf00      	nop

0800d550 <_Time__max_serialized_size>:
 800d550:	b510      	push	{r4, lr}
 800d552:	2104      	movs	r1, #4
 800d554:	2000      	movs	r0, #0
 800d556:	f7fd fdff 	bl	800b158 <ucdr_alignment>
 800d55a:	1d04      	adds	r4, r0, #4
 800d55c:	2104      	movs	r1, #4
 800d55e:	4620      	mov	r0, r4
 800d560:	f7fd fdfa 	bl	800b158 <ucdr_alignment>
 800d564:	3004      	adds	r0, #4
 800d566:	4420      	add	r0, r4
 800d568:	bd10      	pop	{r4, pc}
 800d56a:	bf00      	nop

0800d56c <max_serialized_size_builtin_interfaces__msg__Time>:
 800d56c:	b538      	push	{r3, r4, r5, lr}
 800d56e:	460c      	mov	r4, r1
 800d570:	2301      	movs	r3, #1
 800d572:	7003      	strb	r3, [r0, #0]
 800d574:	2104      	movs	r1, #4
 800d576:	4620      	mov	r0, r4
 800d578:	f7fd fdee 	bl	800b158 <ucdr_alignment>
 800d57c:	2104      	movs	r1, #4
 800d57e:	1863      	adds	r3, r4, r1
 800d580:	18c5      	adds	r5, r0, r3
 800d582:	4628      	mov	r0, r5
 800d584:	f7fd fde8 	bl	800b158 <ucdr_alignment>
 800d588:	f1c4 0404 	rsb	r4, r4, #4
 800d58c:	4420      	add	r0, r4
 800d58e:	4428      	add	r0, r5
 800d590:	bd38      	pop	{r3, r4, r5, pc}
 800d592:	bf00      	nop

0800d594 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800d594:	4800      	ldr	r0, [pc, #0]	@ (800d598 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 800d596:	4770      	bx	lr
 800d598:	20000574 	.word	0x20000574

0800d59c <geometry_msgs__msg__TransformStamped__init>:
 800d59c:	b398      	cbz	r0, 800d606 <geometry_msgs__msg__TransformStamped__init+0x6a>
 800d59e:	b570      	push	{r4, r5, r6, lr}
 800d5a0:	4604      	mov	r4, r0
 800d5a2:	f008 fc63 	bl	8015e6c <std_msgs__msg__Header__init>
 800d5a6:	b160      	cbz	r0, 800d5c2 <geometry_msgs__msg__TransformStamped__init+0x26>
 800d5a8:	f104 0514 	add.w	r5, r4, #20
 800d5ac:	4628      	mov	r0, r5
 800d5ae:	f008 fbb3 	bl	8015d18 <rosidl_runtime_c__String__init>
 800d5b2:	b1e8      	cbz	r0, 800d5f0 <geometry_msgs__msg__TransformStamped__init+0x54>
 800d5b4:	f104 0620 	add.w	r6, r4, #32
 800d5b8:	4630      	mov	r0, r6
 800d5ba:	f008 ff33 	bl	8016424 <geometry_msgs__msg__Transform__init>
 800d5be:	b168      	cbz	r0, 800d5dc <geometry_msgs__msg__TransformStamped__init+0x40>
 800d5c0:	bd70      	pop	{r4, r5, r6, pc}
 800d5c2:	4620      	mov	r0, r4
 800d5c4:	f008 fc72 	bl	8015eac <std_msgs__msg__Header__fini>
 800d5c8:	f104 0014 	add.w	r0, r4, #20
 800d5cc:	f008 fbbe 	bl	8015d4c <rosidl_runtime_c__String__fini>
 800d5d0:	f104 0020 	add.w	r0, r4, #32
 800d5d4:	f008 ff46 	bl	8016464 <geometry_msgs__msg__Transform__fini>
 800d5d8:	2000      	movs	r0, #0
 800d5da:	bd70      	pop	{r4, r5, r6, pc}
 800d5dc:	4620      	mov	r0, r4
 800d5de:	f008 fc65 	bl	8015eac <std_msgs__msg__Header__fini>
 800d5e2:	4628      	mov	r0, r5
 800d5e4:	f008 fbb2 	bl	8015d4c <rosidl_runtime_c__String__fini>
 800d5e8:	4630      	mov	r0, r6
 800d5ea:	f008 ff3b 	bl	8016464 <geometry_msgs__msg__Transform__fini>
 800d5ee:	e7f3      	b.n	800d5d8 <geometry_msgs__msg__TransformStamped__init+0x3c>
 800d5f0:	4620      	mov	r0, r4
 800d5f2:	f008 fc5b 	bl	8015eac <std_msgs__msg__Header__fini>
 800d5f6:	4628      	mov	r0, r5
 800d5f8:	f008 fba8 	bl	8015d4c <rosidl_runtime_c__String__fini>
 800d5fc:	f104 0020 	add.w	r0, r4, #32
 800d600:	f008 ff30 	bl	8016464 <geometry_msgs__msg__Transform__fini>
 800d604:	e7e8      	b.n	800d5d8 <geometry_msgs__msg__TransformStamped__init+0x3c>
 800d606:	2000      	movs	r0, #0
 800d608:	4770      	bx	lr
 800d60a:	bf00      	nop

0800d60c <geometry_msgs__msg__TransformStamped__fini>:
 800d60c:	b168      	cbz	r0, 800d62a <geometry_msgs__msg__TransformStamped__fini+0x1e>
 800d60e:	b510      	push	{r4, lr}
 800d610:	4604      	mov	r4, r0
 800d612:	f008 fc4b 	bl	8015eac <std_msgs__msg__Header__fini>
 800d616:	f104 0014 	add.w	r0, r4, #20
 800d61a:	f008 fb97 	bl	8015d4c <rosidl_runtime_c__String__fini>
 800d61e:	f104 0020 	add.w	r0, r4, #32
 800d622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d626:	f008 bf1d 	b.w	8016464 <geometry_msgs__msg__Transform__fini>
 800d62a:	4770      	bx	lr

0800d62c <geometry_msgs__msg__TransformStamped__Sequence__init>:
 800d62c:	2800      	cmp	r0, #0
 800d62e:	d072      	beq.n	800d716 <geometry_msgs__msg__TransformStamped__Sequence__init+0xea>
 800d630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d634:	b087      	sub	sp, #28
 800d636:	460e      	mov	r6, r1
 800d638:	4607      	mov	r7, r0
 800d63a:	a801      	add	r0, sp, #4
 800d63c:	f7fe ff24 	bl	800c488 <rcutils_get_default_allocator>
 800d640:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d644:	2e00      	cmp	r6, #0
 800d646:	d049      	beq.n	800d6dc <geometry_msgs__msg__TransformStamped__Sequence__init+0xb0>
 800d648:	9b04      	ldr	r3, [sp, #16]
 800d64a:	464a      	mov	r2, r9
 800d64c:	2158      	movs	r1, #88	@ 0x58
 800d64e:	4630      	mov	r0, r6
 800d650:	4798      	blx	r3
 800d652:	4680      	mov	r8, r0
 800d654:	2800      	cmp	r0, #0
 800d656:	d03f      	beq.n	800d6d8 <geometry_msgs__msg__TransformStamped__Sequence__init+0xac>
 800d658:	4605      	mov	r5, r0
 800d65a:	2400      	movs	r4, #0
 800d65c:	e012      	b.n	800d684 <geometry_msgs__msg__TransformStamped__Sequence__init+0x58>
 800d65e:	f105 0a14 	add.w	sl, r5, #20
 800d662:	4650      	mov	r0, sl
 800d664:	f008 fb58 	bl	8015d18 <rosidl_runtime_c__String__init>
 800d668:	2800      	cmp	r0, #0
 800d66a:	d03f      	beq.n	800d6ec <geometry_msgs__msg__TransformStamped__Sequence__init+0xc0>
 800d66c:	f105 0b20 	add.w	fp, r5, #32
 800d670:	4658      	mov	r0, fp
 800d672:	f008 fed7 	bl	8016424 <geometry_msgs__msg__Transform__init>
 800d676:	2800      	cmp	r0, #0
 800d678:	d043      	beq.n	800d702 <geometry_msgs__msg__TransformStamped__Sequence__init+0xd6>
 800d67a:	3401      	adds	r4, #1
 800d67c:	42a6      	cmp	r6, r4
 800d67e:	f105 0558 	add.w	r5, r5, #88	@ 0x58
 800d682:	d02c      	beq.n	800d6de <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 800d684:	4628      	mov	r0, r5
 800d686:	f008 fbf1 	bl	8015e6c <std_msgs__msg__Header__init>
 800d68a:	2800      	cmp	r0, #0
 800d68c:	d1e7      	bne.n	800d65e <geometry_msgs__msg__TransformStamped__Sequence__init+0x32>
 800d68e:	4628      	mov	r0, r5
 800d690:	f008 fc0c 	bl	8015eac <std_msgs__msg__Header__fini>
 800d694:	f105 0014 	add.w	r0, r5, #20
 800d698:	f008 fb58 	bl	8015d4c <rosidl_runtime_c__String__fini>
 800d69c:	f105 0020 	add.w	r0, r5, #32
 800d6a0:	f008 fee0 	bl	8016464 <geometry_msgs__msg__Transform__fini>
 800d6a4:	42a6      	cmp	r6, r4
 800d6a6:	d91a      	bls.n	800d6de <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 800d6a8:	b194      	cbz	r4, 800d6d0 <geometry_msgs__msg__TransformStamped__Sequence__init+0xa4>
 800d6aa:	2358      	movs	r3, #88	@ 0x58
 800d6ac:	fb03 8404 	mla	r4, r3, r4, r8
 800d6b0:	3c58      	subs	r4, #88	@ 0x58
 800d6b2:	4620      	mov	r0, r4
 800d6b4:	f008 fbfa 	bl	8015eac <std_msgs__msg__Header__fini>
 800d6b8:	f104 0014 	add.w	r0, r4, #20
 800d6bc:	f008 fb46 	bl	8015d4c <rosidl_runtime_c__String__fini>
 800d6c0:	f104 0020 	add.w	r0, r4, #32
 800d6c4:	f008 fece 	bl	8016464 <geometry_msgs__msg__Transform__fini>
 800d6c8:	4544      	cmp	r4, r8
 800d6ca:	f1a4 0458 	sub.w	r4, r4, #88	@ 0x58
 800d6ce:	d1f0      	bne.n	800d6b2 <geometry_msgs__msg__TransformStamped__Sequence__init+0x86>
 800d6d0:	9b02      	ldr	r3, [sp, #8]
 800d6d2:	4649      	mov	r1, r9
 800d6d4:	4640      	mov	r0, r8
 800d6d6:	4798      	blx	r3
 800d6d8:	2000      	movs	r0, #0
 800d6da:	e004      	b.n	800d6e6 <geometry_msgs__msg__TransformStamped__Sequence__init+0xba>
 800d6dc:	46b0      	mov	r8, r6
 800d6de:	e9c7 8600 	strd	r8, r6, [r7]
 800d6e2:	60be      	str	r6, [r7, #8]
 800d6e4:	2001      	movs	r0, #1
 800d6e6:	b007      	add	sp, #28
 800d6e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6ec:	4628      	mov	r0, r5
 800d6ee:	f008 fbdd 	bl	8015eac <std_msgs__msg__Header__fini>
 800d6f2:	4650      	mov	r0, sl
 800d6f4:	f008 fb2a 	bl	8015d4c <rosidl_runtime_c__String__fini>
 800d6f8:	f105 0020 	add.w	r0, r5, #32
 800d6fc:	f008 feb2 	bl	8016464 <geometry_msgs__msg__Transform__fini>
 800d700:	e7d0      	b.n	800d6a4 <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 800d702:	4628      	mov	r0, r5
 800d704:	f008 fbd2 	bl	8015eac <std_msgs__msg__Header__fini>
 800d708:	4650      	mov	r0, sl
 800d70a:	f008 fb1f 	bl	8015d4c <rosidl_runtime_c__String__fini>
 800d70e:	4658      	mov	r0, fp
 800d710:	f008 fea8 	bl	8016464 <geometry_msgs__msg__Transform__fini>
 800d714:	e7c6      	b.n	800d6a4 <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 800d716:	2000      	movs	r0, #0
 800d718:	4770      	bx	lr
 800d71a:	bf00      	nop

0800d71c <geometry_msgs__msg__TransformStamped__Sequence__fini>:
 800d71c:	b360      	cbz	r0, 800d778 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x5c>
 800d71e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d720:	4606      	mov	r6, r0
 800d722:	b087      	sub	sp, #28
 800d724:	a801      	add	r0, sp, #4
 800d726:	f7fe feaf 	bl	800c488 <rcutils_get_default_allocator>
 800d72a:	6833      	ldr	r3, [r6, #0]
 800d72c:	b1f3      	cbz	r3, 800d76c <geometry_msgs__msg__TransformStamped__Sequence__fini+0x50>
 800d72e:	68b2      	ldr	r2, [r6, #8]
 800d730:	b1a2      	cbz	r2, 800d75c <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 800d732:	2500      	movs	r5, #0
 800d734:	2758      	movs	r7, #88	@ 0x58
 800d736:	fb07 3405 	mla	r4, r7, r5, r3
 800d73a:	4620      	mov	r0, r4
 800d73c:	b1c4      	cbz	r4, 800d770 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x54>
 800d73e:	f008 fbb5 	bl	8015eac <std_msgs__msg__Header__fini>
 800d742:	f104 0014 	add.w	r0, r4, #20
 800d746:	f008 fb01 	bl	8015d4c <rosidl_runtime_c__String__fini>
 800d74a:	f104 0020 	add.w	r0, r4, #32
 800d74e:	f008 fe89 	bl	8016464 <geometry_msgs__msg__Transform__fini>
 800d752:	68b2      	ldr	r2, [r6, #8]
 800d754:	6833      	ldr	r3, [r6, #0]
 800d756:	3501      	adds	r5, #1
 800d758:	4295      	cmp	r5, r2
 800d75a:	d3ec      	bcc.n	800d736 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 800d75c:	4618      	mov	r0, r3
 800d75e:	9a02      	ldr	r2, [sp, #8]
 800d760:	9905      	ldr	r1, [sp, #20]
 800d762:	4790      	blx	r2
 800d764:	2300      	movs	r3, #0
 800d766:	e9c6 3300 	strd	r3, r3, [r6]
 800d76a:	60b3      	str	r3, [r6, #8]
 800d76c:	b007      	add	sp, #28
 800d76e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d770:	3501      	adds	r5, #1
 800d772:	4295      	cmp	r5, r2
 800d774:	d3df      	bcc.n	800d736 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 800d776:	e7f1      	b.n	800d75c <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 800d778:	4770      	bx	lr
 800d77a:	bf00      	nop

0800d77c <geometry_msgs__msg__Twist__get_type_hash>:
 800d77c:	4800      	ldr	r0, [pc, #0]	@ (800d780 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 800d77e:	4770      	bx	lr
 800d780:	200005a8 	.word	0x200005a8

0800d784 <geometry_msgs__msg__Twist__get_type_description>:
 800d784:	b510      	push	{r4, lr}
 800d786:	4c08      	ldr	r4, [pc, #32]	@ (800d7a8 <geometry_msgs__msg__Twist__get_type_description+0x24>)
 800d788:	7820      	ldrb	r0, [r4, #0]
 800d78a:	b108      	cbz	r0, 800d790 <geometry_msgs__msg__Twist__get_type_description+0xc>
 800d78c:	4807      	ldr	r0, [pc, #28]	@ (800d7ac <geometry_msgs__msg__Twist__get_type_description+0x28>)
 800d78e:	bd10      	pop	{r4, pc}
 800d790:	f000 f86c 	bl	800d86c <geometry_msgs__msg__Vector3__get_type_description>
 800d794:	300c      	adds	r0, #12
 800d796:	c807      	ldmia	r0, {r0, r1, r2}
 800d798:	4b05      	ldr	r3, [pc, #20]	@ (800d7b0 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 800d79a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d79e:	2301      	movs	r3, #1
 800d7a0:	4802      	ldr	r0, [pc, #8]	@ (800d7ac <geometry_msgs__msg__Twist__get_type_description+0x28>)
 800d7a2:	7023      	strb	r3, [r4, #0]
 800d7a4:	bd10      	pop	{r4, pc}
 800d7a6:	bf00      	nop
 800d7a8:	20010c59 	.word	0x20010c59
 800d7ac:	0801d1e4 	.word	0x0801d1e4
 800d7b0:	20000650 	.word	0x20000650

0800d7b4 <geometry_msgs__msg__Twist__get_individual_type_description_source>:
 800d7b4:	4800      	ldr	r0, [pc, #0]	@ (800d7b8 <geometry_msgs__msg__Twist__get_individual_type_description_source+0x4>)
 800d7b6:	4770      	bx	lr
 800d7b8:	0801d1c0 	.word	0x0801d1c0

0800d7bc <geometry_msgs__msg__Twist__get_type_description_sources>:
 800d7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7be:	4e0f      	ldr	r6, [pc, #60]	@ (800d7fc <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 800d7c0:	7837      	ldrb	r7, [r6, #0]
 800d7c2:	b10f      	cbz	r7, 800d7c8 <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 800d7c4:	480e      	ldr	r0, [pc, #56]	@ (800d800 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 800d7c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7c8:	4d0e      	ldr	r5, [pc, #56]	@ (800d804 <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 800d7ca:	4c0f      	ldr	r4, [pc, #60]	@ (800d808 <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 800d7cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d7ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d7d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d7d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d7d4:	682b      	ldr	r3, [r5, #0]
 800d7d6:	f844 3b04 	str.w	r3, [r4], #4
 800d7da:	4638      	mov	r0, r7
 800d7dc:	f000 f852 	bl	800d884 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	4684      	mov	ip, r0
 800d7e4:	7033      	strb	r3, [r6, #0]
 800d7e6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d7ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d7ec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d7f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d7f2:	f8dc 3000 	ldr.w	r3, [ip]
 800d7f6:	4802      	ldr	r0, [pc, #8]	@ (800d800 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 800d7f8:	6023      	str	r3, [r4, #0]
 800d7fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7fc:	20010c58 	.word	0x20010c58
 800d800:	0801d1b4 	.word	0x0801d1b4
 800d804:	0801d1c0 	.word	0x0801d1c0
 800d808:	20010c10 	.word	0x20010c10

0800d80c <geometry_msgs__msg__Twist__init>:
 800d80c:	b1d8      	cbz	r0, 800d846 <geometry_msgs__msg__Twist__init+0x3a>
 800d80e:	b538      	push	{r3, r4, r5, lr}
 800d810:	4604      	mov	r4, r0
 800d812:	f000 f857 	bl	800d8c4 <geometry_msgs__msg__Vector3__init>
 800d816:	b130      	cbz	r0, 800d826 <geometry_msgs__msg__Twist__init+0x1a>
 800d818:	f104 0518 	add.w	r5, r4, #24
 800d81c:	4628      	mov	r0, r5
 800d81e:	f000 f851 	bl	800d8c4 <geometry_msgs__msg__Vector3__init>
 800d822:	b148      	cbz	r0, 800d838 <geometry_msgs__msg__Twist__init+0x2c>
 800d824:	bd38      	pop	{r3, r4, r5, pc}
 800d826:	4620      	mov	r0, r4
 800d828:	f000 f850 	bl	800d8cc <geometry_msgs__msg__Vector3__fini>
 800d82c:	f104 0018 	add.w	r0, r4, #24
 800d830:	f000 f84c 	bl	800d8cc <geometry_msgs__msg__Vector3__fini>
 800d834:	2000      	movs	r0, #0
 800d836:	bd38      	pop	{r3, r4, r5, pc}
 800d838:	4620      	mov	r0, r4
 800d83a:	f000 f847 	bl	800d8cc <geometry_msgs__msg__Vector3__fini>
 800d83e:	4628      	mov	r0, r5
 800d840:	f000 f844 	bl	800d8cc <geometry_msgs__msg__Vector3__fini>
 800d844:	e7f6      	b.n	800d834 <geometry_msgs__msg__Twist__init+0x28>
 800d846:	2000      	movs	r0, #0
 800d848:	4770      	bx	lr
 800d84a:	bf00      	nop

0800d84c <geometry_msgs__msg__Twist__fini>:
 800d84c:	b148      	cbz	r0, 800d862 <geometry_msgs__msg__Twist__fini+0x16>
 800d84e:	b510      	push	{r4, lr}
 800d850:	4604      	mov	r4, r0
 800d852:	f000 f83b 	bl	800d8cc <geometry_msgs__msg__Vector3__fini>
 800d856:	f104 0018 	add.w	r0, r4, #24
 800d85a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d85e:	f000 b835 	b.w	800d8cc <geometry_msgs__msg__Vector3__fini>
 800d862:	4770      	bx	lr

0800d864 <geometry_msgs__msg__Vector3__get_type_hash>:
 800d864:	4800      	ldr	r0, [pc, #0]	@ (800d868 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 800d866:	4770      	bx	lr
 800d868:	20000734 	.word	0x20000734

0800d86c <geometry_msgs__msg__Vector3__get_type_description>:
 800d86c:	4b03      	ldr	r3, [pc, #12]	@ (800d87c <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 800d86e:	781a      	ldrb	r2, [r3, #0]
 800d870:	b90a      	cbnz	r2, 800d876 <geometry_msgs__msg__Vector3__get_type_description+0xa>
 800d872:	2201      	movs	r2, #1
 800d874:	701a      	strb	r2, [r3, #0]
 800d876:	4802      	ldr	r0, [pc, #8]	@ (800d880 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 800d878:	4770      	bx	lr
 800d87a:	bf00      	nop
 800d87c:	20010c81 	.word	0x20010c81
 800d880:	0801d238 	.word	0x0801d238

0800d884 <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 800d884:	4800      	ldr	r0, [pc, #0]	@ (800d888 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 800d886:	4770      	bx	lr
 800d888:	0801d214 	.word	0x0801d214

0800d88c <geometry_msgs__msg__Vector3__get_type_description_sources>:
 800d88c:	4b09      	ldr	r3, [pc, #36]	@ (800d8b4 <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 800d88e:	781a      	ldrb	r2, [r3, #0]
 800d890:	b96a      	cbnz	r2, 800d8ae <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 800d892:	b430      	push	{r4, r5}
 800d894:	4d08      	ldr	r5, [pc, #32]	@ (800d8b8 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 800d896:	4c09      	ldr	r4, [pc, #36]	@ (800d8bc <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 800d898:	2201      	movs	r2, #1
 800d89a:	701a      	strb	r2, [r3, #0]
 800d89c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d89e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d8a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d8a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d8a4:	682b      	ldr	r3, [r5, #0]
 800d8a6:	4806      	ldr	r0, [pc, #24]	@ (800d8c0 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 800d8a8:	6023      	str	r3, [r4, #0]
 800d8aa:	bc30      	pop	{r4, r5}
 800d8ac:	4770      	bx	lr
 800d8ae:	4804      	ldr	r0, [pc, #16]	@ (800d8c0 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 800d8b0:	4770      	bx	lr
 800d8b2:	bf00      	nop
 800d8b4:	20010c80 	.word	0x20010c80
 800d8b8:	0801d214 	.word	0x0801d214
 800d8bc:	20010c5c 	.word	0x20010c5c
 800d8c0:	0801d208 	.word	0x0801d208

0800d8c4 <geometry_msgs__msg__Vector3__init>:
 800d8c4:	3800      	subs	r0, #0
 800d8c6:	bf18      	it	ne
 800d8c8:	2001      	movne	r0, #1
 800d8ca:	4770      	bx	lr

0800d8cc <geometry_msgs__msg__Vector3__fini>:
 800d8cc:	4770      	bx	lr
 800d8ce:	bf00      	nop

0800d8d0 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 800d8d0:	2024      	movs	r0, #36	@ 0x24
 800d8d2:	4770      	bx	lr

0800d8d4 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 800d8d4:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d8d8:	4770      	bx	lr
 800d8da:	bf00      	nop

0800d8dc <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 800d8dc:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d8e0:	e9d0 0100 	ldrd	r0, r1, [r0]
 800d8e4:	e9c2 0100 	strd	r0, r1, [r2]
 800d8e8:	4770      	bx	lr
 800d8ea:	bf00      	nop

0800d8ec <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 800d8ec:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d8f0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d8f4:	e9c0 2300 	strd	r2, r3, [r0]
 800d8f8:	4770      	bx	lr
 800d8fa:	bf00      	nop

0800d8fc <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 800d8fc:	f008 bcf0 	b.w	80162e0 <geometry_msgs__msg__PoseWithCovariance__init>

0800d900 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 800d900:	f008 bcfc 	b.w	80162fc <geometry_msgs__msg__PoseWithCovariance__fini>

0800d904 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 800d904:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d908:	4770      	bx	lr
 800d90a:	bf00      	nop

0800d90c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 800d90c:	b508      	push	{r3, lr}
 800d90e:	f008 fed3 	bl	80166b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 800d912:	4b06      	ldr	r3, [pc, #24]	@ (800d92c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 800d914:	4906      	ldr	r1, [pc, #24]	@ (800d930 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 800d916:	681a      	ldr	r2, [r3, #0]
 800d918:	60c8      	str	r0, [r1, #12]
 800d91a:	b10a      	cbz	r2, 800d920 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 800d91c:	4803      	ldr	r0, [pc, #12]	@ (800d92c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 800d91e:	bd08      	pop	{r3, pc}
 800d920:	4a04      	ldr	r2, [pc, #16]	@ (800d934 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 800d922:	4802      	ldr	r0, [pc, #8]	@ (800d92c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 800d924:	6812      	ldr	r2, [r2, #0]
 800d926:	601a      	str	r2, [r3, #0]
 800d928:	bd08      	pop	{r3, pc}
 800d92a:	bf00      	nop
 800d92c:	20000958 	.word	0x20000958
 800d930:	20000970 	.word	0x20000970
 800d934:	20000374 	.word	0x20000374

0800d938 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_init_function>:
 800d938:	f7ff be30 	b.w	800d59c <geometry_msgs__msg__TransformStamped__init>

0800d93c <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_fini_function>:
 800d93c:	f7ff be66 	b.w	800d60c <geometry_msgs__msg__TransformStamped__fini>

0800d940 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 800d940:	b510      	push	{r4, lr}
 800d942:	f7ff fbf7 	bl	800d134 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800d946:	4c08      	ldr	r4, [pc, #32]	@ (800d968 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x28>)
 800d948:	60e0      	str	r0, [r4, #12]
 800d94a:	f008 fee3 	bl	8016714 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 800d94e:	4b07      	ldr	r3, [pc, #28]	@ (800d96c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 800d950:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800d954:	681a      	ldr	r2, [r3, #0]
 800d956:	b10a      	cbz	r2, 800d95c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x1c>
 800d958:	4804      	ldr	r0, [pc, #16]	@ (800d96c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 800d95a:	bd10      	pop	{r4, pc}
 800d95c:	4a04      	ldr	r2, [pc, #16]	@ (800d970 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x30>)
 800d95e:	4803      	ldr	r0, [pc, #12]	@ (800d96c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 800d960:	6812      	ldr	r2, [r2, #0]
 800d962:	601a      	str	r2, [r3, #0]
 800d964:	bd10      	pop	{r4, pc}
 800d966:	bf00      	nop
 800d968:	20000a00 	.word	0x20000a00
 800d96c:	200009e8 	.word	0x200009e8
 800d970:	20000374 	.word	0x20000374

0800d974 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 800d974:	2024      	movs	r0, #36	@ 0x24
 800d976:	4770      	bx	lr

0800d978 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 800d978:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d97c:	4770      	bx	lr
 800d97e:	bf00      	nop

0800d980 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 800d980:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d984:	e9d0 0100 	ldrd	r0, r1, [r0]
 800d988:	e9c2 0100 	strd	r0, r1, [r2]
 800d98c:	4770      	bx	lr
 800d98e:	bf00      	nop

0800d990 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 800d990:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d994:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d998:	e9c0 2300 	strd	r2, r3, [r0]
 800d99c:	4770      	bx	lr
 800d99e:	bf00      	nop

0800d9a0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 800d9a0:	f008 be74 	b.w	801668c <geometry_msgs__msg__TwistWithCovariance__init>

0800d9a4 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 800d9a4:	f008 be80 	b.w	80166a8 <geometry_msgs__msg__TwistWithCovariance__fini>

0800d9a8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 800d9a8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d9ac:	4770      	bx	lr
 800d9ae:	bf00      	nop

0800d9b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 800d9b0:	b508      	push	{r3, lr}
 800d9b2:	f7fb ffb5 	bl	8009920 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 800d9b6:	4b06      	ldr	r3, [pc, #24]	@ (800d9d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 800d9b8:	4906      	ldr	r1, [pc, #24]	@ (800d9d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 800d9ba:	681a      	ldr	r2, [r3, #0]
 800d9bc:	60c8      	str	r0, [r1, #12]
 800d9be:	b10a      	cbz	r2, 800d9c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 800d9c0:	4803      	ldr	r0, [pc, #12]	@ (800d9d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 800d9c2:	bd08      	pop	{r3, pc}
 800d9c4:	4a04      	ldr	r2, [pc, #16]	@ (800d9d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 800d9c6:	4802      	ldr	r0, [pc, #8]	@ (800d9d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 800d9c8:	6812      	ldr	r2, [r2, #0]
 800d9ca:	601a      	str	r2, [r3, #0]
 800d9cc:	bd08      	pop	{r3, pc}
 800d9ce:	bf00      	nop
 800d9d0:	20000ab4 	.word	0x20000ab4
 800d9d4:	20000acc 	.word	0x20000acc
 800d9d8:	20000374 	.word	0x20000374

0800d9dc <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 800d9dc:	b538      	push	{r3, r4, r5, lr}
 800d9de:	b158      	cbz	r0, 800d9f8 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 800d9e0:	460d      	mov	r5, r1
 800d9e2:	f008 feaf 	bl	8016744 <get_serialized_size_geometry_msgs__msg__Pose>
 800d9e6:	182c      	adds	r4, r5, r0
 800d9e8:	2108      	movs	r1, #8
 800d9ea:	4620      	mov	r0, r4
 800d9ec:	f7fd fbb4 	bl	800b158 <ucdr_alignment>
 800d9f0:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 800d9f4:	4405      	add	r5, r0
 800d9f6:	1928      	adds	r0, r5, r4
 800d9f8:	bd38      	pop	{r3, r4, r5, pc}
 800d9fa:	bf00      	nop

0800d9fc <_PoseWithCovariance__cdr_deserialize>:
 800d9fc:	b538      	push	{r3, r4, r5, lr}
 800d9fe:	460c      	mov	r4, r1
 800da00:	b179      	cbz	r1, 800da22 <_PoseWithCovariance__cdr_deserialize+0x26>
 800da02:	4605      	mov	r5, r0
 800da04:	f008 ff0a 	bl	801681c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 800da08:	6843      	ldr	r3, [r0, #4]
 800da0a:	4621      	mov	r1, r4
 800da0c:	68db      	ldr	r3, [r3, #12]
 800da0e:	4628      	mov	r0, r5
 800da10:	4798      	blx	r3
 800da12:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 800da16:	4628      	mov	r0, r5
 800da18:	2224      	movs	r2, #36	@ 0x24
 800da1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da1e:	f000 badf 	b.w	800dfe0 <ucdr_deserialize_array_double>
 800da22:	4608      	mov	r0, r1
 800da24:	bd38      	pop	{r3, r4, r5, pc}
 800da26:	bf00      	nop

0800da28 <_PoseWithCovariance__cdr_serialize>:
 800da28:	b188      	cbz	r0, 800da4e <_PoseWithCovariance__cdr_serialize+0x26>
 800da2a:	b538      	push	{r3, r4, r5, lr}
 800da2c:	460d      	mov	r5, r1
 800da2e:	4604      	mov	r4, r0
 800da30:	f008 fef4 	bl	801681c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 800da34:	6843      	ldr	r3, [r0, #4]
 800da36:	4629      	mov	r1, r5
 800da38:	689b      	ldr	r3, [r3, #8]
 800da3a:	4620      	mov	r0, r4
 800da3c:	4798      	blx	r3
 800da3e:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 800da42:	4628      	mov	r0, r5
 800da44:	2224      	movs	r2, #36	@ 0x24
 800da46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da4a:	f000 ba75 	b.w	800df38 <ucdr_serialize_array_double>
 800da4e:	4770      	bx	lr

0800da50 <_PoseWithCovariance__get_serialized_size>:
 800da50:	b158      	cbz	r0, 800da6a <_PoseWithCovariance__get_serialized_size+0x1a>
 800da52:	b510      	push	{r4, lr}
 800da54:	2100      	movs	r1, #0
 800da56:	f008 fe75 	bl	8016744 <get_serialized_size_geometry_msgs__msg__Pose>
 800da5a:	2108      	movs	r1, #8
 800da5c:	4604      	mov	r4, r0
 800da5e:	f7fd fb7b 	bl	800b158 <ucdr_alignment>
 800da62:	4420      	add	r0, r4
 800da64:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800da68:	bd10      	pop	{r4, pc}
 800da6a:	4770      	bx	lr

0800da6c <_PoseWithCovariance__max_serialized_size>:
 800da6c:	b510      	push	{r4, lr}
 800da6e:	b082      	sub	sp, #8
 800da70:	2301      	movs	r3, #1
 800da72:	2100      	movs	r1, #0
 800da74:	f10d 0007 	add.w	r0, sp, #7
 800da78:	f88d 3007 	strb.w	r3, [sp, #7]
 800da7c:	f008 fec0 	bl	8016800 <max_serialized_size_geometry_msgs__msg__Pose>
 800da80:	2108      	movs	r1, #8
 800da82:	4604      	mov	r4, r0
 800da84:	f7fd fb68 	bl	800b158 <ucdr_alignment>
 800da88:	4420      	add	r0, r4
 800da8a:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800da8e:	b002      	add	sp, #8
 800da90:	bd10      	pop	{r4, pc}
 800da92:	bf00      	nop

0800da94 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 800da94:	b538      	push	{r3, r4, r5, lr}
 800da96:	2301      	movs	r3, #1
 800da98:	7003      	strb	r3, [r0, #0]
 800da9a:	460c      	mov	r4, r1
 800da9c:	f008 feb0 	bl	8016800 <max_serialized_size_geometry_msgs__msg__Pose>
 800daa0:	1825      	adds	r5, r4, r0
 800daa2:	2108      	movs	r1, #8
 800daa4:	4628      	mov	r0, r5
 800daa6:	f7fd fb57 	bl	800b158 <ucdr_alignment>
 800daaa:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 800daae:	4420      	add	r0, r4
 800dab0:	4428      	add	r0, r5
 800dab2:	bd38      	pop	{r3, r4, r5, pc}

0800dab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 800dab4:	4800      	ldr	r0, [pc, #0]	@ (800dab8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 800dab6:	4770      	bx	lr
 800dab8:	20000b44 	.word	0x20000b44

0800dabc <get_serialized_size_geometry_msgs__msg__TransformStamped>:
 800dabc:	b570      	push	{r4, r5, r6, lr}
 800dabe:	4604      	mov	r4, r0
 800dac0:	b198      	cbz	r0, 800daea <get_serialized_size_geometry_msgs__msg__TransformStamped+0x2e>
 800dac2:	460d      	mov	r5, r1
 800dac4:	f7ff fb5a 	bl	800d17c <get_serialized_size_std_msgs__msg__Header>
 800dac8:	182e      	adds	r6, r5, r0
 800daca:	2104      	movs	r1, #4
 800dacc:	4630      	mov	r0, r6
 800dace:	f7fd fb43 	bl	800b158 <ucdr_alignment>
 800dad2:	69a3      	ldr	r3, [r4, #24]
 800dad4:	4602      	mov	r2, r0
 800dad6:	f104 0020 	add.w	r0, r4, #32
 800dada:	1d5c      	adds	r4, r3, #5
 800dadc:	4414      	add	r4, r2
 800dade:	4434      	add	r4, r6
 800dae0:	4621      	mov	r1, r4
 800dae2:	f008 ff57 	bl	8016994 <get_serialized_size_geometry_msgs__msg__Transform>
 800dae6:	1b40      	subs	r0, r0, r5
 800dae8:	4420      	add	r0, r4
 800daea:	bd70      	pop	{r4, r5, r6, pc}

0800daec <_TransformStamped__cdr_deserialize>:
 800daec:	b570      	push	{r4, r5, r6, lr}
 800daee:	460c      	mov	r4, r1
 800daf0:	b082      	sub	sp, #8
 800daf2:	b309      	cbz	r1, 800db38 <_TransformStamped__cdr_deserialize+0x4c>
 800daf4:	4605      	mov	r5, r0
 800daf6:	f7ff fbc3 	bl	800d280 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800dafa:	6843      	ldr	r3, [r0, #4]
 800dafc:	4621      	mov	r1, r4
 800dafe:	68db      	ldr	r3, [r3, #12]
 800db00:	4628      	mov	r0, r5
 800db02:	4798      	blx	r3
 800db04:	69e6      	ldr	r6, [r4, #28]
 800db06:	6961      	ldr	r1, [r4, #20]
 800db08:	ab01      	add	r3, sp, #4
 800db0a:	4632      	mov	r2, r6
 800db0c:	4628      	mov	r0, r5
 800db0e:	f000 facf 	bl	800e0b0 <ucdr_deserialize_sequence_char>
 800db12:	9b01      	ldr	r3, [sp, #4]
 800db14:	b960      	cbnz	r0, 800db30 <_TransformStamped__cdr_deserialize+0x44>
 800db16:	429e      	cmp	r6, r3
 800db18:	d311      	bcc.n	800db3e <_TransformStamped__cdr_deserialize+0x52>
 800db1a:	f008 ffa7 	bl	8016a6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 800db1e:	6843      	ldr	r3, [r0, #4]
 800db20:	68db      	ldr	r3, [r3, #12]
 800db22:	f104 0120 	add.w	r1, r4, #32
 800db26:	4628      	mov	r0, r5
 800db28:	b002      	add	sp, #8
 800db2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800db2e:	4718      	bx	r3
 800db30:	b103      	cbz	r3, 800db34 <_TransformStamped__cdr_deserialize+0x48>
 800db32:	3b01      	subs	r3, #1
 800db34:	61a3      	str	r3, [r4, #24]
 800db36:	e7f0      	b.n	800db1a <_TransformStamped__cdr_deserialize+0x2e>
 800db38:	4608      	mov	r0, r1
 800db3a:	b002      	add	sp, #8
 800db3c:	bd70      	pop	{r4, r5, r6, pc}
 800db3e:	2101      	movs	r1, #1
 800db40:	75a8      	strb	r0, [r5, #22]
 800db42:	7569      	strb	r1, [r5, #21]
 800db44:	61a0      	str	r0, [r4, #24]
 800db46:	4628      	mov	r0, r5
 800db48:	f7fd fb1c 	bl	800b184 <ucdr_align_to>
 800db4c:	9901      	ldr	r1, [sp, #4]
 800db4e:	4628      	mov	r0, r5
 800db50:	f7fd fb4e 	bl	800b1f0 <ucdr_advance_buffer>
 800db54:	e7e1      	b.n	800db1a <_TransformStamped__cdr_deserialize+0x2e>
 800db56:	bf00      	nop

0800db58 <_TransformStamped__cdr_serialize>:
 800db58:	b308      	cbz	r0, 800db9e <_TransformStamped__cdr_serialize+0x46>
 800db5a:	b570      	push	{r4, r5, r6, lr}
 800db5c:	4604      	mov	r4, r0
 800db5e:	460e      	mov	r6, r1
 800db60:	f7ff fb8e 	bl	800d280 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800db64:	6843      	ldr	r3, [r0, #4]
 800db66:	4631      	mov	r1, r6
 800db68:	689b      	ldr	r3, [r3, #8]
 800db6a:	4620      	mov	r0, r4
 800db6c:	4798      	blx	r3
 800db6e:	6965      	ldr	r5, [r4, #20]
 800db70:	b195      	cbz	r5, 800db98 <_TransformStamped__cdr_serialize+0x40>
 800db72:	4628      	mov	r0, r5
 800db74:	f7f2 fb94 	bl	80002a0 <strlen>
 800db78:	1c42      	adds	r2, r0, #1
 800db7a:	4629      	mov	r1, r5
 800db7c:	61a0      	str	r0, [r4, #24]
 800db7e:	4630      	mov	r0, r6
 800db80:	f000 fa84 	bl	800e08c <ucdr_serialize_sequence_char>
 800db84:	f008 ff72 	bl	8016a6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 800db88:	6843      	ldr	r3, [r0, #4]
 800db8a:	4631      	mov	r1, r6
 800db8c:	f104 0020 	add.w	r0, r4, #32
 800db90:	689b      	ldr	r3, [r3, #8]
 800db92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800db96:	4718      	bx	r3
 800db98:	462a      	mov	r2, r5
 800db9a:	4628      	mov	r0, r5
 800db9c:	e7ed      	b.n	800db7a <_TransformStamped__cdr_serialize+0x22>
 800db9e:	4770      	bx	lr

0800dba0 <_TransformStamped__max_serialized_size>:
 800dba0:	b510      	push	{r4, lr}
 800dba2:	b082      	sub	sp, #8
 800dba4:	2301      	movs	r3, #1
 800dba6:	2100      	movs	r1, #0
 800dba8:	f10d 0007 	add.w	r0, sp, #7
 800dbac:	f88d 3007 	strb.w	r3, [sp, #7]
 800dbb0:	f7ff fb5c 	bl	800d26c <max_serialized_size_std_msgs__msg__Header>
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	4604      	mov	r4, r0
 800dbb8:	4601      	mov	r1, r0
 800dbba:	f10d 0007 	add.w	r0, sp, #7
 800dbbe:	f88d 3007 	strb.w	r3, [sp, #7]
 800dbc2:	f008 ff45 	bl	8016a50 <max_serialized_size_geometry_msgs__msg__Transform>
 800dbc6:	4420      	add	r0, r4
 800dbc8:	b002      	add	sp, #8
 800dbca:	bd10      	pop	{r4, pc}

0800dbcc <_TransformStamped__get_serialized_size>:
 800dbcc:	b538      	push	{r3, r4, r5, lr}
 800dbce:	4604      	mov	r4, r0
 800dbd0:	b188      	cbz	r0, 800dbf6 <_TransformStamped__get_serialized_size+0x2a>
 800dbd2:	2100      	movs	r1, #0
 800dbd4:	f7ff fad2 	bl	800d17c <get_serialized_size_std_msgs__msg__Header>
 800dbd8:	2104      	movs	r1, #4
 800dbda:	4605      	mov	r5, r0
 800dbdc:	f7fd fabc 	bl	800b158 <ucdr_alignment>
 800dbe0:	69a1      	ldr	r1, [r4, #24]
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	f104 0020 	add.w	r0, r4, #32
 800dbe8:	1d4c      	adds	r4, r1, #5
 800dbea:	442c      	add	r4, r5
 800dbec:	441c      	add	r4, r3
 800dbee:	4621      	mov	r1, r4
 800dbf0:	f008 fed0 	bl	8016994 <get_serialized_size_geometry_msgs__msg__Transform>
 800dbf4:	4420      	add	r0, r4
 800dbf6:	bd38      	pop	{r3, r4, r5, pc}

0800dbf8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 800dbf8:	4800      	ldr	r0, [pc, #0]	@ (800dbfc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x4>)
 800dbfa:	4770      	bx	lr
 800dbfc:	20000b78 	.word	0x20000b78

0800dc00 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 800dc00:	b538      	push	{r3, r4, r5, lr}
 800dc02:	b158      	cbz	r0, 800dc1c <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 800dc04:	460d      	mov	r5, r1
 800dc06:	f7fb feb5 	bl	8009974 <get_serialized_size_geometry_msgs__msg__Twist>
 800dc0a:	182c      	adds	r4, r5, r0
 800dc0c:	2108      	movs	r1, #8
 800dc0e:	4620      	mov	r0, r4
 800dc10:	f7fd faa2 	bl	800b158 <ucdr_alignment>
 800dc14:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 800dc18:	4405      	add	r5, r0
 800dc1a:	1928      	adds	r0, r5, r4
 800dc1c:	bd38      	pop	{r3, r4, r5, pc}
 800dc1e:	bf00      	nop

0800dc20 <_TwistWithCovariance__cdr_deserialize>:
 800dc20:	b538      	push	{r3, r4, r5, lr}
 800dc22:	460c      	mov	r4, r1
 800dc24:	b179      	cbz	r1, 800dc46 <_TwistWithCovariance__cdr_deserialize+0x26>
 800dc26:	4605      	mov	r5, r0
 800dc28:	f7fb ff10 	bl	8009a4c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 800dc2c:	6843      	ldr	r3, [r0, #4]
 800dc2e:	4621      	mov	r1, r4
 800dc30:	68db      	ldr	r3, [r3, #12]
 800dc32:	4628      	mov	r0, r5
 800dc34:	4798      	blx	r3
 800dc36:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800dc3a:	4628      	mov	r0, r5
 800dc3c:	2224      	movs	r2, #36	@ 0x24
 800dc3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc42:	f000 b9cd 	b.w	800dfe0 <ucdr_deserialize_array_double>
 800dc46:	4608      	mov	r0, r1
 800dc48:	bd38      	pop	{r3, r4, r5, pc}
 800dc4a:	bf00      	nop

0800dc4c <_TwistWithCovariance__cdr_serialize>:
 800dc4c:	b188      	cbz	r0, 800dc72 <_TwistWithCovariance__cdr_serialize+0x26>
 800dc4e:	b538      	push	{r3, r4, r5, lr}
 800dc50:	460d      	mov	r5, r1
 800dc52:	4604      	mov	r4, r0
 800dc54:	f7fb fefa 	bl	8009a4c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 800dc58:	6843      	ldr	r3, [r0, #4]
 800dc5a:	4629      	mov	r1, r5
 800dc5c:	689b      	ldr	r3, [r3, #8]
 800dc5e:	4620      	mov	r0, r4
 800dc60:	4798      	blx	r3
 800dc62:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800dc66:	4628      	mov	r0, r5
 800dc68:	2224      	movs	r2, #36	@ 0x24
 800dc6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc6e:	f000 b963 	b.w	800df38 <ucdr_serialize_array_double>
 800dc72:	4770      	bx	lr

0800dc74 <_TwistWithCovariance__get_serialized_size>:
 800dc74:	b158      	cbz	r0, 800dc8e <_TwistWithCovariance__get_serialized_size+0x1a>
 800dc76:	b510      	push	{r4, lr}
 800dc78:	2100      	movs	r1, #0
 800dc7a:	f7fb fe7b 	bl	8009974 <get_serialized_size_geometry_msgs__msg__Twist>
 800dc7e:	2108      	movs	r1, #8
 800dc80:	4604      	mov	r4, r0
 800dc82:	f7fd fa69 	bl	800b158 <ucdr_alignment>
 800dc86:	4420      	add	r0, r4
 800dc88:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800dc8c:	bd10      	pop	{r4, pc}
 800dc8e:	4770      	bx	lr

0800dc90 <_TwistWithCovariance__max_serialized_size>:
 800dc90:	b510      	push	{r4, lr}
 800dc92:	b082      	sub	sp, #8
 800dc94:	2301      	movs	r3, #1
 800dc96:	2100      	movs	r1, #0
 800dc98:	f10d 0007 	add.w	r0, sp, #7
 800dc9c:	f88d 3007 	strb.w	r3, [sp, #7]
 800dca0:	f7fb fec6 	bl	8009a30 <max_serialized_size_geometry_msgs__msg__Twist>
 800dca4:	2108      	movs	r1, #8
 800dca6:	4604      	mov	r4, r0
 800dca8:	f7fd fa56 	bl	800b158 <ucdr_alignment>
 800dcac:	4420      	add	r0, r4
 800dcae:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800dcb2:	b002      	add	sp, #8
 800dcb4:	bd10      	pop	{r4, pc}
 800dcb6:	bf00      	nop

0800dcb8 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 800dcb8:	b538      	push	{r3, r4, r5, lr}
 800dcba:	2301      	movs	r3, #1
 800dcbc:	7003      	strb	r3, [r0, #0]
 800dcbe:	460c      	mov	r4, r1
 800dcc0:	f7fb feb6 	bl	8009a30 <max_serialized_size_geometry_msgs__msg__Twist>
 800dcc4:	1825      	adds	r5, r4, r0
 800dcc6:	2108      	movs	r1, #8
 800dcc8:	4628      	mov	r0, r5
 800dcca:	f7fd fa45 	bl	800b158 <ucdr_alignment>
 800dcce:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 800dcd2:	4420      	add	r0, r4
 800dcd4:	4428      	add	r0, r5
 800dcd6:	bd38      	pop	{r3, r4, r5, pc}

0800dcd8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 800dcd8:	4800      	ldr	r0, [pc, #0]	@ (800dcdc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 800dcda:	4770      	bx	lr
 800dcdc:	20000bac 	.word	0x20000bac

0800dce0 <ucdr_serialize_endian_array_char>:
 800dce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dce4:	4619      	mov	r1, r3
 800dce6:	461f      	mov	r7, r3
 800dce8:	4605      	mov	r5, r0
 800dcea:	4690      	mov	r8, r2
 800dcec:	f7fd f9dc 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800dcf0:	b9e0      	cbnz	r0, 800dd2c <ucdr_serialize_endian_array_char+0x4c>
 800dcf2:	463e      	mov	r6, r7
 800dcf4:	e009      	b.n	800dd0a <ucdr_serialize_endian_array_char+0x2a>
 800dcf6:	68a8      	ldr	r0, [r5, #8]
 800dcf8:	f00c f8af 	bl	8019e5a <memcpy>
 800dcfc:	68ab      	ldr	r3, [r5, #8]
 800dcfe:	6928      	ldr	r0, [r5, #16]
 800dd00:	4423      	add	r3, r4
 800dd02:	4420      	add	r0, r4
 800dd04:	1b36      	subs	r6, r6, r4
 800dd06:	60ab      	str	r3, [r5, #8]
 800dd08:	6128      	str	r0, [r5, #16]
 800dd0a:	2201      	movs	r2, #1
 800dd0c:	4631      	mov	r1, r6
 800dd0e:	4628      	mov	r0, r5
 800dd10:	f7fd fa52 	bl	800b1b8 <ucdr_check_final_buffer_behavior_array>
 800dd14:	1bb9      	subs	r1, r7, r6
 800dd16:	4604      	mov	r4, r0
 800dd18:	4602      	mov	r2, r0
 800dd1a:	4441      	add	r1, r8
 800dd1c:	2800      	cmp	r0, #0
 800dd1e:	d1ea      	bne.n	800dcf6 <ucdr_serialize_endian_array_char+0x16>
 800dd20:	2301      	movs	r3, #1
 800dd22:	7da8      	ldrb	r0, [r5, #22]
 800dd24:	756b      	strb	r3, [r5, #21]
 800dd26:	4058      	eors	r0, r3
 800dd28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd2c:	463a      	mov	r2, r7
 800dd2e:	68a8      	ldr	r0, [r5, #8]
 800dd30:	4641      	mov	r1, r8
 800dd32:	f00c f892 	bl	8019e5a <memcpy>
 800dd36:	68aa      	ldr	r2, [r5, #8]
 800dd38:	692b      	ldr	r3, [r5, #16]
 800dd3a:	443a      	add	r2, r7
 800dd3c:	443b      	add	r3, r7
 800dd3e:	60aa      	str	r2, [r5, #8]
 800dd40:	612b      	str	r3, [r5, #16]
 800dd42:	e7ed      	b.n	800dd20 <ucdr_serialize_endian_array_char+0x40>

0800dd44 <ucdr_deserialize_endian_array_char>:
 800dd44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd48:	4619      	mov	r1, r3
 800dd4a:	461f      	mov	r7, r3
 800dd4c:	4605      	mov	r5, r0
 800dd4e:	4690      	mov	r8, r2
 800dd50:	f7fd f9aa 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800dd54:	b9e0      	cbnz	r0, 800dd90 <ucdr_deserialize_endian_array_char+0x4c>
 800dd56:	463e      	mov	r6, r7
 800dd58:	e009      	b.n	800dd6e <ucdr_deserialize_endian_array_char+0x2a>
 800dd5a:	68a9      	ldr	r1, [r5, #8]
 800dd5c:	f00c f87d 	bl	8019e5a <memcpy>
 800dd60:	68aa      	ldr	r2, [r5, #8]
 800dd62:	692b      	ldr	r3, [r5, #16]
 800dd64:	4422      	add	r2, r4
 800dd66:	4423      	add	r3, r4
 800dd68:	1b36      	subs	r6, r6, r4
 800dd6a:	60aa      	str	r2, [r5, #8]
 800dd6c:	612b      	str	r3, [r5, #16]
 800dd6e:	2201      	movs	r2, #1
 800dd70:	4631      	mov	r1, r6
 800dd72:	4628      	mov	r0, r5
 800dd74:	f7fd fa20 	bl	800b1b8 <ucdr_check_final_buffer_behavior_array>
 800dd78:	4604      	mov	r4, r0
 800dd7a:	1bb8      	subs	r0, r7, r6
 800dd7c:	4622      	mov	r2, r4
 800dd7e:	4440      	add	r0, r8
 800dd80:	2c00      	cmp	r4, #0
 800dd82:	d1ea      	bne.n	800dd5a <ucdr_deserialize_endian_array_char+0x16>
 800dd84:	2301      	movs	r3, #1
 800dd86:	7da8      	ldrb	r0, [r5, #22]
 800dd88:	756b      	strb	r3, [r5, #21]
 800dd8a:	4058      	eors	r0, r3
 800dd8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd90:	463a      	mov	r2, r7
 800dd92:	68a9      	ldr	r1, [r5, #8]
 800dd94:	4640      	mov	r0, r8
 800dd96:	f00c f860 	bl	8019e5a <memcpy>
 800dd9a:	68aa      	ldr	r2, [r5, #8]
 800dd9c:	692b      	ldr	r3, [r5, #16]
 800dd9e:	443a      	add	r2, r7
 800dda0:	443b      	add	r3, r7
 800dda2:	60aa      	str	r2, [r5, #8]
 800dda4:	612b      	str	r3, [r5, #16]
 800dda6:	e7ed      	b.n	800dd84 <ucdr_deserialize_endian_array_char+0x40>

0800dda8 <ucdr_serialize_array_uint8_t>:
 800dda8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddac:	4688      	mov	r8, r1
 800ddae:	4611      	mov	r1, r2
 800ddb0:	4617      	mov	r7, r2
 800ddb2:	4605      	mov	r5, r0
 800ddb4:	f7fd f978 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800ddb8:	b9e0      	cbnz	r0, 800ddf4 <ucdr_serialize_array_uint8_t+0x4c>
 800ddba:	463e      	mov	r6, r7
 800ddbc:	e009      	b.n	800ddd2 <ucdr_serialize_array_uint8_t+0x2a>
 800ddbe:	68a8      	ldr	r0, [r5, #8]
 800ddc0:	f00c f84b 	bl	8019e5a <memcpy>
 800ddc4:	68aa      	ldr	r2, [r5, #8]
 800ddc6:	692b      	ldr	r3, [r5, #16]
 800ddc8:	4422      	add	r2, r4
 800ddca:	4423      	add	r3, r4
 800ddcc:	1b36      	subs	r6, r6, r4
 800ddce:	60aa      	str	r2, [r5, #8]
 800ddd0:	612b      	str	r3, [r5, #16]
 800ddd2:	2201      	movs	r2, #1
 800ddd4:	4631      	mov	r1, r6
 800ddd6:	4628      	mov	r0, r5
 800ddd8:	f7fd f9ee 	bl	800b1b8 <ucdr_check_final_buffer_behavior_array>
 800dddc:	1bb9      	subs	r1, r7, r6
 800ddde:	4604      	mov	r4, r0
 800dde0:	4602      	mov	r2, r0
 800dde2:	4441      	add	r1, r8
 800dde4:	2800      	cmp	r0, #0
 800dde6:	d1ea      	bne.n	800ddbe <ucdr_serialize_array_uint8_t+0x16>
 800dde8:	2301      	movs	r3, #1
 800ddea:	7da8      	ldrb	r0, [r5, #22]
 800ddec:	756b      	strb	r3, [r5, #21]
 800ddee:	4058      	eors	r0, r3
 800ddf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddf4:	463a      	mov	r2, r7
 800ddf6:	68a8      	ldr	r0, [r5, #8]
 800ddf8:	4641      	mov	r1, r8
 800ddfa:	f00c f82e 	bl	8019e5a <memcpy>
 800ddfe:	68aa      	ldr	r2, [r5, #8]
 800de00:	692b      	ldr	r3, [r5, #16]
 800de02:	443a      	add	r2, r7
 800de04:	443b      	add	r3, r7
 800de06:	60aa      	str	r2, [r5, #8]
 800de08:	612b      	str	r3, [r5, #16]
 800de0a:	e7ed      	b.n	800dde8 <ucdr_serialize_array_uint8_t+0x40>

0800de0c <ucdr_serialize_endian_array_uint8_t>:
 800de0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de10:	4619      	mov	r1, r3
 800de12:	461f      	mov	r7, r3
 800de14:	4605      	mov	r5, r0
 800de16:	4690      	mov	r8, r2
 800de18:	f7fd f946 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800de1c:	b9e0      	cbnz	r0, 800de58 <ucdr_serialize_endian_array_uint8_t+0x4c>
 800de1e:	463e      	mov	r6, r7
 800de20:	e009      	b.n	800de36 <ucdr_serialize_endian_array_uint8_t+0x2a>
 800de22:	68a8      	ldr	r0, [r5, #8]
 800de24:	f00c f819 	bl	8019e5a <memcpy>
 800de28:	68ab      	ldr	r3, [r5, #8]
 800de2a:	6928      	ldr	r0, [r5, #16]
 800de2c:	4423      	add	r3, r4
 800de2e:	4420      	add	r0, r4
 800de30:	1b36      	subs	r6, r6, r4
 800de32:	60ab      	str	r3, [r5, #8]
 800de34:	6128      	str	r0, [r5, #16]
 800de36:	2201      	movs	r2, #1
 800de38:	4631      	mov	r1, r6
 800de3a:	4628      	mov	r0, r5
 800de3c:	f7fd f9bc 	bl	800b1b8 <ucdr_check_final_buffer_behavior_array>
 800de40:	1bb9      	subs	r1, r7, r6
 800de42:	4604      	mov	r4, r0
 800de44:	4602      	mov	r2, r0
 800de46:	4441      	add	r1, r8
 800de48:	2800      	cmp	r0, #0
 800de4a:	d1ea      	bne.n	800de22 <ucdr_serialize_endian_array_uint8_t+0x16>
 800de4c:	2301      	movs	r3, #1
 800de4e:	7da8      	ldrb	r0, [r5, #22]
 800de50:	756b      	strb	r3, [r5, #21]
 800de52:	4058      	eors	r0, r3
 800de54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de58:	463a      	mov	r2, r7
 800de5a:	68a8      	ldr	r0, [r5, #8]
 800de5c:	4641      	mov	r1, r8
 800de5e:	f00b fffc 	bl	8019e5a <memcpy>
 800de62:	68aa      	ldr	r2, [r5, #8]
 800de64:	692b      	ldr	r3, [r5, #16]
 800de66:	443a      	add	r2, r7
 800de68:	443b      	add	r3, r7
 800de6a:	60aa      	str	r2, [r5, #8]
 800de6c:	612b      	str	r3, [r5, #16]
 800de6e:	e7ed      	b.n	800de4c <ucdr_serialize_endian_array_uint8_t+0x40>

0800de70 <ucdr_deserialize_array_uint8_t>:
 800de70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de74:	4688      	mov	r8, r1
 800de76:	4611      	mov	r1, r2
 800de78:	4617      	mov	r7, r2
 800de7a:	4605      	mov	r5, r0
 800de7c:	f7fd f914 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800de80:	b9e0      	cbnz	r0, 800debc <ucdr_deserialize_array_uint8_t+0x4c>
 800de82:	463e      	mov	r6, r7
 800de84:	e009      	b.n	800de9a <ucdr_deserialize_array_uint8_t+0x2a>
 800de86:	68a9      	ldr	r1, [r5, #8]
 800de88:	f00b ffe7 	bl	8019e5a <memcpy>
 800de8c:	68aa      	ldr	r2, [r5, #8]
 800de8e:	692b      	ldr	r3, [r5, #16]
 800de90:	4422      	add	r2, r4
 800de92:	4423      	add	r3, r4
 800de94:	1b36      	subs	r6, r6, r4
 800de96:	60aa      	str	r2, [r5, #8]
 800de98:	612b      	str	r3, [r5, #16]
 800de9a:	2201      	movs	r2, #1
 800de9c:	4631      	mov	r1, r6
 800de9e:	4628      	mov	r0, r5
 800dea0:	f7fd f98a 	bl	800b1b8 <ucdr_check_final_buffer_behavior_array>
 800dea4:	4604      	mov	r4, r0
 800dea6:	1bb8      	subs	r0, r7, r6
 800dea8:	4622      	mov	r2, r4
 800deaa:	4440      	add	r0, r8
 800deac:	2c00      	cmp	r4, #0
 800deae:	d1ea      	bne.n	800de86 <ucdr_deserialize_array_uint8_t+0x16>
 800deb0:	2301      	movs	r3, #1
 800deb2:	7da8      	ldrb	r0, [r5, #22]
 800deb4:	756b      	strb	r3, [r5, #21]
 800deb6:	4058      	eors	r0, r3
 800deb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800debc:	463a      	mov	r2, r7
 800debe:	68a9      	ldr	r1, [r5, #8]
 800dec0:	4640      	mov	r0, r8
 800dec2:	f00b ffca 	bl	8019e5a <memcpy>
 800dec6:	68aa      	ldr	r2, [r5, #8]
 800dec8:	692b      	ldr	r3, [r5, #16]
 800deca:	443a      	add	r2, r7
 800decc:	443b      	add	r3, r7
 800dece:	60aa      	str	r2, [r5, #8]
 800ded0:	612b      	str	r3, [r5, #16]
 800ded2:	e7ed      	b.n	800deb0 <ucdr_deserialize_array_uint8_t+0x40>

0800ded4 <ucdr_deserialize_endian_array_uint8_t>:
 800ded4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ded8:	4619      	mov	r1, r3
 800deda:	461f      	mov	r7, r3
 800dedc:	4605      	mov	r5, r0
 800dede:	4690      	mov	r8, r2
 800dee0:	f7fd f8e2 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800dee4:	b9e0      	cbnz	r0, 800df20 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 800dee6:	463e      	mov	r6, r7
 800dee8:	e009      	b.n	800defe <ucdr_deserialize_endian_array_uint8_t+0x2a>
 800deea:	68a9      	ldr	r1, [r5, #8]
 800deec:	f00b ffb5 	bl	8019e5a <memcpy>
 800def0:	68aa      	ldr	r2, [r5, #8]
 800def2:	692b      	ldr	r3, [r5, #16]
 800def4:	4422      	add	r2, r4
 800def6:	4423      	add	r3, r4
 800def8:	1b36      	subs	r6, r6, r4
 800defa:	60aa      	str	r2, [r5, #8]
 800defc:	612b      	str	r3, [r5, #16]
 800defe:	2201      	movs	r2, #1
 800df00:	4631      	mov	r1, r6
 800df02:	4628      	mov	r0, r5
 800df04:	f7fd f958 	bl	800b1b8 <ucdr_check_final_buffer_behavior_array>
 800df08:	4604      	mov	r4, r0
 800df0a:	1bb8      	subs	r0, r7, r6
 800df0c:	4622      	mov	r2, r4
 800df0e:	4440      	add	r0, r8
 800df10:	2c00      	cmp	r4, #0
 800df12:	d1ea      	bne.n	800deea <ucdr_deserialize_endian_array_uint8_t+0x16>
 800df14:	2301      	movs	r3, #1
 800df16:	7da8      	ldrb	r0, [r5, #22]
 800df18:	756b      	strb	r3, [r5, #21]
 800df1a:	4058      	eors	r0, r3
 800df1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df20:	463a      	mov	r2, r7
 800df22:	68a9      	ldr	r1, [r5, #8]
 800df24:	4640      	mov	r0, r8
 800df26:	f00b ff98 	bl	8019e5a <memcpy>
 800df2a:	68aa      	ldr	r2, [r5, #8]
 800df2c:	692b      	ldr	r3, [r5, #16]
 800df2e:	443a      	add	r2, r7
 800df30:	443b      	add	r3, r7
 800df32:	60aa      	str	r2, [r5, #8]
 800df34:	612b      	str	r3, [r5, #16]
 800df36:	e7ed      	b.n	800df14 <ucdr_deserialize_endian_array_uint8_t+0x40>

0800df38 <ucdr_serialize_array_double>:
 800df38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df3c:	460e      	mov	r6, r1
 800df3e:	2108      	movs	r1, #8
 800df40:	4604      	mov	r4, r0
 800df42:	4617      	mov	r7, r2
 800df44:	f7fd f910 	bl	800b168 <ucdr_buffer_alignment>
 800df48:	4601      	mov	r1, r0
 800df4a:	4620      	mov	r0, r4
 800df4c:	7d65      	ldrb	r5, [r4, #21]
 800df4e:	f7fd f94f 	bl	800b1f0 <ucdr_advance_buffer>
 800df52:	7d21      	ldrb	r1, [r4, #20]
 800df54:	7565      	strb	r5, [r4, #21]
 800df56:	2901      	cmp	r1, #1
 800df58:	d010      	beq.n	800df7c <ucdr_serialize_array_double+0x44>
 800df5a:	b157      	cbz	r7, 800df72 <ucdr_serialize_array_double+0x3a>
 800df5c:	2500      	movs	r5, #0
 800df5e:	e000      	b.n	800df62 <ucdr_serialize_array_double+0x2a>
 800df60:	7d21      	ldrb	r1, [r4, #20]
 800df62:	ecb6 0b02 	vldmia	r6!, {d0}
 800df66:	4620      	mov	r0, r4
 800df68:	3501      	adds	r5, #1
 800df6a:	f7fc fe4f 	bl	800ac0c <ucdr_serialize_endian_double>
 800df6e:	42af      	cmp	r7, r5
 800df70:	d1f6      	bne.n	800df60 <ucdr_serialize_array_double+0x28>
 800df72:	7da0      	ldrb	r0, [r4, #22]
 800df74:	f080 0001 	eor.w	r0, r0, #1
 800df78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df7c:	00ff      	lsls	r7, r7, #3
 800df7e:	4639      	mov	r1, r7
 800df80:	4620      	mov	r0, r4
 800df82:	f7fd f891 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800df86:	b9f8      	cbnz	r0, 800dfc8 <ucdr_serialize_array_double+0x90>
 800df88:	46b8      	mov	r8, r7
 800df8a:	e00a      	b.n	800dfa2 <ucdr_serialize_array_double+0x6a>
 800df8c:	68a0      	ldr	r0, [r4, #8]
 800df8e:	f00b ff64 	bl	8019e5a <memcpy>
 800df92:	68a2      	ldr	r2, [r4, #8]
 800df94:	6923      	ldr	r3, [r4, #16]
 800df96:	442a      	add	r2, r5
 800df98:	442b      	add	r3, r5
 800df9a:	eba8 0805 	sub.w	r8, r8, r5
 800df9e:	60a2      	str	r2, [r4, #8]
 800dfa0:	6123      	str	r3, [r4, #16]
 800dfa2:	2208      	movs	r2, #8
 800dfa4:	4641      	mov	r1, r8
 800dfa6:	4620      	mov	r0, r4
 800dfa8:	f7fd f906 	bl	800b1b8 <ucdr_check_final_buffer_behavior_array>
 800dfac:	eba7 0108 	sub.w	r1, r7, r8
 800dfb0:	4605      	mov	r5, r0
 800dfb2:	4602      	mov	r2, r0
 800dfb4:	4431      	add	r1, r6
 800dfb6:	2800      	cmp	r0, #0
 800dfb8:	d1e8      	bne.n	800df8c <ucdr_serialize_array_double+0x54>
 800dfba:	7da0      	ldrb	r0, [r4, #22]
 800dfbc:	2308      	movs	r3, #8
 800dfbe:	7563      	strb	r3, [r4, #21]
 800dfc0:	f080 0001 	eor.w	r0, r0, #1
 800dfc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfc8:	463a      	mov	r2, r7
 800dfca:	68a0      	ldr	r0, [r4, #8]
 800dfcc:	4631      	mov	r1, r6
 800dfce:	f00b ff44 	bl	8019e5a <memcpy>
 800dfd2:	68a2      	ldr	r2, [r4, #8]
 800dfd4:	6923      	ldr	r3, [r4, #16]
 800dfd6:	443a      	add	r2, r7
 800dfd8:	443b      	add	r3, r7
 800dfda:	60a2      	str	r2, [r4, #8]
 800dfdc:	6123      	str	r3, [r4, #16]
 800dfde:	e7ec      	b.n	800dfba <ucdr_serialize_array_double+0x82>

0800dfe0 <ucdr_deserialize_array_double>:
 800dfe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfe4:	460e      	mov	r6, r1
 800dfe6:	2108      	movs	r1, #8
 800dfe8:	4604      	mov	r4, r0
 800dfea:	4617      	mov	r7, r2
 800dfec:	f7fd f8bc 	bl	800b168 <ucdr_buffer_alignment>
 800dff0:	4601      	mov	r1, r0
 800dff2:	4620      	mov	r0, r4
 800dff4:	7d65      	ldrb	r5, [r4, #21]
 800dff6:	f7fd f8fb 	bl	800b1f0 <ucdr_advance_buffer>
 800dffa:	7d21      	ldrb	r1, [r4, #20]
 800dffc:	7565      	strb	r5, [r4, #21]
 800dffe:	2901      	cmp	r1, #1
 800e000:	d011      	beq.n	800e026 <ucdr_deserialize_array_double+0x46>
 800e002:	b15f      	cbz	r7, 800e01c <ucdr_deserialize_array_double+0x3c>
 800e004:	2500      	movs	r5, #0
 800e006:	e000      	b.n	800e00a <ucdr_deserialize_array_double+0x2a>
 800e008:	7d21      	ldrb	r1, [r4, #20]
 800e00a:	4632      	mov	r2, r6
 800e00c:	4620      	mov	r0, r4
 800e00e:	3501      	adds	r5, #1
 800e010:	f7fc ff82 	bl	800af18 <ucdr_deserialize_endian_double>
 800e014:	42af      	cmp	r7, r5
 800e016:	f106 0608 	add.w	r6, r6, #8
 800e01a:	d1f5      	bne.n	800e008 <ucdr_deserialize_array_double+0x28>
 800e01c:	7da0      	ldrb	r0, [r4, #22]
 800e01e:	f080 0001 	eor.w	r0, r0, #1
 800e022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e026:	00ff      	lsls	r7, r7, #3
 800e028:	4639      	mov	r1, r7
 800e02a:	4620      	mov	r0, r4
 800e02c:	f7fd f83c 	bl	800b0a8 <ucdr_check_buffer_available_for>
 800e030:	b9f8      	cbnz	r0, 800e072 <ucdr_deserialize_array_double+0x92>
 800e032:	46b8      	mov	r8, r7
 800e034:	e00a      	b.n	800e04c <ucdr_deserialize_array_double+0x6c>
 800e036:	68a1      	ldr	r1, [r4, #8]
 800e038:	f00b ff0f 	bl	8019e5a <memcpy>
 800e03c:	68a2      	ldr	r2, [r4, #8]
 800e03e:	6923      	ldr	r3, [r4, #16]
 800e040:	442a      	add	r2, r5
 800e042:	442b      	add	r3, r5
 800e044:	eba8 0805 	sub.w	r8, r8, r5
 800e048:	60a2      	str	r2, [r4, #8]
 800e04a:	6123      	str	r3, [r4, #16]
 800e04c:	2208      	movs	r2, #8
 800e04e:	4641      	mov	r1, r8
 800e050:	4620      	mov	r0, r4
 800e052:	f7fd f8b1 	bl	800b1b8 <ucdr_check_final_buffer_behavior_array>
 800e056:	4605      	mov	r5, r0
 800e058:	eba7 0008 	sub.w	r0, r7, r8
 800e05c:	462a      	mov	r2, r5
 800e05e:	4430      	add	r0, r6
 800e060:	2d00      	cmp	r5, #0
 800e062:	d1e8      	bne.n	800e036 <ucdr_deserialize_array_double+0x56>
 800e064:	7da0      	ldrb	r0, [r4, #22]
 800e066:	2308      	movs	r3, #8
 800e068:	7563      	strb	r3, [r4, #21]
 800e06a:	f080 0001 	eor.w	r0, r0, #1
 800e06e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e072:	463a      	mov	r2, r7
 800e074:	68a1      	ldr	r1, [r4, #8]
 800e076:	4630      	mov	r0, r6
 800e078:	f00b feef 	bl	8019e5a <memcpy>
 800e07c:	68a2      	ldr	r2, [r4, #8]
 800e07e:	6923      	ldr	r3, [r4, #16]
 800e080:	443a      	add	r2, r7
 800e082:	443b      	add	r3, r7
 800e084:	60a2      	str	r2, [r4, #8]
 800e086:	6123      	str	r3, [r4, #16]
 800e088:	e7ec      	b.n	800e064 <ucdr_deserialize_array_double+0x84>
 800e08a:	bf00      	nop

0800e08c <ucdr_serialize_sequence_char>:
 800e08c:	b570      	push	{r4, r5, r6, lr}
 800e08e:	460e      	mov	r6, r1
 800e090:	4615      	mov	r5, r2
 800e092:	7d01      	ldrb	r1, [r0, #20]
 800e094:	4604      	mov	r4, r0
 800e096:	f7fc f851 	bl	800a13c <ucdr_serialize_endian_uint32_t>
 800e09a:	b90d      	cbnz	r5, 800e0a0 <ucdr_serialize_sequence_char+0x14>
 800e09c:	2001      	movs	r0, #1
 800e09e:	bd70      	pop	{r4, r5, r6, pc}
 800e0a0:	7d21      	ldrb	r1, [r4, #20]
 800e0a2:	462b      	mov	r3, r5
 800e0a4:	4632      	mov	r2, r6
 800e0a6:	4620      	mov	r0, r4
 800e0a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e0ac:	f7ff be18 	b.w	800dce0 <ucdr_serialize_endian_array_char>

0800e0b0 <ucdr_deserialize_sequence_char>:
 800e0b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0b4:	461d      	mov	r5, r3
 800e0b6:	4616      	mov	r6, r2
 800e0b8:	460f      	mov	r7, r1
 800e0ba:	461a      	mov	r2, r3
 800e0bc:	7d01      	ldrb	r1, [r0, #20]
 800e0be:	4604      	mov	r4, r0
 800e0c0:	f7fc f95a 	bl	800a378 <ucdr_deserialize_endian_uint32_t>
 800e0c4:	682b      	ldr	r3, [r5, #0]
 800e0c6:	429e      	cmp	r6, r3
 800e0c8:	d208      	bcs.n	800e0dc <ucdr_deserialize_sequence_char+0x2c>
 800e0ca:	2201      	movs	r2, #1
 800e0cc:	75a2      	strb	r2, [r4, #22]
 800e0ce:	7d21      	ldrb	r1, [r4, #20]
 800e0d0:	463a      	mov	r2, r7
 800e0d2:	4620      	mov	r0, r4
 800e0d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e0d8:	f7ff be34 	b.w	800dd44 <ucdr_deserialize_endian_array_char>
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d1f6      	bne.n	800e0ce <ucdr_deserialize_sequence_char+0x1e>
 800e0e0:	2001      	movs	r0, #1
 800e0e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0e6:	bf00      	nop

0800e0e8 <ucdr_serialize_sequence_uint8_t>:
 800e0e8:	b570      	push	{r4, r5, r6, lr}
 800e0ea:	460e      	mov	r6, r1
 800e0ec:	4615      	mov	r5, r2
 800e0ee:	7d01      	ldrb	r1, [r0, #20]
 800e0f0:	4604      	mov	r4, r0
 800e0f2:	f7fc f823 	bl	800a13c <ucdr_serialize_endian_uint32_t>
 800e0f6:	b90d      	cbnz	r5, 800e0fc <ucdr_serialize_sequence_uint8_t+0x14>
 800e0f8:	2001      	movs	r0, #1
 800e0fa:	bd70      	pop	{r4, r5, r6, pc}
 800e0fc:	7d21      	ldrb	r1, [r4, #20]
 800e0fe:	462b      	mov	r3, r5
 800e100:	4632      	mov	r2, r6
 800e102:	4620      	mov	r0, r4
 800e104:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e108:	f7ff be80 	b.w	800de0c <ucdr_serialize_endian_array_uint8_t>

0800e10c <ucdr_deserialize_sequence_uint8_t>:
 800e10c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e110:	461d      	mov	r5, r3
 800e112:	4616      	mov	r6, r2
 800e114:	460f      	mov	r7, r1
 800e116:	461a      	mov	r2, r3
 800e118:	7d01      	ldrb	r1, [r0, #20]
 800e11a:	4604      	mov	r4, r0
 800e11c:	f7fc f92c 	bl	800a378 <ucdr_deserialize_endian_uint32_t>
 800e120:	682b      	ldr	r3, [r5, #0]
 800e122:	429e      	cmp	r6, r3
 800e124:	d208      	bcs.n	800e138 <ucdr_deserialize_sequence_uint8_t+0x2c>
 800e126:	2201      	movs	r2, #1
 800e128:	75a2      	strb	r2, [r4, #22]
 800e12a:	7d21      	ldrb	r1, [r4, #20]
 800e12c:	463a      	mov	r2, r7
 800e12e:	4620      	mov	r0, r4
 800e130:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e134:	f7ff bece 	b.w	800ded4 <ucdr_deserialize_endian_array_uint8_t>
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d1f6      	bne.n	800e12a <ucdr_deserialize_sequence_uint8_t+0x1e>
 800e13c:	2001      	movs	r0, #1
 800e13e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e142:	bf00      	nop

0800e144 <uxr_buffer_delete_entity>:
 800e144:	b510      	push	{r4, lr}
 800e146:	2300      	movs	r3, #0
 800e148:	b08e      	sub	sp, #56	@ 0x38
 800e14a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e14e:	2303      	movs	r3, #3
 800e150:	9300      	str	r3, [sp, #0]
 800e152:	2204      	movs	r2, #4
 800e154:	ab06      	add	r3, sp, #24
 800e156:	4604      	mov	r4, r0
 800e158:	f001 f93c 	bl	800f3d4 <uxr_prepare_stream_to_write_submessage>
 800e15c:	b918      	cbnz	r0, 800e166 <uxr_buffer_delete_entity+0x22>
 800e15e:	4604      	mov	r4, r0
 800e160:	4620      	mov	r0, r4
 800e162:	b00e      	add	sp, #56	@ 0x38
 800e164:	bd10      	pop	{r4, pc}
 800e166:	9902      	ldr	r1, [sp, #8]
 800e168:	aa05      	add	r2, sp, #20
 800e16a:	4620      	mov	r0, r4
 800e16c:	f001 fa6c 	bl	800f648 <uxr_init_base_object_request>
 800e170:	a905      	add	r1, sp, #20
 800e172:	4604      	mov	r4, r0
 800e174:	a806      	add	r0, sp, #24
 800e176:	f002 fc79 	bl	8010a6c <uxr_serialize_DELETE_Payload>
 800e17a:	4620      	mov	r0, r4
 800e17c:	b00e      	add	sp, #56	@ 0x38
 800e17e:	bd10      	pop	{r4, pc}

0800e180 <uxr_common_create_entity>:
 800e180:	b510      	push	{r4, lr}
 800e182:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 800e186:	b08c      	sub	sp, #48	@ 0x30
 800e188:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800e18c:	f1bc 0f01 	cmp.w	ip, #1
 800e190:	bf08      	it	eq
 800e192:	f003 0201 	andeq.w	r2, r3, #1
 800e196:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 800e19a:	bf18      	it	ne
 800e19c:	2200      	movne	r2, #0
 800e19e:	330e      	adds	r3, #14
 800e1a0:	441a      	add	r2, r3
 800e1a2:	2301      	movs	r3, #1
 800e1a4:	e9cd 3100 	strd	r3, r1, [sp]
 800e1a8:	b292      	uxth	r2, r2
 800e1aa:	9903      	ldr	r1, [sp, #12]
 800e1ac:	ab04      	add	r3, sp, #16
 800e1ae:	4604      	mov	r4, r0
 800e1b0:	f001 f910 	bl	800f3d4 <uxr_prepare_stream_to_write_submessage>
 800e1b4:	b918      	cbnz	r0, 800e1be <uxr_common_create_entity+0x3e>
 800e1b6:	4604      	mov	r4, r0
 800e1b8:	4620      	mov	r0, r4
 800e1ba:	b00c      	add	sp, #48	@ 0x30
 800e1bc:	bd10      	pop	{r4, pc}
 800e1be:	9902      	ldr	r1, [sp, #8]
 800e1c0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e1c2:	4620      	mov	r0, r4
 800e1c4:	f001 fa40 	bl	800f648 <uxr_init_base_object_request>
 800e1c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e1ca:	4604      	mov	r4, r0
 800e1cc:	a804      	add	r0, sp, #16
 800e1ce:	f002 fbab 	bl	8010928 <uxr_serialize_CREATE_Payload>
 800e1d2:	4620      	mov	r0, r4
 800e1d4:	b00c      	add	sp, #48	@ 0x30
 800e1d6:	bd10      	pop	{r4, pc}

0800e1d8 <uxr_buffer_create_participant_bin>:
 800e1d8:	b570      	push	{r4, r5, r6, lr}
 800e1da:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 800e1de:	ac11      	add	r4, sp, #68	@ 0x44
 800e1e0:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 800e1e4:	2303      	movs	r3, #3
 800e1e6:	7223      	strb	r3, [r4, #8]
 800e1e8:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 800e1ea:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 800e1ee:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800e1f2:	2201      	movs	r2, #1
 800e1f4:	2100      	movs	r1, #0
 800e1f6:	4605      	mov	r5, r0
 800e1f8:	7122      	strb	r2, [r4, #4]
 800e1fa:	f88d 1014 	strb.w	r1, [sp, #20]
 800e1fe:	b1cb      	cbz	r3, 800e234 <uxr_buffer_create_participant_bin+0x5c>
 800e200:	f88d 201c 	strb.w	r2, [sp, #28]
 800e204:	9308      	str	r3, [sp, #32]
 800e206:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e20a:	a915      	add	r1, sp, #84	@ 0x54
 800e20c:	a809      	add	r0, sp, #36	@ 0x24
 800e20e:	f7fc ff9f 	bl	800b150 <ucdr_init_buffer>
 800e212:	a905      	add	r1, sp, #20
 800e214:	a809      	add	r0, sp, #36	@ 0x24
 800e216:	f001 ff8f 	bl	8010138 <uxr_serialize_OBJK_DomainParticipant_Binary>
 800e21a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e21c:	9600      	str	r6, [sp, #0]
 800e21e:	9401      	str	r4, [sp, #4]
 800e220:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800e224:	60e3      	str	r3, [r4, #12]
 800e226:	4628      	mov	r0, r5
 800e228:	b29b      	uxth	r3, r3
 800e22a:	f7ff ffa9 	bl	800e180 <uxr_common_create_entity>
 800e22e:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 800e232:	bd70      	pop	{r4, r5, r6, pc}
 800e234:	f88d 301c 	strb.w	r3, [sp, #28]
 800e238:	e7e5      	b.n	800e206 <uxr_buffer_create_participant_bin+0x2e>
 800e23a:	bf00      	nop

0800e23c <uxr_buffer_create_topic_bin>:
 800e23c:	b570      	push	{r4, r5, r6, lr}
 800e23e:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 800e242:	4605      	mov	r5, r0
 800e244:	9105      	str	r1, [sp, #20]
 800e246:	4618      	mov	r0, r3
 800e248:	a997      	add	r1, sp, #604	@ 0x25c
 800e24a:	2302      	movs	r3, #2
 800e24c:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 800e250:	9204      	str	r2, [sp, #16]
 800e252:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 800e256:	f000 f96f 	bl	800e538 <uxr_object_id_to_raw>
 800e25a:	2303      	movs	r3, #3
 800e25c:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800e260:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 800e262:	9306      	str	r3, [sp, #24]
 800e264:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 800e266:	930a      	str	r3, [sp, #40]	@ 0x28
 800e268:	2301      	movs	r3, #1
 800e26a:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 800e26e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e272:	2300      	movs	r3, #0
 800e274:	a917      	add	r1, sp, #92	@ 0x5c
 800e276:	a80b      	add	r0, sp, #44	@ 0x2c
 800e278:	f88d 301c 	strb.w	r3, [sp, #28]
 800e27c:	f7fc ff68 	bl	800b150 <ucdr_init_buffer>
 800e280:	a906      	add	r1, sp, #24
 800e282:	a80b      	add	r0, sp, #44	@ 0x2c
 800e284:	f001 ff7a 	bl	801017c <uxr_serialize_OBJK_Topic_Binary>
 800e288:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e28a:	9316      	str	r3, [sp, #88]	@ 0x58
 800e28c:	ac13      	add	r4, sp, #76	@ 0x4c
 800e28e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e292:	9600      	str	r6, [sp, #0]
 800e294:	9401      	str	r4, [sp, #4]
 800e296:	b29b      	uxth	r3, r3
 800e298:	4628      	mov	r0, r5
 800e29a:	f7ff ff71 	bl	800e180 <uxr_common_create_entity>
 800e29e:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 800e2a2:	bd70      	pop	{r4, r5, r6, pc}

0800e2a4 <uxr_buffer_create_publisher_bin>:
 800e2a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2a6:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 800e2aa:	4605      	mov	r5, r0
 800e2ac:	9105      	str	r1, [sp, #20]
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	2603      	movs	r6, #3
 800e2b2:	a992      	add	r1, sp, #584	@ 0x248
 800e2b4:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 800e2b8:	9204      	str	r2, [sp, #16]
 800e2ba:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 800e2be:	f000 f93b 	bl	800e538 <uxr_object_id_to_raw>
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e2c8:	a912      	add	r1, sp, #72	@ 0x48
 800e2ca:	a806      	add	r0, sp, #24
 800e2cc:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800e2d0:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800e2d4:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 800e2d8:	f7fc ff3a 	bl	800b150 <ucdr_init_buffer>
 800e2dc:	a993      	add	r1, sp, #588	@ 0x24c
 800e2de:	a806      	add	r0, sp, #24
 800e2e0:	f002 f802 	bl	80102e8 <uxr_serialize_OBJK_Publisher_Binary>
 800e2e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e2e6:	9311      	str	r3, [sp, #68]	@ 0x44
 800e2e8:	ac0e      	add	r4, sp, #56	@ 0x38
 800e2ea:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e2ee:	9700      	str	r7, [sp, #0]
 800e2f0:	9401      	str	r4, [sp, #4]
 800e2f2:	b29b      	uxth	r3, r3
 800e2f4:	4628      	mov	r0, r5
 800e2f6:	f7ff ff43 	bl	800e180 <uxr_common_create_entity>
 800e2fa:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 800e2fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e300 <uxr_buffer_create_subscriber_bin>:
 800e300:	b570      	push	{r4, r5, r6, lr}
 800e302:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 800e306:	4605      	mov	r5, r0
 800e308:	9105      	str	r1, [sp, #20]
 800e30a:	4618      	mov	r0, r3
 800e30c:	a992      	add	r1, sp, #584	@ 0x248
 800e30e:	2304      	movs	r3, #4
 800e310:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 800e314:	9204      	str	r2, [sp, #16]
 800e316:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 800e31a:	f000 f90d 	bl	800e538 <uxr_object_id_to_raw>
 800e31e:	2203      	movs	r2, #3
 800e320:	2300      	movs	r3, #0
 800e322:	f88d 2040 	strb.w	r2, [sp, #64]	@ 0x40
 800e326:	a912      	add	r1, sp, #72	@ 0x48
 800e328:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e32c:	a806      	add	r0, sp, #24
 800e32e:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800e332:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800e336:	f7fc ff0b 	bl	800b150 <ucdr_init_buffer>
 800e33a:	a993      	add	r1, sp, #588	@ 0x24c
 800e33c:	a806      	add	r0, sp, #24
 800e33e:	f002 f885 	bl	801044c <uxr_serialize_OBJK_Subscriber_Binary>
 800e342:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e344:	9311      	str	r3, [sp, #68]	@ 0x44
 800e346:	ac0e      	add	r4, sp, #56	@ 0x38
 800e348:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e34c:	9600      	str	r6, [sp, #0]
 800e34e:	9401      	str	r4, [sp, #4]
 800e350:	b29b      	uxth	r3, r3
 800e352:	4628      	mov	r0, r5
 800e354:	f7ff ff14 	bl	800e180 <uxr_common_create_entity>
 800e358:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 800e35c:	bd70      	pop	{r4, r5, r6, pc}
 800e35e:	bf00      	nop

0800e360 <uxr_buffer_create_datawriter_bin>:
 800e360:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e362:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800e366:	ac1d      	add	r4, sp, #116	@ 0x74
 800e368:	9105      	str	r1, [sp, #20]
 800e36a:	4605      	mov	r5, r0
 800e36c:	a9a1      	add	r1, sp, #644	@ 0x284
 800e36e:	4618      	mov	r0, r3
 800e370:	2305      	movs	r3, #5
 800e372:	f8bd 72a8 	ldrh.w	r7, [sp, #680]	@ 0x2a8
 800e376:	9204      	str	r2, [sp, #16]
 800e378:	7123      	strb	r3, [r4, #4]
 800e37a:	f89d 62ac 	ldrb.w	r6, [sp, #684]	@ 0x2ac
 800e37e:	f000 f8db 	bl	800e538 <uxr_object_id_to_raw>
 800e382:	2303      	movs	r3, #3
 800e384:	a90e      	add	r1, sp, #56	@ 0x38
 800e386:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 800e388:	7223      	strb	r3, [r4, #8]
 800e38a:	f000 f8d5 	bl	800e538 <uxr_object_id_to_raw>
 800e38e:	f89d 32a5 	ldrb.w	r3, [sp, #677]	@ 0x2a5
 800e392:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 800e396:	2200      	movs	r2, #0
 800e398:	3f00      	subs	r7, #0
 800e39a:	fab3 f383 	clz	r3, r3
 800e39e:	f89d 12a6 	ldrb.w	r1, [sp, #678]	@ 0x2a6
 800e3a2:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 800e3a6:	bf18      	it	ne
 800e3a8:	2701      	movne	r7, #1
 800e3aa:	095b      	lsrs	r3, r3, #5
 800e3ac:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 800e3b0:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 800e3b4:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 800e3b8:	2201      	movs	r2, #1
 800e3ba:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 800e3be:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e3c2:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 800e3c6:	b919      	cbnz	r1, 800e3d0 <uxr_buffer_create_datawriter_bin+0x70>
 800e3c8:	f043 0302 	orr.w	r3, r3, #2
 800e3cc:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e3d0:	f89d 22a4 	ldrb.w	r2, [sp, #676]	@ 0x2a4
 800e3d4:	2a01      	cmp	r2, #1
 800e3d6:	d022      	beq.n	800e41e <uxr_buffer_create_datawriter_bin+0xbe>
 800e3d8:	2a03      	cmp	r2, #3
 800e3da:	d01b      	beq.n	800e414 <uxr_buffer_create_datawriter_bin+0xb4>
 800e3dc:	b91a      	cbnz	r2, 800e3e6 <uxr_buffer_create_datawriter_bin+0x86>
 800e3de:	f043 0308 	orr.w	r3, r3, #8
 800e3e2:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e3e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e3ea:	a921      	add	r1, sp, #132	@ 0x84
 800e3ec:	a806      	add	r0, sp, #24
 800e3ee:	f7fc feaf 	bl	800b150 <ucdr_init_buffer>
 800e3f2:	a90e      	add	r1, sp, #56	@ 0x38
 800e3f4:	a806      	add	r0, sp, #24
 800e3f6:	f002 f8cb 	bl	8010590 <uxr_serialize_OBJK_DataWriter_Binary>
 800e3fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e3fc:	9600      	str	r6, [sp, #0]
 800e3fe:	9401      	str	r4, [sp, #4]
 800e400:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e404:	60e3      	str	r3, [r4, #12]
 800e406:	4628      	mov	r0, r5
 800e408:	b29b      	uxth	r3, r3
 800e40a:	f7ff feb9 	bl	800e180 <uxr_common_create_entity>
 800e40e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800e412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e414:	f043 0320 	orr.w	r3, r3, #32
 800e418:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e41c:	e7e3      	b.n	800e3e6 <uxr_buffer_create_datawriter_bin+0x86>
 800e41e:	f043 0310 	orr.w	r3, r3, #16
 800e422:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e426:	e7de      	b.n	800e3e6 <uxr_buffer_create_datawriter_bin+0x86>

0800e428 <uxr_buffer_create_datareader_bin>:
 800e428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e42a:	f5ad 7d25 	sub.w	sp, sp, #660	@ 0x294
 800e42e:	ac1f      	add	r4, sp, #124	@ 0x7c
 800e430:	9105      	str	r1, [sp, #20]
 800e432:	4605      	mov	r5, r0
 800e434:	a9a3      	add	r1, sp, #652	@ 0x28c
 800e436:	4618      	mov	r0, r3
 800e438:	2306      	movs	r3, #6
 800e43a:	f8bd 72b0 	ldrh.w	r7, [sp, #688]	@ 0x2b0
 800e43e:	9204      	str	r2, [sp, #16]
 800e440:	7123      	strb	r3, [r4, #4]
 800e442:	f89d 62b4 	ldrb.w	r6, [sp, #692]	@ 0x2b4
 800e446:	f000 f877 	bl	800e538 <uxr_object_id_to_raw>
 800e44a:	2303      	movs	r3, #3
 800e44c:	a90e      	add	r1, sp, #56	@ 0x38
 800e44e:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 800e450:	7223      	strb	r3, [r4, #8]
 800e452:	f000 f871 	bl	800e538 <uxr_object_id_to_raw>
 800e456:	f89d 32ad 	ldrb.w	r3, [sp, #685]	@ 0x2ad
 800e45a:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 800e45e:	2200      	movs	r2, #0
 800e460:	3f00      	subs	r7, #0
 800e462:	fab3 f383 	clz	r3, r3
 800e466:	f89d 12ae 	ldrb.w	r1, [sp, #686]	@ 0x2ae
 800e46a:	f88d 2070 	strb.w	r2, [sp, #112]	@ 0x70
 800e46e:	bf18      	it	ne
 800e470:	2701      	movne	r7, #1
 800e472:	095b      	lsrs	r3, r3, #5
 800e474:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 800e478:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 800e47c:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 800e480:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 800e484:	2201      	movs	r2, #1
 800e486:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 800e48a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e48e:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 800e492:	b919      	cbnz	r1, 800e49c <uxr_buffer_create_datareader_bin+0x74>
 800e494:	f043 0302 	orr.w	r3, r3, #2
 800e498:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e49c:	f89d 22ac 	ldrb.w	r2, [sp, #684]	@ 0x2ac
 800e4a0:	2a01      	cmp	r2, #1
 800e4a2:	d022      	beq.n	800e4ea <uxr_buffer_create_datareader_bin+0xc2>
 800e4a4:	2a03      	cmp	r2, #3
 800e4a6:	d01b      	beq.n	800e4e0 <uxr_buffer_create_datareader_bin+0xb8>
 800e4a8:	b91a      	cbnz	r2, 800e4b2 <uxr_buffer_create_datareader_bin+0x8a>
 800e4aa:	f043 0308 	orr.w	r3, r3, #8
 800e4ae:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e4b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e4b6:	a923      	add	r1, sp, #140	@ 0x8c
 800e4b8:	a806      	add	r0, sp, #24
 800e4ba:	f7fc fe49 	bl	800b150 <ucdr_init_buffer>
 800e4be:	a90e      	add	r1, sp, #56	@ 0x38
 800e4c0:	a806      	add	r0, sp, #24
 800e4c2:	f002 f829 	bl	8010518 <uxr_serialize_OBJK_DataReader_Binary>
 800e4c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4c8:	9600      	str	r6, [sp, #0]
 800e4ca:	9401      	str	r4, [sp, #4]
 800e4cc:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e4d0:	60e3      	str	r3, [r4, #12]
 800e4d2:	4628      	mov	r0, r5
 800e4d4:	b29b      	uxth	r3, r3
 800e4d6:	f7ff fe53 	bl	800e180 <uxr_common_create_entity>
 800e4da:	f50d 7d25 	add.w	sp, sp, #660	@ 0x294
 800e4de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4e0:	f043 0320 	orr.w	r3, r3, #32
 800e4e4:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e4e8:	e7e3      	b.n	800e4b2 <uxr_buffer_create_datareader_bin+0x8a>
 800e4ea:	f043 0310 	orr.w	r3, r3, #16
 800e4ee:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e4f2:	e7de      	b.n	800e4b2 <uxr_buffer_create_datareader_bin+0x8a>

0800e4f4 <uxr_object_id>:
 800e4f4:	b082      	sub	sp, #8
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	f88d 1006 	strb.w	r1, [sp, #6]
 800e4fc:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e500:	f360 030f 	bfi	r3, r0, #0, #16
 800e504:	f362 431f 	bfi	r3, r2, #16, #16
 800e508:	4618      	mov	r0, r3
 800e50a:	b002      	add	sp, #8
 800e50c:	4770      	bx	lr
 800e50e:	bf00      	nop

0800e510 <uxr_object_id_from_raw>:
 800e510:	7843      	ldrb	r3, [r0, #1]
 800e512:	7801      	ldrb	r1, [r0, #0]
 800e514:	b082      	sub	sp, #8
 800e516:	f003 020f 	and.w	r2, r3, #15
 800e51a:	f88d 2006 	strb.w	r2, [sp, #6]
 800e51e:	091b      	lsrs	r3, r3, #4
 800e520:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e524:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800e528:	2000      	movs	r0, #0
 800e52a:	f363 000f 	bfi	r0, r3, #0, #16
 800e52e:	f362 401f 	bfi	r0, r2, #16, #16
 800e532:	b002      	add	sp, #8
 800e534:	4770      	bx	lr
 800e536:	bf00      	nop

0800e538 <uxr_object_id_to_raw>:
 800e538:	f3c0 4303 	ubfx	r3, r0, #16, #4
 800e53c:	b082      	sub	sp, #8
 800e53e:	f3c0 120b 	ubfx	r2, r0, #4, #12
 800e542:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 800e546:	700a      	strb	r2, [r1, #0]
 800e548:	704b      	strb	r3, [r1, #1]
 800e54a:	b002      	add	sp, #8
 800e54c:	4770      	bx	lr
 800e54e:	bf00      	nop

0800e550 <on_get_fragmentation_info>:
 800e550:	b500      	push	{lr}
 800e552:	b08b      	sub	sp, #44	@ 0x2c
 800e554:	4601      	mov	r1, r0
 800e556:	2204      	movs	r2, #4
 800e558:	a802      	add	r0, sp, #8
 800e55a:	f7fc fdf9 	bl	800b150 <ucdr_init_buffer>
 800e55e:	f10d 0305 	add.w	r3, sp, #5
 800e562:	f10d 0206 	add.w	r2, sp, #6
 800e566:	a901      	add	r1, sp, #4
 800e568:	a802      	add	r0, sp, #8
 800e56a:	f001 f9d1 	bl	800f910 <uxr_read_submessage_header>
 800e56e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e572:	2b0d      	cmp	r3, #13
 800e574:	d003      	beq.n	800e57e <on_get_fragmentation_info+0x2e>
 800e576:	2000      	movs	r0, #0
 800e578:	b00b      	add	sp, #44	@ 0x2c
 800e57a:	f85d fb04 	ldr.w	pc, [sp], #4
 800e57e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e582:	f013 0f02 	tst.w	r3, #2
 800e586:	bf0c      	ite	eq
 800e588:	2001      	moveq	r0, #1
 800e58a:	2002      	movne	r0, #2
 800e58c:	b00b      	add	sp, #44	@ 0x2c
 800e58e:	f85d fb04 	ldr.w	pc, [sp], #4
 800e592:	bf00      	nop

0800e594 <read_submessage_get_info>:
 800e594:	b570      	push	{r4, r5, r6, lr}
 800e596:	2500      	movs	r5, #0
 800e598:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 800e59c:	4604      	mov	r4, r0
 800e59e:	f44f 7224 	mov.w	r2, #656	@ 0x290
 800e5a2:	460e      	mov	r6, r1
 800e5a4:	a810      	add	r0, sp, #64	@ 0x40
 800e5a6:	4629      	mov	r1, r5
 800e5a8:	e9cd 5503 	strd	r5, r5, [sp, #12]
 800e5ac:	f00b fb1c 	bl	8019be8 <memset>
 800e5b0:	a903      	add	r1, sp, #12
 800e5b2:	4630      	mov	r0, r6
 800e5b4:	f002 fa46 	bl	8010a44 <uxr_deserialize_GET_INFO_Payload>
 800e5b8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e5bc:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e5c0:	4620      	mov	r0, r4
 800e5c2:	f001 f839 	bl	800f638 <uxr_session_header_offset>
 800e5c6:	462b      	mov	r3, r5
 800e5c8:	9000      	str	r0, [sp, #0]
 800e5ca:	220c      	movs	r2, #12
 800e5cc:	a905      	add	r1, sp, #20
 800e5ce:	a808      	add	r0, sp, #32
 800e5d0:	f7fc fdac 	bl	800b12c <ucdr_init_buffer_origin_offset>
 800e5d4:	a910      	add	r1, sp, #64	@ 0x40
 800e5d6:	a808      	add	r0, sp, #32
 800e5d8:	f002 faa6 	bl	8010b28 <uxr_serialize_INFO_Payload>
 800e5dc:	9b08      	ldr	r3, [sp, #32]
 800e5de:	462a      	mov	r2, r5
 800e5e0:	4629      	mov	r1, r5
 800e5e2:	4620      	mov	r0, r4
 800e5e4:	f000 ffd4 	bl	800f590 <uxr_stamp_session_header>
 800e5e8:	a808      	add	r0, sp, #32
 800e5ea:	f7fc fddd 	bl	800b1a8 <ucdr_buffer_length>
 800e5ee:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800e5f0:	4602      	mov	r2, r0
 800e5f2:	a905      	add	r1, sp, #20
 800e5f4:	e9d3 0400 	ldrd	r0, r4, [r3]
 800e5f8:	47a0      	blx	r4
 800e5fa:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 800e5fe:	bd70      	pop	{r4, r5, r6, pc}

0800e600 <write_submessage_acknack.isra.0>:
 800e600:	b570      	push	{r4, r5, r6, lr}
 800e602:	b092      	sub	sp, #72	@ 0x48
 800e604:	4605      	mov	r5, r0
 800e606:	460e      	mov	r6, r1
 800e608:	4614      	mov	r4, r2
 800e60a:	f001 f815 	bl	800f638 <uxr_session_header_offset>
 800e60e:	a905      	add	r1, sp, #20
 800e610:	9000      	str	r0, [sp, #0]
 800e612:	2300      	movs	r3, #0
 800e614:	a80a      	add	r0, sp, #40	@ 0x28
 800e616:	2211      	movs	r2, #17
 800e618:	f7fc fd88 	bl	800b12c <ucdr_init_buffer_origin_offset>
 800e61c:	2318      	movs	r3, #24
 800e61e:	fb03 5404 	mla	r4, r3, r4, r5
 800e622:	2205      	movs	r2, #5
 800e624:	2300      	movs	r3, #0
 800e626:	3450      	adds	r4, #80	@ 0x50
 800e628:	210a      	movs	r1, #10
 800e62a:	a80a      	add	r0, sp, #40	@ 0x28
 800e62c:	f001 f956 	bl	800f8dc <uxr_buffer_submessage_header>
 800e630:	a903      	add	r1, sp, #12
 800e632:	4620      	mov	r0, r4
 800e634:	f008 fc8c 	bl	8016f50 <uxr_compute_acknack>
 800e638:	ba40      	rev16	r0, r0
 800e63a:	f8ad 000e 	strh.w	r0, [sp, #14]
 800e63e:	a903      	add	r1, sp, #12
 800e640:	a80a      	add	r0, sp, #40	@ 0x28
 800e642:	f88d 6010 	strb.w	r6, [sp, #16]
 800e646:	f002 fadf 	bl	8010c08 <uxr_serialize_ACKNACK_Payload>
 800e64a:	2200      	movs	r2, #0
 800e64c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e64e:	4611      	mov	r1, r2
 800e650:	4628      	mov	r0, r5
 800e652:	f000 ff9d 	bl	800f590 <uxr_stamp_session_header>
 800e656:	a80a      	add	r0, sp, #40	@ 0x28
 800e658:	f7fc fda6 	bl	800b1a8 <ucdr_buffer_length>
 800e65c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800e65e:	4602      	mov	r2, r0
 800e660:	a905      	add	r1, sp, #20
 800e662:	e9d3 0400 	ldrd	r0, r4, [r3]
 800e666:	47a0      	blx	r4
 800e668:	b012      	add	sp, #72	@ 0x48
 800e66a:	bd70      	pop	{r4, r5, r6, pc}
 800e66c:	0000      	movs	r0, r0
	...

0800e670 <uxr_init_session>:
 800e670:	b510      	push	{r4, lr}
 800e672:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800e6a8 <uxr_init_session+0x38>
 800e676:	2300      	movs	r3, #0
 800e678:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 800e67c:	4604      	mov	r4, r0
 800e67e:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 800e682:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 800e686:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 800e68a:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 800e68e:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 800e692:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 800e696:	2181      	movs	r1, #129	@ 0x81
 800e698:	f000 fede 	bl	800f458 <uxr_init_session_info>
 800e69c:	f104 0008 	add.w	r0, r4, #8
 800e6a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e6a4:	f001 b836 	b.w	800f714 <uxr_init_stream_storage>
	...

0800e6b0 <uxr_set_status_callback>:
 800e6b0:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 800e6b4:	4770      	bx	lr
 800e6b6:	bf00      	nop

0800e6b8 <uxr_set_topic_callback>:
 800e6b8:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 800e6bc:	4770      	bx	lr
 800e6be:	bf00      	nop

0800e6c0 <uxr_set_request_callback>:
 800e6c0:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 800e6c4:	4770      	bx	lr
 800e6c6:	bf00      	nop

0800e6c8 <uxr_set_reply_callback>:
 800e6c8:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 800e6cc:	4770      	bx	lr
 800e6ce:	bf00      	nop

0800e6d0 <uxr_create_output_best_effort_stream>:
 800e6d0:	b570      	push	{r4, r5, r6, lr}
 800e6d2:	b082      	sub	sp, #8
 800e6d4:	4604      	mov	r4, r0
 800e6d6:	460d      	mov	r5, r1
 800e6d8:	4616      	mov	r6, r2
 800e6da:	f000 ffad 	bl	800f638 <uxr_session_header_offset>
 800e6de:	4632      	mov	r2, r6
 800e6e0:	4603      	mov	r3, r0
 800e6e2:	4629      	mov	r1, r5
 800e6e4:	f104 0008 	add.w	r0, r4, #8
 800e6e8:	b002      	add	sp, #8
 800e6ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e6ee:	f001 b85b 	b.w	800f7a8 <uxr_add_output_best_effort_buffer>
 800e6f2:	bf00      	nop

0800e6f4 <uxr_create_output_reliable_stream>:
 800e6f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e6f6:	b085      	sub	sp, #20
 800e6f8:	4604      	mov	r4, r0
 800e6fa:	460d      	mov	r5, r1
 800e6fc:	4616      	mov	r6, r2
 800e6fe:	461f      	mov	r7, r3
 800e700:	f000 ff9a 	bl	800f638 <uxr_session_header_offset>
 800e704:	463b      	mov	r3, r7
 800e706:	9000      	str	r0, [sp, #0]
 800e708:	4632      	mov	r2, r6
 800e70a:	4629      	mov	r1, r5
 800e70c:	f104 0008 	add.w	r0, r4, #8
 800e710:	f001 f85e 	bl	800f7d0 <uxr_add_output_reliable_buffer>
 800e714:	b005      	add	sp, #20
 800e716:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e718 <uxr_create_input_best_effort_stream>:
 800e718:	b082      	sub	sp, #8
 800e71a:	3008      	adds	r0, #8
 800e71c:	b002      	add	sp, #8
 800e71e:	f001 b871 	b.w	800f804 <uxr_add_input_best_effort_buffer>
 800e722:	bf00      	nop

0800e724 <uxr_create_input_reliable_stream>:
 800e724:	b510      	push	{r4, lr}
 800e726:	b084      	sub	sp, #16
 800e728:	4c03      	ldr	r4, [pc, #12]	@ (800e738 <uxr_create_input_reliable_stream+0x14>)
 800e72a:	9400      	str	r4, [sp, #0]
 800e72c:	3008      	adds	r0, #8
 800e72e:	f001 f87f 	bl	800f830 <uxr_add_input_reliable_buffer>
 800e732:	b004      	add	sp, #16
 800e734:	bd10      	pop	{r4, pc}
 800e736:	bf00      	nop
 800e738:	0800e551 	.word	0x0800e551

0800e73c <uxr_epoch_nanos>:
 800e73c:	b510      	push	{r4, lr}
 800e73e:	4604      	mov	r4, r0
 800e740:	f001 f92c 	bl	800f99c <uxr_nanos>
 800e744:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 800e748:	1ac0      	subs	r0, r0, r3
 800e74a:	eb61 0102 	sbc.w	r1, r1, r2
 800e74e:	bd10      	pop	{r4, pc}

0800e750 <uxr_flash_output_streams>:
 800e750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e754:	7e03      	ldrb	r3, [r0, #24]
 800e756:	b084      	sub	sp, #16
 800e758:	4604      	mov	r4, r0
 800e75a:	b373      	cbz	r3, 800e7ba <uxr_flash_output_streams+0x6a>
 800e75c:	2500      	movs	r5, #0
 800e75e:	f100 0908 	add.w	r9, r0, #8
 800e762:	f10d 0802 	add.w	r8, sp, #2
 800e766:	4628      	mov	r0, r5
 800e768:	af03      	add	r7, sp, #12
 800e76a:	ae02      	add	r6, sp, #8
 800e76c:	e006      	b.n	800e77c <uxr_flash_output_streams+0x2c>
 800e76e:	7e23      	ldrb	r3, [r4, #24]
 800e770:	3501      	adds	r5, #1
 800e772:	b2e8      	uxtb	r0, r5
 800e774:	4283      	cmp	r3, r0
 800e776:	f109 0910 	add.w	r9, r9, #16
 800e77a:	d91e      	bls.n	800e7ba <uxr_flash_output_streams+0x6a>
 800e77c:	2201      	movs	r2, #1
 800e77e:	4611      	mov	r1, r2
 800e780:	f000 ff90 	bl	800f6a4 <uxr_stream_id>
 800e784:	4643      	mov	r3, r8
 800e786:	4684      	mov	ip, r0
 800e788:	463a      	mov	r2, r7
 800e78a:	4631      	mov	r1, r6
 800e78c:	4648      	mov	r0, r9
 800e78e:	f8cd c004 	str.w	ip, [sp, #4]
 800e792:	f008 fc61 	bl	8017058 <uxr_prepare_best_effort_buffer_to_send>
 800e796:	2800      	cmp	r0, #0
 800e798:	d0e9      	beq.n	800e76e <uxr_flash_output_streams+0x1e>
 800e79a:	9b02      	ldr	r3, [sp, #8]
 800e79c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800e7a0:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800e7a4:	4620      	mov	r0, r4
 800e7a6:	f000 fef3 	bl	800f590 <uxr_stamp_session_header>
 800e7aa:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800e7ac:	9a03      	ldr	r2, [sp, #12]
 800e7ae:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800e7b2:	9902      	ldr	r1, [sp, #8]
 800e7b4:	6818      	ldr	r0, [r3, #0]
 800e7b6:	47d0      	blx	sl
 800e7b8:	e7d9      	b.n	800e76e <uxr_flash_output_streams+0x1e>
 800e7ba:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800e7be:	b37b      	cbz	r3, 800e820 <uxr_flash_output_streams+0xd0>
 800e7c0:	f04f 0900 	mov.w	r9, #0
 800e7c4:	f104 0520 	add.w	r5, r4, #32
 800e7c8:	f10d 0802 	add.w	r8, sp, #2
 800e7cc:	af03      	add	r7, sp, #12
 800e7ce:	ae02      	add	r6, sp, #8
 800e7d0:	4648      	mov	r0, r9
 800e7d2:	2201      	movs	r2, #1
 800e7d4:	2102      	movs	r1, #2
 800e7d6:	f000 ff65 	bl	800f6a4 <uxr_stream_id>
 800e7da:	9001      	str	r0, [sp, #4]
 800e7dc:	e00e      	b.n	800e7fc <uxr_flash_output_streams+0xac>
 800e7de:	9b02      	ldr	r3, [sp, #8]
 800e7e0:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800e7e4:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800e7e8:	4620      	mov	r0, r4
 800e7ea:	f000 fed1 	bl	800f590 <uxr_stamp_session_header>
 800e7ee:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800e7f0:	9a03      	ldr	r2, [sp, #12]
 800e7f2:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800e7f6:	9902      	ldr	r1, [sp, #8]
 800e7f8:	6818      	ldr	r0, [r3, #0]
 800e7fa:	47d0      	blx	sl
 800e7fc:	4643      	mov	r3, r8
 800e7fe:	463a      	mov	r2, r7
 800e800:	4631      	mov	r1, r6
 800e802:	4628      	mov	r0, r5
 800e804:	f008 fe3c 	bl	8017480 <uxr_prepare_next_reliable_buffer_to_send>
 800e808:	2800      	cmp	r0, #0
 800e80a:	d1e8      	bne.n	800e7de <uxr_flash_output_streams+0x8e>
 800e80c:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800e810:	f109 0901 	add.w	r9, r9, #1
 800e814:	fa5f f089 	uxtb.w	r0, r9
 800e818:	4283      	cmp	r3, r0
 800e81a:	f105 0528 	add.w	r5, r5, #40	@ 0x28
 800e81e:	d8d8      	bhi.n	800e7d2 <uxr_flash_output_streams+0x82>
 800e820:	b004      	add	sp, #16
 800e822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e826:	bf00      	nop

0800e828 <read_submessage_info>:
 800e828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e82c:	460d      	mov	r5, r1
 800e82e:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800e832:	4669      	mov	r1, sp
 800e834:	4607      	mov	r7, r0
 800e836:	4628      	mov	r0, r5
 800e838:	f002 f814 	bl	8010864 <uxr_deserialize_BaseObjectReply>
 800e83c:	a902      	add	r1, sp, #8
 800e83e:	4604      	mov	r4, r0
 800e840:	4628      	mov	r0, r5
 800e842:	f89d 8005 	ldrb.w	r8, [sp, #5]
 800e846:	f7fb f9ab 	bl	8009ba0 <ucdr_deserialize_bool>
 800e84a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800e84e:	4004      	ands	r4, r0
 800e850:	b2e4      	uxtb	r4, r4
 800e852:	b95b      	cbnz	r3, 800e86c <read_submessage_info+0x44>
 800e854:	a987      	add	r1, sp, #540	@ 0x21c
 800e856:	4628      	mov	r0, r5
 800e858:	f7fb f9a2 	bl	8009ba0 <ucdr_deserialize_bool>
 800e85c:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 800e860:	4606      	mov	r6, r0
 800e862:	b94b      	cbnz	r3, 800e878 <read_submessage_info+0x50>
 800e864:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800e868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e86c:	a903      	add	r1, sp, #12
 800e86e:	4628      	mov	r0, r5
 800e870:	f001 feba 	bl	80105e8 <uxr_deserialize_ObjectVariant>
 800e874:	4004      	ands	r4, r0
 800e876:	e7ed      	b.n	800e854 <read_submessage_info+0x2c>
 800e878:	a988      	add	r1, sp, #544	@ 0x220
 800e87a:	4628      	mov	r0, r5
 800e87c:	f7fb f9be 	bl	8009bfc <ucdr_deserialize_uint8_t>
 800e880:	4234      	tst	r4, r6
 800e882:	d0ef      	beq.n	800e864 <read_submessage_info+0x3c>
 800e884:	2800      	cmp	r0, #0
 800e886:	d0ed      	beq.n	800e864 <read_submessage_info+0x3c>
 800e888:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 800e88c:	2b0d      	cmp	r3, #13
 800e88e:	d1e9      	bne.n	800e864 <read_submessage_info+0x3c>
 800e890:	a98a      	add	r1, sp, #552	@ 0x228
 800e892:	4628      	mov	r0, r5
 800e894:	f7fb ff4e 	bl	800a734 <ucdr_deserialize_int16_t>
 800e898:	b140      	cbz	r0, 800e8ac <read_submessage_info+0x84>
 800e89a:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	dd07      	ble.n	800e8b2 <read_submessage_info+0x8a>
 800e8a2:	f1b8 0f00 	cmp.w	r8, #0
 800e8a6:	bf0c      	ite	eq
 800e8a8:	2002      	moveq	r0, #2
 800e8aa:	2001      	movne	r0, #1
 800e8ac:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 800e8b0:	e7d8      	b.n	800e864 <read_submessage_info+0x3c>
 800e8b2:	2000      	movs	r0, #0
 800e8b4:	e7fa      	b.n	800e8ac <read_submessage_info+0x84>
 800e8b6:	bf00      	nop

0800e8b8 <read_submessage_list>:
 800e8b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8bc:	b097      	sub	sp, #92	@ 0x5c
 800e8be:	4604      	mov	r4, r0
 800e8c0:	460d      	mov	r5, r1
 800e8c2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e8c4:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 800e8c8:	aa0c      	add	r2, sp, #48	@ 0x30
 800e8ca:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 800e8ce:	4628      	mov	r0, r5
 800e8d0:	f001 f81e 	bl	800f910 <uxr_read_submessage_header>
 800e8d4:	2800      	cmp	r0, #0
 800e8d6:	f000 812c 	beq.w	800eb32 <read_submessage_list+0x27a>
 800e8da:	f89d 102e 	ldrb.w	r1, [sp, #46]	@ 0x2e
 800e8de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e8e0:	f8bd 6030 	ldrh.w	r6, [sp, #48]	@ 0x30
 800e8e4:	f89d 702f 	ldrb.w	r7, [sp, #47]	@ 0x2f
 800e8e8:	3902      	subs	r1, #2
 800e8ea:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800e8ee:	290d      	cmp	r1, #13
 800e8f0:	d8e8      	bhi.n	800e8c4 <read_submessage_list+0xc>
 800e8f2:	a201      	add	r2, pc, #4	@ (adr r2, 800e8f8 <read_submessage_list+0x40>)
 800e8f4:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 800e8f8:	0800eb29 	.word	0x0800eb29
 800e8fc:	0800e8c5 	.word	0x0800e8c5
 800e900:	0800eb19 	.word	0x0800eb19
 800e904:	0800eabb 	.word	0x0800eabb
 800e908:	0800eab1 	.word	0x0800eab1
 800e90c:	0800e8c5 	.word	0x0800e8c5
 800e910:	0800e8c5 	.word	0x0800e8c5
 800e914:	0800ea35 	.word	0x0800ea35
 800e918:	0800e9cd 	.word	0x0800e9cd
 800e91c:	0800e98d 	.word	0x0800e98d
 800e920:	0800e8c5 	.word	0x0800e8c5
 800e924:	0800e8c5 	.word	0x0800e8c5
 800e928:	0800e8c5 	.word	0x0800e8c5
 800e92c:	0800e931 	.word	0x0800e931
 800e930:	a910      	add	r1, sp, #64	@ 0x40
 800e932:	4628      	mov	r0, r5
 800e934:	f002 f9c6 	bl	8010cc4 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 800e938:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 800e93c:	2e00      	cmp	r6, #0
 800e93e:	f000 8100 	beq.w	800eb42 <read_submessage_list+0x28a>
 800e942:	f001 f82b 	bl	800f99c <uxr_nanos>
 800e946:	f04f 0800 	mov.w	r8, #0
 800e94a:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800e94c:	4602      	mov	r2, r0
 800e94e:	460b      	mov	r3, r1
 800e950:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800e952:	4990      	ldr	r1, [pc, #576]	@ (800eb94 <read_submessage_list+0x2dc>)
 800e954:	46c4      	mov	ip, r8
 800e956:	fbc0 7c01 	smlal	r7, ip, r0, r1
 800e95a:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 800e95e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e960:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 800e962:	46c6      	mov	lr, r8
 800e964:	fbc0 7e01 	smlal	r7, lr, r0, r1
 800e968:	46bc      	mov	ip, r7
 800e96a:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 800e96e:	fbc0 7801 	smlal	r7, r8, r0, r1
 800e972:	e9cd ce02 	strd	ip, lr, [sp, #8]
 800e976:	e9cd 7800 	strd	r7, r8, [sp]
 800e97a:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 800e97e:	9106      	str	r1, [sp, #24]
 800e980:	4620      	mov	r0, r4
 800e982:	47b0      	blx	r6
 800e984:	2301      	movs	r3, #1
 800e986:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 800e98a:	e79b      	b.n	800e8c4 <read_submessage_list+0xc>
 800e98c:	a910      	add	r1, sp, #64	@ 0x40
 800e98e:	4628      	mov	r0, r5
 800e990:	f002 f978 	bl	8010c84 <uxr_deserialize_HEARTBEAT_Payload>
 800e994:	2100      	movs	r1, #0
 800e996:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 800e99a:	f000 fe9f 	bl	800f6dc <uxr_stream_id_from_raw>
 800e99e:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800e9a2:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e9a4:	4631      	mov	r1, r6
 800e9a6:	f104 0008 	add.w	r0, r4, #8
 800e9aa:	f000 ff77 	bl	800f89c <uxr_get_input_reliable_stream>
 800e9ae:	2800      	cmp	r0, #0
 800e9b0:	d088      	beq.n	800e8c4 <read_submessage_list+0xc>
 800e9b2:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 800e9b6:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 800e9ba:	f008 fabd 	bl	8016f38 <uxr_process_heartbeat>
 800e9be:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 800e9c2:	4632      	mov	r2, r6
 800e9c4:	4620      	mov	r0, r4
 800e9c6:	f7ff fe1b 	bl	800e600 <write_submessage_acknack.isra.0>
 800e9ca:	e77b      	b.n	800e8c4 <read_submessage_list+0xc>
 800e9cc:	a910      	add	r1, sp, #64	@ 0x40
 800e9ce:	4628      	mov	r0, r5
 800e9d0:	f002 f930 	bl	8010c34 <uxr_deserialize_ACKNACK_Payload>
 800e9d4:	2100      	movs	r1, #0
 800e9d6:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 800e9da:	f000 fe7f 	bl	800f6dc <uxr_stream_id_from_raw>
 800e9de:	900d      	str	r0, [sp, #52]	@ 0x34
 800e9e0:	f3c0 2107 	ubfx	r1, r0, #8, #8
 800e9e4:	f104 0008 	add.w	r0, r4, #8
 800e9e8:	f000 ff44 	bl	800f874 <uxr_get_output_reliable_stream>
 800e9ec:	4606      	mov	r6, r0
 800e9ee:	2800      	cmp	r0, #0
 800e9f0:	f43f af68 	beq.w	800e8c4 <read_submessage_list+0xc>
 800e9f4:	f8bd 1042 	ldrh.w	r1, [sp, #66]	@ 0x42
 800e9f8:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 800e9fc:	ba49      	rev16	r1, r1
 800e9fe:	b289      	uxth	r1, r1
 800ea00:	f008 fde8 	bl	80175d4 <uxr_process_acknack>
 800ea04:	4630      	mov	r0, r6
 800ea06:	f008 fda9 	bl	801755c <uxr_begin_output_nack_buffer_it>
 800ea0a:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 800ea0e:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 800ea12:	e005      	b.n	800ea20 <read_submessage_list+0x168>
 800ea14:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800ea16:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ea18:	685f      	ldr	r7, [r3, #4]
 800ea1a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ea1c:	6818      	ldr	r0, [r3, #0]
 800ea1e:	47b8      	blx	r7
 800ea20:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 800ea24:	aa0f      	add	r2, sp, #60	@ 0x3c
 800ea26:	4641      	mov	r1, r8
 800ea28:	4630      	mov	r0, r6
 800ea2a:	f008 fd99 	bl	8017560 <uxr_next_reliable_nack_buffer_to_send>
 800ea2e:	2800      	cmp	r0, #0
 800ea30:	d1f0      	bne.n	800ea14 <read_submessage_list+0x15c>
 800ea32:	e747      	b.n	800e8c4 <read_submessage_list+0xc>
 800ea34:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 800ea38:	4641      	mov	r1, r8
 800ea3a:	900d      	str	r0, [sp, #52]	@ 0x34
 800ea3c:	4628      	mov	r0, r5
 800ea3e:	f001 fe73 	bl	8010728 <uxr_deserialize_BaseObjectRequest>
 800ea42:	3e04      	subs	r6, #4
 800ea44:	4640      	mov	r0, r8
 800ea46:	a90f      	add	r1, sp, #60	@ 0x3c
 800ea48:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 800ea4c:	f000 fe1a 	bl	800f684 <uxr_parse_base_object_request>
 800ea50:	fa1f f886 	uxth.w	r8, r6
 800ea54:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 800ea58:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ea5a:	f8bd 9032 	ldrh.w	r9, [sp, #50]	@ 0x32
 800ea5e:	9110      	str	r1, [sp, #64]	@ 0x40
 800ea60:	f007 070e 	and.w	r7, r7, #14
 800ea64:	b136      	cbz	r6, 800ea74 <read_submessage_list+0x1bc>
 800ea66:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800ea6a:	9300      	str	r3, [sp, #0]
 800ea6c:	464a      	mov	r2, r9
 800ea6e:	2300      	movs	r3, #0
 800ea70:	4620      	mov	r0, r4
 800ea72:	47b0      	blx	r6
 800ea74:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 800ea76:	b16b      	cbz	r3, 800ea94 <read_submessage_list+0x1dc>
 800ea78:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800ea7a:	2100      	movs	r1, #0
 800ea7c:	3802      	subs	r0, #2
 800ea7e:	e002      	b.n	800ea86 <read_submessage_list+0x1ce>
 800ea80:	3101      	adds	r1, #1
 800ea82:	428b      	cmp	r3, r1
 800ea84:	d006      	beq.n	800ea94 <read_submessage_list+0x1dc>
 800ea86:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 800ea8a:	454e      	cmp	r6, r9
 800ea8c:	d1f8      	bne.n	800ea80 <read_submessage_list+0x1c8>
 800ea8e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800ea90:	2200      	movs	r2, #0
 800ea92:	545a      	strb	r2, [r3, r1]
 800ea94:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 800ea98:	9102      	str	r1, [sp, #8]
 800ea9a:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ea9c:	9101      	str	r1, [sp, #4]
 800ea9e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800eaa0:	9100      	str	r1, [sp, #0]
 800eaa2:	463b      	mov	r3, r7
 800eaa4:	4642      	mov	r2, r8
 800eaa6:	4629      	mov	r1, r5
 800eaa8:	4620      	mov	r0, r4
 800eaaa:	f008 fe4b 	bl	8017744 <read_submessage_format>
 800eaae:	e709      	b.n	800e8c4 <read_submessage_list+0xc>
 800eab0:	4629      	mov	r1, r5
 800eab2:	4620      	mov	r0, r4
 800eab4:	f7ff feb8 	bl	800e828 <read_submessage_info>
 800eab8:	e704      	b.n	800e8c4 <read_submessage_list+0xc>
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d03c      	beq.n	800eb38 <read_submessage_list+0x280>
 800eabe:	a910      	add	r1, sp, #64	@ 0x40
 800eac0:	4628      	mov	r0, r5
 800eac2:	f002 f813 	bl	8010aec <uxr_deserialize_STATUS_Payload>
 800eac6:	a90e      	add	r1, sp, #56	@ 0x38
 800eac8:	a810      	add	r0, sp, #64	@ 0x40
 800eaca:	aa0d      	add	r2, sp, #52	@ 0x34
 800eacc:	f000 fdda 	bl	800f684 <uxr_parse_base_object_request>
 800ead0:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 800ead4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ead6:	f89d 8044 	ldrb.w	r8, [sp, #68]	@ 0x44
 800eada:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 800eade:	910f      	str	r1, [sp, #60]	@ 0x3c
 800eae0:	b136      	cbz	r6, 800eaf0 <read_submessage_list+0x238>
 800eae2:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800eae6:	9300      	str	r3, [sp, #0]
 800eae8:	463a      	mov	r2, r7
 800eaea:	4643      	mov	r3, r8
 800eaec:	4620      	mov	r0, r4
 800eaee:	47b0      	blx	r6
 800eaf0:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 800eaf2:	2a00      	cmp	r2, #0
 800eaf4:	f43f aee6 	beq.w	800e8c4 <read_submessage_list+0xc>
 800eaf8:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800eafa:	2100      	movs	r1, #0
 800eafc:	3802      	subs	r0, #2
 800eafe:	e003      	b.n	800eb08 <read_submessage_list+0x250>
 800eb00:	3101      	adds	r1, #1
 800eb02:	4291      	cmp	r1, r2
 800eb04:	f43f aede 	beq.w	800e8c4 <read_submessage_list+0xc>
 800eb08:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 800eb0c:	42be      	cmp	r6, r7
 800eb0e:	d1f7      	bne.n	800eb00 <read_submessage_list+0x248>
 800eb10:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800eb12:	f803 8001 	strb.w	r8, [r3, r1]
 800eb16:	e6d5      	b.n	800e8c4 <read_submessage_list+0xc>
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	f47f aed3 	bne.w	800e8c4 <read_submessage_list+0xc>
 800eb1e:	4629      	mov	r1, r5
 800eb20:	4620      	mov	r0, r4
 800eb22:	f000 fcf7 	bl	800f514 <uxr_read_create_session_status>
 800eb26:	e6cd      	b.n	800e8c4 <read_submessage_list+0xc>
 800eb28:	4629      	mov	r1, r5
 800eb2a:	4620      	mov	r0, r4
 800eb2c:	f7ff fd32 	bl	800e594 <read_submessage_get_info>
 800eb30:	e6c8      	b.n	800e8c4 <read_submessage_list+0xc>
 800eb32:	b017      	add	sp, #92	@ 0x5c
 800eb34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb38:	4629      	mov	r1, r5
 800eb3a:	4620      	mov	r0, r4
 800eb3c:	f000 fcf8 	bl	800f530 <uxr_read_delete_session_status>
 800eb40:	e6c0      	b.n	800e8c4 <read_submessage_list+0xc>
 800eb42:	f000 ff2b 	bl	800f99c <uxr_nanos>
 800eb46:	e9dd 7214 	ldrd	r7, r2, [sp, #80]	@ 0x50
 800eb4a:	f8df c048 	ldr.w	ip, [pc, #72]	@ 800eb94 <read_submessage_list+0x2dc>
 800eb4e:	4633      	mov	r3, r6
 800eb50:	fbc7 230c 	smlal	r2, r3, r7, ip
 800eb54:	1810      	adds	r0, r2, r0
 800eb56:	eb43 0301 	adc.w	r3, r3, r1
 800eb5a:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 800eb5e:	46b6      	mov	lr, r6
 800eb60:	fbc1 2e0c 	smlal	r2, lr, r1, ip
 800eb64:	e9dd 1710 	ldrd	r1, r7, [sp, #64]	@ 0x40
 800eb68:	fbc1 760c 	smlal	r7, r6, r1, ip
 800eb6c:	19d2      	adds	r2, r2, r7
 800eb6e:	eb4e 0106 	adc.w	r1, lr, r6
 800eb72:	1a80      	subs	r0, r0, r2
 800eb74:	eb63 0301 	sbc.w	r3, r3, r1
 800eb78:	0fda      	lsrs	r2, r3, #31
 800eb7a:	1812      	adds	r2, r2, r0
 800eb7c:	f143 0300 	adc.w	r3, r3, #0
 800eb80:	0852      	lsrs	r2, r2, #1
 800eb82:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 800eb86:	105b      	asrs	r3, r3, #1
 800eb88:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 800eb8c:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 800eb90:	e6f8      	b.n	800e984 <read_submessage_list+0xcc>
 800eb92:	bf00      	nop
 800eb94:	3b9aca00 	.word	0x3b9aca00

0800eb98 <listen_message_reliably>:
 800eb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb9c:	f1b1 0b00 	subs.w	fp, r1, #0
 800eba0:	b09f      	sub	sp, #124	@ 0x7c
 800eba2:	4606      	mov	r6, r0
 800eba4:	bfb8      	it	lt
 800eba6:	f06f 4b00 	mvnlt.w	fp, #2147483648	@ 0x80000000
 800ebaa:	f000 fedd 	bl	800f968 <uxr_millis>
 800ebae:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800ebb2:	9003      	str	r0, [sp, #12]
 800ebb4:	9104      	str	r1, [sp, #16]
 800ebb6:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800ebba:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	f000 80a4 	beq.w	800ed0c <listen_message_reliably+0x174>
 800ebc4:	2500      	movs	r5, #0
 800ebc6:	e9cd b806 	strd	fp, r8, [sp, #24]
 800ebca:	f106 0420 	add.w	r4, r6, #32
 800ebce:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ebd2:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 800ebd6:	4628      	mov	r0, r5
 800ebd8:	e011      	b.n	800ebfe <listen_message_reliably+0x66>
 800ebda:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 800ebde:	42ba      	cmp	r2, r7
 800ebe0:	eb73 0109 	sbcs.w	r1, r3, r9
 800ebe4:	bfb8      	it	lt
 800ebe6:	4699      	movlt	r9, r3
 800ebe8:	f105 0501 	add.w	r5, r5, #1
 800ebec:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800ebf0:	b2e8      	uxtb	r0, r5
 800ebf2:	bfb8      	it	lt
 800ebf4:	4617      	movlt	r7, r2
 800ebf6:	4283      	cmp	r3, r0
 800ebf8:	f104 0428 	add.w	r4, r4, #40	@ 0x28
 800ebfc:	d94a      	bls.n	800ec94 <listen_message_reliably+0xfc>
 800ebfe:	2201      	movs	r2, #1
 800ec00:	2102      	movs	r1, #2
 800ec02:	f000 fd4f 	bl	800f6a4 <uxr_stream_id>
 800ec06:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 800ec0a:	4601      	mov	r1, r0
 800ec0c:	4620      	mov	r0, r4
 800ec0e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ec10:	f008 fc74 	bl	80174fc <uxr_update_output_stream_heartbeat_timestamp>
 800ec14:	2800      	cmp	r0, #0
 800ec16:	d0e0      	beq.n	800ebda <listen_message_reliably+0x42>
 800ec18:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 800ec1c:	f89d b02d 	ldrb.w	fp, [sp, #45]	@ 0x2d
 800ec20:	9305      	str	r3, [sp, #20]
 800ec22:	4630      	mov	r0, r6
 800ec24:	f000 fd08 	bl	800f638 <uxr_session_header_offset>
 800ec28:	f10d 0858 	add.w	r8, sp, #88	@ 0x58
 800ec2c:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 800ec30:	9000      	str	r0, [sp, #0]
 800ec32:	a90e      	add	r1, sp, #56	@ 0x38
 800ec34:	4640      	mov	r0, r8
 800ec36:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	2211      	movs	r2, #17
 800ec3e:	f7fc fa75 	bl	800b12c <ucdr_init_buffer_origin_offset>
 800ec42:	2300      	movs	r3, #0
 800ec44:	2205      	movs	r2, #5
 800ec46:	210b      	movs	r1, #11
 800ec48:	4640      	mov	r0, r8
 800ec4a:	f000 fe47 	bl	800f8dc <uxr_buffer_submessage_header>
 800ec4e:	f8bb 0032 	ldrh.w	r0, [fp, #50]	@ 0x32
 800ec52:	2101      	movs	r1, #1
 800ec54:	f008 fe4a 	bl	80178ec <uxr_seq_num_add>
 800ec58:	f8bb 3030 	ldrh.w	r3, [fp, #48]	@ 0x30
 800ec5c:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
 800ec60:	4602      	mov	r2, r0
 800ec62:	9b05      	ldr	r3, [sp, #20]
 800ec64:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
 800ec68:	a90c      	add	r1, sp, #48	@ 0x30
 800ec6a:	4640      	mov	r0, r8
 800ec6c:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 800ec70:	f001 fff4 	bl	8010c5c <uxr_serialize_HEARTBEAT_Payload>
 800ec74:	2200      	movs	r2, #0
 800ec76:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ec78:	4611      	mov	r1, r2
 800ec7a:	4630      	mov	r0, r6
 800ec7c:	f000 fc88 	bl	800f590 <uxr_stamp_session_header>
 800ec80:	4640      	mov	r0, r8
 800ec82:	f7fc fa91 	bl	800b1a8 <ucdr_buffer_length>
 800ec86:	4602      	mov	r2, r0
 800ec88:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 800ec8a:	a90e      	add	r1, sp, #56	@ 0x38
 800ec8c:	e9d0 0300 	ldrd	r0, r3, [r0]
 800ec90:	4798      	blx	r3
 800ec92:	e7a2      	b.n	800ebda <listen_message_reliably+0x42>
 800ec94:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800ec98:	4599      	cmp	r9, r3
 800ec9a:	bf08      	it	eq
 800ec9c:	f1b7 3fff 	cmpeq.w	r7, #4294967295	@ 0xffffffff
 800eca0:	e9dd b806 	ldrd	fp, r8, [sp, #24]
 800eca4:	d032      	beq.n	800ed0c <listen_message_reliably+0x174>
 800eca6:	9b03      	ldr	r3, [sp, #12]
 800eca8:	1aff      	subs	r7, r7, r3
 800ecaa:	2f00      	cmp	r7, #0
 800ecac:	bf08      	it	eq
 800ecae:	2701      	moveq	r7, #1
 800ecb0:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800ecb2:	455f      	cmp	r7, fp
 800ecb4:	bfa8      	it	ge
 800ecb6:	465f      	movge	r7, fp
 800ecb8:	689c      	ldr	r4, [r3, #8]
 800ecba:	6818      	ldr	r0, [r3, #0]
 800ecbc:	4642      	mov	r2, r8
 800ecbe:	463b      	mov	r3, r7
 800ecc0:	4651      	mov	r1, sl
 800ecc2:	47a0      	blx	r4
 800ecc4:	ebab 0b07 	sub.w	fp, fp, r7
 800ecc8:	b958      	cbnz	r0, 800ece2 <listen_message_reliably+0x14a>
 800ecca:	f1bb 0f00 	cmp.w	fp, #0
 800ecce:	dd44      	ble.n	800ed5a <listen_message_reliably+0x1c2>
 800ecd0:	f000 fe4a 	bl	800f968 <uxr_millis>
 800ecd4:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d03c      	beq.n	800ed56 <listen_message_reliably+0x1be>
 800ecdc:	e9cd 0103 	strd	r0, r1, [sp, #12]
 800ece0:	e770      	b.n	800ebc4 <listen_message_reliably+0x2c>
 800ece2:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 800ece6:	4604      	mov	r4, r0
 800ece8:	a80e      	add	r0, sp, #56	@ 0x38
 800ecea:	f7fc fa31 	bl	800b150 <ucdr_init_buffer>
 800ecee:	2500      	movs	r5, #0
 800ecf0:	f10d 0322 	add.w	r3, sp, #34	@ 0x22
 800ecf4:	aa08      	add	r2, sp, #32
 800ecf6:	a90e      	add	r1, sp, #56	@ 0x38
 800ecf8:	4630      	mov	r0, r6
 800ecfa:	f88d 5020 	strb.w	r5, [sp, #32]
 800ecfe:	f000 fc5d 	bl	800f5bc <uxr_read_session_header>
 800ed02:	b928      	cbnz	r0, 800ed10 <listen_message_reliably+0x178>
 800ed04:	4620      	mov	r0, r4
 800ed06:	b01f      	add	sp, #124	@ 0x7c
 800ed08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed0c:	465f      	mov	r7, fp
 800ed0e:	e7cc      	b.n	800ecaa <listen_message_reliably+0x112>
 800ed10:	4629      	mov	r1, r5
 800ed12:	f89d 0020 	ldrb.w	r0, [sp, #32]
 800ed16:	f000 fce1 	bl	800f6dc <uxr_stream_id_from_raw>
 800ed1a:	f3c0 4707 	ubfx	r7, r0, #16, #8
 800ed1e:	2f01      	cmp	r7, #1
 800ed20:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 800ed24:	f8bd a022 	ldrh.w	sl, [sp, #34]	@ 0x22
 800ed28:	fa5f f880 	uxtb.w	r8, r0
 800ed2c:	f3c0 2507 	ubfx	r5, r0, #8, #8
 800ed30:	d050      	beq.n	800edd4 <listen_message_reliably+0x23c>
 800ed32:	2f02      	cmp	r7, #2
 800ed34:	d016      	beq.n	800ed64 <listen_message_reliably+0x1cc>
 800ed36:	2f00      	cmp	r7, #0
 800ed38:	d1e4      	bne.n	800ed04 <listen_message_reliably+0x16c>
 800ed3a:	4639      	mov	r1, r7
 800ed3c:	4638      	mov	r0, r7
 800ed3e:	f000 fccd 	bl	800f6dc <uxr_stream_id_from_raw>
 800ed42:	a90e      	add	r1, sp, #56	@ 0x38
 800ed44:	4602      	mov	r2, r0
 800ed46:	4630      	mov	r0, r6
 800ed48:	920c      	str	r2, [sp, #48]	@ 0x30
 800ed4a:	f7ff fdb5 	bl	800e8b8 <read_submessage_list>
 800ed4e:	4620      	mov	r0, r4
 800ed50:	b01f      	add	sp, #124	@ 0x7c
 800ed52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed56:	465f      	mov	r7, fp
 800ed58:	e7aa      	b.n	800ecb0 <listen_message_reliably+0x118>
 800ed5a:	4604      	mov	r4, r0
 800ed5c:	4620      	mov	r0, r4
 800ed5e:	b01f      	add	sp, #124	@ 0x7c
 800ed60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed64:	4629      	mov	r1, r5
 800ed66:	f106 0008 	add.w	r0, r6, #8
 800ed6a:	f000 fd97 	bl	800f89c <uxr_get_input_reliable_stream>
 800ed6e:	4681      	mov	r9, r0
 800ed70:	b338      	cbz	r0, 800edc2 <listen_message_reliably+0x22a>
 800ed72:	a80e      	add	r0, sp, #56	@ 0x38
 800ed74:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 800ed78:	f7fc fa1a 	bl	800b1b0 <ucdr_buffer_remaining>
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	f10d 0021 	add.w	r0, sp, #33	@ 0x21
 800ed82:	9000      	str	r0, [sp, #0]
 800ed84:	465a      	mov	r2, fp
 800ed86:	4651      	mov	r1, sl
 800ed88:	4648      	mov	r0, r9
 800ed8a:	f007 ffe3 	bl	8016d54 <uxr_receive_reliable_message>
 800ed8e:	b1c0      	cbz	r0, 800edc2 <listen_message_reliably+0x22a>
 800ed90:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 800ed94:	b393      	cbz	r3, 800edfc <listen_message_reliably+0x264>
 800ed96:	af16      	add	r7, sp, #88	@ 0x58
 800ed98:	f04f 0a02 	mov.w	sl, #2
 800ed9c:	e00a      	b.n	800edb4 <listen_message_reliably+0x21c>
 800ed9e:	f88d 8030 	strb.w	r8, [sp, #48]	@ 0x30
 800eda2:	f88d 5031 	strb.w	r5, [sp, #49]	@ 0x31
 800eda6:	f88d a032 	strb.w	sl, [sp, #50]	@ 0x32
 800edaa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800edac:	4639      	mov	r1, r7
 800edae:	4630      	mov	r0, r6
 800edb0:	f7ff fd82 	bl	800e8b8 <read_submessage_list>
 800edb4:	2204      	movs	r2, #4
 800edb6:	4639      	mov	r1, r7
 800edb8:	4648      	mov	r0, r9
 800edba:	f008 f845 	bl	8016e48 <uxr_next_input_reliable_buffer_available>
 800edbe:	2800      	cmp	r0, #0
 800edc0:	d1ed      	bne.n	800ed9e <listen_message_reliably+0x206>
 800edc2:	4630      	mov	r0, r6
 800edc4:	462a      	mov	r2, r5
 800edc6:	4641      	mov	r1, r8
 800edc8:	f7ff fc1a 	bl	800e600 <write_submessage_acknack.isra.0>
 800edcc:	4620      	mov	r0, r4
 800edce:	b01f      	add	sp, #124	@ 0x7c
 800edd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edd4:	4629      	mov	r1, r5
 800edd6:	f106 0008 	add.w	r0, r6, #8
 800edda:	f000 fd55 	bl	800f888 <uxr_get_input_best_effort_stream>
 800edde:	2800      	cmp	r0, #0
 800ede0:	d090      	beq.n	800ed04 <listen_message_reliably+0x16c>
 800ede2:	4651      	mov	r1, sl
 800ede4:	f007 ff26 	bl	8016c34 <uxr_receive_best_effort_message>
 800ede8:	2800      	cmp	r0, #0
 800edea:	d08b      	beq.n	800ed04 <listen_message_reliably+0x16c>
 800edec:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 800edf0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800edf2:	a90e      	add	r1, sp, #56	@ 0x38
 800edf4:	4630      	mov	r0, r6
 800edf6:	f7ff fd5f 	bl	800e8b8 <read_submessage_list>
 800edfa:	e783      	b.n	800ed04 <listen_message_reliably+0x16c>
 800edfc:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 800ee00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ee02:	a90e      	add	r1, sp, #56	@ 0x38
 800ee04:	4630      	mov	r0, r6
 800ee06:	f7ff fd57 	bl	800e8b8 <read_submessage_list>
 800ee0a:	e7c4      	b.n	800ed96 <listen_message_reliably+0x1fe>

0800ee0c <uxr_run_session_timeout>:
 800ee0c:	b570      	push	{r4, r5, r6, lr}
 800ee0e:	4604      	mov	r4, r0
 800ee10:	460d      	mov	r5, r1
 800ee12:	f000 fda9 	bl	800f968 <uxr_millis>
 800ee16:	4606      	mov	r6, r0
 800ee18:	4620      	mov	r0, r4
 800ee1a:	f7ff fc99 	bl	800e750 <uxr_flash_output_streams>
 800ee1e:	4629      	mov	r1, r5
 800ee20:	4620      	mov	r0, r4
 800ee22:	f7ff feb9 	bl	800eb98 <listen_message_reliably>
 800ee26:	f000 fd9f 	bl	800f968 <uxr_millis>
 800ee2a:	1b81      	subs	r1, r0, r6
 800ee2c:	1a69      	subs	r1, r5, r1
 800ee2e:	2900      	cmp	r1, #0
 800ee30:	dcf6      	bgt.n	800ee20 <uxr_run_session_timeout+0x14>
 800ee32:	f104 0008 	add.w	r0, r4, #8
 800ee36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ee3a:	f000 bd39 	b.w	800f8b0 <uxr_output_streams_confirmed>
 800ee3e:	bf00      	nop

0800ee40 <uxr_run_session_until_data>:
 800ee40:	b570      	push	{r4, r5, r6, lr}
 800ee42:	4604      	mov	r4, r0
 800ee44:	460d      	mov	r5, r1
 800ee46:	f000 fd8f 	bl	800f968 <uxr_millis>
 800ee4a:	4606      	mov	r6, r0
 800ee4c:	4620      	mov	r0, r4
 800ee4e:	f7ff fc7f 	bl	800e750 <uxr_flash_output_streams>
 800ee52:	2300      	movs	r3, #0
 800ee54:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 800ee58:	4629      	mov	r1, r5
 800ee5a:	e005      	b.n	800ee68 <uxr_run_session_until_data+0x28>
 800ee5c:	f000 fd84 	bl	800f968 <uxr_millis>
 800ee60:	1b81      	subs	r1, r0, r6
 800ee62:	1a69      	subs	r1, r5, r1
 800ee64:	2900      	cmp	r1, #0
 800ee66:	dd07      	ble.n	800ee78 <uxr_run_session_until_data+0x38>
 800ee68:	4620      	mov	r0, r4
 800ee6a:	f7ff fe95 	bl	800eb98 <listen_message_reliably>
 800ee6e:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 800ee72:	2800      	cmp	r0, #0
 800ee74:	d0f2      	beq.n	800ee5c <uxr_run_session_until_data+0x1c>
 800ee76:	bd70      	pop	{r4, r5, r6, pc}
 800ee78:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 800ee7c:	bd70      	pop	{r4, r5, r6, pc}
 800ee7e:	bf00      	nop

0800ee80 <uxr_run_session_until_confirm_delivery>:
 800ee80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee84:	4606      	mov	r6, r0
 800ee86:	460d      	mov	r5, r1
 800ee88:	f000 fd6e 	bl	800f968 <uxr_millis>
 800ee8c:	4607      	mov	r7, r0
 800ee8e:	4630      	mov	r0, r6
 800ee90:	f7ff fc5e 	bl	800e750 <uxr_flash_output_streams>
 800ee94:	2d00      	cmp	r5, #0
 800ee96:	db16      	blt.n	800eec6 <uxr_run_session_until_confirm_delivery+0x46>
 800ee98:	462c      	mov	r4, r5
 800ee9a:	f106 0808 	add.w	r8, r6, #8
 800ee9e:	e008      	b.n	800eeb2 <uxr_run_session_until_confirm_delivery+0x32>
 800eea0:	4621      	mov	r1, r4
 800eea2:	4630      	mov	r0, r6
 800eea4:	f7ff fe78 	bl	800eb98 <listen_message_reliably>
 800eea8:	f000 fd5e 	bl	800f968 <uxr_millis>
 800eeac:	1bc1      	subs	r1, r0, r7
 800eeae:	1a6c      	subs	r4, r5, r1
 800eeb0:	d404      	bmi.n	800eebc <uxr_run_session_until_confirm_delivery+0x3c>
 800eeb2:	4640      	mov	r0, r8
 800eeb4:	f000 fcfc 	bl	800f8b0 <uxr_output_streams_confirmed>
 800eeb8:	2800      	cmp	r0, #0
 800eeba:	d0f1      	beq.n	800eea0 <uxr_run_session_until_confirm_delivery+0x20>
 800eebc:	4640      	mov	r0, r8
 800eebe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eec2:	f000 bcf5 	b.w	800f8b0 <uxr_output_streams_confirmed>
 800eec6:	f106 0808 	add.w	r8, r6, #8
 800eeca:	e7f7      	b.n	800eebc <uxr_run_session_until_confirm_delivery+0x3c>

0800eecc <uxr_run_session_until_all_status>:
 800eecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eed0:	9c08      	ldr	r4, [sp, #32]
 800eed2:	4605      	mov	r5, r0
 800eed4:	460f      	mov	r7, r1
 800eed6:	4690      	mov	r8, r2
 800eed8:	461e      	mov	r6, r3
 800eeda:	f7ff fc39 	bl	800e750 <uxr_flash_output_streams>
 800eede:	b124      	cbz	r4, 800eeea <uxr_run_session_until_all_status+0x1e>
 800eee0:	4622      	mov	r2, r4
 800eee2:	21ff      	movs	r1, #255	@ 0xff
 800eee4:	4630      	mov	r0, r6
 800eee6:	f00a fe7f 	bl	8019be8 <memset>
 800eeea:	e9c5 861d 	strd	r8, r6, [r5, #116]	@ 0x74
 800eeee:	67ec      	str	r4, [r5, #124]	@ 0x7c
 800eef0:	f000 fd3a 	bl	800f968 <uxr_millis>
 800eef4:	4639      	mov	r1, r7
 800eef6:	4681      	mov	r9, r0
 800eef8:	4628      	mov	r0, r5
 800eefa:	f7ff fe4d 	bl	800eb98 <listen_message_reliably>
 800eefe:	f000 fd33 	bl	800f968 <uxr_millis>
 800ef02:	eba0 0109 	sub.w	r1, r0, r9
 800ef06:	1a79      	subs	r1, r7, r1
 800ef08:	b36c      	cbz	r4, 800ef66 <uxr_run_session_until_all_status+0x9a>
 800ef0a:	1e70      	subs	r0, r6, #1
 800ef0c:	46c6      	mov	lr, r8
 800ef0e:	1902      	adds	r2, r0, r4
 800ef10:	4684      	mov	ip, r0
 800ef12:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800ef16:	2bff      	cmp	r3, #255	@ 0xff
 800ef18:	d007      	beq.n	800ef2a <uxr_run_session_until_all_status+0x5e>
 800ef1a:	4594      	cmp	ip, r2
 800ef1c:	d00f      	beq.n	800ef3e <uxr_run_session_until_all_status+0x72>
 800ef1e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800ef22:	2bff      	cmp	r3, #255	@ 0xff
 800ef24:	f10e 0e02 	add.w	lr, lr, #2
 800ef28:	d1f7      	bne.n	800ef1a <uxr_run_session_until_all_status+0x4e>
 800ef2a:	4594      	cmp	ip, r2
 800ef2c:	f8be 3000 	ldrh.w	r3, [lr]
 800ef30:	d014      	beq.n	800ef5c <uxr_run_session_until_all_status+0x90>
 800ef32:	f10e 0e02 	add.w	lr, lr, #2
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d0eb      	beq.n	800ef12 <uxr_run_session_until_all_status+0x46>
 800ef3a:	2900      	cmp	r1, #0
 800ef3c:	dcdc      	bgt.n	800eef8 <uxr_run_session_until_all_status+0x2c>
 800ef3e:	2300      	movs	r3, #0
 800ef40:	67eb      	str	r3, [r5, #124]	@ 0x7c
 800ef42:	e001      	b.n	800ef48 <uxr_run_session_until_all_status+0x7c>
 800ef44:	2b01      	cmp	r3, #1
 800ef46:	d812      	bhi.n	800ef6e <uxr_run_session_until_all_status+0xa2>
 800ef48:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800ef4c:	4290      	cmp	r0, r2
 800ef4e:	d1f9      	bne.n	800ef44 <uxr_run_session_until_all_status+0x78>
 800ef50:	2b01      	cmp	r3, #1
 800ef52:	bf8c      	ite	hi
 800ef54:	2000      	movhi	r0, #0
 800ef56:	2001      	movls	r0, #1
 800ef58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef5c:	2900      	cmp	r1, #0
 800ef5e:	ddee      	ble.n	800ef3e <uxr_run_session_until_all_status+0x72>
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d1c9      	bne.n	800eef8 <uxr_run_session_until_all_status+0x2c>
 800ef64:	e7eb      	b.n	800ef3e <uxr_run_session_until_all_status+0x72>
 800ef66:	67ec      	str	r4, [r5, #124]	@ 0x7c
 800ef68:	2001      	movs	r0, #1
 800ef6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef6e:	2000      	movs	r0, #0
 800ef70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef74:	0000      	movs	r0, r0
	...

0800ef78 <uxr_sync_session>:
 800ef78:	b570      	push	{r4, r5, r6, lr}
 800ef7a:	b092      	sub	sp, #72	@ 0x48
 800ef7c:	4604      	mov	r4, r0
 800ef7e:	460d      	mov	r5, r1
 800ef80:	f000 fb5a 	bl	800f638 <uxr_session_header_offset>
 800ef84:	2214      	movs	r2, #20
 800ef86:	eb0d 0102 	add.w	r1, sp, r2
 800ef8a:	9000      	str	r0, [sp, #0]
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	a80a      	add	r0, sp, #40	@ 0x28
 800ef90:	f7fc f8cc 	bl	800b12c <ucdr_init_buffer_origin_offset>
 800ef94:	2300      	movs	r3, #0
 800ef96:	2208      	movs	r2, #8
 800ef98:	210e      	movs	r1, #14
 800ef9a:	a80a      	add	r0, sp, #40	@ 0x28
 800ef9c:	f000 fc9e 	bl	800f8dc <uxr_buffer_submessage_header>
 800efa0:	f000 fcfc 	bl	800f99c <uxr_nanos>
 800efa4:	a318      	add	r3, pc, #96	@ (adr r3, 800f008 <uxr_sync_session+0x90>)
 800efa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efaa:	f7f1 fe65 	bl	8000c78 <__aeabi_ldivmod>
 800efae:	a903      	add	r1, sp, #12
 800efb0:	e9cd 0203 	strd	r0, r2, [sp, #12]
 800efb4:	a80a      	add	r0, sp, #40	@ 0x28
 800efb6:	f001 fe77 	bl	8010ca8 <uxr_serialize_TIMESTAMP_Payload>
 800efba:	2200      	movs	r2, #0
 800efbc:	4611      	mov	r1, r2
 800efbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800efc0:	4620      	mov	r0, r4
 800efc2:	f000 fae5 	bl	800f590 <uxr_stamp_session_header>
 800efc6:	a80a      	add	r0, sp, #40	@ 0x28
 800efc8:	f7fc f8ee 	bl	800b1a8 <ucdr_buffer_length>
 800efcc:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800efce:	4602      	mov	r2, r0
 800efd0:	a905      	add	r1, sp, #20
 800efd2:	e9d3 0600 	ldrd	r0, r6, [r3]
 800efd6:	47b0      	blx	r6
 800efd8:	f000 fcc6 	bl	800f968 <uxr_millis>
 800efdc:	2300      	movs	r3, #0
 800efde:	4606      	mov	r6, r0
 800efe0:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 800efe4:	4629      	mov	r1, r5
 800efe6:	e000      	b.n	800efea <uxr_sync_session+0x72>
 800efe8:	b950      	cbnz	r0, 800f000 <uxr_sync_session+0x88>
 800efea:	4620      	mov	r0, r4
 800efec:	f7ff fdd4 	bl	800eb98 <listen_message_reliably>
 800eff0:	f000 fcba 	bl	800f968 <uxr_millis>
 800eff4:	1b81      	subs	r1, r0, r6
 800eff6:	1a69      	subs	r1, r5, r1
 800eff8:	2900      	cmp	r1, #0
 800effa:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 800effe:	dcf3      	bgt.n	800efe8 <uxr_sync_session+0x70>
 800f000:	b012      	add	sp, #72	@ 0x48
 800f002:	bd70      	pop	{r4, r5, r6, pc}
 800f004:	f3af 8000 	nop.w
 800f008:	3b9aca00 	.word	0x3b9aca00
 800f00c:	00000000 	.word	0x00000000

0800f010 <wait_session_status>:
 800f010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f014:	4604      	mov	r4, r0
 800f016:	20ff      	movs	r0, #255	@ 0xff
 800f018:	b09f      	sub	sp, #124	@ 0x7c
 800f01a:	7160      	strb	r0, [r4, #5]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	f000 80bb 	beq.w	800f198 <wait_session_status+0x188>
 800f022:	4692      	mov	sl, r2
 800f024:	469b      	mov	fp, r3
 800f026:	f04f 0800 	mov.w	r8, #0
 800f02a:	9105      	str	r1, [sp, #20]
 800f02c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f02e:	9905      	ldr	r1, [sp, #20]
 800f030:	e9d3 0500 	ldrd	r0, r5, [r3]
 800f034:	4652      	mov	r2, sl
 800f036:	47a8      	blx	r5
 800f038:	f000 fc96 	bl	800f968 <uxr_millis>
 800f03c:	2700      	movs	r7, #0
 800f03e:	4605      	mov	r5, r0
 800f040:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f044:	e009      	b.n	800f05a <wait_session_status+0x4a>
 800f046:	f000 fc8f 	bl	800f968 <uxr_millis>
 800f04a:	1b43      	subs	r3, r0, r5
 800f04c:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 800f050:	2b00      	cmp	r3, #0
 800f052:	7962      	ldrb	r2, [r4, #5]
 800f054:	dd3d      	ble.n	800f0d2 <wait_session_status+0xc2>
 800f056:	2aff      	cmp	r2, #255	@ 0xff
 800f058:	d13b      	bne.n	800f0d2 <wait_session_status+0xc2>
 800f05a:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800f05c:	a90a      	add	r1, sp, #40	@ 0x28
 800f05e:	6896      	ldr	r6, [r2, #8]
 800f060:	6810      	ldr	r0, [r2, #0]
 800f062:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f064:	47b0      	blx	r6
 800f066:	2800      	cmp	r0, #0
 800f068:	d0ed      	beq.n	800f046 <wait_session_status+0x36>
 800f06a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 800f06e:	a80e      	add	r0, sp, #56	@ 0x38
 800f070:	f7fc f86e 	bl	800b150 <ucdr_init_buffer>
 800f074:	f10d 0326 	add.w	r3, sp, #38	@ 0x26
 800f078:	aa09      	add	r2, sp, #36	@ 0x24
 800f07a:	a90e      	add	r1, sp, #56	@ 0x38
 800f07c:	4620      	mov	r0, r4
 800f07e:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 800f082:	f000 fa9b 	bl	800f5bc <uxr_read_session_header>
 800f086:	2800      	cmp	r0, #0
 800f088:	d0dd      	beq.n	800f046 <wait_session_status+0x36>
 800f08a:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 800f08e:	2100      	movs	r1, #0
 800f090:	f000 fb24 	bl	800f6dc <uxr_stream_id_from_raw>
 800f094:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800f098:	9304      	str	r3, [sp, #16]
 800f09a:	f3c0 4907 	ubfx	r9, r0, #16, #8
 800f09e:	b2c3      	uxtb	r3, r0
 800f0a0:	f1b9 0f01 	cmp.w	r9, #1
 800f0a4:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 800f0a8:	9303      	str	r3, [sp, #12]
 800f0aa:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800f0ae:	d05d      	beq.n	800f16c <wait_session_status+0x15c>
 800f0b0:	f1b9 0f02 	cmp.w	r9, #2
 800f0b4:	d01a      	beq.n	800f0ec <wait_session_status+0xdc>
 800f0b6:	f1b9 0f00 	cmp.w	r9, #0
 800f0ba:	d1c4      	bne.n	800f046 <wait_session_status+0x36>
 800f0bc:	4649      	mov	r1, r9
 800f0be:	4648      	mov	r0, r9
 800f0c0:	f000 fb0c 	bl	800f6dc <uxr_stream_id_from_raw>
 800f0c4:	a90e      	add	r1, sp, #56	@ 0x38
 800f0c6:	4602      	mov	r2, r0
 800f0c8:	900d      	str	r0, [sp, #52]	@ 0x34
 800f0ca:	4620      	mov	r0, r4
 800f0cc:	f7ff fbf4 	bl	800e8b8 <read_submessage_list>
 800f0d0:	e7b9      	b.n	800f046 <wait_session_status+0x36>
 800f0d2:	f108 0801 	add.w	r8, r8, #1
 800f0d6:	45c3      	cmp	fp, r8
 800f0d8:	d001      	beq.n	800f0de <wait_session_status+0xce>
 800f0da:	2aff      	cmp	r2, #255	@ 0xff
 800f0dc:	d0a6      	beq.n	800f02c <wait_session_status+0x1c>
 800f0de:	f1b2 00ff 	subs.w	r0, r2, #255	@ 0xff
 800f0e2:	bf18      	it	ne
 800f0e4:	2001      	movne	r0, #1
 800f0e6:	b01f      	add	sp, #124	@ 0x7c
 800f0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0ec:	4631      	mov	r1, r6
 800f0ee:	f104 0008 	add.w	r0, r4, #8
 800f0f2:	f000 fbd3 	bl	800f89c <uxr_get_input_reliable_stream>
 800f0f6:	9006      	str	r0, [sp, #24]
 800f0f8:	2800      	cmp	r0, #0
 800f0fa:	d031      	beq.n	800f160 <wait_session_status+0x150>
 800f0fc:	aa0e      	add	r2, sp, #56	@ 0x38
 800f0fe:	4610      	mov	r0, r2
 800f100:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800f102:	9207      	str	r2, [sp, #28]
 800f104:	f7fc f854 	bl	800b1b0 <ucdr_buffer_remaining>
 800f108:	4603      	mov	r3, r0
 800f10a:	f10d 0025 	add.w	r0, sp, #37	@ 0x25
 800f10e:	9000      	str	r0, [sp, #0]
 800f110:	9a07      	ldr	r2, [sp, #28]
 800f112:	9904      	ldr	r1, [sp, #16]
 800f114:	9806      	ldr	r0, [sp, #24]
 800f116:	f007 fe1d 	bl	8016d54 <uxr_receive_reliable_message>
 800f11a:	b308      	cbz	r0, 800f160 <wait_session_status+0x150>
 800f11c:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 800f120:	2b00      	cmp	r3, #0
 800f122:	d041      	beq.n	800f1a8 <wait_session_status+0x198>
 800f124:	f8cd 8010 	str.w	r8, [sp, #16]
 800f128:	9507      	str	r5, [sp, #28]
 800f12a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f12e:	9d06      	ldr	r5, [sp, #24]
 800f130:	f04f 0902 	mov.w	r9, #2
 800f134:	e00a      	b.n	800f14c <wait_session_status+0x13c>
 800f136:	f88d 8034 	strb.w	r8, [sp, #52]	@ 0x34
 800f13a:	f88d 6035 	strb.w	r6, [sp, #53]	@ 0x35
 800f13e:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800f142:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f144:	a916      	add	r1, sp, #88	@ 0x58
 800f146:	4620      	mov	r0, r4
 800f148:	f7ff fbb6 	bl	800e8b8 <read_submessage_list>
 800f14c:	2204      	movs	r2, #4
 800f14e:	a916      	add	r1, sp, #88	@ 0x58
 800f150:	4628      	mov	r0, r5
 800f152:	f007 fe79 	bl	8016e48 <uxr_next_input_reliable_buffer_available>
 800f156:	2800      	cmp	r0, #0
 800f158:	d1ed      	bne.n	800f136 <wait_session_status+0x126>
 800f15a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800f15e:	9d07      	ldr	r5, [sp, #28]
 800f160:	9903      	ldr	r1, [sp, #12]
 800f162:	4632      	mov	r2, r6
 800f164:	4620      	mov	r0, r4
 800f166:	f7ff fa4b 	bl	800e600 <write_submessage_acknack.isra.0>
 800f16a:	e76c      	b.n	800f046 <wait_session_status+0x36>
 800f16c:	4631      	mov	r1, r6
 800f16e:	f104 0008 	add.w	r0, r4, #8
 800f172:	f000 fb89 	bl	800f888 <uxr_get_input_best_effort_stream>
 800f176:	2800      	cmp	r0, #0
 800f178:	f43f af65 	beq.w	800f046 <wait_session_status+0x36>
 800f17c:	9904      	ldr	r1, [sp, #16]
 800f17e:	f007 fd59 	bl	8016c34 <uxr_receive_best_effort_message>
 800f182:	2800      	cmp	r0, #0
 800f184:	f43f af5f 	beq.w	800f046 <wait_session_status+0x36>
 800f188:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800f18c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f18e:	a90e      	add	r1, sp, #56	@ 0x38
 800f190:	4620      	mov	r0, r4
 800f192:	f7ff fb91 	bl	800e8b8 <read_submessage_list>
 800f196:	e756      	b.n	800f046 <wait_session_status+0x36>
 800f198:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f19a:	e9d3 0400 	ldrd	r0, r4, [r3]
 800f19e:	47a0      	blx	r4
 800f1a0:	2001      	movs	r0, #1
 800f1a2:	b01f      	add	sp, #124	@ 0x7c
 800f1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1a8:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800f1ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f1ae:	a90e      	add	r1, sp, #56	@ 0x38
 800f1b0:	4620      	mov	r0, r4
 800f1b2:	f7ff fb81 	bl	800e8b8 <read_submessage_list>
 800f1b6:	e7b5      	b.n	800f124 <wait_session_status+0x114>

0800f1b8 <uxr_delete_session_retries>:
 800f1b8:	b530      	push	{r4, r5, lr}
 800f1ba:	b08f      	sub	sp, #60	@ 0x3c
 800f1bc:	4604      	mov	r4, r0
 800f1be:	460d      	mov	r5, r1
 800f1c0:	f000 fa3a 	bl	800f638 <uxr_session_header_offset>
 800f1c4:	2300      	movs	r3, #0
 800f1c6:	2210      	movs	r2, #16
 800f1c8:	9000      	str	r0, [sp, #0]
 800f1ca:	a902      	add	r1, sp, #8
 800f1cc:	a806      	add	r0, sp, #24
 800f1ce:	f7fb ffad 	bl	800b12c <ucdr_init_buffer_origin_offset>
 800f1d2:	a906      	add	r1, sp, #24
 800f1d4:	4620      	mov	r0, r4
 800f1d6:	f000 f981 	bl	800f4dc <uxr_buffer_delete_session>
 800f1da:	2200      	movs	r2, #0
 800f1dc:	4611      	mov	r1, r2
 800f1de:	9b06      	ldr	r3, [sp, #24]
 800f1e0:	4620      	mov	r0, r4
 800f1e2:	f000 f9d5 	bl	800f590 <uxr_stamp_session_header>
 800f1e6:	a806      	add	r0, sp, #24
 800f1e8:	f7fb ffde 	bl	800b1a8 <ucdr_buffer_length>
 800f1ec:	462b      	mov	r3, r5
 800f1ee:	4602      	mov	r2, r0
 800f1f0:	a902      	add	r1, sp, #8
 800f1f2:	4620      	mov	r0, r4
 800f1f4:	f7ff ff0c 	bl	800f010 <wait_session_status>
 800f1f8:	b118      	cbz	r0, 800f202 <uxr_delete_session_retries+0x4a>
 800f1fa:	7960      	ldrb	r0, [r4, #5]
 800f1fc:	fab0 f080 	clz	r0, r0
 800f200:	0940      	lsrs	r0, r0, #5
 800f202:	b00f      	add	sp, #60	@ 0x3c
 800f204:	bd30      	pop	{r4, r5, pc}
 800f206:	bf00      	nop

0800f208 <uxr_create_session>:
 800f208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f20c:	f100 0308 	add.w	r3, r0, #8
 800f210:	b0ab      	sub	sp, #172	@ 0xac
 800f212:	4604      	mov	r4, r0
 800f214:	4618      	mov	r0, r3
 800f216:	9303      	str	r3, [sp, #12]
 800f218:	f000 fa86 	bl	800f728 <uxr_reset_stream_storage>
 800f21c:	4620      	mov	r0, r4
 800f21e:	f000 fa0b 	bl	800f638 <uxr_session_header_offset>
 800f222:	2300      	movs	r3, #0
 800f224:	9000      	str	r0, [sp, #0]
 800f226:	221c      	movs	r2, #28
 800f228:	a90b      	add	r1, sp, #44	@ 0x2c
 800f22a:	a812      	add	r0, sp, #72	@ 0x48
 800f22c:	f7fb ff7e 	bl	800b12c <ucdr_init_buffer_origin_offset>
 800f230:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f232:	8a1a      	ldrh	r2, [r3, #16]
 800f234:	3a04      	subs	r2, #4
 800f236:	b292      	uxth	r2, r2
 800f238:	a912      	add	r1, sp, #72	@ 0x48
 800f23a:	4620      	mov	r0, r4
 800f23c:	f000 f924 	bl	800f488 <uxr_buffer_create_session>
 800f240:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f242:	4620      	mov	r0, r4
 800f244:	f000 f990 	bl	800f568 <uxr_stamp_create_session_header>
 800f248:	a812      	add	r0, sp, #72	@ 0x48
 800f24a:	f7fb ffad 	bl	800b1a8 <ucdr_buffer_length>
 800f24e:	23ff      	movs	r3, #255	@ 0xff
 800f250:	4683      	mov	fp, r0
 800f252:	7163      	strb	r3, [r4, #5]
 800f254:	f04f 080a 	mov.w	r8, #10
 800f258:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f25a:	465a      	mov	r2, fp
 800f25c:	e9d3 0500 	ldrd	r0, r5, [r3]
 800f260:	a90b      	add	r1, sp, #44	@ 0x2c
 800f262:	47a8      	blx	r5
 800f264:	f000 fb80 	bl	800f968 <uxr_millis>
 800f268:	2700      	movs	r7, #0
 800f26a:	4605      	mov	r5, r0
 800f26c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f270:	e009      	b.n	800f286 <uxr_create_session+0x7e>
 800f272:	f000 fb79 	bl	800f968 <uxr_millis>
 800f276:	1b43      	subs	r3, r0, r5
 800f278:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	7962      	ldrb	r2, [r4, #5]
 800f280:	dd3d      	ble.n	800f2fe <uxr_create_session+0xf6>
 800f282:	2aff      	cmp	r2, #255	@ 0xff
 800f284:	d13b      	bne.n	800f2fe <uxr_create_session+0xf6>
 800f286:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800f288:	a907      	add	r1, sp, #28
 800f28a:	6896      	ldr	r6, [r2, #8]
 800f28c:	6810      	ldr	r0, [r2, #0]
 800f28e:	aa08      	add	r2, sp, #32
 800f290:	47b0      	blx	r6
 800f292:	2800      	cmp	r0, #0
 800f294:	d0ed      	beq.n	800f272 <uxr_create_session+0x6a>
 800f296:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 800f29a:	a81a      	add	r0, sp, #104	@ 0x68
 800f29c:	f7fb ff58 	bl	800b150 <ucdr_init_buffer>
 800f2a0:	f10d 031a 	add.w	r3, sp, #26
 800f2a4:	aa06      	add	r2, sp, #24
 800f2a6:	a91a      	add	r1, sp, #104	@ 0x68
 800f2a8:	4620      	mov	r0, r4
 800f2aa:	f88d 7018 	strb.w	r7, [sp, #24]
 800f2ae:	f000 f985 	bl	800f5bc <uxr_read_session_header>
 800f2b2:	2800      	cmp	r0, #0
 800f2b4:	d0dd      	beq.n	800f272 <uxr_create_session+0x6a>
 800f2b6:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800f2ba:	2100      	movs	r1, #0
 800f2bc:	f000 fa0e 	bl	800f6dc <uxr_stream_id_from_raw>
 800f2c0:	f3c0 4907 	ubfx	r9, r0, #16, #8
 800f2c4:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 800f2c8:	9302      	str	r3, [sp, #8]
 800f2ca:	f1b9 0f01 	cmp.w	r9, #1
 800f2ce:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 800f2d2:	fa5f fa80 	uxtb.w	sl, r0
 800f2d6:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800f2da:	d056      	beq.n	800f38a <uxr_create_session+0x182>
 800f2dc:	f1b9 0f02 	cmp.w	r9, #2
 800f2e0:	d018      	beq.n	800f314 <uxr_create_session+0x10c>
 800f2e2:	f1b9 0f00 	cmp.w	r9, #0
 800f2e6:	d1c4      	bne.n	800f272 <uxr_create_session+0x6a>
 800f2e8:	4649      	mov	r1, r9
 800f2ea:	4648      	mov	r0, r9
 800f2ec:	f000 f9f6 	bl	800f6dc <uxr_stream_id_from_raw>
 800f2f0:	a91a      	add	r1, sp, #104	@ 0x68
 800f2f2:	4602      	mov	r2, r0
 800f2f4:	900a      	str	r0, [sp, #40]	@ 0x28
 800f2f6:	4620      	mov	r0, r4
 800f2f8:	f7ff fade 	bl	800e8b8 <read_submessage_list>
 800f2fc:	e7b9      	b.n	800f272 <uxr_create_session+0x6a>
 800f2fe:	f1b8 0801 	subs.w	r8, r8, #1
 800f302:	d001      	beq.n	800f308 <uxr_create_session+0x100>
 800f304:	2aff      	cmp	r2, #255	@ 0xff
 800f306:	d0a7      	beq.n	800f258 <uxr_create_session+0x50>
 800f308:	2a00      	cmp	r2, #0
 800f30a:	d05b      	beq.n	800f3c4 <uxr_create_session+0x1bc>
 800f30c:	2000      	movs	r0, #0
 800f30e:	b02b      	add	sp, #172	@ 0xac
 800f310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f314:	9803      	ldr	r0, [sp, #12]
 800f316:	4631      	mov	r1, r6
 800f318:	f000 fac0 	bl	800f89c <uxr_get_input_reliable_stream>
 800f31c:	9004      	str	r0, [sp, #16]
 800f31e:	b370      	cbz	r0, 800f37e <uxr_create_session+0x176>
 800f320:	aa1a      	add	r2, sp, #104	@ 0x68
 800f322:	4610      	mov	r0, r2
 800f324:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f326:	9205      	str	r2, [sp, #20]
 800f328:	f7fb ff42 	bl	800b1b0 <ucdr_buffer_remaining>
 800f32c:	4603      	mov	r3, r0
 800f32e:	f10d 0019 	add.w	r0, sp, #25
 800f332:	9000      	str	r0, [sp, #0]
 800f334:	9a05      	ldr	r2, [sp, #20]
 800f336:	9902      	ldr	r1, [sp, #8]
 800f338:	9804      	ldr	r0, [sp, #16]
 800f33a:	f007 fd0b 	bl	8016d54 <uxr_receive_reliable_message>
 800f33e:	b1f0      	cbz	r0, 800f37e <uxr_create_session+0x176>
 800f340:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d035      	beq.n	800f3b4 <uxr_create_session+0x1ac>
 800f348:	f8cd b008 	str.w	fp, [sp, #8]
 800f34c:	f04f 0902 	mov.w	r9, #2
 800f350:	f8dd b010 	ldr.w	fp, [sp, #16]
 800f354:	e00a      	b.n	800f36c <uxr_create_session+0x164>
 800f356:	f88d a028 	strb.w	sl, [sp, #40]	@ 0x28
 800f35a:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 800f35e:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f362:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f364:	a922      	add	r1, sp, #136	@ 0x88
 800f366:	4620      	mov	r0, r4
 800f368:	f7ff faa6 	bl	800e8b8 <read_submessage_list>
 800f36c:	2204      	movs	r2, #4
 800f36e:	a922      	add	r1, sp, #136	@ 0x88
 800f370:	4658      	mov	r0, fp
 800f372:	f007 fd69 	bl	8016e48 <uxr_next_input_reliable_buffer_available>
 800f376:	2800      	cmp	r0, #0
 800f378:	d1ed      	bne.n	800f356 <uxr_create_session+0x14e>
 800f37a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800f37e:	4632      	mov	r2, r6
 800f380:	4651      	mov	r1, sl
 800f382:	4620      	mov	r0, r4
 800f384:	f7ff f93c 	bl	800e600 <write_submessage_acknack.isra.0>
 800f388:	e773      	b.n	800f272 <uxr_create_session+0x6a>
 800f38a:	9803      	ldr	r0, [sp, #12]
 800f38c:	4631      	mov	r1, r6
 800f38e:	f000 fa7b 	bl	800f888 <uxr_get_input_best_effort_stream>
 800f392:	2800      	cmp	r0, #0
 800f394:	f43f af6d 	beq.w	800f272 <uxr_create_session+0x6a>
 800f398:	9902      	ldr	r1, [sp, #8]
 800f39a:	f007 fc4b 	bl	8016c34 <uxr_receive_best_effort_message>
 800f39e:	2800      	cmp	r0, #0
 800f3a0:	f43f af67 	beq.w	800f272 <uxr_create_session+0x6a>
 800f3a4:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f3a8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f3aa:	a91a      	add	r1, sp, #104	@ 0x68
 800f3ac:	4620      	mov	r0, r4
 800f3ae:	f7ff fa83 	bl	800e8b8 <read_submessage_list>
 800f3b2:	e75e      	b.n	800f272 <uxr_create_session+0x6a>
 800f3b4:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f3b8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f3ba:	a91a      	add	r1, sp, #104	@ 0x68
 800f3bc:	4620      	mov	r0, r4
 800f3be:	f7ff fa7b 	bl	800e8b8 <read_submessage_list>
 800f3c2:	e7c1      	b.n	800f348 <uxr_create_session+0x140>
 800f3c4:	9803      	ldr	r0, [sp, #12]
 800f3c6:	f000 f9af 	bl	800f728 <uxr_reset_stream_storage>
 800f3ca:	2001      	movs	r0, #1
 800f3cc:	b02b      	add	sp, #172	@ 0xac
 800f3ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3d2:	bf00      	nop

0800f3d4 <uxr_prepare_stream_to_write_submessage>:
 800f3d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3d8:	b082      	sub	sp, #8
 800f3da:	4606      	mov	r6, r0
 800f3dc:	4610      	mov	r0, r2
 800f3de:	4614      	mov	r4, r2
 800f3e0:	9101      	str	r1, [sp, #4]
 800f3e2:	461f      	mov	r7, r3
 800f3e4:	f3c1 2507 	ubfx	r5, r1, #8, #8
 800f3e8:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800f3ec:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800f3f0:	f000 fab4 	bl	800f95c <uxr_submessage_padding>
 800f3f4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f3f8:	1d21      	adds	r1, r4, #4
 800f3fa:	2b01      	cmp	r3, #1
 800f3fc:	eb01 0a00 	add.w	sl, r1, r0
 800f400:	d012      	beq.n	800f428 <uxr_prepare_stream_to_write_submessage+0x54>
 800f402:	2b02      	cmp	r3, #2
 800f404:	d003      	beq.n	800f40e <uxr_prepare_stream_to_write_submessage+0x3a>
 800f406:	2000      	movs	r0, #0
 800f408:	b002      	add	sp, #8
 800f40a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f40e:	4629      	mov	r1, r5
 800f410:	f106 0008 	add.w	r0, r6, #8
 800f414:	f000 fa2e 	bl	800f874 <uxr_get_output_reliable_stream>
 800f418:	2800      	cmp	r0, #0
 800f41a:	d0f4      	beq.n	800f406 <uxr_prepare_stream_to_write_submessage+0x32>
 800f41c:	4651      	mov	r1, sl
 800f41e:	463a      	mov	r2, r7
 800f420:	f007 fec8 	bl	80171b4 <uxr_prepare_reliable_buffer_to_write>
 800f424:	b968      	cbnz	r0, 800f442 <uxr_prepare_stream_to_write_submessage+0x6e>
 800f426:	e7ee      	b.n	800f406 <uxr_prepare_stream_to_write_submessage+0x32>
 800f428:	4629      	mov	r1, r5
 800f42a:	f106 0008 	add.w	r0, r6, #8
 800f42e:	f000 fa19 	bl	800f864 <uxr_get_output_best_effort_stream>
 800f432:	2800      	cmp	r0, #0
 800f434:	d0e7      	beq.n	800f406 <uxr_prepare_stream_to_write_submessage+0x32>
 800f436:	4651      	mov	r1, sl
 800f438:	463a      	mov	r2, r7
 800f43a:	f007 fded 	bl	8017018 <uxr_prepare_best_effort_buffer_to_write>
 800f43e:	2800      	cmp	r0, #0
 800f440:	d0e1      	beq.n	800f406 <uxr_prepare_stream_to_write_submessage+0x32>
 800f442:	464b      	mov	r3, r9
 800f444:	b2a2      	uxth	r2, r4
 800f446:	4641      	mov	r1, r8
 800f448:	4638      	mov	r0, r7
 800f44a:	f000 fa47 	bl	800f8dc <uxr_buffer_submessage_header>
 800f44e:	2001      	movs	r0, #1
 800f450:	b002      	add	sp, #8
 800f452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f456:	bf00      	nop

0800f458 <uxr_init_session_info>:
 800f458:	2300      	movs	r3, #0
 800f45a:	f361 0307 	bfi	r3, r1, #0, #8
 800f45e:	0e11      	lsrs	r1, r2, #24
 800f460:	f361 230f 	bfi	r3, r1, #8, #8
 800f464:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800f468:	f361 4317 	bfi	r3, r1, #16, #8
 800f46c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800f470:	f361 631f 	bfi	r3, r1, #24, #8
 800f474:	f04f 0c09 	mov.w	ip, #9
 800f478:	21ff      	movs	r1, #255	@ 0xff
 800f47a:	6003      	str	r3, [r0, #0]
 800f47c:	7102      	strb	r2, [r0, #4]
 800f47e:	f8a0 c006 	strh.w	ip, [r0, #6]
 800f482:	7141      	strb	r1, [r0, #5]
 800f484:	4770      	bx	lr
 800f486:	bf00      	nop

0800f488 <uxr_buffer_create_session>:
 800f488:	b530      	push	{r4, r5, lr}
 800f48a:	4d13      	ldr	r5, [pc, #76]	@ (800f4d8 <uxr_buffer_create_session+0x50>)
 800f48c:	b089      	sub	sp, #36	@ 0x24
 800f48e:	2300      	movs	r3, #0
 800f490:	9307      	str	r3, [sp, #28]
 800f492:	f8ad 201c 	strh.w	r2, [sp, #28]
 800f496:	682a      	ldr	r2, [r5, #0]
 800f498:	9200      	str	r2, [sp, #0]
 800f49a:	460c      	mov	r4, r1
 800f49c:	2201      	movs	r2, #1
 800f49e:	88a9      	ldrh	r1, [r5, #4]
 800f4a0:	9301      	str	r3, [sp, #4]
 800f4a2:	80c2      	strh	r2, [r0, #6]
 800f4a4:	f8ad 1006 	strh.w	r1, [sp, #6]
 800f4a8:	f8d0 1001 	ldr.w	r1, [r0, #1]
 800f4ac:	7800      	ldrb	r0, [r0, #0]
 800f4ae:	9303      	str	r3, [sp, #12]
 800f4b0:	f88d 2004 	strb.w	r2, [sp, #4]
 800f4b4:	9102      	str	r1, [sp, #8]
 800f4b6:	2210      	movs	r2, #16
 800f4b8:	4619      	mov	r1, r3
 800f4ba:	f88d 000c 	strb.w	r0, [sp, #12]
 800f4be:	4620      	mov	r0, r4
 800f4c0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800f4c4:	9306      	str	r3, [sp, #24]
 800f4c6:	f000 fa09 	bl	800f8dc <uxr_buffer_submessage_header>
 800f4ca:	4669      	mov	r1, sp
 800f4cc:	4620      	mov	r0, r4
 800f4ce:	f001 fa29 	bl	8010924 <uxr_serialize_CREATE_CLIENT_Payload>
 800f4d2:	b009      	add	sp, #36	@ 0x24
 800f4d4:	bd30      	pop	{r4, r5, pc}
 800f4d6:	bf00      	nop
 800f4d8:	0801c3bc 	.word	0x0801c3bc

0800f4dc <uxr_buffer_delete_session>:
 800f4dc:	b510      	push	{r4, lr}
 800f4de:	4a0c      	ldr	r2, [pc, #48]	@ (800f510 <uxr_buffer_delete_session+0x34>)
 800f4e0:	b082      	sub	sp, #8
 800f4e2:	460c      	mov	r4, r1
 800f4e4:	2302      	movs	r3, #2
 800f4e6:	8911      	ldrh	r1, [r2, #8]
 800f4e8:	80c3      	strh	r3, [r0, #6]
 800f4ea:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	2204      	movs	r2, #4
 800f4f2:	f8ad 1006 	strh.w	r1, [sp, #6]
 800f4f6:	4620      	mov	r0, r4
 800f4f8:	2103      	movs	r1, #3
 800f4fa:	f8ad c004 	strh.w	ip, [sp, #4]
 800f4fe:	f000 f9ed 	bl	800f8dc <uxr_buffer_submessage_header>
 800f502:	a901      	add	r1, sp, #4
 800f504:	4620      	mov	r0, r4
 800f506:	f001 fab1 	bl	8010a6c <uxr_serialize_DELETE_Payload>
 800f50a:	b002      	add	sp, #8
 800f50c:	bd10      	pop	{r4, pc}
 800f50e:	bf00      	nop
 800f510:	0801c3bc 	.word	0x0801c3bc

0800f514 <uxr_read_create_session_status>:
 800f514:	b510      	push	{r4, lr}
 800f516:	460b      	mov	r3, r1
 800f518:	b088      	sub	sp, #32
 800f51a:	4604      	mov	r4, r0
 800f51c:	a901      	add	r1, sp, #4
 800f51e:	4618      	mov	r0, r3
 800f520:	f001 fab4 	bl	8010a8c <uxr_deserialize_STATUS_AGENT_Payload>
 800f524:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f528:	7163      	strb	r3, [r4, #5]
 800f52a:	b008      	add	sp, #32
 800f52c:	bd10      	pop	{r4, pc}
 800f52e:	bf00      	nop

0800f530 <uxr_read_delete_session_status>:
 800f530:	b510      	push	{r4, lr}
 800f532:	460b      	mov	r3, r1
 800f534:	b082      	sub	sp, #8
 800f536:	4604      	mov	r4, r0
 800f538:	4669      	mov	r1, sp
 800f53a:	4618      	mov	r0, r3
 800f53c:	f001 fad6 	bl	8010aec <uxr_deserialize_STATUS_Payload>
 800f540:	88e3      	ldrh	r3, [r4, #6]
 800f542:	2b02      	cmp	r3, #2
 800f544:	d001      	beq.n	800f54a <uxr_read_delete_session_status+0x1a>
 800f546:	b002      	add	sp, #8
 800f548:	bd10      	pop	{r4, pc}
 800f54a:	f10d 0002 	add.w	r0, sp, #2
 800f54e:	f7fe ffdf 	bl	800e510 <uxr_object_id_from_raw>
 800f552:	f8bd 3000 	ldrh.w	r3, [sp]
 800f556:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f55a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f55e:	bf08      	it	eq
 800f560:	7162      	strbeq	r2, [r4, #5]
 800f562:	b002      	add	sp, #8
 800f564:	bd10      	pop	{r4, pc}
 800f566:	bf00      	nop

0800f568 <uxr_stamp_create_session_header>:
 800f568:	b510      	push	{r4, lr}
 800f56a:	2208      	movs	r2, #8
 800f56c:	b08a      	sub	sp, #40	@ 0x28
 800f56e:	4604      	mov	r4, r0
 800f570:	eb0d 0002 	add.w	r0, sp, r2
 800f574:	f7fb fdec 	bl	800b150 <ucdr_init_buffer>
 800f578:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f57c:	9400      	str	r4, [sp, #0]
 800f57e:	2300      	movs	r3, #0
 800f580:	461a      	mov	r2, r3
 800f582:	a802      	add	r0, sp, #8
 800f584:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 800f588:	f000 fba6 	bl	800fcd8 <uxr_serialize_message_header>
 800f58c:	b00a      	add	sp, #40	@ 0x28
 800f58e:	bd10      	pop	{r4, pc}

0800f590 <uxr_stamp_session_header>:
 800f590:	b570      	push	{r4, r5, r6, lr}
 800f592:	4604      	mov	r4, r0
 800f594:	b08a      	sub	sp, #40	@ 0x28
 800f596:	4616      	mov	r6, r2
 800f598:	2208      	movs	r2, #8
 800f59a:	eb0d 0002 	add.w	r0, sp, r2
 800f59e:	460d      	mov	r5, r1
 800f5a0:	4619      	mov	r1, r3
 800f5a2:	f7fb fdd5 	bl	800b150 <ucdr_init_buffer>
 800f5a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5aa:	9400      	str	r4, [sp, #0]
 800f5ac:	4633      	mov	r3, r6
 800f5ae:	462a      	mov	r2, r5
 800f5b0:	a802      	add	r0, sp, #8
 800f5b2:	f000 fb91 	bl	800fcd8 <uxr_serialize_message_header>
 800f5b6:	b00a      	add	sp, #40	@ 0x28
 800f5b8:	bd70      	pop	{r4, r5, r6, pc}
 800f5ba:	bf00      	nop

0800f5bc <uxr_read_session_header>:
 800f5bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f5be:	4607      	mov	r7, r0
 800f5c0:	b085      	sub	sp, #20
 800f5c2:	4608      	mov	r0, r1
 800f5c4:	460c      	mov	r4, r1
 800f5c6:	4615      	mov	r5, r2
 800f5c8:	461e      	mov	r6, r3
 800f5ca:	f7fb fdf1 	bl	800b1b0 <ucdr_buffer_remaining>
 800f5ce:	2808      	cmp	r0, #8
 800f5d0:	d802      	bhi.n	800f5d8 <uxr_read_session_header+0x1c>
 800f5d2:	2000      	movs	r0, #0
 800f5d4:	b005      	add	sp, #20
 800f5d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f5d8:	ab03      	add	r3, sp, #12
 800f5da:	9300      	str	r3, [sp, #0]
 800f5dc:	462a      	mov	r2, r5
 800f5de:	4633      	mov	r3, r6
 800f5e0:	f10d 010b 	add.w	r1, sp, #11
 800f5e4:	4620      	mov	r0, r4
 800f5e6:	f000 fb95 	bl	800fd14 <uxr_deserialize_message_header>
 800f5ea:	783a      	ldrb	r2, [r7, #0]
 800f5ec:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800f5f0:	4293      	cmp	r3, r2
 800f5f2:	d1ee      	bne.n	800f5d2 <uxr_read_session_header+0x16>
 800f5f4:	061b      	lsls	r3, r3, #24
 800f5f6:	d41c      	bmi.n	800f632 <uxr_read_session_header+0x76>
 800f5f8:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800f5fc:	787b      	ldrb	r3, [r7, #1]
 800f5fe:	429a      	cmp	r2, r3
 800f600:	d003      	beq.n	800f60a <uxr_read_session_header+0x4e>
 800f602:	2001      	movs	r0, #1
 800f604:	f080 0001 	eor.w	r0, r0, #1
 800f608:	e7e4      	b.n	800f5d4 <uxr_read_session_header+0x18>
 800f60a:	f89d 200d 	ldrb.w	r2, [sp, #13]
 800f60e:	78bb      	ldrb	r3, [r7, #2]
 800f610:	429a      	cmp	r2, r3
 800f612:	f107 0102 	add.w	r1, r7, #2
 800f616:	d1f4      	bne.n	800f602 <uxr_read_session_header+0x46>
 800f618:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800f61c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f620:	429a      	cmp	r2, r3
 800f622:	d1ee      	bne.n	800f602 <uxr_read_session_header+0x46>
 800f624:	f89d 200f 	ldrb.w	r2, [sp, #15]
 800f628:	784b      	ldrb	r3, [r1, #1]
 800f62a:	429a      	cmp	r2, r3
 800f62c:	d1e9      	bne.n	800f602 <uxr_read_session_header+0x46>
 800f62e:	2000      	movs	r0, #0
 800f630:	e7e8      	b.n	800f604 <uxr_read_session_header+0x48>
 800f632:	2001      	movs	r0, #1
 800f634:	e7ce      	b.n	800f5d4 <uxr_read_session_header+0x18>
 800f636:	bf00      	nop

0800f638 <uxr_session_header_offset>:
 800f638:	f990 3000 	ldrsb.w	r3, [r0]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	bfb4      	ite	lt
 800f640:	2004      	movlt	r0, #4
 800f642:	2008      	movge	r0, #8
 800f644:	4770      	bx	lr
 800f646:	bf00      	nop

0800f648 <uxr_init_base_object_request>:
 800f648:	b510      	push	{r4, lr}
 800f64a:	88c3      	ldrh	r3, [r0, #6]
 800f64c:	b082      	sub	sp, #8
 800f64e:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 800f652:	9101      	str	r1, [sp, #4]
 800f654:	f1a3 010a 	sub.w	r1, r3, #10
 800f658:	b289      	uxth	r1, r1
 800f65a:	42a1      	cmp	r1, r4
 800f65c:	d80e      	bhi.n	800f67c <uxr_init_base_object_request+0x34>
 800f65e:	3301      	adds	r3, #1
 800f660:	b29c      	uxth	r4, r3
 800f662:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800f666:	b2db      	uxtb	r3, r3
 800f668:	80c4      	strh	r4, [r0, #6]
 800f66a:	9801      	ldr	r0, [sp, #4]
 800f66c:	7011      	strb	r1, [r2, #0]
 800f66e:	7053      	strb	r3, [r2, #1]
 800f670:	1c91      	adds	r1, r2, #2
 800f672:	f7fe ff61 	bl	800e538 <uxr_object_id_to_raw>
 800f676:	4620      	mov	r0, r4
 800f678:	b002      	add	sp, #8
 800f67a:	bd10      	pop	{r4, pc}
 800f67c:	230a      	movs	r3, #10
 800f67e:	2100      	movs	r1, #0
 800f680:	461c      	mov	r4, r3
 800f682:	e7f1      	b.n	800f668 <uxr_init_base_object_request+0x20>

0800f684 <uxr_parse_base_object_request>:
 800f684:	b570      	push	{r4, r5, r6, lr}
 800f686:	4604      	mov	r4, r0
 800f688:	3002      	adds	r0, #2
 800f68a:	460d      	mov	r5, r1
 800f68c:	4616      	mov	r6, r2
 800f68e:	f7fe ff3f 	bl	800e510 <uxr_object_id_from_raw>
 800f692:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800f696:	8028      	strh	r0, [r5, #0]
 800f698:	806b      	strh	r3, [r5, #2]
 800f69a:	8823      	ldrh	r3, [r4, #0]
 800f69c:	ba5b      	rev16	r3, r3
 800f69e:	8033      	strh	r3, [r6, #0]
 800f6a0:	bd70      	pop	{r4, r5, r6, pc}
 800f6a2:	bf00      	nop

0800f6a4 <uxr_stream_id>:
 800f6a4:	2901      	cmp	r1, #1
 800f6a6:	b082      	sub	sp, #8
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	d011      	beq.n	800f6d0 <uxr_stream_id+0x2c>
 800f6ac:	2902      	cmp	r1, #2
 800f6ae:	f04f 0c00 	mov.w	ip, #0
 800f6b2:	d00a      	beq.n	800f6ca <uxr_stream_id+0x26>
 800f6b4:	2000      	movs	r0, #0
 800f6b6:	f36c 0007 	bfi	r0, ip, #0, #8
 800f6ba:	f363 200f 	bfi	r0, r3, #8, #8
 800f6be:	f361 4017 	bfi	r0, r1, #16, #8
 800f6c2:	f362 601f 	bfi	r0, r2, #24, #8
 800f6c6:	b002      	add	sp, #8
 800f6c8:	4770      	bx	lr
 800f6ca:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 800f6ce:	e7f1      	b.n	800f6b4 <uxr_stream_id+0x10>
 800f6d0:	f100 0c01 	add.w	ip, r0, #1
 800f6d4:	fa5f fc8c 	uxtb.w	ip, ip
 800f6d8:	e7ec      	b.n	800f6b4 <uxr_stream_id+0x10>
 800f6da:	bf00      	nop

0800f6dc <uxr_stream_id_from_raw>:
 800f6dc:	b082      	sub	sp, #8
 800f6de:	4603      	mov	r3, r0
 800f6e0:	b130      	cbz	r0, 800f6f0 <uxr_stream_id_from_raw+0x14>
 800f6e2:	0602      	lsls	r2, r0, #24
 800f6e4:	d411      	bmi.n	800f70a <uxr_stream_id_from_raw+0x2e>
 800f6e6:	1e42      	subs	r2, r0, #1
 800f6e8:	b2d2      	uxtb	r2, r2
 800f6ea:	f04f 0c01 	mov.w	ip, #1
 800f6ee:	e001      	b.n	800f6f4 <uxr_stream_id_from_raw+0x18>
 800f6f0:	4684      	mov	ip, r0
 800f6f2:	4602      	mov	r2, r0
 800f6f4:	2000      	movs	r0, #0
 800f6f6:	f363 0007 	bfi	r0, r3, #0, #8
 800f6fa:	f362 200f 	bfi	r0, r2, #8, #8
 800f6fe:	f36c 4017 	bfi	r0, ip, #16, #8
 800f702:	f361 601f 	bfi	r0, r1, #24, #8
 800f706:	b002      	add	sp, #8
 800f708:	4770      	bx	lr
 800f70a:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 800f70e:	f04f 0c02 	mov.w	ip, #2
 800f712:	e7ef      	b.n	800f6f4 <uxr_stream_id_from_raw+0x18>

0800f714 <uxr_init_stream_storage>:
 800f714:	2300      	movs	r3, #0
 800f716:	7403      	strb	r3, [r0, #16]
 800f718:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 800f71c:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 800f720:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 800f724:	4770      	bx	lr
 800f726:	bf00      	nop

0800f728 <uxr_reset_stream_storage>:
 800f728:	b570      	push	{r4, r5, r6, lr}
 800f72a:	7c03      	ldrb	r3, [r0, #16]
 800f72c:	4604      	mov	r4, r0
 800f72e:	b153      	cbz	r3, 800f746 <uxr_reset_stream_storage+0x1e>
 800f730:	4606      	mov	r6, r0
 800f732:	2500      	movs	r5, #0
 800f734:	4630      	mov	r0, r6
 800f736:	f007 fc69 	bl	801700c <uxr_reset_output_best_effort_stream>
 800f73a:	7c23      	ldrb	r3, [r4, #16]
 800f73c:	3501      	adds	r5, #1
 800f73e:	42ab      	cmp	r3, r5
 800f740:	f106 0610 	add.w	r6, r6, #16
 800f744:	d8f6      	bhi.n	800f734 <uxr_reset_stream_storage+0xc>
 800f746:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f74a:	b163      	cbz	r3, 800f766 <uxr_reset_stream_storage+0x3e>
 800f74c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f750:	2500      	movs	r5, #0
 800f752:	4630      	mov	r0, r6
 800f754:	f007 fa6a 	bl	8016c2c <uxr_reset_input_best_effort_stream>
 800f758:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f75c:	3501      	adds	r5, #1
 800f75e:	42ab      	cmp	r3, r5
 800f760:	f106 0602 	add.w	r6, r6, #2
 800f764:	d8f5      	bhi.n	800f752 <uxr_reset_stream_storage+0x2a>
 800f766:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800f76a:	b163      	cbz	r3, 800f786 <uxr_reset_stream_storage+0x5e>
 800f76c:	f104 0618 	add.w	r6, r4, #24
 800f770:	2500      	movs	r5, #0
 800f772:	4630      	mov	r0, r6
 800f774:	f007 fcf4 	bl	8017160 <uxr_reset_output_reliable_stream>
 800f778:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800f77c:	3501      	adds	r5, #1
 800f77e:	42ab      	cmp	r3, r5
 800f780:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 800f784:	d8f5      	bhi.n	800f772 <uxr_reset_stream_storage+0x4a>
 800f786:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 800f78a:	b163      	cbz	r3, 800f7a6 <uxr_reset_stream_storage+0x7e>
 800f78c:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 800f790:	2500      	movs	r5, #0
 800f792:	4630      	mov	r0, r6
 800f794:	f007 faba 	bl	8016d0c <uxr_reset_input_reliable_stream>
 800f798:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 800f79c:	3501      	adds	r5, #1
 800f79e:	42ab      	cmp	r3, r5
 800f7a0:	f106 0618 	add.w	r6, r6, #24
 800f7a4:	d8f5      	bhi.n	800f792 <uxr_reset_stream_storage+0x6a>
 800f7a6:	bd70      	pop	{r4, r5, r6, pc}

0800f7a8 <uxr_add_output_best_effort_buffer>:
 800f7a8:	b510      	push	{r4, lr}
 800f7aa:	7c04      	ldrb	r4, [r0, #16]
 800f7ac:	f104 0c01 	add.w	ip, r4, #1
 800f7b0:	b082      	sub	sp, #8
 800f7b2:	f880 c010 	strb.w	ip, [r0, #16]
 800f7b6:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800f7ba:	f007 fc1d 	bl	8016ff8 <uxr_init_output_best_effort_stream>
 800f7be:	2201      	movs	r2, #1
 800f7c0:	4611      	mov	r1, r2
 800f7c2:	4620      	mov	r0, r4
 800f7c4:	b002      	add	sp, #8
 800f7c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f7ca:	f7ff bf6b 	b.w	800f6a4 <uxr_stream_id>
 800f7ce:	bf00      	nop

0800f7d0 <uxr_add_output_reliable_buffer>:
 800f7d0:	b510      	push	{r4, lr}
 800f7d2:	b084      	sub	sp, #16
 800f7d4:	4684      	mov	ip, r0
 800f7d6:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800f7da:	9000      	str	r0, [sp, #0]
 800f7dc:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 800f7e0:	2028      	movs	r0, #40	@ 0x28
 800f7e2:	fb00 c004 	mla	r0, r0, r4, ip
 800f7e6:	f104 0e01 	add.w	lr, r4, #1
 800f7ea:	3018      	adds	r0, #24
 800f7ec:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 800f7f0:	f007 fc7e 	bl	80170f0 <uxr_init_output_reliable_stream>
 800f7f4:	2201      	movs	r2, #1
 800f7f6:	2102      	movs	r1, #2
 800f7f8:	4620      	mov	r0, r4
 800f7fa:	b004      	add	sp, #16
 800f7fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f800:	f7ff bf50 	b.w	800f6a4 <uxr_stream_id>

0800f804 <uxr_add_input_best_effort_buffer>:
 800f804:	b510      	push	{r4, lr}
 800f806:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 800f80a:	1c62      	adds	r2, r4, #1
 800f80c:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800f810:	b082      	sub	sp, #8
 800f812:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 800f816:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 800f81a:	f007 fa03 	bl	8016c24 <uxr_init_input_best_effort_stream>
 800f81e:	2200      	movs	r2, #0
 800f820:	2101      	movs	r1, #1
 800f822:	4620      	mov	r0, r4
 800f824:	b002      	add	sp, #8
 800f826:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f82a:	f7ff bf3b 	b.w	800f6a4 <uxr_stream_id>
 800f82e:	bf00      	nop

0800f830 <uxr_add_input_reliable_buffer>:
 800f830:	b510      	push	{r4, lr}
 800f832:	b084      	sub	sp, #16
 800f834:	4684      	mov	ip, r0
 800f836:	9806      	ldr	r0, [sp, #24]
 800f838:	9000      	str	r0, [sp, #0]
 800f83a:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 800f83e:	2018      	movs	r0, #24
 800f840:	fb00 c004 	mla	r0, r0, r4, ip
 800f844:	f104 0e01 	add.w	lr, r4, #1
 800f848:	3048      	adds	r0, #72	@ 0x48
 800f84a:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 800f84e:	f007 fa31 	bl	8016cb4 <uxr_init_input_reliable_stream>
 800f852:	2200      	movs	r2, #0
 800f854:	2102      	movs	r1, #2
 800f856:	4620      	mov	r0, r4
 800f858:	b004      	add	sp, #16
 800f85a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f85e:	f7ff bf21 	b.w	800f6a4 <uxr_stream_id>
 800f862:	bf00      	nop

0800f864 <uxr_get_output_best_effort_stream>:
 800f864:	7c03      	ldrb	r3, [r0, #16]
 800f866:	428b      	cmp	r3, r1
 800f868:	bf8c      	ite	hi
 800f86a:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 800f86e:	2000      	movls	r0, #0
 800f870:	4770      	bx	lr
 800f872:	bf00      	nop

0800f874 <uxr_get_output_reliable_stream>:
 800f874:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800f878:	428b      	cmp	r3, r1
 800f87a:	bf83      	ittte	hi
 800f87c:	2328      	movhi	r3, #40	@ 0x28
 800f87e:	fb03 0001 	mlahi	r0, r3, r1, r0
 800f882:	3018      	addhi	r0, #24
 800f884:	2000      	movls	r0, #0
 800f886:	4770      	bx	lr

0800f888 <uxr_get_input_best_effort_stream>:
 800f888:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800f88c:	428b      	cmp	r3, r1
 800f88e:	bf86      	itte	hi
 800f890:	3121      	addhi	r1, #33	@ 0x21
 800f892:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 800f896:	2000      	movls	r0, #0
 800f898:	4770      	bx	lr
 800f89a:	bf00      	nop

0800f89c <uxr_get_input_reliable_stream>:
 800f89c:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 800f8a0:	428b      	cmp	r3, r1
 800f8a2:	bf83      	ittte	hi
 800f8a4:	2318      	movhi	r3, #24
 800f8a6:	fb03 0001 	mlahi	r0, r3, r1, r0
 800f8aa:	3048      	addhi	r0, #72	@ 0x48
 800f8ac:	2000      	movls	r0, #0
 800f8ae:	4770      	bx	lr

0800f8b0 <uxr_output_streams_confirmed>:
 800f8b0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800f8b4:	b183      	cbz	r3, 800f8d8 <uxr_output_streams_confirmed+0x28>
 800f8b6:	b570      	push	{r4, r5, r6, lr}
 800f8b8:	4606      	mov	r6, r0
 800f8ba:	f100 0518 	add.w	r5, r0, #24
 800f8be:	2400      	movs	r4, #0
 800f8c0:	e001      	b.n	800f8c6 <uxr_output_streams_confirmed+0x16>
 800f8c2:	3528      	adds	r5, #40	@ 0x28
 800f8c4:	b138      	cbz	r0, 800f8d6 <uxr_output_streams_confirmed+0x26>
 800f8c6:	4628      	mov	r0, r5
 800f8c8:	f007 feb2 	bl	8017630 <uxr_is_output_up_to_date>
 800f8cc:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 800f8d0:	3401      	adds	r4, #1
 800f8d2:	42a3      	cmp	r3, r4
 800f8d4:	d8f5      	bhi.n	800f8c2 <uxr_output_streams_confirmed+0x12>
 800f8d6:	bd70      	pop	{r4, r5, r6, pc}
 800f8d8:	2001      	movs	r0, #1
 800f8da:	4770      	bx	lr

0800f8dc <uxr_buffer_submessage_header>:
 800f8dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8de:	4604      	mov	r4, r0
 800f8e0:	460e      	mov	r6, r1
 800f8e2:	2104      	movs	r1, #4
 800f8e4:	4615      	mov	r5, r2
 800f8e6:	461f      	mov	r7, r3
 800f8e8:	f7fb fc4c 	bl	800b184 <ucdr_align_to>
 800f8ec:	2301      	movs	r3, #1
 800f8ee:	7523      	strb	r3, [r4, #20]
 800f8f0:	f047 0201 	orr.w	r2, r7, #1
 800f8f4:	462b      	mov	r3, r5
 800f8f6:	4631      	mov	r1, r6
 800f8f8:	4620      	mov	r0, r4
 800f8fa:	f000 fa2b 	bl	800fd54 <uxr_serialize_submessage_header>
 800f8fe:	4620      	mov	r0, r4
 800f900:	f7fb fc56 	bl	800b1b0 <ucdr_buffer_remaining>
 800f904:	42a8      	cmp	r0, r5
 800f906:	bf34      	ite	cc
 800f908:	2000      	movcc	r0, #0
 800f90a:	2001      	movcs	r0, #1
 800f90c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f90e:	bf00      	nop

0800f910 <uxr_read_submessage_header>:
 800f910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f914:	4604      	mov	r4, r0
 800f916:	460d      	mov	r5, r1
 800f918:	2104      	movs	r1, #4
 800f91a:	4616      	mov	r6, r2
 800f91c:	4698      	mov	r8, r3
 800f91e:	f7fb fc31 	bl	800b184 <ucdr_align_to>
 800f922:	4620      	mov	r0, r4
 800f924:	f7fb fc44 	bl	800b1b0 <ucdr_buffer_remaining>
 800f928:	2803      	cmp	r0, #3
 800f92a:	bf8c      	ite	hi
 800f92c:	2701      	movhi	r7, #1
 800f92e:	2700      	movls	r7, #0
 800f930:	d802      	bhi.n	800f938 <uxr_read_submessage_header+0x28>
 800f932:	4638      	mov	r0, r7
 800f934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f938:	4633      	mov	r3, r6
 800f93a:	4642      	mov	r2, r8
 800f93c:	4620      	mov	r0, r4
 800f93e:	4629      	mov	r1, r5
 800f940:	f000 fa1a 	bl	800fd78 <uxr_deserialize_submessage_header>
 800f944:	f898 3000 	ldrb.w	r3, [r8]
 800f948:	f003 0201 	and.w	r2, r3, #1
 800f94c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800f950:	f888 3000 	strb.w	r3, [r8]
 800f954:	7522      	strb	r2, [r4, #20]
 800f956:	4638      	mov	r0, r7
 800f958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f95c <uxr_submessage_padding>:
 800f95c:	f010 0003 	ands.w	r0, r0, #3
 800f960:	bf18      	it	ne
 800f962:	f1c0 0004 	rsbne	r0, r0, #4
 800f966:	4770      	bx	lr

0800f968 <uxr_millis>:
 800f968:	b510      	push	{r4, lr}
 800f96a:	b084      	sub	sp, #16
 800f96c:	4669      	mov	r1, sp
 800f96e:	2001      	movs	r0, #1
 800f970:	f7f2 ffbe 	bl	80028f0 <clock_gettime>
 800f974:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 800f978:	4b06      	ldr	r3, [pc, #24]	@ (800f994 <uxr_millis+0x2c>)
 800f97a:	fba0 0103 	umull	r0, r1, r0, r3
 800f97e:	1900      	adds	r0, r0, r4
 800f980:	fb03 1102 	mla	r1, r3, r2, r1
 800f984:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800f988:	4a03      	ldr	r2, [pc, #12]	@ (800f998 <uxr_millis+0x30>)
 800f98a:	2300      	movs	r3, #0
 800f98c:	f7f1 f974 	bl	8000c78 <__aeabi_ldivmod>
 800f990:	b004      	add	sp, #16
 800f992:	bd10      	pop	{r4, pc}
 800f994:	3b9aca00 	.word	0x3b9aca00
 800f998:	000f4240 	.word	0x000f4240

0800f99c <uxr_nanos>:
 800f99c:	b510      	push	{r4, lr}
 800f99e:	b084      	sub	sp, #16
 800f9a0:	4669      	mov	r1, sp
 800f9a2:	2001      	movs	r0, #1
 800f9a4:	f7f2 ffa4 	bl	80028f0 <clock_gettime>
 800f9a8:	4a06      	ldr	r2, [pc, #24]	@ (800f9c4 <uxr_nanos+0x28>)
 800f9aa:	9800      	ldr	r0, [sp, #0]
 800f9ac:	9902      	ldr	r1, [sp, #8]
 800f9ae:	9c01      	ldr	r4, [sp, #4]
 800f9b0:	fba0 0302 	umull	r0, r3, r0, r2
 800f9b4:	1840      	adds	r0, r0, r1
 800f9b6:	fb02 3304 	mla	r3, r2, r4, r3
 800f9ba:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 800f9be:	b004      	add	sp, #16
 800f9c0:	bd10      	pop	{r4, pc}
 800f9c2:	bf00      	nop
 800f9c4:	3b9aca00 	.word	0x3b9aca00

0800f9c8 <on_full_output_buffer_fragmented>:
 800f9c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9cc:	460c      	mov	r4, r1
 800f9ce:	b08a      	sub	sp, #40	@ 0x28
 800f9d0:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 800f9d4:	4606      	mov	r6, r0
 800f9d6:	f104 0008 	add.w	r0, r4, #8
 800f9da:	f7ff ff4b 	bl	800f874 <uxr_get_output_reliable_stream>
 800f9de:	4605      	mov	r5, r0
 800f9e0:	f007 fe30 	bl	8017644 <get_available_free_slots>
 800f9e4:	b968      	cbnz	r0, 800fa02 <on_full_output_buffer_fragmented+0x3a>
 800f9e6:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 800f9ea:	4620      	mov	r0, r4
 800f9ec:	4798      	blx	r3
 800f9ee:	b918      	cbnz	r0, 800f9f8 <on_full_output_buffer_fragmented+0x30>
 800f9f0:	2001      	movs	r0, #1
 800f9f2:	b00a      	add	sp, #40	@ 0x28
 800f9f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9f8:	4628      	mov	r0, r5
 800f9fa:	f007 fe23 	bl	8017644 <get_available_free_slots>
 800f9fe:	2800      	cmp	r0, #0
 800fa00:	d0f6      	beq.n	800f9f0 <on_full_output_buffer_fragmented+0x28>
 800fa02:	892a      	ldrh	r2, [r5, #8]
 800fa04:	686b      	ldr	r3, [r5, #4]
 800fa06:	fbb3 f8f2 	udiv	r8, r3, r2
 800fa0a:	89eb      	ldrh	r3, [r5, #14]
 800fa0c:	7b29      	ldrb	r1, [r5, #12]
 800fa0e:	fbb3 f0f2 	udiv	r0, r3, r2
 800fa12:	fb02 3310 	mls	r3, r2, r0, r3
 800fa16:	f5c1 417f 	rsb	r1, r1, #65280	@ 0xff00
 800fa1a:	b29b      	uxth	r3, r3
 800fa1c:	fb08 f303 	mul.w	r3, r8, r3
 800fa20:	31fc      	adds	r1, #252	@ 0xfc
 800fa22:	f1a8 0804 	sub.w	r8, r8, #4
 800fa26:	4441      	add	r1, r8
 800fa28:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 800fa2c:	b28f      	uxth	r7, r1
 800fa2e:	6829      	ldr	r1, [r5, #0]
 800fa30:	3304      	adds	r3, #4
 800fa32:	1bd2      	subs	r2, r2, r7
 800fa34:	4419      	add	r1, r3
 800fa36:	f8c4 20c4 	str.w	r2, [r4, #196]	@ 0xc4
 800fa3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa3e:	9300      	str	r3, [sp, #0]
 800fa40:	4642      	mov	r2, r8
 800fa42:	2300      	movs	r3, #0
 800fa44:	a802      	add	r0, sp, #8
 800fa46:	f7fb fb71 	bl	800b12c <ucdr_init_buffer_origin_offset>
 800fa4a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 800fa4e:	f102 0308 	add.w	r3, r2, #8
 800fa52:	4543      	cmp	r3, r8
 800fa54:	d928      	bls.n	800faa8 <on_full_output_buffer_fragmented+0xe0>
 800fa56:	463a      	mov	r2, r7
 800fa58:	2300      	movs	r3, #0
 800fa5a:	210d      	movs	r1, #13
 800fa5c:	a802      	add	r0, sp, #8
 800fa5e:	f7ff ff3d 	bl	800f8dc <uxr_buffer_submessage_header>
 800fa62:	8929      	ldrh	r1, [r5, #8]
 800fa64:	89eb      	ldrh	r3, [r5, #14]
 800fa66:	fbb3 f2f1 	udiv	r2, r3, r1
 800fa6a:	fb01 3312 	mls	r3, r1, r2, r3
 800fa6e:	b29b      	uxth	r3, r3
 800fa70:	686a      	ldr	r2, [r5, #4]
 800fa72:	fbb2 f2f1 	udiv	r2, r2, r1
 800fa76:	fb02 f303 	mul.w	r3, r2, r3
 800fa7a:	682a      	ldr	r2, [r5, #0]
 800fa7c:	f842 8003 	str.w	r8, [r2, r3]
 800fa80:	89e8      	ldrh	r0, [r5, #14]
 800fa82:	2101      	movs	r1, #1
 800fa84:	f007 ff32 	bl	80178ec <uxr_seq_num_add>
 800fa88:	9904      	ldr	r1, [sp, #16]
 800fa8a:	9a03      	ldr	r2, [sp, #12]
 800fa8c:	81e8      	strh	r0, [r5, #14]
 800fa8e:	1a52      	subs	r2, r2, r1
 800fa90:	4630      	mov	r0, r6
 800fa92:	f7fb fb5d 	bl	800b150 <ucdr_init_buffer>
 800fa96:	4630      	mov	r0, r6
 800fa98:	4910      	ldr	r1, [pc, #64]	@ (800fadc <on_full_output_buffer_fragmented+0x114>)
 800fa9a:	4622      	mov	r2, r4
 800fa9c:	f7fb fb2c 	bl	800b0f8 <ucdr_set_on_full_buffer_callback>
 800faa0:	2000      	movs	r0, #0
 800faa2:	b00a      	add	sp, #40	@ 0x28
 800faa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faa8:	b292      	uxth	r2, r2
 800faaa:	2302      	movs	r3, #2
 800faac:	210d      	movs	r1, #13
 800faae:	a802      	add	r0, sp, #8
 800fab0:	f7ff ff14 	bl	800f8dc <uxr_buffer_submessage_header>
 800fab4:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 800fab8:	8928      	ldrh	r0, [r5, #8]
 800faba:	f103 0208 	add.w	r2, r3, #8
 800fabe:	89eb      	ldrh	r3, [r5, #14]
 800fac0:	fbb3 f1f0 	udiv	r1, r3, r0
 800fac4:	fb00 3311 	mls	r3, r0, r1, r3
 800fac8:	b29b      	uxth	r3, r3
 800faca:	6869      	ldr	r1, [r5, #4]
 800facc:	fbb1 f1f0 	udiv	r1, r1, r0
 800fad0:	fb01 f303 	mul.w	r3, r1, r3
 800fad4:	6829      	ldr	r1, [r5, #0]
 800fad6:	50ca      	str	r2, [r1, r3]
 800fad8:	e7d2      	b.n	800fa80 <on_full_output_buffer_fragmented+0xb8>
 800fada:	bf00      	nop
 800fadc:	0800f9c9 	.word	0x0800f9c9

0800fae0 <uxr_prepare_output_stream>:
 800fae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fae2:	b087      	sub	sp, #28
 800fae4:	2707      	movs	r7, #7
 800fae6:	9202      	str	r2, [sp, #8]
 800fae8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800faea:	2500      	movs	r5, #0
 800faec:	3204      	adds	r2, #4
 800faee:	e9cd 7500 	strd	r7, r5, [sp]
 800faf2:	461c      	mov	r4, r3
 800faf4:	4606      	mov	r6, r0
 800faf6:	f7ff fc6d 	bl	800f3d4 <uxr_prepare_stream_to_write_submessage>
 800fafa:	f080 0201 	eor.w	r2, r0, #1
 800fafe:	b2d2      	uxtb	r2, r2
 800fb00:	75a2      	strb	r2, [r4, #22]
 800fb02:	b112      	cbz	r2, 800fb0a <uxr_prepare_output_stream+0x2a>
 800fb04:	4628      	mov	r0, r5
 800fb06:	b007      	add	sp, #28
 800fb08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb0a:	aa05      	add	r2, sp, #20
 800fb0c:	9902      	ldr	r1, [sp, #8]
 800fb0e:	4630      	mov	r0, r6
 800fb10:	f7ff fd9a 	bl	800f648 <uxr_init_base_object_request>
 800fb14:	a905      	add	r1, sp, #20
 800fb16:	4605      	mov	r5, r0
 800fb18:	4620      	mov	r0, r4
 800fb1a:	f001 f865 	bl	8010be8 <uxr_serialize_WRITE_DATA_Payload_Data>
 800fb1e:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 800fb22:	69a6      	ldr	r6, [r4, #24]
 800fb24:	69e7      	ldr	r7, [r4, #28]
 800fb26:	1a52      	subs	r2, r2, r1
 800fb28:	4620      	mov	r0, r4
 800fb2a:	f7fb fb11 	bl	800b150 <ucdr_init_buffer>
 800fb2e:	4620      	mov	r0, r4
 800fb30:	463a      	mov	r2, r7
 800fb32:	4631      	mov	r1, r6
 800fb34:	f7fb fae0 	bl	800b0f8 <ucdr_set_on_full_buffer_callback>
 800fb38:	4628      	mov	r0, r5
 800fb3a:	b007      	add	sp, #28
 800fb3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb3e:	bf00      	nop

0800fb40 <uxr_prepare_output_stream_fragmented>:
 800fb40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb44:	b093      	sub	sp, #76	@ 0x4c
 800fb46:	4605      	mov	r5, r0
 800fb48:	9107      	str	r1, [sp, #28]
 800fb4a:	3008      	adds	r0, #8
 800fb4c:	f3c1 2107 	ubfx	r1, r1, #8, #8
 800fb50:	9303      	str	r3, [sp, #12]
 800fb52:	9206      	str	r2, [sp, #24]
 800fb54:	f7ff fe8e 	bl	800f874 <uxr_get_output_reliable_stream>
 800fb58:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800fb5c:	2b01      	cmp	r3, #1
 800fb5e:	f000 8095 	beq.w	800fc8c <uxr_prepare_output_stream_fragmented+0x14c>
 800fb62:	4604      	mov	r4, r0
 800fb64:	2800      	cmp	r0, #0
 800fb66:	f000 8091 	beq.w	800fc8c <uxr_prepare_output_stream_fragmented+0x14c>
 800fb6a:	f007 fd6b 	bl	8017644 <get_available_free_slots>
 800fb6e:	2800      	cmp	r0, #0
 800fb70:	f000 8087 	beq.w	800fc82 <uxr_prepare_output_stream_fragmented+0x142>
 800fb74:	8922      	ldrh	r2, [r4, #8]
 800fb76:	89e7      	ldrh	r7, [r4, #14]
 800fb78:	fbb7 f3f2 	udiv	r3, r7, r2
 800fb7c:	fb02 7313 	mls	r3, r2, r3, r7
 800fb80:	b29b      	uxth	r3, r3
 800fb82:	6861      	ldr	r1, [r4, #4]
 800fb84:	fbb1 f1f2 	udiv	r1, r1, r2
 800fb88:	6822      	ldr	r2, [r4, #0]
 800fb8a:	9105      	str	r1, [sp, #20]
 800fb8c:	fb01 f303 	mul.w	r3, r1, r3
 800fb90:	3304      	adds	r3, #4
 800fb92:	eb02 0903 	add.w	r9, r2, r3
 800fb96:	7b23      	ldrb	r3, [r4, #12]
 800fb98:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800fb9c:	4543      	cmp	r3, r8
 800fb9e:	f1a1 0b04 	sub.w	fp, r1, #4
 800fba2:	d37f      	bcc.n	800fca4 <uxr_prepare_output_stream_fragmented+0x164>
 800fba4:	f1ab 0a04 	sub.w	sl, fp, #4
 800fba8:	ebaa 0a03 	sub.w	sl, sl, r3
 800fbac:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800fbae:	f8cd 8000 	str.w	r8, [sp]
 800fbb2:	fa1f f38a 	uxth.w	r3, sl
 800fbb6:	9304      	str	r3, [sp, #16]
 800fbb8:	465a      	mov	r2, fp
 800fbba:	2300      	movs	r3, #0
 800fbbc:	4649      	mov	r1, r9
 800fbbe:	a80a      	add	r0, sp, #40	@ 0x28
 800fbc0:	f7fb fab4 	bl	800b12c <ucdr_init_buffer_origin_offset>
 800fbc4:	f106 0a08 	add.w	sl, r6, #8
 800fbc8:	45da      	cmp	sl, fp
 800fbca:	bf2c      	ite	cs
 800fbcc:	2300      	movcs	r3, #0
 800fbce:	2301      	movcc	r3, #1
 800fbd0:	9a04      	ldr	r2, [sp, #16]
 800fbd2:	005b      	lsls	r3, r3, #1
 800fbd4:	210d      	movs	r1, #13
 800fbd6:	a80a      	add	r0, sp, #40	@ 0x28
 800fbd8:	f7ff fe80 	bl	800f8dc <uxr_buffer_submessage_header>
 800fbdc:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 800fbe0:	fbb7 f2fc 	udiv	r2, r7, ip
 800fbe4:	fb0c 7212 	mls	r2, ip, r2, r7
 800fbe8:	b292      	uxth	r2, r2
 800fbea:	6863      	ldr	r3, [r4, #4]
 800fbec:	fbb3 f3fc 	udiv	r3, r3, ip
 800fbf0:	fb02 f303 	mul.w	r3, r2, r3
 800fbf4:	6822      	ldr	r2, [r4, #0]
 800fbf6:	2101      	movs	r1, #1
 800fbf8:	f842 b003 	str.w	fp, [r2, r3]
 800fbfc:	4638      	mov	r0, r7
 800fbfe:	f007 fe75 	bl	80178ec <uxr_seq_num_add>
 800fc02:	9b05      	ldr	r3, [sp, #20]
 800fc04:	9e03      	ldr	r6, [sp, #12]
 800fc06:	f1a3 0208 	sub.w	r2, r3, #8
 800fc0a:	f108 0104 	add.w	r1, r8, #4
 800fc0e:	4607      	mov	r7, r0
 800fc10:	eba2 0208 	sub.w	r2, r2, r8
 800fc14:	4449      	add	r1, r9
 800fc16:	4630      	mov	r0, r6
 800fc18:	f7fb fa9a 	bl	800b150 <ucdr_init_buffer>
 800fc1c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800fc1e:	81e7      	strh	r7, [r4, #14]
 800fc20:	1d1a      	adds	r2, r3, #4
 800fc22:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800fc26:	bf28      	it	cs
 800fc28:	2200      	movcs	r2, #0
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	b292      	uxth	r2, r2
 800fc2e:	2107      	movs	r1, #7
 800fc30:	4630      	mov	r0, r6
 800fc32:	f7ff fe53 	bl	800f8dc <uxr_buffer_submessage_header>
 800fc36:	9906      	ldr	r1, [sp, #24]
 800fc38:	aa09      	add	r2, sp, #36	@ 0x24
 800fc3a:	4628      	mov	r0, r5
 800fc3c:	f7ff fd04 	bl	800f648 <uxr_init_base_object_request>
 800fc40:	4604      	mov	r4, r0
 800fc42:	b320      	cbz	r0, 800fc8e <uxr_prepare_output_stream_fragmented+0x14e>
 800fc44:	9e03      	ldr	r6, [sp, #12]
 800fc46:	a909      	add	r1, sp, #36	@ 0x24
 800fc48:	4630      	mov	r0, r6
 800fc4a:	f000 ffcd 	bl	8010be8 <uxr_serialize_WRITE_DATA_Payload_Data>
 800fc4e:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 800fc52:	4630      	mov	r0, r6
 800fc54:	1a52      	subs	r2, r2, r1
 800fc56:	f7fb fa7b 	bl	800b150 <ucdr_init_buffer>
 800fc5a:	9b07      	ldr	r3, [sp, #28]
 800fc5c:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 800fc60:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fc62:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 800fc66:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800fc68:	491a      	ldr	r1, [pc, #104]	@ (800fcd4 <uxr_prepare_output_stream_fragmented+0x194>)
 800fc6a:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 800fc6e:	4630      	mov	r0, r6
 800fc70:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 800fc74:	462a      	mov	r2, r5
 800fc76:	f7fb fa3f 	bl	800b0f8 <ucdr_set_on_full_buffer_callback>
 800fc7a:	4620      	mov	r0, r4
 800fc7c:	b013      	add	sp, #76	@ 0x4c
 800fc7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc82:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800fc84:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fc86:	4628      	mov	r0, r5
 800fc88:	4798      	blx	r3
 800fc8a:	b920      	cbnz	r0, 800fc96 <uxr_prepare_output_stream_fragmented+0x156>
 800fc8c:	2400      	movs	r4, #0
 800fc8e:	4620      	mov	r0, r4
 800fc90:	b013      	add	sp, #76	@ 0x4c
 800fc92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc96:	4620      	mov	r0, r4
 800fc98:	f007 fcd4 	bl	8017644 <get_available_free_slots>
 800fc9c:	2800      	cmp	r0, #0
 800fc9e:	f47f af69 	bne.w	800fb74 <uxr_prepare_output_stream_fragmented+0x34>
 800fca2:	e7f3      	b.n	800fc8c <uxr_prepare_output_stream_fragmented+0x14c>
 800fca4:	4638      	mov	r0, r7
 800fca6:	2101      	movs	r1, #1
 800fca8:	f007 fe20 	bl	80178ec <uxr_seq_num_add>
 800fcac:	8921      	ldrh	r1, [r4, #8]
 800fcae:	fbb0 f2f1 	udiv	r2, r0, r1
 800fcb2:	fb01 0212 	mls	r2, r1, r2, r0
 800fcb6:	b292      	uxth	r2, r2
 800fcb8:	6863      	ldr	r3, [r4, #4]
 800fcba:	fbb3 f3f1 	udiv	r3, r3, r1
 800fcbe:	fb02 f303 	mul.w	r3, r2, r3
 800fcc2:	6822      	ldr	r2, [r4, #0]
 800fcc4:	3304      	adds	r3, #4
 800fcc6:	eb02 0903 	add.w	r9, r2, r3
 800fcca:	4607      	mov	r7, r0
 800fccc:	7b23      	ldrb	r3, [r4, #12]
 800fcce:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800fcd2:	e767      	b.n	800fba4 <uxr_prepare_output_stream_fragmented+0x64>
 800fcd4:	0800f9c9 	.word	0x0800f9c9

0800fcd8 <uxr_serialize_message_header>:
 800fcd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcdc:	4617      	mov	r7, r2
 800fcde:	4604      	mov	r4, r0
 800fce0:	461e      	mov	r6, r3
 800fce2:	460d      	mov	r5, r1
 800fce4:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800fce8:	f7f9 ff72 	bl	8009bd0 <ucdr_serialize_uint8_t>
 800fcec:	4639      	mov	r1, r7
 800fcee:	4620      	mov	r0, r4
 800fcf0:	f7f9 ff6e 	bl	8009bd0 <ucdr_serialize_uint8_t>
 800fcf4:	4632      	mov	r2, r6
 800fcf6:	2101      	movs	r1, #1
 800fcf8:	4620      	mov	r0, r4
 800fcfa:	f7fa f81f 	bl	8009d3c <ucdr_serialize_endian_uint16_t>
 800fcfe:	062b      	lsls	r3, r5, #24
 800fd00:	d501      	bpl.n	800fd06 <uxr_serialize_message_header+0x2e>
 800fd02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd06:	4641      	mov	r1, r8
 800fd08:	4620      	mov	r0, r4
 800fd0a:	2204      	movs	r2, #4
 800fd0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd10:	f7fe b84a 	b.w	800dda8 <ucdr_serialize_array_uint8_t>

0800fd14 <uxr_deserialize_message_header>:
 800fd14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd18:	4617      	mov	r7, r2
 800fd1a:	4604      	mov	r4, r0
 800fd1c:	461e      	mov	r6, r3
 800fd1e:	460d      	mov	r5, r1
 800fd20:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800fd24:	f7f9 ff6a 	bl	8009bfc <ucdr_deserialize_uint8_t>
 800fd28:	4639      	mov	r1, r7
 800fd2a:	4620      	mov	r0, r4
 800fd2c:	f7f9 ff66 	bl	8009bfc <ucdr_deserialize_uint8_t>
 800fd30:	4632      	mov	r2, r6
 800fd32:	2101      	movs	r1, #1
 800fd34:	4620      	mov	r0, r4
 800fd36:	f7fa f8f7 	bl	8009f28 <ucdr_deserialize_endian_uint16_t>
 800fd3a:	f995 3000 	ldrsb.w	r3, [r5]
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	da01      	bge.n	800fd46 <uxr_deserialize_message_header+0x32>
 800fd42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd46:	4641      	mov	r1, r8
 800fd48:	4620      	mov	r0, r4
 800fd4a:	2204      	movs	r2, #4
 800fd4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd50:	f7fe b88e 	b.w	800de70 <ucdr_deserialize_array_uint8_t>

0800fd54 <uxr_serialize_submessage_header>:
 800fd54:	b570      	push	{r4, r5, r6, lr}
 800fd56:	4616      	mov	r6, r2
 800fd58:	4604      	mov	r4, r0
 800fd5a:	461d      	mov	r5, r3
 800fd5c:	f7f9 ff38 	bl	8009bd0 <ucdr_serialize_uint8_t>
 800fd60:	4631      	mov	r1, r6
 800fd62:	4620      	mov	r0, r4
 800fd64:	f7f9 ff34 	bl	8009bd0 <ucdr_serialize_uint8_t>
 800fd68:	462a      	mov	r2, r5
 800fd6a:	4620      	mov	r0, r4
 800fd6c:	2101      	movs	r1, #1
 800fd6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fd72:	f7f9 bfe3 	b.w	8009d3c <ucdr_serialize_endian_uint16_t>
 800fd76:	bf00      	nop

0800fd78 <uxr_deserialize_submessage_header>:
 800fd78:	b570      	push	{r4, r5, r6, lr}
 800fd7a:	4616      	mov	r6, r2
 800fd7c:	4604      	mov	r4, r0
 800fd7e:	461d      	mov	r5, r3
 800fd80:	f7f9 ff3c 	bl	8009bfc <ucdr_deserialize_uint8_t>
 800fd84:	4631      	mov	r1, r6
 800fd86:	4620      	mov	r0, r4
 800fd88:	f7f9 ff38 	bl	8009bfc <ucdr_deserialize_uint8_t>
 800fd8c:	462a      	mov	r2, r5
 800fd8e:	4620      	mov	r0, r4
 800fd90:	2101      	movs	r1, #1
 800fd92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fd96:	f7fa b8c7 	b.w	8009f28 <ucdr_deserialize_endian_uint16_t>
 800fd9a:	bf00      	nop

0800fd9c <uxr_serialize_CLIENT_Representation>:
 800fd9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fda0:	2204      	movs	r2, #4
 800fda2:	460e      	mov	r6, r1
 800fda4:	4605      	mov	r5, r0
 800fda6:	f7fd ffff 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 800fdaa:	2202      	movs	r2, #2
 800fdac:	1d31      	adds	r1, r6, #4
 800fdae:	4604      	mov	r4, r0
 800fdb0:	4628      	mov	r0, r5
 800fdb2:	f7fd fff9 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 800fdb6:	2202      	movs	r2, #2
 800fdb8:	4004      	ands	r4, r0
 800fdba:	1db1      	adds	r1, r6, #6
 800fdbc:	4628      	mov	r0, r5
 800fdbe:	f7fd fff3 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 800fdc2:	b2e4      	uxtb	r4, r4
 800fdc4:	2204      	movs	r2, #4
 800fdc6:	4004      	ands	r4, r0
 800fdc8:	f106 0108 	add.w	r1, r6, #8
 800fdcc:	4628      	mov	r0, r5
 800fdce:	f7fd ffeb 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 800fdd2:	7b31      	ldrb	r1, [r6, #12]
 800fdd4:	ea00 0804 	and.w	r8, r0, r4
 800fdd8:	4628      	mov	r0, r5
 800fdda:	f7f9 fef9 	bl	8009bd0 <ucdr_serialize_uint8_t>
 800fdde:	7b71      	ldrb	r1, [r6, #13]
 800fde0:	ea08 0800 	and.w	r8, r8, r0
 800fde4:	4628      	mov	r0, r5
 800fde6:	f7f9 fec5 	bl	8009b74 <ucdr_serialize_bool>
 800fdea:	7b73      	ldrb	r3, [r6, #13]
 800fdec:	ea08 0800 	and.w	r8, r8, r0
 800fdf0:	b93b      	cbnz	r3, 800fe02 <uxr_serialize_CLIENT_Representation+0x66>
 800fdf2:	8bb1      	ldrh	r1, [r6, #28]
 800fdf4:	4628      	mov	r0, r5
 800fdf6:	f7f9 ff17 	bl	8009c28 <ucdr_serialize_uint16_t>
 800fdfa:	ea08 0000 	and.w	r0, r8, r0
 800fdfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe02:	6931      	ldr	r1, [r6, #16]
 800fe04:	4628      	mov	r0, r5
 800fe06:	f7fa f8ff 	bl	800a008 <ucdr_serialize_uint32_t>
 800fe0a:	6933      	ldr	r3, [r6, #16]
 800fe0c:	b1e3      	cbz	r3, 800fe48 <uxr_serialize_CLIENT_Representation+0xac>
 800fe0e:	b1c0      	cbz	r0, 800fe42 <uxr_serialize_CLIENT_Representation+0xa6>
 800fe10:	4637      	mov	r7, r6
 800fe12:	f04f 0900 	mov.w	r9, #0
 800fe16:	e001      	b.n	800fe1c <uxr_serialize_CLIENT_Representation+0x80>
 800fe18:	3708      	adds	r7, #8
 800fe1a:	b194      	cbz	r4, 800fe42 <uxr_serialize_CLIENT_Representation+0xa6>
 800fe1c:	6979      	ldr	r1, [r7, #20]
 800fe1e:	4628      	mov	r0, r5
 800fe20:	f006 fe28 	bl	8016a74 <ucdr_serialize_string>
 800fe24:	69b9      	ldr	r1, [r7, #24]
 800fe26:	4604      	mov	r4, r0
 800fe28:	4628      	mov	r0, r5
 800fe2a:	f006 fe23 	bl	8016a74 <ucdr_serialize_string>
 800fe2e:	6933      	ldr	r3, [r6, #16]
 800fe30:	f109 0901 	add.w	r9, r9, #1
 800fe34:	4004      	ands	r4, r0
 800fe36:	4599      	cmp	r9, r3
 800fe38:	b2e4      	uxtb	r4, r4
 800fe3a:	d3ed      	bcc.n	800fe18 <uxr_serialize_CLIENT_Representation+0x7c>
 800fe3c:	ea08 0804 	and.w	r8, r8, r4
 800fe40:	e7d7      	b.n	800fdf2 <uxr_serialize_CLIENT_Representation+0x56>
 800fe42:	f04f 0800 	mov.w	r8, #0
 800fe46:	e7d4      	b.n	800fdf2 <uxr_serialize_CLIENT_Representation+0x56>
 800fe48:	ea08 0800 	and.w	r8, r8, r0
 800fe4c:	e7d1      	b.n	800fdf2 <uxr_serialize_CLIENT_Representation+0x56>
 800fe4e:	bf00      	nop

0800fe50 <uxr_deserialize_CLIENT_Representation>:
 800fe50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe54:	2204      	movs	r2, #4
 800fe56:	460c      	mov	r4, r1
 800fe58:	4605      	mov	r5, r0
 800fe5a:	f7fe f809 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 800fe5e:	2202      	movs	r2, #2
 800fe60:	1d21      	adds	r1, r4, #4
 800fe62:	4606      	mov	r6, r0
 800fe64:	4628      	mov	r0, r5
 800fe66:	f7fe f803 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 800fe6a:	2202      	movs	r2, #2
 800fe6c:	4006      	ands	r6, r0
 800fe6e:	1da1      	adds	r1, r4, #6
 800fe70:	4628      	mov	r0, r5
 800fe72:	f7fd fffd 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 800fe76:	b2f6      	uxtb	r6, r6
 800fe78:	2204      	movs	r2, #4
 800fe7a:	4006      	ands	r6, r0
 800fe7c:	f104 0108 	add.w	r1, r4, #8
 800fe80:	4628      	mov	r0, r5
 800fe82:	f7fd fff5 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 800fe86:	f104 010c 	add.w	r1, r4, #12
 800fe8a:	ea00 0706 	and.w	r7, r0, r6
 800fe8e:	4628      	mov	r0, r5
 800fe90:	f7f9 feb4 	bl	8009bfc <ucdr_deserialize_uint8_t>
 800fe94:	f104 010d 	add.w	r1, r4, #13
 800fe98:	4007      	ands	r7, r0
 800fe9a:	4628      	mov	r0, r5
 800fe9c:	f7f9 fe80 	bl	8009ba0 <ucdr_deserialize_bool>
 800fea0:	7b63      	ldrb	r3, [r4, #13]
 800fea2:	4007      	ands	r7, r0
 800fea4:	b93b      	cbnz	r3, 800feb6 <uxr_deserialize_CLIENT_Representation+0x66>
 800fea6:	f104 011c 	add.w	r1, r4, #28
 800feaa:	4628      	mov	r0, r5
 800feac:	f7f9 ffc0 	bl	8009e30 <ucdr_deserialize_uint16_t>
 800feb0:	4038      	ands	r0, r7
 800feb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800feb6:	f104 0110 	add.w	r1, r4, #16
 800feba:	4628      	mov	r0, r5
 800febc:	f7fa f9ce 	bl	800a25c <ucdr_deserialize_uint32_t>
 800fec0:	6923      	ldr	r3, [r4, #16]
 800fec2:	2b01      	cmp	r3, #1
 800fec4:	d903      	bls.n	800fece <uxr_deserialize_CLIENT_Representation+0x7e>
 800fec6:	2301      	movs	r3, #1
 800fec8:	75ab      	strb	r3, [r5, #22]
 800feca:	2700      	movs	r7, #0
 800fecc:	e7eb      	b.n	800fea6 <uxr_deserialize_CLIENT_Representation+0x56>
 800fece:	b30b      	cbz	r3, 800ff14 <uxr_deserialize_CLIENT_Representation+0xc4>
 800fed0:	2800      	cmp	r0, #0
 800fed2:	d0fa      	beq.n	800feca <uxr_deserialize_CLIENT_Representation+0x7a>
 800fed4:	46a0      	mov	r8, r4
 800fed6:	f04f 0900 	mov.w	r9, #0
 800feda:	e003      	b.n	800fee4 <uxr_deserialize_CLIENT_Representation+0x94>
 800fedc:	f108 0808 	add.w	r8, r8, #8
 800fee0:	2e00      	cmp	r6, #0
 800fee2:	d0f2      	beq.n	800feca <uxr_deserialize_CLIENT_Representation+0x7a>
 800fee4:	f8d8 1014 	ldr.w	r1, [r8, #20]
 800fee8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800feec:	4628      	mov	r0, r5
 800feee:	f006 fdcf 	bl	8016a90 <ucdr_deserialize_string>
 800fef2:	f8d8 1018 	ldr.w	r1, [r8, #24]
 800fef6:	4606      	mov	r6, r0
 800fef8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fefc:	4628      	mov	r0, r5
 800fefe:	f006 fdc7 	bl	8016a90 <ucdr_deserialize_string>
 800ff02:	6923      	ldr	r3, [r4, #16]
 800ff04:	f109 0901 	add.w	r9, r9, #1
 800ff08:	4006      	ands	r6, r0
 800ff0a:	4599      	cmp	r9, r3
 800ff0c:	b2f6      	uxtb	r6, r6
 800ff0e:	d3e5      	bcc.n	800fedc <uxr_deserialize_CLIENT_Representation+0x8c>
 800ff10:	4037      	ands	r7, r6
 800ff12:	e7c8      	b.n	800fea6 <uxr_deserialize_CLIENT_Representation+0x56>
 800ff14:	4007      	ands	r7, r0
 800ff16:	e7c6      	b.n	800fea6 <uxr_deserialize_CLIENT_Representation+0x56>

0800ff18 <uxr_serialize_AGENT_Representation>:
 800ff18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff1c:	2204      	movs	r2, #4
 800ff1e:	460f      	mov	r7, r1
 800ff20:	4605      	mov	r5, r0
 800ff22:	f7fd ff41 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 800ff26:	2202      	movs	r2, #2
 800ff28:	4604      	mov	r4, r0
 800ff2a:	1d39      	adds	r1, r7, #4
 800ff2c:	4628      	mov	r0, r5
 800ff2e:	f7fd ff3b 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 800ff32:	4020      	ands	r0, r4
 800ff34:	2202      	movs	r2, #2
 800ff36:	b2c4      	uxtb	r4, r0
 800ff38:	1db9      	adds	r1, r7, #6
 800ff3a:	4628      	mov	r0, r5
 800ff3c:	f7fd ff34 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 800ff40:	7a39      	ldrb	r1, [r7, #8]
 800ff42:	4004      	ands	r4, r0
 800ff44:	4628      	mov	r0, r5
 800ff46:	f7f9 fe15 	bl	8009b74 <ucdr_serialize_bool>
 800ff4a:	7a3b      	ldrb	r3, [r7, #8]
 800ff4c:	ea00 0804 	and.w	r8, r0, r4
 800ff50:	b913      	cbnz	r3, 800ff58 <uxr_serialize_AGENT_Representation+0x40>
 800ff52:	4640      	mov	r0, r8
 800ff54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff58:	68f9      	ldr	r1, [r7, #12]
 800ff5a:	4628      	mov	r0, r5
 800ff5c:	f7fa f854 	bl	800a008 <ucdr_serialize_uint32_t>
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	b303      	cbz	r3, 800ffa6 <uxr_serialize_AGENT_Representation+0x8e>
 800ff64:	b1d0      	cbz	r0, 800ff9c <uxr_serialize_AGENT_Representation+0x84>
 800ff66:	463e      	mov	r6, r7
 800ff68:	f04f 0900 	mov.w	r9, #0
 800ff6c:	e001      	b.n	800ff72 <uxr_serialize_AGENT_Representation+0x5a>
 800ff6e:	3608      	adds	r6, #8
 800ff70:	b1a4      	cbz	r4, 800ff9c <uxr_serialize_AGENT_Representation+0x84>
 800ff72:	6931      	ldr	r1, [r6, #16]
 800ff74:	4628      	mov	r0, r5
 800ff76:	f006 fd7d 	bl	8016a74 <ucdr_serialize_string>
 800ff7a:	6971      	ldr	r1, [r6, #20]
 800ff7c:	4604      	mov	r4, r0
 800ff7e:	4628      	mov	r0, r5
 800ff80:	f006 fd78 	bl	8016a74 <ucdr_serialize_string>
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	f109 0901 	add.w	r9, r9, #1
 800ff8a:	4004      	ands	r4, r0
 800ff8c:	4599      	cmp	r9, r3
 800ff8e:	b2e4      	uxtb	r4, r4
 800ff90:	d3ed      	bcc.n	800ff6e <uxr_serialize_AGENT_Representation+0x56>
 800ff92:	ea08 0804 	and.w	r8, r8, r4
 800ff96:	4640      	mov	r0, r8
 800ff98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff9c:	f04f 0800 	mov.w	r8, #0
 800ffa0:	4640      	mov	r0, r8
 800ffa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ffa6:	ea08 0800 	and.w	r8, r8, r0
 800ffaa:	e7d2      	b.n	800ff52 <uxr_serialize_AGENT_Representation+0x3a>

0800ffac <uxr_serialize_DATAWRITER_Representation>:
 800ffac:	b570      	push	{r4, r5, r6, lr}
 800ffae:	460d      	mov	r5, r1
 800ffb0:	7809      	ldrb	r1, [r1, #0]
 800ffb2:	4606      	mov	r6, r0
 800ffb4:	f7f9 fe0c 	bl	8009bd0 <ucdr_serialize_uint8_t>
 800ffb8:	4604      	mov	r4, r0
 800ffba:	b130      	cbz	r0, 800ffca <uxr_serialize_DATAWRITER_Representation+0x1e>
 800ffbc:	782b      	ldrb	r3, [r5, #0]
 800ffbe:	2b02      	cmp	r3, #2
 800ffc0:	d00c      	beq.n	800ffdc <uxr_serialize_DATAWRITER_Representation+0x30>
 800ffc2:	2b03      	cmp	r3, #3
 800ffc4:	d010      	beq.n	800ffe8 <uxr_serialize_DATAWRITER_Representation+0x3c>
 800ffc6:	2b01      	cmp	r3, #1
 800ffc8:	d008      	beq.n	800ffdc <uxr_serialize_DATAWRITER_Representation+0x30>
 800ffca:	2202      	movs	r2, #2
 800ffcc:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 800ffd0:	4630      	mov	r0, r6
 800ffd2:	f7fd fee9 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 800ffd6:	4020      	ands	r0, r4
 800ffd8:	b2c0      	uxtb	r0, r0
 800ffda:	bd70      	pop	{r4, r5, r6, pc}
 800ffdc:	6869      	ldr	r1, [r5, #4]
 800ffde:	4630      	mov	r0, r6
 800ffe0:	f006 fd48 	bl	8016a74 <ucdr_serialize_string>
 800ffe4:	4604      	mov	r4, r0
 800ffe6:	e7f0      	b.n	800ffca <uxr_serialize_DATAWRITER_Representation+0x1e>
 800ffe8:	4629      	mov	r1, r5
 800ffea:	4630      	mov	r0, r6
 800ffec:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800fff0:	3104      	adds	r1, #4
 800fff2:	f7fe f879 	bl	800e0e8 <ucdr_serialize_sequence_uint8_t>
 800fff6:	4604      	mov	r4, r0
 800fff8:	e7e7      	b.n	800ffca <uxr_serialize_DATAWRITER_Representation+0x1e>
 800fffa:	bf00      	nop

0800fffc <uxr_serialize_ObjectVariant.part.0>:
 800fffc:	b570      	push	{r4, r5, r6, lr}
 800fffe:	780b      	ldrb	r3, [r1, #0]
 8010000:	3b01      	subs	r3, #1
 8010002:	460c      	mov	r4, r1
 8010004:	4605      	mov	r5, r0
 8010006:	2b0d      	cmp	r3, #13
 8010008:	d816      	bhi.n	8010038 <uxr_serialize_ObjectVariant.part.0+0x3c>
 801000a:	e8df f003 	tbb	[pc, r3]
 801000e:	0733      	.short	0x0733
 8010010:	07071717 	.word	0x07071717
 8010014:	0c150707 	.word	0x0c150707
 8010018:	4c510c0c 	.word	0x4c510c0c
 801001c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010020:	3104      	adds	r1, #4
 8010022:	f7ff bfc3 	b.w	800ffac <uxr_serialize_DATAWRITER_Representation>
 8010026:	7909      	ldrb	r1, [r1, #4]
 8010028:	f7f9 fdd2 	bl	8009bd0 <ucdr_serialize_uint8_t>
 801002c:	b300      	cbz	r0, 8010070 <uxr_serialize_ObjectVariant.part.0+0x74>
 801002e:	7923      	ldrb	r3, [r4, #4]
 8010030:	2b01      	cmp	r3, #1
 8010032:	d042      	beq.n	80100ba <uxr_serialize_ObjectVariant.part.0+0xbe>
 8010034:	2b02      	cmp	r3, #2
 8010036:	d040      	beq.n	80100ba <uxr_serialize_ObjectVariant.part.0+0xbe>
 8010038:	2001      	movs	r0, #1
 801003a:	bd70      	pop	{r4, r5, r6, pc}
 801003c:	7909      	ldrb	r1, [r1, #4]
 801003e:	f7f9 fdc7 	bl	8009bd0 <ucdr_serialize_uint8_t>
 8010042:	4606      	mov	r6, r0
 8010044:	b158      	cbz	r0, 801005e <uxr_serialize_ObjectVariant.part.0+0x62>
 8010046:	7923      	ldrb	r3, [r4, #4]
 8010048:	2b02      	cmp	r3, #2
 801004a:	d03c      	beq.n	80100c6 <uxr_serialize_ObjectVariant.part.0+0xca>
 801004c:	2b03      	cmp	r3, #3
 801004e:	d106      	bne.n	801005e <uxr_serialize_ObjectVariant.part.0+0x62>
 8010050:	68a2      	ldr	r2, [r4, #8]
 8010052:	f104 010c 	add.w	r1, r4, #12
 8010056:	4628      	mov	r0, r5
 8010058:	f7fe f846 	bl	800e0e8 <ucdr_serialize_sequence_uint8_t>
 801005c:	4606      	mov	r6, r0
 801005e:	2202      	movs	r2, #2
 8010060:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8010064:	4628      	mov	r0, r5
 8010066:	f7fd fe9f 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 801006a:	4030      	ands	r0, r6
 801006c:	b2c0      	uxtb	r0, r0
 801006e:	bd70      	pop	{r4, r5, r6, pc}
 8010070:	2000      	movs	r0, #0
 8010072:	bd70      	pop	{r4, r5, r6, pc}
 8010074:	7909      	ldrb	r1, [r1, #4]
 8010076:	f7f9 fdab 	bl	8009bd0 <ucdr_serialize_uint8_t>
 801007a:	4606      	mov	r6, r0
 801007c:	b158      	cbz	r0, 8010096 <uxr_serialize_ObjectVariant.part.0+0x9a>
 801007e:	7923      	ldrb	r3, [r4, #4]
 8010080:	2b02      	cmp	r3, #2
 8010082:	d003      	beq.n	801008c <uxr_serialize_ObjectVariant.part.0+0x90>
 8010084:	2b03      	cmp	r3, #3
 8010086:	d024      	beq.n	80100d2 <uxr_serialize_ObjectVariant.part.0+0xd6>
 8010088:	2b01      	cmp	r3, #1
 801008a:	d104      	bne.n	8010096 <uxr_serialize_ObjectVariant.part.0+0x9a>
 801008c:	68a1      	ldr	r1, [r4, #8]
 801008e:	4628      	mov	r0, r5
 8010090:	f006 fcf0 	bl	8016a74 <ucdr_serialize_string>
 8010094:	4606      	mov	r6, r0
 8010096:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 801009a:	4628      	mov	r0, r5
 801009c:	f7fa fac0 	bl	800a620 <ucdr_serialize_int16_t>
 80100a0:	4030      	ands	r0, r6
 80100a2:	b2c0      	uxtb	r0, r0
 80100a4:	bd70      	pop	{r4, r5, r6, pc}
 80100a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80100aa:	3104      	adds	r1, #4
 80100ac:	f7ff be76 	b.w	800fd9c <uxr_serialize_CLIENT_Representation>
 80100b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80100b4:	3104      	adds	r1, #4
 80100b6:	f7ff bf2f 	b.w	800ff18 <uxr_serialize_AGENT_Representation>
 80100ba:	68a1      	ldr	r1, [r4, #8]
 80100bc:	4628      	mov	r0, r5
 80100be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80100c2:	f006 bcd7 	b.w	8016a74 <ucdr_serialize_string>
 80100c6:	68a1      	ldr	r1, [r4, #8]
 80100c8:	4628      	mov	r0, r5
 80100ca:	f006 fcd3 	bl	8016a74 <ucdr_serialize_string>
 80100ce:	4606      	mov	r6, r0
 80100d0:	e7c5      	b.n	801005e <uxr_serialize_ObjectVariant.part.0+0x62>
 80100d2:	68a2      	ldr	r2, [r4, #8]
 80100d4:	f104 010c 	add.w	r1, r4, #12
 80100d8:	4628      	mov	r0, r5
 80100da:	f7fe f805 	bl	800e0e8 <ucdr_serialize_sequence_uint8_t>
 80100de:	4606      	mov	r6, r0
 80100e0:	e7d9      	b.n	8010096 <uxr_serialize_ObjectVariant.part.0+0x9a>
 80100e2:	bf00      	nop

080100e4 <uxr_deserialize_DATAWRITER_Representation>:
 80100e4:	b570      	push	{r4, r5, r6, lr}
 80100e6:	4606      	mov	r6, r0
 80100e8:	460d      	mov	r5, r1
 80100ea:	f7f9 fd87 	bl	8009bfc <ucdr_deserialize_uint8_t>
 80100ee:	4604      	mov	r4, r0
 80100f0:	b130      	cbz	r0, 8010100 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 80100f2:	782b      	ldrb	r3, [r5, #0]
 80100f4:	2b02      	cmp	r3, #2
 80100f6:	d00c      	beq.n	8010112 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 80100f8:	2b03      	cmp	r3, #3
 80100fa:	d012      	beq.n	8010122 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 80100fc:	2b01      	cmp	r3, #1
 80100fe:	d008      	beq.n	8010112 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8010100:	2202      	movs	r2, #2
 8010102:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8010106:	4630      	mov	r0, r6
 8010108:	f7fd feb2 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 801010c:	4020      	ands	r0, r4
 801010e:	b2c0      	uxtb	r0, r0
 8010110:	bd70      	pop	{r4, r5, r6, pc}
 8010112:	6869      	ldr	r1, [r5, #4]
 8010114:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010118:	4630      	mov	r0, r6
 801011a:	f006 fcb9 	bl	8016a90 <ucdr_deserialize_string>
 801011e:	4604      	mov	r4, r0
 8010120:	e7ee      	b.n	8010100 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8010122:	1d2b      	adds	r3, r5, #4
 8010124:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010128:	f105 0108 	add.w	r1, r5, #8
 801012c:	4630      	mov	r0, r6
 801012e:	f7fd ffed 	bl	800e10c <ucdr_deserialize_sequence_uint8_t>
 8010132:	4604      	mov	r4, r0
 8010134:	e7e4      	b.n	8010100 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8010136:	bf00      	nop

08010138 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8010138:	b570      	push	{r4, r5, r6, lr}
 801013a:	460d      	mov	r5, r1
 801013c:	7809      	ldrb	r1, [r1, #0]
 801013e:	4606      	mov	r6, r0
 8010140:	f7f9 fd18 	bl	8009b74 <ucdr_serialize_bool>
 8010144:	782b      	ldrb	r3, [r5, #0]
 8010146:	4604      	mov	r4, r0
 8010148:	b94b      	cbnz	r3, 801015e <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 801014a:	7a29      	ldrb	r1, [r5, #8]
 801014c:	4630      	mov	r0, r6
 801014e:	f7f9 fd11 	bl	8009b74 <ucdr_serialize_bool>
 8010152:	7a2b      	ldrb	r3, [r5, #8]
 8010154:	4004      	ands	r4, r0
 8010156:	b2e4      	uxtb	r4, r4
 8010158:	b943      	cbnz	r3, 801016c <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 801015a:	4620      	mov	r0, r4
 801015c:	bd70      	pop	{r4, r5, r6, pc}
 801015e:	6869      	ldr	r1, [r5, #4]
 8010160:	4630      	mov	r0, r6
 8010162:	f006 fc87 	bl	8016a74 <ucdr_serialize_string>
 8010166:	4004      	ands	r4, r0
 8010168:	b2e4      	uxtb	r4, r4
 801016a:	e7ee      	b.n	801014a <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 801016c:	68e9      	ldr	r1, [r5, #12]
 801016e:	4630      	mov	r0, r6
 8010170:	f006 fc80 	bl	8016a74 <ucdr_serialize_string>
 8010174:	4004      	ands	r4, r0
 8010176:	4620      	mov	r0, r4
 8010178:	bd70      	pop	{r4, r5, r6, pc}
 801017a:	bf00      	nop

0801017c <uxr_serialize_OBJK_Topic_Binary>:
 801017c:	b570      	push	{r4, r5, r6, lr}
 801017e:	460d      	mov	r5, r1
 8010180:	6809      	ldr	r1, [r1, #0]
 8010182:	4606      	mov	r6, r0
 8010184:	f006 fc76 	bl	8016a74 <ucdr_serialize_string>
 8010188:	7929      	ldrb	r1, [r5, #4]
 801018a:	4604      	mov	r4, r0
 801018c:	4630      	mov	r0, r6
 801018e:	f7f9 fcf1 	bl	8009b74 <ucdr_serialize_bool>
 8010192:	792b      	ldrb	r3, [r5, #4]
 8010194:	4004      	ands	r4, r0
 8010196:	b2e4      	uxtb	r4, r4
 8010198:	b943      	cbnz	r3, 80101ac <uxr_serialize_OBJK_Topic_Binary+0x30>
 801019a:	7b29      	ldrb	r1, [r5, #12]
 801019c:	4630      	mov	r0, r6
 801019e:	f7f9 fce9 	bl	8009b74 <ucdr_serialize_bool>
 80101a2:	7b2b      	ldrb	r3, [r5, #12]
 80101a4:	4004      	ands	r4, r0
 80101a6:	b93b      	cbnz	r3, 80101b8 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 80101a8:	4620      	mov	r0, r4
 80101aa:	bd70      	pop	{r4, r5, r6, pc}
 80101ac:	68a9      	ldr	r1, [r5, #8]
 80101ae:	4630      	mov	r0, r6
 80101b0:	f006 fc60 	bl	8016a74 <ucdr_serialize_string>
 80101b4:	4004      	ands	r4, r0
 80101b6:	e7f0      	b.n	801019a <uxr_serialize_OBJK_Topic_Binary+0x1e>
 80101b8:	6929      	ldr	r1, [r5, #16]
 80101ba:	4630      	mov	r0, r6
 80101bc:	f006 fc5a 	bl	8016a74 <ucdr_serialize_string>
 80101c0:	4004      	ands	r4, r0
 80101c2:	b2e4      	uxtb	r4, r4
 80101c4:	4620      	mov	r0, r4
 80101c6:	bd70      	pop	{r4, r5, r6, pc}

080101c8 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 80101c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101cc:	460c      	mov	r4, r1
 80101ce:	7809      	ldrb	r1, [r1, #0]
 80101d0:	4606      	mov	r6, r0
 80101d2:	f7f9 fccf 	bl	8009b74 <ucdr_serialize_bool>
 80101d6:	7823      	ldrb	r3, [r4, #0]
 80101d8:	4605      	mov	r5, r0
 80101da:	b96b      	cbnz	r3, 80101f8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 80101dc:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 80101e0:	4630      	mov	r0, r6
 80101e2:	f7f9 fcc7 	bl	8009b74 <ucdr_serialize_bool>
 80101e6:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80101ea:	4005      	ands	r5, r0
 80101ec:	b2ed      	uxtb	r5, r5
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d16a      	bne.n	80102c8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x100>
 80101f2:	4628      	mov	r0, r5
 80101f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101f8:	6861      	ldr	r1, [r4, #4]
 80101fa:	4630      	mov	r0, r6
 80101fc:	f7f9 ff04 	bl	800a008 <ucdr_serialize_uint32_t>
 8010200:	6863      	ldr	r3, [r4, #4]
 8010202:	2b00      	cmp	r3, #0
 8010204:	d06c      	beq.n	80102e0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x118>
 8010206:	2800      	cmp	r0, #0
 8010208:	d068      	beq.n	80102dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801020a:	68a1      	ldr	r1, [r4, #8]
 801020c:	4630      	mov	r0, r6
 801020e:	f006 fc31 	bl	8016a74 <ucdr_serialize_string>
 8010212:	6862      	ldr	r2, [r4, #4]
 8010214:	2a01      	cmp	r2, #1
 8010216:	d953      	bls.n	80102c0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010218:	2800      	cmp	r0, #0
 801021a:	d05f      	beq.n	80102dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801021c:	68e1      	ldr	r1, [r4, #12]
 801021e:	4630      	mov	r0, r6
 8010220:	f006 fc28 	bl	8016a74 <ucdr_serialize_string>
 8010224:	6862      	ldr	r2, [r4, #4]
 8010226:	2a02      	cmp	r2, #2
 8010228:	d94a      	bls.n	80102c0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801022a:	2800      	cmp	r0, #0
 801022c:	d056      	beq.n	80102dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801022e:	6921      	ldr	r1, [r4, #16]
 8010230:	4630      	mov	r0, r6
 8010232:	f006 fc1f 	bl	8016a74 <ucdr_serialize_string>
 8010236:	6862      	ldr	r2, [r4, #4]
 8010238:	2a03      	cmp	r2, #3
 801023a:	d941      	bls.n	80102c0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801023c:	2800      	cmp	r0, #0
 801023e:	d04d      	beq.n	80102dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010240:	6961      	ldr	r1, [r4, #20]
 8010242:	4630      	mov	r0, r6
 8010244:	f006 fc16 	bl	8016a74 <ucdr_serialize_string>
 8010248:	6862      	ldr	r2, [r4, #4]
 801024a:	2a04      	cmp	r2, #4
 801024c:	d938      	bls.n	80102c0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801024e:	2800      	cmp	r0, #0
 8010250:	d044      	beq.n	80102dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010252:	69a1      	ldr	r1, [r4, #24]
 8010254:	4630      	mov	r0, r6
 8010256:	f006 fc0d 	bl	8016a74 <ucdr_serialize_string>
 801025a:	6862      	ldr	r2, [r4, #4]
 801025c:	2a05      	cmp	r2, #5
 801025e:	d92f      	bls.n	80102c0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010260:	2800      	cmp	r0, #0
 8010262:	d03b      	beq.n	80102dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010264:	69e1      	ldr	r1, [r4, #28]
 8010266:	4630      	mov	r0, r6
 8010268:	f006 fc04 	bl	8016a74 <ucdr_serialize_string>
 801026c:	6862      	ldr	r2, [r4, #4]
 801026e:	2a06      	cmp	r2, #6
 8010270:	d926      	bls.n	80102c0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010272:	b398      	cbz	r0, 80102dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010274:	6a21      	ldr	r1, [r4, #32]
 8010276:	4630      	mov	r0, r6
 8010278:	f006 fbfc 	bl	8016a74 <ucdr_serialize_string>
 801027c:	6862      	ldr	r2, [r4, #4]
 801027e:	2a07      	cmp	r2, #7
 8010280:	d91e      	bls.n	80102c0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010282:	b358      	cbz	r0, 80102dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010284:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8010286:	4630      	mov	r0, r6
 8010288:	f006 fbf4 	bl	8016a74 <ucdr_serialize_string>
 801028c:	6862      	ldr	r2, [r4, #4]
 801028e:	2a08      	cmp	r2, #8
 8010290:	d916      	bls.n	80102c0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010292:	b318      	cbz	r0, 80102dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010294:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8010296:	4630      	mov	r0, r6
 8010298:	f006 fbec 	bl	8016a74 <ucdr_serialize_string>
 801029c:	6862      	ldr	r2, [r4, #4]
 801029e:	2a09      	cmp	r2, #9
 80102a0:	d90e      	bls.n	80102c0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80102a2:	b1d8      	cbz	r0, 80102dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80102a4:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 80102a8:	2709      	movs	r7, #9
 80102aa:	e000      	b.n	80102ae <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 80102ac:	b1b0      	cbz	r0, 80102dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80102ae:	f858 1f04 	ldr.w	r1, [r8, #4]!
 80102b2:	4630      	mov	r0, r6
 80102b4:	f006 fbde 	bl	8016a74 <ucdr_serialize_string>
 80102b8:	6862      	ldr	r2, [r4, #4]
 80102ba:	3701      	adds	r7, #1
 80102bc:	4297      	cmp	r7, r2
 80102be:	d3f5      	bcc.n	80102ac <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 80102c0:	ea05 0300 	and.w	r3, r5, r0
 80102c4:	b2dd      	uxtb	r5, r3
 80102c6:	e789      	b.n	80101dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 80102c8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80102ca:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80102ce:	4630      	mov	r0, r6
 80102d0:	f7fd ff0a 	bl	800e0e8 <ucdr_serialize_sequence_uint8_t>
 80102d4:	4005      	ands	r5, r0
 80102d6:	4628      	mov	r0, r5
 80102d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102dc:	2500      	movs	r5, #0
 80102de:	e77d      	b.n	80101dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 80102e0:	4028      	ands	r0, r5
 80102e2:	b2c5      	uxtb	r5, r0
 80102e4:	e77a      	b.n	80101dc <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 80102e6:	bf00      	nop

080102e8 <uxr_serialize_OBJK_Publisher_Binary>:
 80102e8:	b570      	push	{r4, r5, r6, lr}
 80102ea:	460d      	mov	r5, r1
 80102ec:	7809      	ldrb	r1, [r1, #0]
 80102ee:	4606      	mov	r6, r0
 80102f0:	f7f9 fc40 	bl	8009b74 <ucdr_serialize_bool>
 80102f4:	782b      	ldrb	r3, [r5, #0]
 80102f6:	4604      	mov	r4, r0
 80102f8:	b94b      	cbnz	r3, 801030e <uxr_serialize_OBJK_Publisher_Binary+0x26>
 80102fa:	7a29      	ldrb	r1, [r5, #8]
 80102fc:	4630      	mov	r0, r6
 80102fe:	f7f9 fc39 	bl	8009b74 <ucdr_serialize_bool>
 8010302:	7a2b      	ldrb	r3, [r5, #8]
 8010304:	4004      	ands	r4, r0
 8010306:	b2e4      	uxtb	r4, r4
 8010308:	b943      	cbnz	r3, 801031c <uxr_serialize_OBJK_Publisher_Binary+0x34>
 801030a:	4620      	mov	r0, r4
 801030c:	bd70      	pop	{r4, r5, r6, pc}
 801030e:	6869      	ldr	r1, [r5, #4]
 8010310:	4630      	mov	r0, r6
 8010312:	f006 fbaf 	bl	8016a74 <ucdr_serialize_string>
 8010316:	4004      	ands	r4, r0
 8010318:	b2e4      	uxtb	r4, r4
 801031a:	e7ee      	b.n	80102fa <uxr_serialize_OBJK_Publisher_Binary+0x12>
 801031c:	f105 010c 	add.w	r1, r5, #12
 8010320:	4630      	mov	r0, r6
 8010322:	f7ff ff51 	bl	80101c8 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8010326:	4004      	ands	r4, r0
 8010328:	4620      	mov	r0, r4
 801032a:	bd70      	pop	{r4, r5, r6, pc}

0801032c <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 801032c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010330:	460c      	mov	r4, r1
 8010332:	7809      	ldrb	r1, [r1, #0]
 8010334:	4606      	mov	r6, r0
 8010336:	f7f9 fc1d 	bl	8009b74 <ucdr_serialize_bool>
 801033a:	7823      	ldrb	r3, [r4, #0]
 801033c:	4605      	mov	r5, r0
 801033e:	b96b      	cbnz	r3, 801035c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8010340:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8010344:	4630      	mov	r0, r6
 8010346:	f7f9 fc15 	bl	8009b74 <ucdr_serialize_bool>
 801034a:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 801034e:	4005      	ands	r5, r0
 8010350:	b2ed      	uxtb	r5, r5
 8010352:	2b00      	cmp	r3, #0
 8010354:	d16a      	bne.n	801042c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x100>
 8010356:	4628      	mov	r0, r5
 8010358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801035c:	6861      	ldr	r1, [r4, #4]
 801035e:	4630      	mov	r0, r6
 8010360:	f7f9 fe52 	bl	800a008 <ucdr_serialize_uint32_t>
 8010364:	6863      	ldr	r3, [r4, #4]
 8010366:	2b00      	cmp	r3, #0
 8010368:	d06c      	beq.n	8010444 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x118>
 801036a:	2800      	cmp	r0, #0
 801036c:	d068      	beq.n	8010440 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 801036e:	68a1      	ldr	r1, [r4, #8]
 8010370:	4630      	mov	r0, r6
 8010372:	f006 fb7f 	bl	8016a74 <ucdr_serialize_string>
 8010376:	6862      	ldr	r2, [r4, #4]
 8010378:	2a01      	cmp	r2, #1
 801037a:	d953      	bls.n	8010424 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801037c:	2800      	cmp	r0, #0
 801037e:	d05f      	beq.n	8010440 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010380:	68e1      	ldr	r1, [r4, #12]
 8010382:	4630      	mov	r0, r6
 8010384:	f006 fb76 	bl	8016a74 <ucdr_serialize_string>
 8010388:	6862      	ldr	r2, [r4, #4]
 801038a:	2a02      	cmp	r2, #2
 801038c:	d94a      	bls.n	8010424 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801038e:	2800      	cmp	r0, #0
 8010390:	d056      	beq.n	8010440 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010392:	6921      	ldr	r1, [r4, #16]
 8010394:	4630      	mov	r0, r6
 8010396:	f006 fb6d 	bl	8016a74 <ucdr_serialize_string>
 801039a:	6862      	ldr	r2, [r4, #4]
 801039c:	2a03      	cmp	r2, #3
 801039e:	d941      	bls.n	8010424 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80103a0:	2800      	cmp	r0, #0
 80103a2:	d04d      	beq.n	8010440 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80103a4:	6961      	ldr	r1, [r4, #20]
 80103a6:	4630      	mov	r0, r6
 80103a8:	f006 fb64 	bl	8016a74 <ucdr_serialize_string>
 80103ac:	6862      	ldr	r2, [r4, #4]
 80103ae:	2a04      	cmp	r2, #4
 80103b0:	d938      	bls.n	8010424 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80103b2:	2800      	cmp	r0, #0
 80103b4:	d044      	beq.n	8010440 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80103b6:	69a1      	ldr	r1, [r4, #24]
 80103b8:	4630      	mov	r0, r6
 80103ba:	f006 fb5b 	bl	8016a74 <ucdr_serialize_string>
 80103be:	6862      	ldr	r2, [r4, #4]
 80103c0:	2a05      	cmp	r2, #5
 80103c2:	d92f      	bls.n	8010424 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80103c4:	2800      	cmp	r0, #0
 80103c6:	d03b      	beq.n	8010440 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80103c8:	69e1      	ldr	r1, [r4, #28]
 80103ca:	4630      	mov	r0, r6
 80103cc:	f006 fb52 	bl	8016a74 <ucdr_serialize_string>
 80103d0:	6862      	ldr	r2, [r4, #4]
 80103d2:	2a06      	cmp	r2, #6
 80103d4:	d926      	bls.n	8010424 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80103d6:	b398      	cbz	r0, 8010440 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80103d8:	6a21      	ldr	r1, [r4, #32]
 80103da:	4630      	mov	r0, r6
 80103dc:	f006 fb4a 	bl	8016a74 <ucdr_serialize_string>
 80103e0:	6862      	ldr	r2, [r4, #4]
 80103e2:	2a07      	cmp	r2, #7
 80103e4:	d91e      	bls.n	8010424 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80103e6:	b358      	cbz	r0, 8010440 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80103e8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80103ea:	4630      	mov	r0, r6
 80103ec:	f006 fb42 	bl	8016a74 <ucdr_serialize_string>
 80103f0:	6862      	ldr	r2, [r4, #4]
 80103f2:	2a08      	cmp	r2, #8
 80103f4:	d916      	bls.n	8010424 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80103f6:	b318      	cbz	r0, 8010440 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80103f8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80103fa:	4630      	mov	r0, r6
 80103fc:	f006 fb3a 	bl	8016a74 <ucdr_serialize_string>
 8010400:	6862      	ldr	r2, [r4, #4]
 8010402:	2a09      	cmp	r2, #9
 8010404:	d90e      	bls.n	8010424 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010406:	b1d8      	cbz	r0, 8010440 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010408:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 801040c:	2709      	movs	r7, #9
 801040e:	e000      	b.n	8010412 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8010410:	b1b0      	cbz	r0, 8010440 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010412:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8010416:	4630      	mov	r0, r6
 8010418:	f006 fb2c 	bl	8016a74 <ucdr_serialize_string>
 801041c:	6862      	ldr	r2, [r4, #4]
 801041e:	3701      	adds	r7, #1
 8010420:	4297      	cmp	r7, r2
 8010422:	d3f5      	bcc.n	8010410 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8010424:	ea05 0300 	and.w	r3, r5, r0
 8010428:	b2dd      	uxtb	r5, r3
 801042a:	e789      	b.n	8010340 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801042c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801042e:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010432:	4630      	mov	r0, r6
 8010434:	f7fd fe58 	bl	800e0e8 <ucdr_serialize_sequence_uint8_t>
 8010438:	4005      	ands	r5, r0
 801043a:	4628      	mov	r0, r5
 801043c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010440:	2500      	movs	r5, #0
 8010442:	e77d      	b.n	8010340 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8010444:	4028      	ands	r0, r5
 8010446:	b2c5      	uxtb	r5, r0
 8010448:	e77a      	b.n	8010340 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801044a:	bf00      	nop

0801044c <uxr_serialize_OBJK_Subscriber_Binary>:
 801044c:	b570      	push	{r4, r5, r6, lr}
 801044e:	460d      	mov	r5, r1
 8010450:	7809      	ldrb	r1, [r1, #0]
 8010452:	4606      	mov	r6, r0
 8010454:	f7f9 fb8e 	bl	8009b74 <ucdr_serialize_bool>
 8010458:	782b      	ldrb	r3, [r5, #0]
 801045a:	4604      	mov	r4, r0
 801045c:	b94b      	cbnz	r3, 8010472 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 801045e:	7a29      	ldrb	r1, [r5, #8]
 8010460:	4630      	mov	r0, r6
 8010462:	f7f9 fb87 	bl	8009b74 <ucdr_serialize_bool>
 8010466:	7a2b      	ldrb	r3, [r5, #8]
 8010468:	4004      	ands	r4, r0
 801046a:	b2e4      	uxtb	r4, r4
 801046c:	b943      	cbnz	r3, 8010480 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 801046e:	4620      	mov	r0, r4
 8010470:	bd70      	pop	{r4, r5, r6, pc}
 8010472:	6869      	ldr	r1, [r5, #4]
 8010474:	4630      	mov	r0, r6
 8010476:	f006 fafd 	bl	8016a74 <ucdr_serialize_string>
 801047a:	4004      	ands	r4, r0
 801047c:	b2e4      	uxtb	r4, r4
 801047e:	e7ee      	b.n	801045e <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8010480:	f105 010c 	add.w	r1, r5, #12
 8010484:	4630      	mov	r0, r6
 8010486:	f7ff ff51 	bl	801032c <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 801048a:	4004      	ands	r4, r0
 801048c:	4620      	mov	r0, r4
 801048e:	bd70      	pop	{r4, r5, r6, pc}

08010490 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8010490:	b570      	push	{r4, r5, r6, lr}
 8010492:	460d      	mov	r5, r1
 8010494:	8809      	ldrh	r1, [r1, #0]
 8010496:	4606      	mov	r6, r0
 8010498:	f7f9 fbc6 	bl	8009c28 <ucdr_serialize_uint16_t>
 801049c:	78a9      	ldrb	r1, [r5, #2]
 801049e:	4604      	mov	r4, r0
 80104a0:	4630      	mov	r0, r6
 80104a2:	f7f9 fb67 	bl	8009b74 <ucdr_serialize_bool>
 80104a6:	78ab      	ldrb	r3, [r5, #2]
 80104a8:	4004      	ands	r4, r0
 80104aa:	b2e4      	uxtb	r4, r4
 80104ac:	b9b3      	cbnz	r3, 80104dc <uxr_serialize_OBJK_Endpoint_QosBinary+0x4c>
 80104ae:	79a9      	ldrb	r1, [r5, #6]
 80104b0:	4630      	mov	r0, r6
 80104b2:	f7f9 fb5f 	bl	8009b74 <ucdr_serialize_bool>
 80104b6:	79ab      	ldrb	r3, [r5, #6]
 80104b8:	4004      	ands	r4, r0
 80104ba:	bb33      	cbnz	r3, 801050a <uxr_serialize_OBJK_Endpoint_QosBinary+0x7a>
 80104bc:	7b29      	ldrb	r1, [r5, #12]
 80104be:	4630      	mov	r0, r6
 80104c0:	f7f9 fb58 	bl	8009b74 <ucdr_serialize_bool>
 80104c4:	7b2b      	ldrb	r3, [r5, #12]
 80104c6:	4004      	ands	r4, r0
 80104c8:	b9c3      	cbnz	r3, 80104fc <uxr_serialize_OBJK_Endpoint_QosBinary+0x6c>
 80104ca:	7d29      	ldrb	r1, [r5, #20]
 80104cc:	4630      	mov	r0, r6
 80104ce:	f7f9 fb51 	bl	8009b74 <ucdr_serialize_bool>
 80104d2:	7d2b      	ldrb	r3, [r5, #20]
 80104d4:	4004      	ands	r4, r0
 80104d6:	b93b      	cbnz	r3, 80104e8 <uxr_serialize_OBJK_Endpoint_QosBinary+0x58>
 80104d8:	4620      	mov	r0, r4
 80104da:	bd70      	pop	{r4, r5, r6, pc}
 80104dc:	88a9      	ldrh	r1, [r5, #4]
 80104de:	4630      	mov	r0, r6
 80104e0:	f7f9 fba2 	bl	8009c28 <ucdr_serialize_uint16_t>
 80104e4:	4004      	ands	r4, r0
 80104e6:	e7e2      	b.n	80104ae <uxr_serialize_OBJK_Endpoint_QosBinary+0x1e>
 80104e8:	69aa      	ldr	r2, [r5, #24]
 80104ea:	f105 011c 	add.w	r1, r5, #28
 80104ee:	4630      	mov	r0, r6
 80104f0:	f7fd fdfa 	bl	800e0e8 <ucdr_serialize_sequence_uint8_t>
 80104f4:	4004      	ands	r4, r0
 80104f6:	b2e4      	uxtb	r4, r4
 80104f8:	4620      	mov	r0, r4
 80104fa:	bd70      	pop	{r4, r5, r6, pc}
 80104fc:	6929      	ldr	r1, [r5, #16]
 80104fe:	4630      	mov	r0, r6
 8010500:	f7f9 fd82 	bl	800a008 <ucdr_serialize_uint32_t>
 8010504:	4004      	ands	r4, r0
 8010506:	b2e4      	uxtb	r4, r4
 8010508:	e7df      	b.n	80104ca <uxr_serialize_OBJK_Endpoint_QosBinary+0x3a>
 801050a:	68a9      	ldr	r1, [r5, #8]
 801050c:	4630      	mov	r0, r6
 801050e:	f7f9 fd7b 	bl	800a008 <ucdr_serialize_uint32_t>
 8010512:	4004      	ands	r4, r0
 8010514:	b2e4      	uxtb	r4, r4
 8010516:	e7d1      	b.n	80104bc <uxr_serialize_OBJK_Endpoint_QosBinary+0x2c>

08010518 <uxr_serialize_OBJK_DataReader_Binary>:
 8010518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801051a:	2202      	movs	r2, #2
 801051c:	460c      	mov	r4, r1
 801051e:	4606      	mov	r6, r0
 8010520:	f7fd fc42 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010524:	78a1      	ldrb	r1, [r4, #2]
 8010526:	4605      	mov	r5, r0
 8010528:	4630      	mov	r0, r6
 801052a:	f7f9 fb23 	bl	8009b74 <ucdr_serialize_bool>
 801052e:	78a3      	ldrb	r3, [r4, #2]
 8010530:	4005      	ands	r5, r0
 8010532:	b2ed      	uxtb	r5, r5
 8010534:	b90b      	cbnz	r3, 801053a <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8010536:	4628      	mov	r0, r5
 8010538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801053a:	f104 0108 	add.w	r1, r4, #8
 801053e:	4630      	mov	r0, r6
 8010540:	f7ff ffa6 	bl	8010490 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8010544:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8010548:	4607      	mov	r7, r0
 801054a:	4630      	mov	r0, r6
 801054c:	f7f9 fb12 	bl	8009b74 <ucdr_serialize_bool>
 8010550:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8010554:	4007      	ands	r7, r0
 8010556:	b2ff      	uxtb	r7, r7
 8010558:	b95b      	cbnz	r3, 8010572 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 801055a:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 801055e:	4630      	mov	r0, r6
 8010560:	f7f9 fb08 	bl	8009b74 <ucdr_serialize_bool>
 8010564:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8010568:	4007      	ands	r7, r0
 801056a:	b94b      	cbnz	r3, 8010580 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 801056c:	403d      	ands	r5, r7
 801056e:	4628      	mov	r0, r5
 8010570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010572:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 8010576:	4630      	mov	r0, r6
 8010578:	f7f9 ff8a 	bl	800a490 <ucdr_serialize_uint64_t>
 801057c:	4007      	ands	r7, r0
 801057e:	e7ec      	b.n	801055a <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8010580:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8010582:	4630      	mov	r0, r6
 8010584:	f006 fa76 	bl	8016a74 <ucdr_serialize_string>
 8010588:	4007      	ands	r7, r0
 801058a:	b2ff      	uxtb	r7, r7
 801058c:	e7ee      	b.n	801056c <uxr_serialize_OBJK_DataReader_Binary+0x54>
 801058e:	bf00      	nop

08010590 <uxr_serialize_OBJK_DataWriter_Binary>:
 8010590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010592:	2202      	movs	r2, #2
 8010594:	460d      	mov	r5, r1
 8010596:	4606      	mov	r6, r0
 8010598:	f7fd fc06 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 801059c:	78a9      	ldrb	r1, [r5, #2]
 801059e:	4604      	mov	r4, r0
 80105a0:	4630      	mov	r0, r6
 80105a2:	f7f9 fae7 	bl	8009b74 <ucdr_serialize_bool>
 80105a6:	78ab      	ldrb	r3, [r5, #2]
 80105a8:	4004      	ands	r4, r0
 80105aa:	b2e4      	uxtb	r4, r4
 80105ac:	b90b      	cbnz	r3, 80105b2 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 80105ae:	4620      	mov	r0, r4
 80105b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80105b2:	f105 0108 	add.w	r1, r5, #8
 80105b6:	4630      	mov	r0, r6
 80105b8:	f7ff ff6a 	bl	8010490 <uxr_serialize_OBJK_Endpoint_QosBinary>
 80105bc:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 80105c0:	4607      	mov	r7, r0
 80105c2:	4630      	mov	r0, r6
 80105c4:	f7f9 fad6 	bl	8009b74 <ucdr_serialize_bool>
 80105c8:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 80105cc:	4007      	ands	r7, r0
 80105ce:	b2ff      	uxtb	r7, r7
 80105d0:	b913      	cbnz	r3, 80105d8 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 80105d2:	403c      	ands	r4, r7
 80105d4:	4620      	mov	r0, r4
 80105d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80105d8:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 80105dc:	4630      	mov	r0, r6
 80105de:	f7f9 ff57 	bl	800a490 <ucdr_serialize_uint64_t>
 80105e2:	4007      	ands	r7, r0
 80105e4:	e7f5      	b.n	80105d2 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 80105e6:	bf00      	nop

080105e8 <uxr_deserialize_ObjectVariant>:
 80105e8:	b570      	push	{r4, r5, r6, lr}
 80105ea:	4605      	mov	r5, r0
 80105ec:	460e      	mov	r6, r1
 80105ee:	f7f9 fb05 	bl	8009bfc <ucdr_deserialize_uint8_t>
 80105f2:	b168      	cbz	r0, 8010610 <uxr_deserialize_ObjectVariant+0x28>
 80105f4:	7833      	ldrb	r3, [r6, #0]
 80105f6:	3b01      	subs	r3, #1
 80105f8:	4604      	mov	r4, r0
 80105fa:	2b0d      	cmp	r3, #13
 80105fc:	d809      	bhi.n	8010612 <uxr_deserialize_ObjectVariant+0x2a>
 80105fe:	e8df f003 	tbb	[pc, r3]
 8010602:	0a64      	.short	0x0a64
 8010604:	0a0a2323 	.word	0x0a0a2323
 8010608:	10080a0a 	.word	0x10080a0a
 801060c:	5e411010 	.word	0x5e411010
 8010610:	2400      	movs	r4, #0
 8010612:	4620      	mov	r0, r4
 8010614:	bd70      	pop	{r4, r5, r6, pc}
 8010616:	1d31      	adds	r1, r6, #4
 8010618:	4628      	mov	r0, r5
 801061a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801061e:	f7ff bd61 	b.w	80100e4 <uxr_deserialize_DATAWRITER_Representation>
 8010622:	1d31      	adds	r1, r6, #4
 8010624:	4628      	mov	r0, r5
 8010626:	f7f9 fae9 	bl	8009bfc <ucdr_deserialize_uint8_t>
 801062a:	2800      	cmp	r0, #0
 801062c:	d0f0      	beq.n	8010610 <uxr_deserialize_ObjectVariant+0x28>
 801062e:	7933      	ldrb	r3, [r6, #4]
 8010630:	2b01      	cmp	r3, #1
 8010632:	d001      	beq.n	8010638 <uxr_deserialize_ObjectVariant+0x50>
 8010634:	2b02      	cmp	r3, #2
 8010636:	d1ec      	bne.n	8010612 <uxr_deserialize_ObjectVariant+0x2a>
 8010638:	68b1      	ldr	r1, [r6, #8]
 801063a:	4628      	mov	r0, r5
 801063c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010640:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010644:	f006 ba24 	b.w	8016a90 <ucdr_deserialize_string>
 8010648:	1d31      	adds	r1, r6, #4
 801064a:	4628      	mov	r0, r5
 801064c:	f7f9 fad6 	bl	8009bfc <ucdr_deserialize_uint8_t>
 8010650:	4604      	mov	r4, r0
 8010652:	b170      	cbz	r0, 8010672 <uxr_deserialize_ObjectVariant+0x8a>
 8010654:	7933      	ldrb	r3, [r6, #4]
 8010656:	2b02      	cmp	r3, #2
 8010658:	d053      	beq.n	8010702 <uxr_deserialize_ObjectVariant+0x11a>
 801065a:	2b03      	cmp	r3, #3
 801065c:	d109      	bne.n	8010672 <uxr_deserialize_ObjectVariant+0x8a>
 801065e:	f106 0308 	add.w	r3, r6, #8
 8010662:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010666:	f106 010c 	add.w	r1, r6, #12
 801066a:	4628      	mov	r0, r5
 801066c:	f7fd fd4e 	bl	800e10c <ucdr_deserialize_sequence_uint8_t>
 8010670:	4604      	mov	r4, r0
 8010672:	2202      	movs	r2, #2
 8010674:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8010678:	4628      	mov	r0, r5
 801067a:	f7fd fbf9 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 801067e:	4004      	ands	r4, r0
 8010680:	b2e4      	uxtb	r4, r4
 8010682:	e7c6      	b.n	8010612 <uxr_deserialize_ObjectVariant+0x2a>
 8010684:	2204      	movs	r2, #4
 8010686:	18b1      	adds	r1, r6, r2
 8010688:	4628      	mov	r0, r5
 801068a:	f7fd fbf1 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 801068e:	2202      	movs	r2, #2
 8010690:	f106 0108 	add.w	r1, r6, #8
 8010694:	4604      	mov	r4, r0
 8010696:	4628      	mov	r0, r5
 8010698:	f7fd fbea 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 801069c:	2202      	movs	r2, #2
 801069e:	4004      	ands	r4, r0
 80106a0:	f106 010a 	add.w	r1, r6, #10
 80106a4:	4628      	mov	r0, r5
 80106a6:	f7fd fbe3 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 80106aa:	b2e4      	uxtb	r4, r4
 80106ac:	4603      	mov	r3, r0
 80106ae:	f106 010c 	add.w	r1, r6, #12
 80106b2:	4628      	mov	r0, r5
 80106b4:	401c      	ands	r4, r3
 80106b6:	f7f9 fa73 	bl	8009ba0 <ucdr_deserialize_bool>
 80106ba:	4004      	ands	r4, r0
 80106bc:	e7a9      	b.n	8010612 <uxr_deserialize_ObjectVariant+0x2a>
 80106be:	1d31      	adds	r1, r6, #4
 80106c0:	4628      	mov	r0, r5
 80106c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80106c6:	f7ff bbc3 	b.w	800fe50 <uxr_deserialize_CLIENT_Representation>
 80106ca:	1d31      	adds	r1, r6, #4
 80106cc:	4628      	mov	r0, r5
 80106ce:	f7f9 fa95 	bl	8009bfc <ucdr_deserialize_uint8_t>
 80106d2:	4604      	mov	r4, r0
 80106d4:	b168      	cbz	r0, 80106f2 <uxr_deserialize_ObjectVariant+0x10a>
 80106d6:	7933      	ldrb	r3, [r6, #4]
 80106d8:	2b02      	cmp	r3, #2
 80106da:	d003      	beq.n	80106e4 <uxr_deserialize_ObjectVariant+0xfc>
 80106dc:	2b03      	cmp	r3, #3
 80106de:	d018      	beq.n	8010712 <uxr_deserialize_ObjectVariant+0x12a>
 80106e0:	2b01      	cmp	r3, #1
 80106e2:	d106      	bne.n	80106f2 <uxr_deserialize_ObjectVariant+0x10a>
 80106e4:	68b1      	ldr	r1, [r6, #8]
 80106e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80106ea:	4628      	mov	r0, r5
 80106ec:	f006 f9d0 	bl	8016a90 <ucdr_deserialize_string>
 80106f0:	4604      	mov	r4, r0
 80106f2:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 80106f6:	4628      	mov	r0, r5
 80106f8:	f7fa f81c 	bl	800a734 <ucdr_deserialize_int16_t>
 80106fc:	4004      	ands	r4, r0
 80106fe:	b2e4      	uxtb	r4, r4
 8010700:	e787      	b.n	8010612 <uxr_deserialize_ObjectVariant+0x2a>
 8010702:	68b1      	ldr	r1, [r6, #8]
 8010704:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010708:	4628      	mov	r0, r5
 801070a:	f006 f9c1 	bl	8016a90 <ucdr_deserialize_string>
 801070e:	4604      	mov	r4, r0
 8010710:	e7af      	b.n	8010672 <uxr_deserialize_ObjectVariant+0x8a>
 8010712:	f106 0308 	add.w	r3, r6, #8
 8010716:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801071a:	f106 010c 	add.w	r1, r6, #12
 801071e:	4628      	mov	r0, r5
 8010720:	f7fd fcf4 	bl	800e10c <ucdr_deserialize_sequence_uint8_t>
 8010724:	4604      	mov	r4, r0
 8010726:	e7e4      	b.n	80106f2 <uxr_deserialize_ObjectVariant+0x10a>

08010728 <uxr_deserialize_BaseObjectRequest>:
 8010728:	b570      	push	{r4, r5, r6, lr}
 801072a:	2202      	movs	r2, #2
 801072c:	4605      	mov	r5, r0
 801072e:	460e      	mov	r6, r1
 8010730:	f7fd fb9e 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010734:	2202      	movs	r2, #2
 8010736:	4604      	mov	r4, r0
 8010738:	18b1      	adds	r1, r6, r2
 801073a:	4628      	mov	r0, r5
 801073c:	f7fd fb98 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010740:	4020      	ands	r0, r4
 8010742:	b2c0      	uxtb	r0, r0
 8010744:	bd70      	pop	{r4, r5, r6, pc}
 8010746:	bf00      	nop

08010748 <uxr_serialize_ActivityInfoVariant>:
 8010748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801074c:	460d      	mov	r5, r1
 801074e:	7809      	ldrb	r1, [r1, #0]
 8010750:	4606      	mov	r6, r0
 8010752:	f7f9 fa3d 	bl	8009bd0 <ucdr_serialize_uint8_t>
 8010756:	b130      	cbz	r0, 8010766 <uxr_serialize_ActivityInfoVariant+0x1e>
 8010758:	782b      	ldrb	r3, [r5, #0]
 801075a:	2b06      	cmp	r3, #6
 801075c:	d014      	beq.n	8010788 <uxr_serialize_ActivityInfoVariant+0x40>
 801075e:	2b0d      	cmp	r3, #13
 8010760:	d019      	beq.n	8010796 <uxr_serialize_ActivityInfoVariant+0x4e>
 8010762:	2b05      	cmp	r3, #5
 8010764:	d001      	beq.n	801076a <uxr_serialize_ActivityInfoVariant+0x22>
 8010766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801076a:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 801076e:	4630      	mov	r0, r6
 8010770:	f7f9 ff56 	bl	800a620 <ucdr_serialize_int16_t>
 8010774:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8010778:	4604      	mov	r4, r0
 801077a:	4630      	mov	r0, r6
 801077c:	f7f9 fe88 	bl	800a490 <ucdr_serialize_uint64_t>
 8010780:	4020      	ands	r0, r4
 8010782:	b2c0      	uxtb	r0, r0
 8010784:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010788:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 801078c:	4630      	mov	r0, r6
 801078e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010792:	f7f9 bf45 	b.w	800a620 <ucdr_serialize_int16_t>
 8010796:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 801079a:	4630      	mov	r0, r6
 801079c:	f7f9 ff40 	bl	800a620 <ucdr_serialize_int16_t>
 80107a0:	68e9      	ldr	r1, [r5, #12]
 80107a2:	4681      	mov	r9, r0
 80107a4:	4630      	mov	r0, r6
 80107a6:	f7f9 fc2f 	bl	800a008 <ucdr_serialize_uint32_t>
 80107aa:	68eb      	ldr	r3, [r5, #12]
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d051      	beq.n	8010854 <uxr_serialize_ActivityInfoVariant+0x10c>
 80107b0:	b1e8      	cbz	r0, 80107ee <uxr_serialize_ActivityInfoVariant+0xa6>
 80107b2:	f105 0714 	add.w	r7, r5, #20
 80107b6:	f04f 0800 	mov.w	r8, #0
 80107ba:	f817 1c04 	ldrb.w	r1, [r7, #-4]
 80107be:	4630      	mov	r0, r6
 80107c0:	f7f9 fa06 	bl	8009bd0 <ucdr_serialize_uint8_t>
 80107c4:	b198      	cbz	r0, 80107ee <uxr_serialize_ActivityInfoVariant+0xa6>
 80107c6:	f817 3c04 	ldrb.w	r3, [r7, #-4]
 80107ca:	2b03      	cmp	r3, #3
 80107cc:	d839      	bhi.n	8010842 <uxr_serialize_ActivityInfoVariant+0xfa>
 80107ce:	e8df f003 	tbb	[pc, r3]
 80107d2:	1e2b      	.short	0x1e2b
 80107d4:	0211      	.short	0x0211
 80107d6:	6839      	ldr	r1, [r7, #0]
 80107d8:	4630      	mov	r0, r6
 80107da:	f006 f94b 	bl	8016a74 <ucdr_serialize_string>
 80107de:	68eb      	ldr	r3, [r5, #12]
 80107e0:	f108 0801 	add.w	r8, r8, #1
 80107e4:	4598      	cmp	r8, r3
 80107e6:	d231      	bcs.n	801084c <uxr_serialize_ActivityInfoVariant+0x104>
 80107e8:	3718      	adds	r7, #24
 80107ea:	2800      	cmp	r0, #0
 80107ec:	d1e5      	bne.n	80107ba <uxr_serialize_ActivityInfoVariant+0x72>
 80107ee:	2000      	movs	r0, #0
 80107f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80107f4:	2210      	movs	r2, #16
 80107f6:	4639      	mov	r1, r7
 80107f8:	4630      	mov	r0, r6
 80107fa:	f7fd fad5 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 80107fe:	6939      	ldr	r1, [r7, #16]
 8010800:	4604      	mov	r4, r0
 8010802:	4630      	mov	r0, r6
 8010804:	f7f9 fc00 	bl	800a008 <ucdr_serialize_uint32_t>
 8010808:	4020      	ands	r0, r4
 801080a:	b2c0      	uxtb	r0, r0
 801080c:	e7e7      	b.n	80107de <uxr_serialize_ActivityInfoVariant+0x96>
 801080e:	2204      	movs	r2, #4
 8010810:	4639      	mov	r1, r7
 8010812:	4630      	mov	r0, r6
 8010814:	f7fd fac8 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010818:	88b9      	ldrh	r1, [r7, #4]
 801081a:	4604      	mov	r4, r0
 801081c:	4630      	mov	r0, r6
 801081e:	f7f9 fa03 	bl	8009c28 <ucdr_serialize_uint16_t>
 8010822:	4020      	ands	r0, r4
 8010824:	b2c0      	uxtb	r0, r0
 8010826:	e7da      	b.n	80107de <uxr_serialize_ActivityInfoVariant+0x96>
 8010828:	2202      	movs	r2, #2
 801082a:	4639      	mov	r1, r7
 801082c:	4630      	mov	r0, r6
 801082e:	f7fd fabb 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010832:	78b9      	ldrb	r1, [r7, #2]
 8010834:	4604      	mov	r4, r0
 8010836:	4630      	mov	r0, r6
 8010838:	f7f9 f9ca 	bl	8009bd0 <ucdr_serialize_uint8_t>
 801083c:	4020      	ands	r0, r4
 801083e:	b2c0      	uxtb	r0, r0
 8010840:	e7cd      	b.n	80107de <uxr_serialize_ActivityInfoVariant+0x96>
 8010842:	68eb      	ldr	r3, [r5, #12]
 8010844:	f108 0801 	add.w	r8, r8, #1
 8010848:	4598      	cmp	r8, r3
 801084a:	d308      	bcc.n	801085e <uxr_serialize_ActivityInfoVariant+0x116>
 801084c:	ea09 0000 	and.w	r0, r9, r0
 8010850:	b2c0      	uxtb	r0, r0
 8010852:	e788      	b.n	8010766 <uxr_serialize_ActivityInfoVariant+0x1e>
 8010854:	ea09 0900 	and.w	r9, r9, r0
 8010858:	fa5f f089 	uxtb.w	r0, r9
 801085c:	e783      	b.n	8010766 <uxr_serialize_ActivityInfoVariant+0x1e>
 801085e:	3718      	adds	r7, #24
 8010860:	e7ab      	b.n	80107ba <uxr_serialize_ActivityInfoVariant+0x72>
 8010862:	bf00      	nop

08010864 <uxr_deserialize_BaseObjectReply>:
 8010864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010868:	2202      	movs	r2, #2
 801086a:	4606      	mov	r6, r0
 801086c:	460f      	mov	r7, r1
 801086e:	f7fd faff 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010872:	2202      	movs	r2, #2
 8010874:	18b9      	adds	r1, r7, r2
 8010876:	4605      	mov	r5, r0
 8010878:	4630      	mov	r0, r6
 801087a:	f7fd faf9 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 801087e:	1d39      	adds	r1, r7, #4
 8010880:	4680      	mov	r8, r0
 8010882:	4630      	mov	r0, r6
 8010884:	f7f9 f9ba 	bl	8009bfc <ucdr_deserialize_uint8_t>
 8010888:	1d79      	adds	r1, r7, #5
 801088a:	4604      	mov	r4, r0
 801088c:	4630      	mov	r0, r6
 801088e:	f7f9 f9b5 	bl	8009bfc <ucdr_deserialize_uint8_t>
 8010892:	ea05 0508 	and.w	r5, r5, r8
 8010896:	402c      	ands	r4, r5
 8010898:	4020      	ands	r0, r4
 801089a:	b2c0      	uxtb	r0, r0
 801089c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080108a0 <uxr_serialize_ReadSpecification>:
 80108a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108a4:	460d      	mov	r5, r1
 80108a6:	7809      	ldrb	r1, [r1, #0]
 80108a8:	4606      	mov	r6, r0
 80108aa:	f7f9 f991 	bl	8009bd0 <ucdr_serialize_uint8_t>
 80108ae:	7869      	ldrb	r1, [r5, #1]
 80108b0:	4604      	mov	r4, r0
 80108b2:	4630      	mov	r0, r6
 80108b4:	f7f9 f98c 	bl	8009bd0 <ucdr_serialize_uint8_t>
 80108b8:	78a9      	ldrb	r1, [r5, #2]
 80108ba:	4004      	ands	r4, r0
 80108bc:	4630      	mov	r0, r6
 80108be:	f7f9 f959 	bl	8009b74 <ucdr_serialize_bool>
 80108c2:	78ab      	ldrb	r3, [r5, #2]
 80108c4:	b2e4      	uxtb	r4, r4
 80108c6:	4004      	ands	r4, r0
 80108c8:	b94b      	cbnz	r3, 80108de <uxr_serialize_ReadSpecification+0x3e>
 80108ca:	7a29      	ldrb	r1, [r5, #8]
 80108cc:	4630      	mov	r0, r6
 80108ce:	f7f9 f951 	bl	8009b74 <ucdr_serialize_bool>
 80108d2:	7a2b      	ldrb	r3, [r5, #8]
 80108d4:	4004      	ands	r4, r0
 80108d6:	b943      	cbnz	r3, 80108ea <uxr_serialize_ReadSpecification+0x4a>
 80108d8:	4620      	mov	r0, r4
 80108da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108de:	6869      	ldr	r1, [r5, #4]
 80108e0:	4630      	mov	r0, r6
 80108e2:	f006 f8c7 	bl	8016a74 <ucdr_serialize_string>
 80108e6:	4004      	ands	r4, r0
 80108e8:	e7ef      	b.n	80108ca <uxr_serialize_ReadSpecification+0x2a>
 80108ea:	8969      	ldrh	r1, [r5, #10]
 80108ec:	4630      	mov	r0, r6
 80108ee:	f7f9 f99b 	bl	8009c28 <ucdr_serialize_uint16_t>
 80108f2:	89a9      	ldrh	r1, [r5, #12]
 80108f4:	4607      	mov	r7, r0
 80108f6:	4630      	mov	r0, r6
 80108f8:	f7f9 f996 	bl	8009c28 <ucdr_serialize_uint16_t>
 80108fc:	89e9      	ldrh	r1, [r5, #14]
 80108fe:	4007      	ands	r7, r0
 8010900:	4630      	mov	r0, r6
 8010902:	f7f9 f991 	bl	8009c28 <ucdr_serialize_uint16_t>
 8010906:	8a29      	ldrh	r1, [r5, #16]
 8010908:	4680      	mov	r8, r0
 801090a:	4630      	mov	r0, r6
 801090c:	f7f9 f98c 	bl	8009c28 <ucdr_serialize_uint16_t>
 8010910:	b2ff      	uxtb	r7, r7
 8010912:	ea04 0507 	and.w	r5, r4, r7
 8010916:	ea05 0508 	and.w	r5, r5, r8
 801091a:	ea00 0405 	and.w	r4, r0, r5
 801091e:	4620      	mov	r0, r4
 8010920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010924 <uxr_serialize_CREATE_CLIENT_Payload>:
 8010924:	f7ff ba3a 	b.w	800fd9c <uxr_serialize_CLIENT_Representation>

08010928 <uxr_serialize_CREATE_Payload>:
 8010928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801092a:	2202      	movs	r2, #2
 801092c:	4606      	mov	r6, r0
 801092e:	460d      	mov	r5, r1
 8010930:	f7fd fa3a 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010934:	2202      	movs	r2, #2
 8010936:	18a9      	adds	r1, r5, r2
 8010938:	4604      	mov	r4, r0
 801093a:	4630      	mov	r0, r6
 801093c:	f7fd fa34 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010940:	7929      	ldrb	r1, [r5, #4]
 8010942:	4607      	mov	r7, r0
 8010944:	4630      	mov	r0, r6
 8010946:	f7f9 f943 	bl	8009bd0 <ucdr_serialize_uint8_t>
 801094a:	b170      	cbz	r0, 801096a <uxr_serialize_CREATE_Payload+0x42>
 801094c:	792b      	ldrb	r3, [r5, #4]
 801094e:	403c      	ands	r4, r7
 8010950:	3b01      	subs	r3, #1
 8010952:	b2e4      	uxtb	r4, r4
 8010954:	2b0d      	cmp	r3, #13
 8010956:	d809      	bhi.n	801096c <uxr_serialize_CREATE_Payload+0x44>
 8010958:	e8df f003 	tbb	[pc, r3]
 801095c:	23230a3e 	.word	0x23230a3e
 8010960:	0a0a0a0a 	.word	0x0a0a0a0a
 8010964:	12121208 	.word	0x12121208
 8010968:	5f58      	.short	0x5f58
 801096a:	2400      	movs	r4, #0
 801096c:	4620      	mov	r0, r4
 801096e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010970:	f105 0108 	add.w	r1, r5, #8
 8010974:	4630      	mov	r0, r6
 8010976:	f7ff fb19 	bl	800ffac <uxr_serialize_DATAWRITER_Representation>
 801097a:	4004      	ands	r4, r0
 801097c:	4620      	mov	r0, r4
 801097e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010980:	7a29      	ldrb	r1, [r5, #8]
 8010982:	4630      	mov	r0, r6
 8010984:	f7f9 f924 	bl	8009bd0 <ucdr_serialize_uint8_t>
 8010988:	2800      	cmp	r0, #0
 801098a:	d0ee      	beq.n	801096a <uxr_serialize_CREATE_Payload+0x42>
 801098c:	7a2b      	ldrb	r3, [r5, #8]
 801098e:	2b01      	cmp	r3, #1
 8010990:	d001      	beq.n	8010996 <uxr_serialize_CREATE_Payload+0x6e>
 8010992:	2b02      	cmp	r3, #2
 8010994:	d1ea      	bne.n	801096c <uxr_serialize_CREATE_Payload+0x44>
 8010996:	68e9      	ldr	r1, [r5, #12]
 8010998:	4630      	mov	r0, r6
 801099a:	f006 f86b 	bl	8016a74 <ucdr_serialize_string>
 801099e:	4004      	ands	r4, r0
 80109a0:	e7e4      	b.n	801096c <uxr_serialize_CREATE_Payload+0x44>
 80109a2:	7a29      	ldrb	r1, [r5, #8]
 80109a4:	4630      	mov	r0, r6
 80109a6:	f7f9 f913 	bl	8009bd0 <ucdr_serialize_uint8_t>
 80109aa:	4607      	mov	r7, r0
 80109ac:	b158      	cbz	r0, 80109c6 <uxr_serialize_CREATE_Payload+0x9e>
 80109ae:	7a2b      	ldrb	r3, [r5, #8]
 80109b0:	2b02      	cmp	r3, #2
 80109b2:	d039      	beq.n	8010a28 <uxr_serialize_CREATE_Payload+0x100>
 80109b4:	2b03      	cmp	r3, #3
 80109b6:	d106      	bne.n	80109c6 <uxr_serialize_CREATE_Payload+0x9e>
 80109b8:	68ea      	ldr	r2, [r5, #12]
 80109ba:	f105 0110 	add.w	r1, r5, #16
 80109be:	4630      	mov	r0, r6
 80109c0:	f7fd fb92 	bl	800e0e8 <ucdr_serialize_sequence_uint8_t>
 80109c4:	4607      	mov	r7, r0
 80109c6:	2202      	movs	r2, #2
 80109c8:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 80109cc:	4630      	mov	r0, r6
 80109ce:	f7fd f9eb 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 80109d2:	4038      	ands	r0, r7
 80109d4:	4004      	ands	r4, r0
 80109d6:	e7c9      	b.n	801096c <uxr_serialize_CREATE_Payload+0x44>
 80109d8:	7a29      	ldrb	r1, [r5, #8]
 80109da:	4630      	mov	r0, r6
 80109dc:	f7f9 f8f8 	bl	8009bd0 <ucdr_serialize_uint8_t>
 80109e0:	4607      	mov	r7, r0
 80109e2:	b158      	cbz	r0, 80109fc <uxr_serialize_CREATE_Payload+0xd4>
 80109e4:	7a2b      	ldrb	r3, [r5, #8]
 80109e6:	2b02      	cmp	r3, #2
 80109e8:	d003      	beq.n	80109f2 <uxr_serialize_CREATE_Payload+0xca>
 80109ea:	2b03      	cmp	r3, #3
 80109ec:	d022      	beq.n	8010a34 <uxr_serialize_CREATE_Payload+0x10c>
 80109ee:	2b01      	cmp	r3, #1
 80109f0:	d104      	bne.n	80109fc <uxr_serialize_CREATE_Payload+0xd4>
 80109f2:	68e9      	ldr	r1, [r5, #12]
 80109f4:	4630      	mov	r0, r6
 80109f6:	f006 f83d 	bl	8016a74 <ucdr_serialize_string>
 80109fa:	4607      	mov	r7, r0
 80109fc:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	@ 0x210
 8010a00:	4630      	mov	r0, r6
 8010a02:	f7f9 fe0d 	bl	800a620 <ucdr_serialize_int16_t>
 8010a06:	4038      	ands	r0, r7
 8010a08:	4004      	ands	r4, r0
 8010a0a:	e7af      	b.n	801096c <uxr_serialize_CREATE_Payload+0x44>
 8010a0c:	f105 0108 	add.w	r1, r5, #8
 8010a10:	4630      	mov	r0, r6
 8010a12:	f7ff fa81 	bl	800ff18 <uxr_serialize_AGENT_Representation>
 8010a16:	4004      	ands	r4, r0
 8010a18:	e7a8      	b.n	801096c <uxr_serialize_CREATE_Payload+0x44>
 8010a1a:	f105 0108 	add.w	r1, r5, #8
 8010a1e:	4630      	mov	r0, r6
 8010a20:	f7ff f9bc 	bl	800fd9c <uxr_serialize_CLIENT_Representation>
 8010a24:	4004      	ands	r4, r0
 8010a26:	e7a1      	b.n	801096c <uxr_serialize_CREATE_Payload+0x44>
 8010a28:	68e9      	ldr	r1, [r5, #12]
 8010a2a:	4630      	mov	r0, r6
 8010a2c:	f006 f822 	bl	8016a74 <ucdr_serialize_string>
 8010a30:	4607      	mov	r7, r0
 8010a32:	e7c8      	b.n	80109c6 <uxr_serialize_CREATE_Payload+0x9e>
 8010a34:	68ea      	ldr	r2, [r5, #12]
 8010a36:	f105 0110 	add.w	r1, r5, #16
 8010a3a:	4630      	mov	r0, r6
 8010a3c:	f7fd fb54 	bl	800e0e8 <ucdr_serialize_sequence_uint8_t>
 8010a40:	4607      	mov	r7, r0
 8010a42:	e7db      	b.n	80109fc <uxr_serialize_CREATE_Payload+0xd4>

08010a44 <uxr_deserialize_GET_INFO_Payload>:
 8010a44:	b570      	push	{r4, r5, r6, lr}
 8010a46:	2202      	movs	r2, #2
 8010a48:	4605      	mov	r5, r0
 8010a4a:	460e      	mov	r6, r1
 8010a4c:	f7fd fa10 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010a50:	2202      	movs	r2, #2
 8010a52:	18b1      	adds	r1, r6, r2
 8010a54:	4604      	mov	r4, r0
 8010a56:	4628      	mov	r0, r5
 8010a58:	f7fd fa0a 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010a5c:	1d31      	adds	r1, r6, #4
 8010a5e:	4004      	ands	r4, r0
 8010a60:	4628      	mov	r0, r5
 8010a62:	f7f9 fbfb 	bl	800a25c <ucdr_deserialize_uint32_t>
 8010a66:	b2e4      	uxtb	r4, r4
 8010a68:	4020      	ands	r0, r4
 8010a6a:	bd70      	pop	{r4, r5, r6, pc}

08010a6c <uxr_serialize_DELETE_Payload>:
 8010a6c:	b570      	push	{r4, r5, r6, lr}
 8010a6e:	2202      	movs	r2, #2
 8010a70:	4605      	mov	r5, r0
 8010a72:	460e      	mov	r6, r1
 8010a74:	f7fd f998 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010a78:	2202      	movs	r2, #2
 8010a7a:	4604      	mov	r4, r0
 8010a7c:	18b1      	adds	r1, r6, r2
 8010a7e:	4628      	mov	r0, r5
 8010a80:	f7fd f992 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010a84:	4020      	ands	r0, r4
 8010a86:	b2c0      	uxtb	r0, r0
 8010a88:	bd70      	pop	{r4, r5, r6, pc}
 8010a8a:	bf00      	nop

08010a8c <uxr_deserialize_STATUS_AGENT_Payload>:
 8010a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a90:	4605      	mov	r5, r0
 8010a92:	460e      	mov	r6, r1
 8010a94:	f7f9 f8b2 	bl	8009bfc <ucdr_deserialize_uint8_t>
 8010a98:	1c71      	adds	r1, r6, #1
 8010a9a:	4604      	mov	r4, r0
 8010a9c:	4628      	mov	r0, r5
 8010a9e:	f7f9 f8ad 	bl	8009bfc <ucdr_deserialize_uint8_t>
 8010aa2:	2204      	movs	r2, #4
 8010aa4:	18b1      	adds	r1, r6, r2
 8010aa6:	4681      	mov	r9, r0
 8010aa8:	4628      	mov	r0, r5
 8010aaa:	f7fd f9e1 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010aae:	f106 0108 	add.w	r1, r6, #8
 8010ab2:	4680      	mov	r8, r0
 8010ab4:	2202      	movs	r2, #2
 8010ab6:	4628      	mov	r0, r5
 8010ab8:	f7fd f9da 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010abc:	2202      	movs	r2, #2
 8010abe:	f106 010a 	add.w	r1, r6, #10
 8010ac2:	4607      	mov	r7, r0
 8010ac4:	4628      	mov	r0, r5
 8010ac6:	f7fd f9d3 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010aca:	ea04 0409 	and.w	r4, r4, r9
 8010ace:	4603      	mov	r3, r0
 8010ad0:	f106 010c 	add.w	r1, r6, #12
 8010ad4:	4628      	mov	r0, r5
 8010ad6:	b2e4      	uxtb	r4, r4
 8010ad8:	461d      	mov	r5, r3
 8010ada:	ea04 0408 	and.w	r4, r4, r8
 8010ade:	f7f9 f85f 	bl	8009ba0 <ucdr_deserialize_bool>
 8010ae2:	4027      	ands	r7, r4
 8010ae4:	403d      	ands	r5, r7
 8010ae6:	4028      	ands	r0, r5
 8010ae8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08010aec <uxr_deserialize_STATUS_Payload>:
 8010aec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010af0:	2202      	movs	r2, #2
 8010af2:	4606      	mov	r6, r0
 8010af4:	460f      	mov	r7, r1
 8010af6:	f7fd f9bb 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010afa:	2202      	movs	r2, #2
 8010afc:	18b9      	adds	r1, r7, r2
 8010afe:	4605      	mov	r5, r0
 8010b00:	4630      	mov	r0, r6
 8010b02:	f7fd f9b5 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010b06:	1d39      	adds	r1, r7, #4
 8010b08:	4680      	mov	r8, r0
 8010b0a:	4630      	mov	r0, r6
 8010b0c:	f7f9 f876 	bl	8009bfc <ucdr_deserialize_uint8_t>
 8010b10:	1d79      	adds	r1, r7, #5
 8010b12:	4604      	mov	r4, r0
 8010b14:	4630      	mov	r0, r6
 8010b16:	f7f9 f871 	bl	8009bfc <ucdr_deserialize_uint8_t>
 8010b1a:	ea05 0508 	and.w	r5, r5, r8
 8010b1e:	402c      	ands	r4, r5
 8010b20:	4020      	ands	r0, r4
 8010b22:	b2c0      	uxtb	r0, r0
 8010b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010b28 <uxr_serialize_INFO_Payload>:
 8010b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b2c:	2202      	movs	r2, #2
 8010b2e:	460c      	mov	r4, r1
 8010b30:	4605      	mov	r5, r0
 8010b32:	f7fd f939 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010b36:	2202      	movs	r2, #2
 8010b38:	18a1      	adds	r1, r4, r2
 8010b3a:	4680      	mov	r8, r0
 8010b3c:	4628      	mov	r0, r5
 8010b3e:	f7fd f933 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010b42:	7921      	ldrb	r1, [r4, #4]
 8010b44:	4607      	mov	r7, r0
 8010b46:	4628      	mov	r0, r5
 8010b48:	f7f9 f842 	bl	8009bd0 <ucdr_serialize_uint8_t>
 8010b4c:	7961      	ldrb	r1, [r4, #5]
 8010b4e:	4606      	mov	r6, r0
 8010b50:	4628      	mov	r0, r5
 8010b52:	f7f9 f83d 	bl	8009bd0 <ucdr_serialize_uint8_t>
 8010b56:	ea08 0807 	and.w	r8, r8, r7
 8010b5a:	ea06 0608 	and.w	r6, r6, r8
 8010b5e:	ea00 0706 	and.w	r7, r0, r6
 8010b62:	7a21      	ldrb	r1, [r4, #8]
 8010b64:	4628      	mov	r0, r5
 8010b66:	f7f9 f805 	bl	8009b74 <ucdr_serialize_bool>
 8010b6a:	7a23      	ldrb	r3, [r4, #8]
 8010b6c:	b2ff      	uxtb	r7, r7
 8010b6e:	4606      	mov	r6, r0
 8010b70:	b96b      	cbnz	r3, 8010b8e <uxr_serialize_INFO_Payload+0x66>
 8010b72:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8010b76:	4628      	mov	r0, r5
 8010b78:	f7f8 fffc 	bl	8009b74 <ucdr_serialize_bool>
 8010b7c:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 8010b80:	4030      	ands	r0, r6
 8010b82:	b2c6      	uxtb	r6, r0
 8010b84:	b983      	cbnz	r3, 8010ba8 <uxr_serialize_INFO_Payload+0x80>
 8010b86:	ea06 0007 	and.w	r0, r6, r7
 8010b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b8e:	7b21      	ldrb	r1, [r4, #12]
 8010b90:	4628      	mov	r0, r5
 8010b92:	f7f9 f81d 	bl	8009bd0 <ucdr_serialize_uint8_t>
 8010b96:	b188      	cbz	r0, 8010bbc <uxr_serialize_INFO_Payload+0x94>
 8010b98:	f104 010c 	add.w	r1, r4, #12
 8010b9c:	4628      	mov	r0, r5
 8010b9e:	f7ff fa2d 	bl	800fffc <uxr_serialize_ObjectVariant.part.0>
 8010ba2:	4030      	ands	r0, r6
 8010ba4:	b2c6      	uxtb	r6, r0
 8010ba6:	e7e4      	b.n	8010b72 <uxr_serialize_INFO_Payload+0x4a>
 8010ba8:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8010bac:	4628      	mov	r0, r5
 8010bae:	f7ff fdcb 	bl	8010748 <uxr_serialize_ActivityInfoVariant>
 8010bb2:	4006      	ands	r6, r0
 8010bb4:	ea06 0007 	and.w	r0, r6, r7
 8010bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bbc:	4606      	mov	r6, r0
 8010bbe:	e7d8      	b.n	8010b72 <uxr_serialize_INFO_Payload+0x4a>

08010bc0 <uxr_serialize_READ_DATA_Payload>:
 8010bc0:	b570      	push	{r4, r5, r6, lr}
 8010bc2:	2202      	movs	r2, #2
 8010bc4:	4605      	mov	r5, r0
 8010bc6:	460e      	mov	r6, r1
 8010bc8:	f7fd f8ee 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010bcc:	2202      	movs	r2, #2
 8010bce:	18b1      	adds	r1, r6, r2
 8010bd0:	4604      	mov	r4, r0
 8010bd2:	4628      	mov	r0, r5
 8010bd4:	f7fd f8e8 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010bd8:	1d31      	adds	r1, r6, #4
 8010bda:	4004      	ands	r4, r0
 8010bdc:	4628      	mov	r0, r5
 8010bde:	f7ff fe5f 	bl	80108a0 <uxr_serialize_ReadSpecification>
 8010be2:	b2e4      	uxtb	r4, r4
 8010be4:	4020      	ands	r0, r4
 8010be6:	bd70      	pop	{r4, r5, r6, pc}

08010be8 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8010be8:	b570      	push	{r4, r5, r6, lr}
 8010bea:	2202      	movs	r2, #2
 8010bec:	4605      	mov	r5, r0
 8010bee:	460e      	mov	r6, r1
 8010bf0:	f7fd f8da 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010bf4:	2202      	movs	r2, #2
 8010bf6:	4604      	mov	r4, r0
 8010bf8:	18b1      	adds	r1, r6, r2
 8010bfa:	4628      	mov	r0, r5
 8010bfc:	f7fd f8d4 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010c00:	4020      	ands	r0, r4
 8010c02:	b2c0      	uxtb	r0, r0
 8010c04:	bd70      	pop	{r4, r5, r6, pc}
 8010c06:	bf00      	nop

08010c08 <uxr_serialize_ACKNACK_Payload>:
 8010c08:	b570      	push	{r4, r5, r6, lr}
 8010c0a:	460c      	mov	r4, r1
 8010c0c:	460e      	mov	r6, r1
 8010c0e:	f834 1b02 	ldrh.w	r1, [r4], #2
 8010c12:	4605      	mov	r5, r0
 8010c14:	f7f9 f808 	bl	8009c28 <ucdr_serialize_uint16_t>
 8010c18:	2202      	movs	r2, #2
 8010c1a:	4621      	mov	r1, r4
 8010c1c:	4604      	mov	r4, r0
 8010c1e:	4628      	mov	r0, r5
 8010c20:	f7fd f8c2 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010c24:	7931      	ldrb	r1, [r6, #4]
 8010c26:	4004      	ands	r4, r0
 8010c28:	4628      	mov	r0, r5
 8010c2a:	f7f8 ffd1 	bl	8009bd0 <ucdr_serialize_uint8_t>
 8010c2e:	b2e4      	uxtb	r4, r4
 8010c30:	4020      	ands	r0, r4
 8010c32:	bd70      	pop	{r4, r5, r6, pc}

08010c34 <uxr_deserialize_ACKNACK_Payload>:
 8010c34:	b570      	push	{r4, r5, r6, lr}
 8010c36:	4605      	mov	r5, r0
 8010c38:	460e      	mov	r6, r1
 8010c3a:	f7f9 f8f9 	bl	8009e30 <ucdr_deserialize_uint16_t>
 8010c3e:	2202      	movs	r2, #2
 8010c40:	18b1      	adds	r1, r6, r2
 8010c42:	4604      	mov	r4, r0
 8010c44:	4628      	mov	r0, r5
 8010c46:	f7fd f913 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010c4a:	1d31      	adds	r1, r6, #4
 8010c4c:	4004      	ands	r4, r0
 8010c4e:	4628      	mov	r0, r5
 8010c50:	f7f8 ffd4 	bl	8009bfc <ucdr_deserialize_uint8_t>
 8010c54:	b2e4      	uxtb	r4, r4
 8010c56:	4020      	ands	r0, r4
 8010c58:	bd70      	pop	{r4, r5, r6, pc}
 8010c5a:	bf00      	nop

08010c5c <uxr_serialize_HEARTBEAT_Payload>:
 8010c5c:	b570      	push	{r4, r5, r6, lr}
 8010c5e:	460d      	mov	r5, r1
 8010c60:	8809      	ldrh	r1, [r1, #0]
 8010c62:	4606      	mov	r6, r0
 8010c64:	f7f8 ffe0 	bl	8009c28 <ucdr_serialize_uint16_t>
 8010c68:	8869      	ldrh	r1, [r5, #2]
 8010c6a:	4604      	mov	r4, r0
 8010c6c:	4630      	mov	r0, r6
 8010c6e:	f7f8 ffdb 	bl	8009c28 <ucdr_serialize_uint16_t>
 8010c72:	7929      	ldrb	r1, [r5, #4]
 8010c74:	4004      	ands	r4, r0
 8010c76:	4630      	mov	r0, r6
 8010c78:	f7f8 ffaa 	bl	8009bd0 <ucdr_serialize_uint8_t>
 8010c7c:	b2e4      	uxtb	r4, r4
 8010c7e:	4020      	ands	r0, r4
 8010c80:	bd70      	pop	{r4, r5, r6, pc}
 8010c82:	bf00      	nop

08010c84 <uxr_deserialize_HEARTBEAT_Payload>:
 8010c84:	b570      	push	{r4, r5, r6, lr}
 8010c86:	4605      	mov	r5, r0
 8010c88:	460e      	mov	r6, r1
 8010c8a:	f7f9 f8d1 	bl	8009e30 <ucdr_deserialize_uint16_t>
 8010c8e:	1cb1      	adds	r1, r6, #2
 8010c90:	4604      	mov	r4, r0
 8010c92:	4628      	mov	r0, r5
 8010c94:	f7f9 f8cc 	bl	8009e30 <ucdr_deserialize_uint16_t>
 8010c98:	1d31      	adds	r1, r6, #4
 8010c9a:	4004      	ands	r4, r0
 8010c9c:	4628      	mov	r0, r5
 8010c9e:	f7f8 ffad 	bl	8009bfc <ucdr_deserialize_uint8_t>
 8010ca2:	b2e4      	uxtb	r4, r4
 8010ca4:	4020      	ands	r0, r4
 8010ca6:	bd70      	pop	{r4, r5, r6, pc}

08010ca8 <uxr_serialize_TIMESTAMP_Payload>:
 8010ca8:	b570      	push	{r4, r5, r6, lr}
 8010caa:	460d      	mov	r5, r1
 8010cac:	6809      	ldr	r1, [r1, #0]
 8010cae:	4606      	mov	r6, r0
 8010cb0:	f7f9 fdbc 	bl	800a82c <ucdr_serialize_int32_t>
 8010cb4:	6869      	ldr	r1, [r5, #4]
 8010cb6:	4604      	mov	r4, r0
 8010cb8:	4630      	mov	r0, r6
 8010cba:	f7f9 f9a5 	bl	800a008 <ucdr_serialize_uint32_t>
 8010cbe:	4020      	ands	r0, r4
 8010cc0:	b2c0      	uxtb	r0, r0
 8010cc2:	bd70      	pop	{r4, r5, r6, pc}

08010cc4 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8010cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cc8:	4605      	mov	r5, r0
 8010cca:	460e      	mov	r6, r1
 8010ccc:	f7f9 fe48 	bl	800a960 <ucdr_deserialize_int32_t>
 8010cd0:	1d31      	adds	r1, r6, #4
 8010cd2:	4607      	mov	r7, r0
 8010cd4:	4628      	mov	r0, r5
 8010cd6:	f7f9 fac1 	bl	800a25c <ucdr_deserialize_uint32_t>
 8010cda:	f106 0108 	add.w	r1, r6, #8
 8010cde:	4680      	mov	r8, r0
 8010ce0:	4628      	mov	r0, r5
 8010ce2:	f7f9 fe3d 	bl	800a960 <ucdr_deserialize_int32_t>
 8010ce6:	f106 010c 	add.w	r1, r6, #12
 8010cea:	4604      	mov	r4, r0
 8010cec:	4628      	mov	r0, r5
 8010cee:	f7f9 fab5 	bl	800a25c <ucdr_deserialize_uint32_t>
 8010cf2:	ea07 0708 	and.w	r7, r7, r8
 8010cf6:	403c      	ands	r4, r7
 8010cf8:	f106 0110 	add.w	r1, r6, #16
 8010cfc:	4004      	ands	r4, r0
 8010cfe:	4628      	mov	r0, r5
 8010d00:	f7f9 fe2e 	bl	800a960 <ucdr_deserialize_int32_t>
 8010d04:	f106 0114 	add.w	r1, r6, #20
 8010d08:	4607      	mov	r7, r0
 8010d0a:	4628      	mov	r0, r5
 8010d0c:	f7f9 faa6 	bl	800a25c <ucdr_deserialize_uint32_t>
 8010d10:	b2e4      	uxtb	r4, r4
 8010d12:	403c      	ands	r4, r7
 8010d14:	4020      	ands	r0, r4
 8010d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d1a:	bf00      	nop

08010d1c <uxr_serialize_SampleIdentity>:
 8010d1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d20:	220c      	movs	r2, #12
 8010d22:	4604      	mov	r4, r0
 8010d24:	460d      	mov	r5, r1
 8010d26:	f7fd f83f 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010d2a:	2203      	movs	r2, #3
 8010d2c:	f105 010c 	add.w	r1, r5, #12
 8010d30:	4680      	mov	r8, r0
 8010d32:	4620      	mov	r0, r4
 8010d34:	f7fd f838 	bl	800dda8 <ucdr_serialize_array_uint8_t>
 8010d38:	7be9      	ldrb	r1, [r5, #15]
 8010d3a:	4681      	mov	r9, r0
 8010d3c:	4620      	mov	r0, r4
 8010d3e:	f7f8 ff47 	bl	8009bd0 <ucdr_serialize_uint8_t>
 8010d42:	6929      	ldr	r1, [r5, #16]
 8010d44:	4607      	mov	r7, r0
 8010d46:	4620      	mov	r0, r4
 8010d48:	f7f9 fd70 	bl	800a82c <ucdr_serialize_int32_t>
 8010d4c:	6969      	ldr	r1, [r5, #20]
 8010d4e:	4606      	mov	r6, r0
 8010d50:	4620      	mov	r0, r4
 8010d52:	f7f9 f959 	bl	800a008 <ucdr_serialize_uint32_t>
 8010d56:	ea08 0809 	and.w	r8, r8, r9
 8010d5a:	ea07 0708 	and.w	r7, r7, r8
 8010d5e:	403e      	ands	r6, r7
 8010d60:	4030      	ands	r0, r6
 8010d62:	b2c0      	uxtb	r0, r0
 8010d64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08010d68 <uxr_deserialize_SampleIdentity>:
 8010d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d6c:	220c      	movs	r2, #12
 8010d6e:	4604      	mov	r4, r0
 8010d70:	460d      	mov	r5, r1
 8010d72:	f7fd f87d 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010d76:	2203      	movs	r2, #3
 8010d78:	f105 010c 	add.w	r1, r5, #12
 8010d7c:	4680      	mov	r8, r0
 8010d7e:	4620      	mov	r0, r4
 8010d80:	f7fd f876 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8010d84:	f105 010f 	add.w	r1, r5, #15
 8010d88:	4681      	mov	r9, r0
 8010d8a:	4620      	mov	r0, r4
 8010d8c:	f7f8 ff36 	bl	8009bfc <ucdr_deserialize_uint8_t>
 8010d90:	f105 0110 	add.w	r1, r5, #16
 8010d94:	4607      	mov	r7, r0
 8010d96:	4620      	mov	r0, r4
 8010d98:	f7f9 fde2 	bl	800a960 <ucdr_deserialize_int32_t>
 8010d9c:	f105 0114 	add.w	r1, r5, #20
 8010da0:	4606      	mov	r6, r0
 8010da2:	4620      	mov	r0, r4
 8010da4:	f7f9 fa5a 	bl	800a25c <ucdr_deserialize_uint32_t>
 8010da8:	ea08 0809 	and.w	r8, r8, r9
 8010dac:	ea07 0708 	and.w	r7, r7, r8
 8010db0:	403e      	ands	r6, r7
 8010db2:	4030      	ands	r0, r6
 8010db4:	b2c0      	uxtb	r0, r0
 8010db6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010dba:	bf00      	nop

08010dbc <nav_msgs__msg__Odometry__get_type_hash>:
 8010dbc:	4800      	ldr	r0, [pc, #0]	@ (8010dc0 <nav_msgs__msg__Odometry__get_type_hash+0x4>)
 8010dbe:	4770      	bx	lr
 8010dc0:	20000be0 	.word	0x20000be0

08010dc4 <nav_msgs__msg__Odometry__get_type_description>:
 8010dc4:	b570      	push	{r4, r5, r6, lr}
 8010dc6:	4e2c      	ldr	r6, [pc, #176]	@ (8010e78 <nav_msgs__msg__Odometry__get_type_description+0xb4>)
 8010dc8:	7835      	ldrb	r5, [r6, #0]
 8010dca:	b10d      	cbz	r5, 8010dd0 <nav_msgs__msg__Odometry__get_type_description+0xc>
 8010dcc:	482b      	ldr	r0, [pc, #172]	@ (8010e7c <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8010dce:	bd70      	pop	{r4, r5, r6, pc}
 8010dd0:	4628      	mov	r0, r5
 8010dd2:	f005 f94b 	bl	801606c <builtin_interfaces__msg__Time__get_type_description>
 8010dd6:	300c      	adds	r0, #12
 8010dd8:	c807      	ldmia	r0, {r0, r1, r2}
 8010dda:	4c29      	ldr	r4, [pc, #164]	@ (8010e80 <nav_msgs__msg__Odometry__get_type_description+0xbc>)
 8010ddc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8010de0:	4628      	mov	r0, r5
 8010de2:	f005 f979 	bl	80160d8 <geometry_msgs__msg__Point__get_type_description>
 8010de6:	300c      	adds	r0, #12
 8010de8:	c807      	ldmia	r0, {r0, r1, r2}
 8010dea:	f104 0318 	add.w	r3, r4, #24
 8010dee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010df2:	4628      	mov	r0, r5
 8010df4:	f005 f9a0 	bl	8016138 <geometry_msgs__msg__Pose__get_type_description>
 8010df8:	300c      	adds	r0, #12
 8010dfa:	c807      	ldmia	r0, {r0, r1, r2}
 8010dfc:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8010e00:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010e04:	4628      	mov	r0, r5
 8010e06:	f005 f9f7 	bl	80161f8 <geometry_msgs__msg__PoseWithCovariance__get_type_description>
 8010e0a:	300c      	adds	r0, #12
 8010e0c:	c807      	ldmia	r0, {r0, r1, r2}
 8010e0e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8010e12:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010e16:	4628      	mov	r0, r5
 8010e18:	f005 fa78 	bl	801630c <geometry_msgs__msg__Quaternion__get_type_description>
 8010e1c:	300c      	adds	r0, #12
 8010e1e:	c807      	ldmia	r0, {r0, r1, r2}
 8010e20:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8010e24:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010e28:	4628      	mov	r0, r5
 8010e2a:	f7fc fcab 	bl	800d784 <geometry_msgs__msg__Twist__get_type_description>
 8010e2e:	300c      	adds	r0, #12
 8010e30:	c807      	ldmia	r0, {r0, r1, r2}
 8010e32:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 8010e36:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010e3a:	4628      	mov	r0, r5
 8010e3c:	f005 fbca 	bl	80165d4 <geometry_msgs__msg__TwistWithCovariance__get_type_description>
 8010e40:	300c      	adds	r0, #12
 8010e42:	c807      	ldmia	r0, {r0, r1, r2}
 8010e44:	f104 0390 	add.w	r3, r4, #144	@ 0x90
 8010e48:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010e4c:	4628      	mov	r0, r5
 8010e4e:	f7fc fd0d 	bl	800d86c <geometry_msgs__msg__Vector3__get_type_description>
 8010e52:	300c      	adds	r0, #12
 8010e54:	c807      	ldmia	r0, {r0, r1, r2}
 8010e56:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 8010e5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010e5e:	4628      	mov	r0, r5
 8010e60:	f004 ffc0 	bl	8015de4 <std_msgs__msg__Header__get_type_description>
 8010e64:	300c      	adds	r0, #12
 8010e66:	c807      	ldmia	r0, {r0, r1, r2}
 8010e68:	34c0      	adds	r4, #192	@ 0xc0
 8010e6a:	2301      	movs	r3, #1
 8010e6c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8010e70:	7033      	strb	r3, [r6, #0]
 8010e72:	4802      	ldr	r0, [pc, #8]	@ (8010e7c <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8010e74:	bd70      	pop	{r4, r5, r6, pc}
 8010e76:	bf00      	nop
 8010e78:	20010ded 	.word	0x20010ded
 8010e7c:	0801d2ec 	.word	0x0801d2ec
 8010e80:	20000e9c 	.word	0x20000e9c

08010e84 <nav_msgs__msg__Odometry__get_type_description_sources>:
 8010e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e86:	4d4c      	ldr	r5, [pc, #304]	@ (8010fb8 <nav_msgs__msg__Odometry__get_type_description_sources+0x134>)
 8010e88:	782e      	ldrb	r6, [r5, #0]
 8010e8a:	b10e      	cbz	r6, 8010e90 <nav_msgs__msg__Odometry__get_type_description_sources+0xc>
 8010e8c:	484b      	ldr	r0, [pc, #300]	@ (8010fbc <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8010e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e90:	4f4b      	ldr	r7, [pc, #300]	@ (8010fc0 <nav_msgs__msg__Odometry__get_type_description_sources+0x13c>)
 8010e92:	4c4c      	ldr	r4, [pc, #304]	@ (8010fc4 <nav_msgs__msg__Odometry__get_type_description_sources+0x140>)
 8010e94:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8010e96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010e98:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8010e9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010e9c:	683b      	ldr	r3, [r7, #0]
 8010e9e:	4627      	mov	r7, r4
 8010ea0:	4630      	mov	r0, r6
 8010ea2:	f847 3b04 	str.w	r3, [r7], #4
 8010ea6:	f005 f8ed 	bl	8016084 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8010eaa:	4684      	mov	ip, r0
 8010eac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010eb0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010eb2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010eb6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010eb8:	4630      	mov	r0, r6
 8010eba:	f8dc 3000 	ldr.w	r3, [ip]
 8010ebe:	603b      	str	r3, [r7, #0]
 8010ec0:	f005 f916 	bl	80160f0 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8010ec4:	4684      	mov	ip, r0
 8010ec6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010eca:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8010ece:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010ed0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010ed4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010ed6:	4630      	mov	r0, r6
 8010ed8:	f8dc 3000 	ldr.w	r3, [ip]
 8010edc:	603b      	str	r3, [r7, #0]
 8010ede:	f005 f94b 	bl	8016178 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8010ee2:	4684      	mov	ip, r0
 8010ee4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010ee8:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8010eec:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010eee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010ef2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010ef4:	4630      	mov	r0, r6
 8010ef6:	f8dc 3000 	ldr.w	r3, [ip]
 8010efa:	603b      	str	r3, [r7, #0]
 8010efc:	f005 f9a6 	bl	801624c <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>
 8010f00:	4684      	mov	ip, r0
 8010f02:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010f06:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8010f0a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010f0c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010f10:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010f12:	4630      	mov	r0, r6
 8010f14:	f8dc 3000 	ldr.w	r3, [ip]
 8010f18:	603b      	str	r3, [r7, #0]
 8010f1a:	f005 fa03 	bl	8016324 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8010f1e:	4684      	mov	ip, r0
 8010f20:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010f24:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8010f28:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010f2a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010f2e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010f30:	4630      	mov	r0, r6
 8010f32:	f8dc 3000 	ldr.w	r3, [ip]
 8010f36:	603b      	str	r3, [r7, #0]
 8010f38:	f7fc fc3c 	bl	800d7b4 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8010f3c:	4684      	mov	ip, r0
 8010f3e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010f42:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
 8010f46:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010f48:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010f4c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010f4e:	4630      	mov	r0, r6
 8010f50:	f8dc 3000 	ldr.w	r3, [ip]
 8010f54:	603b      	str	r3, [r7, #0]
 8010f56:	f005 fb5d 	bl	8016614 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>
 8010f5a:	4684      	mov	ip, r0
 8010f5c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010f60:	f104 07dc 	add.w	r7, r4, #220	@ 0xdc
 8010f64:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010f66:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010f6a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010f6c:	4630      	mov	r0, r6
 8010f6e:	f8dc 3000 	ldr.w	r3, [ip]
 8010f72:	603b      	str	r3, [r7, #0]
 8010f74:	f7fc fc86 	bl	800d884 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8010f78:	4684      	mov	ip, r0
 8010f7a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010f7e:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 8010f82:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010f84:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010f88:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010f8a:	4630      	mov	r0, r6
 8010f8c:	f8dc 3000 	ldr.w	r3, [ip]
 8010f90:	603b      	str	r3, [r7, #0]
 8010f92:	f004 ff3f 	bl	8015e14 <std_msgs__msg__Header__get_individual_type_description_source>
 8010f96:	2301      	movs	r3, #1
 8010f98:	4684      	mov	ip, r0
 8010f9a:	702b      	strb	r3, [r5, #0]
 8010f9c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010fa0:	f504 7492 	add.w	r4, r4, #292	@ 0x124
 8010fa4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010fa6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010faa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010fac:	f8dc 3000 	ldr.w	r3, [ip]
 8010fb0:	4802      	ldr	r0, [pc, #8]	@ (8010fbc <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8010fb2:	6023      	str	r3, [r4, #0]
 8010fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010fb6:	bf00      	nop
 8010fb8:	20010dec 	.word	0x20010dec
 8010fbc:	0801d2bc 	.word	0x0801d2bc
 8010fc0:	0801d2c8 	.word	0x0801d2c8
 8010fc4:	20010c84 	.word	0x20010c84

08010fc8 <nav_msgs__msg__Odometry__init>:
 8010fc8:	b3d8      	cbz	r0, 8011042 <nav_msgs__msg__Odometry__init+0x7a>
 8010fca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fcc:	4604      	mov	r4, r0
 8010fce:	f004 ff4d 	bl	8015e6c <std_msgs__msg__Header__init>
 8010fd2:	b190      	cbz	r0, 8010ffa <nav_msgs__msg__Odometry__init+0x32>
 8010fd4:	f104 0514 	add.w	r5, r4, #20
 8010fd8:	4628      	mov	r0, r5
 8010fda:	f004 fe9d 	bl	8015d18 <rosidl_runtime_c__String__init>
 8010fde:	b358      	cbz	r0, 8011038 <nav_msgs__msg__Odometry__init+0x70>
 8010fe0:	f104 0620 	add.w	r6, r4, #32
 8010fe4:	4630      	mov	r0, r6
 8010fe6:	f005 f97b 	bl	80162e0 <geometry_msgs__msg__PoseWithCovariance__init>
 8010fea:	b1b8      	cbz	r0, 801101c <nav_msgs__msg__Odometry__init+0x54>
 8010fec:	f504 77bc 	add.w	r7, r4, #376	@ 0x178
 8010ff0:	4638      	mov	r0, r7
 8010ff2:	f005 fb4b 	bl	801668c <geometry_msgs__msg__TwistWithCovariance__init>
 8010ff6:	b330      	cbz	r0, 8011046 <nav_msgs__msg__Odometry__init+0x7e>
 8010ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010ffa:	4620      	mov	r0, r4
 8010ffc:	f004 ff56 	bl	8015eac <std_msgs__msg__Header__fini>
 8011000:	f104 0014 	add.w	r0, r4, #20
 8011004:	f004 fea2 	bl	8015d4c <rosidl_runtime_c__String__fini>
 8011008:	f104 0020 	add.w	r0, r4, #32
 801100c:	f005 f976 	bl	80162fc <geometry_msgs__msg__PoseWithCovariance__fini>
 8011010:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8011014:	f005 fb48 	bl	80166a8 <geometry_msgs__msg__TwistWithCovariance__fini>
 8011018:	2000      	movs	r0, #0
 801101a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801101c:	4620      	mov	r0, r4
 801101e:	f004 ff45 	bl	8015eac <std_msgs__msg__Header__fini>
 8011022:	4628      	mov	r0, r5
 8011024:	f004 fe92 	bl	8015d4c <rosidl_runtime_c__String__fini>
 8011028:	4630      	mov	r0, r6
 801102a:	f005 f967 	bl	80162fc <geometry_msgs__msg__PoseWithCovariance__fini>
 801102e:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8011032:	f005 fb39 	bl	80166a8 <geometry_msgs__msg__TwistWithCovariance__fini>
 8011036:	e7ef      	b.n	8011018 <nav_msgs__msg__Odometry__init+0x50>
 8011038:	4620      	mov	r0, r4
 801103a:	f004 ff37 	bl	8015eac <std_msgs__msg__Header__fini>
 801103e:	4628      	mov	r0, r5
 8011040:	e7e0      	b.n	8011004 <nav_msgs__msg__Odometry__init+0x3c>
 8011042:	2000      	movs	r0, #0
 8011044:	4770      	bx	lr
 8011046:	4620      	mov	r0, r4
 8011048:	f004 ff30 	bl	8015eac <std_msgs__msg__Header__fini>
 801104c:	4628      	mov	r0, r5
 801104e:	f004 fe7d 	bl	8015d4c <rosidl_runtime_c__String__fini>
 8011052:	4630      	mov	r0, r6
 8011054:	f005 f952 	bl	80162fc <geometry_msgs__msg__PoseWithCovariance__fini>
 8011058:	4638      	mov	r0, r7
 801105a:	f005 fb25 	bl	80166a8 <geometry_msgs__msg__TwistWithCovariance__fini>
 801105e:	e7db      	b.n	8011018 <nav_msgs__msg__Odometry__init+0x50>

08011060 <nav_msgs__msg__Odometry__fini>:
 8011060:	b188      	cbz	r0, 8011086 <nav_msgs__msg__Odometry__fini+0x26>
 8011062:	b510      	push	{r4, lr}
 8011064:	4604      	mov	r4, r0
 8011066:	f004 ff21 	bl	8015eac <std_msgs__msg__Header__fini>
 801106a:	f104 0014 	add.w	r0, r4, #20
 801106e:	f004 fe6d 	bl	8015d4c <rosidl_runtime_c__String__fini>
 8011072:	f104 0020 	add.w	r0, r4, #32
 8011076:	f005 f941 	bl	80162fc <geometry_msgs__msg__PoseWithCovariance__fini>
 801107a:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 801107e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011082:	f005 bb11 	b.w	80166a8 <geometry_msgs__msg__TwistWithCovariance__fini>
 8011086:	4770      	bx	lr

08011088 <rcl_client_get_rmw_handle>:
 8011088:	b118      	cbz	r0, 8011092 <rcl_client_get_rmw_handle+0xa>
 801108a:	6800      	ldr	r0, [r0, #0]
 801108c:	b108      	cbz	r0, 8011092 <rcl_client_get_rmw_handle+0xa>
 801108e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8011092:	4770      	bx	lr

08011094 <rcl_send_request>:
 8011094:	2800      	cmp	r0, #0
 8011096:	d048      	beq.n	801112a <rcl_send_request+0x96>
 8011098:	b570      	push	{r4, r5, r6, lr}
 801109a:	4604      	mov	r4, r0
 801109c:	6800      	ldr	r0, [r0, #0]
 801109e:	b08a      	sub	sp, #40	@ 0x28
 80110a0:	b1c0      	cbz	r0, 80110d4 <rcl_send_request+0x40>
 80110a2:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 80110a6:	b1ab      	cbz	r3, 80110d4 <rcl_send_request+0x40>
 80110a8:	460e      	mov	r6, r1
 80110aa:	b1b9      	cbz	r1, 80110dc <rcl_send_request+0x48>
 80110ac:	4615      	mov	r5, r2
 80110ae:	b1aa      	cbz	r2, 80110dc <rcl_send_request+0x48>
 80110b0:	2105      	movs	r1, #5
 80110b2:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 80110b6:	f002 ff87 	bl	8013fc8 <__atomic_load_8>
 80110ba:	6823      	ldr	r3, [r4, #0]
 80110bc:	e9c5 0100 	strd	r0, r1, [r5]
 80110c0:	462a      	mov	r2, r5
 80110c2:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80110c6:	4631      	mov	r1, r6
 80110c8:	f004 f940 	bl	801534c <rmw_send_request>
 80110cc:	b148      	cbz	r0, 80110e2 <rcl_send_request+0x4e>
 80110ce:	2001      	movs	r0, #1
 80110d0:	b00a      	add	sp, #40	@ 0x28
 80110d2:	bd70      	pop	{r4, r5, r6, pc}
 80110d4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80110d8:	b00a      	add	sp, #40	@ 0x28
 80110da:	bd70      	pop	{r4, r5, r6, pc}
 80110dc:	200b      	movs	r0, #11
 80110de:	b00a      	add	sp, #40	@ 0x28
 80110e0:	bd70      	pop	{r4, r5, r6, pc}
 80110e2:	6820      	ldr	r0, [r4, #0]
 80110e4:	2305      	movs	r3, #5
 80110e6:	9300      	str	r3, [sp, #0]
 80110e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80110ec:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 80110f0:	f002 ffd6 	bl	80140a0 <__atomic_exchange_8>
 80110f4:	6823      	ldr	r3, [r4, #0]
 80110f6:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 80110fa:	b1a2      	cbz	r2, 8011126 <rcl_send_request+0x92>
 80110fc:	a905      	add	r1, sp, #20
 80110fe:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8011102:	f003 fd1f 	bl	8014b44 <rmw_get_gid_for_client>
 8011106:	4601      	mov	r1, r0
 8011108:	b990      	cbnz	r0, 8011130 <rcl_send_request+0x9c>
 801110a:	6822      	ldr	r2, [r4, #0]
 801110c:	ab06      	add	r3, sp, #24
 801110e:	f8d2 0118 	ldr.w	r0, [r2, #280]	@ 0x118
 8011112:	9302      	str	r3, [sp, #8]
 8011114:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011118:	4632      	mov	r2, r6
 801111a:	e9cd 4500 	strd	r4, r5, [sp]
 801111e:	f000 fe13 	bl	8011d48 <rcl_send_service_event_message>
 8011122:	2800      	cmp	r0, #0
 8011124:	d1d4      	bne.n	80110d0 <rcl_send_request+0x3c>
 8011126:	2000      	movs	r0, #0
 8011128:	e7d2      	b.n	80110d0 <rcl_send_request+0x3c>
 801112a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 801112e:	4770      	bx	lr
 8011130:	f000 f878 	bl	8011224 <rcl_convert_rmw_ret_to_rcl_ret>
 8011134:	e7cc      	b.n	80110d0 <rcl_send_request+0x3c>
 8011136:	bf00      	nop

08011138 <rcl_take_response>:
 8011138:	b5f0      	push	{r4, r5, r6, r7, lr}
 801113a:	468e      	mov	lr, r1
 801113c:	460c      	mov	r4, r1
 801113e:	4617      	mov	r7, r2
 8011140:	4605      	mov	r5, r0
 8011142:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011146:	b095      	sub	sp, #84	@ 0x54
 8011148:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 801114c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011150:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8011154:	e88c 0003 	stmia.w	ip, {r0, r1}
 8011158:	2d00      	cmp	r5, #0
 801115a:	d044      	beq.n	80111e6 <rcl_take_response+0xae>
 801115c:	682b      	ldr	r3, [r5, #0]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d041      	beq.n	80111e6 <rcl_take_response+0xae>
 8011162:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8011166:	2800      	cmp	r0, #0
 8011168:	d03d      	beq.n	80111e6 <rcl_take_response+0xae>
 801116a:	2f00      	cmp	r7, #0
 801116c:	d03e      	beq.n	80111ec <rcl_take_response+0xb4>
 801116e:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8011208 <rcl_take_response+0xd0>
 8011172:	2300      	movs	r3, #0
 8011174:	f88d 3013 	strb.w	r3, [sp, #19]
 8011178:	463a      	mov	r2, r7
 801117a:	f10d 0313 	add.w	r3, sp, #19
 801117e:	a90a      	add	r1, sp, #40	@ 0x28
 8011180:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8011184:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8011188:	f004 f9e0 	bl	801554c <rmw_take_response>
 801118c:	4606      	mov	r6, r0
 801118e:	bb78      	cbnz	r0, 80111f0 <rcl_take_response+0xb8>
 8011190:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8011194:	b373      	cbz	r3, 80111f4 <rcl_take_response+0xbc>
 8011196:	682b      	ldr	r3, [r5, #0]
 8011198:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 801119c:	b1aa      	cbz	r2, 80111ca <rcl_take_response+0x92>
 801119e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80111a2:	a905      	add	r1, sp, #20
 80111a4:	f003 fcce 	bl	8014b44 <rmw_get_gid_for_client>
 80111a8:	bb38      	cbnz	r0, 80111fa <rcl_take_response+0xc2>
 80111aa:	682b      	ldr	r3, [r5, #0]
 80111ac:	ed9d 7b12 	vldr	d7, [sp, #72]	@ 0x48
 80111b0:	f8d3 0118 	ldr.w	r0, [r3, #280]	@ 0x118
 80111b4:	ab06      	add	r3, sp, #24
 80111b6:	ed8d 7b00 	vstr	d7, [sp]
 80111ba:	463a      	mov	r2, r7
 80111bc:	9302      	str	r3, [sp, #8]
 80111be:	2103      	movs	r1, #3
 80111c0:	f000 fdc2 	bl	8011d48 <rcl_send_service_event_message>
 80111c4:	2800      	cmp	r0, #0
 80111c6:	bf18      	it	ne
 80111c8:	4606      	movne	r6, r0
 80111ca:	f10d 0e38 	add.w	lr, sp, #56	@ 0x38
 80111ce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80111d2:	46a4      	mov	ip, r4
 80111d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80111d8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80111dc:	e88c 0003 	stmia.w	ip, {r0, r1}
 80111e0:	4630      	mov	r0, r6
 80111e2:	b015      	add	sp, #84	@ 0x54
 80111e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80111e6:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 80111ea:	e7ee      	b.n	80111ca <rcl_take_response+0x92>
 80111ec:	260b      	movs	r6, #11
 80111ee:	e7ec      	b.n	80111ca <rcl_take_response+0x92>
 80111f0:	2601      	movs	r6, #1
 80111f2:	e7ea      	b.n	80111ca <rcl_take_response+0x92>
 80111f4:	f240 16f5 	movw	r6, #501	@ 0x1f5
 80111f8:	e7e7      	b.n	80111ca <rcl_take_response+0x92>
 80111fa:	f000 f813 	bl	8011224 <rcl_convert_rmw_ret_to_rcl_ret>
 80111fe:	4606      	mov	r6, r0
 8011200:	e7e3      	b.n	80111ca <rcl_take_response+0x92>
 8011202:	bf00      	nop
 8011204:	f3af 8000 	nop.w
	...

08011210 <rcl_client_is_valid>:
 8011210:	b130      	cbz	r0, 8011220 <rcl_client_is_valid+0x10>
 8011212:	6800      	ldr	r0, [r0, #0]
 8011214:	b120      	cbz	r0, 8011220 <rcl_client_is_valid+0x10>
 8011216:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801121a:	3800      	subs	r0, #0
 801121c:	bf18      	it	ne
 801121e:	2001      	movne	r0, #1
 8011220:	4770      	bx	lr
 8011222:	bf00      	nop

08011224 <rcl_convert_rmw_ret_to_rcl_ret>:
 8011224:	280b      	cmp	r0, #11
 8011226:	dc0d      	bgt.n	8011244 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8011228:	2800      	cmp	r0, #0
 801122a:	db09      	blt.n	8011240 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801122c:	280b      	cmp	r0, #11
 801122e:	d807      	bhi.n	8011240 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8011230:	e8df f000 	tbb	[pc, r0]
 8011234:	07060607 	.word	0x07060607
 8011238:	06060606 	.word	0x06060606
 801123c:	07070606 	.word	0x07070606
 8011240:	2001      	movs	r0, #1
 8011242:	4770      	bx	lr
 8011244:	28cb      	cmp	r0, #203	@ 0xcb
 8011246:	bf14      	ite	ne
 8011248:	2001      	movne	r0, #1
 801124a:	20cb      	moveq	r0, #203	@ 0xcb
 801124c:	4770      	bx	lr
 801124e:	bf00      	nop

08011250 <rcl_get_zero_initialized_context>:
 8011250:	2200      	movs	r2, #0
 8011252:	e9c0 2200 	strd	r2, r2, [r0]
 8011256:	4770      	bx	lr

08011258 <rcl_context_is_valid>:
 8011258:	b118      	cbz	r0, 8011262 <rcl_context_is_valid+0xa>
 801125a:	6840      	ldr	r0, [r0, #4]
 801125c:	3800      	subs	r0, #0
 801125e:	bf18      	it	ne
 8011260:	2001      	movne	r0, #1
 8011262:	4770      	bx	lr

08011264 <__cleanup_context>:
 8011264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011268:	4606      	mov	r6, r0
 801126a:	6800      	ldr	r0, [r0, #0]
 801126c:	2300      	movs	r3, #0
 801126e:	6073      	str	r3, [r6, #4]
 8011270:	2800      	cmp	r0, #0
 8011272:	d042      	beq.n	80112fa <__cleanup_context+0x96>
 8011274:	6943      	ldr	r3, [r0, #20]
 8011276:	f8d0 9004 	ldr.w	r9, [r0, #4]
 801127a:	6907      	ldr	r7, [r0, #16]
 801127c:	b39b      	cbz	r3, 80112e6 <__cleanup_context+0x82>
 801127e:	3014      	adds	r0, #20
 8011280:	f000 f9b2 	bl	80115e8 <rcl_init_options_fini>
 8011284:	4680      	mov	r8, r0
 8011286:	2800      	cmp	r0, #0
 8011288:	d144      	bne.n	8011314 <__cleanup_context+0xb0>
 801128a:	6830      	ldr	r0, [r6, #0]
 801128c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801128e:	b123      	cbz	r3, 801129a <__cleanup_context+0x36>
 8011290:	3028      	adds	r0, #40	@ 0x28
 8011292:	f003 fe9f 	bl	8014fd4 <rmw_context_fini>
 8011296:	bbb8      	cbnz	r0, 8011308 <__cleanup_context+0xa4>
 8011298:	6830      	ldr	r0, [r6, #0]
 801129a:	6a03      	ldr	r3, [r0, #32]
 801129c:	b1db      	cbz	r3, 80112d6 <__cleanup_context+0x72>
 801129e:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 80112a2:	2a01      	cmp	r2, #1
 80112a4:	f17c 0100 	sbcs.w	r1, ip, #0
 80112a8:	db11      	blt.n	80112ce <__cleanup_context+0x6a>
 80112aa:	2400      	movs	r4, #0
 80112ac:	4625      	mov	r5, r4
 80112ae:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80112b2:	4639      	mov	r1, r7
 80112b4:	b1c8      	cbz	r0, 80112ea <__cleanup_context+0x86>
 80112b6:	47c8      	blx	r9
 80112b8:	6833      	ldr	r3, [r6, #0]
 80112ba:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 80112be:	3401      	adds	r4, #1
 80112c0:	f145 0500 	adc.w	r5, r5, #0
 80112c4:	4294      	cmp	r4, r2
 80112c6:	eb75 010c 	sbcs.w	r1, r5, ip
 80112ca:	6a1b      	ldr	r3, [r3, #32]
 80112cc:	dbef      	blt.n	80112ae <__cleanup_context+0x4a>
 80112ce:	4618      	mov	r0, r3
 80112d0:	4639      	mov	r1, r7
 80112d2:	47c8      	blx	r9
 80112d4:	6830      	ldr	r0, [r6, #0]
 80112d6:	4639      	mov	r1, r7
 80112d8:	47c8      	blx	r9
 80112da:	2300      	movs	r3, #0
 80112dc:	e9c6 3300 	strd	r3, r3, [r6]
 80112e0:	4640      	mov	r0, r8
 80112e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112e6:	4698      	mov	r8, r3
 80112e8:	e7d0      	b.n	801128c <__cleanup_context+0x28>
 80112ea:	3401      	adds	r4, #1
 80112ec:	f145 0500 	adc.w	r5, r5, #0
 80112f0:	4294      	cmp	r4, r2
 80112f2:	eb75 010c 	sbcs.w	r1, r5, ip
 80112f6:	dbda      	blt.n	80112ae <__cleanup_context+0x4a>
 80112f8:	e7e9      	b.n	80112ce <__cleanup_context+0x6a>
 80112fa:	4680      	mov	r8, r0
 80112fc:	2300      	movs	r3, #0
 80112fe:	e9c6 3300 	strd	r3, r3, [r6]
 8011302:	4640      	mov	r0, r8
 8011304:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011308:	f1b8 0f00 	cmp.w	r8, #0
 801130c:	d005      	beq.n	801131a <__cleanup_context+0xb6>
 801130e:	f7fb f913 	bl	800c538 <rcutils_reset_error>
 8011312:	e7c1      	b.n	8011298 <__cleanup_context+0x34>
 8011314:	f7fb f910 	bl	800c538 <rcutils_reset_error>
 8011318:	e7b7      	b.n	801128a <__cleanup_context+0x26>
 801131a:	f7ff ff83 	bl	8011224 <rcl_convert_rmw_ret_to_rcl_ret>
 801131e:	4680      	mov	r8, r0
 8011320:	e7f5      	b.n	801130e <__cleanup_context+0xaa>
 8011322:	bf00      	nop

08011324 <rcl_init>:
 8011324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011328:	1e04      	subs	r4, r0, #0
 801132a:	b0a5      	sub	sp, #148	@ 0x94
 801132c:	460d      	mov	r5, r1
 801132e:	4617      	mov	r7, r2
 8011330:	461e      	mov	r6, r3
 8011332:	dd13      	ble.n	801135c <rcl_init+0x38>
 8011334:	b161      	cbz	r1, 8011350 <rcl_init+0x2c>
 8011336:	f1a1 0e04 	sub.w	lr, r1, #4
 801133a:	f04f 0c00 	mov.w	ip, #0
 801133e:	e001      	b.n	8011344 <rcl_init+0x20>
 8011340:	4564      	cmp	r4, ip
 8011342:	d00d      	beq.n	8011360 <rcl_init+0x3c>
 8011344:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 8011348:	f10c 0c01 	add.w	ip, ip, #1
 801134c:	2800      	cmp	r0, #0
 801134e:	d1f7      	bne.n	8011340 <rcl_init+0x1c>
 8011350:	f04f 080b 	mov.w	r8, #11
 8011354:	4640      	mov	r0, r8
 8011356:	b025      	add	sp, #148	@ 0x94
 8011358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801135c:	2900      	cmp	r1, #0
 801135e:	d1f7      	bne.n	8011350 <rcl_init+0x2c>
 8011360:	2f00      	cmp	r7, #0
 8011362:	d0f5      	beq.n	8011350 <rcl_init+0x2c>
 8011364:	683b      	ldr	r3, [r7, #0]
 8011366:	2b00      	cmp	r3, #0
 8011368:	d0f2      	beq.n	8011350 <rcl_init+0x2c>
 801136a:	469c      	mov	ip, r3
 801136c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011370:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 8011374:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011378:	f8dc 3000 	ldr.w	r3, [ip]
 801137c:	f8ce 3000 	str.w	r3, [lr]
 8011380:	a81f      	add	r0, sp, #124	@ 0x7c
 8011382:	f7fb f8ad 	bl	800c4e0 <rcutils_allocator_is_valid>
 8011386:	2800      	cmp	r0, #0
 8011388:	d0e2      	beq.n	8011350 <rcl_init+0x2c>
 801138a:	2e00      	cmp	r6, #0
 801138c:	d0e0      	beq.n	8011350 <rcl_init+0x2c>
 801138e:	6833      	ldr	r3, [r6, #0]
 8011390:	2b00      	cmp	r3, #0
 8011392:	d173      	bne.n	801147c <rcl_init+0x158>
 8011394:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8011398:	2198      	movs	r1, #152	@ 0x98
 801139a:	2001      	movs	r0, #1
 801139c:	4798      	blx	r3
 801139e:	4680      	mov	r8, r0
 80113a0:	6030      	str	r0, [r6, #0]
 80113a2:	2800      	cmp	r0, #0
 80113a4:	f000 80ac 	beq.w	8011500 <rcl_init+0x1dc>
 80113a8:	a802      	add	r0, sp, #8
 80113aa:	f003 f965 	bl	8014678 <rmw_get_zero_initialized_context>
 80113ae:	a902      	add	r1, sp, #8
 80113b0:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 80113b4:	2270      	movs	r2, #112	@ 0x70
 80113b6:	f008 fd50 	bl	8019e5a <memcpy>
 80113ba:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 80113be:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80113c2:	f8d6 8000 	ldr.w	r8, [r6]
 80113c6:	46c4      	mov	ip, r8
 80113c8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80113cc:	f8de 3000 	ldr.w	r3, [lr]
 80113d0:	f8cc 3000 	str.w	r3, [ip]
 80113d4:	f108 0114 	add.w	r1, r8, #20
 80113d8:	4638      	mov	r0, r7
 80113da:	f000 f92f 	bl	801163c <rcl_init_options_copy>
 80113de:	4680      	mov	r8, r0
 80113e0:	2800      	cmp	r0, #0
 80113e2:	d147      	bne.n	8011474 <rcl_init+0x150>
 80113e4:	f8d6 9000 	ldr.w	r9, [r6]
 80113e8:	ea4f 7ae4 	mov.w	sl, r4, asr #31
 80113ec:	f8c9 0020 	str.w	r0, [r9, #32]
 80113f0:	f8c9 4018 	str.w	r4, [r9, #24]
 80113f4:	f8c9 a01c 	str.w	sl, [r9, #28]
 80113f8:	2c00      	cmp	r4, #0
 80113fa:	d047      	beq.n	801148c <rcl_init+0x168>
 80113fc:	2d00      	cmp	r5, #0
 80113fe:	d045      	beq.n	801148c <rcl_init+0x168>
 8011400:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8011404:	2104      	movs	r1, #4
 8011406:	4620      	mov	r0, r4
 8011408:	4798      	blx	r3
 801140a:	f8c9 0020 	str.w	r0, [r9, #32]
 801140e:	f8d6 9000 	ldr.w	r9, [r6]
 8011412:	f8d9 b020 	ldr.w	fp, [r9, #32]
 8011416:	f1bb 0f00 	cmp.w	fp, #0
 801141a:	d029      	beq.n	8011470 <rcl_init+0x14c>
 801141c:	2c01      	cmp	r4, #1
 801141e:	f17a 0300 	sbcs.w	r3, sl, #0
 8011422:	db33      	blt.n	801148c <rcl_init+0x168>
 8011424:	f04f 0800 	mov.w	r8, #0
 8011428:	3d04      	subs	r5, #4
 801142a:	46c1      	mov	r9, r8
 801142c:	e00d      	b.n	801144a <rcl_init+0x126>
 801142e:	6829      	ldr	r1, [r5, #0]
 8011430:	f008 fd13 	bl	8019e5a <memcpy>
 8011434:	f118 0801 	adds.w	r8, r8, #1
 8011438:	f149 0900 	adc.w	r9, r9, #0
 801143c:	45ca      	cmp	sl, r9
 801143e:	bf08      	it	eq
 8011440:	4544      	cmpeq	r4, r8
 8011442:	d021      	beq.n	8011488 <rcl_init+0x164>
 8011444:	6833      	ldr	r3, [r6, #0]
 8011446:	f8d3 b020 	ldr.w	fp, [r3, #32]
 801144a:	f855 0f04 	ldr.w	r0, [r5, #4]!
 801144e:	f7ee ff27 	bl	80002a0 <strlen>
 8011452:	1c42      	adds	r2, r0, #1
 8011454:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8011456:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8011458:	9201      	str	r2, [sp, #4]
 801145a:	4610      	mov	r0, r2
 801145c:	4798      	blx	r3
 801145e:	6833      	ldr	r3, [r6, #0]
 8011460:	f84b 0028 	str.w	r0, [fp, r8, lsl #2]
 8011464:	6a1b      	ldr	r3, [r3, #32]
 8011466:	9a01      	ldr	r2, [sp, #4]
 8011468:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801146c:	2800      	cmp	r0, #0
 801146e:	d1de      	bne.n	801142e <rcl_init+0x10a>
 8011470:	f04f 080a 	mov.w	r8, #10
 8011474:	4630      	mov	r0, r6
 8011476:	f7ff fef5 	bl	8011264 <__cleanup_context>
 801147a:	e76b      	b.n	8011354 <rcl_init+0x30>
 801147c:	f04f 0864 	mov.w	r8, #100	@ 0x64
 8011480:	4640      	mov	r0, r8
 8011482:	b025      	add	sp, #148	@ 0x94
 8011484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011488:	f8d6 9000 	ldr.w	r9, [r6]
 801148c:	4a26      	ldr	r2, [pc, #152]	@ (8011528 <rcl_init+0x204>)
 801148e:	6813      	ldr	r3, [r2, #0]
 8011490:	3301      	adds	r3, #1
 8011492:	d030      	beq.n	80114f6 <rcl_init+0x1d2>
 8011494:	461d      	mov	r5, r3
 8011496:	2000      	movs	r0, #0
 8011498:	4619      	mov	r1, r3
 801149a:	f8d9 4014 	ldr.w	r4, [r9, #20]
 801149e:	6073      	str	r3, [r6, #4]
 80114a0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80114a2:	6011      	str	r1, [r2, #0]
 80114a4:	3301      	adds	r3, #1
 80114a6:	e9c4 5006 	strd	r5, r0, [r4, #24]
 80114aa:	d033      	beq.n	8011514 <rcl_init+0x1f0>
 80114ac:	683b      	ldr	r3, [r7, #0]
 80114ae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80114b2:	f104 0530 	add.w	r5, r4, #48	@ 0x30
 80114b6:	b333      	cbz	r3, 8011506 <rcl_init+0x1e2>
 80114b8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80114ba:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 80114be:	b953      	cbnz	r3, 80114d6 <rcl_init+0x1b2>
 80114c0:	2801      	cmp	r0, #1
 80114c2:	d008      	beq.n	80114d6 <rcl_init+0x1b2>
 80114c4:	a91f      	add	r1, sp, #124	@ 0x7c
 80114c6:	4628      	mov	r0, r5
 80114c8:	f006 fee0 	bl	801828c <rcl_get_discovery_static_peers>
 80114cc:	4680      	mov	r8, r0
 80114ce:	2800      	cmp	r0, #0
 80114d0:	d1d0      	bne.n	8011474 <rcl_init+0x150>
 80114d2:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 80114d6:	f006 fecf 	bl	8018278 <rcl_automatic_discovery_range_to_string>
 80114da:	6831      	ldr	r1, [r6, #0]
 80114dc:	6948      	ldr	r0, [r1, #20]
 80114de:	3128      	adds	r1, #40	@ 0x28
 80114e0:	3018      	adds	r0, #24
 80114e2:	f003 fc43 	bl	8014d6c <rmw_init>
 80114e6:	4680      	mov	r8, r0
 80114e8:	2800      	cmp	r0, #0
 80114ea:	f43f af33 	beq.w	8011354 <rcl_init+0x30>
 80114ee:	f7ff fe99 	bl	8011224 <rcl_convert_rmw_ret_to_rcl_ret>
 80114f2:	4680      	mov	r8, r0
 80114f4:	e7be      	b.n	8011474 <rcl_init+0x150>
 80114f6:	2101      	movs	r1, #1
 80114f8:	4618      	mov	r0, r3
 80114fa:	460d      	mov	r5, r1
 80114fc:	460b      	mov	r3, r1
 80114fe:	e7cc      	b.n	801149a <rcl_init+0x176>
 8011500:	f04f 080a 	mov.w	r8, #10
 8011504:	e726      	b.n	8011354 <rcl_init+0x30>
 8011506:	4628      	mov	r0, r5
 8011508:	f006 fe74 	bl	80181f4 <rcl_get_automatic_discovery_range>
 801150c:	4680      	mov	r8, r0
 801150e:	2800      	cmp	r0, #0
 8011510:	d0d2      	beq.n	80114b8 <rcl_init+0x194>
 8011512:	e7af      	b.n	8011474 <rcl_init+0x150>
 8011514:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8011518:	f006 ff22 	bl	8018360 <rcl_get_default_domain_id>
 801151c:	4680      	mov	r8, r0
 801151e:	2800      	cmp	r0, #0
 8011520:	d1a8      	bne.n	8011474 <rcl_init+0x150>
 8011522:	6833      	ldr	r3, [r6, #0]
 8011524:	695c      	ldr	r4, [r3, #20]
 8011526:	e7c1      	b.n	80114ac <rcl_init+0x188>
 8011528:	20010df0 	.word	0x20010df0

0801152c <rcl_get_zero_initialized_init_options>:
 801152c:	2000      	movs	r0, #0
 801152e:	4770      	bx	lr

08011530 <rcl_init_options_init>:
 8011530:	b084      	sub	sp, #16
 8011532:	b570      	push	{r4, r5, r6, lr}
 8011534:	b09e      	sub	sp, #120	@ 0x78
 8011536:	ad23      	add	r5, sp, #140	@ 0x8c
 8011538:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 801153c:	2800      	cmp	r0, #0
 801153e:	d046      	beq.n	80115ce <rcl_init_options_init+0x9e>
 8011540:	6803      	ldr	r3, [r0, #0]
 8011542:	4604      	mov	r4, r0
 8011544:	b133      	cbz	r3, 8011554 <rcl_init_options_init+0x24>
 8011546:	2564      	movs	r5, #100	@ 0x64
 8011548:	4628      	mov	r0, r5
 801154a:	b01e      	add	sp, #120	@ 0x78
 801154c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011550:	b004      	add	sp, #16
 8011552:	4770      	bx	lr
 8011554:	4628      	mov	r0, r5
 8011556:	f7fa ffc3 	bl	800c4e0 <rcutils_allocator_is_valid>
 801155a:	2800      	cmp	r0, #0
 801155c:	d037      	beq.n	80115ce <rcl_init_options_init+0x9e>
 801155e:	46ae      	mov	lr, r5
 8011560:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011564:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8011568:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801156c:	f8de 3000 	ldr.w	r3, [lr]
 8011570:	f8cc 3000 	str.w	r3, [ip]
 8011574:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8011576:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011578:	2070      	movs	r0, #112	@ 0x70
 801157a:	4798      	blx	r3
 801157c:	4606      	mov	r6, r0
 801157e:	6020      	str	r0, [r4, #0]
 8011580:	b338      	cbz	r0, 80115d2 <rcl_init_options_init+0xa2>
 8011582:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8011586:	4686      	mov	lr, r0
 8011588:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801158c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011590:	f8dc 3000 	ldr.w	r3, [ip]
 8011594:	f8ce 3000 	str.w	r3, [lr]
 8011598:	a802      	add	r0, sp, #8
 801159a:	f003 f877 	bl	801468c <rmw_get_zero_initialized_init_options>
 801159e:	2258      	movs	r2, #88	@ 0x58
 80115a0:	a902      	add	r1, sp, #8
 80115a2:	f106 0018 	add.w	r0, r6, #24
 80115a6:	f008 fc58 	bl	8019e5a <memcpy>
 80115aa:	ab26      	add	r3, sp, #152	@ 0x98
 80115ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 80115b0:	6826      	ldr	r6, [r4, #0]
 80115b2:	e88d 0003 	stmia.w	sp, {r0, r1}
 80115b6:	f106 0018 	add.w	r0, r6, #24
 80115ba:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80115be:	f003 fae5 	bl	8014b8c <rmw_init_options_init>
 80115c2:	4605      	mov	r5, r0
 80115c4:	b938      	cbnz	r0, 80115d6 <rcl_init_options_init+0xa6>
 80115c6:	6823      	ldr	r3, [r4, #0]
 80115c8:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
 80115cc:	e7bc      	b.n	8011548 <rcl_init_options_init+0x18>
 80115ce:	250b      	movs	r5, #11
 80115d0:	e7ba      	b.n	8011548 <rcl_init_options_init+0x18>
 80115d2:	250a      	movs	r5, #10
 80115d4:	e7b8      	b.n	8011548 <rcl_init_options_init+0x18>
 80115d6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80115d8:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 80115da:	6820      	ldr	r0, [r4, #0]
 80115dc:	4798      	blx	r3
 80115de:	4628      	mov	r0, r5
 80115e0:	f7ff fe20 	bl	8011224 <rcl_convert_rmw_ret_to_rcl_ret>
 80115e4:	4605      	mov	r5, r0
 80115e6:	e7af      	b.n	8011548 <rcl_init_options_init+0x18>

080115e8 <rcl_init_options_fini>:
 80115e8:	b530      	push	{r4, r5, lr}
 80115ea:	b087      	sub	sp, #28
 80115ec:	b1f0      	cbz	r0, 801162c <rcl_init_options_fini+0x44>
 80115ee:	6803      	ldr	r3, [r0, #0]
 80115f0:	4604      	mov	r4, r0
 80115f2:	b1db      	cbz	r3, 801162c <rcl_init_options_fini+0x44>
 80115f4:	469c      	mov	ip, r3
 80115f6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80115fa:	f10d 0e04 	add.w	lr, sp, #4
 80115fe:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011602:	f8dc 3000 	ldr.w	r3, [ip]
 8011606:	f8ce 3000 	str.w	r3, [lr]
 801160a:	a801      	add	r0, sp, #4
 801160c:	f7fa ff68 	bl	800c4e0 <rcutils_allocator_is_valid>
 8011610:	b160      	cbz	r0, 801162c <rcl_init_options_fini+0x44>
 8011612:	6820      	ldr	r0, [r4, #0]
 8011614:	3018      	adds	r0, #24
 8011616:	f003 fb6b 	bl	8014cf0 <rmw_init_options_fini>
 801161a:	4605      	mov	r5, r0
 801161c:	b950      	cbnz	r0, 8011634 <rcl_init_options_fini+0x4c>
 801161e:	6820      	ldr	r0, [r4, #0]
 8011620:	9b02      	ldr	r3, [sp, #8]
 8011622:	9905      	ldr	r1, [sp, #20]
 8011624:	4798      	blx	r3
 8011626:	4628      	mov	r0, r5
 8011628:	b007      	add	sp, #28
 801162a:	bd30      	pop	{r4, r5, pc}
 801162c:	250b      	movs	r5, #11
 801162e:	4628      	mov	r0, r5
 8011630:	b007      	add	sp, #28
 8011632:	bd30      	pop	{r4, r5, pc}
 8011634:	f7ff fdf6 	bl	8011224 <rcl_convert_rmw_ret_to_rcl_ret>
 8011638:	4605      	mov	r5, r0
 801163a:	e7f8      	b.n	801162e <rcl_init_options_fini+0x46>

0801163c <rcl_init_options_copy>:
 801163c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801163e:	b09d      	sub	sp, #116	@ 0x74
 8011640:	2800      	cmp	r0, #0
 8011642:	d04a      	beq.n	80116da <rcl_init_options_copy+0x9e>
 8011644:	4604      	mov	r4, r0
 8011646:	6800      	ldr	r0, [r0, #0]
 8011648:	2800      	cmp	r0, #0
 801164a:	d046      	beq.n	80116da <rcl_init_options_copy+0x9e>
 801164c:	460d      	mov	r5, r1
 801164e:	f7fa ff47 	bl	800c4e0 <rcutils_allocator_is_valid>
 8011652:	2800      	cmp	r0, #0
 8011654:	d041      	beq.n	80116da <rcl_init_options_copy+0x9e>
 8011656:	2d00      	cmp	r5, #0
 8011658:	d03f      	beq.n	80116da <rcl_init_options_copy+0x9e>
 801165a:	682b      	ldr	r3, [r5, #0]
 801165c:	b11b      	cbz	r3, 8011666 <rcl_init_options_copy+0x2a>
 801165e:	2464      	movs	r4, #100	@ 0x64
 8011660:	4620      	mov	r0, r4
 8011662:	b01d      	add	sp, #116	@ 0x74
 8011664:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011666:	6826      	ldr	r6, [r4, #0]
 8011668:	46b6      	mov	lr, r6
 801166a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801166e:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8011672:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011676:	f8de 3000 	ldr.w	r3, [lr]
 801167a:	6837      	ldr	r7, [r6, #0]
 801167c:	f8cc 3000 	str.w	r3, [ip]
 8011680:	4619      	mov	r1, r3
 8011682:	2070      	movs	r0, #112	@ 0x70
 8011684:	47b8      	blx	r7
 8011686:	4606      	mov	r6, r0
 8011688:	6028      	str	r0, [r5, #0]
 801168a:	b350      	cbz	r0, 80116e2 <rcl_init_options_copy+0xa6>
 801168c:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8011690:	4686      	mov	lr, r0
 8011692:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011696:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801169a:	f8dc 3000 	ldr.w	r3, [ip]
 801169e:	f8ce 3000 	str.w	r3, [lr]
 80116a2:	4668      	mov	r0, sp
 80116a4:	f002 fff2 	bl	801468c <rmw_get_zero_initialized_init_options>
 80116a8:	2258      	movs	r2, #88	@ 0x58
 80116aa:	4669      	mov	r1, sp
 80116ac:	f106 0018 	add.w	r0, r6, #24
 80116b0:	f008 fbd3 	bl	8019e5a <memcpy>
 80116b4:	6820      	ldr	r0, [r4, #0]
 80116b6:	6829      	ldr	r1, [r5, #0]
 80116b8:	3018      	adds	r0, #24
 80116ba:	3118      	adds	r1, #24
 80116bc:	f003 fac8 	bl	8014c50 <rmw_init_options_copy>
 80116c0:	4604      	mov	r4, r0
 80116c2:	2800      	cmp	r0, #0
 80116c4:	d0cc      	beq.n	8011660 <rcl_init_options_copy+0x24>
 80116c6:	f7fa ff1f 	bl	800c508 <rcutils_get_error_string>
 80116ca:	f7fa ff35 	bl	800c538 <rcutils_reset_error>
 80116ce:	4628      	mov	r0, r5
 80116d0:	f7ff ff8a 	bl	80115e8 <rcl_init_options_fini>
 80116d4:	b138      	cbz	r0, 80116e6 <rcl_init_options_copy+0xaa>
 80116d6:	4604      	mov	r4, r0
 80116d8:	e7c2      	b.n	8011660 <rcl_init_options_copy+0x24>
 80116da:	240b      	movs	r4, #11
 80116dc:	4620      	mov	r0, r4
 80116de:	b01d      	add	sp, #116	@ 0x74
 80116e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80116e2:	240a      	movs	r4, #10
 80116e4:	e7bc      	b.n	8011660 <rcl_init_options_copy+0x24>
 80116e6:	4620      	mov	r0, r4
 80116e8:	b01d      	add	sp, #116	@ 0x74
 80116ea:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80116ee:	f7ff bd99 	b.w	8011224 <rcl_convert_rmw_ret_to_rcl_ret>
 80116f2:	bf00      	nop

080116f4 <rcl_get_zero_initialized_node>:
 80116f4:	4a03      	ldr	r2, [pc, #12]	@ (8011704 <rcl_get_zero_initialized_node+0x10>)
 80116f6:	4603      	mov	r3, r0
 80116f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80116fc:	e883 0003 	stmia.w	r3, {r0, r1}
 8011700:	4618      	mov	r0, r3
 8011702:	4770      	bx	lr
 8011704:	0801d310 	.word	0x0801d310

08011708 <rcl_node_init>:
 8011708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801170c:	b0ab      	sub	sp, #172	@ 0xac
 801170e:	4604      	mov	r4, r0
 8011710:	9d34      	ldr	r5, [sp, #208]	@ 0xd0
 8011712:	a825      	add	r0, sp, #148	@ 0x94
 8011714:	4689      	mov	r9, r1
 8011716:	4690      	mov	r8, r2
 8011718:	461f      	mov	r7, r3
 801171a:	f007 f893 	bl	8018844 <rcl_guard_condition_get_default_options>
 801171e:	2d00      	cmp	r5, #0
 8011720:	f000 80d8 	beq.w	80118d4 <rcl_node_init+0x1cc>
 8011724:	4628      	mov	r0, r5
 8011726:	f7fa fedb 	bl	800c4e0 <rcutils_allocator_is_valid>
 801172a:	2800      	cmp	r0, #0
 801172c:	f000 80d2 	beq.w	80118d4 <rcl_node_init+0x1cc>
 8011730:	f1b9 0f00 	cmp.w	r9, #0
 8011734:	f000 80ce 	beq.w	80118d4 <rcl_node_init+0x1cc>
 8011738:	f1b8 0f00 	cmp.w	r8, #0
 801173c:	f000 80ca 	beq.w	80118d4 <rcl_node_init+0x1cc>
 8011740:	2c00      	cmp	r4, #0
 8011742:	f000 80c7 	beq.w	80118d4 <rcl_node_init+0x1cc>
 8011746:	6866      	ldr	r6, [r4, #4]
 8011748:	2e00      	cmp	r6, #0
 801174a:	f040 80ca 	bne.w	80118e2 <rcl_node_init+0x1da>
 801174e:	2f00      	cmp	r7, #0
 8011750:	f000 80c0 	beq.w	80118d4 <rcl_node_init+0x1cc>
 8011754:	4638      	mov	r0, r7
 8011756:	f7ff fd7f 	bl	8011258 <rcl_context_is_valid>
 801175a:	2800      	cmp	r0, #0
 801175c:	f000 80bf 	beq.w	80118de <rcl_node_init+0x1d6>
 8011760:	4632      	mov	r2, r6
 8011762:	a924      	add	r1, sp, #144	@ 0x90
 8011764:	4648      	mov	r0, r9
 8011766:	9624      	str	r6, [sp, #144]	@ 0x90
 8011768:	f003 f92c 	bl	80149c4 <rmw_validate_node_name>
 801176c:	4606      	mov	r6, r0
 801176e:	2800      	cmp	r0, #0
 8011770:	f040 80b1 	bne.w	80118d6 <rcl_node_init+0x1ce>
 8011774:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8011776:	2800      	cmp	r0, #0
 8011778:	f040 8104 	bne.w	8011984 <rcl_node_init+0x27c>
 801177c:	f898 3000 	ldrb.w	r3, [r8]
 8011780:	2b00      	cmp	r3, #0
 8011782:	f000 80f0 	beq.w	8011966 <rcl_node_init+0x25e>
 8011786:	2b2f      	cmp	r3, #47	@ 0x2f
 8011788:	f000 80b0 	beq.w	80118ec <rcl_node_init+0x1e4>
 801178c:	4b85      	ldr	r3, [pc, #532]	@ (80119a4 <rcl_node_init+0x29c>)
 801178e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011792:	9302      	str	r3, [sp, #8]
 8011794:	692b      	ldr	r3, [r5, #16]
 8011796:	9300      	str	r3, [sp, #0]
 8011798:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801179c:	9301      	str	r3, [sp, #4]
 801179e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80117a2:	f002 fccf 	bl	8014144 <rcutils_format_string_limit>
 80117a6:	4680      	mov	r8, r0
 80117a8:	f1b8 0f00 	cmp.w	r8, #0
 80117ac:	f000 80e8 	beq.w	8011980 <rcl_node_init+0x278>
 80117b0:	2200      	movs	r2, #0
 80117b2:	a924      	add	r1, sp, #144	@ 0x90
 80117b4:	4640      	mov	r0, r8
 80117b6:	9224      	str	r2, [sp, #144]	@ 0x90
 80117b8:	f003 f8e6 	bl	8014988 <rmw_validate_namespace>
 80117bc:	4606      	mov	r6, r0
 80117be:	2800      	cmp	r0, #0
 80117c0:	f040 80a4 	bne.w	801190c <rcl_node_init+0x204>
 80117c4:	9824      	ldr	r0, [sp, #144]	@ 0x90
 80117c6:	2800      	cmp	r0, #0
 80117c8:	f040 809d 	bne.w	8011906 <rcl_node_init+0x1fe>
 80117cc:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 80117d0:	2178      	movs	r1, #120	@ 0x78
 80117d2:	2001      	movs	r0, #1
 80117d4:	4798      	blx	r3
 80117d6:	4606      	mov	r6, r0
 80117d8:	6060      	str	r0, [r4, #4]
 80117da:	2800      	cmp	r0, #0
 80117dc:	f000 80d6 	beq.w	801198c <rcl_node_init+0x284>
 80117e0:	a80a      	add	r0, sp, #40	@ 0x28
 80117e2:	f000 f92f 	bl	8011a44 <rcl_node_get_default_options>
 80117e6:	a90a      	add	r1, sp, #40	@ 0x28
 80117e8:	4630      	mov	r0, r6
 80117ea:	2268      	movs	r2, #104	@ 0x68
 80117ec:	f008 fb35 	bl	8019e5a <memcpy>
 80117f0:	6861      	ldr	r1, [r4, #4]
 80117f2:	6027      	str	r7, [r4, #0]
 80117f4:	4628      	mov	r0, r5
 80117f6:	f000 f933 	bl	8011a60 <rcl_node_options_copy>
 80117fa:	4606      	mov	r6, r0
 80117fc:	2800      	cmp	r0, #0
 80117fe:	f040 8085 	bne.w	801190c <rcl_node_init+0x204>
 8011802:	4640      	mov	r0, r8
 8011804:	f7ee fd4c 	bl	80002a0 <strlen>
 8011808:	eb08 0300 	add.w	r3, r8, r0
 801180c:	6866      	ldr	r6, [r4, #4]
 801180e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8011812:	e9cd 8903 	strd	r8, r9, [sp, #12]
 8011816:	2b2f      	cmp	r3, #47	@ 0x2f
 8011818:	bf0c      	ite	eq
 801181a:	4b63      	ldreq	r3, [pc, #396]	@ (80119a8 <rcl_node_init+0x2a0>)
 801181c:	4b63      	ldrne	r3, [pc, #396]	@ (80119ac <rcl_node_init+0x2a4>)
 801181e:	9302      	str	r3, [sp, #8]
 8011820:	692b      	ldr	r3, [r5, #16]
 8011822:	9300      	str	r3, [sp, #0]
 8011824:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011828:	9301      	str	r3, [sp, #4]
 801182a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801182e:	f002 fc89 	bl	8014144 <rcutils_format_string_limit>
 8011832:	6863      	ldr	r3, [r4, #4]
 8011834:	6770      	str	r0, [r6, #116]	@ 0x74
 8011836:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8011838:	2a00      	cmp	r2, #0
 801183a:	f000 80a9 	beq.w	8011990 <rcl_node_init+0x288>
 801183e:	6822      	ldr	r2, [r4, #0]
 8011840:	9307      	str	r3, [sp, #28]
 8011842:	6810      	ldr	r0, [r2, #0]
 8011844:	4649      	mov	r1, r9
 8011846:	3028      	adds	r0, #40	@ 0x28
 8011848:	4642      	mov	r2, r8
 801184a:	f003 fce7 	bl	801521c <rmw_create_node>
 801184e:	9b07      	ldr	r3, [sp, #28]
 8011850:	6698      	str	r0, [r3, #104]	@ 0x68
 8011852:	6863      	ldr	r3, [r4, #4]
 8011854:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8011856:	2800      	cmp	r0, #0
 8011858:	f000 809d 	beq.w	8011996 <rcl_node_init+0x28e>
 801185c:	f003 fd70 	bl	8015340 <rmw_node_get_graph_guard_condition>
 8011860:	4681      	mov	r9, r0
 8011862:	2800      	cmp	r0, #0
 8011864:	f000 809c 	beq.w	80119a0 <rcl_node_init+0x298>
 8011868:	682b      	ldr	r3, [r5, #0]
 801186a:	6929      	ldr	r1, [r5, #16]
 801186c:	6866      	ldr	r6, [r4, #4]
 801186e:	2008      	movs	r0, #8
 8011870:	4798      	blx	r3
 8011872:	6863      	ldr	r3, [r4, #4]
 8011874:	66f0      	str	r0, [r6, #108]	@ 0x6c
 8011876:	f8d3 a06c 	ldr.w	sl, [r3, #108]	@ 0x6c
 801187a:	f1ba 0f00 	cmp.w	sl, #0
 801187e:	f000 808d 	beq.w	801199c <rcl_node_init+0x294>
 8011882:	f10d 0b20 	add.w	fp, sp, #32
 8011886:	4658      	mov	r0, fp
 8011888:	f006 ff04 	bl	8018694 <rcl_get_zero_initialized_guard_condition>
 801188c:	e89b 0003 	ldmia.w	fp, {r0, r1}
 8011890:	6863      	ldr	r3, [r4, #4]
 8011892:	46ac      	mov	ip, r5
 8011894:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 8011898:	e88a 0003 	stmia.w	sl, {r0, r1}
 801189c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80118a0:	ae25      	add	r6, sp, #148	@ 0x94
 80118a2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80118a4:	f8dc 3000 	ldr.w	r3, [ip]
 80118a8:	6033      	str	r3, [r6, #0]
 80118aa:	ab2a      	add	r3, sp, #168	@ 0xa8
 80118ac:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 80118b0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80118b4:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80118b6:	463a      	mov	r2, r7
 80118b8:	4649      	mov	r1, r9
 80118ba:	4670      	mov	r0, lr
 80118bc:	f006 ff40 	bl	8018740 <rcl_guard_condition_init_from_rmw>
 80118c0:	4606      	mov	r6, r0
 80118c2:	bb18      	cbnz	r0, 801190c <rcl_node_init+0x204>
 80118c4:	686b      	ldr	r3, [r5, #4]
 80118c6:	6929      	ldr	r1, [r5, #16]
 80118c8:	4798      	blx	r3
 80118ca:	686b      	ldr	r3, [r5, #4]
 80118cc:	6929      	ldr	r1, [r5, #16]
 80118ce:	4640      	mov	r0, r8
 80118d0:	4798      	blx	r3
 80118d2:	e000      	b.n	80118d6 <rcl_node_init+0x1ce>
 80118d4:	260b      	movs	r6, #11
 80118d6:	4630      	mov	r0, r6
 80118d8:	b02b      	add	sp, #172	@ 0xac
 80118da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118de:	2665      	movs	r6, #101	@ 0x65
 80118e0:	e7f9      	b.n	80118d6 <rcl_node_init+0x1ce>
 80118e2:	2664      	movs	r6, #100	@ 0x64
 80118e4:	4630      	mov	r0, r6
 80118e6:	b02b      	add	sp, #172	@ 0xac
 80118e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118ec:	f105 030c 	add.w	r3, r5, #12
 80118f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80118f4:	e88d 0003 	stmia.w	sp, {r0, r1}
 80118f8:	4640      	mov	r0, r8
 80118fa:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80118fe:	f002 fd3f 	bl	8014380 <rcutils_strdup>
 8011902:	4680      	mov	r8, r0
 8011904:	e750      	b.n	80117a8 <rcl_node_init+0xa0>
 8011906:	f003 f851 	bl	80149ac <rmw_namespace_validation_result_string>
 801190a:	26ca      	movs	r6, #202	@ 0xca
 801190c:	6863      	ldr	r3, [r4, #4]
 801190e:	b1f3      	cbz	r3, 801194e <rcl_node_init+0x246>
 8011910:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8011912:	b138      	cbz	r0, 8011924 <rcl_node_init+0x21c>
 8011914:	f006 ff74 	bl	8018800 <rcl_guard_condition_fini>
 8011918:	6863      	ldr	r3, [r4, #4]
 801191a:	6929      	ldr	r1, [r5, #16]
 801191c:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 801191e:	686b      	ldr	r3, [r5, #4]
 8011920:	4798      	blx	r3
 8011922:	6863      	ldr	r3, [r4, #4]
 8011924:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8011926:	b110      	cbz	r0, 801192e <rcl_node_init+0x226>
 8011928:	f003 fc8e 	bl	8015248 <rmw_destroy_node>
 801192c:	6863      	ldr	r3, [r4, #4]
 801192e:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8011930:	6929      	ldr	r1, [r5, #16]
 8011932:	686b      	ldr	r3, [r5, #4]
 8011934:	4798      	blx	r3
 8011936:	6863      	ldr	r3, [r4, #4]
 8011938:	6929      	ldr	r1, [r5, #16]
 801193a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 801193c:	686b      	ldr	r3, [r5, #4]
 801193e:	4798      	blx	r3
 8011940:	6860      	ldr	r0, [r4, #4]
 8011942:	f000 f8ab 	bl	8011a9c <rcl_node_options_fini>
 8011946:	686b      	ldr	r3, [r5, #4]
 8011948:	6929      	ldr	r1, [r5, #16]
 801194a:	6860      	ldr	r0, [r4, #4]
 801194c:	4798      	blx	r3
 801194e:	686b      	ldr	r3, [r5, #4]
 8011950:	6929      	ldr	r1, [r5, #16]
 8011952:	2000      	movs	r0, #0
 8011954:	4798      	blx	r3
 8011956:	686b      	ldr	r3, [r5, #4]
 8011958:	6929      	ldr	r1, [r5, #16]
 801195a:	4640      	mov	r0, r8
 801195c:	4798      	blx	r3
 801195e:	2300      	movs	r3, #0
 8011960:	e9c4 3300 	strd	r3, r3, [r4]
 8011964:	e7b7      	b.n	80118d6 <rcl_node_init+0x1ce>
 8011966:	f105 030c 	add.w	r3, r5, #12
 801196a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801196e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8011972:	480f      	ldr	r0, [pc, #60]	@ (80119b0 <rcl_node_init+0x2a8>)
 8011974:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8011978:	f002 fd02 	bl	8014380 <rcutils_strdup>
 801197c:	4680      	mov	r8, r0
 801197e:	e713      	b.n	80117a8 <rcl_node_init+0xa0>
 8011980:	260a      	movs	r6, #10
 8011982:	e7a8      	b.n	80118d6 <rcl_node_init+0x1ce>
 8011984:	f003 f86a 	bl	8014a5c <rmw_node_name_validation_result_string>
 8011988:	26c9      	movs	r6, #201	@ 0xc9
 801198a:	e7a4      	b.n	80118d6 <rcl_node_init+0x1ce>
 801198c:	260a      	movs	r6, #10
 801198e:	e7de      	b.n	801194e <rcl_node_init+0x246>
 8011990:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8011992:	260a      	movs	r6, #10
 8011994:	e7bd      	b.n	8011912 <rcl_node_init+0x20a>
 8011996:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8011998:	2601      	movs	r6, #1
 801199a:	e7ba      	b.n	8011912 <rcl_node_init+0x20a>
 801199c:	260a      	movs	r6, #10
 801199e:	e7c1      	b.n	8011924 <rcl_node_init+0x21c>
 80119a0:	2601      	movs	r6, #1
 80119a2:	e7b3      	b.n	801190c <rcl_node_init+0x204>
 80119a4:	0801c8e4 	.word	0x0801c8e4
 80119a8:	0801c6f4 	.word	0x0801c6f4
 80119ac:	0801c8e8 	.word	0x0801c8e8
 80119b0:	0801c8e0 	.word	0x0801c8e0

080119b4 <rcl_node_is_valid>:
 80119b4:	b130      	cbz	r0, 80119c4 <rcl_node_is_valid+0x10>
 80119b6:	6843      	ldr	r3, [r0, #4]
 80119b8:	b123      	cbz	r3, 80119c4 <rcl_node_is_valid+0x10>
 80119ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80119bc:	b113      	cbz	r3, 80119c4 <rcl_node_is_valid+0x10>
 80119be:	6800      	ldr	r0, [r0, #0]
 80119c0:	f7ff bc4a 	b.w	8011258 <rcl_context_is_valid>
 80119c4:	2000      	movs	r0, #0
 80119c6:	4770      	bx	lr

080119c8 <rcl_node_get_name>:
 80119c8:	b120      	cbz	r0, 80119d4 <rcl_node_get_name+0xc>
 80119ca:	6840      	ldr	r0, [r0, #4]
 80119cc:	b110      	cbz	r0, 80119d4 <rcl_node_get_name+0xc>
 80119ce:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 80119d0:	b100      	cbz	r0, 80119d4 <rcl_node_get_name+0xc>
 80119d2:	6880      	ldr	r0, [r0, #8]
 80119d4:	4770      	bx	lr
 80119d6:	bf00      	nop

080119d8 <rcl_node_get_namespace>:
 80119d8:	b120      	cbz	r0, 80119e4 <rcl_node_get_namespace+0xc>
 80119da:	6840      	ldr	r0, [r0, #4]
 80119dc:	b110      	cbz	r0, 80119e4 <rcl_node_get_namespace+0xc>
 80119de:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 80119e0:	b100      	cbz	r0, 80119e4 <rcl_node_get_namespace+0xc>
 80119e2:	68c0      	ldr	r0, [r0, #12]
 80119e4:	4770      	bx	lr
 80119e6:	bf00      	nop

080119e8 <rcl_node_get_options>:
 80119e8:	b128      	cbz	r0, 80119f6 <rcl_node_get_options+0xe>
 80119ea:	6840      	ldr	r0, [r0, #4]
 80119ec:	b118      	cbz	r0, 80119f6 <rcl_node_get_options+0xe>
 80119ee:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	bf08      	it	eq
 80119f4:	2000      	moveq	r0, #0
 80119f6:	4770      	bx	lr

080119f8 <rcl_node_get_rmw_handle>:
 80119f8:	b110      	cbz	r0, 8011a00 <rcl_node_get_rmw_handle+0x8>
 80119fa:	6840      	ldr	r0, [r0, #4]
 80119fc:	b100      	cbz	r0, 8011a00 <rcl_node_get_rmw_handle+0x8>
 80119fe:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8011a00:	4770      	bx	lr
 8011a02:	bf00      	nop

08011a04 <rcl_get_disable_loaned_message>:
 8011a04:	b510      	push	{r4, lr}
 8011a06:	b082      	sub	sp, #8
 8011a08:	2300      	movs	r3, #0
 8011a0a:	9301      	str	r3, [sp, #4]
 8011a0c:	b1a0      	cbz	r0, 8011a38 <rcl_get_disable_loaned_message+0x34>
 8011a0e:	4604      	mov	r4, r0
 8011a10:	a901      	add	r1, sp, #4
 8011a12:	480b      	ldr	r0, [pc, #44]	@ (8011a40 <rcl_get_disable_loaned_message+0x3c>)
 8011a14:	f002 fb7e 	bl	8014114 <rcutils_get_env>
 8011a18:	b110      	cbz	r0, 8011a20 <rcl_get_disable_loaned_message+0x1c>
 8011a1a:	2001      	movs	r0, #1
 8011a1c:	b002      	add	sp, #8
 8011a1e:	bd10      	pop	{r4, pc}
 8011a20:	9a01      	ldr	r2, [sp, #4]
 8011a22:	7813      	ldrb	r3, [r2, #0]
 8011a24:	3b31      	subs	r3, #49	@ 0x31
 8011a26:	bf08      	it	eq
 8011a28:	7853      	ldrbeq	r3, [r2, #1]
 8011a2a:	fab3 f383 	clz	r3, r3
 8011a2e:	095b      	lsrs	r3, r3, #5
 8011a30:	2000      	movs	r0, #0
 8011a32:	7023      	strb	r3, [r4, #0]
 8011a34:	b002      	add	sp, #8
 8011a36:	bd10      	pop	{r4, pc}
 8011a38:	200b      	movs	r0, #11
 8011a3a:	b002      	add	sp, #8
 8011a3c:	bd10      	pop	{r4, pc}
 8011a3e:	bf00      	nop
 8011a40:	0801c8f0 	.word	0x0801c8f0

08011a44 <rcl_node_get_default_options>:
 8011a44:	b510      	push	{r4, lr}
 8011a46:	2253      	movs	r2, #83	@ 0x53
 8011a48:	4604      	mov	r4, r0
 8011a4a:	2100      	movs	r1, #0
 8011a4c:	3015      	adds	r0, #21
 8011a4e:	f008 f8cb 	bl	8019be8 <memset>
 8011a52:	4620      	mov	r0, r4
 8011a54:	f7fa fd18 	bl	800c488 <rcutils_get_default_allocator>
 8011a58:	2301      	movs	r3, #1
 8011a5a:	7523      	strb	r3, [r4, #20]
 8011a5c:	4620      	mov	r0, r4
 8011a5e:	bd10      	pop	{r4, pc}

08011a60 <rcl_node_options_copy>:
 8011a60:	b1d0      	cbz	r0, 8011a98 <rcl_node_options_copy+0x38>
 8011a62:	b570      	push	{r4, r5, r6, lr}
 8011a64:	460c      	mov	r4, r1
 8011a66:	b1a9      	cbz	r1, 8011a94 <rcl_node_options_copy+0x34>
 8011a68:	4288      	cmp	r0, r1
 8011a6a:	4684      	mov	ip, r0
 8011a6c:	d012      	beq.n	8011a94 <rcl_node_options_copy+0x34>
 8011a6e:	4605      	mov	r5, r0
 8011a70:	8a86      	ldrh	r6, [r0, #20]
 8011a72:	468e      	mov	lr, r1
 8011a74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011a76:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011a7a:	682b      	ldr	r3, [r5, #0]
 8011a7c:	f8ce 3000 	str.w	r3, [lr]
 8011a80:	f10c 0118 	add.w	r1, ip, #24
 8011a84:	2250      	movs	r2, #80	@ 0x50
 8011a86:	82a6      	strh	r6, [r4, #20]
 8011a88:	f104 0018 	add.w	r0, r4, #24
 8011a8c:	f008 f9e5 	bl	8019e5a <memcpy>
 8011a90:	2000      	movs	r0, #0
 8011a92:	bd70      	pop	{r4, r5, r6, pc}
 8011a94:	200b      	movs	r0, #11
 8011a96:	bd70      	pop	{r4, r5, r6, pc}
 8011a98:	200b      	movs	r0, #11
 8011a9a:	4770      	bx	lr

08011a9c <rcl_node_options_fini>:
 8011a9c:	b1c0      	cbz	r0, 8011ad0 <rcl_node_options_fini+0x34>
 8011a9e:	b500      	push	{lr}
 8011aa0:	4684      	mov	ip, r0
 8011aa2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011aa6:	b087      	sub	sp, #28
 8011aa8:	f10d 0e04 	add.w	lr, sp, #4
 8011aac:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011ab0:	f8dc 3000 	ldr.w	r3, [ip]
 8011ab4:	f8ce 3000 	str.w	r3, [lr]
 8011ab8:	a801      	add	r0, sp, #4
 8011aba:	f7fa fd11 	bl	800c4e0 <rcutils_allocator_is_valid>
 8011abe:	b118      	cbz	r0, 8011ac8 <rcl_node_options_fini+0x2c>
 8011ac0:	2000      	movs	r0, #0
 8011ac2:	b007      	add	sp, #28
 8011ac4:	f85d fb04 	ldr.w	pc, [sp], #4
 8011ac8:	200b      	movs	r0, #11
 8011aca:	b007      	add	sp, #28
 8011acc:	f85d fb04 	ldr.w	pc, [sp], #4
 8011ad0:	200b      	movs	r0, #11
 8011ad2:	4770      	bx	lr

08011ad4 <rcl_node_resolve_name>:
 8011ad4:	b082      	sub	sp, #8
 8011ad6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ada:	b091      	sub	sp, #68	@ 0x44
 8011adc:	ac1a      	add	r4, sp, #104	@ 0x68
 8011ade:	e884 000c 	stmia.w	r4, {r2, r3}
 8011ae2:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8011ae6:	2800      	cmp	r0, #0
 8011ae8:	d03a      	beq.n	8011b60 <rcl_node_resolve_name+0x8c>
 8011aea:	460c      	mov	r4, r1
 8011aec:	4605      	mov	r5, r0
 8011aee:	f7ff ff7b 	bl	80119e8 <rcl_node_get_options>
 8011af2:	b370      	cbz	r0, 8011b52 <rcl_node_resolve_name+0x7e>
 8011af4:	4628      	mov	r0, r5
 8011af6:	f7ff ff67 	bl	80119c8 <rcl_node_get_name>
 8011afa:	4681      	mov	r9, r0
 8011afc:	4628      	mov	r0, r5
 8011afe:	f7ff ff6b 	bl	80119d8 <rcl_node_get_namespace>
 8011b02:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8011b06:	4607      	mov	r7, r0
 8011b08:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011b0c:	ad0b      	add	r5, sp, #44	@ 0x2c
 8011b0e:	46ac      	mov	ip, r5
 8011b10:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011b14:	f8de 3000 	ldr.w	r3, [lr]
 8011b18:	f8cc 3000 	str.w	r3, [ip]
 8011b1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011b1e:	b1fb      	cbz	r3, 8011b60 <rcl_node_resolve_name+0x8c>
 8011b20:	468a      	mov	sl, r1
 8011b22:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8011b26:	f002 fc8b 	bl	8014440 <rcutils_get_zero_initialized_string_map>
 8011b2a:	ab10      	add	r3, sp, #64	@ 0x40
 8011b2c:	9008      	str	r0, [sp, #32]
 8011b2e:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8011b32:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8011b36:	2100      	movs	r1, #0
 8011b38:	e895 000c 	ldmia.w	r5, {r2, r3}
 8011b3c:	a808      	add	r0, sp, #32
 8011b3e:	f002 fcd9 	bl	80144f4 <rcutils_string_map_init>
 8011b42:	4606      	mov	r6, r0
 8011b44:	b170      	cbz	r0, 8011b64 <rcl_node_resolve_name+0x90>
 8011b46:	f7fa fcdf 	bl	800c508 <rcutils_get_error_string>
 8011b4a:	f7fa fcf5 	bl	800c538 <rcutils_reset_error>
 8011b4e:	2e0a      	cmp	r6, #10
 8011b50:	d000      	beq.n	8011b54 <rcl_node_resolve_name+0x80>
 8011b52:	2601      	movs	r6, #1
 8011b54:	4630      	mov	r0, r6
 8011b56:	b011      	add	sp, #68	@ 0x44
 8011b58:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b5c:	b002      	add	sp, #8
 8011b5e:	4770      	bx	lr
 8011b60:	260b      	movs	r6, #11
 8011b62:	e7f7      	b.n	8011b54 <rcl_node_resolve_name+0x80>
 8011b64:	9009      	str	r0, [sp, #36]	@ 0x24
 8011b66:	9007      	str	r0, [sp, #28]
 8011b68:	a808      	add	r0, sp, #32
 8011b6a:	f006 fd8d 	bl	8018688 <rcl_get_default_topic_name_substitutions>
 8011b6e:	4606      	mov	r6, r0
 8011b70:	b1b0      	cbz	r0, 8011ba0 <rcl_node_resolve_name+0xcc>
 8011b72:	280a      	cmp	r0, #10
 8011b74:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8011b78:	d000      	beq.n	8011b7c <rcl_node_resolve_name+0xa8>
 8011b7a:	2601      	movs	r6, #1
 8011b7c:	a808      	add	r0, sp, #32
 8011b7e:	f002 fcf7 	bl	8014570 <rcutils_string_map_fini>
 8011b82:	2800      	cmp	r0, #0
 8011b84:	d132      	bne.n	8011bec <rcl_node_resolve_name+0x118>
 8011b86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011b88:	4659      	mov	r1, fp
 8011b8a:	47d0      	blx	sl
 8011b8c:	4659      	mov	r1, fp
 8011b8e:	4648      	mov	r0, r9
 8011b90:	47d0      	blx	sl
 8011b92:	f1b8 0f00 	cmp.w	r8, #0
 8011b96:	d0dd      	beq.n	8011b54 <rcl_node_resolve_name+0x80>
 8011b98:	2e67      	cmp	r6, #103	@ 0x67
 8011b9a:	bf08      	it	eq
 8011b9c:	2668      	moveq	r6, #104	@ 0x68
 8011b9e:	e7d9      	b.n	8011b54 <rcl_node_resolve_name+0x80>
 8011ba0:	ab09      	add	r3, sp, #36	@ 0x24
 8011ba2:	9305      	str	r3, [sp, #20]
 8011ba4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011ba6:	46ec      	mov	ip, sp
 8011ba8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011bac:	682b      	ldr	r3, [r5, #0]
 8011bae:	f8cc 3000 	str.w	r3, [ip]
 8011bb2:	463a      	mov	r2, r7
 8011bb4:	4649      	mov	r1, r9
 8011bb6:	4620      	mov	r0, r4
 8011bb8:	ab08      	add	r3, sp, #32
 8011bba:	f006 fbff 	bl	80183bc <rcl_expand_topic_name>
 8011bbe:	4606      	mov	r6, r0
 8011bc0:	b9c8      	cbnz	r0, 8011bf6 <rcl_node_resolve_name+0x122>
 8011bc2:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 8011bc6:	9009      	str	r0, [sp, #36]	@ 0x24
 8011bc8:	4602      	mov	r2, r0
 8011bca:	a90a      	add	r1, sp, #40	@ 0x28
 8011bcc:	4648      	mov	r0, r9
 8011bce:	f002 fe23 	bl	8014818 <rmw_validate_full_topic_name>
 8011bd2:	b998      	cbnz	r0, 8011bfc <rcl_node_resolve_name+0x128>
 8011bd4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8011bd6:	bb14      	cbnz	r4, 8011c1e <rcl_node_resolve_name+0x14a>
 8011bd8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011bda:	a808      	add	r0, sp, #32
 8011bdc:	f8c3 9000 	str.w	r9, [r3]
 8011be0:	f002 fcc6 	bl	8014570 <rcutils_string_map_fini>
 8011be4:	4606      	mov	r6, r0
 8011be6:	b978      	cbnz	r0, 8011c08 <rcl_node_resolve_name+0x134>
 8011be8:	4681      	mov	r9, r0
 8011bea:	e7cc      	b.n	8011b86 <rcl_node_resolve_name+0xb2>
 8011bec:	f7fa fc8c 	bl	800c508 <rcutils_get_error_string>
 8011bf0:	f7fa fca2 	bl	800c538 <rcutils_reset_error>
 8011bf4:	e7c7      	b.n	8011b86 <rcl_node_resolve_name+0xb2>
 8011bf6:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8011bfa:	e7bf      	b.n	8011b7c <rcl_node_resolve_name+0xa8>
 8011bfc:	f7fa fc84 	bl	800c508 <rcutils_get_error_string>
 8011c00:	2601      	movs	r6, #1
 8011c02:	f7fa fc99 	bl	800c538 <rcutils_reset_error>
 8011c06:	e7b9      	b.n	8011b7c <rcl_node_resolve_name+0xa8>
 8011c08:	f7fa fc7e 	bl	800c508 <rcutils_get_error_string>
 8011c0c:	f7fa fc94 	bl	800c538 <rcutils_reset_error>
 8011c10:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011c12:	4659      	mov	r1, fp
 8011c14:	47d0      	blx	sl
 8011c16:	4659      	mov	r1, fp
 8011c18:	4620      	mov	r0, r4
 8011c1a:	47d0      	blx	sl
 8011c1c:	e799      	b.n	8011b52 <rcl_node_resolve_name+0x7e>
 8011c1e:	2667      	movs	r6, #103	@ 0x67
 8011c20:	e7ac      	b.n	8011b7c <rcl_node_resolve_name+0xa8>
 8011c22:	bf00      	nop

08011c24 <rcl_service_get_rmw_handle>:
 8011c24:	b118      	cbz	r0, 8011c2e <rcl_service_get_rmw_handle+0xa>
 8011c26:	6800      	ldr	r0, [r0, #0]
 8011c28:	b108      	cbz	r0, 8011c2e <rcl_service_get_rmw_handle+0xa>
 8011c2a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8011c2e:	4770      	bx	lr

08011c30 <rcl_take_request>:
 8011c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c32:	468e      	mov	lr, r1
 8011c34:	460c      	mov	r4, r1
 8011c36:	4617      	mov	r7, r2
 8011c38:	4605      	mov	r5, r0
 8011c3a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011c3e:	b091      	sub	sp, #68	@ 0x44
 8011c40:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8011c44:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011c48:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8011c4c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8011c50:	b30d      	cbz	r5, 8011c96 <rcl_take_request+0x66>
 8011c52:	682b      	ldr	r3, [r5, #0]
 8011c54:	b1fb      	cbz	r3, 8011c96 <rcl_take_request+0x66>
 8011c56:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8011c5a:	b1e0      	cbz	r0, 8011c96 <rcl_take_request+0x66>
 8011c5c:	b397      	cbz	r7, 8011cc4 <rcl_take_request+0x94>
 8011c5e:	2300      	movs	r3, #0
 8011c60:	f88d 3017 	strb.w	r3, [sp, #23]
 8011c64:	463a      	mov	r2, r7
 8011c66:	f10d 0317 	add.w	r3, sp, #23
 8011c6a:	a906      	add	r1, sp, #24
 8011c6c:	f003 fbb6 	bl	80153dc <rmw_take_request>
 8011c70:	4606      	mov	r6, r0
 8011c72:	b198      	cbz	r0, 8011c9c <rcl_take_request+0x6c>
 8011c74:	280a      	cmp	r0, #10
 8011c76:	bf18      	it	ne
 8011c78:	2601      	movne	r6, #1
 8011c7a:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8011c7e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011c82:	46a6      	mov	lr, r4
 8011c84:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011c88:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8011c8c:	e88e 0003 	stmia.w	lr, {r0, r1}
 8011c90:	4630      	mov	r0, r6
 8011c92:	b011      	add	sp, #68	@ 0x44
 8011c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c96:	f44f 7616 	mov.w	r6, #600	@ 0x258
 8011c9a:	e7ee      	b.n	8011c7a <rcl_take_request+0x4a>
 8011c9c:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8011ca0:	b193      	cbz	r3, 8011cc8 <rcl_take_request+0x98>
 8011ca2:	682b      	ldr	r3, [r5, #0]
 8011ca4:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8011ca8:	2800      	cmp	r0, #0
 8011caa:	d0e6      	beq.n	8011c7a <rcl_take_request+0x4a>
 8011cac:	463a      	mov	r2, r7
 8011cae:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	@ 0x38
 8011cb2:	ab0a      	add	r3, sp, #40	@ 0x28
 8011cb4:	e9cd 6700 	strd	r6, r7, [sp]
 8011cb8:	9302      	str	r3, [sp, #8]
 8011cba:	2101      	movs	r1, #1
 8011cbc:	f000 f844 	bl	8011d48 <rcl_send_service_event_message>
 8011cc0:	4606      	mov	r6, r0
 8011cc2:	e7da      	b.n	8011c7a <rcl_take_request+0x4a>
 8011cc4:	260b      	movs	r6, #11
 8011cc6:	e7d8      	b.n	8011c7a <rcl_take_request+0x4a>
 8011cc8:	f240 2659 	movw	r6, #601	@ 0x259
 8011ccc:	e7d5      	b.n	8011c7a <rcl_take_request+0x4a>
 8011cce:	bf00      	nop

08011cd0 <rcl_send_response>:
 8011cd0:	b350      	cbz	r0, 8011d28 <rcl_send_response+0x58>
 8011cd2:	b570      	push	{r4, r5, r6, lr}
 8011cd4:	6803      	ldr	r3, [r0, #0]
 8011cd6:	b084      	sub	sp, #16
 8011cd8:	4604      	mov	r4, r0
 8011cda:	b1cb      	cbz	r3, 8011d10 <rcl_send_response+0x40>
 8011cdc:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8011ce0:	b1b0      	cbz	r0, 8011d10 <rcl_send_response+0x40>
 8011ce2:	460e      	mov	r6, r1
 8011ce4:	b1e9      	cbz	r1, 8011d22 <rcl_send_response+0x52>
 8011ce6:	4615      	mov	r5, r2
 8011ce8:	b1da      	cbz	r2, 8011d22 <rcl_send_response+0x52>
 8011cea:	f003 fbd5 	bl	8015498 <rmw_send_response>
 8011cee:	b998      	cbnz	r0, 8011d18 <rcl_send_response+0x48>
 8011cf0:	6823      	ldr	r3, [r4, #0]
 8011cf2:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8011cf6:	b16b      	cbz	r3, 8011d14 <rcl_send_response+0x44>
 8011cf8:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
 8011cfc:	462a      	mov	r2, r5
 8011cfe:	e9cd 0100 	strd	r0, r1, [sp]
 8011d02:	9602      	str	r6, [sp, #8]
 8011d04:	2102      	movs	r1, #2
 8011d06:	4618      	mov	r0, r3
 8011d08:	f000 f81e 	bl	8011d48 <rcl_send_service_event_message>
 8011d0c:	b004      	add	sp, #16
 8011d0e:	bd70      	pop	{r4, r5, r6, pc}
 8011d10:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8011d14:	b004      	add	sp, #16
 8011d16:	bd70      	pop	{r4, r5, r6, pc}
 8011d18:	2802      	cmp	r0, #2
 8011d1a:	bf18      	it	ne
 8011d1c:	2001      	movne	r0, #1
 8011d1e:	b004      	add	sp, #16
 8011d20:	bd70      	pop	{r4, r5, r6, pc}
 8011d22:	200b      	movs	r0, #11
 8011d24:	b004      	add	sp, #16
 8011d26:	bd70      	pop	{r4, r5, r6, pc}
 8011d28:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8011d2c:	4770      	bx	lr
 8011d2e:	bf00      	nop

08011d30 <rcl_service_is_valid>:
 8011d30:	b130      	cbz	r0, 8011d40 <rcl_service_is_valid+0x10>
 8011d32:	6800      	ldr	r0, [r0, #0]
 8011d34:	b120      	cbz	r0, 8011d40 <rcl_service_is_valid+0x10>
 8011d36:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8011d3a:	3800      	subs	r0, #0
 8011d3c:	bf18      	it	ne
 8011d3e:	2001      	movne	r0, #1
 8011d40:	4770      	bx	lr
 8011d42:	bf00      	nop
 8011d44:	0000      	movs	r0, r0
	...

08011d48 <rcl_send_service_event_message>:
 8011d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d4a:	b093      	sub	sp, #76	@ 0x4c
 8011d4c:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8011d4e:	b17a      	cbz	r2, 8011d70 <rcl_send_service_event_message+0x28>
 8011d50:	b176      	cbz	r6, 8011d70 <rcl_send_service_event_message+0x28>
 8011d52:	4604      	mov	r4, r0
 8011d54:	b150      	cbz	r0, 8011d6c <rcl_send_service_event_message+0x24>
 8011d56:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8011d5a:	b13b      	cbz	r3, 8011d6c <rcl_send_service_event_message+0x24>
 8011d5c:	68c0      	ldr	r0, [r0, #12]
 8011d5e:	460f      	mov	r7, r1
 8011d60:	4615      	mov	r5, r2
 8011d62:	f000 f9bb 	bl	80120dc <rcl_clock_valid>
 8011d66:	b108      	cbz	r0, 8011d6c <rcl_send_service_event_message+0x24>
 8011d68:	7a23      	ldrb	r3, [r4, #8]
 8011d6a:	b92b      	cbnz	r3, 8011d78 <rcl_send_service_event_message+0x30>
 8011d6c:	2501      	movs	r5, #1
 8011d6e:	e000      	b.n	8011d72 <rcl_send_service_event_message+0x2a>
 8011d70:	250b      	movs	r5, #11
 8011d72:	4628      	mov	r0, r5
 8011d74:	b013      	add	sp, #76	@ 0x4c
 8011d76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d78:	f104 0e60 	add.w	lr, r4, #96	@ 0x60
 8011d7c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011d80:	f10d 0c0c 	add.w	ip, sp, #12
 8011d84:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011d88:	f8de 3000 	ldr.w	r3, [lr]
 8011d8c:	f8cc 3000 	str.w	r3, [ip]
 8011d90:	a803      	add	r0, sp, #12
 8011d92:	f7fa fba5 	bl	800c4e0 <rcutils_allocator_is_valid>
 8011d96:	2800      	cmp	r0, #0
 8011d98:	d0ea      	beq.n	8011d70 <rcl_send_service_event_message+0x28>
 8011d9a:	6820      	ldr	r0, [r4, #0]
 8011d9c:	f7f9 fc32 	bl	800b604 <rcl_publisher_is_valid>
 8011da0:	2800      	cmp	r0, #0
 8011da2:	d045      	beq.n	8011e30 <rcl_send_service_event_message+0xe8>
 8011da4:	4669      	mov	r1, sp
 8011da6:	68e0      	ldr	r0, [r4, #12]
 8011da8:	f000 fa10 	bl	80121cc <rcl_clock_get_now>
 8011dac:	4601      	mov	r1, r0
 8011dae:	2800      	cmp	r0, #0
 8011db0:	d13b      	bne.n	8011e2a <rcl_send_service_event_message+0xe2>
 8011db2:	2220      	movs	r2, #32
 8011db4:	eb0d 0002 	add.w	r0, sp, r2
 8011db8:	f007 ff16 	bl	8019be8 <memset>
 8011dbc:	a324      	add	r3, pc, #144	@ (adr r3, 8011e50 <rcl_send_service_event_message+0x108>)
 8011dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011dc6:	f88d 7020 	strb.w	r7, [sp, #32]
 8011dca:	f7ee ff55 	bl	8000c78 <__aeabi_ldivmod>
 8011dce:	e9cd 0209 	strd	r0, r2, [sp, #36]	@ 0x24
 8011dd2:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8011dd6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011dda:	7a23      	ldrb	r3, [r4, #8]
 8011ddc:	6830      	ldr	r0, [r6, #0]
 8011dde:	6871      	ldr	r1, [r6, #4]
 8011de0:	68b2      	ldr	r2, [r6, #8]
 8011de2:	2b01      	cmp	r3, #1
 8011de4:	68f3      	ldr	r3, [r6, #12]
 8011de6:	bf08      	it	eq
 8011de8:	2500      	moveq	r5, #0
 8011dea:	ae0b      	add	r6, sp, #44	@ 0x2c
 8011dec:	2f01      	cmp	r7, #1
 8011dee:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8011df0:	d821      	bhi.n	8011e36 <rcl_send_service_event_message+0xee>
 8011df2:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8011df6:	462a      	mov	r2, r5
 8011df8:	a808      	add	r0, sp, #32
 8011dfa:	699d      	ldr	r5, [r3, #24]
 8011dfc:	a903      	add	r1, sp, #12
 8011dfe:	2300      	movs	r3, #0
 8011e00:	47a8      	blx	r5
 8011e02:	4606      	mov	r6, r0
 8011e04:	2e00      	cmp	r6, #0
 8011e06:	d0b1      	beq.n	8011d6c <rcl_send_service_event_message+0x24>
 8011e08:	4631      	mov	r1, r6
 8011e0a:	6820      	ldr	r0, [r4, #0]
 8011e0c:	2200      	movs	r2, #0
 8011e0e:	f7f9 fbd3 	bl	800b5b8 <rcl_publish>
 8011e12:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8011e16:	4605      	mov	r5, r0
 8011e18:	69db      	ldr	r3, [r3, #28]
 8011e1a:	a903      	add	r1, sp, #12
 8011e1c:	4630      	mov	r0, r6
 8011e1e:	4798      	blx	r3
 8011e20:	2d00      	cmp	r5, #0
 8011e22:	d0a6      	beq.n	8011d72 <rcl_send_service_event_message+0x2a>
 8011e24:	f7fa fb88 	bl	800c538 <rcutils_reset_error>
 8011e28:	e7a3      	b.n	8011d72 <rcl_send_service_event_message+0x2a>
 8011e2a:	f7fa fb85 	bl	800c538 <rcutils_reset_error>
 8011e2e:	e79d      	b.n	8011d6c <rcl_send_service_event_message+0x24>
 8011e30:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8011e34:	e79d      	b.n	8011d72 <rcl_send_service_event_message+0x2a>
 8011e36:	1eb9      	subs	r1, r7, #2
 8011e38:	2901      	cmp	r1, #1
 8011e3a:	d8f6      	bhi.n	8011e2a <rcl_send_service_event_message+0xe2>
 8011e3c:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8011e40:	462b      	mov	r3, r5
 8011e42:	a808      	add	r0, sp, #32
 8011e44:	6995      	ldr	r5, [r2, #24]
 8011e46:	a903      	add	r1, sp, #12
 8011e48:	2200      	movs	r2, #0
 8011e4a:	47a8      	blx	r5
 8011e4c:	4606      	mov	r6, r0
 8011e4e:	e7d9      	b.n	8011e04 <rcl_send_service_event_message+0xbc>
 8011e50:	3b9aca00 	.word	0x3b9aca00
 8011e54:	00000000 	.word	0x00000000

08011e58 <rcl_get_zero_initialized_subscription>:
 8011e58:	4b01      	ldr	r3, [pc, #4]	@ (8011e60 <rcl_get_zero_initialized_subscription+0x8>)
 8011e5a:	6818      	ldr	r0, [r3, #0]
 8011e5c:	4770      	bx	lr
 8011e5e:	bf00      	nop
 8011e60:	0801d318 	.word	0x0801d318

08011e64 <rcl_subscription_init>:
 8011e64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011e68:	b089      	sub	sp, #36	@ 0x24
 8011e6a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8011e6c:	b1d6      	cbz	r6, 8011ea4 <rcl_subscription_init+0x40>
 8011e6e:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 8011e72:	4604      	mov	r4, r0
 8011e74:	4648      	mov	r0, r9
 8011e76:	460d      	mov	r5, r1
 8011e78:	4690      	mov	r8, r2
 8011e7a:	461f      	mov	r7, r3
 8011e7c:	f7fa fb30 	bl	800c4e0 <rcutils_allocator_is_valid>
 8011e80:	b180      	cbz	r0, 8011ea4 <rcl_subscription_init+0x40>
 8011e82:	b17c      	cbz	r4, 8011ea4 <rcl_subscription_init+0x40>
 8011e84:	4628      	mov	r0, r5
 8011e86:	f7ff fd95 	bl	80119b4 <rcl_node_is_valid>
 8011e8a:	2800      	cmp	r0, #0
 8011e8c:	d054      	beq.n	8011f38 <rcl_subscription_init+0xd4>
 8011e8e:	f1b8 0f00 	cmp.w	r8, #0
 8011e92:	d007      	beq.n	8011ea4 <rcl_subscription_init+0x40>
 8011e94:	b137      	cbz	r7, 8011ea4 <rcl_subscription_init+0x40>
 8011e96:	6823      	ldr	r3, [r4, #0]
 8011e98:	b14b      	cbz	r3, 8011eae <rcl_subscription_init+0x4a>
 8011e9a:	2764      	movs	r7, #100	@ 0x64
 8011e9c:	4638      	mov	r0, r7
 8011e9e:	b009      	add	sp, #36	@ 0x24
 8011ea0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011ea4:	270b      	movs	r7, #11
 8011ea6:	4638      	mov	r0, r7
 8011ea8:	b009      	add	sp, #36	@ 0x24
 8011eaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011eae:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8011eb2:	aa07      	add	r2, sp, #28
 8011eb4:	9205      	str	r2, [sp, #20]
 8011eb6:	9307      	str	r3, [sp, #28]
 8011eb8:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 8011ebc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011ec0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8011ec4:	4639      	mov	r1, r7
 8011ec6:	e899 000c 	ldmia.w	r9, {r2, r3}
 8011eca:	4628      	mov	r0, r5
 8011ecc:	f7ff fe02 	bl	8011ad4 <rcl_node_resolve_name>
 8011ed0:	4607      	mov	r7, r0
 8011ed2:	2800      	cmp	r0, #0
 8011ed4:	d15f      	bne.n	8011f96 <rcl_subscription_init+0x132>
 8011ed6:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 8011eda:	21d0      	movs	r1, #208	@ 0xd0
 8011edc:	2001      	movs	r0, #1
 8011ede:	4798      	blx	r3
 8011ee0:	6020      	str	r0, [r4, #0]
 8011ee2:	2800      	cmp	r0, #0
 8011ee4:	d05d      	beq.n	8011fa2 <rcl_subscription_init+0x13e>
 8011ee6:	2278      	movs	r2, #120	@ 0x78
 8011ee8:	4631      	mov	r1, r6
 8011eea:	f007 ffb6 	bl	8019e5a <memcpy>
 8011eee:	4628      	mov	r0, r5
 8011ef0:	f7ff fd82 	bl	80119f8 <rcl_node_get_rmw_handle>
 8011ef4:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 8011ef8:	9300      	str	r3, [sp, #0]
 8011efa:	9a07      	ldr	r2, [sp, #28]
 8011efc:	6827      	ldr	r7, [r4, #0]
 8011efe:	4641      	mov	r1, r8
 8011f00:	4633      	mov	r3, r6
 8011f02:	f003 fbb1 	bl	8015668 <rmw_create_subscription>
 8011f06:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
 8011f0a:	6827      	ldr	r7, [r4, #0]
 8011f0c:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8011f10:	b338      	cbz	r0, 8011f62 <rcl_subscription_init+0xfe>
 8011f12:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8011f16:	f003 fc87 	bl	8015828 <rmw_subscription_get_actual_qos>
 8011f1a:	4607      	mov	r7, r0
 8011f1c:	b988      	cbnz	r0, 8011f42 <rcl_subscription_init+0xde>
 8011f1e:	6823      	ldr	r3, [r4, #0]
 8011f20:	f896 2048 	ldrb.w	r2, [r6, #72]	@ 0x48
 8011f24:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
 8011f28:	9807      	ldr	r0, [sp, #28]
 8011f2a:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8011f2c:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8011f2e:	4798      	blx	r3
 8011f30:	4638      	mov	r0, r7
 8011f32:	b009      	add	sp, #36	@ 0x24
 8011f34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011f38:	27c8      	movs	r7, #200	@ 0xc8
 8011f3a:	4638      	mov	r0, r7
 8011f3c:	b009      	add	sp, #36	@ 0x24
 8011f3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011f42:	6827      	ldr	r7, [r4, #0]
 8011f44:	b32f      	cbz	r7, 8011f92 <rcl_subscription_init+0x12e>
 8011f46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8011f4a:	b153      	cbz	r3, 8011f62 <rcl_subscription_init+0xfe>
 8011f4c:	4628      	mov	r0, r5
 8011f4e:	f7ff fd53 	bl	80119f8 <rcl_node_get_rmw_handle>
 8011f52:	6823      	ldr	r3, [r4, #0]
 8011f54:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 8011f58:	f003 fc74 	bl	8015844 <rmw_destroy_subscription>
 8011f5c:	6827      	ldr	r7, [r4, #0]
 8011f5e:	4638      	mov	r0, r7
 8011f60:	b197      	cbz	r7, 8011f88 <rcl_subscription_init+0x124>
 8011f62:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 8011f66:	4628      	mov	r0, r5
 8011f68:	f7fa faba 	bl	800c4e0 <rcutils_allocator_is_valid>
 8011f6c:	b1e8      	cbz	r0, 8011faa <rcl_subscription_init+0x146>
 8011f6e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011f70:	b1d8      	cbz	r0, 8011faa <rcl_subscription_init+0x146>
 8011f72:	4629      	mov	r1, r5
 8011f74:	f002 fb94 	bl	80146a0 <rmw_subscription_content_filter_options_fini>
 8011f78:	4605      	mov	r5, r0
 8011f7a:	b9a0      	cbnz	r0, 8011fa6 <rcl_subscription_init+0x142>
 8011f7c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011f7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011f80:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8011f82:	4798      	blx	r3
 8011f84:	6820      	ldr	r0, [r4, #0]
 8011f86:	66fd      	str	r5, [r7, #108]	@ 0x6c
 8011f88:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8011f8a:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8011f8c:	4798      	blx	r3
 8011f8e:	2300      	movs	r3, #0
 8011f90:	6023      	str	r3, [r4, #0]
 8011f92:	2701      	movs	r7, #1
 8011f94:	e7c8      	b.n	8011f28 <rcl_subscription_init+0xc4>
 8011f96:	2867      	cmp	r0, #103	@ 0x67
 8011f98:	d0c6      	beq.n	8011f28 <rcl_subscription_init+0xc4>
 8011f9a:	2869      	cmp	r0, #105	@ 0x69
 8011f9c:	d007      	beq.n	8011fae <rcl_subscription_init+0x14a>
 8011f9e:	280a      	cmp	r0, #10
 8011fa0:	d1f7      	bne.n	8011f92 <rcl_subscription_init+0x12e>
 8011fa2:	270a      	movs	r7, #10
 8011fa4:	e7c0      	b.n	8011f28 <rcl_subscription_init+0xc4>
 8011fa6:	f7ff f93d 	bl	8011224 <rcl_convert_rmw_ret_to_rcl_ret>
 8011faa:	6820      	ldr	r0, [r4, #0]
 8011fac:	e7ec      	b.n	8011f88 <rcl_subscription_init+0x124>
 8011fae:	2767      	movs	r7, #103	@ 0x67
 8011fb0:	e7ba      	b.n	8011f28 <rcl_subscription_init+0xc4>
 8011fb2:	bf00      	nop

08011fb4 <rcl_subscription_get_default_options>:
 8011fb4:	b510      	push	{r4, lr}
 8011fb6:	4907      	ldr	r1, [pc, #28]	@ (8011fd4 <rcl_subscription_get_default_options+0x20>)
 8011fb8:	4604      	mov	r4, r0
 8011fba:	2250      	movs	r2, #80	@ 0x50
 8011fbc:	f007 ff4d 	bl	8019e5a <memcpy>
 8011fc0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011fc4:	f7fa fa60 	bl	800c488 <rcutils_get_default_allocator>
 8011fc8:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 8011fcc:	f002 fb82 	bl	80146d4 <rmw_get_default_subscription_options>
 8011fd0:	4620      	mov	r0, r4
 8011fd2:	bd10      	pop	{r4, pc}
 8011fd4:	0801d320 	.word	0x0801d320

08011fd8 <rcl_take>:
 8011fd8:	2800      	cmp	r0, #0
 8011fda:	d04b      	beq.n	8012074 <rcl_take+0x9c>
 8011fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fe0:	4615      	mov	r5, r2
 8011fe2:	6802      	ldr	r2, [r0, #0]
 8011fe4:	b0a0      	sub	sp, #128	@ 0x80
 8011fe6:	4604      	mov	r4, r0
 8011fe8:	2a00      	cmp	r2, #0
 8011fea:	d03b      	beq.n	8012064 <rcl_take+0x8c>
 8011fec:	461f      	mov	r7, r3
 8011fee:	f8d2 30c8 	ldr.w	r3, [r2, #200]	@ 0xc8
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d036      	beq.n	8012064 <rcl_take+0x8c>
 8011ff6:	460e      	mov	r6, r1
 8011ff8:	2900      	cmp	r1, #0
 8011ffa:	d039      	beq.n	8012070 <rcl_take+0x98>
 8011ffc:	2d00      	cmp	r5, #0
 8011ffe:	d03d      	beq.n	801207c <rcl_take+0xa4>
 8012000:	a802      	add	r0, sp, #8
 8012002:	f002 fbf3 	bl	80147ec <rmw_get_zero_initialized_message_info>
 8012006:	6823      	ldr	r3, [r4, #0]
 8012008:	f10d 0c08 	add.w	ip, sp, #8
 801200c:	f8d3 40c8 	ldr.w	r4, [r3, #200]	@ 0xc8
 8012010:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012014:	46ae      	mov	lr, r5
 8012016:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801201a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801201e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012022:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012026:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801202a:	e89c 0003 	ldmia.w	ip, {r0, r1}
 801202e:	462b      	mov	r3, r5
 8012030:	e88e 0003 	stmia.w	lr, {r0, r1}
 8012034:	f04f 0800 	mov.w	r8, #0
 8012038:	f10d 0247 	add.w	r2, sp, #71	@ 0x47
 801203c:	4631      	mov	r1, r6
 801203e:	4620      	mov	r0, r4
 8012040:	f88d 8047 	strb.w	r8, [sp, #71]	@ 0x47
 8012044:	9700      	str	r7, [sp, #0]
 8012046:	f003 fc5d 	bl	8015904 <rmw_take_with_info>
 801204a:	4603      	mov	r3, r0
 801204c:	b9c0      	cbnz	r0, 8012080 <rcl_take+0xa8>
 801204e:	f89d 1047 	ldrb.w	r1, [sp, #71]	@ 0x47
 8012052:	f240 1291 	movw	r2, #401	@ 0x191
 8012056:	2900      	cmp	r1, #0
 8012058:	bf08      	it	eq
 801205a:	4613      	moveq	r3, r2
 801205c:	4618      	mov	r0, r3
 801205e:	b020      	add	sp, #128	@ 0x80
 8012060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012064:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8012068:	4618      	mov	r0, r3
 801206a:	b020      	add	sp, #128	@ 0x80
 801206c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012070:	230b      	movs	r3, #11
 8012072:	e7f3      	b.n	801205c <rcl_take+0x84>
 8012074:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8012078:	4618      	mov	r0, r3
 801207a:	4770      	bx	lr
 801207c:	ad12      	add	r5, sp, #72	@ 0x48
 801207e:	e7bf      	b.n	8012000 <rcl_take+0x28>
 8012080:	f7ff f8d0 	bl	8011224 <rcl_convert_rmw_ret_to_rcl_ret>
 8012084:	4603      	mov	r3, r0
 8012086:	e7e9      	b.n	801205c <rcl_take+0x84>

08012088 <rcl_subscription_get_rmw_handle>:
 8012088:	b118      	cbz	r0, 8012092 <rcl_subscription_get_rmw_handle+0xa>
 801208a:	6800      	ldr	r0, [r0, #0]
 801208c:	b108      	cbz	r0, 8012092 <rcl_subscription_get_rmw_handle+0xa>
 801208e:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 8012092:	4770      	bx	lr

08012094 <rcl_subscription_is_valid>:
 8012094:	b130      	cbz	r0, 80120a4 <rcl_subscription_is_valid+0x10>
 8012096:	6800      	ldr	r0, [r0, #0]
 8012098:	b120      	cbz	r0, 80120a4 <rcl_subscription_is_valid+0x10>
 801209a:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 801209e:	3800      	subs	r0, #0
 80120a0:	bf18      	it	ne
 80120a2:	2001      	movne	r0, #1
 80120a4:	4770      	bx	lr
 80120a6:	bf00      	nop

080120a8 <rcl_get_system_time>:
 80120a8:	4608      	mov	r0, r1
 80120aa:	f7fa ba61 	b.w	800c570 <rcutils_system_time_now>
 80120ae:	bf00      	nop

080120b0 <rcl_get_steady_time>:
 80120b0:	4608      	mov	r0, r1
 80120b2:	f7fa ba87 	b.w	800c5c4 <rcutils_steady_time_now>
 80120b6:	bf00      	nop

080120b8 <rcl_get_ros_time>:
 80120b8:	7a03      	ldrb	r3, [r0, #8]
 80120ba:	b510      	push	{r4, lr}
 80120bc:	460c      	mov	r4, r1
 80120be:	b143      	cbz	r3, 80120d2 <rcl_get_ros_time+0x1a>
 80120c0:	2105      	movs	r1, #5
 80120c2:	f001 ff81 	bl	8013fc8 <__atomic_load_8>
 80120c6:	4602      	mov	r2, r0
 80120c8:	460b      	mov	r3, r1
 80120ca:	e9c4 2300 	strd	r2, r3, [r4]
 80120ce:	2000      	movs	r0, #0
 80120d0:	bd10      	pop	{r4, pc}
 80120d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80120d6:	4608      	mov	r0, r1
 80120d8:	f7fa ba4a 	b.w	800c570 <rcutils_system_time_now>

080120dc <rcl_clock_valid>:
 80120dc:	b138      	cbz	r0, 80120ee <rcl_clock_valid+0x12>
 80120de:	7803      	ldrb	r3, [r0, #0]
 80120e0:	b123      	cbz	r3, 80120ec <rcl_clock_valid+0x10>
 80120e2:	68c0      	ldr	r0, [r0, #12]
 80120e4:	3800      	subs	r0, #0
 80120e6:	bf18      	it	ne
 80120e8:	2001      	movne	r0, #1
 80120ea:	4770      	bx	lr
 80120ec:	4618      	mov	r0, r3
 80120ee:	4770      	bx	lr

080120f0 <rcl_clock_init>:
 80120f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120f2:	4605      	mov	r5, r0
 80120f4:	4610      	mov	r0, r2
 80120f6:	4614      	mov	r4, r2
 80120f8:	460e      	mov	r6, r1
 80120fa:	f7fa f9f1 	bl	800c4e0 <rcutils_allocator_is_valid>
 80120fe:	b128      	cbz	r0, 801210c <rcl_clock_init+0x1c>
 8012100:	2d03      	cmp	r5, #3
 8012102:	d803      	bhi.n	801210c <rcl_clock_init+0x1c>
 8012104:	e8df f005 	tbb	[pc, r5]
 8012108:	044c291a 	.word	0x044c291a
 801210c:	200b      	movs	r0, #11
 801210e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012110:	2e00      	cmp	r6, #0
 8012112:	d0fb      	beq.n	801210c <rcl_clock_init+0x1c>
 8012114:	2c00      	cmp	r4, #0
 8012116:	d0f9      	beq.n	801210c <rcl_clock_init+0x1c>
 8012118:	2300      	movs	r3, #0
 801211a:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801211e:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 80121c4 <rcl_clock_init+0xd4>
 8012122:	6133      	str	r3, [r6, #16]
 8012124:	f106 0514 	add.w	r5, r6, #20
 8012128:	2703      	movs	r7, #3
 801212a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801212c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801212e:	6823      	ldr	r3, [r4, #0]
 8012130:	602b      	str	r3, [r5, #0]
 8012132:	f8c6 c00c 	str.w	ip, [r6, #12]
 8012136:	7037      	strb	r7, [r6, #0]
 8012138:	2000      	movs	r0, #0
 801213a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801213c:	2e00      	cmp	r6, #0
 801213e:	d0e5      	beq.n	801210c <rcl_clock_init+0x1c>
 8012140:	2300      	movs	r3, #0
 8012142:	7033      	strb	r3, [r6, #0]
 8012144:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8012148:	e9c6 3303 	strd	r3, r3, [r6, #12]
 801214c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801214e:	f106 0514 	add.w	r5, r6, #20
 8012152:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012154:	6823      	ldr	r3, [r4, #0]
 8012156:	602b      	str	r3, [r5, #0]
 8012158:	e7ee      	b.n	8012138 <rcl_clock_init+0x48>
 801215a:	2e00      	cmp	r6, #0
 801215c:	d0d6      	beq.n	801210c <rcl_clock_init+0x1c>
 801215e:	2c00      	cmp	r4, #0
 8012160:	d0d4      	beq.n	801210c <rcl_clock_init+0x1c>
 8012162:	2700      	movs	r7, #0
 8012164:	7037      	strb	r7, [r6, #0]
 8012166:	46a4      	mov	ip, r4
 8012168:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801216c:	f106 0514 	add.w	r5, r6, #20
 8012170:	e9c6 7701 	strd	r7, r7, [r6, #4]
 8012174:	e9c6 7703 	strd	r7, r7, [r6, #12]
 8012178:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801217a:	f8dc 3000 	ldr.w	r3, [ip]
 801217e:	602b      	str	r3, [r5, #0]
 8012180:	6921      	ldr	r1, [r4, #16]
 8012182:	6823      	ldr	r3, [r4, #0]
 8012184:	2010      	movs	r0, #16
 8012186:	4798      	blx	r3
 8012188:	6130      	str	r0, [r6, #16]
 801218a:	b1b8      	cbz	r0, 80121bc <rcl_clock_init+0xcc>
 801218c:	2200      	movs	r2, #0
 801218e:	2300      	movs	r3, #0
 8012190:	e9c0 2300 	strd	r2, r3, [r0]
 8012194:	4a0a      	ldr	r2, [pc, #40]	@ (80121c0 <rcl_clock_init+0xd0>)
 8012196:	7207      	strb	r7, [r0, #8]
 8012198:	2301      	movs	r3, #1
 801219a:	60f2      	str	r2, [r6, #12]
 801219c:	7033      	strb	r3, [r6, #0]
 801219e:	e7cb      	b.n	8012138 <rcl_clock_init+0x48>
 80121a0:	2e00      	cmp	r6, #0
 80121a2:	d0b3      	beq.n	801210c <rcl_clock_init+0x1c>
 80121a4:	2c00      	cmp	r4, #0
 80121a6:	d0b1      	beq.n	801210c <rcl_clock_init+0x1c>
 80121a8:	2300      	movs	r3, #0
 80121aa:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80121ae:	f8df c018 	ldr.w	ip, [pc, #24]	@ 80121c8 <rcl_clock_init+0xd8>
 80121b2:	6133      	str	r3, [r6, #16]
 80121b4:	f106 0514 	add.w	r5, r6, #20
 80121b8:	2702      	movs	r7, #2
 80121ba:	e7b6      	b.n	801212a <rcl_clock_init+0x3a>
 80121bc:	200a      	movs	r0, #10
 80121be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121c0:	080120b9 	.word	0x080120b9
 80121c4:	080120b1 	.word	0x080120b1
 80121c8:	080120a9 	.word	0x080120a9

080121cc <rcl_clock_get_now>:
 80121cc:	b140      	cbz	r0, 80121e0 <rcl_clock_get_now+0x14>
 80121ce:	b139      	cbz	r1, 80121e0 <rcl_clock_get_now+0x14>
 80121d0:	7803      	ldrb	r3, [r0, #0]
 80121d2:	b11b      	cbz	r3, 80121dc <rcl_clock_get_now+0x10>
 80121d4:	68c3      	ldr	r3, [r0, #12]
 80121d6:	b10b      	cbz	r3, 80121dc <rcl_clock_get_now+0x10>
 80121d8:	6900      	ldr	r0, [r0, #16]
 80121da:	4718      	bx	r3
 80121dc:	2001      	movs	r0, #1
 80121de:	4770      	bx	lr
 80121e0:	200b      	movs	r0, #11
 80121e2:	4770      	bx	lr

080121e4 <rcl_is_enabled_ros_time_override>:
 80121e4:	b158      	cbz	r0, 80121fe <rcl_is_enabled_ros_time_override+0x1a>
 80121e6:	b151      	cbz	r1, 80121fe <rcl_is_enabled_ros_time_override+0x1a>
 80121e8:	7803      	ldrb	r3, [r0, #0]
 80121ea:	2b01      	cmp	r3, #1
 80121ec:	d105      	bne.n	80121fa <rcl_is_enabled_ros_time_override+0x16>
 80121ee:	6902      	ldr	r2, [r0, #16]
 80121f0:	b11a      	cbz	r2, 80121fa <rcl_is_enabled_ros_time_override+0x16>
 80121f2:	7a13      	ldrb	r3, [r2, #8]
 80121f4:	700b      	strb	r3, [r1, #0]
 80121f6:	2000      	movs	r0, #0
 80121f8:	4770      	bx	lr
 80121fa:	2001      	movs	r0, #1
 80121fc:	4770      	bx	lr
 80121fe:	200b      	movs	r0, #11
 8012200:	4770      	bx	lr
 8012202:	bf00      	nop

08012204 <rcl_clock_add_jump_callback>:
 8012204:	b082      	sub	sp, #8
 8012206:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801220a:	a906      	add	r1, sp, #24
 801220c:	e881 000c 	stmia.w	r1, {r2, r3}
 8012210:	e9dd 760c 	ldrd	r7, r6, [sp, #48]	@ 0x30
 8012214:	b320      	cbz	r0, 8012260 <rcl_clock_add_jump_callback+0x5c>
 8012216:	4605      	mov	r5, r0
 8012218:	3014      	adds	r0, #20
 801221a:	f7fa f961 	bl	800c4e0 <rcutils_allocator_is_valid>
 801221e:	b1f8      	cbz	r0, 8012260 <rcl_clock_add_jump_callback+0x5c>
 8012220:	b1f7      	cbz	r7, 8012260 <rcl_clock_add_jump_callback+0x5c>
 8012222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012224:	2b00      	cmp	r3, #0
 8012226:	db1b      	blt.n	8012260 <rcl_clock_add_jump_callback+0x5c>
 8012228:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 801222c:	2a01      	cmp	r2, #1
 801222e:	f173 0300 	sbcs.w	r3, r3, #0
 8012232:	da15      	bge.n	8012260 <rcl_clock_add_jump_callback+0x5c>
 8012234:	e9d5 0401 	ldrd	r0, r4, [r5, #4]
 8012238:	2c00      	cmp	r4, #0
 801223a:	d042      	beq.n	80122c2 <rcl_clock_add_jump_callback+0xbe>
 801223c:	4603      	mov	r3, r0
 801223e:	2200      	movs	r2, #0
 8012240:	e003      	b.n	801224a <rcl_clock_add_jump_callback+0x46>
 8012242:	4294      	cmp	r4, r2
 8012244:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8012248:	d011      	beq.n	801226e <rcl_clock_add_jump_callback+0x6a>
 801224a:	6819      	ldr	r1, [r3, #0]
 801224c:	42b9      	cmp	r1, r7
 801224e:	f102 0201 	add.w	r2, r2, #1
 8012252:	d1f6      	bne.n	8012242 <rcl_clock_add_jump_callback+0x3e>
 8012254:	6a19      	ldr	r1, [r3, #32]
 8012256:	42b1      	cmp	r1, r6
 8012258:	d1f3      	bne.n	8012242 <rcl_clock_add_jump_callback+0x3e>
 801225a:	f04f 0e01 	mov.w	lr, #1
 801225e:	e001      	b.n	8012264 <rcl_clock_add_jump_callback+0x60>
 8012260:	f04f 0e0b 	mov.w	lr, #11
 8012264:	4670      	mov	r0, lr
 8012266:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801226a:	b002      	add	sp, #8
 801226c:	4770      	bx	lr
 801226e:	3401      	adds	r4, #1
 8012270:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8012274:	00e1      	lsls	r1, r4, #3
 8012276:	69eb      	ldr	r3, [r5, #28]
 8012278:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 801227a:	4798      	blx	r3
 801227c:	b1f0      	cbz	r0, 80122bc <rcl_clock_add_jump_callback+0xb8>
 801227e:	68ab      	ldr	r3, [r5, #8]
 8012280:	6068      	str	r0, [r5, #4]
 8012282:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8012286:	f10d 0c18 	add.w	ip, sp, #24
 801228a:	f840 7032 	str.w	r7, [r0, r2, lsl #3]
 801228e:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
 8012292:	f103 0801 	add.w	r8, r3, #1
 8012296:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801229a:	f104 0708 	add.w	r7, r4, #8
 801229e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80122a0:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80122a4:	f04f 0e00 	mov.w	lr, #0
 80122a8:	e887 0003 	stmia.w	r7, {r0, r1}
 80122ac:	6226      	str	r6, [r4, #32]
 80122ae:	4670      	mov	r0, lr
 80122b0:	f8c5 8008 	str.w	r8, [r5, #8]
 80122b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80122b8:	b002      	add	sp, #8
 80122ba:	4770      	bx	lr
 80122bc:	f04f 0e0a 	mov.w	lr, #10
 80122c0:	e7d0      	b.n	8012264 <rcl_clock_add_jump_callback+0x60>
 80122c2:	2128      	movs	r1, #40	@ 0x28
 80122c4:	e7d7      	b.n	8012276 <rcl_clock_add_jump_callback+0x72>
 80122c6:	bf00      	nop

080122c8 <rcl_clock_remove_jump_callback>:
 80122c8:	2800      	cmp	r0, #0
 80122ca:	d05a      	beq.n	8012382 <rcl_clock_remove_jump_callback+0xba>
 80122cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122d0:	4605      	mov	r5, r0
 80122d2:	3014      	adds	r0, #20
 80122d4:	460f      	mov	r7, r1
 80122d6:	4692      	mov	sl, r2
 80122d8:	f7fa f902 	bl	800c4e0 <rcutils_allocator_is_valid>
 80122dc:	2800      	cmp	r0, #0
 80122de:	d03f      	beq.n	8012360 <rcl_clock_remove_jump_callback+0x98>
 80122e0:	2f00      	cmp	r7, #0
 80122e2:	d03d      	beq.n	8012360 <rcl_clock_remove_jump_callback+0x98>
 80122e4:	f8d5 8008 	ldr.w	r8, [r5, #8]
 80122e8:	f1b8 0f00 	cmp.w	r8, #0
 80122ec:	d00c      	beq.n	8012308 <rcl_clock_remove_jump_callback+0x40>
 80122ee:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80122f2:	eb08 0688 	add.w	r6, r8, r8, lsl #2
 80122f6:	eb09 06c6 	add.w	r6, r9, r6, lsl #3
 80122fa:	464c      	mov	r4, r9
 80122fc:	6823      	ldr	r3, [r4, #0]
 80122fe:	42bb      	cmp	r3, r7
 8012300:	d005      	beq.n	801230e <rcl_clock_remove_jump_callback+0x46>
 8012302:	3428      	adds	r4, #40	@ 0x28
 8012304:	42b4      	cmp	r4, r6
 8012306:	d1f9      	bne.n	80122fc <rcl_clock_remove_jump_callback+0x34>
 8012308:	2001      	movs	r0, #1
 801230a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801230e:	6a23      	ldr	r3, [r4, #32]
 8012310:	3428      	adds	r4, #40	@ 0x28
 8012312:	42b4      	cmp	r4, r6
 8012314:	d02c      	beq.n	8012370 <rcl_clock_remove_jump_callback+0xa8>
 8012316:	4553      	cmp	r3, sl
 8012318:	d1f0      	bne.n	80122fc <rcl_clock_remove_jump_callback+0x34>
 801231a:	46a6      	mov	lr, r4
 801231c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8012320:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 8012324:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012328:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801232c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012330:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8012334:	3428      	adds	r4, #40	@ 0x28
 8012336:	42a6      	cmp	r6, r4
 8012338:	e88c 0003 	stmia.w	ip, {r0, r1}
 801233c:	d1ed      	bne.n	801231a <rcl_clock_remove_jump_callback+0x52>
 801233e:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 8012342:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8012344:	60ac      	str	r4, [r5, #8]
 8012346:	b174      	cbz	r4, 8012366 <rcl_clock_remove_jump_callback+0x9e>
 8012348:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 801234c:	00e1      	lsls	r1, r4, #3
 801234e:	69eb      	ldr	r3, [r5, #28]
 8012350:	4648      	mov	r0, r9
 8012352:	4798      	blx	r3
 8012354:	4604      	mov	r4, r0
 8012356:	b1b0      	cbz	r0, 8012386 <rcl_clock_remove_jump_callback+0xbe>
 8012358:	606c      	str	r4, [r5, #4]
 801235a:	2000      	movs	r0, #0
 801235c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012360:	200b      	movs	r0, #11
 8012362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012366:	69ab      	ldr	r3, [r5, #24]
 8012368:	4611      	mov	r1, r2
 801236a:	4648      	mov	r0, r9
 801236c:	4798      	blx	r3
 801236e:	e7f3      	b.n	8012358 <rcl_clock_remove_jump_callback+0x90>
 8012370:	4553      	cmp	r3, sl
 8012372:	d1c9      	bne.n	8012308 <rcl_clock_remove_jump_callback+0x40>
 8012374:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 8012378:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 801237a:	60ac      	str	r4, [r5, #8]
 801237c:	2c00      	cmp	r4, #0
 801237e:	d1e3      	bne.n	8012348 <rcl_clock_remove_jump_callback+0x80>
 8012380:	e7f1      	b.n	8012366 <rcl_clock_remove_jump_callback+0x9e>
 8012382:	200b      	movs	r0, #11
 8012384:	4770      	bx	lr
 8012386:	200a      	movs	r0, #10
 8012388:	e7eb      	b.n	8012362 <rcl_clock_remove_jump_callback+0x9a>
 801238a:	bf00      	nop

0801238c <_rcl_timer_time_jump>:
 801238c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012390:	4681      	mov	r9, r0
 8012392:	b087      	sub	sp, #28
 8012394:	4614      	mov	r4, r2
 8012396:	b131      	cbz	r1, 80123a6 <_rcl_timer_time_jump+0x1a>
 8012398:	7803      	ldrb	r3, [r0, #0]
 801239a:	3b02      	subs	r3, #2
 801239c:	2b01      	cmp	r3, #1
 801239e:	d93e      	bls.n	801241e <_rcl_timer_time_jump+0x92>
 80123a0:	b007      	add	sp, #28
 80123a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123a6:	6810      	ldr	r0, [r2, #0]
 80123a8:	a904      	add	r1, sp, #16
 80123aa:	f7ff ff0f 	bl	80121cc <rcl_clock_get_now>
 80123ae:	2800      	cmp	r0, #0
 80123b0:	d1f6      	bne.n	80123a0 <_rcl_timer_time_jump+0x14>
 80123b2:	f104 0a20 	add.w	sl, r4, #32
 80123b6:	2105      	movs	r1, #5
 80123b8:	4650      	mov	r0, sl
 80123ba:	f001 fe05 	bl	8013fc8 <__atomic_load_8>
 80123be:	f104 0b28 	add.w	fp, r4, #40	@ 0x28
 80123c2:	4680      	mov	r8, r0
 80123c4:	460e      	mov	r6, r1
 80123c6:	4658      	mov	r0, fp
 80123c8:	2105      	movs	r1, #5
 80123ca:	f001 fdfd 	bl	8013fc8 <__atomic_load_8>
 80123ce:	4607      	mov	r7, r0
 80123d0:	460d      	mov	r5, r1
 80123d2:	f104 0018 	add.w	r0, r4, #24
 80123d6:	2105      	movs	r1, #5
 80123d8:	f001 fdf6 	bl	8013fc8 <__atomic_load_8>
 80123dc:	f899 3000 	ldrb.w	r3, [r9]
 80123e0:	9003      	str	r0, [sp, #12]
 80123e2:	3b02      	subs	r3, #2
 80123e4:	2b01      	cmp	r3, #1
 80123e6:	4689      	mov	r9, r1
 80123e8:	d935      	bls.n	8012456 <_rcl_timer_time_jump+0xca>
 80123ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80123ee:	42ba      	cmp	r2, r7
 80123f0:	eb73 0505 	sbcs.w	r5, r3, r5
 80123f4:	da57      	bge.n	80124a6 <_rcl_timer_time_jump+0x11a>
 80123f6:	4542      	cmp	r2, r8
 80123f8:	eb73 0606 	sbcs.w	r6, r3, r6
 80123fc:	dad0      	bge.n	80123a0 <_rcl_timer_time_jump+0x14>
 80123fe:	1882      	adds	r2, r0, r2
 8012400:	f04f 0405 	mov.w	r4, #5
 8012404:	eb43 0309 	adc.w	r3, r3, r9
 8012408:	4658      	mov	r0, fp
 801240a:	9400      	str	r4, [sp, #0]
 801240c:	f001 fe12 	bl	8014034 <__atomic_store_8>
 8012410:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012414:	9400      	str	r4, [sp, #0]
 8012416:	4650      	mov	r0, sl
 8012418:	f001 fe0c 	bl	8014034 <__atomic_store_8>
 801241c:	e7c0      	b.n	80123a0 <_rcl_timer_time_jump+0x14>
 801241e:	6810      	ldr	r0, [r2, #0]
 8012420:	a904      	add	r1, sp, #16
 8012422:	f7ff fed3 	bl	80121cc <rcl_clock_get_now>
 8012426:	2800      	cmp	r0, #0
 8012428:	d1ba      	bne.n	80123a0 <_rcl_timer_time_jump+0x14>
 801242a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801242e:	4313      	orrs	r3, r2
 8012430:	d0b6      	beq.n	80123a0 <_rcl_timer_time_jump+0x14>
 8012432:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8012436:	2105      	movs	r1, #5
 8012438:	f001 fdc6 	bl	8013fc8 <__atomic_load_8>
 801243c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012440:	1a82      	subs	r2, r0, r2
 8012442:	f04f 0005 	mov.w	r0, #5
 8012446:	9000      	str	r0, [sp, #0]
 8012448:	eb61 0303 	sbc.w	r3, r1, r3
 801244c:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8012450:	f001 fdf0 	bl	8014034 <__atomic_store_8>
 8012454:	e7a4      	b.n	80123a0 <_rcl_timer_time_jump+0x14>
 8012456:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801245a:	4313      	orrs	r3, r2
 801245c:	d0a0      	beq.n	80123a0 <_rcl_timer_time_jump+0x14>
 801245e:	2605      	movs	r6, #5
 8012460:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8012464:	2300      	movs	r3, #0
 8012466:	9600      	str	r6, [sp, #0]
 8012468:	2200      	movs	r2, #0
 801246a:	f001 fe19 	bl	80140a0 <__atomic_exchange_8>
 801246e:	ea51 0300 	orrs.w	r3, r1, r0
 8012472:	4604      	mov	r4, r0
 8012474:	460d      	mov	r5, r1
 8012476:	d093      	beq.n	80123a0 <_rcl_timer_time_jump+0x14>
 8012478:	9a04      	ldr	r2, [sp, #16]
 801247a:	9b05      	ldr	r3, [sp, #20]
 801247c:	9600      	str	r6, [sp, #0]
 801247e:	1b12      	subs	r2, r2, r4
 8012480:	eb63 0301 	sbc.w	r3, r3, r1
 8012484:	9903      	ldr	r1, [sp, #12]
 8012486:	1852      	adds	r2, r2, r1
 8012488:	eb43 0309 	adc.w	r3, r3, r9
 801248c:	4658      	mov	r0, fp
 801248e:	f001 fdd1 	bl	8014034 <__atomic_store_8>
 8012492:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012496:	1b12      	subs	r2, r2, r4
 8012498:	9600      	str	r6, [sp, #0]
 801249a:	eb63 0305 	sbc.w	r3, r3, r5
 801249e:	4650      	mov	r0, sl
 80124a0:	f001 fdc8 	bl	8014034 <__atomic_store_8>
 80124a4:	e77c      	b.n	80123a0 <_rcl_timer_time_jump+0x14>
 80124a6:	f104 0008 	add.w	r0, r4, #8
 80124aa:	f006 f9d1 	bl	8018850 <rcl_trigger_guard_condition>
 80124ae:	e777      	b.n	80123a0 <_rcl_timer_time_jump+0x14>

080124b0 <rcl_get_zero_initialized_timer>:
 80124b0:	4b01      	ldr	r3, [pc, #4]	@ (80124b8 <rcl_get_zero_initialized_timer+0x8>)
 80124b2:	6818      	ldr	r0, [r3, #0]
 80124b4:	4770      	bx	lr
 80124b6:	bf00      	nop
 80124b8:	0801d370 	.word	0x0801d370
 80124bc:	00000000 	.word	0x00000000

080124c0 <rcl_timer_init2>:
 80124c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124c4:	b0ae      	sub	sp, #184	@ 0xb8
 80124c6:	4604      	mov	r4, r0
 80124c8:	a839      	add	r0, sp, #228	@ 0xe4
 80124ca:	f89d 80f8 	ldrb.w	r8, [sp, #248]	@ 0xf8
 80124ce:	460d      	mov	r5, r1
 80124d0:	4691      	mov	r9, r2
 80124d2:	f7fa f805 	bl	800c4e0 <rcutils_allocator_is_valid>
 80124d6:	2800      	cmp	r0, #0
 80124d8:	f000 8097 	beq.w	801260a <rcl_timer_init2+0x14a>
 80124dc:	2c00      	cmp	r4, #0
 80124de:	f000 8094 	beq.w	801260a <rcl_timer_init2+0x14a>
 80124e2:	2d00      	cmp	r5, #0
 80124e4:	f000 8091 	beq.w	801260a <rcl_timer_init2+0x14a>
 80124e8:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	f2c0 808d 	blt.w	801260a <rcl_timer_init2+0x14a>
 80124f0:	6823      	ldr	r3, [r4, #0]
 80124f2:	b123      	cbz	r3, 80124fe <rcl_timer_init2+0x3e>
 80124f4:	2664      	movs	r6, #100	@ 0x64
 80124f6:	4630      	mov	r0, r6
 80124f8:	b02e      	add	sp, #184	@ 0xb8
 80124fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80124fe:	a908      	add	r1, sp, #32
 8012500:	4628      	mov	r0, r5
 8012502:	f7ff fe63 	bl	80121cc <rcl_clock_get_now>
 8012506:	4606      	mov	r6, r0
 8012508:	2800      	cmp	r0, #0
 801250a:	d1f4      	bne.n	80124f6 <rcl_timer_init2+0x36>
 801250c:	ae06      	add	r6, sp, #24
 801250e:	4630      	mov	r0, r6
 8012510:	e9cd 5916 	strd	r5, r9, [sp, #88]	@ 0x58
 8012514:	f006 f8be 	bl	8018694 <rcl_get_zero_initialized_guard_condition>
 8012518:	e896 0003 	ldmia.w	r6, {r0, r1}
 801251c:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 8012520:	ae0b      	add	r6, sp, #44	@ 0x2c
 8012522:	e88a 0003 	stmia.w	sl, {r0, r1}
 8012526:	4630      	mov	r0, r6
 8012528:	f006 f98c 	bl	8018844 <rcl_guard_condition_get_default_options>
 801252c:	ab0d      	add	r3, sp, #52	@ 0x34
 801252e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012532:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8012536:	4649      	mov	r1, r9
 8012538:	e896 000c 	ldmia.w	r6, {r2, r3}
 801253c:	4650      	mov	r0, sl
 801253e:	f006 f8b3 	bl	80186a8 <rcl_guard_condition_init>
 8012542:	4606      	mov	r6, r0
 8012544:	2800      	cmp	r0, #0
 8012546:	d1d6      	bne.n	80124f6 <rcl_timer_init2+0x36>
 8012548:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 801254a:	931a      	str	r3, [sp, #104]	@ 0x68
 801254c:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	@ 0xd8
 8012550:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 8012554:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012558:	9f36      	ldr	r7, [sp, #216]	@ 0xd8
 801255a:	902a      	str	r0, [sp, #168]	@ 0xa8
 801255c:	e9cd 002b 	strd	r0, r0, [sp, #172]	@ 0xac
 8012560:	ed9f 7b35 	vldr	d7, [pc, #212]	@ 8012638 <rcl_timer_init2+0x178>
 8012564:	19d0      	adds	r0, r2, r7
 8012566:	9f37      	ldr	r7, [sp, #220]	@ 0xdc
 8012568:	f10d 0ce4 	add.w	ip, sp, #228	@ 0xe4
 801256c:	eb43 0107 	adc.w	r1, r3, r7
 8012570:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 8012574:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 8012578:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 801257c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012580:	f10d 0e94 	add.w	lr, sp, #148	@ 0x94
 8012584:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012588:	f8dc 3000 	ldr.w	r3, [ip]
 801258c:	f8ce 3000 	str.w	r3, [lr]
 8012590:	f088 0801 	eor.w	r8, r8, #1
 8012594:	f88d 8090 	strb.w	r8, [sp, #144]	@ 0x90
 8012598:	4619      	mov	r1, r3
 801259a:	2060      	movs	r0, #96	@ 0x60
 801259c:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 801259e:	4798      	blx	r3
 80125a0:	4680      	mov	r8, r0
 80125a2:	6020      	str	r0, [r4, #0]
 80125a4:	2800      	cmp	r0, #0
 80125a6:	d035      	beq.n	8012614 <rcl_timer_init2+0x154>
 80125a8:	a916      	add	r1, sp, #88	@ 0x58
 80125aa:	2260      	movs	r2, #96	@ 0x60
 80125ac:	f007 fc55 	bl	8019e5a <memcpy>
 80125b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80125b2:	781b      	ldrb	r3, [r3, #0]
 80125b4:	2b01      	cmp	r3, #1
 80125b6:	d19e      	bne.n	80124f6 <rcl_timer_init2+0x36>
 80125b8:	2001      	movs	r0, #1
 80125ba:	2100      	movs	r1, #0
 80125bc:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 80125c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80125c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80125c8:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 80125cc:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 80125d0:	4b1b      	ldr	r3, [pc, #108]	@ (8012640 <rcl_timer_init2+0x180>)
 80125d2:	9304      	str	r3, [sp, #16]
 80125d4:	f8cd 8014 	str.w	r8, [sp, #20]
 80125d8:	ab12      	add	r3, sp, #72	@ 0x48
 80125da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80125dc:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80125e0:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 80125e4:	4628      	mov	r0, r5
 80125e6:	e89c 000c 	ldmia.w	ip, {r2, r3}
 80125ea:	f7ff fe0b 	bl	8012204 <rcl_clock_add_jump_callback>
 80125ee:	4605      	mov	r5, r0
 80125f0:	2800      	cmp	r0, #0
 80125f2:	d080      	beq.n	80124f6 <rcl_timer_init2+0x36>
 80125f4:	4650      	mov	r0, sl
 80125f6:	f006 f903 	bl	8018800 <rcl_guard_condition_fini>
 80125fa:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 80125fc:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 80125fe:	6820      	ldr	r0, [r4, #0]
 8012600:	4798      	blx	r3
 8012602:	2300      	movs	r3, #0
 8012604:	6023      	str	r3, [r4, #0]
 8012606:	462e      	mov	r6, r5
 8012608:	e775      	b.n	80124f6 <rcl_timer_init2+0x36>
 801260a:	260b      	movs	r6, #11
 801260c:	4630      	mov	r0, r6
 801260e:	b02e      	add	sp, #184	@ 0xb8
 8012610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012614:	4650      	mov	r0, sl
 8012616:	f006 f8f3 	bl	8018800 <rcl_guard_condition_fini>
 801261a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801261c:	781b      	ldrb	r3, [r3, #0]
 801261e:	2b01      	cmp	r3, #1
 8012620:	d001      	beq.n	8012626 <rcl_timer_init2+0x166>
 8012622:	260a      	movs	r6, #10
 8012624:	e767      	b.n	80124f6 <rcl_timer_init2+0x36>
 8012626:	4906      	ldr	r1, [pc, #24]	@ (8012640 <rcl_timer_init2+0x180>)
 8012628:	4622      	mov	r2, r4
 801262a:	4628      	mov	r0, r5
 801262c:	f7ff fe4c 	bl	80122c8 <rcl_clock_remove_jump_callback>
 8012630:	e7f7      	b.n	8012622 <rcl_timer_init2+0x162>
 8012632:	bf00      	nop
 8012634:	f3af 8000 	nop.w
	...
 8012640:	0801238d 	.word	0x0801238d

08012644 <rcl_timer_clock>:
 8012644:	b130      	cbz	r0, 8012654 <rcl_timer_clock+0x10>
 8012646:	b129      	cbz	r1, 8012654 <rcl_timer_clock+0x10>
 8012648:	6803      	ldr	r3, [r0, #0]
 801264a:	b12b      	cbz	r3, 8012658 <rcl_timer_clock+0x14>
 801264c:	681b      	ldr	r3, [r3, #0]
 801264e:	600b      	str	r3, [r1, #0]
 8012650:	2000      	movs	r0, #0
 8012652:	4770      	bx	lr
 8012654:	200b      	movs	r0, #11
 8012656:	4770      	bx	lr
 8012658:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801265c:	4770      	bx	lr
 801265e:	bf00      	nop

08012660 <rcl_timer_call>:
 8012660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012664:	b087      	sub	sp, #28
 8012666:	2800      	cmp	r0, #0
 8012668:	d067      	beq.n	801273a <rcl_timer_call+0xda>
 801266a:	6803      	ldr	r3, [r0, #0]
 801266c:	4604      	mov	r4, r0
 801266e:	2b00      	cmp	r3, #0
 8012670:	d068      	beq.n	8012744 <rcl_timer_call+0xe4>
 8012672:	f3bf 8f5b 	dmb	ish
 8012676:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801267a:	f3bf 8f5b 	dmb	ish
 801267e:	2b00      	cmp	r3, #0
 8012680:	d150      	bne.n	8012724 <rcl_timer_call+0xc4>
 8012682:	6803      	ldr	r3, [r0, #0]
 8012684:	a904      	add	r1, sp, #16
 8012686:	6818      	ldr	r0, [r3, #0]
 8012688:	f7ff fda0 	bl	80121cc <rcl_clock_get_now>
 801268c:	4605      	mov	r5, r0
 801268e:	2800      	cmp	r0, #0
 8012690:	d144      	bne.n	801271c <rcl_timer_call+0xbc>
 8012692:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012696:	2b00      	cmp	r3, #0
 8012698:	db4a      	blt.n	8012730 <rcl_timer_call+0xd0>
 801269a:	6820      	ldr	r0, [r4, #0]
 801269c:	f04f 0a05 	mov.w	sl, #5
 80126a0:	f8cd a000 	str.w	sl, [sp]
 80126a4:	3020      	adds	r0, #32
 80126a6:	f001 fcfb 	bl	80140a0 <__atomic_exchange_8>
 80126aa:	6823      	ldr	r3, [r4, #0]
 80126ac:	f3bf 8f5b 	dmb	ish
 80126b0:	4680      	mov	r8, r0
 80126b2:	f8d3 b010 	ldr.w	fp, [r3, #16]
 80126b6:	f3bf 8f5b 	dmb	ish
 80126ba:	6820      	ldr	r0, [r4, #0]
 80126bc:	4689      	mov	r9, r1
 80126be:	3028      	adds	r0, #40	@ 0x28
 80126c0:	4651      	mov	r1, sl
 80126c2:	f001 fc81 	bl	8013fc8 <__atomic_load_8>
 80126c6:	4606      	mov	r6, r0
 80126c8:	6820      	ldr	r0, [r4, #0]
 80126ca:	460f      	mov	r7, r1
 80126cc:	3018      	adds	r0, #24
 80126ce:	4651      	mov	r1, sl
 80126d0:	f001 fc7a 	bl	8013fc8 <__atomic_load_8>
 80126d4:	1836      	adds	r6, r6, r0
 80126d6:	eb41 0707 	adc.w	r7, r1, r7
 80126da:	4602      	mov	r2, r0
 80126dc:	460b      	mov	r3, r1
 80126de:	4682      	mov	sl, r0
 80126e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80126e4:	42b0      	cmp	r0, r6
 80126e6:	eb71 0c07 	sbcs.w	ip, r1, r7
 80126ea:	db04      	blt.n	80126f6 <rcl_timer_call+0x96>
 80126ec:	ea53 0c02 	orrs.w	ip, r3, r2
 80126f0:	d12b      	bne.n	801274a <rcl_timer_call+0xea>
 80126f2:	4606      	mov	r6, r0
 80126f4:	460f      	mov	r7, r1
 80126f6:	6820      	ldr	r0, [r4, #0]
 80126f8:	2105      	movs	r1, #5
 80126fa:	4632      	mov	r2, r6
 80126fc:	463b      	mov	r3, r7
 80126fe:	3028      	adds	r0, #40	@ 0x28
 8012700:	9100      	str	r1, [sp, #0]
 8012702:	f001 fc97 	bl	8014034 <__atomic_store_8>
 8012706:	f1bb 0f00 	cmp.w	fp, #0
 801270a:	d007      	beq.n	801271c <rcl_timer_call+0xbc>
 801270c:	9a04      	ldr	r2, [sp, #16]
 801270e:	9b05      	ldr	r3, [sp, #20]
 8012710:	ebb2 0208 	subs.w	r2, r2, r8
 8012714:	4620      	mov	r0, r4
 8012716:	eb63 0309 	sbc.w	r3, r3, r9
 801271a:	47d8      	blx	fp
 801271c:	4628      	mov	r0, r5
 801271e:	b007      	add	sp, #28
 8012720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012724:	f240 3521 	movw	r5, #801	@ 0x321
 8012728:	4628      	mov	r0, r5
 801272a:	b007      	add	sp, #28
 801272c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012730:	2501      	movs	r5, #1
 8012732:	4628      	mov	r0, r5
 8012734:	b007      	add	sp, #28
 8012736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801273a:	250b      	movs	r5, #11
 801273c:	4628      	mov	r0, r5
 801273e:	b007      	add	sp, #28
 8012740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012744:	f44f 7548 	mov.w	r5, #800	@ 0x320
 8012748:	e7e8      	b.n	801271c <rcl_timer_call+0xbc>
 801274a:	1b80      	subs	r0, r0, r6
 801274c:	eb61 0107 	sbc.w	r1, r1, r7
 8012750:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8012754:	f7ee fa90 	bl	8000c78 <__aeabi_ldivmod>
 8012758:	9b02      	ldr	r3, [sp, #8]
 801275a:	3001      	adds	r0, #1
 801275c:	f141 0100 	adc.w	r1, r1, #0
 8012760:	fb00 f303 	mul.w	r3, r0, r3
 8012764:	fb01 330a 	mla	r3, r1, sl, r3
 8012768:	fba0 0a0a 	umull	r0, sl, r0, sl
 801276c:	1830      	adds	r0, r6, r0
 801276e:	4453      	add	r3, sl
 8012770:	eb43 0707 	adc.w	r7, r3, r7
 8012774:	4606      	mov	r6, r0
 8012776:	e7be      	b.n	80126f6 <rcl_timer_call+0x96>

08012778 <rcl_timer_is_ready>:
 8012778:	b398      	cbz	r0, 80127e2 <rcl_timer_is_ready+0x6a>
 801277a:	b530      	push	{r4, r5, lr}
 801277c:	6803      	ldr	r3, [r0, #0]
 801277e:	b083      	sub	sp, #12
 8012780:	4604      	mov	r4, r0
 8012782:	b383      	cbz	r3, 80127e6 <rcl_timer_is_ready+0x6e>
 8012784:	460d      	mov	r5, r1
 8012786:	b349      	cbz	r1, 80127dc <rcl_timer_is_ready+0x64>
 8012788:	f3bf 8f5b 	dmb	ish
 801278c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012790:	f3bf 8f5b 	dmb	ish
 8012794:	b9fb      	cbnz	r3, 80127d6 <rcl_timer_is_ready+0x5e>
 8012796:	6803      	ldr	r3, [r0, #0]
 8012798:	4669      	mov	r1, sp
 801279a:	6818      	ldr	r0, [r3, #0]
 801279c:	f7ff fd16 	bl	80121cc <rcl_clock_get_now>
 80127a0:	b128      	cbz	r0, 80127ae <rcl_timer_is_ready+0x36>
 80127a2:	f240 3321 	movw	r3, #801	@ 0x321
 80127a6:	4298      	cmp	r0, r3
 80127a8:	d015      	beq.n	80127d6 <rcl_timer_is_ready+0x5e>
 80127aa:	b003      	add	sp, #12
 80127ac:	bd30      	pop	{r4, r5, pc}
 80127ae:	6820      	ldr	r0, [r4, #0]
 80127b0:	2105      	movs	r1, #5
 80127b2:	3028      	adds	r0, #40	@ 0x28
 80127b4:	f001 fc08 	bl	8013fc8 <__atomic_load_8>
 80127b8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80127bc:	1ac0      	subs	r0, r0, r3
 80127be:	eb61 0102 	sbc.w	r1, r1, r2
 80127c2:	2801      	cmp	r0, #1
 80127c4:	f171 0100 	sbcs.w	r1, r1, #0
 80127c8:	bfb4      	ite	lt
 80127ca:	2301      	movlt	r3, #1
 80127cc:	2300      	movge	r3, #0
 80127ce:	702b      	strb	r3, [r5, #0]
 80127d0:	2000      	movs	r0, #0
 80127d2:	b003      	add	sp, #12
 80127d4:	bd30      	pop	{r4, r5, pc}
 80127d6:	2300      	movs	r3, #0
 80127d8:	702b      	strb	r3, [r5, #0]
 80127da:	e7f9      	b.n	80127d0 <rcl_timer_is_ready+0x58>
 80127dc:	200b      	movs	r0, #11
 80127de:	b003      	add	sp, #12
 80127e0:	bd30      	pop	{r4, r5, pc}
 80127e2:	200b      	movs	r0, #11
 80127e4:	4770      	bx	lr
 80127e6:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80127ea:	e7de      	b.n	80127aa <rcl_timer_is_ready+0x32>

080127ec <rcl_timer_get_next_call_time>:
 80127ec:	b1d8      	cbz	r0, 8012826 <rcl_timer_get_next_call_time+0x3a>
 80127ee:	b538      	push	{r3, r4, r5, lr}
 80127f0:	6803      	ldr	r3, [r0, #0]
 80127f2:	b1d3      	cbz	r3, 801282a <rcl_timer_get_next_call_time+0x3e>
 80127f4:	460c      	mov	r4, r1
 80127f6:	b1a1      	cbz	r1, 8012822 <rcl_timer_get_next_call_time+0x36>
 80127f8:	f3bf 8f5b 	dmb	ish
 80127fc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012800:	f3bf 8f5b 	dmb	ish
 8012804:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8012808:	b943      	cbnz	r3, 801281c <rcl_timer_get_next_call_time+0x30>
 801280a:	6800      	ldr	r0, [r0, #0]
 801280c:	2105      	movs	r1, #5
 801280e:	3028      	adds	r0, #40	@ 0x28
 8012810:	f001 fbda 	bl	8013fc8 <__atomic_load_8>
 8012814:	e9c4 0100 	strd	r0, r1, [r4]
 8012818:	4628      	mov	r0, r5
 801281a:	bd38      	pop	{r3, r4, r5, pc}
 801281c:	f240 3021 	movw	r0, #801	@ 0x321
 8012820:	bd38      	pop	{r3, r4, r5, pc}
 8012822:	200b      	movs	r0, #11
 8012824:	bd38      	pop	{r3, r4, r5, pc}
 8012826:	200b      	movs	r0, #11
 8012828:	4770      	bx	lr
 801282a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801282e:	bd38      	pop	{r3, r4, r5, pc}

08012830 <rcl_timer_get_guard_condition>:
 8012830:	b130      	cbz	r0, 8012840 <rcl_timer_get_guard_condition+0x10>
 8012832:	6800      	ldr	r0, [r0, #0]
 8012834:	b120      	cbz	r0, 8012840 <rcl_timer_get_guard_condition+0x10>
 8012836:	68c3      	ldr	r3, [r0, #12]
 8012838:	b10b      	cbz	r3, 801283e <rcl_timer_get_guard_condition+0xe>
 801283a:	3008      	adds	r0, #8
 801283c:	4770      	bx	lr
 801283e:	4618      	mov	r0, r3
 8012840:	4770      	bx	lr
 8012842:	bf00      	nop

08012844 <rcl_get_zero_initialized_wait_set>:
 8012844:	b510      	push	{r4, lr}
 8012846:	4c08      	ldr	r4, [pc, #32]	@ (8012868 <rcl_get_zero_initialized_wait_set+0x24>)
 8012848:	4686      	mov	lr, r0
 801284a:	4684      	mov	ip, r0
 801284c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801284e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012852:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012854:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012858:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801285a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801285e:	6823      	ldr	r3, [r4, #0]
 8012860:	f8cc 3000 	str.w	r3, [ip]
 8012864:	4670      	mov	r0, lr
 8012866:	bd10      	pop	{r4, pc}
 8012868:	0801d374 	.word	0x0801d374

0801286c <rcl_wait_set_is_valid>:
 801286c:	b118      	cbz	r0, 8012876 <rcl_wait_set_is_valid+0xa>
 801286e:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8012870:	3800      	subs	r0, #0
 8012872:	bf18      	it	ne
 8012874:	2001      	movne	r0, #1
 8012876:	4770      	bx	lr

08012878 <rcl_wait_set_fini>:
 8012878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801287c:	2800      	cmp	r0, #0
 801287e:	f000 80ab 	beq.w	80129d8 <rcl_wait_set_fini+0x160>
 8012882:	4605      	mov	r5, r0
 8012884:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8012886:	2800      	cmp	r0, #0
 8012888:	f000 809c 	beq.w	80129c4 <rcl_wait_set_fini+0x14c>
 801288c:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 801288e:	f003 fa2f 	bl	8015cf0 <rmw_destroy_wait_set>
 8012892:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012894:	4680      	mov	r8, r0
 8012896:	2800      	cmp	r0, #0
 8012898:	f040 808e 	bne.w	80129b8 <rcl_wait_set_fini+0x140>
 801289c:	2c00      	cmp	r4, #0
 801289e:	f000 80a0 	beq.w	80129e2 <rcl_wait_set_fini+0x16a>
 80128a2:	6828      	ldr	r0, [r5, #0]
 80128a4:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80128a6:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80128aa:	2600      	movs	r6, #0
 80128ac:	606e      	str	r6, [r5, #4]
 80128ae:	6026      	str	r6, [r4, #0]
 80128b0:	b118      	cbz	r0, 80128ba <rcl_wait_set_fini+0x42>
 80128b2:	4649      	mov	r1, r9
 80128b4:	47b8      	blx	r7
 80128b6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80128b8:	602e      	str	r6, [r5, #0]
 80128ba:	68a0      	ldr	r0, [r4, #8]
 80128bc:	b128      	cbz	r0, 80128ca <rcl_wait_set_fini+0x52>
 80128be:	4649      	mov	r1, r9
 80128c0:	47b8      	blx	r7
 80128c2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80128c4:	2300      	movs	r3, #0
 80128c6:	e9c4 3301 	strd	r3, r3, [r4, #4]
 80128ca:	68a8      	ldr	r0, [r5, #8]
 80128cc:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 80128ce:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80128d0:	f04f 0900 	mov.w	r9, #0
 80128d4:	f8c5 900c 	str.w	r9, [r5, #12]
 80128d8:	f8c4 900c 	str.w	r9, [r4, #12]
 80128dc:	b130      	cbz	r0, 80128ec <rcl_wait_set_fini+0x74>
 80128de:	4639      	mov	r1, r7
 80128e0:	47b0      	blx	r6
 80128e2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80128e4:	f8c5 9008 	str.w	r9, [r5, #8]
 80128e8:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 80128ea:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80128ec:	6960      	ldr	r0, [r4, #20]
 80128ee:	f04f 0900 	mov.w	r9, #0
 80128f2:	f8c4 9010 	str.w	r9, [r4, #16]
 80128f6:	b130      	cbz	r0, 8012906 <rcl_wait_set_fini+0x8e>
 80128f8:	4639      	mov	r1, r7
 80128fa:	47b0      	blx	r6
 80128fc:	f8c4 9014 	str.w	r9, [r4, #20]
 8012900:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012902:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8012904:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8012906:	6928      	ldr	r0, [r5, #16]
 8012908:	f04f 0900 	mov.w	r9, #0
 801290c:	f8c5 9014 	str.w	r9, [r5, #20]
 8012910:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
 8012914:	b130      	cbz	r0, 8012924 <rcl_wait_set_fini+0xac>
 8012916:	4639      	mov	r1, r7
 8012918:	47b0      	blx	r6
 801291a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801291c:	f8c5 9010 	str.w	r9, [r5, #16]
 8012920:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8012922:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8012924:	69a8      	ldr	r0, [r5, #24]
 8012926:	f04f 0900 	mov.w	r9, #0
 801292a:	f8c5 901c 	str.w	r9, [r5, #28]
 801292e:	f8c4 9018 	str.w	r9, [r4, #24]
 8012932:	b120      	cbz	r0, 801293e <rcl_wait_set_fini+0xc6>
 8012934:	4639      	mov	r1, r7
 8012936:	47b0      	blx	r6
 8012938:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801293a:	f8c5 9018 	str.w	r9, [r5, #24]
 801293e:	6a20      	ldr	r0, [r4, #32]
 8012940:	b128      	cbz	r0, 801294e <rcl_wait_set_fini+0xd6>
 8012942:	4639      	mov	r1, r7
 8012944:	47b0      	blx	r6
 8012946:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012948:	2300      	movs	r3, #0
 801294a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 801294e:	6a28      	ldr	r0, [r5, #32]
 8012950:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 8012952:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8012956:	2600      	movs	r6, #0
 8012958:	626e      	str	r6, [r5, #36]	@ 0x24
 801295a:	6266      	str	r6, [r4, #36]	@ 0x24
 801295c:	b118      	cbz	r0, 8012966 <rcl_wait_set_fini+0xee>
 801295e:	4649      	mov	r1, r9
 8012960:	47b8      	blx	r7
 8012962:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012964:	622e      	str	r6, [r5, #32]
 8012966:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8012968:	b128      	cbz	r0, 8012976 <rcl_wait_set_fini+0xfe>
 801296a:	4649      	mov	r1, r9
 801296c:	47b8      	blx	r7
 801296e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012970:	2300      	movs	r3, #0
 8012972:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8012976:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8012978:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 801297a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801297e:	2600      	movs	r6, #0
 8012980:	62ee      	str	r6, [r5, #44]	@ 0x2c
 8012982:	6326      	str	r6, [r4, #48]	@ 0x30
 8012984:	b118      	cbz	r0, 801298e <rcl_wait_set_fini+0x116>
 8012986:	4649      	mov	r1, r9
 8012988:	47b8      	blx	r7
 801298a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801298c:	62ae      	str	r6, [r5, #40]	@ 0x28
 801298e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8012990:	b1e0      	cbz	r0, 80129cc <rcl_wait_set_fini+0x154>
 8012992:	4649      	mov	r1, r9
 8012994:	47b8      	blx	r7
 8012996:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012998:	2300      	movs	r3, #0
 801299a:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 801299e:	4598      	cmp	r8, r3
 80129a0:	bf18      	it	ne
 80129a2:	f44f 7861 	movne.w	r8, #900	@ 0x384
 80129a6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80129a8:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80129aa:	4620      	mov	r0, r4
 80129ac:	4798      	blx	r3
 80129ae:	2300      	movs	r3, #0
 80129b0:	632b      	str	r3, [r5, #48]	@ 0x30
 80129b2:	4640      	mov	r0, r8
 80129b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80129b8:	f44f 7861 	mov.w	r8, #900	@ 0x384
 80129bc:	2c00      	cmp	r4, #0
 80129be:	f47f af70 	bne.w	80128a2 <rcl_wait_set_fini+0x2a>
 80129c2:	e7f6      	b.n	80129b2 <rcl_wait_set_fini+0x13a>
 80129c4:	4680      	mov	r8, r0
 80129c6:	4640      	mov	r0, r8
 80129c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80129cc:	f1b8 0f00 	cmp.w	r8, #0
 80129d0:	bf18      	it	ne
 80129d2:	f44f 7861 	movne.w	r8, #900	@ 0x384
 80129d6:	e7e6      	b.n	80129a6 <rcl_wait_set_fini+0x12e>
 80129d8:	f04f 080b 	mov.w	r8, #11
 80129dc:	4640      	mov	r0, r8
 80129de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80129e2:	f44f 7861 	mov.w	r8, #900	@ 0x384
 80129e6:	e7e4      	b.n	80129b2 <rcl_wait_set_fini+0x13a>

080129e8 <rcl_wait_set_add_subscription>:
 80129e8:	b318      	cbz	r0, 8012a32 <rcl_wait_set_add_subscription+0x4a>
 80129ea:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80129ec:	b570      	push	{r4, r5, r6, lr}
 80129ee:	4604      	mov	r4, r0
 80129f0:	b30b      	cbz	r3, 8012a36 <rcl_wait_set_add_subscription+0x4e>
 80129f2:	b319      	cbz	r1, 8012a3c <rcl_wait_set_add_subscription+0x54>
 80129f4:	681d      	ldr	r5, [r3, #0]
 80129f6:	6840      	ldr	r0, [r0, #4]
 80129f8:	4285      	cmp	r5, r0
 80129fa:	d217      	bcs.n	8012a2c <rcl_wait_set_add_subscription+0x44>
 80129fc:	6820      	ldr	r0, [r4, #0]
 80129fe:	1c6e      	adds	r6, r5, #1
 8012a00:	601e      	str	r6, [r3, #0]
 8012a02:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8012a06:	b102      	cbz	r2, 8012a0a <rcl_wait_set_add_subscription+0x22>
 8012a08:	6015      	str	r5, [r2, #0]
 8012a0a:	4608      	mov	r0, r1
 8012a0c:	f7ff fb3c 	bl	8012088 <rcl_subscription_get_rmw_handle>
 8012a10:	b150      	cbz	r0, 8012a28 <rcl_wait_set_add_subscription+0x40>
 8012a12:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012a14:	6842      	ldr	r2, [r0, #4]
 8012a16:	689b      	ldr	r3, [r3, #8]
 8012a18:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012a1c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8012a1e:	6853      	ldr	r3, [r2, #4]
 8012a20:	3301      	adds	r3, #1
 8012a22:	2000      	movs	r0, #0
 8012a24:	6053      	str	r3, [r2, #4]
 8012a26:	bd70      	pop	{r4, r5, r6, pc}
 8012a28:	2001      	movs	r0, #1
 8012a2a:	bd70      	pop	{r4, r5, r6, pc}
 8012a2c:	f240 3086 	movw	r0, #902	@ 0x386
 8012a30:	bd70      	pop	{r4, r5, r6, pc}
 8012a32:	200b      	movs	r0, #11
 8012a34:	4770      	bx	lr
 8012a36:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012a3a:	bd70      	pop	{r4, r5, r6, pc}
 8012a3c:	200b      	movs	r0, #11
 8012a3e:	bd70      	pop	{r4, r5, r6, pc}

08012a40 <rcl_wait_set_clear>:
 8012a40:	2800      	cmp	r0, #0
 8012a42:	d074      	beq.n	8012b2e <rcl_wait_set_clear+0xee>
 8012a44:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8012a46:	b510      	push	{r4, lr}
 8012a48:	4604      	mov	r4, r0
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d071      	beq.n	8012b32 <rcl_wait_set_clear+0xf2>
 8012a4e:	6800      	ldr	r0, [r0, #0]
 8012a50:	b138      	cbz	r0, 8012a62 <rcl_wait_set_clear+0x22>
 8012a52:	6862      	ldr	r2, [r4, #4]
 8012a54:	2100      	movs	r1, #0
 8012a56:	0092      	lsls	r2, r2, #2
 8012a58:	f007 f8c6 	bl	8019be8 <memset>
 8012a5c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012a5e:	2200      	movs	r2, #0
 8012a60:	601a      	str	r2, [r3, #0]
 8012a62:	68a0      	ldr	r0, [r4, #8]
 8012a64:	b138      	cbz	r0, 8012a76 <rcl_wait_set_clear+0x36>
 8012a66:	68e2      	ldr	r2, [r4, #12]
 8012a68:	2100      	movs	r1, #0
 8012a6a:	0092      	lsls	r2, r2, #2
 8012a6c:	f007 f8bc 	bl	8019be8 <memset>
 8012a70:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012a72:	2200      	movs	r2, #0
 8012a74:	60da      	str	r2, [r3, #12]
 8012a76:	69a0      	ldr	r0, [r4, #24]
 8012a78:	b138      	cbz	r0, 8012a8a <rcl_wait_set_clear+0x4a>
 8012a7a:	69e2      	ldr	r2, [r4, #28]
 8012a7c:	2100      	movs	r1, #0
 8012a7e:	0092      	lsls	r2, r2, #2
 8012a80:	f007 f8b2 	bl	8019be8 <memset>
 8012a84:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012a86:	2200      	movs	r2, #0
 8012a88:	619a      	str	r2, [r3, #24]
 8012a8a:	6a20      	ldr	r0, [r4, #32]
 8012a8c:	b138      	cbz	r0, 8012a9e <rcl_wait_set_clear+0x5e>
 8012a8e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8012a90:	2100      	movs	r1, #0
 8012a92:	0092      	lsls	r2, r2, #2
 8012a94:	f007 f8a8 	bl	8019be8 <memset>
 8012a98:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012a9a:	2200      	movs	r2, #0
 8012a9c:	625a      	str	r2, [r3, #36]	@ 0x24
 8012a9e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8012aa0:	b138      	cbz	r0, 8012ab2 <rcl_wait_set_clear+0x72>
 8012aa2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012aa4:	2100      	movs	r1, #0
 8012aa6:	0092      	lsls	r2, r2, #2
 8012aa8:	f007 f89e 	bl	8019be8 <memset>
 8012aac:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012aae:	2200      	movs	r2, #0
 8012ab0:	631a      	str	r2, [r3, #48]	@ 0x30
 8012ab2:	6920      	ldr	r0, [r4, #16]
 8012ab4:	b138      	cbz	r0, 8012ac6 <rcl_wait_set_clear+0x86>
 8012ab6:	6962      	ldr	r2, [r4, #20]
 8012ab8:	2100      	movs	r1, #0
 8012aba:	0092      	lsls	r2, r2, #2
 8012abc:	f007 f894 	bl	8019be8 <memset>
 8012ac0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012ac2:	2200      	movs	r2, #0
 8012ac4:	641a      	str	r2, [r3, #64]	@ 0x40
 8012ac6:	6898      	ldr	r0, [r3, #8]
 8012ac8:	b138      	cbz	r0, 8012ada <rcl_wait_set_clear+0x9a>
 8012aca:	685a      	ldr	r2, [r3, #4]
 8012acc:	2100      	movs	r1, #0
 8012ace:	0092      	lsls	r2, r2, #2
 8012ad0:	f007 f88a 	bl	8019be8 <memset>
 8012ad4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012ad6:	2200      	movs	r2, #0
 8012ad8:	605a      	str	r2, [r3, #4]
 8012ada:	6958      	ldr	r0, [r3, #20]
 8012adc:	b138      	cbz	r0, 8012aee <rcl_wait_set_clear+0xae>
 8012ade:	691a      	ldr	r2, [r3, #16]
 8012ae0:	2100      	movs	r1, #0
 8012ae2:	0092      	lsls	r2, r2, #2
 8012ae4:	f007 f880 	bl	8019be8 <memset>
 8012ae8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012aea:	2200      	movs	r2, #0
 8012aec:	611a      	str	r2, [r3, #16]
 8012aee:	6a18      	ldr	r0, [r3, #32]
 8012af0:	b138      	cbz	r0, 8012b02 <rcl_wait_set_clear+0xc2>
 8012af2:	69da      	ldr	r2, [r3, #28]
 8012af4:	2100      	movs	r1, #0
 8012af6:	0092      	lsls	r2, r2, #2
 8012af8:	f007 f876 	bl	8019be8 <memset>
 8012afc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012afe:	2200      	movs	r2, #0
 8012b00:	61da      	str	r2, [r3, #28]
 8012b02:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8012b04:	b138      	cbz	r0, 8012b16 <rcl_wait_set_clear+0xd6>
 8012b06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012b08:	2100      	movs	r1, #0
 8012b0a:	0092      	lsls	r2, r2, #2
 8012b0c:	f007 f86c 	bl	8019be8 <memset>
 8012b10:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012b12:	2200      	movs	r2, #0
 8012b14:	629a      	str	r2, [r3, #40]	@ 0x28
 8012b16:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8012b18:	b138      	cbz	r0, 8012b2a <rcl_wait_set_clear+0xea>
 8012b1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012b1c:	2100      	movs	r1, #0
 8012b1e:	0092      	lsls	r2, r2, #2
 8012b20:	f007 f862 	bl	8019be8 <memset>
 8012b24:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012b26:	2200      	movs	r2, #0
 8012b28:	635a      	str	r2, [r3, #52]	@ 0x34
 8012b2a:	2000      	movs	r0, #0
 8012b2c:	bd10      	pop	{r4, pc}
 8012b2e:	200b      	movs	r0, #11
 8012b30:	4770      	bx	lr
 8012b32:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012b36:	bd10      	pop	{r4, pc}

08012b38 <rcl_wait_set_resize>:
 8012b38:	2800      	cmp	r0, #0
 8012b3a:	f000 81a1 	beq.w	8012e80 <rcl_wait_set_resize+0x348>
 8012b3e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b42:	f8d0 a030 	ldr.w	sl, [r0, #48]	@ 0x30
 8012b46:	b083      	sub	sp, #12
 8012b48:	4604      	mov	r4, r0
 8012b4a:	f1ba 0f00 	cmp.w	sl, #0
 8012b4e:	f000 8199 	beq.w	8012e84 <rcl_wait_set_resize+0x34c>
 8012b52:	f04f 0800 	mov.w	r8, #0
 8012b56:	f8da 9058 	ldr.w	r9, [sl, #88]	@ 0x58
 8012b5a:	461e      	mov	r6, r3
 8012b5c:	460f      	mov	r7, r1
 8012b5e:	e9da b313 	ldrd	fp, r3, [sl, #76]	@ 0x4c
 8012b62:	4615      	mov	r5, r2
 8012b64:	f8c0 8004 	str.w	r8, [r0, #4]
 8012b68:	6800      	ldr	r0, [r0, #0]
 8012b6a:	f8ca 8000 	str.w	r8, [sl]
 8012b6e:	2900      	cmp	r1, #0
 8012b70:	f000 80cf 	beq.w	8012d12 <rcl_wait_set_resize+0x1da>
 8012b74:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 8012b78:	464a      	mov	r2, r9
 8012b7a:	4651      	mov	r1, sl
 8012b7c:	9301      	str	r3, [sp, #4]
 8012b7e:	4798      	blx	r3
 8012b80:	9b01      	ldr	r3, [sp, #4]
 8012b82:	6020      	str	r0, [r4, #0]
 8012b84:	2800      	cmp	r0, #0
 8012b86:	f000 8109 	beq.w	8012d9c <rcl_wait_set_resize+0x264>
 8012b8a:	4652      	mov	r2, sl
 8012b8c:	4641      	mov	r1, r8
 8012b8e:	9301      	str	r3, [sp, #4]
 8012b90:	f007 f82a 	bl	8019be8 <memset>
 8012b94:	6067      	str	r7, [r4, #4]
 8012b96:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8012b98:	9b01      	ldr	r3, [sp, #4]
 8012b9a:	68b8      	ldr	r0, [r7, #8]
 8012b9c:	f8c7 8004 	str.w	r8, [r7, #4]
 8012ba0:	464a      	mov	r2, r9
 8012ba2:	4651      	mov	r1, sl
 8012ba4:	4798      	blx	r3
 8012ba6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012ba8:	60b8      	str	r0, [r7, #8]
 8012baa:	689f      	ldr	r7, [r3, #8]
 8012bac:	2f00      	cmp	r7, #0
 8012bae:	f000 80f0 	beq.w	8012d92 <rcl_wait_set_resize+0x25a>
 8012bb2:	4652      	mov	r2, sl
 8012bb4:	4641      	mov	r1, r8
 8012bb6:	4638      	mov	r0, r7
 8012bb8:	f007 f816 	bl	8019be8 <memset>
 8012bbc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012bc0:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012bc4:	68a0      	ldr	r0, [r4, #8]
 8012bc6:	2700      	movs	r7, #0
 8012bc8:	e9da 2313 	ldrd	r2, r3, [sl, #76]	@ 0x4c
 8012bcc:	60e7      	str	r7, [r4, #12]
 8012bce:	f8ca 700c 	str.w	r7, [sl, #12]
 8012bd2:	2d00      	cmp	r5, #0
 8012bd4:	f040 80b0 	bne.w	8012d38 <rcl_wait_set_resize+0x200>
 8012bd8:	b130      	cbz	r0, 8012be8 <rcl_wait_set_resize+0xb0>
 8012bda:	4641      	mov	r1, r8
 8012bdc:	4790      	blx	r2
 8012bde:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012be2:	60a5      	str	r5, [r4, #8]
 8012be4:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012be8:	f8da 0014 	ldr.w	r0, [sl, #20]
 8012bec:	2700      	movs	r7, #0
 8012bee:	19ad      	adds	r5, r5, r6
 8012bf0:	f8ca 7010 	str.w	r7, [sl, #16]
 8012bf4:	f040 80b8 	bne.w	8012d68 <rcl_wait_set_resize+0x230>
 8012bf8:	b148      	cbz	r0, 8012c0e <rcl_wait_set_resize+0xd6>
 8012bfa:	f8da 304c 	ldr.w	r3, [sl, #76]	@ 0x4c
 8012bfe:	4641      	mov	r1, r8
 8012c00:	4798      	blx	r3
 8012c02:	f8ca 5014 	str.w	r5, [sl, #20]
 8012c06:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012c0a:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012c0e:	6920      	ldr	r0, [r4, #16]
 8012c10:	2500      	movs	r5, #0
 8012c12:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8012c16:	6165      	str	r5, [r4, #20]
 8012c18:	f8ca 5040 	str.w	r5, [sl, #64]	@ 0x40
 8012c1c:	2e00      	cmp	r6, #0
 8012c1e:	f040 80c1 	bne.w	8012da4 <rcl_wait_set_resize+0x26c>
 8012c22:	b140      	cbz	r0, 8012c36 <rcl_wait_set_resize+0xfe>
 8012c24:	4641      	mov	r1, r8
 8012c26:	47c8      	blx	r9
 8012c28:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012c2c:	6126      	str	r6, [r4, #16]
 8012c2e:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8012c32:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012c36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012c38:	69a0      	ldr	r0, [r4, #24]
 8012c3a:	2500      	movs	r5, #0
 8012c3c:	61e5      	str	r5, [r4, #28]
 8012c3e:	f8ca 5018 	str.w	r5, [sl, #24]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	f040 80c2 	bne.w	8012dcc <rcl_wait_set_resize+0x294>
 8012c48:	b128      	cbz	r0, 8012c56 <rcl_wait_set_resize+0x11e>
 8012c4a:	4641      	mov	r1, r8
 8012c4c:	47c8      	blx	r9
 8012c4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012c50:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012c54:	61a3      	str	r3, [r4, #24]
 8012c56:	f8da 0020 	ldr.w	r0, [sl, #32]
 8012c5a:	b130      	cbz	r0, 8012c6a <rcl_wait_set_resize+0x132>
 8012c5c:	4641      	mov	r1, r8
 8012c5e:	47c8      	blx	r9
 8012c60:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012c64:	2300      	movs	r3, #0
 8012c66:	e9ca 3307 	strd	r3, r3, [sl, #28]
 8012c6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c6c:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8012c70:	6a20      	ldr	r0, [r4, #32]
 8012c72:	2500      	movs	r5, #0
 8012c74:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8012c78:	6265      	str	r5, [r4, #36]	@ 0x24
 8012c7a:	f8ca 5024 	str.w	r5, [sl, #36]	@ 0x24
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	f000 80c8 	beq.w	8012e14 <rcl_wait_set_resize+0x2dc>
 8012c84:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8012c88:	4632      	mov	r2, r6
 8012c8a:	4649      	mov	r1, r9
 8012c8c:	47c0      	blx	r8
 8012c8e:	6220      	str	r0, [r4, #32]
 8012c90:	2800      	cmp	r0, #0
 8012c92:	f000 8083 	beq.w	8012d9c <rcl_wait_set_resize+0x264>
 8012c96:	464a      	mov	r2, r9
 8012c98:	4629      	mov	r1, r5
 8012c9a:	f006 ffa5 	bl	8019be8 <memset>
 8012c9e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012ca2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012ca4:	6263      	str	r3, [r4, #36]	@ 0x24
 8012ca6:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8012caa:	f8ca 5028 	str.w	r5, [sl, #40]	@ 0x28
 8012cae:	4632      	mov	r2, r6
 8012cb0:	4649      	mov	r1, r9
 8012cb2:	47c0      	blx	r8
 8012cb4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012cb6:	f8ca 002c 	str.w	r0, [sl, #44]	@ 0x2c
 8012cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	f000 80fb 	beq.w	8012eb8 <rcl_wait_set_resize+0x380>
 8012cc2:	464a      	mov	r2, r9
 8012cc4:	4629      	mov	r1, r5
 8012cc6:	4618      	mov	r0, r3
 8012cc8:	f006 ff8e 	bl	8019be8 <memset>
 8012ccc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012cd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012cd2:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8012cd6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8012cd8:	2500      	movs	r5, #0
 8012cda:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8012cde:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8012ce0:	f8ca 5030 	str.w	r5, [sl, #48]	@ 0x30
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	f040 80a9 	bne.w	8012e3c <rcl_wait_set_resize+0x304>
 8012cea:	b128      	cbz	r0, 8012cf8 <rcl_wait_set_resize+0x1c0>
 8012cec:	4631      	mov	r1, r6
 8012cee:	47b8      	blx	r7
 8012cf0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012cf2:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012cf6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012cf8:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8012cfc:	b128      	cbz	r0, 8012d0a <rcl_wait_set_resize+0x1d2>
 8012cfe:	4631      	mov	r1, r6
 8012d00:	47b8      	blx	r7
 8012d02:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012d04:	2200      	movs	r2, #0
 8012d06:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
 8012d0a:	2000      	movs	r0, #0
 8012d0c:	b003      	add	sp, #12
 8012d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d12:	b120      	cbz	r0, 8012d1e <rcl_wait_set_resize+0x1e6>
 8012d14:	4649      	mov	r1, r9
 8012d16:	47d8      	blx	fp
 8012d18:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012d1c:	6027      	str	r7, [r4, #0]
 8012d1e:	f8da 0008 	ldr.w	r0, [sl, #8]
 8012d22:	2800      	cmp	r0, #0
 8012d24:	f43f af4c 	beq.w	8012bc0 <rcl_wait_set_resize+0x88>
 8012d28:	4649      	mov	r1, r9
 8012d2a:	47d8      	blx	fp
 8012d2c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012d30:	2300      	movs	r3, #0
 8012d32:	e9ca 3301 	strd	r3, r3, [sl, #4]
 8012d36:	e743      	b.n	8012bc0 <rcl_wait_set_resize+0x88>
 8012d38:	4642      	mov	r2, r8
 8012d3a:	ea4f 0885 	mov.w	r8, r5, lsl #2
 8012d3e:	4641      	mov	r1, r8
 8012d40:	4798      	blx	r3
 8012d42:	60a0      	str	r0, [r4, #8]
 8012d44:	b350      	cbz	r0, 8012d9c <rcl_wait_set_resize+0x264>
 8012d46:	4642      	mov	r2, r8
 8012d48:	4639      	mov	r1, r7
 8012d4a:	f006 ff4d 	bl	8019be8 <memset>
 8012d4e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012d52:	60e5      	str	r5, [r4, #12]
 8012d54:	2700      	movs	r7, #0
 8012d56:	19ad      	adds	r5, r5, r6
 8012d58:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012d5c:	f8da 0014 	ldr.w	r0, [sl, #20]
 8012d60:	f8ca 7010 	str.w	r7, [sl, #16]
 8012d64:	f43f af48 	beq.w	8012bf8 <rcl_wait_set_resize+0xc0>
 8012d68:	00ad      	lsls	r5, r5, #2
 8012d6a:	4642      	mov	r2, r8
 8012d6c:	f8da 3050 	ldr.w	r3, [sl, #80]	@ 0x50
 8012d70:	4629      	mov	r1, r5
 8012d72:	4798      	blx	r3
 8012d74:	4680      	mov	r8, r0
 8012d76:	f8ca 0014 	str.w	r0, [sl, #20]
 8012d7a:	2800      	cmp	r0, #0
 8012d7c:	f000 8085 	beq.w	8012e8a <rcl_wait_set_resize+0x352>
 8012d80:	462a      	mov	r2, r5
 8012d82:	4639      	mov	r1, r7
 8012d84:	f006 ff30 	bl	8019be8 <memset>
 8012d88:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012d8c:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012d90:	e73d      	b.n	8012c0e <rcl_wait_set_resize+0xd6>
 8012d92:	6820      	ldr	r0, [r4, #0]
 8012d94:	4649      	mov	r1, r9
 8012d96:	47d8      	blx	fp
 8012d98:	e9c4 7700 	strd	r7, r7, [r4]
 8012d9c:	200a      	movs	r0, #10
 8012d9e:	b003      	add	sp, #12
 8012da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012da4:	4642      	mov	r2, r8
 8012da6:	ea4f 0886 	mov.w	r8, r6, lsl #2
 8012daa:	4641      	mov	r1, r8
 8012dac:	47b8      	blx	r7
 8012dae:	6120      	str	r0, [r4, #16]
 8012db0:	2800      	cmp	r0, #0
 8012db2:	d0f3      	beq.n	8012d9c <rcl_wait_set_resize+0x264>
 8012db4:	4642      	mov	r2, r8
 8012db6:	4629      	mov	r1, r5
 8012db8:	f006 ff16 	bl	8019be8 <memset>
 8012dbc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012dc0:	6166      	str	r6, [r4, #20]
 8012dc2:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8012dc6:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012dca:	e734      	b.n	8012c36 <rcl_wait_set_resize+0xfe>
 8012dcc:	009e      	lsls	r6, r3, #2
 8012dce:	4642      	mov	r2, r8
 8012dd0:	4631      	mov	r1, r6
 8012dd2:	47b8      	blx	r7
 8012dd4:	61a0      	str	r0, [r4, #24]
 8012dd6:	2800      	cmp	r0, #0
 8012dd8:	d0e0      	beq.n	8012d9c <rcl_wait_set_resize+0x264>
 8012dda:	4632      	mov	r2, r6
 8012ddc:	4629      	mov	r1, r5
 8012dde:	f006 ff03 	bl	8019be8 <memset>
 8012de2:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012de6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012de8:	61e3      	str	r3, [r4, #28]
 8012dea:	f8da 0020 	ldr.w	r0, [sl, #32]
 8012dee:	f8ca 501c 	str.w	r5, [sl, #28]
 8012df2:	4642      	mov	r2, r8
 8012df4:	4631      	mov	r1, r6
 8012df6:	47b8      	blx	r7
 8012df8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012dfa:	f8ca 0020 	str.w	r0, [sl, #32]
 8012dfe:	6a1f      	ldr	r7, [r3, #32]
 8012e00:	2f00      	cmp	r7, #0
 8012e02:	d053      	beq.n	8012eac <rcl_wait_set_resize+0x374>
 8012e04:	4632      	mov	r2, r6
 8012e06:	4629      	mov	r1, r5
 8012e08:	4638      	mov	r0, r7
 8012e0a:	f006 feed 	bl	8019be8 <memset>
 8012e0e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012e12:	e72a      	b.n	8012c6a <rcl_wait_set_resize+0x132>
 8012e14:	b128      	cbz	r0, 8012e22 <rcl_wait_set_resize+0x2ea>
 8012e16:	4631      	mov	r1, r6
 8012e18:	47b8      	blx	r7
 8012e1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012e1c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012e20:	6223      	str	r3, [r4, #32]
 8012e22:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8012e26:	2800      	cmp	r0, #0
 8012e28:	f43f af52 	beq.w	8012cd0 <rcl_wait_set_resize+0x198>
 8012e2c:	4631      	mov	r1, r6
 8012e2e:	47b8      	blx	r7
 8012e30:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012e34:	2300      	movs	r3, #0
 8012e36:	e9ca 330a 	strd	r3, r3, [sl, #40]	@ 0x28
 8012e3a:	e749      	b.n	8012cd0 <rcl_wait_set_resize+0x198>
 8012e3c:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8012e40:	4632      	mov	r2, r6
 8012e42:	4649      	mov	r1, r9
 8012e44:	47c0      	blx	r8
 8012e46:	62a0      	str	r0, [r4, #40]	@ 0x28
 8012e48:	2800      	cmp	r0, #0
 8012e4a:	d0a7      	beq.n	8012d9c <rcl_wait_set_resize+0x264>
 8012e4c:	464a      	mov	r2, r9
 8012e4e:	4629      	mov	r1, r5
 8012e50:	f006 feca 	bl	8019be8 <memset>
 8012e54:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012e58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012e5a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012e5c:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8012e60:	f8ca 5034 	str.w	r5, [sl, #52]	@ 0x34
 8012e64:	4632      	mov	r2, r6
 8012e66:	4649      	mov	r1, r9
 8012e68:	47c0      	blx	r8
 8012e6a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012e6c:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8012e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012e72:	b34b      	cbz	r3, 8012ec8 <rcl_wait_set_resize+0x390>
 8012e74:	464a      	mov	r2, r9
 8012e76:	4629      	mov	r1, r5
 8012e78:	4618      	mov	r0, r3
 8012e7a:	f006 feb5 	bl	8019be8 <memset>
 8012e7e:	e744      	b.n	8012d0a <rcl_wait_set_resize+0x1d2>
 8012e80:	200b      	movs	r0, #11
 8012e82:	4770      	bx	lr
 8012e84:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012e88:	e789      	b.n	8012d9e <rcl_wait_set_resize+0x266>
 8012e8a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012e8c:	68a0      	ldr	r0, [r4, #8]
 8012e8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012e90:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8012e92:	4790      	blx	r2
 8012e94:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012e96:	6920      	ldr	r0, [r4, #16]
 8012e98:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012e9a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8012e9c:	f8c4 800c 	str.w	r8, [r4, #12]
 8012ea0:	f8c4 8008 	str.w	r8, [r4, #8]
 8012ea4:	4790      	blx	r2
 8012ea6:	e9c4 8804 	strd	r8, r8, [r4, #16]
 8012eaa:	e777      	b.n	8012d9c <rcl_wait_set_resize+0x264>
 8012eac:	69a0      	ldr	r0, [r4, #24]
 8012eae:	4641      	mov	r1, r8
 8012eb0:	47c8      	blx	r9
 8012eb2:	e9c4 7706 	strd	r7, r7, [r4, #24]
 8012eb6:	e771      	b.n	8012d9c <rcl_wait_set_resize+0x264>
 8012eb8:	6a20      	ldr	r0, [r4, #32]
 8012eba:	9301      	str	r3, [sp, #4]
 8012ebc:	4631      	mov	r1, r6
 8012ebe:	47b8      	blx	r7
 8012ec0:	9b01      	ldr	r3, [sp, #4]
 8012ec2:	e9c4 3308 	strd	r3, r3, [r4, #32]
 8012ec6:	e769      	b.n	8012d9c <rcl_wait_set_resize+0x264>
 8012ec8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8012eca:	9301      	str	r3, [sp, #4]
 8012ecc:	4631      	mov	r1, r6
 8012ece:	47b8      	blx	r7
 8012ed0:	9b01      	ldr	r3, [sp, #4]
 8012ed2:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8012ed6:	e761      	b.n	8012d9c <rcl_wait_set_resize+0x264>

08012ed8 <rcl_wait_set_init>:
 8012ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012edc:	b084      	sub	sp, #16
 8012ede:	4604      	mov	r4, r0
 8012ee0:	a810      	add	r0, sp, #64	@ 0x40
 8012ee2:	460d      	mov	r5, r1
 8012ee4:	4690      	mov	r8, r2
 8012ee6:	461f      	mov	r7, r3
 8012ee8:	f7f9 fafa 	bl	800c4e0 <rcutils_allocator_is_valid>
 8012eec:	2800      	cmp	r0, #0
 8012eee:	d068      	beq.n	8012fc2 <rcl_wait_set_init+0xea>
 8012ef0:	2c00      	cmp	r4, #0
 8012ef2:	d066      	beq.n	8012fc2 <rcl_wait_set_init+0xea>
 8012ef4:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8012ef6:	b126      	cbz	r6, 8012f02 <rcl_wait_set_init+0x2a>
 8012ef8:	2564      	movs	r5, #100	@ 0x64
 8012efa:	4628      	mov	r0, r5
 8012efc:	b004      	add	sp, #16
 8012efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d05c      	beq.n	8012fc2 <rcl_wait_set_init+0xea>
 8012f08:	4618      	mov	r0, r3
 8012f0a:	f7fe f9a5 	bl	8011258 <rcl_context_is_valid>
 8012f0e:	2800      	cmp	r0, #0
 8012f10:	d05c      	beq.n	8012fcc <rcl_wait_set_init+0xf4>
 8012f12:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012f14:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8012f16:	205c      	movs	r0, #92	@ 0x5c
 8012f18:	4798      	blx	r3
 8012f1a:	6320      	str	r0, [r4, #48]	@ 0x30
 8012f1c:	2800      	cmp	r0, #0
 8012f1e:	d059      	beq.n	8012fd4 <rcl_wait_set_init+0xfc>
 8012f20:	4631      	mov	r1, r6
 8012f22:	225c      	movs	r2, #92	@ 0x5c
 8012f24:	f006 fe60 	bl	8019be8 <memset>
 8012f28:	f8d4 9030 	ldr.w	r9, [r4, #48]	@ 0x30
 8012f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012f2e:	f8c9 3044 	str.w	r3, [r9, #68]	@ 0x44
 8012f32:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8012f36:	eb03 0e02 	add.w	lr, r3, r2
 8012f3a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f3c:	449e      	add	lr, r3
 8012f3e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012f40:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8012f44:	f8d3 a000 	ldr.w	sl, [r3]
 8012f48:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012f4c:	e9c9 6601 	strd	r6, r6, [r9, #4]
 8012f50:	e9c9 6604 	strd	r6, r6, [r9, #16]
 8012f54:	e9c9 6607 	strd	r6, r6, [r9, #28]
 8012f58:	e9c9 660a 	strd	r6, r6, [r9, #40]	@ 0x28
 8012f5c:	e9c9 660d 	strd	r6, r6, [r9, #52]	@ 0x34
 8012f60:	f109 0648 	add.w	r6, r9, #72	@ 0x48
 8012f64:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8012f66:	44c6      	add	lr, r8
 8012f68:	f8dc 3000 	ldr.w	r3, [ip]
 8012f6c:	6033      	str	r3, [r6, #0]
 8012f6e:	eb0e 0145 	add.w	r1, lr, r5, lsl #1
 8012f72:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8012f76:	f002 feb1 	bl	8015cdc <rmw_create_wait_set>
 8012f7a:	f8c9 003c 	str.w	r0, [r9, #60]	@ 0x3c
 8012f7e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012f80:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8012f82:	b32b      	cbz	r3, 8012fd0 <rcl_wait_set_init+0xf8>
 8012f84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012f86:	9302      	str	r3, [sp, #8]
 8012f88:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012f8a:	9301      	str	r3, [sp, #4]
 8012f8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f8e:	9300      	str	r3, [sp, #0]
 8012f90:	4629      	mov	r1, r5
 8012f92:	463b      	mov	r3, r7
 8012f94:	4642      	mov	r2, r8
 8012f96:	4620      	mov	r0, r4
 8012f98:	f7ff fdce 	bl	8012b38 <rcl_wait_set_resize>
 8012f9c:	4605      	mov	r5, r0
 8012f9e:	2800      	cmp	r0, #0
 8012fa0:	d0ab      	beq.n	8012efa <rcl_wait_set_init+0x22>
 8012fa2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012fa4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8012fa6:	b133      	cbz	r3, 8012fb6 <rcl_wait_set_init+0xde>
 8012fa8:	4618      	mov	r0, r3
 8012faa:	f002 fea1 	bl	8015cf0 <rmw_destroy_wait_set>
 8012fae:	b198      	cbz	r0, 8012fd8 <rcl_wait_set_init+0x100>
 8012fb0:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012fb2:	f44f 7561 	mov.w	r5, #900	@ 0x384
 8012fb6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012fb8:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8012fba:	4798      	blx	r3
 8012fbc:	2300      	movs	r3, #0
 8012fbe:	6323      	str	r3, [r4, #48]	@ 0x30
 8012fc0:	e79b      	b.n	8012efa <rcl_wait_set_init+0x22>
 8012fc2:	250b      	movs	r5, #11
 8012fc4:	4628      	mov	r0, r5
 8012fc6:	b004      	add	sp, #16
 8012fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fcc:	2565      	movs	r5, #101	@ 0x65
 8012fce:	e794      	b.n	8012efa <rcl_wait_set_init+0x22>
 8012fd0:	250a      	movs	r5, #10
 8012fd2:	e7f0      	b.n	8012fb6 <rcl_wait_set_init+0xde>
 8012fd4:	250a      	movs	r5, #10
 8012fd6:	e790      	b.n	8012efa <rcl_wait_set_init+0x22>
 8012fd8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012fda:	e7ec      	b.n	8012fb6 <rcl_wait_set_init+0xde>

08012fdc <rcl_wait_set_add_guard_condition>:
 8012fdc:	b318      	cbz	r0, 8013026 <rcl_wait_set_add_guard_condition+0x4a>
 8012fde:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8012fe0:	b570      	push	{r4, r5, r6, lr}
 8012fe2:	4604      	mov	r4, r0
 8012fe4:	b30b      	cbz	r3, 801302a <rcl_wait_set_add_guard_condition+0x4e>
 8012fe6:	b319      	cbz	r1, 8013030 <rcl_wait_set_add_guard_condition+0x54>
 8012fe8:	68dd      	ldr	r5, [r3, #12]
 8012fea:	68c0      	ldr	r0, [r0, #12]
 8012fec:	4285      	cmp	r5, r0
 8012fee:	d217      	bcs.n	8013020 <rcl_wait_set_add_guard_condition+0x44>
 8012ff0:	68a0      	ldr	r0, [r4, #8]
 8012ff2:	1c6e      	adds	r6, r5, #1
 8012ff4:	60de      	str	r6, [r3, #12]
 8012ff6:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8012ffa:	b102      	cbz	r2, 8012ffe <rcl_wait_set_add_guard_condition+0x22>
 8012ffc:	6015      	str	r5, [r2, #0]
 8012ffe:	4608      	mov	r0, r1
 8013000:	f005 fc36 	bl	8018870 <rcl_guard_condition_get_rmw_handle>
 8013004:	b150      	cbz	r0, 801301c <rcl_wait_set_add_guard_condition+0x40>
 8013006:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8013008:	6842      	ldr	r2, [r0, #4]
 801300a:	695b      	ldr	r3, [r3, #20]
 801300c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013010:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8013012:	6913      	ldr	r3, [r2, #16]
 8013014:	3301      	adds	r3, #1
 8013016:	2000      	movs	r0, #0
 8013018:	6113      	str	r3, [r2, #16]
 801301a:	bd70      	pop	{r4, r5, r6, pc}
 801301c:	2001      	movs	r0, #1
 801301e:	bd70      	pop	{r4, r5, r6, pc}
 8013020:	f240 3086 	movw	r0, #902	@ 0x386
 8013024:	bd70      	pop	{r4, r5, r6, pc}
 8013026:	200b      	movs	r0, #11
 8013028:	4770      	bx	lr
 801302a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801302e:	bd70      	pop	{r4, r5, r6, pc}
 8013030:	200b      	movs	r0, #11
 8013032:	bd70      	pop	{r4, r5, r6, pc}

08013034 <rcl_wait_set_add_timer>:
 8013034:	b328      	cbz	r0, 8013082 <rcl_wait_set_add_timer+0x4e>
 8013036:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8013038:	b570      	push	{r4, r5, r6, lr}
 801303a:	4604      	mov	r4, r0
 801303c:	b31b      	cbz	r3, 8013086 <rcl_wait_set_add_timer+0x52>
 801303e:	b329      	cbz	r1, 801308c <rcl_wait_set_add_timer+0x58>
 8013040:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8013042:	6965      	ldr	r5, [r4, #20]
 8013044:	42a8      	cmp	r0, r5
 8013046:	d219      	bcs.n	801307c <rcl_wait_set_add_timer+0x48>
 8013048:	6925      	ldr	r5, [r4, #16]
 801304a:	1c46      	adds	r6, r0, #1
 801304c:	641e      	str	r6, [r3, #64]	@ 0x40
 801304e:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 8013052:	b102      	cbz	r2, 8013056 <rcl_wait_set_add_timer+0x22>
 8013054:	6010      	str	r0, [r2, #0]
 8013056:	4608      	mov	r0, r1
 8013058:	f7ff fbea 	bl	8012830 <rcl_timer_get_guard_condition>
 801305c:	b160      	cbz	r0, 8013078 <rcl_wait_set_add_timer+0x44>
 801305e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8013060:	68e3      	ldr	r3, [r4, #12]
 8013062:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 8013064:	3b01      	subs	r3, #1
 8013066:	441d      	add	r5, r3
 8013068:	f005 fc02 	bl	8018870 <rcl_guard_condition_get_rmw_handle>
 801306c:	b180      	cbz	r0, 8013090 <rcl_wait_set_add_timer+0x5c>
 801306e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8013070:	6842      	ldr	r2, [r0, #4]
 8013072:	695b      	ldr	r3, [r3, #20]
 8013074:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013078:	2000      	movs	r0, #0
 801307a:	bd70      	pop	{r4, r5, r6, pc}
 801307c:	f240 3086 	movw	r0, #902	@ 0x386
 8013080:	bd70      	pop	{r4, r5, r6, pc}
 8013082:	200b      	movs	r0, #11
 8013084:	4770      	bx	lr
 8013086:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801308a:	bd70      	pop	{r4, r5, r6, pc}
 801308c:	200b      	movs	r0, #11
 801308e:	bd70      	pop	{r4, r5, r6, pc}
 8013090:	2001      	movs	r0, #1
 8013092:	bd70      	pop	{r4, r5, r6, pc}

08013094 <rcl_wait_set_add_client>:
 8013094:	b318      	cbz	r0, 80130de <rcl_wait_set_add_client+0x4a>
 8013096:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8013098:	b570      	push	{r4, r5, r6, lr}
 801309a:	4604      	mov	r4, r0
 801309c:	b30b      	cbz	r3, 80130e2 <rcl_wait_set_add_client+0x4e>
 801309e:	b319      	cbz	r1, 80130e8 <rcl_wait_set_add_client+0x54>
 80130a0:	699d      	ldr	r5, [r3, #24]
 80130a2:	69c0      	ldr	r0, [r0, #28]
 80130a4:	4285      	cmp	r5, r0
 80130a6:	d217      	bcs.n	80130d8 <rcl_wait_set_add_client+0x44>
 80130a8:	69a0      	ldr	r0, [r4, #24]
 80130aa:	1c6e      	adds	r6, r5, #1
 80130ac:	619e      	str	r6, [r3, #24]
 80130ae:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80130b2:	b102      	cbz	r2, 80130b6 <rcl_wait_set_add_client+0x22>
 80130b4:	6015      	str	r5, [r2, #0]
 80130b6:	4608      	mov	r0, r1
 80130b8:	f7fd ffe6 	bl	8011088 <rcl_client_get_rmw_handle>
 80130bc:	b150      	cbz	r0, 80130d4 <rcl_wait_set_add_client+0x40>
 80130be:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80130c0:	6842      	ldr	r2, [r0, #4]
 80130c2:	6a1b      	ldr	r3, [r3, #32]
 80130c4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80130c8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80130ca:	69d3      	ldr	r3, [r2, #28]
 80130cc:	3301      	adds	r3, #1
 80130ce:	2000      	movs	r0, #0
 80130d0:	61d3      	str	r3, [r2, #28]
 80130d2:	bd70      	pop	{r4, r5, r6, pc}
 80130d4:	2001      	movs	r0, #1
 80130d6:	bd70      	pop	{r4, r5, r6, pc}
 80130d8:	f240 3086 	movw	r0, #902	@ 0x386
 80130dc:	bd70      	pop	{r4, r5, r6, pc}
 80130de:	200b      	movs	r0, #11
 80130e0:	4770      	bx	lr
 80130e2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80130e6:	bd70      	pop	{r4, r5, r6, pc}
 80130e8:	200b      	movs	r0, #11
 80130ea:	bd70      	pop	{r4, r5, r6, pc}

080130ec <rcl_wait_set_add_service>:
 80130ec:	b318      	cbz	r0, 8013136 <rcl_wait_set_add_service+0x4a>
 80130ee:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80130f0:	b570      	push	{r4, r5, r6, lr}
 80130f2:	4604      	mov	r4, r0
 80130f4:	b30b      	cbz	r3, 801313a <rcl_wait_set_add_service+0x4e>
 80130f6:	b319      	cbz	r1, 8013140 <rcl_wait_set_add_service+0x54>
 80130f8:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 80130fa:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80130fc:	4285      	cmp	r5, r0
 80130fe:	d217      	bcs.n	8013130 <rcl_wait_set_add_service+0x44>
 8013100:	6a20      	ldr	r0, [r4, #32]
 8013102:	1c6e      	adds	r6, r5, #1
 8013104:	625e      	str	r6, [r3, #36]	@ 0x24
 8013106:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801310a:	b102      	cbz	r2, 801310e <rcl_wait_set_add_service+0x22>
 801310c:	6015      	str	r5, [r2, #0]
 801310e:	4608      	mov	r0, r1
 8013110:	f7fe fd88 	bl	8011c24 <rcl_service_get_rmw_handle>
 8013114:	b150      	cbz	r0, 801312c <rcl_wait_set_add_service+0x40>
 8013116:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8013118:	6842      	ldr	r2, [r0, #4]
 801311a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801311c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013120:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8013122:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8013124:	3301      	adds	r3, #1
 8013126:	2000      	movs	r0, #0
 8013128:	6293      	str	r3, [r2, #40]	@ 0x28
 801312a:	bd70      	pop	{r4, r5, r6, pc}
 801312c:	2001      	movs	r0, #1
 801312e:	bd70      	pop	{r4, r5, r6, pc}
 8013130:	f240 3086 	movw	r0, #902	@ 0x386
 8013134:	bd70      	pop	{r4, r5, r6, pc}
 8013136:	200b      	movs	r0, #11
 8013138:	4770      	bx	lr
 801313a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801313e:	bd70      	pop	{r4, r5, r6, pc}
 8013140:	200b      	movs	r0, #11
 8013142:	bd70      	pop	{r4, r5, r6, pc}
 8013144:	0000      	movs	r0, r0
	...

08013148 <rcl_wait>:
 8013148:	2800      	cmp	r0, #0
 801314a:	f000 81d4 	beq.w	80134f6 <rcl_wait+0x3ae>
 801314e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013152:	ed2d 8b02 	vpush	{d8}
 8013156:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 8013158:	b099      	sub	sp, #100	@ 0x64
 801315a:	4604      	mov	r4, r0
 801315c:	2d00      	cmp	r5, #0
 801315e:	f000 8178 	beq.w	8013452 <rcl_wait+0x30a>
 8013162:	461f      	mov	r7, r3
 8013164:	6843      	ldr	r3, [r0, #4]
 8013166:	4690      	mov	r8, r2
 8013168:	2b00      	cmp	r3, #0
 801316a:	f000 809b 	beq.w	80132a4 <rcl_wait+0x15c>
 801316e:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 8013170:	2e00      	cmp	r6, #0
 8013172:	f000 80b2 	beq.w	80132da <rcl_wait+0x192>
 8013176:	2100      	movs	r1, #0
 8013178:	468c      	mov	ip, r1
 801317a:	460a      	mov	r2, r1
 801317c:	46a6      	mov	lr, r4
 801317e:	f8de 3010 	ldr.w	r3, [lr, #16]
 8013182:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013186:	b173      	cbz	r3, 80131a6 <rcl_wait+0x5e>
 8013188:	f8de 300c 	ldr.w	r3, [lr, #12]
 801318c:	6968      	ldr	r0, [r5, #20]
 801318e:	440b      	add	r3, r1
 8013190:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8013194:	b13c      	cbz	r4, 80131a6 <rcl_wait+0x5e>
 8013196:	692b      	ldr	r3, [r5, #16]
 8013198:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 801319c:	3301      	adds	r3, #1
 801319e:	612b      	str	r3, [r5, #16]
 80131a0:	f8de 5030 	ldr.w	r5, [lr, #48]	@ 0x30
 80131a4:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 80131a6:	3101      	adds	r1, #1
 80131a8:	f14c 0c00 	adc.w	ip, ip, #0
 80131ac:	42b1      	cmp	r1, r6
 80131ae:	f17c 0300 	sbcs.w	r3, ip, #0
 80131b2:	d3e4      	bcc.n	801317e <rcl_wait+0x36>
 80131b4:	ed9f 8baa 	vldr	d8, [pc, #680]	@ 8013460 <rcl_wait+0x318>
 80131b8:	ea58 0307 	orrs.w	r3, r8, r7
 80131bc:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
 80131c0:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
 80131c4:	ed8d 8b12 	vstr	d8, [sp, #72]	@ 0x48
 80131c8:	ed8d 8b14 	vstr	d8, [sp, #80]	@ 0x50
 80131cc:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 80131d0:	4674      	mov	r4, lr
 80131d2:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 80131d6:	f000 8094 	beq.w	8013302 <rcl_wait+0x1ba>
 80131da:	2e00      	cmp	r6, #0
 80131dc:	f000 8145 	beq.w	801346a <rcl_wait+0x322>
 80131e0:	2500      	movs	r5, #0
 80131e2:	46bb      	mov	fp, r7
 80131e4:	e02c      	b.n	8013240 <rcl_wait+0xf8>
 80131e6:	6923      	ldr	r3, [r4, #16]
 80131e8:	f853 0009 	ldr.w	r0, [r3, r9]
 80131ec:	a908      	add	r1, sp, #32
 80131ee:	ed8d 8b08 	vstr	d8, [sp, #32]
 80131f2:	f7ff fafb 	bl	80127ec <rcl_timer_get_next_call_time>
 80131f6:	f240 3321 	movw	r3, #801	@ 0x321
 80131fa:	4298      	cmp	r0, r3
 80131fc:	f000 80bb 	beq.w	8013376 <rcl_wait+0x22e>
 8013200:	2800      	cmp	r0, #0
 8013202:	d165      	bne.n	80132d0 <rcl_wait+0x188>
 8013204:	e9dd 6707 	ldrd	r6, r7, [sp, #28]
 8013208:	7830      	ldrb	r0, [r6, #0]
 801320a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801320c:	ab18      	add	r3, sp, #96	@ 0x60
 801320e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8013212:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8013216:	9205      	str	r2, [sp, #20]
 8013218:	f853 2c20 	ldr.w	r2, [r3, #-32]
 801321c:	4297      	cmp	r7, r2
 801321e:	9a05      	ldr	r2, [sp, #20]
 8013220:	eb71 0202 	sbcs.w	r2, r1, r2
 8013224:	da06      	bge.n	8013234 <rcl_wait+0xec>
 8013226:	e943 7108 	strd	r7, r1, [r3, #-32]
 801322a:	ab18      	add	r3, sp, #96	@ 0x60
 801322c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013230:	f840 6c30 	str.w	r6, [r0, #-48]
 8013234:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8013236:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
 8013238:	3501      	adds	r5, #1
 801323a:	42b5      	cmp	r5, r6
 801323c:	f080 8114 	bcs.w	8013468 <rcl_wait+0x320>
 8013240:	6923      	ldr	r3, [r4, #16]
 8013242:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013246:	ea4f 0985 	mov.w	r9, r5, lsl #2
 801324a:	2800      	cmp	r0, #0
 801324c:	d0f4      	beq.n	8013238 <rcl_wait+0xf0>
 801324e:	a907      	add	r1, sp, #28
 8013250:	f7ff f9f8 	bl	8012644 <rcl_timer_clock>
 8013254:	4603      	mov	r3, r0
 8013256:	2800      	cmp	r0, #0
 8013258:	f040 8141 	bne.w	80134de <rcl_wait+0x396>
 801325c:	9807      	ldr	r0, [sp, #28]
 801325e:	7802      	ldrb	r2, [r0, #0]
 8013260:	2a01      	cmp	r2, #1
 8013262:	d1c0      	bne.n	80131e6 <rcl_wait+0x9e>
 8013264:	f10d 011b 	add.w	r1, sp, #27
 8013268:	f88d 301b 	strb.w	r3, [sp, #27]
 801326c:	f7fe ffba 	bl	80121e4 <rcl_is_enabled_ros_time_override>
 8013270:	4602      	mov	r2, r0
 8013272:	2800      	cmp	r0, #0
 8013274:	f040 8133 	bne.w	80134de <rcl_wait+0x396>
 8013278:	6923      	ldr	r3, [r4, #16]
 801327a:	f89d 101b 	ldrb.w	r1, [sp, #27]
 801327e:	f853 0009 	ldr.w	r0, [r3, r9]
 8013282:	2900      	cmp	r1, #0
 8013284:	d0b0      	beq.n	80131e8 <rcl_wait+0xa0>
 8013286:	ae08      	add	r6, sp, #32
 8013288:	4631      	mov	r1, r6
 801328a:	f88d 2020 	strb.w	r2, [sp, #32]
 801328e:	f7ff fa73 	bl	8012778 <rcl_timer_is_ready>
 8013292:	2800      	cmp	r0, #0
 8013294:	f040 8123 	bne.w	80134de <rcl_wait+0x396>
 8013298:	f89d 3020 	ldrb.w	r3, [sp, #32]
 801329c:	2b00      	cmp	r3, #0
 801329e:	d0c9      	beq.n	8013234 <rcl_wait+0xec>
 80132a0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80132a2:	e02f      	b.n	8013304 <rcl_wait+0x1bc>
 80132a4:	68c3      	ldr	r3, [r0, #12]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	f47f af61 	bne.w	801316e <rcl_wait+0x26>
 80132ac:	6943      	ldr	r3, [r0, #20]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	f47f af5d 	bne.w	801316e <rcl_wait+0x26>
 80132b4:	69c3      	ldr	r3, [r0, #28]
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	f47f af59 	bne.w	801316e <rcl_wait+0x26>
 80132bc:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80132be:	2b00      	cmp	r3, #0
 80132c0:	f47f af55 	bne.w	801316e <rcl_wait+0x26>
 80132c4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	f47f af51 	bne.w	801316e <rcl_wait+0x26>
 80132cc:	f240 3085 	movw	r0, #901	@ 0x385
 80132d0:	b019      	add	sp, #100	@ 0x64
 80132d2:	ecbd 8b02 	vpop	{d8}
 80132d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132da:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80132de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80132e2:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 80132e6:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 80132ea:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 80132ee:	ea58 0307 	orrs.w	r3, r8, r7
 80132f2:	e9cd 660c 	strd	r6, r6, [sp, #48]	@ 0x30
 80132f6:	e9cd 660e 	strd	r6, r6, [sp, #56]	@ 0x38
 80132fa:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 80132fe:	f040 80b4 	bne.w	801346a <rcl_wait+0x322>
 8013302:	ae08      	add	r6, sp, #32
 8013304:	2200      	movs	r2, #0
 8013306:	2300      	movs	r3, #0
 8013308:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801330c:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8013310:	9602      	str	r6, [sp, #8]
 8013312:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 8013314:	f105 0334 	add.w	r3, r5, #52	@ 0x34
 8013318:	e9cd 3200 	strd	r3, r2, [sp]
 801331c:	f105 0110 	add.w	r1, r5, #16
 8013320:	f105 031c 	add.w	r3, r5, #28
 8013324:	f105 0228 	add.w	r2, r5, #40	@ 0x28
 8013328:	1d28      	adds	r0, r5, #4
 801332a:	f002 fb55 	bl	80159d8 <rmw_wait>
 801332e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8013330:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013332:	4680      	mov	r8, r0
 8013334:	b332      	cbz	r2, 8013384 <rcl_wait+0x23c>
 8013336:	2500      	movs	r5, #0
 8013338:	462f      	mov	r7, r5
 801333a:	462e      	mov	r6, r5
 801333c:	e007      	b.n	801334e <rcl_wait+0x206>
 801333e:	6922      	ldr	r2, [r4, #16]
 8013340:	f842 3009 	str.w	r3, [r2, r9]
 8013344:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8013346:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013348:	3501      	adds	r5, #1
 801334a:	4295      	cmp	r5, r2
 801334c:	d21b      	bcs.n	8013386 <rcl_wait+0x23e>
 801334e:	6920      	ldr	r0, [r4, #16]
 8013350:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8013354:	a907      	add	r1, sp, #28
 8013356:	ea4f 0985 	mov.w	r9, r5, lsl #2
 801335a:	2800      	cmp	r0, #0
 801335c:	d0f4      	beq.n	8013348 <rcl_wait+0x200>
 801335e:	f88d 601c 	strb.w	r6, [sp, #28]
 8013362:	f7ff fa09 	bl	8012778 <rcl_timer_is_ready>
 8013366:	2800      	cmp	r0, #0
 8013368:	d1b2      	bne.n	80132d0 <rcl_wait+0x188>
 801336a:	f89d 301c 	ldrb.w	r3, [sp, #28]
 801336e:	2b00      	cmp	r3, #0
 8013370:	d0e5      	beq.n	801333e <rcl_wait+0x1f6>
 8013372:	461f      	mov	r7, r3
 8013374:	e7e6      	b.n	8013344 <rcl_wait+0x1fc>
 8013376:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8013378:	6923      	ldr	r3, [r4, #16]
 801337a:	6c16      	ldr	r6, [r2, #64]	@ 0x40
 801337c:	2200      	movs	r2, #0
 801337e:	f843 2009 	str.w	r2, [r3, r9]
 8013382:	e759      	b.n	8013238 <rcl_wait+0xf0>
 8013384:	4617      	mov	r7, r2
 8013386:	f038 0002 	bics.w	r0, r8, #2
 801338a:	f040 80a8 	bne.w	80134de <rcl_wait+0x396>
 801338e:	6866      	ldr	r6, [r4, #4]
 8013390:	4602      	mov	r2, r0
 8013392:	b91e      	cbnz	r6, 801339c <rcl_wait+0x254>
 8013394:	e00d      	b.n	80133b2 <rcl_wait+0x26a>
 8013396:	3201      	adds	r2, #1
 8013398:	4296      	cmp	r6, r2
 801339a:	d00a      	beq.n	80133b2 <rcl_wait+0x26a>
 801339c:	6899      	ldr	r1, [r3, #8]
 801339e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80133a2:	2900      	cmp	r1, #0
 80133a4:	d1f7      	bne.n	8013396 <rcl_wait+0x24e>
 80133a6:	6825      	ldr	r5, [r4, #0]
 80133a8:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80133ac:	3201      	adds	r2, #1
 80133ae:	4296      	cmp	r6, r2
 80133b0:	d1f4      	bne.n	801339c <rcl_wait+0x254>
 80133b2:	68e6      	ldr	r6, [r4, #12]
 80133b4:	2200      	movs	r2, #0
 80133b6:	b91e      	cbnz	r6, 80133c0 <rcl_wait+0x278>
 80133b8:	e00d      	b.n	80133d6 <rcl_wait+0x28e>
 80133ba:	3201      	adds	r2, #1
 80133bc:	42b2      	cmp	r2, r6
 80133be:	d00a      	beq.n	80133d6 <rcl_wait+0x28e>
 80133c0:	6959      	ldr	r1, [r3, #20]
 80133c2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80133c6:	2900      	cmp	r1, #0
 80133c8:	d1f7      	bne.n	80133ba <rcl_wait+0x272>
 80133ca:	68a5      	ldr	r5, [r4, #8]
 80133cc:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80133d0:	3201      	adds	r2, #1
 80133d2:	42b2      	cmp	r2, r6
 80133d4:	d1f4      	bne.n	80133c0 <rcl_wait+0x278>
 80133d6:	69e6      	ldr	r6, [r4, #28]
 80133d8:	2200      	movs	r2, #0
 80133da:	b91e      	cbnz	r6, 80133e4 <rcl_wait+0x29c>
 80133dc:	e00d      	b.n	80133fa <rcl_wait+0x2b2>
 80133de:	3201      	adds	r2, #1
 80133e0:	4296      	cmp	r6, r2
 80133e2:	d00a      	beq.n	80133fa <rcl_wait+0x2b2>
 80133e4:	6a19      	ldr	r1, [r3, #32]
 80133e6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80133ea:	2900      	cmp	r1, #0
 80133ec:	d1f7      	bne.n	80133de <rcl_wait+0x296>
 80133ee:	69a5      	ldr	r5, [r4, #24]
 80133f0:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80133f4:	3201      	adds	r2, #1
 80133f6:	4296      	cmp	r6, r2
 80133f8:	d1f4      	bne.n	80133e4 <rcl_wait+0x29c>
 80133fa:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 80133fc:	2200      	movs	r2, #0
 80133fe:	b91e      	cbnz	r6, 8013408 <rcl_wait+0x2c0>
 8013400:	e00d      	b.n	801341e <rcl_wait+0x2d6>
 8013402:	3201      	adds	r2, #1
 8013404:	42b2      	cmp	r2, r6
 8013406:	d00a      	beq.n	801341e <rcl_wait+0x2d6>
 8013408:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801340a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801340e:	2900      	cmp	r1, #0
 8013410:	d1f7      	bne.n	8013402 <rcl_wait+0x2ba>
 8013412:	6a25      	ldr	r5, [r4, #32]
 8013414:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8013418:	3201      	adds	r2, #1
 801341a:	42b2      	cmp	r2, r6
 801341c:	d1f4      	bne.n	8013408 <rcl_wait+0x2c0>
 801341e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013420:	2200      	movs	r2, #0
 8013422:	b91e      	cbnz	r6, 801342c <rcl_wait+0x2e4>
 8013424:	e00d      	b.n	8013442 <rcl_wait+0x2fa>
 8013426:	3201      	adds	r2, #1
 8013428:	42b2      	cmp	r2, r6
 801342a:	d00a      	beq.n	8013442 <rcl_wait+0x2fa>
 801342c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 801342e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8013432:	2900      	cmp	r1, #0
 8013434:	d1f7      	bne.n	8013426 <rcl_wait+0x2de>
 8013436:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8013438:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 801343c:	3201      	adds	r2, #1
 801343e:	42b2      	cmp	r2, r6
 8013440:	d1f4      	bne.n	801342c <rcl_wait+0x2e4>
 8013442:	f1b8 0f02 	cmp.w	r8, #2
 8013446:	f47f af43 	bne.w	80132d0 <rcl_wait+0x188>
 801344a:	f087 0701 	eor.w	r7, r7, #1
 801344e:	0078      	lsls	r0, r7, #1
 8013450:	e73e      	b.n	80132d0 <rcl_wait+0x188>
 8013452:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8013456:	b019      	add	sp, #100	@ 0x64
 8013458:	ecbd 8b02 	vpop	{d8}
 801345c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013460:	ffffffff 	.word	0xffffffff
 8013464:	7fffffff 	.word	0x7fffffff
 8013468:	465f      	mov	r7, fp
 801346a:	f1b8 0f01 	cmp.w	r8, #1
 801346e:	f177 0300 	sbcs.w	r3, r7, #0
 8013472:	db3a      	blt.n	80134ea <rcl_wait+0x3a2>
 8013474:	2601      	movs	r6, #1
 8013476:	ad10      	add	r5, sp, #64	@ 0x40
 8013478:	f10d 0958 	add.w	r9, sp, #88	@ 0x58
 801347c:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 8013480:	a908      	add	r1, sp, #32
 8013482:	b1a0      	cbz	r0, 80134ae <rcl_wait+0x366>
 8013484:	f7fe fea2 	bl	80121cc <rcl_clock_get_now>
 8013488:	2800      	cmp	r0, #0
 801348a:	f47f af21 	bne.w	80132d0 <rcl_wait+0x188>
 801348e:	9a08      	ldr	r2, [sp, #32]
 8013490:	68ab      	ldr	r3, [r5, #8]
 8013492:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013494:	1a9b      	subs	r3, r3, r2
 8013496:	68ea      	ldr	r2, [r5, #12]
 8013498:	eb62 0201 	sbc.w	r2, r2, r1
 801349c:	4598      	cmp	r8, r3
 801349e:	eb77 0102 	sbcs.w	r1, r7, r2
 80134a2:	bfba      	itte	lt
 80134a4:	4643      	movlt	r3, r8
 80134a6:	463a      	movlt	r2, r7
 80134a8:	2601      	movge	r6, #1
 80134aa:	4698      	mov	r8, r3
 80134ac:	4617      	mov	r7, r2
 80134ae:	3508      	adds	r5, #8
 80134b0:	45a9      	cmp	r9, r5
 80134b2:	d1e3      	bne.n	801347c <rcl_wait+0x334>
 80134b4:	2f00      	cmp	r7, #0
 80134b6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80134b8:	bfab      	itete	ge
 80134ba:	4640      	movge	r0, r8
 80134bc:	2000      	movlt	r0, #0
 80134be:	4639      	movge	r1, r7
 80134c0:	2100      	movlt	r1, #0
 80134c2:	2e00      	cmp	r6, #0
 80134c4:	f43f af24 	beq.w	8013310 <rcl_wait+0x1c8>
 80134c8:	a30d      	add	r3, pc, #52	@ (adr r3, 8013500 <rcl_wait+0x3b8>)
 80134ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134ce:	f7ed fbd3 	bl	8000c78 <__aeabi_ldivmod>
 80134d2:	ae08      	add	r6, sp, #32
 80134d4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80134d8:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80134dc:	e718      	b.n	8013310 <rcl_wait+0x1c8>
 80134de:	2001      	movs	r0, #1
 80134e0:	b019      	add	sp, #100	@ 0x64
 80134e2:	ecbd 8b02 	vpop	{d8}
 80134e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134ea:	2600      	movs	r6, #0
 80134ec:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80134f0:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 80134f4:	e7bf      	b.n	8013476 <rcl_wait+0x32e>
 80134f6:	200b      	movs	r0, #11
 80134f8:	4770      	bx	lr
 80134fa:	bf00      	nop
 80134fc:	f3af 8000 	nop.w
 8013500:	3b9aca00 	.word	0x3b9aca00
 8013504:	00000000 	.word	0x00000000

08013508 <rcl_action_take_goal_response>:
 8013508:	b3b0      	cbz	r0, 8013578 <rcl_action_take_goal_response+0x70>
 801350a:	b570      	push	{r4, r5, r6, lr}
 801350c:	4604      	mov	r4, r0
 801350e:	6800      	ldr	r0, [r0, #0]
 8013510:	b368      	cbz	r0, 801356e <rcl_action_take_goal_response+0x66>
 8013512:	460d      	mov	r5, r1
 8013514:	4616      	mov	r6, r2
 8013516:	f7fd fe7b 	bl	8011210 <rcl_client_is_valid>
 801351a:	b330      	cbz	r0, 801356a <rcl_action_take_goal_response+0x62>
 801351c:	6820      	ldr	r0, [r4, #0]
 801351e:	3004      	adds	r0, #4
 8013520:	f7fd fe76 	bl	8011210 <rcl_client_is_valid>
 8013524:	b308      	cbz	r0, 801356a <rcl_action_take_goal_response+0x62>
 8013526:	6820      	ldr	r0, [r4, #0]
 8013528:	3008      	adds	r0, #8
 801352a:	f7fd fe71 	bl	8011210 <rcl_client_is_valid>
 801352e:	b1e0      	cbz	r0, 801356a <rcl_action_take_goal_response+0x62>
 8013530:	6820      	ldr	r0, [r4, #0]
 8013532:	300c      	adds	r0, #12
 8013534:	f7fe fdae 	bl	8012094 <rcl_subscription_is_valid>
 8013538:	b1b8      	cbz	r0, 801356a <rcl_action_take_goal_response+0x62>
 801353a:	6820      	ldr	r0, [r4, #0]
 801353c:	3010      	adds	r0, #16
 801353e:	f7fe fda9 	bl	8012094 <rcl_subscription_is_valid>
 8013542:	b190      	cbz	r0, 801356a <rcl_action_take_goal_response+0x62>
 8013544:	b1b5      	cbz	r5, 8013574 <rcl_action_take_goal_response+0x6c>
 8013546:	b1ae      	cbz	r6, 8013574 <rcl_action_take_goal_response+0x6c>
 8013548:	6820      	ldr	r0, [r4, #0]
 801354a:	4632      	mov	r2, r6
 801354c:	4629      	mov	r1, r5
 801354e:	f7fd fdf3 	bl	8011138 <rcl_take_response>
 8013552:	b148      	cbz	r0, 8013568 <rcl_action_take_goal_response+0x60>
 8013554:	280a      	cmp	r0, #10
 8013556:	d007      	beq.n	8013568 <rcl_action_take_goal_response+0x60>
 8013558:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801355c:	f241 0307 	movw	r3, #4103	@ 0x1007
 8013560:	4290      	cmp	r0, r2
 8013562:	bf0c      	ite	eq
 8013564:	4618      	moveq	r0, r3
 8013566:	2001      	movne	r0, #1
 8013568:	bd70      	pop	{r4, r5, r6, pc}
 801356a:	f7f8 ffe5 	bl	800c538 <rcutils_reset_error>
 801356e:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013572:	bd70      	pop	{r4, r5, r6, pc}
 8013574:	200b      	movs	r0, #11
 8013576:	bd70      	pop	{r4, r5, r6, pc}
 8013578:	f241 0006 	movw	r0, #4102	@ 0x1006
 801357c:	4770      	bx	lr
 801357e:	bf00      	nop

08013580 <rcl_action_send_result_request>:
 8013580:	b378      	cbz	r0, 80135e2 <rcl_action_send_result_request+0x62>
 8013582:	b570      	push	{r4, r5, r6, lr}
 8013584:	4604      	mov	r4, r0
 8013586:	6800      	ldr	r0, [r0, #0]
 8013588:	b330      	cbz	r0, 80135d8 <rcl_action_send_result_request+0x58>
 801358a:	460d      	mov	r5, r1
 801358c:	4616      	mov	r6, r2
 801358e:	f7fd fe3f 	bl	8011210 <rcl_client_is_valid>
 8013592:	b1f8      	cbz	r0, 80135d4 <rcl_action_send_result_request+0x54>
 8013594:	6820      	ldr	r0, [r4, #0]
 8013596:	3004      	adds	r0, #4
 8013598:	f7fd fe3a 	bl	8011210 <rcl_client_is_valid>
 801359c:	b1d0      	cbz	r0, 80135d4 <rcl_action_send_result_request+0x54>
 801359e:	6820      	ldr	r0, [r4, #0]
 80135a0:	3008      	adds	r0, #8
 80135a2:	f7fd fe35 	bl	8011210 <rcl_client_is_valid>
 80135a6:	b1a8      	cbz	r0, 80135d4 <rcl_action_send_result_request+0x54>
 80135a8:	6820      	ldr	r0, [r4, #0]
 80135aa:	300c      	adds	r0, #12
 80135ac:	f7fe fd72 	bl	8012094 <rcl_subscription_is_valid>
 80135b0:	b180      	cbz	r0, 80135d4 <rcl_action_send_result_request+0x54>
 80135b2:	6820      	ldr	r0, [r4, #0]
 80135b4:	3010      	adds	r0, #16
 80135b6:	f7fe fd6d 	bl	8012094 <rcl_subscription_is_valid>
 80135ba:	b158      	cbz	r0, 80135d4 <rcl_action_send_result_request+0x54>
 80135bc:	b17d      	cbz	r5, 80135de <rcl_action_send_result_request+0x5e>
 80135be:	b176      	cbz	r6, 80135de <rcl_action_send_result_request+0x5e>
 80135c0:	6820      	ldr	r0, [r4, #0]
 80135c2:	4632      	mov	r2, r6
 80135c4:	4629      	mov	r1, r5
 80135c6:	3008      	adds	r0, #8
 80135c8:	f7fd fd64 	bl	8011094 <rcl_send_request>
 80135cc:	3800      	subs	r0, #0
 80135ce:	bf18      	it	ne
 80135d0:	2001      	movne	r0, #1
 80135d2:	bd70      	pop	{r4, r5, r6, pc}
 80135d4:	f7f8 ffb0 	bl	800c538 <rcutils_reset_error>
 80135d8:	f241 0006 	movw	r0, #4102	@ 0x1006
 80135dc:	bd70      	pop	{r4, r5, r6, pc}
 80135de:	200b      	movs	r0, #11
 80135e0:	bd70      	pop	{r4, r5, r6, pc}
 80135e2:	f241 0006 	movw	r0, #4102	@ 0x1006
 80135e6:	4770      	bx	lr

080135e8 <rcl_action_take_result_response>:
 80135e8:	2800      	cmp	r0, #0
 80135ea:	d037      	beq.n	801365c <rcl_action_take_result_response+0x74>
 80135ec:	b570      	push	{r4, r5, r6, lr}
 80135ee:	4604      	mov	r4, r0
 80135f0:	6800      	ldr	r0, [r0, #0]
 80135f2:	b370      	cbz	r0, 8013652 <rcl_action_take_result_response+0x6a>
 80135f4:	460d      	mov	r5, r1
 80135f6:	4616      	mov	r6, r2
 80135f8:	f7fd fe0a 	bl	8011210 <rcl_client_is_valid>
 80135fc:	b338      	cbz	r0, 801364e <rcl_action_take_result_response+0x66>
 80135fe:	6820      	ldr	r0, [r4, #0]
 8013600:	3004      	adds	r0, #4
 8013602:	f7fd fe05 	bl	8011210 <rcl_client_is_valid>
 8013606:	b310      	cbz	r0, 801364e <rcl_action_take_result_response+0x66>
 8013608:	6820      	ldr	r0, [r4, #0]
 801360a:	3008      	adds	r0, #8
 801360c:	f7fd fe00 	bl	8011210 <rcl_client_is_valid>
 8013610:	b1e8      	cbz	r0, 801364e <rcl_action_take_result_response+0x66>
 8013612:	6820      	ldr	r0, [r4, #0]
 8013614:	300c      	adds	r0, #12
 8013616:	f7fe fd3d 	bl	8012094 <rcl_subscription_is_valid>
 801361a:	b1c0      	cbz	r0, 801364e <rcl_action_take_result_response+0x66>
 801361c:	6820      	ldr	r0, [r4, #0]
 801361e:	3010      	adds	r0, #16
 8013620:	f7fe fd38 	bl	8012094 <rcl_subscription_is_valid>
 8013624:	b198      	cbz	r0, 801364e <rcl_action_take_result_response+0x66>
 8013626:	b1bd      	cbz	r5, 8013658 <rcl_action_take_result_response+0x70>
 8013628:	b1b6      	cbz	r6, 8013658 <rcl_action_take_result_response+0x70>
 801362a:	6820      	ldr	r0, [r4, #0]
 801362c:	4632      	mov	r2, r6
 801362e:	4629      	mov	r1, r5
 8013630:	3008      	adds	r0, #8
 8013632:	f7fd fd81 	bl	8011138 <rcl_take_response>
 8013636:	b148      	cbz	r0, 801364c <rcl_action_take_result_response+0x64>
 8013638:	280a      	cmp	r0, #10
 801363a:	d007      	beq.n	801364c <rcl_action_take_result_response+0x64>
 801363c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8013640:	f241 0307 	movw	r3, #4103	@ 0x1007
 8013644:	4290      	cmp	r0, r2
 8013646:	bf0c      	ite	eq
 8013648:	4618      	moveq	r0, r3
 801364a:	2001      	movne	r0, #1
 801364c:	bd70      	pop	{r4, r5, r6, pc}
 801364e:	f7f8 ff73 	bl	800c538 <rcutils_reset_error>
 8013652:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013656:	bd70      	pop	{r4, r5, r6, pc}
 8013658:	200b      	movs	r0, #11
 801365a:	bd70      	pop	{r4, r5, r6, pc}
 801365c:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013660:	4770      	bx	lr
 8013662:	bf00      	nop

08013664 <rcl_action_take_cancel_response>:
 8013664:	2800      	cmp	r0, #0
 8013666:	d037      	beq.n	80136d8 <rcl_action_take_cancel_response+0x74>
 8013668:	b570      	push	{r4, r5, r6, lr}
 801366a:	4604      	mov	r4, r0
 801366c:	6800      	ldr	r0, [r0, #0]
 801366e:	b370      	cbz	r0, 80136ce <rcl_action_take_cancel_response+0x6a>
 8013670:	460d      	mov	r5, r1
 8013672:	4616      	mov	r6, r2
 8013674:	f7fd fdcc 	bl	8011210 <rcl_client_is_valid>
 8013678:	b338      	cbz	r0, 80136ca <rcl_action_take_cancel_response+0x66>
 801367a:	6820      	ldr	r0, [r4, #0]
 801367c:	3004      	adds	r0, #4
 801367e:	f7fd fdc7 	bl	8011210 <rcl_client_is_valid>
 8013682:	b310      	cbz	r0, 80136ca <rcl_action_take_cancel_response+0x66>
 8013684:	6820      	ldr	r0, [r4, #0]
 8013686:	3008      	adds	r0, #8
 8013688:	f7fd fdc2 	bl	8011210 <rcl_client_is_valid>
 801368c:	b1e8      	cbz	r0, 80136ca <rcl_action_take_cancel_response+0x66>
 801368e:	6820      	ldr	r0, [r4, #0]
 8013690:	300c      	adds	r0, #12
 8013692:	f7fe fcff 	bl	8012094 <rcl_subscription_is_valid>
 8013696:	b1c0      	cbz	r0, 80136ca <rcl_action_take_cancel_response+0x66>
 8013698:	6820      	ldr	r0, [r4, #0]
 801369a:	3010      	adds	r0, #16
 801369c:	f7fe fcfa 	bl	8012094 <rcl_subscription_is_valid>
 80136a0:	b198      	cbz	r0, 80136ca <rcl_action_take_cancel_response+0x66>
 80136a2:	b1bd      	cbz	r5, 80136d4 <rcl_action_take_cancel_response+0x70>
 80136a4:	b1b6      	cbz	r6, 80136d4 <rcl_action_take_cancel_response+0x70>
 80136a6:	6820      	ldr	r0, [r4, #0]
 80136a8:	4632      	mov	r2, r6
 80136aa:	4629      	mov	r1, r5
 80136ac:	3004      	adds	r0, #4
 80136ae:	f7fd fd43 	bl	8011138 <rcl_take_response>
 80136b2:	b148      	cbz	r0, 80136c8 <rcl_action_take_cancel_response+0x64>
 80136b4:	280a      	cmp	r0, #10
 80136b6:	d007      	beq.n	80136c8 <rcl_action_take_cancel_response+0x64>
 80136b8:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80136bc:	f241 0307 	movw	r3, #4103	@ 0x1007
 80136c0:	4290      	cmp	r0, r2
 80136c2:	bf0c      	ite	eq
 80136c4:	4618      	moveq	r0, r3
 80136c6:	2001      	movne	r0, #1
 80136c8:	bd70      	pop	{r4, r5, r6, pc}
 80136ca:	f7f8 ff35 	bl	800c538 <rcutils_reset_error>
 80136ce:	f241 0006 	movw	r0, #4102	@ 0x1006
 80136d2:	bd70      	pop	{r4, r5, r6, pc}
 80136d4:	200b      	movs	r0, #11
 80136d6:	bd70      	pop	{r4, r5, r6, pc}
 80136d8:	f241 0006 	movw	r0, #4102	@ 0x1006
 80136dc:	4770      	bx	lr
 80136de:	bf00      	nop

080136e0 <rcl_action_take_feedback>:
 80136e0:	2800      	cmp	r0, #0
 80136e2:	d037      	beq.n	8013754 <rcl_action_take_feedback+0x74>
 80136e4:	b530      	push	{r4, r5, lr}
 80136e6:	4604      	mov	r4, r0
 80136e8:	6800      	ldr	r0, [r0, #0]
 80136ea:	b08f      	sub	sp, #60	@ 0x3c
 80136ec:	b358      	cbz	r0, 8013746 <rcl_action_take_feedback+0x66>
 80136ee:	460d      	mov	r5, r1
 80136f0:	f7fd fd8e 	bl	8011210 <rcl_client_is_valid>
 80136f4:	b328      	cbz	r0, 8013742 <rcl_action_take_feedback+0x62>
 80136f6:	6820      	ldr	r0, [r4, #0]
 80136f8:	3004      	adds	r0, #4
 80136fa:	f7fd fd89 	bl	8011210 <rcl_client_is_valid>
 80136fe:	b300      	cbz	r0, 8013742 <rcl_action_take_feedback+0x62>
 8013700:	6820      	ldr	r0, [r4, #0]
 8013702:	3008      	adds	r0, #8
 8013704:	f7fd fd84 	bl	8011210 <rcl_client_is_valid>
 8013708:	b1d8      	cbz	r0, 8013742 <rcl_action_take_feedback+0x62>
 801370a:	6820      	ldr	r0, [r4, #0]
 801370c:	300c      	adds	r0, #12
 801370e:	f7fe fcc1 	bl	8012094 <rcl_subscription_is_valid>
 8013712:	b1b0      	cbz	r0, 8013742 <rcl_action_take_feedback+0x62>
 8013714:	6820      	ldr	r0, [r4, #0]
 8013716:	3010      	adds	r0, #16
 8013718:	f7fe fcbc 	bl	8012094 <rcl_subscription_is_valid>
 801371c:	b188      	cbz	r0, 8013742 <rcl_action_take_feedback+0x62>
 801371e:	b1b5      	cbz	r5, 801374e <rcl_action_take_feedback+0x6e>
 8013720:	6820      	ldr	r0, [r4, #0]
 8013722:	2300      	movs	r3, #0
 8013724:	466a      	mov	r2, sp
 8013726:	4629      	mov	r1, r5
 8013728:	300c      	adds	r0, #12
 801372a:	f7fe fc55 	bl	8011fd8 <rcl_take>
 801372e:	b160      	cbz	r0, 801374a <rcl_action_take_feedback+0x6a>
 8013730:	f240 1391 	movw	r3, #401	@ 0x191
 8013734:	4298      	cmp	r0, r3
 8013736:	d010      	beq.n	801375a <rcl_action_take_feedback+0x7a>
 8013738:	280a      	cmp	r0, #10
 801373a:	bf18      	it	ne
 801373c:	2001      	movne	r0, #1
 801373e:	b00f      	add	sp, #60	@ 0x3c
 8013740:	bd30      	pop	{r4, r5, pc}
 8013742:	f7f8 fef9 	bl	800c538 <rcutils_reset_error>
 8013746:	f241 0006 	movw	r0, #4102	@ 0x1006
 801374a:	b00f      	add	sp, #60	@ 0x3c
 801374c:	bd30      	pop	{r4, r5, pc}
 801374e:	200b      	movs	r0, #11
 8013750:	b00f      	add	sp, #60	@ 0x3c
 8013752:	bd30      	pop	{r4, r5, pc}
 8013754:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013758:	4770      	bx	lr
 801375a:	f241 0007 	movw	r0, #4103	@ 0x1007
 801375e:	e7f4      	b.n	801374a <rcl_action_take_feedback+0x6a>

08013760 <rcl_action_wait_set_add_action_client>:
 8013760:	2800      	cmp	r0, #0
 8013762:	d045      	beq.n	80137f0 <rcl_action_wait_set_add_action_client+0x90>
 8013764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013766:	460c      	mov	r4, r1
 8013768:	2900      	cmp	r1, #0
 801376a:	d03e      	beq.n	80137ea <rcl_action_wait_set_add_action_client+0x8a>
 801376c:	4605      	mov	r5, r0
 801376e:	6808      	ldr	r0, [r1, #0]
 8013770:	2800      	cmp	r0, #0
 8013772:	d03a      	beq.n	80137ea <rcl_action_wait_set_add_action_client+0x8a>
 8013774:	4617      	mov	r7, r2
 8013776:	461e      	mov	r6, r3
 8013778:	f7fd fd4a 	bl	8011210 <rcl_client_is_valid>
 801377c:	b398      	cbz	r0, 80137e6 <rcl_action_wait_set_add_action_client+0x86>
 801377e:	6820      	ldr	r0, [r4, #0]
 8013780:	3004      	adds	r0, #4
 8013782:	f7fd fd45 	bl	8011210 <rcl_client_is_valid>
 8013786:	b370      	cbz	r0, 80137e6 <rcl_action_wait_set_add_action_client+0x86>
 8013788:	6820      	ldr	r0, [r4, #0]
 801378a:	3008      	adds	r0, #8
 801378c:	f7fd fd40 	bl	8011210 <rcl_client_is_valid>
 8013790:	b348      	cbz	r0, 80137e6 <rcl_action_wait_set_add_action_client+0x86>
 8013792:	6820      	ldr	r0, [r4, #0]
 8013794:	300c      	adds	r0, #12
 8013796:	f7fe fc7d 	bl	8012094 <rcl_subscription_is_valid>
 801379a:	b320      	cbz	r0, 80137e6 <rcl_action_wait_set_add_action_client+0x86>
 801379c:	6820      	ldr	r0, [r4, #0]
 801379e:	3010      	adds	r0, #16
 80137a0:	f7fe fc78 	bl	8012094 <rcl_subscription_is_valid>
 80137a4:	b1f8      	cbz	r0, 80137e6 <rcl_action_wait_set_add_action_client+0x86>
 80137a6:	6821      	ldr	r1, [r4, #0]
 80137a8:	4628      	mov	r0, r5
 80137aa:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 80137ae:	f7ff fc71 	bl	8013094 <rcl_wait_set_add_client>
 80137b2:	b9b8      	cbnz	r0, 80137e4 <rcl_action_wait_set_add_action_client+0x84>
 80137b4:	6821      	ldr	r1, [r4, #0]
 80137b6:	4628      	mov	r0, r5
 80137b8:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 80137bc:	3104      	adds	r1, #4
 80137be:	f7ff fc69 	bl	8013094 <rcl_wait_set_add_client>
 80137c2:	b978      	cbnz	r0, 80137e4 <rcl_action_wait_set_add_action_client+0x84>
 80137c4:	6821      	ldr	r1, [r4, #0]
 80137c6:	4628      	mov	r0, r5
 80137c8:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 80137cc:	3108      	adds	r1, #8
 80137ce:	f7ff fc61 	bl	8013094 <rcl_wait_set_add_client>
 80137d2:	b938      	cbnz	r0, 80137e4 <rcl_action_wait_set_add_action_client+0x84>
 80137d4:	6821      	ldr	r1, [r4, #0]
 80137d6:	4628      	mov	r0, r5
 80137d8:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 80137dc:	310c      	adds	r1, #12
 80137de:	f7ff f903 	bl	80129e8 <rcl_wait_set_add_subscription>
 80137e2:	b140      	cbz	r0, 80137f6 <rcl_action_wait_set_add_action_client+0x96>
 80137e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80137e6:	f7f8 fea7 	bl	800c538 <rcutils_reset_error>
 80137ea:	f241 0006 	movw	r0, #4102	@ 0x1006
 80137ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80137f0:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80137f4:	4770      	bx	lr
 80137f6:	6821      	ldr	r1, [r4, #0]
 80137f8:	4628      	mov	r0, r5
 80137fa:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 80137fe:	3110      	adds	r1, #16
 8013800:	f7ff f8f2 	bl	80129e8 <rcl_wait_set_add_subscription>
 8013804:	2800      	cmp	r0, #0
 8013806:	d1ed      	bne.n	80137e4 <rcl_action_wait_set_add_action_client+0x84>
 8013808:	b11f      	cbz	r7, 8013812 <rcl_action_wait_set_add_action_client+0xb2>
 801380a:	6823      	ldr	r3, [r4, #0]
 801380c:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8013810:	603b      	str	r3, [r7, #0]
 8013812:	2e00      	cmp	r6, #0
 8013814:	d0e6      	beq.n	80137e4 <rcl_action_wait_set_add_action_client+0x84>
 8013816:	6823      	ldr	r3, [r4, #0]
 8013818:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 801381c:	6033      	str	r3, [r6, #0]
 801381e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013820 <rcl_action_client_wait_set_get_entities_ready>:
 8013820:	2800      	cmp	r0, #0
 8013822:	f000 8089 	beq.w	8013938 <rcl_action_client_wait_set_get_entities_ready+0x118>
 8013826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801382a:	460c      	mov	r4, r1
 801382c:	2900      	cmp	r1, #0
 801382e:	d079      	beq.n	8013924 <rcl_action_client_wait_set_get_entities_ready+0x104>
 8013830:	4605      	mov	r5, r0
 8013832:	6808      	ldr	r0, [r1, #0]
 8013834:	2800      	cmp	r0, #0
 8013836:	d075      	beq.n	8013924 <rcl_action_client_wait_set_get_entities_ready+0x104>
 8013838:	4616      	mov	r6, r2
 801383a:	461f      	mov	r7, r3
 801383c:	f7fd fce8 	bl	8011210 <rcl_client_is_valid>
 8013840:	2800      	cmp	r0, #0
 8013842:	d06d      	beq.n	8013920 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8013844:	6820      	ldr	r0, [r4, #0]
 8013846:	3004      	adds	r0, #4
 8013848:	f7fd fce2 	bl	8011210 <rcl_client_is_valid>
 801384c:	2800      	cmp	r0, #0
 801384e:	d067      	beq.n	8013920 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8013850:	6820      	ldr	r0, [r4, #0]
 8013852:	3008      	adds	r0, #8
 8013854:	f7fd fcdc 	bl	8011210 <rcl_client_is_valid>
 8013858:	2800      	cmp	r0, #0
 801385a:	d061      	beq.n	8013920 <rcl_action_client_wait_set_get_entities_ready+0x100>
 801385c:	6820      	ldr	r0, [r4, #0]
 801385e:	300c      	adds	r0, #12
 8013860:	f7fe fc18 	bl	8012094 <rcl_subscription_is_valid>
 8013864:	2800      	cmp	r0, #0
 8013866:	d05b      	beq.n	8013920 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8013868:	6820      	ldr	r0, [r4, #0]
 801386a:	3010      	adds	r0, #16
 801386c:	f7fe fc12 	bl	8012094 <rcl_subscription_is_valid>
 8013870:	2800      	cmp	r0, #0
 8013872:	d055      	beq.n	8013920 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8013874:	2e00      	cmp	r6, #0
 8013876:	d05c      	beq.n	8013932 <rcl_action_client_wait_set_get_entities_ready+0x112>
 8013878:	2f00      	cmp	r7, #0
 801387a:	d05a      	beq.n	8013932 <rcl_action_client_wait_set_get_entities_ready+0x112>
 801387c:	9b06      	ldr	r3, [sp, #24]
 801387e:	2b00      	cmp	r3, #0
 8013880:	d057      	beq.n	8013932 <rcl_action_client_wait_set_get_entities_ready+0x112>
 8013882:	9b07      	ldr	r3, [sp, #28]
 8013884:	2b00      	cmp	r3, #0
 8013886:	d054      	beq.n	8013932 <rcl_action_client_wait_set_get_entities_ready+0x112>
 8013888:	9b08      	ldr	r3, [sp, #32]
 801388a:	2b00      	cmp	r3, #0
 801388c:	d051      	beq.n	8013932 <rcl_action_client_wait_set_get_entities_ready+0x112>
 801388e:	6823      	ldr	r3, [r4, #0]
 8013890:	686a      	ldr	r2, [r5, #4]
 8013892:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 8013896:	428a      	cmp	r2, r1
 8013898:	d948      	bls.n	801392c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801389a:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 801389e:	4282      	cmp	r2, r0
 80138a0:	d944      	bls.n	801392c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80138a2:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 80138a6:	69ea      	ldr	r2, [r5, #28]
 80138a8:	42a2      	cmp	r2, r4
 80138aa:	d93f      	bls.n	801392c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80138ac:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 80138b0:	4562      	cmp	r2, ip
 80138b2:	d93b      	bls.n	801392c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80138b4:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 80138b8:	4572      	cmp	r2, lr
 80138ba:	d937      	bls.n	801392c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80138bc:	69aa      	ldr	r2, [r5, #24]
 80138be:	682d      	ldr	r5, [r5, #0]
 80138c0:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 80138c4:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 80138c8:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 80138cc:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 80138d0:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 80138d4:	f103 0c0c 	add.w	ip, r3, #12
 80138d8:	eba5 050c 	sub.w	r5, r5, ip
 80138dc:	fab5 f585 	clz	r5, r5
 80138e0:	096d      	lsrs	r5, r5, #5
 80138e2:	7035      	strb	r5, [r6, #0]
 80138e4:	f103 0510 	add.w	r5, r3, #16
 80138e8:	1b64      	subs	r4, r4, r5
 80138ea:	fab4 f484 	clz	r4, r4
 80138ee:	0964      	lsrs	r4, r4, #5
 80138f0:	703c      	strb	r4, [r7, #0]
 80138f2:	eba3 0008 	sub.w	r0, r3, r8
 80138f6:	1d1c      	adds	r4, r3, #4
 80138f8:	3308      	adds	r3, #8
 80138fa:	1ad3      	subs	r3, r2, r3
 80138fc:	fab0 f080 	clz	r0, r0
 8013900:	9a06      	ldr	r2, [sp, #24]
 8013902:	0940      	lsrs	r0, r0, #5
 8013904:	1b09      	subs	r1, r1, r4
 8013906:	7010      	strb	r0, [r2, #0]
 8013908:	fab1 f181 	clz	r1, r1
 801390c:	9a07      	ldr	r2, [sp, #28]
 801390e:	0949      	lsrs	r1, r1, #5
 8013910:	7011      	strb	r1, [r2, #0]
 8013912:	fab3 f383 	clz	r3, r3
 8013916:	9a08      	ldr	r2, [sp, #32]
 8013918:	095b      	lsrs	r3, r3, #5
 801391a:	2000      	movs	r0, #0
 801391c:	7013      	strb	r3, [r2, #0]
 801391e:	e003      	b.n	8013928 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8013920:	f7f8 fe0a 	bl	800c538 <rcutils_reset_error>
 8013924:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801392c:	2001      	movs	r0, #1
 801392e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013932:	200b      	movs	r0, #11
 8013934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013938:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801393c:	4770      	bx	lr
 801393e:	bf00      	nop

08013940 <rcl_action_take_goal_request>:
 8013940:	b3b0      	cbz	r0, 80139b0 <rcl_action_take_goal_request+0x70>
 8013942:	b570      	push	{r4, r5, r6, lr}
 8013944:	4604      	mov	r4, r0
 8013946:	6800      	ldr	r0, [r0, #0]
 8013948:	b368      	cbz	r0, 80139a6 <rcl_action_take_goal_request+0x66>
 801394a:	460d      	mov	r5, r1
 801394c:	4616      	mov	r6, r2
 801394e:	f7fe f9ef 	bl	8011d30 <rcl_service_is_valid>
 8013952:	b330      	cbz	r0, 80139a2 <rcl_action_take_goal_request+0x62>
 8013954:	6820      	ldr	r0, [r4, #0]
 8013956:	3004      	adds	r0, #4
 8013958:	f7fe f9ea 	bl	8011d30 <rcl_service_is_valid>
 801395c:	b308      	cbz	r0, 80139a2 <rcl_action_take_goal_request+0x62>
 801395e:	6820      	ldr	r0, [r4, #0]
 8013960:	3008      	adds	r0, #8
 8013962:	f7fe f9e5 	bl	8011d30 <rcl_service_is_valid>
 8013966:	b1e0      	cbz	r0, 80139a2 <rcl_action_take_goal_request+0x62>
 8013968:	6820      	ldr	r0, [r4, #0]
 801396a:	300c      	adds	r0, #12
 801396c:	f7f7 fe4a 	bl	800b604 <rcl_publisher_is_valid>
 8013970:	b1b8      	cbz	r0, 80139a2 <rcl_action_take_goal_request+0x62>
 8013972:	6820      	ldr	r0, [r4, #0]
 8013974:	3010      	adds	r0, #16
 8013976:	f7f7 fe45 	bl	800b604 <rcl_publisher_is_valid>
 801397a:	b190      	cbz	r0, 80139a2 <rcl_action_take_goal_request+0x62>
 801397c:	b1b5      	cbz	r5, 80139ac <rcl_action_take_goal_request+0x6c>
 801397e:	b1ae      	cbz	r6, 80139ac <rcl_action_take_goal_request+0x6c>
 8013980:	6820      	ldr	r0, [r4, #0]
 8013982:	4632      	mov	r2, r6
 8013984:	4629      	mov	r1, r5
 8013986:	f7fe f953 	bl	8011c30 <rcl_take_request>
 801398a:	b148      	cbz	r0, 80139a0 <rcl_action_take_goal_request+0x60>
 801398c:	280a      	cmp	r0, #10
 801398e:	d007      	beq.n	80139a0 <rcl_action_take_goal_request+0x60>
 8013990:	f240 2259 	movw	r2, #601	@ 0x259
 8013994:	f241 0369 	movw	r3, #4201	@ 0x1069
 8013998:	4290      	cmp	r0, r2
 801399a:	bf0c      	ite	eq
 801399c:	4618      	moveq	r0, r3
 801399e:	2001      	movne	r0, #1
 80139a0:	bd70      	pop	{r4, r5, r6, pc}
 80139a2:	f7f8 fdc9 	bl	800c538 <rcutils_reset_error>
 80139a6:	f241 0068 	movw	r0, #4200	@ 0x1068
 80139aa:	bd70      	pop	{r4, r5, r6, pc}
 80139ac:	200b      	movs	r0, #11
 80139ae:	bd70      	pop	{r4, r5, r6, pc}
 80139b0:	f241 0068 	movw	r0, #4200	@ 0x1068
 80139b4:	4770      	bx	lr
 80139b6:	bf00      	nop

080139b8 <rcl_action_send_goal_response>:
 80139b8:	b378      	cbz	r0, 8013a1a <rcl_action_send_goal_response+0x62>
 80139ba:	b570      	push	{r4, r5, r6, lr}
 80139bc:	4604      	mov	r4, r0
 80139be:	6800      	ldr	r0, [r0, #0]
 80139c0:	b330      	cbz	r0, 8013a10 <rcl_action_send_goal_response+0x58>
 80139c2:	460d      	mov	r5, r1
 80139c4:	4616      	mov	r6, r2
 80139c6:	f7fe f9b3 	bl	8011d30 <rcl_service_is_valid>
 80139ca:	b1f8      	cbz	r0, 8013a0c <rcl_action_send_goal_response+0x54>
 80139cc:	6820      	ldr	r0, [r4, #0]
 80139ce:	3004      	adds	r0, #4
 80139d0:	f7fe f9ae 	bl	8011d30 <rcl_service_is_valid>
 80139d4:	b1d0      	cbz	r0, 8013a0c <rcl_action_send_goal_response+0x54>
 80139d6:	6820      	ldr	r0, [r4, #0]
 80139d8:	3008      	adds	r0, #8
 80139da:	f7fe f9a9 	bl	8011d30 <rcl_service_is_valid>
 80139de:	b1a8      	cbz	r0, 8013a0c <rcl_action_send_goal_response+0x54>
 80139e0:	6820      	ldr	r0, [r4, #0]
 80139e2:	300c      	adds	r0, #12
 80139e4:	f7f7 fe0e 	bl	800b604 <rcl_publisher_is_valid>
 80139e8:	b180      	cbz	r0, 8013a0c <rcl_action_send_goal_response+0x54>
 80139ea:	6820      	ldr	r0, [r4, #0]
 80139ec:	3010      	adds	r0, #16
 80139ee:	f7f7 fe09 	bl	800b604 <rcl_publisher_is_valid>
 80139f2:	b158      	cbz	r0, 8013a0c <rcl_action_send_goal_response+0x54>
 80139f4:	b17d      	cbz	r5, 8013a16 <rcl_action_send_goal_response+0x5e>
 80139f6:	b176      	cbz	r6, 8013a16 <rcl_action_send_goal_response+0x5e>
 80139f8:	6820      	ldr	r0, [r4, #0]
 80139fa:	4632      	mov	r2, r6
 80139fc:	4629      	mov	r1, r5
 80139fe:	f7fe f967 	bl	8011cd0 <rcl_send_response>
 8013a02:	b110      	cbz	r0, 8013a0a <rcl_action_send_goal_response+0x52>
 8013a04:	2802      	cmp	r0, #2
 8013a06:	bf18      	it	ne
 8013a08:	2001      	movne	r0, #1
 8013a0a:	bd70      	pop	{r4, r5, r6, pc}
 8013a0c:	f7f8 fd94 	bl	800c538 <rcutils_reset_error>
 8013a10:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013a14:	bd70      	pop	{r4, r5, r6, pc}
 8013a16:	200b      	movs	r0, #11
 8013a18:	bd70      	pop	{r4, r5, r6, pc}
 8013a1a:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013a1e:	4770      	bx	lr

08013a20 <rcl_action_take_result_request>:
 8013a20:	2800      	cmp	r0, #0
 8013a22:	d037      	beq.n	8013a94 <rcl_action_take_result_request+0x74>
 8013a24:	b570      	push	{r4, r5, r6, lr}
 8013a26:	4604      	mov	r4, r0
 8013a28:	6800      	ldr	r0, [r0, #0]
 8013a2a:	b370      	cbz	r0, 8013a8a <rcl_action_take_result_request+0x6a>
 8013a2c:	460d      	mov	r5, r1
 8013a2e:	4616      	mov	r6, r2
 8013a30:	f7fe f97e 	bl	8011d30 <rcl_service_is_valid>
 8013a34:	b338      	cbz	r0, 8013a86 <rcl_action_take_result_request+0x66>
 8013a36:	6820      	ldr	r0, [r4, #0]
 8013a38:	3004      	adds	r0, #4
 8013a3a:	f7fe f979 	bl	8011d30 <rcl_service_is_valid>
 8013a3e:	b310      	cbz	r0, 8013a86 <rcl_action_take_result_request+0x66>
 8013a40:	6820      	ldr	r0, [r4, #0]
 8013a42:	3008      	adds	r0, #8
 8013a44:	f7fe f974 	bl	8011d30 <rcl_service_is_valid>
 8013a48:	b1e8      	cbz	r0, 8013a86 <rcl_action_take_result_request+0x66>
 8013a4a:	6820      	ldr	r0, [r4, #0]
 8013a4c:	300c      	adds	r0, #12
 8013a4e:	f7f7 fdd9 	bl	800b604 <rcl_publisher_is_valid>
 8013a52:	b1c0      	cbz	r0, 8013a86 <rcl_action_take_result_request+0x66>
 8013a54:	6820      	ldr	r0, [r4, #0]
 8013a56:	3010      	adds	r0, #16
 8013a58:	f7f7 fdd4 	bl	800b604 <rcl_publisher_is_valid>
 8013a5c:	b198      	cbz	r0, 8013a86 <rcl_action_take_result_request+0x66>
 8013a5e:	b1bd      	cbz	r5, 8013a90 <rcl_action_take_result_request+0x70>
 8013a60:	b1b6      	cbz	r6, 8013a90 <rcl_action_take_result_request+0x70>
 8013a62:	6820      	ldr	r0, [r4, #0]
 8013a64:	4632      	mov	r2, r6
 8013a66:	4629      	mov	r1, r5
 8013a68:	3008      	adds	r0, #8
 8013a6a:	f7fe f8e1 	bl	8011c30 <rcl_take_request>
 8013a6e:	b148      	cbz	r0, 8013a84 <rcl_action_take_result_request+0x64>
 8013a70:	280a      	cmp	r0, #10
 8013a72:	d007      	beq.n	8013a84 <rcl_action_take_result_request+0x64>
 8013a74:	f240 2259 	movw	r2, #601	@ 0x259
 8013a78:	f241 0369 	movw	r3, #4201	@ 0x1069
 8013a7c:	4290      	cmp	r0, r2
 8013a7e:	bf0c      	ite	eq
 8013a80:	4618      	moveq	r0, r3
 8013a82:	2001      	movne	r0, #1
 8013a84:	bd70      	pop	{r4, r5, r6, pc}
 8013a86:	f7f8 fd57 	bl	800c538 <rcutils_reset_error>
 8013a8a:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013a8e:	bd70      	pop	{r4, r5, r6, pc}
 8013a90:	200b      	movs	r0, #11
 8013a92:	bd70      	pop	{r4, r5, r6, pc}
 8013a94:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013a98:	4770      	bx	lr
 8013a9a:	bf00      	nop

08013a9c <rcl_action_take_cancel_request>:
 8013a9c:	2800      	cmp	r0, #0
 8013a9e:	d037      	beq.n	8013b10 <rcl_action_take_cancel_request+0x74>
 8013aa0:	b570      	push	{r4, r5, r6, lr}
 8013aa2:	4604      	mov	r4, r0
 8013aa4:	6800      	ldr	r0, [r0, #0]
 8013aa6:	b370      	cbz	r0, 8013b06 <rcl_action_take_cancel_request+0x6a>
 8013aa8:	460d      	mov	r5, r1
 8013aaa:	4616      	mov	r6, r2
 8013aac:	f7fe f940 	bl	8011d30 <rcl_service_is_valid>
 8013ab0:	b338      	cbz	r0, 8013b02 <rcl_action_take_cancel_request+0x66>
 8013ab2:	6820      	ldr	r0, [r4, #0]
 8013ab4:	3004      	adds	r0, #4
 8013ab6:	f7fe f93b 	bl	8011d30 <rcl_service_is_valid>
 8013aba:	b310      	cbz	r0, 8013b02 <rcl_action_take_cancel_request+0x66>
 8013abc:	6820      	ldr	r0, [r4, #0]
 8013abe:	3008      	adds	r0, #8
 8013ac0:	f7fe f936 	bl	8011d30 <rcl_service_is_valid>
 8013ac4:	b1e8      	cbz	r0, 8013b02 <rcl_action_take_cancel_request+0x66>
 8013ac6:	6820      	ldr	r0, [r4, #0]
 8013ac8:	300c      	adds	r0, #12
 8013aca:	f7f7 fd9b 	bl	800b604 <rcl_publisher_is_valid>
 8013ace:	b1c0      	cbz	r0, 8013b02 <rcl_action_take_cancel_request+0x66>
 8013ad0:	6820      	ldr	r0, [r4, #0]
 8013ad2:	3010      	adds	r0, #16
 8013ad4:	f7f7 fd96 	bl	800b604 <rcl_publisher_is_valid>
 8013ad8:	b198      	cbz	r0, 8013b02 <rcl_action_take_cancel_request+0x66>
 8013ada:	b1bd      	cbz	r5, 8013b0c <rcl_action_take_cancel_request+0x70>
 8013adc:	b1b6      	cbz	r6, 8013b0c <rcl_action_take_cancel_request+0x70>
 8013ade:	6820      	ldr	r0, [r4, #0]
 8013ae0:	4632      	mov	r2, r6
 8013ae2:	4629      	mov	r1, r5
 8013ae4:	3004      	adds	r0, #4
 8013ae6:	f7fe f8a3 	bl	8011c30 <rcl_take_request>
 8013aea:	b148      	cbz	r0, 8013b00 <rcl_action_take_cancel_request+0x64>
 8013aec:	280a      	cmp	r0, #10
 8013aee:	d007      	beq.n	8013b00 <rcl_action_take_cancel_request+0x64>
 8013af0:	f240 2259 	movw	r2, #601	@ 0x259
 8013af4:	f241 0369 	movw	r3, #4201	@ 0x1069
 8013af8:	4290      	cmp	r0, r2
 8013afa:	bf0c      	ite	eq
 8013afc:	4618      	moveq	r0, r3
 8013afe:	2001      	movne	r0, #1
 8013b00:	bd70      	pop	{r4, r5, r6, pc}
 8013b02:	f7f8 fd19 	bl	800c538 <rcutils_reset_error>
 8013b06:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013b0a:	bd70      	pop	{r4, r5, r6, pc}
 8013b0c:	200b      	movs	r0, #11
 8013b0e:	bd70      	pop	{r4, r5, r6, pc}
 8013b10:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013b14:	4770      	bx	lr
 8013b16:	bf00      	nop

08013b18 <rcl_action_send_cancel_response>:
 8013b18:	b380      	cbz	r0, 8013b7c <rcl_action_send_cancel_response+0x64>
 8013b1a:	b570      	push	{r4, r5, r6, lr}
 8013b1c:	4604      	mov	r4, r0
 8013b1e:	6800      	ldr	r0, [r0, #0]
 8013b20:	b338      	cbz	r0, 8013b72 <rcl_action_send_cancel_response+0x5a>
 8013b22:	460d      	mov	r5, r1
 8013b24:	4616      	mov	r6, r2
 8013b26:	f7fe f903 	bl	8011d30 <rcl_service_is_valid>
 8013b2a:	b300      	cbz	r0, 8013b6e <rcl_action_send_cancel_response+0x56>
 8013b2c:	6820      	ldr	r0, [r4, #0]
 8013b2e:	3004      	adds	r0, #4
 8013b30:	f7fe f8fe 	bl	8011d30 <rcl_service_is_valid>
 8013b34:	b1d8      	cbz	r0, 8013b6e <rcl_action_send_cancel_response+0x56>
 8013b36:	6820      	ldr	r0, [r4, #0]
 8013b38:	3008      	adds	r0, #8
 8013b3a:	f7fe f8f9 	bl	8011d30 <rcl_service_is_valid>
 8013b3e:	b1b0      	cbz	r0, 8013b6e <rcl_action_send_cancel_response+0x56>
 8013b40:	6820      	ldr	r0, [r4, #0]
 8013b42:	300c      	adds	r0, #12
 8013b44:	f7f7 fd5e 	bl	800b604 <rcl_publisher_is_valid>
 8013b48:	b188      	cbz	r0, 8013b6e <rcl_action_send_cancel_response+0x56>
 8013b4a:	6820      	ldr	r0, [r4, #0]
 8013b4c:	3010      	adds	r0, #16
 8013b4e:	f7f7 fd59 	bl	800b604 <rcl_publisher_is_valid>
 8013b52:	b160      	cbz	r0, 8013b6e <rcl_action_send_cancel_response+0x56>
 8013b54:	b185      	cbz	r5, 8013b78 <rcl_action_send_cancel_response+0x60>
 8013b56:	b17e      	cbz	r6, 8013b78 <rcl_action_send_cancel_response+0x60>
 8013b58:	6820      	ldr	r0, [r4, #0]
 8013b5a:	4632      	mov	r2, r6
 8013b5c:	4629      	mov	r1, r5
 8013b5e:	3004      	adds	r0, #4
 8013b60:	f7fe f8b6 	bl	8011cd0 <rcl_send_response>
 8013b64:	b110      	cbz	r0, 8013b6c <rcl_action_send_cancel_response+0x54>
 8013b66:	2802      	cmp	r0, #2
 8013b68:	bf18      	it	ne
 8013b6a:	2001      	movne	r0, #1
 8013b6c:	bd70      	pop	{r4, r5, r6, pc}
 8013b6e:	f7f8 fce3 	bl	800c538 <rcutils_reset_error>
 8013b72:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013b76:	bd70      	pop	{r4, r5, r6, pc}
 8013b78:	200b      	movs	r0, #11
 8013b7a:	bd70      	pop	{r4, r5, r6, pc}
 8013b7c:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013b80:	4770      	bx	lr
 8013b82:	bf00      	nop

08013b84 <rcl_action_wait_set_add_action_server>:
 8013b84:	2800      	cmp	r0, #0
 8013b86:	d04a      	beq.n	8013c1e <rcl_action_wait_set_add_action_server+0x9a>
 8013b88:	b570      	push	{r4, r5, r6, lr}
 8013b8a:	460c      	mov	r4, r1
 8013b8c:	2900      	cmp	r1, #0
 8013b8e:	d043      	beq.n	8013c18 <rcl_action_wait_set_add_action_server+0x94>
 8013b90:	4605      	mov	r5, r0
 8013b92:	6808      	ldr	r0, [r1, #0]
 8013b94:	2800      	cmp	r0, #0
 8013b96:	d03f      	beq.n	8013c18 <rcl_action_wait_set_add_action_server+0x94>
 8013b98:	4616      	mov	r6, r2
 8013b9a:	f7fe f8c9 	bl	8011d30 <rcl_service_is_valid>
 8013b9e:	2800      	cmp	r0, #0
 8013ba0:	d038      	beq.n	8013c14 <rcl_action_wait_set_add_action_server+0x90>
 8013ba2:	6820      	ldr	r0, [r4, #0]
 8013ba4:	3004      	adds	r0, #4
 8013ba6:	f7fe f8c3 	bl	8011d30 <rcl_service_is_valid>
 8013baa:	b398      	cbz	r0, 8013c14 <rcl_action_wait_set_add_action_server+0x90>
 8013bac:	6820      	ldr	r0, [r4, #0]
 8013bae:	3008      	adds	r0, #8
 8013bb0:	f7fe f8be 	bl	8011d30 <rcl_service_is_valid>
 8013bb4:	b370      	cbz	r0, 8013c14 <rcl_action_wait_set_add_action_server+0x90>
 8013bb6:	6820      	ldr	r0, [r4, #0]
 8013bb8:	300c      	adds	r0, #12
 8013bba:	f7f7 fd3d 	bl	800b638 <rcl_publisher_is_valid_except_context>
 8013bbe:	b348      	cbz	r0, 8013c14 <rcl_action_wait_set_add_action_server+0x90>
 8013bc0:	6820      	ldr	r0, [r4, #0]
 8013bc2:	3010      	adds	r0, #16
 8013bc4:	f7f7 fd38 	bl	800b638 <rcl_publisher_is_valid_except_context>
 8013bc8:	b320      	cbz	r0, 8013c14 <rcl_action_wait_set_add_action_server+0x90>
 8013bca:	6821      	ldr	r1, [r4, #0]
 8013bcc:	4628      	mov	r0, r5
 8013bce:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8013bd2:	f7ff fa8b 	bl	80130ec <rcl_wait_set_add_service>
 8013bd6:	b9e0      	cbnz	r0, 8013c12 <rcl_action_wait_set_add_action_server+0x8e>
 8013bd8:	6821      	ldr	r1, [r4, #0]
 8013bda:	4628      	mov	r0, r5
 8013bdc:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8013be0:	3104      	adds	r1, #4
 8013be2:	f7ff fa83 	bl	80130ec <rcl_wait_set_add_service>
 8013be6:	b9a0      	cbnz	r0, 8013c12 <rcl_action_wait_set_add_action_server+0x8e>
 8013be8:	6821      	ldr	r1, [r4, #0]
 8013bea:	4628      	mov	r0, r5
 8013bec:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8013bf0:	3108      	adds	r1, #8
 8013bf2:	f7ff fa7b 	bl	80130ec <rcl_wait_set_add_service>
 8013bf6:	b960      	cbnz	r0, 8013c12 <rcl_action_wait_set_add_action_server+0x8e>
 8013bf8:	6821      	ldr	r1, [r4, #0]
 8013bfa:	4628      	mov	r0, r5
 8013bfc:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8013c00:	3114      	adds	r1, #20
 8013c02:	f7ff fa17 	bl	8013034 <rcl_wait_set_add_timer>
 8013c06:	b920      	cbnz	r0, 8013c12 <rcl_action_wait_set_add_action_server+0x8e>
 8013c08:	b11e      	cbz	r6, 8013c12 <rcl_action_wait_set_add_action_server+0x8e>
 8013c0a:	6823      	ldr	r3, [r4, #0]
 8013c0c:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8013c10:	6033      	str	r3, [r6, #0]
 8013c12:	bd70      	pop	{r4, r5, r6, pc}
 8013c14:	f7f8 fc90 	bl	800c538 <rcutils_reset_error>
 8013c18:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013c1c:	bd70      	pop	{r4, r5, r6, pc}
 8013c1e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8013c22:	4770      	bx	lr

08013c24 <rcl_action_server_wait_set_get_entities_ready>:
 8013c24:	2800      	cmp	r0, #0
 8013c26:	d060      	beq.n	8013cea <rcl_action_server_wait_set_get_entities_ready+0xc6>
 8013c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c2a:	460c      	mov	r4, r1
 8013c2c:	2900      	cmp	r1, #0
 8013c2e:	d057      	beq.n	8013ce0 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8013c30:	4605      	mov	r5, r0
 8013c32:	6808      	ldr	r0, [r1, #0]
 8013c34:	2800      	cmp	r0, #0
 8013c36:	d053      	beq.n	8013ce0 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8013c38:	4616      	mov	r6, r2
 8013c3a:	461f      	mov	r7, r3
 8013c3c:	f7fe f878 	bl	8011d30 <rcl_service_is_valid>
 8013c40:	2800      	cmp	r0, #0
 8013c42:	d04b      	beq.n	8013cdc <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013c44:	6820      	ldr	r0, [r4, #0]
 8013c46:	3004      	adds	r0, #4
 8013c48:	f7fe f872 	bl	8011d30 <rcl_service_is_valid>
 8013c4c:	2800      	cmp	r0, #0
 8013c4e:	d045      	beq.n	8013cdc <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013c50:	6820      	ldr	r0, [r4, #0]
 8013c52:	3008      	adds	r0, #8
 8013c54:	f7fe f86c 	bl	8011d30 <rcl_service_is_valid>
 8013c58:	2800      	cmp	r0, #0
 8013c5a:	d03f      	beq.n	8013cdc <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013c5c:	6820      	ldr	r0, [r4, #0]
 8013c5e:	300c      	adds	r0, #12
 8013c60:	f7f7 fcea 	bl	800b638 <rcl_publisher_is_valid_except_context>
 8013c64:	2800      	cmp	r0, #0
 8013c66:	d039      	beq.n	8013cdc <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013c68:	6820      	ldr	r0, [r4, #0]
 8013c6a:	3010      	adds	r0, #16
 8013c6c:	f7f7 fce4 	bl	800b638 <rcl_publisher_is_valid_except_context>
 8013c70:	b3a0      	cbz	r0, 8013cdc <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013c72:	b3c6      	cbz	r6, 8013ce6 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013c74:	b3bf      	cbz	r7, 8013ce6 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013c76:	9b06      	ldr	r3, [sp, #24]
 8013c78:	b3ab      	cbz	r3, 8013ce6 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013c7a:	9b07      	ldr	r3, [sp, #28]
 8013c7c:	b39b      	cbz	r3, 8013ce6 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013c7e:	6823      	ldr	r3, [r4, #0]
 8013c80:	692a      	ldr	r2, [r5, #16]
 8013c82:	6a2c      	ldr	r4, [r5, #32]
 8013c84:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
 8013c88:	f8d3 51e8 	ldr.w	r5, [r3, #488]	@ 0x1e8
 8013c8c:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 8013c90:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8013c94:	f8d3 11e4 	ldr.w	r1, [r3, #484]	@ 0x1e4
 8013c98:	f8d3 51dc 	ldr.w	r5, [r3, #476]	@ 0x1dc
 8013c9c:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8013ca0:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8013ca4:	1ae4      	subs	r4, r4, r3
 8013ca6:	fab4 f484 	clz	r4, r4
 8013caa:	0964      	lsrs	r4, r4, #5
 8013cac:	7034      	strb	r4, [r6, #0]
 8013cae:	1d1c      	adds	r4, r3, #4
 8013cb0:	1b00      	subs	r0, r0, r4
 8013cb2:	fab0 f080 	clz	r0, r0
 8013cb6:	0940      	lsrs	r0, r0, #5
 8013cb8:	7038      	strb	r0, [r7, #0]
 8013cba:	f103 0008 	add.w	r0, r3, #8
 8013cbe:	1a09      	subs	r1, r1, r0
 8013cc0:	3314      	adds	r3, #20
 8013cc2:	1ad3      	subs	r3, r2, r3
 8013cc4:	fab1 f181 	clz	r1, r1
 8013cc8:	9a06      	ldr	r2, [sp, #24]
 8013cca:	0949      	lsrs	r1, r1, #5
 8013ccc:	7011      	strb	r1, [r2, #0]
 8013cce:	fab3 f383 	clz	r3, r3
 8013cd2:	9a07      	ldr	r2, [sp, #28]
 8013cd4:	095b      	lsrs	r3, r3, #5
 8013cd6:	2000      	movs	r0, #0
 8013cd8:	7013      	strb	r3, [r2, #0]
 8013cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013cdc:	f7f8 fc2c 	bl	800c538 <rcutils_reset_error>
 8013ce0:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013ce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ce6:	200b      	movs	r0, #11
 8013ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013cea:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8013cee:	4770      	bx	lr

08013cf0 <_execute_event_handler>:
 8013cf0:	2002      	movs	r0, #2
 8013cf2:	4770      	bx	lr

08013cf4 <_cancel_goal_event_handler>:
 8013cf4:	2003      	movs	r0, #3
 8013cf6:	4770      	bx	lr

08013cf8 <_succeed_event_handler>:
 8013cf8:	2004      	movs	r0, #4
 8013cfa:	4770      	bx	lr

08013cfc <_abort_event_handler>:
 8013cfc:	2006      	movs	r0, #6
 8013cfe:	4770      	bx	lr

08013d00 <_canceled_event_handler>:
 8013d00:	2005      	movs	r0, #5
 8013d02:	4770      	bx	lr

08013d04 <rcl_action_transition_goal_state>:
 8013d04:	fa5f fc80 	uxtb.w	ip, r0
 8013d08:	f1bc 0f06 	cmp.w	ip, #6
 8013d0c:	d80c      	bhi.n	8013d28 <rcl_action_transition_goal_state+0x24>
 8013d0e:	2904      	cmp	r1, #4
 8013d10:	d80a      	bhi.n	8013d28 <rcl_action_transition_goal_state+0x24>
 8013d12:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8013d16:	b410      	push	{r4}
 8013d18:	440b      	add	r3, r1
 8013d1a:	4c06      	ldr	r4, [pc, #24]	@ (8013d34 <rcl_action_transition_goal_state+0x30>)
 8013d1c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8013d20:	b123      	cbz	r3, 8013d2c <rcl_action_transition_goal_state+0x28>
 8013d22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013d26:	4718      	bx	r3
 8013d28:	2000      	movs	r0, #0
 8013d2a:	4770      	bx	lr
 8013d2c:	2000      	movs	r0, #0
 8013d2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013d32:	4770      	bx	lr
 8013d34:	0801d3a8 	.word	0x0801d3a8

08013d38 <rcl_action_get_zero_initialized_cancel_response>:
 8013d38:	b510      	push	{r4, lr}
 8013d3a:	4c07      	ldr	r4, [pc, #28]	@ (8013d58 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8013d3c:	4686      	mov	lr, r0
 8013d3e:	4684      	mov	ip, r0
 8013d40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013d42:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013d46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013d48:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013d4c:	6823      	ldr	r3, [r4, #0]
 8013d4e:	f8cc 3000 	str.w	r3, [ip]
 8013d52:	4670      	mov	r0, lr
 8013d54:	bd10      	pop	{r4, pc}
 8013d56:	bf00      	nop
 8013d58:	0801d434 	.word	0x0801d434

08013d5c <rclc_action_send_result_request>:
 8013d5c:	b1d0      	cbz	r0, 8013d94 <rclc_action_send_result_request+0x38>
 8013d5e:	b500      	push	{lr}
 8013d60:	4684      	mov	ip, r0
 8013d62:	b087      	sub	sp, #28
 8013d64:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8013d68:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8013d6c:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8013d70:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8013d74:	f10d 0e08 	add.w	lr, sp, #8
 8013d78:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013d7c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8013d80:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8013d84:	a902      	add	r1, sp, #8
 8013d86:	3010      	adds	r0, #16
 8013d88:	f7ff fbfa 	bl	8013580 <rcl_action_send_result_request>
 8013d8c:	b920      	cbnz	r0, 8013d98 <rclc_action_send_result_request+0x3c>
 8013d8e:	b007      	add	sp, #28
 8013d90:	f85d fb04 	ldr.w	pc, [sp], #4
 8013d94:	200b      	movs	r0, #11
 8013d96:	4770      	bx	lr
 8013d98:	9001      	str	r0, [sp, #4]
 8013d9a:	f7f8 fbcd 	bl	800c538 <rcutils_reset_error>
 8013d9e:	9801      	ldr	r0, [sp, #4]
 8013da0:	b007      	add	sp, #28
 8013da2:	f85d fb04 	ldr.w	pc, [sp], #4
 8013da6:	bf00      	nop

08013da8 <rclc_action_take_goal_handle>:
 8013da8:	4603      	mov	r3, r0
 8013daa:	b158      	cbz	r0, 8013dc4 <rclc_action_take_goal_handle+0x1c>
 8013dac:	6880      	ldr	r0, [r0, #8]
 8013dae:	b148      	cbz	r0, 8013dc4 <rclc_action_take_goal_handle+0x1c>
 8013db0:	6801      	ldr	r1, [r0, #0]
 8013db2:	6099      	str	r1, [r3, #8]
 8013db4:	2200      	movs	r2, #0
 8013db6:	7202      	strb	r2, [r0, #8]
 8013db8:	68d9      	ldr	r1, [r3, #12]
 8013dba:	6001      	str	r1, [r0, #0]
 8013dbc:	6202      	str	r2, [r0, #32]
 8013dbe:	8482      	strh	r2, [r0, #36]	@ 0x24
 8013dc0:	60d8      	str	r0, [r3, #12]
 8013dc2:	4770      	bx	lr
 8013dc4:	4770      	bx	lr
 8013dc6:	bf00      	nop

08013dc8 <rclc_action_remove_used_goal_handle>:
 8013dc8:	b180      	cbz	r0, 8013dec <rclc_action_remove_used_goal_handle+0x24>
 8013dca:	b179      	cbz	r1, 8013dec <rclc_action_remove_used_goal_handle+0x24>
 8013dcc:	68c3      	ldr	r3, [r0, #12]
 8013dce:	4299      	cmp	r1, r3
 8013dd0:	d00d      	beq.n	8013dee <rclc_action_remove_used_goal_handle+0x26>
 8013dd2:	b12b      	cbz	r3, 8013de0 <rclc_action_remove_used_goal_handle+0x18>
 8013dd4:	681a      	ldr	r2, [r3, #0]
 8013dd6:	4291      	cmp	r1, r2
 8013dd8:	d003      	beq.n	8013de2 <rclc_action_remove_used_goal_handle+0x1a>
 8013dda:	4613      	mov	r3, r2
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d1f9      	bne.n	8013dd4 <rclc_action_remove_used_goal_handle+0xc>
 8013de0:	4770      	bx	lr
 8013de2:	680a      	ldr	r2, [r1, #0]
 8013de4:	601a      	str	r2, [r3, #0]
 8013de6:	6883      	ldr	r3, [r0, #8]
 8013de8:	600b      	str	r3, [r1, #0]
 8013dea:	6081      	str	r1, [r0, #8]
 8013dec:	4770      	bx	lr
 8013dee:	680b      	ldr	r3, [r1, #0]
 8013df0:	60c3      	str	r3, [r0, #12]
 8013df2:	e7f8      	b.n	8013de6 <rclc_action_remove_used_goal_handle+0x1e>

08013df4 <rclc_action_find_goal_handle_by_uuid>:
 8013df4:	b538      	push	{r3, r4, r5, lr}
 8013df6:	b180      	cbz	r0, 8013e1a <rclc_action_find_goal_handle_by_uuid+0x26>
 8013df8:	460d      	mov	r5, r1
 8013dfa:	b181      	cbz	r1, 8013e1e <rclc_action_find_goal_handle_by_uuid+0x2a>
 8013dfc:	68c4      	ldr	r4, [r0, #12]
 8013dfe:	b914      	cbnz	r4, 8013e06 <rclc_action_find_goal_handle_by_uuid+0x12>
 8013e00:	e009      	b.n	8013e16 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013e02:	6824      	ldr	r4, [r4, #0]
 8013e04:	b13c      	cbz	r4, 8013e16 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013e06:	2210      	movs	r2, #16
 8013e08:	4629      	mov	r1, r5
 8013e0a:	f104 0009 	add.w	r0, r4, #9
 8013e0e:	f005 fec1 	bl	8019b94 <memcmp>
 8013e12:	2800      	cmp	r0, #0
 8013e14:	d1f5      	bne.n	8013e02 <rclc_action_find_goal_handle_by_uuid+0xe>
 8013e16:	4620      	mov	r0, r4
 8013e18:	bd38      	pop	{r3, r4, r5, pc}
 8013e1a:	4604      	mov	r4, r0
 8013e1c:	e7fb      	b.n	8013e16 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013e1e:	460c      	mov	r4, r1
 8013e20:	e7f9      	b.n	8013e16 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013e22:	bf00      	nop

08013e24 <rclc_action_find_first_handle_by_status>:
 8013e24:	b140      	cbz	r0, 8013e38 <rclc_action_find_first_handle_by_status+0x14>
 8013e26:	68c0      	ldr	r0, [r0, #12]
 8013e28:	b910      	cbnz	r0, 8013e30 <rclc_action_find_first_handle_by_status+0xc>
 8013e2a:	e005      	b.n	8013e38 <rclc_action_find_first_handle_by_status+0x14>
 8013e2c:	6800      	ldr	r0, [r0, #0]
 8013e2e:	b118      	cbz	r0, 8013e38 <rclc_action_find_first_handle_by_status+0x14>
 8013e30:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8013e34:	428b      	cmp	r3, r1
 8013e36:	d1f9      	bne.n	8013e2c <rclc_action_find_first_handle_by_status+0x8>
 8013e38:	4770      	bx	lr
 8013e3a:	bf00      	nop

08013e3c <rclc_action_find_first_terminated_handle>:
 8013e3c:	b140      	cbz	r0, 8013e50 <rclc_action_find_first_terminated_handle+0x14>
 8013e3e:	68c0      	ldr	r0, [r0, #12]
 8013e40:	b910      	cbnz	r0, 8013e48 <rclc_action_find_first_terminated_handle+0xc>
 8013e42:	e005      	b.n	8013e50 <rclc_action_find_first_terminated_handle+0x14>
 8013e44:	6800      	ldr	r0, [r0, #0]
 8013e46:	b118      	cbz	r0, 8013e50 <rclc_action_find_first_terminated_handle+0x14>
 8013e48:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8013e4c:	2b03      	cmp	r3, #3
 8013e4e:	ddf9      	ble.n	8013e44 <rclc_action_find_first_terminated_handle+0x8>
 8013e50:	4770      	bx	lr
 8013e52:	bf00      	nop

08013e54 <rclc_action_find_handle_by_goal_request_sequence_number>:
 8013e54:	b170      	cbz	r0, 8013e74 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8013e56:	68c0      	ldr	r0, [r0, #12]
 8013e58:	b160      	cbz	r0, 8013e74 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8013e5a:	b410      	push	{r4}
 8013e5c:	e001      	b.n	8013e62 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8013e5e:	6800      	ldr	r0, [r0, #0]
 8013e60:	b128      	cbz	r0, 8013e6e <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8013e62:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8013e66:	4299      	cmp	r1, r3
 8013e68:	bf08      	it	eq
 8013e6a:	4294      	cmpeq	r4, r2
 8013e6c:	d1f7      	bne.n	8013e5e <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8013e6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013e72:	4770      	bx	lr
 8013e74:	4770      	bx	lr
 8013e76:	bf00      	nop

08013e78 <rclc_action_find_handle_by_result_request_sequence_number>:
 8013e78:	b170      	cbz	r0, 8013e98 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8013e7a:	68c0      	ldr	r0, [r0, #12]
 8013e7c:	b160      	cbz	r0, 8013e98 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8013e7e:	b410      	push	{r4}
 8013e80:	e001      	b.n	8013e86 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8013e82:	6800      	ldr	r0, [r0, #0]
 8013e84:	b128      	cbz	r0, 8013e92 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8013e86:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8013e8a:	4299      	cmp	r1, r3
 8013e8c:	bf08      	it	eq
 8013e8e:	4294      	cmpeq	r4, r2
 8013e90:	d1f7      	bne.n	8013e82 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8013e92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013e96:	4770      	bx	lr
 8013e98:	4770      	bx	lr
 8013e9a:	bf00      	nop

08013e9c <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8013e9c:	b170      	cbz	r0, 8013ebc <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8013e9e:	68c0      	ldr	r0, [r0, #12]
 8013ea0:	b160      	cbz	r0, 8013ebc <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8013ea2:	b410      	push	{r4}
 8013ea4:	e001      	b.n	8013eaa <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8013ea6:	6800      	ldr	r0, [r0, #0]
 8013ea8:	b128      	cbz	r0, 8013eb6 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8013eaa:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8013eae:	4299      	cmp	r1, r3
 8013eb0:	bf08      	it	eq
 8013eb2:	4294      	cmpeq	r4, r2
 8013eb4:	d1f7      	bne.n	8013ea6 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8013eb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013eba:	4770      	bx	lr
 8013ebc:	4770      	bx	lr
 8013ebe:	bf00      	nop

08013ec0 <rclc_action_find_first_handle_with_goal_response>:
 8013ec0:	b140      	cbz	r0, 8013ed4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8013ec2:	68c0      	ldr	r0, [r0, #12]
 8013ec4:	b910      	cbnz	r0, 8013ecc <rclc_action_find_first_handle_with_goal_response+0xc>
 8013ec6:	e005      	b.n	8013ed4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8013ec8:	6800      	ldr	r0, [r0, #0]
 8013eca:	b118      	cbz	r0, 8013ed4 <rclc_action_find_first_handle_with_goal_response+0x14>
 8013ecc:	f890 3020 	ldrb.w	r3, [r0, #32]
 8013ed0:	2b00      	cmp	r3, #0
 8013ed2:	d0f9      	beq.n	8013ec8 <rclc_action_find_first_handle_with_goal_response+0x8>
 8013ed4:	4770      	bx	lr
 8013ed6:	bf00      	nop

08013ed8 <rclc_action_find_first_handle_with_result_response>:
 8013ed8:	b140      	cbz	r0, 8013eec <rclc_action_find_first_handle_with_result_response+0x14>
 8013eda:	68c0      	ldr	r0, [r0, #12]
 8013edc:	b910      	cbnz	r0, 8013ee4 <rclc_action_find_first_handle_with_result_response+0xc>
 8013ede:	e005      	b.n	8013eec <rclc_action_find_first_handle_with_result_response+0x14>
 8013ee0:	6800      	ldr	r0, [r0, #0]
 8013ee2:	b118      	cbz	r0, 8013eec <rclc_action_find_first_handle_with_result_response+0x14>
 8013ee4:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8013ee8:	2b00      	cmp	r3, #0
 8013eea:	d0f9      	beq.n	8013ee0 <rclc_action_find_first_handle_with_result_response+0x8>
 8013eec:	4770      	bx	lr
 8013eee:	bf00      	nop

08013ef0 <rclc_action_server_response_goal_request>:
 8013ef0:	b198      	cbz	r0, 8013f1a <rclc_action_server_response_goal_request+0x2a>
 8013ef2:	b510      	push	{r4, lr}
 8013ef4:	6844      	ldr	r4, [r0, #4]
 8013ef6:	b086      	sub	sp, #24
 8013ef8:	2200      	movs	r2, #0
 8013efa:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8013efe:	460b      	mov	r3, r1
 8013f00:	9205      	str	r2, [sp, #20]
 8013f02:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8013f06:	aa03      	add	r2, sp, #12
 8013f08:	f104 0010 	add.w	r0, r4, #16
 8013f0c:	f88d 300c 	strb.w	r3, [sp, #12]
 8013f10:	f7ff fd52 	bl	80139b8 <rcl_action_send_goal_response>
 8013f14:	b918      	cbnz	r0, 8013f1e <rclc_action_server_response_goal_request+0x2e>
 8013f16:	b006      	add	sp, #24
 8013f18:	bd10      	pop	{r4, pc}
 8013f1a:	200b      	movs	r0, #11
 8013f1c:	4770      	bx	lr
 8013f1e:	9001      	str	r0, [sp, #4]
 8013f20:	f7f8 fb0a 	bl	800c538 <rcutils_reset_error>
 8013f24:	9801      	ldr	r0, [sp, #4]
 8013f26:	b006      	add	sp, #24
 8013f28:	bd10      	pop	{r4, pc}
 8013f2a:	bf00      	nop
 8013f2c:	0000      	movs	r0, r0
	...

08013f30 <rclc_action_server_goal_cancel_accept>:
 8013f30:	b310      	cbz	r0, 8013f78 <rclc_action_server_goal_cancel_accept+0x48>
 8013f32:	b510      	push	{r4, lr}
 8013f34:	b090      	sub	sp, #64	@ 0x40
 8013f36:	4604      	mov	r4, r0
 8013f38:	a806      	add	r0, sp, #24
 8013f3a:	f7ff fefd 	bl	8013d38 <rcl_action_get_zero_initialized_cancel_response>
 8013f3e:	2300      	movs	r3, #0
 8013f40:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8013f44:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8013f48:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8013f4c:	f88d 3018 	strb.w	r3, [sp, #24]
 8013f50:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8013f54:	f8cd d01c 	str.w	sp, [sp, #28]
 8013f58:	46ec      	mov	ip, sp
 8013f5a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013f5e:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8013f80 <rclc_action_server_goal_cancel_accept+0x50>
 8013f62:	6860      	ldr	r0, [r4, #4]
 8013f64:	aa06      	add	r2, sp, #24
 8013f66:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8013f6a:	3010      	adds	r0, #16
 8013f6c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8013f70:	f7ff fdd2 	bl	8013b18 <rcl_action_send_cancel_response>
 8013f74:	b010      	add	sp, #64	@ 0x40
 8013f76:	bd10      	pop	{r4, pc}
 8013f78:	200b      	movs	r0, #11
 8013f7a:	4770      	bx	lr
 8013f7c:	f3af 8000 	nop.w
 8013f80:	00000001 	.word	0x00000001
 8013f84:	00000001 	.word	0x00000001

08013f88 <rclc_action_server_goal_cancel_reject>:
 8013f88:	b082      	sub	sp, #8
 8013f8a:	b530      	push	{r4, r5, lr}
 8013f8c:	b08b      	sub	sp, #44	@ 0x2c
 8013f8e:	ac0e      	add	r4, sp, #56	@ 0x38
 8013f90:	e884 000c 	stmia.w	r4, {r2, r3}
 8013f94:	b188      	cbz	r0, 8013fba <rclc_action_server_goal_cancel_reject+0x32>
 8013f96:	4604      	mov	r4, r0
 8013f98:	a801      	add	r0, sp, #4
 8013f9a:	460d      	mov	r5, r1
 8013f9c:	f7ff fecc 	bl	8013d38 <rcl_action_get_zero_initialized_cancel_response>
 8013fa0:	aa01      	add	r2, sp, #4
 8013fa2:	a90e      	add	r1, sp, #56	@ 0x38
 8013fa4:	f104 0010 	add.w	r0, r4, #16
 8013fa8:	f88d 5004 	strb.w	r5, [sp, #4]
 8013fac:	f7ff fdb4 	bl	8013b18 <rcl_action_send_cancel_response>
 8013fb0:	b00b      	add	sp, #44	@ 0x2c
 8013fb2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013fb6:	b002      	add	sp, #8
 8013fb8:	4770      	bx	lr
 8013fba:	200b      	movs	r0, #11
 8013fbc:	b00b      	add	sp, #44	@ 0x2c
 8013fbe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013fc2:	b002      	add	sp, #8
 8013fc4:	4770      	bx	lr
 8013fc6:	bf00      	nop

08013fc8 <__atomic_load_8>:
 8013fc8:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8013fcc:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8013fd0:	4a15      	ldr	r2, [pc, #84]	@ (8014028 <__atomic_load_8+0x60>)
 8013fd2:	4b16      	ldr	r3, [pc, #88]	@ (801402c <__atomic_load_8+0x64>)
 8013fd4:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8013fd8:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8013fdc:	fb02 f101 	mul.w	r1, r2, r1
 8013fe0:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8013fe4:	fba3 2301 	umull	r2, r3, r3, r1
 8013fe8:	091b      	lsrs	r3, r3, #4
 8013fea:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8013fee:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 8013ff2:	b4f0      	push	{r4, r5, r6, r7}
 8013ff4:	4d0e      	ldr	r5, [pc, #56]	@ (8014030 <__atomic_load_8+0x68>)
 8013ff6:	1ac9      	subs	r1, r1, r3
 8013ff8:	194a      	adds	r2, r1, r5
 8013ffa:	f04f 0c01 	mov.w	ip, #1
 8013ffe:	e8d2 3f4f 	ldrexb	r3, [r2]
 8014002:	e8c2 cf44 	strexb	r4, ip, [r2]
 8014006:	2c00      	cmp	r4, #0
 8014008:	d1f9      	bne.n	8013ffe <__atomic_load_8+0x36>
 801400a:	f3bf 8f5b 	dmb	ish
 801400e:	b2dc      	uxtb	r4, r3
 8014010:	2c00      	cmp	r4, #0
 8014012:	d1f4      	bne.n	8013ffe <__atomic_load_8+0x36>
 8014014:	e9d0 6700 	ldrd	r6, r7, [r0]
 8014018:	f3bf 8f5b 	dmb	ish
 801401c:	546b      	strb	r3, [r5, r1]
 801401e:	4630      	mov	r0, r6
 8014020:	4639      	mov	r1, r7
 8014022:	bcf0      	pop	{r4, r5, r6, r7}
 8014024:	4770      	bx	lr
 8014026:	bf00      	nop
 8014028:	27d4eb2d 	.word	0x27d4eb2d
 801402c:	b21642c9 	.word	0xb21642c9
 8014030:	20010df4 	.word	0x20010df4

08014034 <__atomic_store_8>:
 8014034:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8014038:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 801403c:	b570      	push	{r4, r5, r6, lr}
 801403e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8014042:	4c14      	ldr	r4, [pc, #80]	@ (8014094 <__atomic_store_8+0x60>)
 8014044:	4e14      	ldr	r6, [pc, #80]	@ (8014098 <__atomic_store_8+0x64>)
 8014046:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 801404a:	fb04 f101 	mul.w	r1, r4, r1
 801404e:	4c13      	ldr	r4, [pc, #76]	@ (801409c <__atomic_store_8+0x68>)
 8014050:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8014054:	fba4 5401 	umull	r5, r4, r4, r1
 8014058:	0924      	lsrs	r4, r4, #4
 801405a:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 801405e:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 8014062:	eba1 0e04 	sub.w	lr, r1, r4
 8014066:	f04f 0501 	mov.w	r5, #1
 801406a:	eb0e 0c06 	add.w	ip, lr, r6
 801406e:	e8dc 1f4f 	ldrexb	r1, [ip]
 8014072:	e8cc 5f44 	strexb	r4, r5, [ip]
 8014076:	2c00      	cmp	r4, #0
 8014078:	d1f9      	bne.n	801406e <__atomic_store_8+0x3a>
 801407a:	f3bf 8f5b 	dmb	ish
 801407e:	b2cc      	uxtb	r4, r1
 8014080:	2c00      	cmp	r4, #0
 8014082:	d1f4      	bne.n	801406e <__atomic_store_8+0x3a>
 8014084:	e9c0 2300 	strd	r2, r3, [r0]
 8014088:	f3bf 8f5b 	dmb	ish
 801408c:	f806 100e 	strb.w	r1, [r6, lr]
 8014090:	bd70      	pop	{r4, r5, r6, pc}
 8014092:	bf00      	nop
 8014094:	27d4eb2d 	.word	0x27d4eb2d
 8014098:	20010df4 	.word	0x20010df4
 801409c:	b21642c9 	.word	0xb21642c9

080140a0 <__atomic_exchange_8>:
 80140a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80140a2:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 80140a6:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 80140aa:	4917      	ldr	r1, [pc, #92]	@ (8014108 <__atomic_exchange_8+0x68>)
 80140ac:	4f17      	ldr	r7, [pc, #92]	@ (801410c <__atomic_exchange_8+0x6c>)
 80140ae:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 80140b2:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 80140b6:	fb01 fe0e 	mul.w	lr, r1, lr
 80140ba:	4915      	ldr	r1, [pc, #84]	@ (8014110 <__atomic_exchange_8+0x70>)
 80140bc:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 80140c0:	4606      	mov	r6, r0
 80140c2:	fba1 010e 	umull	r0, r1, r1, lr
 80140c6:	0909      	lsrs	r1, r1, #4
 80140c8:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 80140cc:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 80140d0:	ebae 0e01 	sub.w	lr, lr, r1
 80140d4:	f04f 0501 	mov.w	r5, #1
 80140d8:	eb0e 0107 	add.w	r1, lr, r7
 80140dc:	e8d1 cf4f 	ldrexb	ip, [r1]
 80140e0:	e8c1 5f40 	strexb	r0, r5, [r1]
 80140e4:	2800      	cmp	r0, #0
 80140e6:	d1f9      	bne.n	80140dc <__atomic_exchange_8+0x3c>
 80140e8:	f3bf 8f5b 	dmb	ish
 80140ec:	fa5f f48c 	uxtb.w	r4, ip
 80140f0:	2c00      	cmp	r4, #0
 80140f2:	d1f3      	bne.n	80140dc <__atomic_exchange_8+0x3c>
 80140f4:	e9d6 0100 	ldrd	r0, r1, [r6]
 80140f8:	e9c6 2300 	strd	r2, r3, [r6]
 80140fc:	f3bf 8f5b 	dmb	ish
 8014100:	f807 c00e 	strb.w	ip, [r7, lr]
 8014104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014106:	bf00      	nop
 8014108:	27d4eb2d 	.word	0x27d4eb2d
 801410c:	20010df4 	.word	0x20010df4
 8014110:	b21642c9 	.word	0xb21642c9

08014114 <rcutils_get_env>:
 8014114:	b150      	cbz	r0, 801412c <rcutils_get_env+0x18>
 8014116:	b510      	push	{r4, lr}
 8014118:	460c      	mov	r4, r1
 801411a:	b909      	cbnz	r1, 8014120 <rcutils_get_env+0xc>
 801411c:	4806      	ldr	r0, [pc, #24]	@ (8014138 <rcutils_get_env+0x24>)
 801411e:	bd10      	pop	{r4, pc}
 8014120:	f005 f842 	bl	80191a8 <getenv>
 8014124:	b120      	cbz	r0, 8014130 <rcutils_get_env+0x1c>
 8014126:	6020      	str	r0, [r4, #0]
 8014128:	2000      	movs	r0, #0
 801412a:	bd10      	pop	{r4, pc}
 801412c:	4803      	ldr	r0, [pc, #12]	@ (801413c <rcutils_get_env+0x28>)
 801412e:	4770      	bx	lr
 8014130:	4b03      	ldr	r3, [pc, #12]	@ (8014140 <rcutils_get_env+0x2c>)
 8014132:	6023      	str	r3, [r4, #0]
 8014134:	e7f8      	b.n	8014128 <rcutils_get_env+0x14>
 8014136:	bf00      	nop
 8014138:	0801c928 	.word	0x0801c928
 801413c:	0801c90c 	.word	0x0801c90c
 8014140:	0801cc8c 	.word	0x0801cc8c

08014144 <rcutils_format_string_limit>:
 8014144:	b40f      	push	{r0, r1, r2, r3}
 8014146:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014148:	b083      	sub	sp, #12
 801414a:	ac08      	add	r4, sp, #32
 801414c:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801414e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8014152:	b376      	cbz	r6, 80141b2 <rcutils_format_string_limit+0x6e>
 8014154:	4620      	mov	r0, r4
 8014156:	f7f8 f9c3 	bl	800c4e0 <rcutils_allocator_is_valid>
 801415a:	b350      	cbz	r0, 80141b2 <rcutils_format_string_limit+0x6e>
 801415c:	2100      	movs	r1, #0
 801415e:	ab0f      	add	r3, sp, #60	@ 0x3c
 8014160:	4632      	mov	r2, r6
 8014162:	4608      	mov	r0, r1
 8014164:	e9cd 3300 	strd	r3, r3, [sp]
 8014168:	f000 f8f8 	bl	801435c <rcutils_vsnprintf>
 801416c:	1c43      	adds	r3, r0, #1
 801416e:	4605      	mov	r5, r0
 8014170:	d01f      	beq.n	80141b2 <rcutils_format_string_limit+0x6e>
 8014172:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014174:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014176:	1c47      	adds	r7, r0, #1
 8014178:	429f      	cmp	r7, r3
 801417a:	bf84      	itt	hi
 801417c:	461f      	movhi	r7, r3
 801417e:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 8014182:	4638      	mov	r0, r7
 8014184:	9b08      	ldr	r3, [sp, #32]
 8014186:	4798      	blx	r3
 8014188:	4604      	mov	r4, r0
 801418a:	b190      	cbz	r0, 80141b2 <rcutils_format_string_limit+0x6e>
 801418c:	9b01      	ldr	r3, [sp, #4]
 801418e:	4632      	mov	r2, r6
 8014190:	4639      	mov	r1, r7
 8014192:	f000 f8e3 	bl	801435c <rcutils_vsnprintf>
 8014196:	2800      	cmp	r0, #0
 8014198:	db07      	blt.n	80141aa <rcutils_format_string_limit+0x66>
 801419a:	2300      	movs	r3, #0
 801419c:	5563      	strb	r3, [r4, r5]
 801419e:	4620      	mov	r0, r4
 80141a0:	b003      	add	sp, #12
 80141a2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80141a6:	b004      	add	sp, #16
 80141a8:	4770      	bx	lr
 80141aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80141ac:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80141ae:	4620      	mov	r0, r4
 80141b0:	4798      	blx	r3
 80141b2:	2400      	movs	r4, #0
 80141b4:	e7f3      	b.n	801419e <rcutils_format_string_limit+0x5a>
 80141b6:	bf00      	nop

080141b8 <rcutils_repl_str>:
 80141b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141bc:	4699      	mov	r9, r3
 80141be:	b089      	sub	sp, #36	@ 0x24
 80141c0:	4603      	mov	r3, r0
 80141c2:	4648      	mov	r0, r9
 80141c4:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80141c8:	4698      	mov	r8, r3
 80141ca:	9300      	str	r3, [sp, #0]
 80141cc:	460c      	mov	r4, r1
 80141ce:	f7f8 f987 	bl	800c4e0 <rcutils_allocator_is_valid>
 80141d2:	2800      	cmp	r0, #0
 80141d4:	f000 80a3 	beq.w	801431e <rcutils_repl_str+0x166>
 80141d8:	4620      	mov	r0, r4
 80141da:	f7ec f861 	bl	80002a0 <strlen>
 80141de:	f04f 0a00 	mov.w	sl, #0
 80141e2:	f8d9 b010 	ldr.w	fp, [r9, #16]
 80141e6:	9001      	str	r0, [sp, #4]
 80141e8:	4657      	mov	r7, sl
 80141ea:	4655      	mov	r5, sl
 80141ec:	2610      	movs	r6, #16
 80141ee:	e01e      	b.n	801422e <rcutils_repl_str+0x76>
 80141f0:	3501      	adds	r5, #1
 80141f2:	45aa      	cmp	sl, r5
 80141f4:	d212      	bcs.n	801421c <rcutils_repl_str+0x64>
 80141f6:	44b2      	add	sl, r6
 80141f8:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80141fc:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8014200:	4798      	blx	r3
 8014202:	2800      	cmp	r0, #0
 8014204:	f000 8088 	beq.w	8014318 <rcutils_repl_str+0x160>
 8014208:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 801420c:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
 8014210:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8014214:	4607      	mov	r7, r0
 8014216:	bf28      	it	cs
 8014218:	f44f 1680 	movcs.w	r6, #1048576	@ 0x100000
 801421c:	9a00      	ldr	r2, [sp, #0]
 801421e:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 8014222:	1aa2      	subs	r2, r4, r2
 8014224:	f843 2c04 	str.w	r2, [r3, #-4]
 8014228:	9b01      	ldr	r3, [sp, #4]
 801422a:	eb04 0803 	add.w	r8, r4, r3
 801422e:	9902      	ldr	r1, [sp, #8]
 8014230:	4640      	mov	r0, r8
 8014232:	f005 fd13 	bl	8019c5c <strstr>
 8014236:	4604      	mov	r4, r0
 8014238:	465a      	mov	r2, fp
 801423a:	4638      	mov	r0, r7
 801423c:	2c00      	cmp	r4, #0
 801423e:	d1d7      	bne.n	80141f0 <rcutils_repl_str+0x38>
 8014240:	4640      	mov	r0, r8
 8014242:	f7ec f82d 	bl	80002a0 <strlen>
 8014246:	9b00      	ldr	r3, [sp, #0]
 8014248:	eba8 0803 	sub.w	r8, r8, r3
 801424c:	eb08 0300 	add.w	r3, r8, r0
 8014250:	9304      	str	r3, [sp, #16]
 8014252:	f8d9 8000 	ldr.w	r8, [r9]
 8014256:	2d00      	cmp	r5, #0
 8014258:	d03f      	beq.n	80142da <rcutils_repl_str+0x122>
 801425a:	9803      	ldr	r0, [sp, #12]
 801425c:	f7ec f820 	bl	80002a0 <strlen>
 8014260:	4606      	mov	r6, r0
 8014262:	9801      	ldr	r0, [sp, #4]
 8014264:	9a04      	ldr	r2, [sp, #16]
 8014266:	1a33      	subs	r3, r6, r0
 8014268:	fb05 2a03 	mla	sl, r5, r3, r2
 801426c:	4659      	mov	r1, fp
 801426e:	f10a 0001 	add.w	r0, sl, #1
 8014272:	47c0      	blx	r8
 8014274:	4683      	mov	fp, r0
 8014276:	2800      	cmp	r0, #0
 8014278:	d04e      	beq.n	8014318 <rcutils_repl_str+0x160>
 801427a:	683a      	ldr	r2, [r7, #0]
 801427c:	9900      	ldr	r1, [sp, #0]
 801427e:	f005 fdec 	bl	8019e5a <memcpy>
 8014282:	683b      	ldr	r3, [r7, #0]
 8014284:	9706      	str	r7, [sp, #24]
 8014286:	1e6a      	subs	r2, r5, #1
 8014288:	445b      	add	r3, fp
 801428a:	46a8      	mov	r8, r5
 801428c:	9202      	str	r2, [sp, #8]
 801428e:	4625      	mov	r5, r4
 8014290:	f8cd 901c 	str.w	r9, [sp, #28]
 8014294:	461c      	mov	r4, r3
 8014296:	9903      	ldr	r1, [sp, #12]
 8014298:	4632      	mov	r2, r6
 801429a:	4620      	mov	r0, r4
 801429c:	f005 fddd 	bl	8019e5a <memcpy>
 80142a0:	9b01      	ldr	r3, [sp, #4]
 80142a2:	f857 2b04 	ldr.w	r2, [r7], #4
 80142a6:	eb02 0c03 	add.w	ip, r2, r3
 80142aa:	9b00      	ldr	r3, [sp, #0]
 80142ac:	eb03 010c 	add.w	r1, r3, ip
 80142b0:	9b02      	ldr	r3, [sp, #8]
 80142b2:	4434      	add	r4, r6
 80142b4:	429d      	cmp	r5, r3
 80142b6:	4620      	mov	r0, r4
 80142b8:	d022      	beq.n	8014300 <rcutils_repl_str+0x148>
 80142ba:	683a      	ldr	r2, [r7, #0]
 80142bc:	eba2 090c 	sub.w	r9, r2, ip
 80142c0:	464a      	mov	r2, r9
 80142c2:	3501      	adds	r5, #1
 80142c4:	f005 fdc9 	bl	8019e5a <memcpy>
 80142c8:	45a8      	cmp	r8, r5
 80142ca:	444c      	add	r4, r9
 80142cc:	d1e3      	bne.n	8014296 <rcutils_repl_str+0xde>
 80142ce:	2300      	movs	r3, #0
 80142d0:	e9dd 7906 	ldrd	r7, r9, [sp, #24]
 80142d4:	f80b 300a 	strb.w	r3, [fp, sl]
 80142d8:	e008      	b.n	80142ec <rcutils_repl_str+0x134>
 80142da:	4618      	mov	r0, r3
 80142dc:	4659      	mov	r1, fp
 80142de:	3001      	adds	r0, #1
 80142e0:	47c0      	blx	r8
 80142e2:	4683      	mov	fp, r0
 80142e4:	b110      	cbz	r0, 80142ec <rcutils_repl_str+0x134>
 80142e6:	9900      	ldr	r1, [sp, #0]
 80142e8:	f005 fdaf 	bl	8019e4a <strcpy>
 80142ec:	4638      	mov	r0, r7
 80142ee:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80142f2:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80142f6:	4798      	blx	r3
 80142f8:	4658      	mov	r0, fp
 80142fa:	b009      	add	sp, #36	@ 0x24
 80142fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014300:	9b04      	ldr	r3, [sp, #16]
 8014302:	eba3 020c 	sub.w	r2, r3, ip
 8014306:	9205      	str	r2, [sp, #20]
 8014308:	3501      	adds	r5, #1
 801430a:	f005 fda6 	bl	8019e5a <memcpy>
 801430e:	9a05      	ldr	r2, [sp, #20]
 8014310:	45a8      	cmp	r8, r5
 8014312:	4414      	add	r4, r2
 8014314:	d1bf      	bne.n	8014296 <rcutils_repl_str+0xde>
 8014316:	e7da      	b.n	80142ce <rcutils_repl_str+0x116>
 8014318:	f04f 0b00 	mov.w	fp, #0
 801431c:	e7e6      	b.n	80142ec <rcutils_repl_str+0x134>
 801431e:	4683      	mov	fp, r0
 8014320:	4658      	mov	r0, fp
 8014322:	b009      	add	sp, #36	@ 0x24
 8014324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014328 <rcutils_snprintf>:
 8014328:	b40c      	push	{r2, r3}
 801432a:	b530      	push	{r4, r5, lr}
 801432c:	b083      	sub	sp, #12
 801432e:	ab06      	add	r3, sp, #24
 8014330:	f853 2b04 	ldr.w	r2, [r3], #4
 8014334:	9301      	str	r3, [sp, #4]
 8014336:	b152      	cbz	r2, 801434e <rcutils_snprintf+0x26>
 8014338:	b138      	cbz	r0, 801434a <rcutils_snprintf+0x22>
 801433a:	b141      	cbz	r1, 801434e <rcutils_snprintf+0x26>
 801433c:	f005 fb88 	bl	8019a50 <vsniprintf>
 8014340:	b003      	add	sp, #12
 8014342:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014346:	b002      	add	sp, #8
 8014348:	4770      	bx	lr
 801434a:	2900      	cmp	r1, #0
 801434c:	d0f6      	beq.n	801433c <rcutils_snprintf+0x14>
 801434e:	f005 fd4f 	bl	8019df0 <__errno>
 8014352:	2316      	movs	r3, #22
 8014354:	6003      	str	r3, [r0, #0]
 8014356:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801435a:	e7f1      	b.n	8014340 <rcutils_snprintf+0x18>

0801435c <rcutils_vsnprintf>:
 801435c:	b570      	push	{r4, r5, r6, lr}
 801435e:	b13a      	cbz	r2, 8014370 <rcutils_vsnprintf+0x14>
 8014360:	b120      	cbz	r0, 801436c <rcutils_vsnprintf+0x10>
 8014362:	b129      	cbz	r1, 8014370 <rcutils_vsnprintf+0x14>
 8014364:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014368:	f005 bb72 	b.w	8019a50 <vsniprintf>
 801436c:	2900      	cmp	r1, #0
 801436e:	d0f9      	beq.n	8014364 <rcutils_vsnprintf+0x8>
 8014370:	f005 fd3e 	bl	8019df0 <__errno>
 8014374:	2316      	movs	r3, #22
 8014376:	6003      	str	r3, [r0, #0]
 8014378:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801437c:	bd70      	pop	{r4, r5, r6, pc}
 801437e:	bf00      	nop

08014380 <rcutils_strdup>:
 8014380:	b084      	sub	sp, #16
 8014382:	b570      	push	{r4, r5, r6, lr}
 8014384:	b086      	sub	sp, #24
 8014386:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 801438a:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 801438e:	4604      	mov	r4, r0
 8014390:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014394:	f10d 0e04 	add.w	lr, sp, #4
 8014398:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801439c:	f8dc 3000 	ldr.w	r3, [ip]
 80143a0:	f8ce 3000 	str.w	r3, [lr]
 80143a4:	b304      	cbz	r4, 80143e8 <rcutils_strdup+0x68>
 80143a6:	a801      	add	r0, sp, #4
 80143a8:	f7f8 f89a 	bl	800c4e0 <rcutils_allocator_is_valid>
 80143ac:	b1e0      	cbz	r0, 80143e8 <rcutils_strdup+0x68>
 80143ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80143b2:	2100      	movs	r1, #0
 80143b4:	4620      	mov	r0, r4
 80143b6:	f7eb ff23 	bl	8000200 <memchr>
 80143ba:	b190      	cbz	r0, 80143e2 <rcutils_strdup+0x62>
 80143bc:	1b06      	subs	r6, r0, r4
 80143be:	1c70      	adds	r0, r6, #1
 80143c0:	9b01      	ldr	r3, [sp, #4]
 80143c2:	9905      	ldr	r1, [sp, #20]
 80143c4:	4798      	blx	r3
 80143c6:	4605      	mov	r5, r0
 80143c8:	b128      	cbz	r0, 80143d6 <rcutils_strdup+0x56>
 80143ca:	4632      	mov	r2, r6
 80143cc:	4621      	mov	r1, r4
 80143ce:	f005 fd44 	bl	8019e5a <memcpy>
 80143d2:	2300      	movs	r3, #0
 80143d4:	55ab      	strb	r3, [r5, r6]
 80143d6:	4628      	mov	r0, r5
 80143d8:	b006      	add	sp, #24
 80143da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80143de:	b004      	add	sp, #16
 80143e0:	4770      	bx	lr
 80143e2:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 80143e6:	e7eb      	b.n	80143c0 <rcutils_strdup+0x40>
 80143e8:	2500      	movs	r5, #0
 80143ea:	e7f4      	b.n	80143d6 <rcutils_strdup+0x56>

080143ec <rcutils_strndup>:
 80143ec:	b082      	sub	sp, #8
 80143ee:	b570      	push	{r4, r5, r6, lr}
 80143f0:	ac04      	add	r4, sp, #16
 80143f2:	e884 000c 	stmia.w	r4, {r2, r3}
 80143f6:	b1e8      	cbz	r0, 8014434 <rcutils_strndup+0x48>
 80143f8:	4605      	mov	r5, r0
 80143fa:	a804      	add	r0, sp, #16
 80143fc:	460c      	mov	r4, r1
 80143fe:	f7f8 f86f 	bl	800c4e0 <rcutils_allocator_is_valid>
 8014402:	b1b8      	cbz	r0, 8014434 <rcutils_strndup+0x48>
 8014404:	4622      	mov	r2, r4
 8014406:	2100      	movs	r1, #0
 8014408:	4628      	mov	r0, r5
 801440a:	f7eb fef9 	bl	8000200 <memchr>
 801440e:	b100      	cbz	r0, 8014412 <rcutils_strndup+0x26>
 8014410:	1b44      	subs	r4, r0, r5
 8014412:	9b04      	ldr	r3, [sp, #16]
 8014414:	9908      	ldr	r1, [sp, #32]
 8014416:	1c60      	adds	r0, r4, #1
 8014418:	4798      	blx	r3
 801441a:	4606      	mov	r6, r0
 801441c:	b128      	cbz	r0, 801442a <rcutils_strndup+0x3e>
 801441e:	4622      	mov	r2, r4
 8014420:	4629      	mov	r1, r5
 8014422:	f005 fd1a 	bl	8019e5a <memcpy>
 8014426:	2300      	movs	r3, #0
 8014428:	5533      	strb	r3, [r6, r4]
 801442a:	4630      	mov	r0, r6
 801442c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014430:	b002      	add	sp, #8
 8014432:	4770      	bx	lr
 8014434:	2600      	movs	r6, #0
 8014436:	4630      	mov	r0, r6
 8014438:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801443c:	b002      	add	sp, #8
 801443e:	4770      	bx	lr

08014440 <rcutils_get_zero_initialized_string_map>:
 8014440:	4b01      	ldr	r3, [pc, #4]	@ (8014448 <rcutils_get_zero_initialized_string_map+0x8>)
 8014442:	6818      	ldr	r0, [r3, #0]
 8014444:	4770      	bx	lr
 8014446:	bf00      	nop
 8014448:	0801d458 	.word	0x0801d458

0801444c <rcutils_string_map_reserve>:
 801444c:	2800      	cmp	r0, #0
 801444e:	d04e      	beq.n	80144ee <rcutils_string_map_reserve+0xa2>
 8014450:	b530      	push	{r4, r5, lr}
 8014452:	6803      	ldr	r3, [r0, #0]
 8014454:	b087      	sub	sp, #28
 8014456:	4604      	mov	r4, r0
 8014458:	2b00      	cmp	r3, #0
 801445a:	d043      	beq.n	80144e4 <rcutils_string_map_reserve+0x98>
 801445c:	f103 0c0c 	add.w	ip, r3, #12
 8014460:	460d      	mov	r5, r1
 8014462:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014466:	f10d 0e04 	add.w	lr, sp, #4
 801446a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801446e:	f8dc 3000 	ldr.w	r3, [ip]
 8014472:	f8ce 3000 	str.w	r3, [lr]
 8014476:	a801      	add	r0, sp, #4
 8014478:	f7f8 f832 	bl	800c4e0 <rcutils_allocator_is_valid>
 801447c:	b308      	cbz	r0, 80144c2 <rcutils_string_map_reserve+0x76>
 801447e:	6823      	ldr	r3, [r4, #0]
 8014480:	6899      	ldr	r1, [r3, #8]
 8014482:	42a9      	cmp	r1, r5
 8014484:	d829      	bhi.n	80144da <rcutils_string_map_reserve+0x8e>
 8014486:	685a      	ldr	r2, [r3, #4]
 8014488:	42aa      	cmp	r2, r5
 801448a:	d024      	beq.n	80144d6 <rcutils_string_map_reserve+0x8a>
 801448c:	b1e5      	cbz	r5, 80144c8 <rcutils_string_map_reserve+0x7c>
 801448e:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 8014492:	d22a      	bcs.n	80144ea <rcutils_string_map_reserve+0x9e>
 8014494:	6818      	ldr	r0, [r3, #0]
 8014496:	9a05      	ldr	r2, [sp, #20]
 8014498:	9b03      	ldr	r3, [sp, #12]
 801449a:	00e9      	lsls	r1, r5, #3
 801449c:	4798      	blx	r3
 801449e:	b320      	cbz	r0, 80144ea <rcutils_string_map_reserve+0x9e>
 80144a0:	6824      	ldr	r4, [r4, #0]
 80144a2:	6861      	ldr	r1, [r4, #4]
 80144a4:	6020      	str	r0, [r4, #0]
 80144a6:	42a9      	cmp	r1, r5
 80144a8:	d214      	bcs.n	80144d4 <rcutils_string_map_reserve+0x88>
 80144aa:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 80144ae:	1a69      	subs	r1, r5, r1
 80144b0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80144b4:	2200      	movs	r2, #0
 80144b6:	e9c3 2200 	strd	r2, r2, [r3]
 80144ba:	3308      	adds	r3, #8
 80144bc:	428b      	cmp	r3, r1
 80144be:	d1fa      	bne.n	80144b6 <rcutils_string_map_reserve+0x6a>
 80144c0:	e008      	b.n	80144d4 <rcutils_string_map_reserve+0x88>
 80144c2:	200b      	movs	r0, #11
 80144c4:	b007      	add	sp, #28
 80144c6:	bd30      	pop	{r4, r5, pc}
 80144c8:	9a02      	ldr	r2, [sp, #8]
 80144ca:	9905      	ldr	r1, [sp, #20]
 80144cc:	6818      	ldr	r0, [r3, #0]
 80144ce:	4790      	blx	r2
 80144d0:	6824      	ldr	r4, [r4, #0]
 80144d2:	6025      	str	r5, [r4, #0]
 80144d4:	6065      	str	r5, [r4, #4]
 80144d6:	2000      	movs	r0, #0
 80144d8:	e7f4      	b.n	80144c4 <rcutils_string_map_reserve+0x78>
 80144da:	4620      	mov	r0, r4
 80144dc:	f7ff ffb6 	bl	801444c <rcutils_string_map_reserve>
 80144e0:	b007      	add	sp, #28
 80144e2:	bd30      	pop	{r4, r5, pc}
 80144e4:	201f      	movs	r0, #31
 80144e6:	b007      	add	sp, #28
 80144e8:	bd30      	pop	{r4, r5, pc}
 80144ea:	200a      	movs	r0, #10
 80144ec:	e7ea      	b.n	80144c4 <rcutils_string_map_reserve+0x78>
 80144ee:	200b      	movs	r0, #11
 80144f0:	4770      	bx	lr
 80144f2:	bf00      	nop

080144f4 <rcutils_string_map_init>:
 80144f4:	b082      	sub	sp, #8
 80144f6:	b570      	push	{r4, r5, r6, lr}
 80144f8:	ac04      	add	r4, sp, #16
 80144fa:	e884 000c 	stmia.w	r4, {r2, r3}
 80144fe:	b378      	cbz	r0, 8014560 <rcutils_string_map_init+0x6c>
 8014500:	6806      	ldr	r6, [r0, #0]
 8014502:	4604      	mov	r4, r0
 8014504:	b12e      	cbz	r6, 8014512 <rcutils_string_map_init+0x1e>
 8014506:	251e      	movs	r5, #30
 8014508:	4628      	mov	r0, r5
 801450a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801450e:	b002      	add	sp, #8
 8014510:	4770      	bx	lr
 8014512:	a804      	add	r0, sp, #16
 8014514:	460d      	mov	r5, r1
 8014516:	f7f7 ffe3 	bl	800c4e0 <rcutils_allocator_is_valid>
 801451a:	b308      	cbz	r0, 8014560 <rcutils_string_map_init+0x6c>
 801451c:	9b04      	ldr	r3, [sp, #16]
 801451e:	9908      	ldr	r1, [sp, #32]
 8014520:	2020      	movs	r0, #32
 8014522:	4798      	blx	r3
 8014524:	6020      	str	r0, [r4, #0]
 8014526:	b308      	cbz	r0, 801456c <rcutils_string_map_init+0x78>
 8014528:	f10d 0e10 	add.w	lr, sp, #16
 801452c:	e9c0 6600 	strd	r6, r6, [r0]
 8014530:	6086      	str	r6, [r0, #8]
 8014532:	f100 0c0c 	add.w	ip, r0, #12
 8014536:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801453a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801453e:	f8de 3000 	ldr.w	r3, [lr]
 8014542:	f8cc 3000 	str.w	r3, [ip]
 8014546:	4629      	mov	r1, r5
 8014548:	4620      	mov	r0, r4
 801454a:	f7ff ff7f 	bl	801444c <rcutils_string_map_reserve>
 801454e:	4605      	mov	r5, r0
 8014550:	2800      	cmp	r0, #0
 8014552:	d0d9      	beq.n	8014508 <rcutils_string_map_init+0x14>
 8014554:	9b05      	ldr	r3, [sp, #20]
 8014556:	9908      	ldr	r1, [sp, #32]
 8014558:	6820      	ldr	r0, [r4, #0]
 801455a:	4798      	blx	r3
 801455c:	6026      	str	r6, [r4, #0]
 801455e:	e7d3      	b.n	8014508 <rcutils_string_map_init+0x14>
 8014560:	250b      	movs	r5, #11
 8014562:	4628      	mov	r0, r5
 8014564:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014568:	b002      	add	sp, #8
 801456a:	4770      	bx	lr
 801456c:	250a      	movs	r5, #10
 801456e:	e7cb      	b.n	8014508 <rcutils_string_map_init+0x14>

08014570 <rcutils_string_map_fini>:
 8014570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014574:	b086      	sub	sp, #24
 8014576:	2800      	cmp	r0, #0
 8014578:	d04f      	beq.n	801461a <rcutils_string_map_fini+0xaa>
 801457a:	6805      	ldr	r5, [r0, #0]
 801457c:	4606      	mov	r6, r0
 801457e:	2d00      	cmp	r5, #0
 8014580:	d046      	beq.n	8014610 <rcutils_string_map_fini+0xa0>
 8014582:	686b      	ldr	r3, [r5, #4]
 8014584:	b353      	cbz	r3, 80145dc <rcutils_string_map_fini+0x6c>
 8014586:	2400      	movs	r4, #0
 8014588:	682a      	ldr	r2, [r5, #0]
 801458a:	4627      	mov	r7, r4
 801458c:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 8014590:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8014594:	b1f8      	cbz	r0, 80145d6 <rcutils_string_map_fini+0x66>
 8014596:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 801459a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801459e:	4651      	mov	r1, sl
 80145a0:	47c8      	blx	r9
 80145a2:	682b      	ldr	r3, [r5, #0]
 80145a4:	eb03 0208 	add.w	r2, r3, r8
 80145a8:	f843 7034 	str.w	r7, [r3, r4, lsl #3]
 80145ac:	6850      	ldr	r0, [r2, #4]
 80145ae:	4651      	mov	r1, sl
 80145b0:	47c8      	blx	r9
 80145b2:	682a      	ldr	r2, [r5, #0]
 80145b4:	68ab      	ldr	r3, [r5, #8]
 80145b6:	4442      	add	r2, r8
 80145b8:	3b01      	subs	r3, #1
 80145ba:	6057      	str	r7, [r2, #4]
 80145bc:	60ab      	str	r3, [r5, #8]
 80145be:	6835      	ldr	r5, [r6, #0]
 80145c0:	686b      	ldr	r3, [r5, #4]
 80145c2:	3401      	adds	r4, #1
 80145c4:	429c      	cmp	r4, r3
 80145c6:	d209      	bcs.n	80145dc <rcutils_string_map_fini+0x6c>
 80145c8:	682a      	ldr	r2, [r5, #0]
 80145ca:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 80145ce:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80145d2:	2800      	cmp	r0, #0
 80145d4:	d1df      	bne.n	8014596 <rcutils_string_map_fini+0x26>
 80145d6:	3401      	adds	r4, #1
 80145d8:	42a3      	cmp	r3, r4
 80145da:	d8d7      	bhi.n	801458c <rcutils_string_map_fini+0x1c>
 80145dc:	2100      	movs	r1, #0
 80145de:	4630      	mov	r0, r6
 80145e0:	f7ff ff34 	bl	801444c <rcutils_string_map_reserve>
 80145e4:	4604      	mov	r4, r0
 80145e6:	b118      	cbz	r0, 80145f0 <rcutils_string_map_fini+0x80>
 80145e8:	4620      	mov	r0, r4
 80145ea:	b006      	add	sp, #24
 80145ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145f0:	6835      	ldr	r5, [r6, #0]
 80145f2:	350c      	adds	r5, #12
 80145f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80145f6:	af01      	add	r7, sp, #4
 80145f8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80145fa:	682b      	ldr	r3, [r5, #0]
 80145fc:	603b      	str	r3, [r7, #0]
 80145fe:	a801      	add	r0, sp, #4
 8014600:	f7f7 ff6e 	bl	800c4e0 <rcutils_allocator_is_valid>
 8014604:	b148      	cbz	r0, 801461a <rcutils_string_map_fini+0xaa>
 8014606:	9b02      	ldr	r3, [sp, #8]
 8014608:	9905      	ldr	r1, [sp, #20]
 801460a:	6830      	ldr	r0, [r6, #0]
 801460c:	4798      	blx	r3
 801460e:	6034      	str	r4, [r6, #0]
 8014610:	2400      	movs	r4, #0
 8014612:	4620      	mov	r0, r4
 8014614:	b006      	add	sp, #24
 8014616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801461a:	240b      	movs	r4, #11
 801461c:	4620      	mov	r0, r4
 801461e:	b006      	add	sp, #24
 8014620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014624 <rcutils_string_map_getn>:
 8014624:	b338      	cbz	r0, 8014676 <rcutils_string_map_getn+0x52>
 8014626:	6800      	ldr	r0, [r0, #0]
 8014628:	b328      	cbz	r0, 8014676 <rcutils_string_map_getn+0x52>
 801462a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801462e:	460e      	mov	r6, r1
 8014630:	b1c1      	cbz	r1, 8014664 <rcutils_string_map_getn+0x40>
 8014632:	e9d0 9800 	ldrd	r9, r8, [r0]
 8014636:	f1b8 0f00 	cmp.w	r8, #0
 801463a:	d013      	beq.n	8014664 <rcutils_string_map_getn+0x40>
 801463c:	4617      	mov	r7, r2
 801463e:	2400      	movs	r4, #0
 8014640:	f859 5034 	ldr.w	r5, [r9, r4, lsl #3]
 8014644:	4628      	mov	r0, r5
 8014646:	b155      	cbz	r5, 801465e <rcutils_string_map_getn+0x3a>
 8014648:	f7eb fe2a 	bl	80002a0 <strlen>
 801464c:	42b8      	cmp	r0, r7
 801464e:	4602      	mov	r2, r0
 8014650:	4629      	mov	r1, r5
 8014652:	bf38      	it	cc
 8014654:	463a      	movcc	r2, r7
 8014656:	4630      	mov	r0, r6
 8014658:	f005 fadb 	bl	8019c12 <strncmp>
 801465c:	b128      	cbz	r0, 801466a <rcutils_string_map_getn+0x46>
 801465e:	3401      	adds	r4, #1
 8014660:	45a0      	cmp	r8, r4
 8014662:	d1ed      	bne.n	8014640 <rcutils_string_map_getn+0x1c>
 8014664:	2000      	movs	r0, #0
 8014666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801466a:	eb09 09c4 	add.w	r9, r9, r4, lsl #3
 801466e:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8014672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014676:	4770      	bx	lr

08014678 <rmw_get_zero_initialized_context>:
 8014678:	b510      	push	{r4, lr}
 801467a:	4903      	ldr	r1, [pc, #12]	@ (8014688 <rmw_get_zero_initialized_context+0x10>)
 801467c:	4604      	mov	r4, r0
 801467e:	2270      	movs	r2, #112	@ 0x70
 8014680:	f005 fbeb 	bl	8019e5a <memcpy>
 8014684:	4620      	mov	r0, r4
 8014686:	bd10      	pop	{r4, pc}
 8014688:	0801d460 	.word	0x0801d460

0801468c <rmw_get_zero_initialized_init_options>:
 801468c:	b510      	push	{r4, lr}
 801468e:	4903      	ldr	r1, [pc, #12]	@ (801469c <rmw_get_zero_initialized_init_options+0x10>)
 8014690:	4604      	mov	r4, r0
 8014692:	2258      	movs	r2, #88	@ 0x58
 8014694:	f005 fbe1 	bl	8019e5a <memcpy>
 8014698:	4620      	mov	r0, r4
 801469a:	bd10      	pop	{r4, pc}
 801469c:	0801d4d0 	.word	0x0801d4d0

080146a0 <rmw_subscription_content_filter_options_fini>:
 80146a0:	b1b0      	cbz	r0, 80146d0 <rmw_subscription_content_filter_options_fini+0x30>
 80146a2:	b538      	push	{r3, r4, r5, lr}
 80146a4:	4604      	mov	r4, r0
 80146a6:	4608      	mov	r0, r1
 80146a8:	460d      	mov	r5, r1
 80146aa:	f7f7 ff19 	bl	800c4e0 <rcutils_allocator_is_valid>
 80146ae:	b168      	cbz	r0, 80146cc <rmw_subscription_content_filter_options_fini+0x2c>
 80146b0:	6820      	ldr	r0, [r4, #0]
 80146b2:	b120      	cbz	r0, 80146be <rmw_subscription_content_filter_options_fini+0x1e>
 80146b4:	686b      	ldr	r3, [r5, #4]
 80146b6:	6929      	ldr	r1, [r5, #16]
 80146b8:	4798      	blx	r3
 80146ba:	2300      	movs	r3, #0
 80146bc:	6023      	str	r3, [r4, #0]
 80146be:	1d20      	adds	r0, r4, #4
 80146c0:	f004 fab0 	bl	8018c24 <rcutils_string_array_fini>
 80146c4:	3800      	subs	r0, #0
 80146c6:	bf18      	it	ne
 80146c8:	2001      	movne	r0, #1
 80146ca:	bd38      	pop	{r3, r4, r5, pc}
 80146cc:	200b      	movs	r0, #11
 80146ce:	bd38      	pop	{r3, r4, r5, pc}
 80146d0:	200b      	movs	r0, #11
 80146d2:	4770      	bx	lr

080146d4 <rmw_get_default_subscription_options>:
 80146d4:	2200      	movs	r2, #0
 80146d6:	e9c0 2200 	strd	r2, r2, [r0]
 80146da:	6082      	str	r2, [r0, #8]
 80146dc:	4770      	bx	lr
 80146de:	bf00      	nop

080146e0 <rmw_time_equal>:
 80146e0:	b570      	push	{r4, r5, r6, lr}
 80146e2:	b084      	sub	sp, #16
 80146e4:	ac04      	add	r4, sp, #16
 80146e6:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80146ea:	4925      	ldr	r1, [pc, #148]	@ (8014780 <rmw_time_equal+0xa0>)
 80146ec:	9c01      	ldr	r4, [sp, #4]
 80146ee:	2202      	movs	r2, #2
 80146f0:	4281      	cmp	r1, r0
 80146f2:	41a2      	sbcs	r2, r4
 80146f4:	d333      	bcc.n	801475e <rmw_time_equal+0x7e>
 80146f6:	4603      	mov	r3, r0
 80146f8:	4822      	ldr	r0, [pc, #136]	@ (8014784 <rmw_time_equal+0xa4>)
 80146fa:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
 80146fe:	fba3 3200 	umull	r3, r2, r3, r0
 8014702:	fb00 2204 	mla	r2, r0, r4, r2
 8014706:	43de      	mvns	r6, r3
 8014708:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801470c:	1a84      	subs	r4, r0, r2
 801470e:	428e      	cmp	r6, r1
 8014710:	41ac      	sbcs	r4, r5
 8014712:	d332      	bcc.n	801477a <rmw_time_equal+0x9a>
 8014714:	eb11 0e03 	adds.w	lr, r1, r3
 8014718:	eb42 0005 	adc.w	r0, r2, r5
 801471c:	9b08      	ldr	r3, [sp, #32]
 801471e:	4918      	ldr	r1, [pc, #96]	@ (8014780 <rmw_time_equal+0xa0>)
 8014720:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8014722:	2202      	movs	r2, #2
 8014724:	4299      	cmp	r1, r3
 8014726:	41aa      	sbcs	r2, r5
 8014728:	d31e      	bcc.n	8014768 <rmw_time_equal+0x88>
 801472a:	4c16      	ldr	r4, [pc, #88]	@ (8014784 <rmw_time_equal+0xa4>)
 801472c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801472e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8014730:	fba3 3104 	umull	r3, r1, r3, r4
 8014734:	fb04 1105 	mla	r1, r4, r5, r1
 8014738:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 801473c:	43dd      	mvns	r5, r3
 801473e:	ebac 0401 	sub.w	r4, ip, r1
 8014742:	4295      	cmp	r5, r2
 8014744:	41b4      	sbcs	r4, r6
 8014746:	d314      	bcc.n	8014772 <rmw_time_equal+0x92>
 8014748:	18d2      	adds	r2, r2, r3
 801474a:	eb41 0306 	adc.w	r3, r1, r6
 801474e:	4283      	cmp	r3, r0
 8014750:	bf08      	it	eq
 8014752:	4572      	cmpeq	r2, lr
 8014754:	bf0c      	ite	eq
 8014756:	2001      	moveq	r0, #1
 8014758:	2000      	movne	r0, #0
 801475a:	b004      	add	sp, #16
 801475c:	bd70      	pop	{r4, r5, r6, pc}
 801475e:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8014762:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8014766:	e7d9      	b.n	801471c <rmw_time_equal+0x3c>
 8014768:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801476c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8014770:	e7ed      	b.n	801474e <rmw_time_equal+0x6e>
 8014772:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014776:	4663      	mov	r3, ip
 8014778:	e7e9      	b.n	801474e <rmw_time_equal+0x6e>
 801477a:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 801477e:	e7cd      	b.n	801471c <rmw_time_equal+0x3c>
 8014780:	25c17d04 	.word	0x25c17d04
 8014784:	3b9aca00 	.word	0x3b9aca00

08014788 <rmw_time_total_nsec>:
 8014788:	b430      	push	{r4, r5}
 801478a:	b084      	sub	sp, #16
 801478c:	ac04      	add	r4, sp, #16
 801478e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8014792:	4914      	ldr	r1, [pc, #80]	@ (80147e4 <rmw_time_total_nsec+0x5c>)
 8014794:	9c01      	ldr	r4, [sp, #4]
 8014796:	2202      	movs	r2, #2
 8014798:	4281      	cmp	r1, r0
 801479a:	41a2      	sbcs	r2, r4
 801479c:	d315      	bcc.n	80147ca <rmw_time_total_nsec+0x42>
 801479e:	4912      	ldr	r1, [pc, #72]	@ (80147e8 <rmw_time_total_nsec+0x60>)
 80147a0:	4603      	mov	r3, r0
 80147a2:	e9dd 0502 	ldrd	r0, r5, [sp, #8]
 80147a6:	fba3 3201 	umull	r3, r2, r3, r1
 80147aa:	fb01 2204 	mla	r2, r1, r4, r2
 80147ae:	ea6f 0c03 	mvn.w	ip, r3
 80147b2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80147b6:	1a8c      	subs	r4, r1, r2
 80147b8:	4584      	cmp	ip, r0
 80147ba:	41ac      	sbcs	r4, r5
 80147bc:	d30c      	bcc.n	80147d8 <rmw_time_total_nsec+0x50>
 80147be:	1818      	adds	r0, r3, r0
 80147c0:	eb42 0105 	adc.w	r1, r2, r5
 80147c4:	b004      	add	sp, #16
 80147c6:	bc30      	pop	{r4, r5}
 80147c8:	4770      	bx	lr
 80147ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80147ce:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80147d2:	b004      	add	sp, #16
 80147d4:	bc30      	pop	{r4, r5}
 80147d6:	4770      	bx	lr
 80147d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80147dc:	b004      	add	sp, #16
 80147de:	bc30      	pop	{r4, r5}
 80147e0:	4770      	bx	lr
 80147e2:	bf00      	nop
 80147e4:	25c17d04 	.word	0x25c17d04
 80147e8:	3b9aca00 	.word	0x3b9aca00

080147ec <rmw_get_zero_initialized_message_info>:
 80147ec:	b510      	push	{r4, lr}
 80147ee:	4c09      	ldr	r4, [pc, #36]	@ (8014814 <rmw_get_zero_initialized_message_info+0x28>)
 80147f0:	4686      	mov	lr, r0
 80147f2:	4684      	mov	ip, r0
 80147f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80147f6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80147fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80147fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014800:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014802:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014806:	e894 0003 	ldmia.w	r4, {r0, r1}
 801480a:	e88c 0003 	stmia.w	ip, {r0, r1}
 801480e:	4670      	mov	r0, lr
 8014810:	bd10      	pop	{r4, pc}
 8014812:	bf00      	nop
 8014814:	0801d528 	.word	0x0801d528

08014818 <rmw_validate_full_topic_name>:
 8014818:	2800      	cmp	r0, #0
 801481a:	d049      	beq.n	80148b0 <rmw_validate_full_topic_name+0x98>
 801481c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014820:	460e      	mov	r6, r1
 8014822:	2900      	cmp	r1, #0
 8014824:	d056      	beq.n	80148d4 <rmw_validate_full_topic_name+0xbc>
 8014826:	4615      	mov	r5, r2
 8014828:	4604      	mov	r4, r0
 801482a:	f7eb fd39 	bl	80002a0 <strlen>
 801482e:	b150      	cbz	r0, 8014846 <rmw_validate_full_topic_name+0x2e>
 8014830:	7823      	ldrb	r3, [r4, #0]
 8014832:	2b2f      	cmp	r3, #47	@ 0x2f
 8014834:	d00c      	beq.n	8014850 <rmw_validate_full_topic_name+0x38>
 8014836:	2302      	movs	r3, #2
 8014838:	6033      	str	r3, [r6, #0]
 801483a:	b10d      	cbz	r5, 8014840 <rmw_validate_full_topic_name+0x28>
 801483c:	2300      	movs	r3, #0
 801483e:	602b      	str	r3, [r5, #0]
 8014840:	2000      	movs	r0, #0
 8014842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014846:	2301      	movs	r3, #1
 8014848:	6033      	str	r3, [r6, #0]
 801484a:	2d00      	cmp	r5, #0
 801484c:	d1f6      	bne.n	801483c <rmw_validate_full_topic_name+0x24>
 801484e:	e7f7      	b.n	8014840 <rmw_validate_full_topic_name+0x28>
 8014850:	1e47      	subs	r7, r0, #1
 8014852:	5de3      	ldrb	r3, [r4, r7]
 8014854:	2b2f      	cmp	r3, #47	@ 0x2f
 8014856:	d03f      	beq.n	80148d8 <rmw_validate_full_topic_name+0xc0>
 8014858:	1e63      	subs	r3, r4, #1
 801485a:	4621      	mov	r1, r4
 801485c:	eb03 0e00 	add.w	lr, r3, r0
 8014860:	469c      	mov	ip, r3
 8014862:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8014866:	2a5f      	cmp	r2, #95	@ 0x5f
 8014868:	d006      	beq.n	8014878 <rmw_validate_full_topic_name+0x60>
 801486a:	d823      	bhi.n	80148b4 <rmw_validate_full_topic_name+0x9c>
 801486c:	2a39      	cmp	r2, #57	@ 0x39
 801486e:	f1a2 0841 	sub.w	r8, r2, #65	@ 0x41
 8014872:	d82b      	bhi.n	80148cc <rmw_validate_full_topic_name+0xb4>
 8014874:	2a2e      	cmp	r2, #46	@ 0x2e
 8014876:	d920      	bls.n	80148ba <rmw_validate_full_topic_name+0xa2>
 8014878:	4573      	cmp	r3, lr
 801487a:	d1f1      	bne.n	8014860 <rmw_validate_full_topic_name+0x48>
 801487c:	4c21      	ldr	r4, [pc, #132]	@ (8014904 <rmw_validate_full_topic_name+0xec>)
 801487e:	2300      	movs	r3, #0
 8014880:	e003      	b.n	801488a <rmw_validate_full_topic_name+0x72>
 8014882:	4298      	cmp	r0, r3
 8014884:	f101 0101 	add.w	r1, r1, #1
 8014888:	d02c      	beq.n	80148e4 <rmw_validate_full_topic_name+0xcc>
 801488a:	429f      	cmp	r7, r3
 801488c:	f103 0301 	add.w	r3, r3, #1
 8014890:	d0f7      	beq.n	8014882 <rmw_validate_full_topic_name+0x6a>
 8014892:	780a      	ldrb	r2, [r1, #0]
 8014894:	2a2f      	cmp	r2, #47	@ 0x2f
 8014896:	d1f4      	bne.n	8014882 <rmw_validate_full_topic_name+0x6a>
 8014898:	784a      	ldrb	r2, [r1, #1]
 801489a:	2a2f      	cmp	r2, #47	@ 0x2f
 801489c:	d02d      	beq.n	80148fa <rmw_validate_full_topic_name+0xe2>
 801489e:	5ca2      	ldrb	r2, [r4, r2]
 80148a0:	0752      	lsls	r2, r2, #29
 80148a2:	d5ee      	bpl.n	8014882 <rmw_validate_full_topic_name+0x6a>
 80148a4:	2206      	movs	r2, #6
 80148a6:	6032      	str	r2, [r6, #0]
 80148a8:	2d00      	cmp	r5, #0
 80148aa:	d0c9      	beq.n	8014840 <rmw_validate_full_topic_name+0x28>
 80148ac:	602b      	str	r3, [r5, #0]
 80148ae:	e7c7      	b.n	8014840 <rmw_validate_full_topic_name+0x28>
 80148b0:	200b      	movs	r0, #11
 80148b2:	4770      	bx	lr
 80148b4:	3a61      	subs	r2, #97	@ 0x61
 80148b6:	2a19      	cmp	r2, #25
 80148b8:	d9de      	bls.n	8014878 <rmw_validate_full_topic_name+0x60>
 80148ba:	2304      	movs	r3, #4
 80148bc:	6033      	str	r3, [r6, #0]
 80148be:	2d00      	cmp	r5, #0
 80148c0:	d0be      	beq.n	8014840 <rmw_validate_full_topic_name+0x28>
 80148c2:	f1c4 0401 	rsb	r4, r4, #1
 80148c6:	4464      	add	r4, ip
 80148c8:	602c      	str	r4, [r5, #0]
 80148ca:	e7b9      	b.n	8014840 <rmw_validate_full_topic_name+0x28>
 80148cc:	f1b8 0f19 	cmp.w	r8, #25
 80148d0:	d9d2      	bls.n	8014878 <rmw_validate_full_topic_name+0x60>
 80148d2:	e7f2      	b.n	80148ba <rmw_validate_full_topic_name+0xa2>
 80148d4:	200b      	movs	r0, #11
 80148d6:	e7b4      	b.n	8014842 <rmw_validate_full_topic_name+0x2a>
 80148d8:	2303      	movs	r3, #3
 80148da:	6033      	str	r3, [r6, #0]
 80148dc:	2d00      	cmp	r5, #0
 80148de:	d0af      	beq.n	8014840 <rmw_validate_full_topic_name+0x28>
 80148e0:	602f      	str	r7, [r5, #0]
 80148e2:	e7ad      	b.n	8014840 <rmw_validate_full_topic_name+0x28>
 80148e4:	28f7      	cmp	r0, #247	@ 0xf7
 80148e6:	d802      	bhi.n	80148ee <rmw_validate_full_topic_name+0xd6>
 80148e8:	2300      	movs	r3, #0
 80148ea:	6033      	str	r3, [r6, #0]
 80148ec:	e7a8      	b.n	8014840 <rmw_validate_full_topic_name+0x28>
 80148ee:	2307      	movs	r3, #7
 80148f0:	6033      	str	r3, [r6, #0]
 80148f2:	2d00      	cmp	r5, #0
 80148f4:	d0a4      	beq.n	8014840 <rmw_validate_full_topic_name+0x28>
 80148f6:	23f6      	movs	r3, #246	@ 0xf6
 80148f8:	e7d8      	b.n	80148ac <rmw_validate_full_topic_name+0x94>
 80148fa:	2205      	movs	r2, #5
 80148fc:	6032      	str	r2, [r6, #0]
 80148fe:	2d00      	cmp	r5, #0
 8014900:	d1d4      	bne.n	80148ac <rmw_validate_full_topic_name+0x94>
 8014902:	e79d      	b.n	8014840 <rmw_validate_full_topic_name+0x28>
 8014904:	0801dc77 	.word	0x0801dc77

08014908 <rmw_validate_namespace_with_size>:
 8014908:	2800      	cmp	r0, #0
 801490a:	d031      	beq.n	8014970 <rmw_validate_namespace_with_size+0x68>
 801490c:	b570      	push	{r4, r5, r6, lr}
 801490e:	4614      	mov	r4, r2
 8014910:	b0c2      	sub	sp, #264	@ 0x108
 8014912:	b1ba      	cbz	r2, 8014944 <rmw_validate_namespace_with_size+0x3c>
 8014914:	2901      	cmp	r1, #1
 8014916:	460e      	mov	r6, r1
 8014918:	461d      	mov	r5, r3
 801491a:	d102      	bne.n	8014922 <rmw_validate_namespace_with_size+0x1a>
 801491c:	7803      	ldrb	r3, [r0, #0]
 801491e:	2b2f      	cmp	r3, #47	@ 0x2f
 8014920:	d015      	beq.n	801494e <rmw_validate_namespace_with_size+0x46>
 8014922:	aa01      	add	r2, sp, #4
 8014924:	4669      	mov	r1, sp
 8014926:	f7ff ff77 	bl	8014818 <rmw_validate_full_topic_name>
 801492a:	b960      	cbnz	r0, 8014946 <rmw_validate_namespace_with_size+0x3e>
 801492c:	9b00      	ldr	r3, [sp, #0]
 801492e:	b163      	cbz	r3, 801494a <rmw_validate_namespace_with_size+0x42>
 8014930:	2b07      	cmp	r3, #7
 8014932:	d00a      	beq.n	801494a <rmw_validate_namespace_with_size+0x42>
 8014934:	1e5a      	subs	r2, r3, #1
 8014936:	2a05      	cmp	r2, #5
 8014938:	d81c      	bhi.n	8014974 <rmw_validate_namespace_with_size+0x6c>
 801493a:	e8df f002 	tbb	[pc, r2]
 801493e:	0c0c      	.short	0x0c0c
 8014940:	0c0c0c0c 	.word	0x0c0c0c0c
 8014944:	200b      	movs	r0, #11
 8014946:	b042      	add	sp, #264	@ 0x108
 8014948:	bd70      	pop	{r4, r5, r6, pc}
 801494a:	2ef5      	cmp	r6, #245	@ 0xf5
 801494c:	d809      	bhi.n	8014962 <rmw_validate_namespace_with_size+0x5a>
 801494e:	2300      	movs	r3, #0
 8014950:	6023      	str	r3, [r4, #0]
 8014952:	2000      	movs	r0, #0
 8014954:	e7f7      	b.n	8014946 <rmw_validate_namespace_with_size+0x3e>
 8014956:	6023      	str	r3, [r4, #0]
 8014958:	2d00      	cmp	r5, #0
 801495a:	d0fa      	beq.n	8014952 <rmw_validate_namespace_with_size+0x4a>
 801495c:	9b01      	ldr	r3, [sp, #4]
 801495e:	602b      	str	r3, [r5, #0]
 8014960:	e7f7      	b.n	8014952 <rmw_validate_namespace_with_size+0x4a>
 8014962:	2307      	movs	r3, #7
 8014964:	6023      	str	r3, [r4, #0]
 8014966:	2d00      	cmp	r5, #0
 8014968:	d0f3      	beq.n	8014952 <rmw_validate_namespace_with_size+0x4a>
 801496a:	23f4      	movs	r3, #244	@ 0xf4
 801496c:	602b      	str	r3, [r5, #0]
 801496e:	e7f0      	b.n	8014952 <rmw_validate_namespace_with_size+0x4a>
 8014970:	200b      	movs	r0, #11
 8014972:	4770      	bx	lr
 8014974:	4a03      	ldr	r2, [pc, #12]	@ (8014984 <rmw_validate_namespace_with_size+0x7c>)
 8014976:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801497a:	a802      	add	r0, sp, #8
 801497c:	f7ff fcd4 	bl	8014328 <rcutils_snprintf>
 8014980:	2001      	movs	r0, #1
 8014982:	e7e0      	b.n	8014946 <rmw_validate_namespace_with_size+0x3e>
 8014984:	0801c944 	.word	0x0801c944

08014988 <rmw_validate_namespace>:
 8014988:	b168      	cbz	r0, 80149a6 <rmw_validate_namespace+0x1e>
 801498a:	b570      	push	{r4, r5, r6, lr}
 801498c:	460d      	mov	r5, r1
 801498e:	4616      	mov	r6, r2
 8014990:	4604      	mov	r4, r0
 8014992:	f7eb fc85 	bl	80002a0 <strlen>
 8014996:	4633      	mov	r3, r6
 8014998:	4601      	mov	r1, r0
 801499a:	462a      	mov	r2, r5
 801499c:	4620      	mov	r0, r4
 801499e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80149a2:	f7ff bfb1 	b.w	8014908 <rmw_validate_namespace_with_size>
 80149a6:	200b      	movs	r0, #11
 80149a8:	4770      	bx	lr
 80149aa:	bf00      	nop

080149ac <rmw_namespace_validation_result_string>:
 80149ac:	2807      	cmp	r0, #7
 80149ae:	bf9a      	itte	ls
 80149b0:	4b02      	ldrls	r3, [pc, #8]	@ (80149bc <rmw_namespace_validation_result_string+0x10>)
 80149b2:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80149b6:	4802      	ldrhi	r0, [pc, #8]	@ (80149c0 <rmw_namespace_validation_result_string+0x14>)
 80149b8:	4770      	bx	lr
 80149ba:	bf00      	nop
 80149bc:	0801d560 	.word	0x0801d560
 80149c0:	0801c994 	.word	0x0801c994

080149c4 <rmw_validate_node_name>:
 80149c4:	2800      	cmp	r0, #0
 80149c6:	d037      	beq.n	8014a38 <rmw_validate_node_name+0x74>
 80149c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80149ca:	460e      	mov	r6, r1
 80149cc:	2900      	cmp	r1, #0
 80149ce:	d035      	beq.n	8014a3c <rmw_validate_node_name+0x78>
 80149d0:	4617      	mov	r7, r2
 80149d2:	4604      	mov	r4, r0
 80149d4:	f7eb fc64 	bl	80002a0 <strlen>
 80149d8:	b1d8      	cbz	r0, 8014a12 <rmw_validate_node_name+0x4e>
 80149da:	1e63      	subs	r3, r4, #1
 80149dc:	1819      	adds	r1, r3, r0
 80149de:	461a      	mov	r2, r3
 80149e0:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 80149e4:	f1ae 0530 	sub.w	r5, lr, #48	@ 0x30
 80149e8:	f02e 0c20 	bic.w	ip, lr, #32
 80149ec:	2d09      	cmp	r5, #9
 80149ee:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 80149f2:	d915      	bls.n	8014a20 <rmw_validate_node_name+0x5c>
 80149f4:	f1bc 0f19 	cmp.w	ip, #25
 80149f8:	d912      	bls.n	8014a20 <rmw_validate_node_name+0x5c>
 80149fa:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 80149fe:	d00f      	beq.n	8014a20 <rmw_validate_node_name+0x5c>
 8014a00:	2302      	movs	r3, #2
 8014a02:	6033      	str	r3, [r6, #0]
 8014a04:	b11f      	cbz	r7, 8014a0e <rmw_validate_node_name+0x4a>
 8014a06:	f1c4 0401 	rsb	r4, r4, #1
 8014a0a:	4414      	add	r4, r2
 8014a0c:	603c      	str	r4, [r7, #0]
 8014a0e:	2000      	movs	r0, #0
 8014a10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014a12:	2301      	movs	r3, #1
 8014a14:	6033      	str	r3, [r6, #0]
 8014a16:	2f00      	cmp	r7, #0
 8014a18:	d0f9      	beq.n	8014a0e <rmw_validate_node_name+0x4a>
 8014a1a:	2300      	movs	r3, #0
 8014a1c:	603b      	str	r3, [r7, #0]
 8014a1e:	e7f6      	b.n	8014a0e <rmw_validate_node_name+0x4a>
 8014a20:	4299      	cmp	r1, r3
 8014a22:	d1dc      	bne.n	80149de <rmw_validate_node_name+0x1a>
 8014a24:	7823      	ldrb	r3, [r4, #0]
 8014a26:	4a0c      	ldr	r2, [pc, #48]	@ (8014a58 <rmw_validate_node_name+0x94>)
 8014a28:	5cd3      	ldrb	r3, [r2, r3]
 8014a2a:	f013 0304 	ands.w	r3, r3, #4
 8014a2e:	d10e      	bne.n	8014a4e <rmw_validate_node_name+0x8a>
 8014a30:	28ff      	cmp	r0, #255	@ 0xff
 8014a32:	d805      	bhi.n	8014a40 <rmw_validate_node_name+0x7c>
 8014a34:	6033      	str	r3, [r6, #0]
 8014a36:	e7ea      	b.n	8014a0e <rmw_validate_node_name+0x4a>
 8014a38:	200b      	movs	r0, #11
 8014a3a:	4770      	bx	lr
 8014a3c:	200b      	movs	r0, #11
 8014a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014a40:	2304      	movs	r3, #4
 8014a42:	6033      	str	r3, [r6, #0]
 8014a44:	2f00      	cmp	r7, #0
 8014a46:	d0e2      	beq.n	8014a0e <rmw_validate_node_name+0x4a>
 8014a48:	23fe      	movs	r3, #254	@ 0xfe
 8014a4a:	603b      	str	r3, [r7, #0]
 8014a4c:	e7df      	b.n	8014a0e <rmw_validate_node_name+0x4a>
 8014a4e:	2303      	movs	r3, #3
 8014a50:	6033      	str	r3, [r6, #0]
 8014a52:	2f00      	cmp	r7, #0
 8014a54:	d1e1      	bne.n	8014a1a <rmw_validate_node_name+0x56>
 8014a56:	e7da      	b.n	8014a0e <rmw_validate_node_name+0x4a>
 8014a58:	0801dc77 	.word	0x0801dc77

08014a5c <rmw_node_name_validation_result_string>:
 8014a5c:	2804      	cmp	r0, #4
 8014a5e:	bf9a      	itte	ls
 8014a60:	4b02      	ldrls	r3, [pc, #8]	@ (8014a6c <rmw_node_name_validation_result_string+0x10>)
 8014a62:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8014a66:	4802      	ldrhi	r0, [pc, #8]	@ (8014a70 <rmw_node_name_validation_result_string+0x14>)
 8014a68:	4770      	bx	lr
 8014a6a:	bf00      	nop
 8014a6c:	0801d580 	.word	0x0801d580
 8014a70:	0801cb3c 	.word	0x0801cb3c

08014a74 <get_memory>:
 8014a74:	4603      	mov	r3, r0
 8014a76:	6840      	ldr	r0, [r0, #4]
 8014a78:	b158      	cbz	r0, 8014a92 <get_memory+0x1e>
 8014a7a:	6842      	ldr	r2, [r0, #4]
 8014a7c:	605a      	str	r2, [r3, #4]
 8014a7e:	b10a      	cbz	r2, 8014a84 <get_memory+0x10>
 8014a80:	2100      	movs	r1, #0
 8014a82:	6011      	str	r1, [r2, #0]
 8014a84:	681a      	ldr	r2, [r3, #0]
 8014a86:	6042      	str	r2, [r0, #4]
 8014a88:	b102      	cbz	r2, 8014a8c <get_memory+0x18>
 8014a8a:	6010      	str	r0, [r2, #0]
 8014a8c:	2200      	movs	r2, #0
 8014a8e:	6002      	str	r2, [r0, #0]
 8014a90:	6018      	str	r0, [r3, #0]
 8014a92:	4770      	bx	lr

08014a94 <put_memory>:
 8014a94:	680b      	ldr	r3, [r1, #0]
 8014a96:	b10b      	cbz	r3, 8014a9c <put_memory+0x8>
 8014a98:	684a      	ldr	r2, [r1, #4]
 8014a9a:	605a      	str	r2, [r3, #4]
 8014a9c:	684a      	ldr	r2, [r1, #4]
 8014a9e:	b102      	cbz	r2, 8014aa2 <put_memory+0xe>
 8014aa0:	6013      	str	r3, [r2, #0]
 8014aa2:	6803      	ldr	r3, [r0, #0]
 8014aa4:	428b      	cmp	r3, r1
 8014aa6:	6843      	ldr	r3, [r0, #4]
 8014aa8:	bf08      	it	eq
 8014aaa:	6002      	streq	r2, [r0, #0]
 8014aac:	604b      	str	r3, [r1, #4]
 8014aae:	b103      	cbz	r3, 8014ab2 <put_memory+0x1e>
 8014ab0:	6019      	str	r1, [r3, #0]
 8014ab2:	2300      	movs	r3, #0
 8014ab4:	600b      	str	r3, [r1, #0]
 8014ab6:	6041      	str	r1, [r0, #4]
 8014ab8:	4770      	bx	lr
 8014aba:	bf00      	nop

08014abc <rmw_destroy_client>:
 8014abc:	b570      	push	{r4, r5, r6, lr}
 8014abe:	b128      	cbz	r0, 8014acc <rmw_destroy_client+0x10>
 8014ac0:	4604      	mov	r4, r0
 8014ac2:	6800      	ldr	r0, [r0, #0]
 8014ac4:	460d      	mov	r5, r1
 8014ac6:	f7f8 fae7 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 8014aca:	b910      	cbnz	r0, 8014ad2 <rmw_destroy_client+0x16>
 8014acc:	2401      	movs	r4, #1
 8014ace:	4620      	mov	r0, r4
 8014ad0:	bd70      	pop	{r4, r5, r6, pc}
 8014ad2:	6863      	ldr	r3, [r4, #4]
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	d0f9      	beq.n	8014acc <rmw_destroy_client+0x10>
 8014ad8:	2d00      	cmp	r5, #0
 8014ada:	d0f7      	beq.n	8014acc <rmw_destroy_client+0x10>
 8014adc:	6828      	ldr	r0, [r5, #0]
 8014ade:	f7f8 fadb 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 8014ae2:	2800      	cmp	r0, #0
 8014ae4:	d0f2      	beq.n	8014acc <rmw_destroy_client+0x10>
 8014ae6:	686e      	ldr	r6, [r5, #4]
 8014ae8:	2e00      	cmp	r6, #0
 8014aea:	d0ef      	beq.n	8014acc <rmw_destroy_client+0x10>
 8014aec:	6864      	ldr	r4, [r4, #4]
 8014aee:	6932      	ldr	r2, [r6, #16]
 8014af0:	6920      	ldr	r0, [r4, #16]
 8014af2:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014af6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014afa:	6819      	ldr	r1, [r3, #0]
 8014afc:	f002 fdf8 	bl	80176f0 <uxr_buffer_cancel_data>
 8014b00:	4602      	mov	r2, r0
 8014b02:	6920      	ldr	r0, [r4, #16]
 8014b04:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8014b08:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8014b0c:	f7f8 fa3e 	bl	800cf8c <run_xrce_session>
 8014b10:	6920      	ldr	r0, [r4, #16]
 8014b12:	6932      	ldr	r2, [r6, #16]
 8014b14:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014b18:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014b1c:	6819      	ldr	r1, [r3, #0]
 8014b1e:	f7f9 fb11 	bl	800e144 <uxr_buffer_delete_entity>
 8014b22:	4602      	mov	r2, r0
 8014b24:	6920      	ldr	r0, [r4, #16]
 8014b26:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8014b2a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8014b2e:	f7f8 fa2d 	bl	800cf8c <run_xrce_session>
 8014b32:	f080 0401 	eor.w	r4, r0, #1
 8014b36:	b2e4      	uxtb	r4, r4
 8014b38:	4628      	mov	r0, r5
 8014b3a:	0064      	lsls	r4, r4, #1
 8014b3c:	f7f8 f906 	bl	800cd4c <rmw_uxrce_fini_client_memory>
 8014b40:	e7c5      	b.n	8014ace <rmw_destroy_client+0x12>
 8014b42:	bf00      	nop

08014b44 <rmw_get_gid_for_client>:
 8014b44:	b1a8      	cbz	r0, 8014b72 <rmw_get_gid_for_client+0x2e>
 8014b46:	b538      	push	{r3, r4, r5, lr}
 8014b48:	460c      	mov	r4, r1
 8014b4a:	b1a1      	cbz	r1, 8014b76 <rmw_get_gid_for_client+0x32>
 8014b4c:	4605      	mov	r5, r0
 8014b4e:	6800      	ldr	r0, [r0, #0]
 8014b50:	b120      	cbz	r0, 8014b5c <rmw_get_gid_for_client+0x18>
 8014b52:	4b0a      	ldr	r3, [pc, #40]	@ (8014b7c <rmw_get_gid_for_client+0x38>)
 8014b54:	6819      	ldr	r1, [r3, #0]
 8014b56:	f7eb fb43 	bl	80001e0 <strcmp>
 8014b5a:	b940      	cbnz	r0, 8014b6e <rmw_get_gid_for_client+0x2a>
 8014b5c:	686b      	ldr	r3, [r5, #4]
 8014b5e:	2000      	movs	r0, #0
 8014b60:	6060      	str	r0, [r4, #4]
 8014b62:	60a0      	str	r0, [r4, #8]
 8014b64:	60e0      	str	r0, [r4, #12]
 8014b66:	6120      	str	r0, [r4, #16]
 8014b68:	691b      	ldr	r3, [r3, #16]
 8014b6a:	6063      	str	r3, [r4, #4]
 8014b6c:	bd38      	pop	{r3, r4, r5, pc}
 8014b6e:	200c      	movs	r0, #12
 8014b70:	bd38      	pop	{r3, r4, r5, pc}
 8014b72:	200b      	movs	r0, #11
 8014b74:	4770      	bx	lr
 8014b76:	200b      	movs	r0, #11
 8014b78:	bd38      	pop	{r3, r4, r5, pc}
 8014b7a:	bf00      	nop
 8014b7c:	0801d594 	.word	0x0801d594

08014b80 <rmw_get_implementation_identifier>:
 8014b80:	4b01      	ldr	r3, [pc, #4]	@ (8014b88 <rmw_get_implementation_identifier+0x8>)
 8014b82:	6818      	ldr	r0, [r3, #0]
 8014b84:	4770      	bx	lr
 8014b86:	bf00      	nop
 8014b88:	0801d594 	.word	0x0801d594

08014b8c <rmw_init_options_init>:
 8014b8c:	b084      	sub	sp, #16
 8014b8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014b90:	b083      	sub	sp, #12
 8014b92:	ad09      	add	r5, sp, #36	@ 0x24
 8014b94:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8014b98:	b130      	cbz	r0, 8014ba8 <rmw_init_options_init+0x1c>
 8014b9a:	4604      	mov	r4, r0
 8014b9c:	4628      	mov	r0, r5
 8014b9e:	f7f7 fc9f 	bl	800c4e0 <rcutils_allocator_is_valid>
 8014ba2:	b108      	cbz	r0, 8014ba8 <rmw_init_options_init+0x1c>
 8014ba4:	68a6      	ldr	r6, [r4, #8]
 8014ba6:	b12e      	cbz	r6, 8014bb4 <rmw_init_options_init+0x28>
 8014ba8:	200b      	movs	r0, #11
 8014baa:	b003      	add	sp, #12
 8014bac:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014bb0:	b004      	add	sp, #16
 8014bb2:	4770      	bx	lr
 8014bb4:	2200      	movs	r2, #0
 8014bb6:	2300      	movs	r3, #0
 8014bb8:	e9c4 2300 	strd	r2, r3, [r4]
 8014bbc:	4b20      	ldr	r3, [pc, #128]	@ (8014c40 <rmw_init_options_init+0xb4>)
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	60a3      	str	r3, [r4, #8]
 8014bc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014bc4:	f104 0c3c 	add.w	ip, r4, #60	@ 0x3c
 8014bc8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014bcc:	466f      	mov	r7, sp
 8014bce:	682b      	ldr	r3, [r5, #0]
 8014bd0:	f8cc 3000 	str.w	r3, [ip]
 8014bd4:	4638      	mov	r0, r7
 8014bd6:	63a6      	str	r6, [r4, #56]	@ 0x38
 8014bd8:	60e6      	str	r6, [r4, #12]
 8014bda:	f004 f8a9 	bl	8018d30 <rmw_get_default_security_options>
 8014bde:	e897 0003 	ldmia.w	r7, {r0, r1}
 8014be2:	f104 0310 	add.w	r3, r4, #16
 8014be6:	e883 0003 	stmia.w	r3, {r0, r1}
 8014bea:	2203      	movs	r2, #3
 8014bec:	4815      	ldr	r0, [pc, #84]	@ (8014c44 <rmw_init_options_init+0xb8>)
 8014bee:	4916      	ldr	r1, [pc, #88]	@ (8014c48 <rmw_init_options_init+0xbc>)
 8014bf0:	f7f7 ffec 	bl	800cbcc <rmw_uxrce_init_init_options_impl_memory>
 8014bf4:	4813      	ldr	r0, [pc, #76]	@ (8014c44 <rmw_init_options_init+0xb8>)
 8014bf6:	f7ff ff3d 	bl	8014a74 <get_memory>
 8014bfa:	b1f0      	cbz	r0, 8014c3a <rmw_init_options_init+0xae>
 8014bfc:	4a13      	ldr	r2, [pc, #76]	@ (8014c4c <rmw_init_options_init+0xc0>)
 8014bfe:	6883      	ldr	r3, [r0, #8]
 8014c00:	6851      	ldr	r1, [r2, #4]
 8014c02:	7810      	ldrb	r0, [r2, #0]
 8014c04:	6523      	str	r3, [r4, #80]	@ 0x50
 8014c06:	7418      	strb	r0, [r3, #16]
 8014c08:	6159      	str	r1, [r3, #20]
 8014c0a:	68d1      	ldr	r1, [r2, #12]
 8014c0c:	61d9      	str	r1, [r3, #28]
 8014c0e:	6911      	ldr	r1, [r2, #16]
 8014c10:	6219      	str	r1, [r3, #32]
 8014c12:	6951      	ldr	r1, [r2, #20]
 8014c14:	6892      	ldr	r2, [r2, #8]
 8014c16:	619a      	str	r2, [r3, #24]
 8014c18:	6259      	str	r1, [r3, #36]	@ 0x24
 8014c1a:	f7fa febf 	bl	800f99c <uxr_nanos>
 8014c1e:	f004 fbc9 	bl	80193b4 <srand>
 8014c22:	f004 fbf5 	bl	8019410 <rand>
 8014c26:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8014c28:	6298      	str	r0, [r3, #40]	@ 0x28
 8014c2a:	2800      	cmp	r0, #0
 8014c2c:	d0f9      	beq.n	8014c22 <rmw_init_options_init+0x96>
 8014c2e:	2000      	movs	r0, #0
 8014c30:	b003      	add	sp, #12
 8014c32:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014c36:	b004      	add	sp, #16
 8014c38:	4770      	bx	lr
 8014c3a:	2001      	movs	r0, #1
 8014c3c:	e7b5      	b.n	8014baa <rmw_init_options_init+0x1e>
 8014c3e:	bf00      	nop
 8014c40:	0801d594 	.word	0x0801d594
 8014c44:	2000c450 	.word	0x2000c450
 8014c48:	2000c3cc 	.word	0x2000c3cc
 8014c4c:	2000c2a0 	.word	0x2000c2a0

08014c50 <rmw_init_options_copy>:
 8014c50:	2800      	cmp	r0, #0
 8014c52:	d03e      	beq.n	8014cd2 <rmw_init_options_copy+0x82>
 8014c54:	b570      	push	{r4, r5, r6, lr}
 8014c56:	460d      	mov	r5, r1
 8014c58:	b149      	cbz	r1, 8014c6e <rmw_init_options_copy+0x1e>
 8014c5a:	4604      	mov	r4, r0
 8014c5c:	6880      	ldr	r0, [r0, #8]
 8014c5e:	b120      	cbz	r0, 8014c6a <rmw_init_options_copy+0x1a>
 8014c60:	4b21      	ldr	r3, [pc, #132]	@ (8014ce8 <rmw_init_options_copy+0x98>)
 8014c62:	6819      	ldr	r1, [r3, #0]
 8014c64:	f7eb fabc 	bl	80001e0 <strcmp>
 8014c68:	bb78      	cbnz	r0, 8014cca <rmw_init_options_copy+0x7a>
 8014c6a:	68ab      	ldr	r3, [r5, #8]
 8014c6c:	b11b      	cbz	r3, 8014c76 <rmw_init_options_copy+0x26>
 8014c6e:	f04f 0c0b 	mov.w	ip, #11
 8014c72:	4660      	mov	r0, ip
 8014c74:	bd70      	pop	{r4, r5, r6, pc}
 8014c76:	2258      	movs	r2, #88	@ 0x58
 8014c78:	4621      	mov	r1, r4
 8014c7a:	4628      	mov	r0, r5
 8014c7c:	f104 063c 	add.w	r6, r4, #60	@ 0x3c
 8014c80:	f005 f8eb 	bl	8019e5a <memcpy>
 8014c84:	4630      	mov	r0, r6
 8014c86:	f7f7 fc2b 	bl	800c4e0 <rcutils_allocator_is_valid>
 8014c8a:	2800      	cmp	r0, #0
 8014c8c:	d0ef      	beq.n	8014c6e <rmw_init_options_copy+0x1e>
 8014c8e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8014c90:	b138      	cbz	r0, 8014ca2 <rmw_init_options_copy+0x52>
 8014c92:	f105 0238 	add.w	r2, r5, #56	@ 0x38
 8014c96:	4631      	mov	r1, r6
 8014c98:	f004 f816 	bl	8018cc8 <rmw_enclave_options_copy>
 8014c9c:	4684      	mov	ip, r0
 8014c9e:	2800      	cmp	r0, #0
 8014ca0:	d1e7      	bne.n	8014c72 <rmw_init_options_copy+0x22>
 8014ca2:	4812      	ldr	r0, [pc, #72]	@ (8014cec <rmw_init_options_copy+0x9c>)
 8014ca4:	f7ff fee6 	bl	8014a74 <get_memory>
 8014ca8:	b1b8      	cbz	r0, 8014cda <rmw_init_options_copy+0x8a>
 8014caa:	6883      	ldr	r3, [r0, #8]
 8014cac:	652b      	str	r3, [r5, #80]	@ 0x50
 8014cae:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8014cb0:	3510      	adds	r5, #16
 8014cb2:	f103 0410 	add.w	r4, r3, #16
 8014cb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014cb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014cba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8014cbe:	f04f 0c00 	mov.w	ip, #0
 8014cc2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8014cc6:	4660      	mov	r0, ip
 8014cc8:	bd70      	pop	{r4, r5, r6, pc}
 8014cca:	f04f 0c0c 	mov.w	ip, #12
 8014cce:	4660      	mov	r0, ip
 8014cd0:	bd70      	pop	{r4, r5, r6, pc}
 8014cd2:	f04f 0c0b 	mov.w	ip, #11
 8014cd6:	4660      	mov	r0, ip
 8014cd8:	4770      	bx	lr
 8014cda:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8014cdc:	4631      	mov	r1, r6
 8014cde:	f004 f815 	bl	8018d0c <rmw_enclave_options_fini>
 8014ce2:	f04f 0c01 	mov.w	ip, #1
 8014ce6:	e7c4      	b.n	8014c72 <rmw_init_options_copy+0x22>
 8014ce8:	0801d594 	.word	0x0801d594
 8014cec:	2000c450 	.word	0x2000c450

08014cf0 <rmw_init_options_fini>:
 8014cf0:	2800      	cmp	r0, #0
 8014cf2:	d035      	beq.n	8014d60 <rmw_init_options_fini+0x70>
 8014cf4:	b530      	push	{r4, r5, lr}
 8014cf6:	f100 053c 	add.w	r5, r0, #60	@ 0x3c
 8014cfa:	b097      	sub	sp, #92	@ 0x5c
 8014cfc:	4604      	mov	r4, r0
 8014cfe:	4628      	mov	r0, r5
 8014d00:	f7f7 fbee 	bl	800c4e0 <rcutils_allocator_is_valid>
 8014d04:	b320      	cbz	r0, 8014d50 <rmw_init_options_fini+0x60>
 8014d06:	68a0      	ldr	r0, [r4, #8]
 8014d08:	b120      	cbz	r0, 8014d14 <rmw_init_options_fini+0x24>
 8014d0a:	4b16      	ldr	r3, [pc, #88]	@ (8014d64 <rmw_init_options_fini+0x74>)
 8014d0c:	6819      	ldr	r1, [r3, #0]
 8014d0e:	f7eb fa67 	bl	80001e0 <strcmp>
 8014d12:	bb18      	cbnz	r0, 8014d5c <rmw_init_options_fini+0x6c>
 8014d14:	4b14      	ldr	r3, [pc, #80]	@ (8014d68 <rmw_init_options_fini+0x78>)
 8014d16:	6819      	ldr	r1, [r3, #0]
 8014d18:	b1e9      	cbz	r1, 8014d56 <rmw_init_options_fini+0x66>
 8014d1a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8014d1c:	e001      	b.n	8014d22 <rmw_init_options_fini+0x32>
 8014d1e:	6849      	ldr	r1, [r1, #4]
 8014d20:	b1c9      	cbz	r1, 8014d56 <rmw_init_options_fini+0x66>
 8014d22:	688b      	ldr	r3, [r1, #8]
 8014d24:	429a      	cmp	r2, r3
 8014d26:	d1fa      	bne.n	8014d1e <rmw_init_options_fini+0x2e>
 8014d28:	480f      	ldr	r0, [pc, #60]	@ (8014d68 <rmw_init_options_fini+0x78>)
 8014d2a:	f7ff feb3 	bl	8014a94 <put_memory>
 8014d2e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8014d30:	b118      	cbz	r0, 8014d3a <rmw_init_options_fini+0x4a>
 8014d32:	4629      	mov	r1, r5
 8014d34:	f003 ffea 	bl	8018d0c <rmw_enclave_options_fini>
 8014d38:	b940      	cbnz	r0, 8014d4c <rmw_init_options_fini+0x5c>
 8014d3a:	4668      	mov	r0, sp
 8014d3c:	f7ff fca6 	bl	801468c <rmw_get_zero_initialized_init_options>
 8014d40:	2258      	movs	r2, #88	@ 0x58
 8014d42:	4669      	mov	r1, sp
 8014d44:	4620      	mov	r0, r4
 8014d46:	f005 f888 	bl	8019e5a <memcpy>
 8014d4a:	2000      	movs	r0, #0
 8014d4c:	b017      	add	sp, #92	@ 0x5c
 8014d4e:	bd30      	pop	{r4, r5, pc}
 8014d50:	200b      	movs	r0, #11
 8014d52:	b017      	add	sp, #92	@ 0x5c
 8014d54:	bd30      	pop	{r4, r5, pc}
 8014d56:	2001      	movs	r0, #1
 8014d58:	b017      	add	sp, #92	@ 0x5c
 8014d5a:	bd30      	pop	{r4, r5, pc}
 8014d5c:	200c      	movs	r0, #12
 8014d5e:	e7f5      	b.n	8014d4c <rmw_init_options_fini+0x5c>
 8014d60:	200b      	movs	r0, #11
 8014d62:	4770      	bx	lr
 8014d64:	0801d594 	.word	0x0801d594
 8014d68:	2000c450 	.word	0x2000c450

08014d6c <rmw_init>:
 8014d6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014d70:	b083      	sub	sp, #12
 8014d72:	2800      	cmp	r0, #0
 8014d74:	f000 80d4 	beq.w	8014f20 <rmw_init+0x1b4>
 8014d78:	460e      	mov	r6, r1
 8014d7a:	2900      	cmp	r1, #0
 8014d7c:	f000 80d0 	beq.w	8014f20 <rmw_init+0x1b4>
 8014d80:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8014d82:	4605      	mov	r5, r0
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	f000 80cb 	beq.w	8014f20 <rmw_init+0x1b4>
 8014d8a:	4b77      	ldr	r3, [pc, #476]	@ (8014f68 <rmw_init+0x1fc>)
 8014d8c:	6880      	ldr	r0, [r0, #8]
 8014d8e:	681f      	ldr	r7, [r3, #0]
 8014d90:	b128      	cbz	r0, 8014d9e <rmw_init+0x32>
 8014d92:	4639      	mov	r1, r7
 8014d94:	f7eb fa24 	bl	80001e0 <strcmp>
 8014d98:	2800      	cmp	r0, #0
 8014d9a:	f040 80d3 	bne.w	8014f44 <rmw_init+0x1d8>
 8014d9e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014da2:	4c72      	ldr	r4, [pc, #456]	@ (8014f6c <rmw_init+0x200>)
 8014da4:	4972      	ldr	r1, [pc, #456]	@ (8014f70 <rmw_init+0x204>)
 8014da6:	4873      	ldr	r0, [pc, #460]	@ (8014f74 <rmw_init+0x208>)
 8014da8:	60b7      	str	r7, [r6, #8]
 8014daa:	e9c6 2300 	strd	r2, r3, [r6]
 8014dae:	68eb      	ldr	r3, [r5, #12]
 8014db0:	66b3      	str	r3, [r6, #104]	@ 0x68
 8014db2:	2201      	movs	r2, #1
 8014db4:	f7f7 feaa 	bl	800cb0c <rmw_uxrce_init_session_memory>
 8014db8:	4620      	mov	r0, r4
 8014dba:	496f      	ldr	r1, [pc, #444]	@ (8014f78 <rmw_init+0x20c>)
 8014dbc:	2204      	movs	r2, #4
 8014dbe:	f7f7 fee5 	bl	800cb8c <rmw_uxrce_init_static_input_buffer_memory>
 8014dc2:	f04f 0800 	mov.w	r8, #0
 8014dc6:	486b      	ldr	r0, [pc, #428]	@ (8014f74 <rmw_init+0x208>)
 8014dc8:	f884 800d 	strb.w	r8, [r4, #13]
 8014dcc:	f7ff fe52 	bl	8014a74 <get_memory>
 8014dd0:	2800      	cmp	r0, #0
 8014dd2:	f000 80b2 	beq.w	8014f3a <rmw_init+0x1ce>
 8014dd6:	6884      	ldr	r4, [r0, #8]
 8014dd8:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8014dda:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8014ddc:	f890 c010 	ldrb.w	ip, [r0, #16]
 8014de0:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8014de4:	9101      	str	r1, [sp, #4]
 8014de6:	6a00      	ldr	r0, [r0, #32]
 8014de8:	9000      	str	r0, [sp, #0]
 8014dea:	f104 0910 	add.w	r9, r4, #16
 8014dee:	4661      	mov	r1, ip
 8014df0:	4648      	mov	r0, r9
 8014df2:	f001 fed1 	bl	8016b98 <uxr_set_custom_transport_callbacks>
 8014df6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8014dfa:	e9c4 33e3 	strd	r3, r3, [r4, #908]	@ 0x38c
 8014dfe:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 8014e02:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 8014e06:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 8014e0a:	495c      	ldr	r1, [pc, #368]	@ (8014f7c <rmw_init+0x210>)
 8014e0c:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 8014e10:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 8014e14:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 8014e18:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 8014e1c:	4858      	ldr	r0, [pc, #352]	@ (8014f80 <rmw_init+0x214>)
 8014e1e:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 8014e22:	2201      	movs	r2, #1
 8014e24:	66f4      	str	r4, [r6, #108]	@ 0x6c
 8014e26:	f7f7 fe51 	bl	800cacc <rmw_uxrce_init_node_memory>
 8014e2a:	4956      	ldr	r1, [pc, #344]	@ (8014f84 <rmw_init+0x218>)
 8014e2c:	4856      	ldr	r0, [pc, #344]	@ (8014f88 <rmw_init+0x21c>)
 8014e2e:	2205      	movs	r2, #5
 8014e30:	f7f7 fe2c 	bl	800ca8c <rmw_uxrce_init_subscription_memory>
 8014e34:	4955      	ldr	r1, [pc, #340]	@ (8014f8c <rmw_init+0x220>)
 8014e36:	4856      	ldr	r0, [pc, #344]	@ (8014f90 <rmw_init+0x224>)
 8014e38:	220a      	movs	r2, #10
 8014e3a:	f7f7 fe07 	bl	800ca4c <rmw_uxrce_init_publisher_memory>
 8014e3e:	4955      	ldr	r1, [pc, #340]	@ (8014f94 <rmw_init+0x228>)
 8014e40:	4855      	ldr	r0, [pc, #340]	@ (8014f98 <rmw_init+0x22c>)
 8014e42:	2201      	movs	r2, #1
 8014e44:	f7f7 fdc2 	bl	800c9cc <rmw_uxrce_init_service_memory>
 8014e48:	4954      	ldr	r1, [pc, #336]	@ (8014f9c <rmw_init+0x230>)
 8014e4a:	4855      	ldr	r0, [pc, #340]	@ (8014fa0 <rmw_init+0x234>)
 8014e4c:	2201      	movs	r2, #1
 8014e4e:	f7f7 fddd 	bl	800ca0c <rmw_uxrce_init_client_memory>
 8014e52:	4954      	ldr	r1, [pc, #336]	@ (8014fa4 <rmw_init+0x238>)
 8014e54:	4854      	ldr	r0, [pc, #336]	@ (8014fa8 <rmw_init+0x23c>)
 8014e56:	220f      	movs	r2, #15
 8014e58:	f7f7 fe78 	bl	800cb4c <rmw_uxrce_init_topic_memory>
 8014e5c:	4953      	ldr	r1, [pc, #332]	@ (8014fac <rmw_init+0x240>)
 8014e5e:	4854      	ldr	r0, [pc, #336]	@ (8014fb0 <rmw_init+0x244>)
 8014e60:	2203      	movs	r2, #3
 8014e62:	f7f7 feb3 	bl	800cbcc <rmw_uxrce_init_init_options_impl_memory>
 8014e66:	4953      	ldr	r1, [pc, #332]	@ (8014fb4 <rmw_init+0x248>)
 8014e68:	4853      	ldr	r0, [pc, #332]	@ (8014fb8 <rmw_init+0x24c>)
 8014e6a:	2204      	movs	r2, #4
 8014e6c:	f7f7 fece 	bl	800cc0c <rmw_uxrce_init_wait_set_memory>
 8014e70:	4952      	ldr	r1, [pc, #328]	@ (8014fbc <rmw_init+0x250>)
 8014e72:	4853      	ldr	r0, [pc, #332]	@ (8014fc0 <rmw_init+0x254>)
 8014e74:	2204      	movs	r2, #4
 8014e76:	f7f7 fee9 	bl	800cc4c <rmw_uxrce_init_guard_condition_memory>
 8014e7a:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 8014e7c:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 8014e7e:	4642      	mov	r2, r8
 8014e80:	f000 fd92 	bl	80159a8 <rmw_uxrce_transport_init>
 8014e84:	4607      	mov	r7, r0
 8014e86:	2800      	cmp	r0, #0
 8014e88:	d161      	bne.n	8014f4e <rmw_init+0x1e2>
 8014e8a:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8014e8c:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 8014e90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014e92:	4628      	mov	r0, r5
 8014e94:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 8014e98:	f7f9 fbea 	bl	800e670 <uxr_init_session>
 8014e9c:	4628      	mov	r0, r5
 8014e9e:	4949      	ldr	r1, [pc, #292]	@ (8014fc4 <rmw_init+0x258>)
 8014ea0:	4622      	mov	r2, r4
 8014ea2:	f7f9 fc09 	bl	800e6b8 <uxr_set_topic_callback>
 8014ea6:	4628      	mov	r0, r5
 8014ea8:	4947      	ldr	r1, [pc, #284]	@ (8014fc8 <rmw_init+0x25c>)
 8014eaa:	463a      	mov	r2, r7
 8014eac:	f7f9 fc00 	bl	800e6b0 <uxr_set_status_callback>
 8014eb0:	4628      	mov	r0, r5
 8014eb2:	4946      	ldr	r1, [pc, #280]	@ (8014fcc <rmw_init+0x260>)
 8014eb4:	463a      	mov	r2, r7
 8014eb6:	f7f9 fc03 	bl	800e6c0 <uxr_set_request_callback>
 8014eba:	4628      	mov	r0, r5
 8014ebc:	4944      	ldr	r1, [pc, #272]	@ (8014fd0 <rmw_init+0x264>)
 8014ebe:	463a      	mov	r2, r7
 8014ec0:	f7f9 fc02 	bl	800e6c8 <uxr_set_reply_callback>
 8014ec4:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8014ec8:	2304      	movs	r3, #4
 8014eca:	0092      	lsls	r2, r2, #2
 8014ecc:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 8014ed0:	4628      	mov	r0, r5
 8014ed2:	f7f9 fc27 	bl	800e724 <uxr_create_input_reliable_stream>
 8014ed6:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8014eda:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 8014ede:	2304      	movs	r3, #4
 8014ee0:	0092      	lsls	r2, r2, #2
 8014ee2:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 8014ee6:	4628      	mov	r0, r5
 8014ee8:	f7f9 fc04 	bl	800e6f4 <uxr_create_output_reliable_stream>
 8014eec:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 8014ef0:	4628      	mov	r0, r5
 8014ef2:	f7f9 fc11 	bl	800e718 <uxr_create_input_best_effort_stream>
 8014ef6:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 8014efa:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8014efe:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 8014f02:	3114      	adds	r1, #20
 8014f04:	4628      	mov	r0, r5
 8014f06:	f7f9 fbe3 	bl	800e6d0 <uxr_create_output_best_effort_stream>
 8014f0a:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 8014f0e:	4628      	mov	r0, r5
 8014f10:	f7fa f97a 	bl	800f208 <uxr_create_session>
 8014f14:	4605      	mov	r5, r0
 8014f16:	b140      	cbz	r0, 8014f2a <rmw_init+0x1be>
 8014f18:	4638      	mov	r0, r7
 8014f1a:	b003      	add	sp, #12
 8014f1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f20:	270b      	movs	r7, #11
 8014f22:	4638      	mov	r0, r7
 8014f24:	b003      	add	sp, #12
 8014f26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f2a:	4648      	mov	r0, r9
 8014f2c:	f001 fe76 	bl	8016c1c <uxr_close_custom_transport>
 8014f30:	4810      	ldr	r0, [pc, #64]	@ (8014f74 <rmw_init+0x208>)
 8014f32:	4621      	mov	r1, r4
 8014f34:	f7ff fdae 	bl	8014a94 <put_memory>
 8014f38:	66f5      	str	r5, [r6, #108]	@ 0x6c
 8014f3a:	2701      	movs	r7, #1
 8014f3c:	4638      	mov	r0, r7
 8014f3e:	b003      	add	sp, #12
 8014f40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f44:	270c      	movs	r7, #12
 8014f46:	4638      	mov	r0, r7
 8014f48:	b003      	add	sp, #12
 8014f4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f4e:	4648      	mov	r0, r9
 8014f50:	f001 fe64 	bl	8016c1c <uxr_close_custom_transport>
 8014f54:	4807      	ldr	r0, [pc, #28]	@ (8014f74 <rmw_init+0x208>)
 8014f56:	4621      	mov	r1, r4
 8014f58:	f7ff fd9c 	bl	8014a94 <put_memory>
 8014f5c:	4638      	mov	r0, r7
 8014f5e:	f8c6 806c 	str.w	r8, [r6, #108]	@ 0x6c
 8014f62:	b003      	add	sp, #12
 8014f64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f68:	0801d594 	.word	0x0801d594
 8014f6c:	2000e560 	.word	0x2000e560
 8014f70:	2000f658 	.word	0x2000f658
 8014f74:	20010c00 	.word	0x20010c00
 8014f78:	2000c460 	.word	0x2000c460
 8014f7c:	2000f5a0 	.word	0x2000f5a0
 8014f80:	2000f644 	.word	0x2000f644
 8014f84:	2000e8d8 	.word	0x2000e8d8
 8014f88:	2000ed10 	.word	0x2000ed10
 8014f8c:	2000ed20 	.word	0x2000ed20
 8014f90:	2000f590 	.word	0x2000f590
 8014f94:	2000e800 	.word	0x2000e800
 8014f98:	2000e8c8 	.word	0x2000e8c8
 8014f9c:	2000e728 	.word	0x2000e728
 8014fa0:	2000e7f0 	.word	0x2000e7f0
 8014fa4:	2000e570 	.word	0x2000e570
 8014fa8:	2000e714 	.word	0x2000e714
 8014fac:	2000c3cc 	.word	0x2000c3cc
 8014fb0:	2000c450 	.word	0x2000c450
 8014fb4:	2000c34c 	.word	0x2000c34c
 8014fb8:	2000c3bc 	.word	0x2000c3bc
 8014fbc:	2000c2bc 	.word	0x2000c2bc
 8014fc0:	2000c33c 	.word	0x2000c33c
 8014fc4:	08018d41 	.word	0x08018d41
 8014fc8:	08018d39 	.word	0x08018d39
 8014fcc:	08018dd9 	.word	0x08018dd9
 8014fd0:	08018e75 	.word	0x08018e75

08014fd4 <rmw_context_fini>:
 8014fd4:	4b17      	ldr	r3, [pc, #92]	@ (8015034 <rmw_context_fini+0x60>)
 8014fd6:	b570      	push	{r4, r5, r6, lr}
 8014fd8:	681c      	ldr	r4, [r3, #0]
 8014fda:	4605      	mov	r5, r0
 8014fdc:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 8014fde:	b33c      	cbz	r4, 8015030 <rmw_context_fini+0x5c>
 8014fe0:	2600      	movs	r6, #0
 8014fe2:	e9d4 4301 	ldrd	r4, r3, [r4, #4]
 8014fe6:	691a      	ldr	r2, [r3, #16]
 8014fe8:	4282      	cmp	r2, r0
 8014fea:	d018      	beq.n	801501e <rmw_context_fini+0x4a>
 8014fec:	2c00      	cmp	r4, #0
 8014fee:	d1f8      	bne.n	8014fe2 <rmw_context_fini+0xe>
 8014ff0:	b188      	cbz	r0, 8015016 <rmw_context_fini+0x42>
 8014ff2:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014ff6:	789b      	ldrb	r3, [r3, #2]
 8014ff8:	2b01      	cmp	r3, #1
 8014ffa:	bf14      	ite	ne
 8014ffc:	210a      	movne	r1, #10
 8014ffe:	2100      	moveq	r1, #0
 8015000:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015004:	f7fa f8d8 	bl	800f1b8 <uxr_delete_session_retries>
 8015008:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 801500a:	f7f7 fe3f 	bl	800cc8c <rmw_uxrce_fini_session_memory>
 801500e:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8015010:	3010      	adds	r0, #16
 8015012:	f001 fe03 	bl	8016c1c <uxr_close_custom_transport>
 8015016:	2300      	movs	r3, #0
 8015018:	66eb      	str	r3, [r5, #108]	@ 0x6c
 801501a:	4630      	mov	r0, r6
 801501c:	bd70      	pop	{r4, r5, r6, pc}
 801501e:	f103 0018 	add.w	r0, r3, #24
 8015022:	f000 f911 	bl	8015248 <rmw_destroy_node>
 8015026:	4606      	mov	r6, r0
 8015028:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 801502a:	2c00      	cmp	r4, #0
 801502c:	d1d9      	bne.n	8014fe2 <rmw_context_fini+0xe>
 801502e:	e7df      	b.n	8014ff0 <rmw_context_fini+0x1c>
 8015030:	4626      	mov	r6, r4
 8015032:	e7dd      	b.n	8014ff0 <rmw_context_fini+0x1c>
 8015034:	2000f644 	.word	0x2000f644

08015038 <create_topic>:
 8015038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801503c:	4604      	mov	r4, r0
 801503e:	b084      	sub	sp, #16
 8015040:	4824      	ldr	r0, [pc, #144]	@ (80150d4 <create_topic+0x9c>)
 8015042:	460f      	mov	r7, r1
 8015044:	4616      	mov	r6, r2
 8015046:	f7ff fd15 	bl	8014a74 <get_memory>
 801504a:	2800      	cmp	r0, #0
 801504c:	d03c      	beq.n	80150c8 <create_topic+0x90>
 801504e:	6923      	ldr	r3, [r4, #16]
 8015050:	6885      	ldr	r5, [r0, #8]
 8015052:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 80150dc <create_topic+0xa4>
 8015056:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801505a:	e9c5 6405 	strd	r6, r4, [r5, #20]
 801505e:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 8015062:	1c42      	adds	r2, r0, #1
 8015064:	2102      	movs	r1, #2
 8015066:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 801506a:	f7f9 fa43 	bl	800e4f4 <uxr_object_id>
 801506e:	223c      	movs	r2, #60	@ 0x3c
 8015070:	6128      	str	r0, [r5, #16]
 8015072:	4641      	mov	r1, r8
 8015074:	4638      	mov	r0, r7
 8015076:	f7f7 fff5 	bl	800d064 <generate_topic_name>
 801507a:	b310      	cbz	r0, 80150c2 <create_topic+0x8a>
 801507c:	4f16      	ldr	r7, [pc, #88]	@ (80150d8 <create_topic+0xa0>)
 801507e:	4630      	mov	r0, r6
 8015080:	2264      	movs	r2, #100	@ 0x64
 8015082:	4639      	mov	r1, r7
 8015084:	f7f7 ffbe 	bl	800d004 <generate_type_name>
 8015088:	b1d8      	cbz	r0, 80150c2 <create_topic+0x8a>
 801508a:	6920      	ldr	r0, [r4, #16]
 801508c:	2306      	movs	r3, #6
 801508e:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8015092:	f8cd 8000 	str.w	r8, [sp]
 8015096:	e9cd 7301 	strd	r7, r3, [sp, #4]
 801509a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801509e:	6811      	ldr	r1, [r2, #0]
 80150a0:	6963      	ldr	r3, [r4, #20]
 80150a2:	692a      	ldr	r2, [r5, #16]
 80150a4:	f7f9 f8ca 	bl	800e23c <uxr_buffer_create_topic_bin>
 80150a8:	4602      	mov	r2, r0
 80150aa:	6920      	ldr	r0, [r4, #16]
 80150ac:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 80150b0:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80150b4:	f7f7 ff6a 	bl	800cf8c <run_xrce_session>
 80150b8:	b118      	cbz	r0, 80150c2 <create_topic+0x8a>
 80150ba:	4628      	mov	r0, r5
 80150bc:	b004      	add	sp, #16
 80150be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150c2:	4628      	mov	r0, r5
 80150c4:	f7f7 fe58 	bl	800cd78 <rmw_uxrce_fini_topic_memory>
 80150c8:	2500      	movs	r5, #0
 80150ca:	4628      	mov	r0, r5
 80150cc:	b004      	add	sp, #16
 80150ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150d2:	bf00      	nop
 80150d4:	2000e714 	.word	0x2000e714
 80150d8:	20010e0c 	.word	0x20010e0c
 80150dc:	20010e70 	.word	0x20010e70

080150e0 <destroy_topic>:
 80150e0:	b538      	push	{r3, r4, r5, lr}
 80150e2:	6984      	ldr	r4, [r0, #24]
 80150e4:	b1d4      	cbz	r4, 801511c <destroy_topic+0x3c>
 80150e6:	4605      	mov	r5, r0
 80150e8:	6920      	ldr	r0, [r4, #16]
 80150ea:	692a      	ldr	r2, [r5, #16]
 80150ec:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80150f0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80150f4:	6819      	ldr	r1, [r3, #0]
 80150f6:	f7f9 f825 	bl	800e144 <uxr_buffer_delete_entity>
 80150fa:	4602      	mov	r2, r0
 80150fc:	6920      	ldr	r0, [r4, #16]
 80150fe:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8015102:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8015106:	f7f7 ff41 	bl	800cf8c <run_xrce_session>
 801510a:	f080 0401 	eor.w	r4, r0, #1
 801510e:	b2e4      	uxtb	r4, r4
 8015110:	4628      	mov	r0, r5
 8015112:	0064      	lsls	r4, r4, #1
 8015114:	f7f7 fe30 	bl	800cd78 <rmw_uxrce_fini_topic_memory>
 8015118:	4620      	mov	r0, r4
 801511a:	bd38      	pop	{r3, r4, r5, pc}
 801511c:	2401      	movs	r4, #1
 801511e:	4620      	mov	r0, r4
 8015120:	bd38      	pop	{r3, r4, r5, pc}
 8015122:	bf00      	nop

08015124 <create_node>:
 8015124:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015128:	b083      	sub	sp, #12
 801512a:	2b00      	cmp	r3, #0
 801512c:	d063      	beq.n	80151f6 <create_node+0xd2>
 801512e:	4606      	mov	r6, r0
 8015130:	4836      	ldr	r0, [pc, #216]	@ (801520c <create_node+0xe8>)
 8015132:	460f      	mov	r7, r1
 8015134:	4690      	mov	r8, r2
 8015136:	461d      	mov	r5, r3
 8015138:	f7ff fc9c 	bl	8014a74 <get_memory>
 801513c:	2800      	cmp	r0, #0
 801513e:	d05a      	beq.n	80151f6 <create_node+0xd2>
 8015140:	6884      	ldr	r4, [r0, #8]
 8015142:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 8015144:	6123      	str	r3, [r4, #16]
 8015146:	f7ff fd1b 	bl	8014b80 <rmw_get_implementation_identifier>
 801514a:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 801514e:	e9c4 0406 	strd	r0, r4, [r4, #24]
 8015152:	f8c4 9020 	str.w	r9, [r4, #32]
 8015156:	4630      	mov	r0, r6
 8015158:	f7eb f8a2 	bl	80002a0 <strlen>
 801515c:	1c42      	adds	r2, r0, #1
 801515e:	2a3c      	cmp	r2, #60	@ 0x3c
 8015160:	f104 0518 	add.w	r5, r4, #24
 8015164:	d844      	bhi.n	80151f0 <create_node+0xcc>
 8015166:	4648      	mov	r0, r9
 8015168:	4631      	mov	r1, r6
 801516a:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 801516e:	f004 fe74 	bl	8019e5a <memcpy>
 8015172:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 8015176:	4638      	mov	r0, r7
 8015178:	f7eb f892 	bl	80002a0 <strlen>
 801517c:	1c42      	adds	r2, r0, #1
 801517e:	2a3c      	cmp	r2, #60	@ 0x3c
 8015180:	d836      	bhi.n	80151f0 <create_node+0xcc>
 8015182:	4639      	mov	r1, r7
 8015184:	4648      	mov	r0, r9
 8015186:	f004 fe68 	bl	8019e5a <memcpy>
 801518a:	6923      	ldr	r3, [r4, #16]
 801518c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015190:	2101      	movs	r1, #1
 8015192:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 8015196:	1842      	adds	r2, r0, r1
 8015198:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 801519c:	f7f9 f9aa 	bl	800e4f4 <uxr_object_id>
 80151a0:	6160      	str	r0, [r4, #20]
 80151a2:	783b      	ldrb	r3, [r7, #0]
 80151a4:	2b2f      	cmp	r3, #47	@ 0x2f
 80151a6:	d128      	bne.n	80151fa <create_node+0xd6>
 80151a8:	787b      	ldrb	r3, [r7, #1]
 80151aa:	bb33      	cbnz	r3, 80151fa <create_node+0xd6>
 80151ac:	4a18      	ldr	r2, [pc, #96]	@ (8015210 <create_node+0xec>)
 80151ae:	4819      	ldr	r0, [pc, #100]	@ (8015214 <create_node+0xf0>)
 80151b0:	4633      	mov	r3, r6
 80151b2:	213c      	movs	r1, #60	@ 0x3c
 80151b4:	f004 fba4 	bl	8019900 <sniprintf>
 80151b8:	6920      	ldr	r0, [r4, #16]
 80151ba:	4916      	ldr	r1, [pc, #88]	@ (8015214 <create_node+0xf0>)
 80151bc:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 80151c0:	9100      	str	r1, [sp, #0]
 80151c2:	2106      	movs	r1, #6
 80151c4:	9101      	str	r1, [sp, #4]
 80151c6:	6811      	ldr	r1, [r2, #0]
 80151c8:	6962      	ldr	r2, [r4, #20]
 80151ca:	fa1f f388 	uxth.w	r3, r8
 80151ce:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80151d2:	f7f9 f801 	bl	800e1d8 <uxr_buffer_create_participant_bin>
 80151d6:	4602      	mov	r2, r0
 80151d8:	6920      	ldr	r0, [r4, #16]
 80151da:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 80151de:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80151e2:	f7f7 fed3 	bl	800cf8c <run_xrce_session>
 80151e6:	b118      	cbz	r0, 80151f0 <create_node+0xcc>
 80151e8:	4628      	mov	r0, r5
 80151ea:	b003      	add	sp, #12
 80151ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80151f0:	4628      	mov	r0, r5
 80151f2:	f7f7 fd51 	bl	800cc98 <rmw_uxrce_fini_node_memory>
 80151f6:	2500      	movs	r5, #0
 80151f8:	e7f6      	b.n	80151e8 <create_node+0xc4>
 80151fa:	4a07      	ldr	r2, [pc, #28]	@ (8015218 <create_node+0xf4>)
 80151fc:	9600      	str	r6, [sp, #0]
 80151fe:	463b      	mov	r3, r7
 8015200:	213c      	movs	r1, #60	@ 0x3c
 8015202:	4804      	ldr	r0, [pc, #16]	@ (8015214 <create_node+0xf0>)
 8015204:	f004 fb7c 	bl	8019900 <sniprintf>
 8015208:	e7d6      	b.n	80151b8 <create_node+0x94>
 801520a:	bf00      	nop
 801520c:	2000f644 	.word	0x2000f644
 8015210:	0801c6e8 	.word	0x0801c6e8
 8015214:	20010eac 	.word	0x20010eac
 8015218:	0801c8e8 	.word	0x0801c8e8

0801521c <rmw_create_node>:
 801521c:	b191      	cbz	r1, 8015244 <rmw_create_node+0x28>
 801521e:	b410      	push	{r4}
 8015220:	4614      	mov	r4, r2
 8015222:	780a      	ldrb	r2, [r1, #0]
 8015224:	4603      	mov	r3, r0
 8015226:	4608      	mov	r0, r1
 8015228:	b142      	cbz	r2, 801523c <rmw_create_node+0x20>
 801522a:	b13c      	cbz	r4, 801523c <rmw_create_node+0x20>
 801522c:	7822      	ldrb	r2, [r4, #0]
 801522e:	b12a      	cbz	r2, 801523c <rmw_create_node+0x20>
 8015230:	4621      	mov	r1, r4
 8015232:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8015234:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015238:	f7ff bf74 	b.w	8015124 <create_node>
 801523c:	2000      	movs	r0, #0
 801523e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015242:	4770      	bx	lr
 8015244:	2000      	movs	r0, #0
 8015246:	4770      	bx	lr

08015248 <rmw_destroy_node>:
 8015248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801524a:	b328      	cbz	r0, 8015298 <rmw_destroy_node+0x50>
 801524c:	4607      	mov	r7, r0
 801524e:	6800      	ldr	r0, [r0, #0]
 8015250:	b120      	cbz	r0, 801525c <rmw_destroy_node+0x14>
 8015252:	4b36      	ldr	r3, [pc, #216]	@ (801532c <rmw_destroy_node+0xe4>)
 8015254:	6819      	ldr	r1, [r3, #0]
 8015256:	f7ea ffc3 	bl	80001e0 <strcmp>
 801525a:	b9e8      	cbnz	r0, 8015298 <rmw_destroy_node+0x50>
 801525c:	687d      	ldr	r5, [r7, #4]
 801525e:	b1dd      	cbz	r5, 8015298 <rmw_destroy_node+0x50>
 8015260:	4b33      	ldr	r3, [pc, #204]	@ (8015330 <rmw_destroy_node+0xe8>)
 8015262:	681c      	ldr	r4, [r3, #0]
 8015264:	2c00      	cmp	r4, #0
 8015266:	d05f      	beq.n	8015328 <rmw_destroy_node+0xe0>
 8015268:	2600      	movs	r6, #0
 801526a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801526e:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 8015272:	429d      	cmp	r5, r3
 8015274:	d013      	beq.n	801529e <rmw_destroy_node+0x56>
 8015276:	2c00      	cmp	r4, #0
 8015278:	d1f7      	bne.n	801526a <rmw_destroy_node+0x22>
 801527a:	4b2e      	ldr	r3, [pc, #184]	@ (8015334 <rmw_destroy_node+0xec>)
 801527c:	681c      	ldr	r4, [r3, #0]
 801527e:	b1c4      	cbz	r4, 80152b2 <rmw_destroy_node+0x6a>
 8015280:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8015284:	6a0b      	ldr	r3, [r1, #32]
 8015286:	429d      	cmp	r5, r3
 8015288:	d1f9      	bne.n	801527e <rmw_destroy_node+0x36>
 801528a:	317c      	adds	r1, #124	@ 0x7c
 801528c:	4638      	mov	r0, r7
 801528e:	f000 fad9 	bl	8015844 <rmw_destroy_subscription>
 8015292:	2801      	cmp	r0, #1
 8015294:	4606      	mov	r6, r0
 8015296:	d1f2      	bne.n	801527e <rmw_destroy_node+0x36>
 8015298:	2601      	movs	r6, #1
 801529a:	4630      	mov	r0, r6
 801529c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801529e:	3184      	adds	r1, #132	@ 0x84
 80152a0:	4638      	mov	r0, r7
 80152a2:	f7f7 fb21 	bl	800c8e8 <rmw_destroy_publisher>
 80152a6:	2801      	cmp	r0, #1
 80152a8:	4606      	mov	r6, r0
 80152aa:	d0f5      	beq.n	8015298 <rmw_destroy_node+0x50>
 80152ac:	2c00      	cmp	r4, #0
 80152ae:	d1dc      	bne.n	801526a <rmw_destroy_node+0x22>
 80152b0:	e7e3      	b.n	801527a <rmw_destroy_node+0x32>
 80152b2:	4b21      	ldr	r3, [pc, #132]	@ (8015338 <rmw_destroy_node+0xf0>)
 80152b4:	681c      	ldr	r4, [r3, #0]
 80152b6:	b16c      	cbz	r4, 80152d4 <rmw_destroy_node+0x8c>
 80152b8:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80152bc:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 80152be:	429d      	cmp	r5, r3
 80152c0:	d1f9      	bne.n	80152b6 <rmw_destroy_node+0x6e>
 80152c2:	317c      	adds	r1, #124	@ 0x7c
 80152c4:	4638      	mov	r0, r7
 80152c6:	f000 f98b 	bl	80155e0 <rmw_destroy_service>
 80152ca:	2801      	cmp	r0, #1
 80152cc:	4606      	mov	r6, r0
 80152ce:	d0e3      	beq.n	8015298 <rmw_destroy_node+0x50>
 80152d0:	2c00      	cmp	r4, #0
 80152d2:	d1f1      	bne.n	80152b8 <rmw_destroy_node+0x70>
 80152d4:	4b19      	ldr	r3, [pc, #100]	@ (801533c <rmw_destroy_node+0xf4>)
 80152d6:	681c      	ldr	r4, [r3, #0]
 80152d8:	b16c      	cbz	r4, 80152f6 <rmw_destroy_node+0xae>
 80152da:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80152de:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 80152e0:	429d      	cmp	r5, r3
 80152e2:	d1f9      	bne.n	80152d8 <rmw_destroy_node+0x90>
 80152e4:	317c      	adds	r1, #124	@ 0x7c
 80152e6:	4638      	mov	r0, r7
 80152e8:	f7ff fbe8 	bl	8014abc <rmw_destroy_client>
 80152ec:	2801      	cmp	r0, #1
 80152ee:	4606      	mov	r6, r0
 80152f0:	d0d2      	beq.n	8015298 <rmw_destroy_node+0x50>
 80152f2:	2c00      	cmp	r4, #0
 80152f4:	d1f1      	bne.n	80152da <rmw_destroy_node+0x92>
 80152f6:	6928      	ldr	r0, [r5, #16]
 80152f8:	696a      	ldr	r2, [r5, #20]
 80152fa:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80152fe:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015302:	6819      	ldr	r1, [r3, #0]
 8015304:	f7f8 ff1e 	bl	800e144 <uxr_buffer_delete_entity>
 8015308:	4602      	mov	r2, r0
 801530a:	6928      	ldr	r0, [r5, #16]
 801530c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8015310:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8015314:	f7f7 fe3a 	bl	800cf8c <run_xrce_session>
 8015318:	2800      	cmp	r0, #0
 801531a:	bf08      	it	eq
 801531c:	2602      	moveq	r6, #2
 801531e:	4638      	mov	r0, r7
 8015320:	f7f7 fcba 	bl	800cc98 <rmw_uxrce_fini_node_memory>
 8015324:	4630      	mov	r0, r6
 8015326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015328:	4626      	mov	r6, r4
 801532a:	e7a6      	b.n	801527a <rmw_destroy_node+0x32>
 801532c:	0801d594 	.word	0x0801d594
 8015330:	2000f590 	.word	0x2000f590
 8015334:	2000ed10 	.word	0x2000ed10
 8015338:	2000e8c8 	.word	0x2000e8c8
 801533c:	2000e7f0 	.word	0x2000e7f0

08015340 <rmw_node_get_graph_guard_condition>:
 8015340:	6843      	ldr	r3, [r0, #4]
 8015342:	6918      	ldr	r0, [r3, #16]
 8015344:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 8015348:	4770      	bx	lr
 801534a:	bf00      	nop

0801534c <rmw_send_request>:
 801534c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015350:	4604      	mov	r4, r0
 8015352:	6800      	ldr	r0, [r0, #0]
 8015354:	b08a      	sub	sp, #40	@ 0x28
 8015356:	460e      	mov	r6, r1
 8015358:	4615      	mov	r5, r2
 801535a:	b128      	cbz	r0, 8015368 <rmw_send_request+0x1c>
 801535c:	4b1e      	ldr	r3, [pc, #120]	@ (80153d8 <rmw_send_request+0x8c>)
 801535e:	6819      	ldr	r1, [r3, #0]
 8015360:	f7ea ff3e 	bl	80001e0 <strcmp>
 8015364:	2800      	cmp	r0, #0
 8015366:	d133      	bne.n	80153d0 <rmw_send_request+0x84>
 8015368:	6864      	ldr	r4, [r4, #4]
 801536a:	6963      	ldr	r3, [r4, #20]
 801536c:	6fa7      	ldr	r7, [r4, #120]	@ 0x78
 801536e:	689b      	ldr	r3, [r3, #8]
 8015370:	4798      	blx	r3
 8015372:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8015376:	4630      	mov	r0, r6
 8015378:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801537c:	4798      	blx	r3
 801537e:	693b      	ldr	r3, [r7, #16]
 8015380:	9000      	str	r0, [sp, #0]
 8015382:	6922      	ldr	r2, [r4, #16]
 8015384:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8015386:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 801538a:	ab02      	add	r3, sp, #8
 801538c:	f7fa fba8 	bl	800fae0 <uxr_prepare_output_stream>
 8015390:	2300      	movs	r3, #0
 8015392:	6028      	str	r0, [r5, #0]
 8015394:	606b      	str	r3, [r5, #4]
 8015396:	b190      	cbz	r0, 80153be <rmw_send_request+0x72>
 8015398:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801539c:	a902      	add	r1, sp, #8
 801539e:	4630      	mov	r0, r6
 80153a0:	4798      	blx	r3
 80153a2:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 80153a6:	6938      	ldr	r0, [r7, #16]
 80153a8:	2b01      	cmp	r3, #1
 80153aa:	d00c      	beq.n	80153c6 <rmw_send_request+0x7a>
 80153ac:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 80153ae:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80153b2:	f7f9 fd65 	bl	800ee80 <uxr_run_session_until_confirm_delivery>
 80153b6:	2000      	movs	r0, #0
 80153b8:	b00a      	add	sp, #40	@ 0x28
 80153ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80153be:	2001      	movs	r0, #1
 80153c0:	b00a      	add	sp, #40	@ 0x28
 80153c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80153c6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80153ca:	f7f9 f9c1 	bl	800e750 <uxr_flash_output_streams>
 80153ce:	e7f2      	b.n	80153b6 <rmw_send_request+0x6a>
 80153d0:	200c      	movs	r0, #12
 80153d2:	b00a      	add	sp, #40	@ 0x28
 80153d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80153d8:	0801d594 	.word	0x0801d594

080153dc <rmw_take_request>:
 80153dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80153e0:	4605      	mov	r5, r0
 80153e2:	6800      	ldr	r0, [r0, #0]
 80153e4:	b089      	sub	sp, #36	@ 0x24
 80153e6:	460c      	mov	r4, r1
 80153e8:	4690      	mov	r8, r2
 80153ea:	461e      	mov	r6, r3
 80153ec:	b128      	cbz	r0, 80153fa <rmw_take_request+0x1e>
 80153ee:	4b28      	ldr	r3, [pc, #160]	@ (8015490 <rmw_take_request+0xb4>)
 80153f0:	6819      	ldr	r1, [r3, #0]
 80153f2:	f7ea fef5 	bl	80001e0 <strcmp>
 80153f6:	2800      	cmp	r0, #0
 80153f8:	d146      	bne.n	8015488 <rmw_take_request+0xac>
 80153fa:	b10e      	cbz	r6, 8015400 <rmw_take_request+0x24>
 80153fc:	2300      	movs	r3, #0
 80153fe:	7033      	strb	r3, [r6, #0]
 8015400:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8015404:	f7f7 fd44 	bl	800ce90 <rmw_uxrce_clean_expired_static_input_buffer>
 8015408:	4648      	mov	r0, r9
 801540a:	f7f7 fd19 	bl	800ce40 <rmw_uxrce_find_static_input_buffer_by_owner>
 801540e:	4607      	mov	r7, r0
 8015410:	b3b0      	cbz	r0, 8015480 <rmw_take_request+0xa4>
 8015412:	6885      	ldr	r5, [r0, #8]
 8015414:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8015418:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 801541c:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8015420:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8015424:	7423      	strb	r3, [r4, #16]
 8015426:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 801542a:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 801542e:	74e2      	strb	r2, [r4, #19]
 8015430:	f8a4 3011 	strh.w	r3, [r4, #17]
 8015434:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8015438:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 801543c:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 8015440:	61e1      	str	r1, [r4, #28]
 8015442:	6162      	str	r2, [r4, #20]
 8015444:	61a3      	str	r3, [r4, #24]
 8015446:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801544a:	689b      	ldr	r3, [r3, #8]
 801544c:	4798      	blx	r3
 801544e:	6844      	ldr	r4, [r0, #4]
 8015450:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 8015454:	f105 0110 	add.w	r1, r5, #16
 8015458:	4668      	mov	r0, sp
 801545a:	f7f5 fe79 	bl	800b150 <ucdr_init_buffer>
 801545e:	68e3      	ldr	r3, [r4, #12]
 8015460:	4641      	mov	r1, r8
 8015462:	4668      	mov	r0, sp
 8015464:	4798      	blx	r3
 8015466:	4639      	mov	r1, r7
 8015468:	4604      	mov	r4, r0
 801546a:	480a      	ldr	r0, [pc, #40]	@ (8015494 <rmw_take_request+0xb8>)
 801546c:	f7ff fb12 	bl	8014a94 <put_memory>
 8015470:	b106      	cbz	r6, 8015474 <rmw_take_request+0x98>
 8015472:	7034      	strb	r4, [r6, #0]
 8015474:	f084 0001 	eor.w	r0, r4, #1
 8015478:	b2c0      	uxtb	r0, r0
 801547a:	b009      	add	sp, #36	@ 0x24
 801547c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015480:	2001      	movs	r0, #1
 8015482:	b009      	add	sp, #36	@ 0x24
 8015484:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015488:	200c      	movs	r0, #12
 801548a:	b009      	add	sp, #36	@ 0x24
 801548c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015490:	0801d594 	.word	0x0801d594
 8015494:	2000e560 	.word	0x2000e560

08015498 <rmw_send_response>:
 8015498:	b5f0      	push	{r4, r5, r6, r7, lr}
 801549a:	4605      	mov	r5, r0
 801549c:	6800      	ldr	r0, [r0, #0]
 801549e:	b091      	sub	sp, #68	@ 0x44
 80154a0:	460c      	mov	r4, r1
 80154a2:	4616      	mov	r6, r2
 80154a4:	b128      	cbz	r0, 80154b2 <rmw_send_response+0x1a>
 80154a6:	4b28      	ldr	r3, [pc, #160]	@ (8015548 <rmw_send_response+0xb0>)
 80154a8:	6819      	ldr	r1, [r3, #0]
 80154aa:	f7ea fe99 	bl	80001e0 <strcmp>
 80154ae:	2800      	cmp	r0, #0
 80154b0:	d141      	bne.n	8015536 <rmw_send_response+0x9e>
 80154b2:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 80154b6:	9306      	str	r3, [sp, #24]
 80154b8:	4623      	mov	r3, r4
 80154ba:	9207      	str	r2, [sp, #28]
 80154bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80154c0:	686d      	ldr	r5, [r5, #4]
 80154c2:	789b      	ldrb	r3, [r3, #2]
 80154c4:	68a1      	ldr	r1, [r4, #8]
 80154c6:	f88d 2017 	strb.w	r2, [sp, #23]
 80154ca:	f88d 3016 	strb.w	r3, [sp, #22]
 80154ce:	68e2      	ldr	r2, [r4, #12]
 80154d0:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 80154d4:	6860      	ldr	r0, [r4, #4]
 80154d6:	f8ad 3014 	strh.w	r3, [sp, #20]
 80154da:	ab02      	add	r3, sp, #8
 80154dc:	c307      	stmia	r3!, {r0, r1, r2}
 80154de:	696b      	ldr	r3, [r5, #20]
 80154e0:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 80154e2:	68db      	ldr	r3, [r3, #12]
 80154e4:	4798      	blx	r3
 80154e6:	6844      	ldr	r4, [r0, #4]
 80154e8:	4630      	mov	r0, r6
 80154ea:	6923      	ldr	r3, [r4, #16]
 80154ec:	4798      	blx	r3
 80154ee:	f100 0318 	add.w	r3, r0, #24
 80154f2:	6938      	ldr	r0, [r7, #16]
 80154f4:	9300      	str	r3, [sp, #0]
 80154f6:	692a      	ldr	r2, [r5, #16]
 80154f8:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 80154fa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80154fe:	ab08      	add	r3, sp, #32
 8015500:	f7fa faee 	bl	800fae0 <uxr_prepare_output_stream>
 8015504:	b910      	cbnz	r0, 801550c <rmw_send_response+0x74>
 8015506:	2001      	movs	r0, #1
 8015508:	b011      	add	sp, #68	@ 0x44
 801550a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801550c:	a902      	add	r1, sp, #8
 801550e:	a808      	add	r0, sp, #32
 8015510:	f7fb fc04 	bl	8010d1c <uxr_serialize_SampleIdentity>
 8015514:	68a3      	ldr	r3, [r4, #8]
 8015516:	a908      	add	r1, sp, #32
 8015518:	4630      	mov	r0, r6
 801551a:	4798      	blx	r3
 801551c:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8015520:	6938      	ldr	r0, [r7, #16]
 8015522:	2b01      	cmp	r3, #1
 8015524:	d00a      	beq.n	801553c <rmw_send_response+0xa4>
 8015526:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8015528:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801552c:	f7f9 fca8 	bl	800ee80 <uxr_run_session_until_confirm_delivery>
 8015530:	2000      	movs	r0, #0
 8015532:	b011      	add	sp, #68	@ 0x44
 8015534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015536:	200c      	movs	r0, #12
 8015538:	b011      	add	sp, #68	@ 0x44
 801553a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801553c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015540:	f7f9 f906 	bl	800e750 <uxr_flash_output_streams>
 8015544:	e7f4      	b.n	8015530 <rmw_send_response+0x98>
 8015546:	bf00      	nop
 8015548:	0801d594 	.word	0x0801d594

0801554c <rmw_take_response>:
 801554c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015550:	4604      	mov	r4, r0
 8015552:	6800      	ldr	r0, [r0, #0]
 8015554:	b088      	sub	sp, #32
 8015556:	4688      	mov	r8, r1
 8015558:	4617      	mov	r7, r2
 801555a:	461d      	mov	r5, r3
 801555c:	b120      	cbz	r0, 8015568 <rmw_take_response+0x1c>
 801555e:	4b1e      	ldr	r3, [pc, #120]	@ (80155d8 <rmw_take_response+0x8c>)
 8015560:	6819      	ldr	r1, [r3, #0]
 8015562:	f7ea fe3d 	bl	80001e0 <strcmp>
 8015566:	bb78      	cbnz	r0, 80155c8 <rmw_take_response+0x7c>
 8015568:	b10d      	cbz	r5, 801556e <rmw_take_response+0x22>
 801556a:	2300      	movs	r3, #0
 801556c:	702b      	strb	r3, [r5, #0]
 801556e:	6864      	ldr	r4, [r4, #4]
 8015570:	f7f7 fc8e 	bl	800ce90 <rmw_uxrce_clean_expired_static_input_buffer>
 8015574:	4620      	mov	r0, r4
 8015576:	f7f7 fc63 	bl	800ce40 <rmw_uxrce_find_static_input_buffer_by_owner>
 801557a:	4606      	mov	r6, r0
 801557c:	b340      	cbz	r0, 80155d0 <rmw_take_response+0x84>
 801557e:	6963      	ldr	r3, [r4, #20]
 8015580:	6884      	ldr	r4, [r0, #8]
 8015582:	68db      	ldr	r3, [r3, #12]
 8015584:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 8015588:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 801558c:	e9c8 0108 	strd	r0, r1, [r8, #32]
 8015590:	4798      	blx	r3
 8015592:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8015596:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 801559a:	f104 0110 	add.w	r1, r4, #16
 801559e:	4668      	mov	r0, sp
 80155a0:	f7f5 fdd6 	bl	800b150 <ucdr_init_buffer>
 80155a4:	4639      	mov	r1, r7
 80155a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80155aa:	4668      	mov	r0, sp
 80155ac:	4798      	blx	r3
 80155ae:	4631      	mov	r1, r6
 80155b0:	4604      	mov	r4, r0
 80155b2:	480a      	ldr	r0, [pc, #40]	@ (80155dc <rmw_take_response+0x90>)
 80155b4:	f7ff fa6e 	bl	8014a94 <put_memory>
 80155b8:	b105      	cbz	r5, 80155bc <rmw_take_response+0x70>
 80155ba:	702c      	strb	r4, [r5, #0]
 80155bc:	f084 0001 	eor.w	r0, r4, #1
 80155c0:	b2c0      	uxtb	r0, r0
 80155c2:	b008      	add	sp, #32
 80155c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80155c8:	200c      	movs	r0, #12
 80155ca:	b008      	add	sp, #32
 80155cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80155d0:	2001      	movs	r0, #1
 80155d2:	b008      	add	sp, #32
 80155d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80155d8:	0801d594 	.word	0x0801d594
 80155dc:	2000e560 	.word	0x2000e560

080155e0 <rmw_destroy_service>:
 80155e0:	b570      	push	{r4, r5, r6, lr}
 80155e2:	b128      	cbz	r0, 80155f0 <rmw_destroy_service+0x10>
 80155e4:	4604      	mov	r4, r0
 80155e6:	6800      	ldr	r0, [r0, #0]
 80155e8:	460d      	mov	r5, r1
 80155ea:	f7f7 fd55 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 80155ee:	b910      	cbnz	r0, 80155f6 <rmw_destroy_service+0x16>
 80155f0:	2401      	movs	r4, #1
 80155f2:	4620      	mov	r0, r4
 80155f4:	bd70      	pop	{r4, r5, r6, pc}
 80155f6:	6863      	ldr	r3, [r4, #4]
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	d0f9      	beq.n	80155f0 <rmw_destroy_service+0x10>
 80155fc:	2d00      	cmp	r5, #0
 80155fe:	d0f7      	beq.n	80155f0 <rmw_destroy_service+0x10>
 8015600:	6828      	ldr	r0, [r5, #0]
 8015602:	f7f7 fd49 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 8015606:	2800      	cmp	r0, #0
 8015608:	d0f2      	beq.n	80155f0 <rmw_destroy_service+0x10>
 801560a:	686e      	ldr	r6, [r5, #4]
 801560c:	2e00      	cmp	r6, #0
 801560e:	d0ef      	beq.n	80155f0 <rmw_destroy_service+0x10>
 8015610:	6864      	ldr	r4, [r4, #4]
 8015612:	6932      	ldr	r2, [r6, #16]
 8015614:	6920      	ldr	r0, [r4, #16]
 8015616:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801561a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801561e:	6819      	ldr	r1, [r3, #0]
 8015620:	f002 f866 	bl	80176f0 <uxr_buffer_cancel_data>
 8015624:	4602      	mov	r2, r0
 8015626:	6920      	ldr	r0, [r4, #16]
 8015628:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801562c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8015630:	f7f7 fcac 	bl	800cf8c <run_xrce_session>
 8015634:	6920      	ldr	r0, [r4, #16]
 8015636:	6932      	ldr	r2, [r6, #16]
 8015638:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801563c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015640:	6819      	ldr	r1, [r3, #0]
 8015642:	f7f8 fd7f 	bl	800e144 <uxr_buffer_delete_entity>
 8015646:	4602      	mov	r2, r0
 8015648:	6920      	ldr	r0, [r4, #16]
 801564a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801564e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8015652:	f7f7 fc9b 	bl	800cf8c <run_xrce_session>
 8015656:	f080 0401 	eor.w	r4, r0, #1
 801565a:	b2e4      	uxtb	r4, r4
 801565c:	4628      	mov	r0, r5
 801565e:	0064      	lsls	r4, r4, #1
 8015660:	f7f7 fb5e 	bl	800cd20 <rmw_uxrce_fini_service_memory>
 8015664:	e7c5      	b.n	80155f2 <rmw_destroy_service+0x12>
 8015666:	bf00      	nop

08015668 <rmw_create_subscription>:
 8015668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801566c:	b08d      	sub	sp, #52	@ 0x34
 801566e:	2800      	cmp	r0, #0
 8015670:	f000 80d1 	beq.w	8015816 <rmw_create_subscription+0x1ae>
 8015674:	460f      	mov	r7, r1
 8015676:	2900      	cmp	r1, #0
 8015678:	f000 80cd 	beq.w	8015816 <rmw_create_subscription+0x1ae>
 801567c:	4604      	mov	r4, r0
 801567e:	6800      	ldr	r0, [r0, #0]
 8015680:	4615      	mov	r5, r2
 8015682:	461e      	mov	r6, r3
 8015684:	f7f7 fd08 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 8015688:	2800      	cmp	r0, #0
 801568a:	f000 80c4 	beq.w	8015816 <rmw_create_subscription+0x1ae>
 801568e:	2d00      	cmp	r5, #0
 8015690:	f000 80c1 	beq.w	8015816 <rmw_create_subscription+0x1ae>
 8015694:	782b      	ldrb	r3, [r5, #0]
 8015696:	2b00      	cmp	r3, #0
 8015698:	f000 80bd 	beq.w	8015816 <rmw_create_subscription+0x1ae>
 801569c:	2e00      	cmp	r6, #0
 801569e:	f000 80ba 	beq.w	8015816 <rmw_create_subscription+0x1ae>
 80156a2:	485e      	ldr	r0, [pc, #376]	@ (801581c <rmw_create_subscription+0x1b4>)
 80156a4:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80156a8:	f7ff f9e4 	bl	8014a74 <get_memory>
 80156ac:	2800      	cmp	r0, #0
 80156ae:	f000 80b2 	beq.w	8015816 <rmw_create_subscription+0x1ae>
 80156b2:	6884      	ldr	r4, [r0, #8]
 80156b4:	f8c4 4080 	str.w	r4, [r4, #128]	@ 0x80
 80156b8:	f7ff fa62 	bl	8014b80 <rmw_get_implementation_identifier>
 80156bc:	f104 0a98 	add.w	sl, r4, #152	@ 0x98
 80156c0:	67e0      	str	r0, [r4, #124]	@ 0x7c
 80156c2:	f8c4 a084 	str.w	sl, [r4, #132]	@ 0x84
 80156c6:	4628      	mov	r0, r5
 80156c8:	f7ea fdea 	bl	80002a0 <strlen>
 80156cc:	3001      	adds	r0, #1
 80156ce:	283c      	cmp	r0, #60	@ 0x3c
 80156d0:	f104 087c 	add.w	r8, r4, #124	@ 0x7c
 80156d4:	f200 8098 	bhi.w	8015808 <rmw_create_subscription+0x1a0>
 80156d8:	4a51      	ldr	r2, [pc, #324]	@ (8015820 <rmw_create_subscription+0x1b8>)
 80156da:	462b      	mov	r3, r5
 80156dc:	213c      	movs	r1, #60	@ 0x3c
 80156de:	4650      	mov	r0, sl
 80156e0:	f004 f90e 	bl	8019900 <sniprintf>
 80156e4:	4631      	mov	r1, r6
 80156e6:	f8c4 9020 	str.w	r9, [r4, #32]
 80156ea:	2250      	movs	r2, #80	@ 0x50
 80156ec:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80156f0:	f004 fbb3 	bl	8019e5a <memcpy>
 80156f4:	494b      	ldr	r1, [pc, #300]	@ (8015824 <rmw_create_subscription+0x1bc>)
 80156f6:	4638      	mov	r0, r7
 80156f8:	f7f7 fcdc 	bl	800d0b4 <get_message_typesupport_handle>
 80156fc:	2800      	cmp	r0, #0
 80156fe:	f000 8083 	beq.w	8015808 <rmw_create_subscription+0x1a0>
 8015702:	6842      	ldr	r2, [r0, #4]
 8015704:	61a2      	str	r2, [r4, #24]
 8015706:	2a00      	cmp	r2, #0
 8015708:	d07e      	beq.n	8015808 <rmw_create_subscription+0x1a0>
 801570a:	4629      	mov	r1, r5
 801570c:	4633      	mov	r3, r6
 801570e:	4648      	mov	r0, r9
 8015710:	f7ff fc92 	bl	8015038 <create_topic>
 8015714:	61e0      	str	r0, [r4, #28]
 8015716:	2800      	cmp	r0, #0
 8015718:	d07a      	beq.n	8015810 <rmw_create_subscription+0x1a8>
 801571a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801571e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015722:	2104      	movs	r1, #4
 8015724:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 8015728:	1c42      	adds	r2, r0, #1
 801572a:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 801572e:	f7f8 fee1 	bl	800e4f4 <uxr_object_id>
 8015732:	6120      	str	r0, [r4, #16]
 8015734:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8015738:	2506      	movs	r5, #6
 801573a:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 801573e:	9500      	str	r5, [sp, #0]
 8015740:	6819      	ldr	r1, [r3, #0]
 8015742:	6922      	ldr	r2, [r4, #16]
 8015744:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8015748:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801574c:	f7f8 fdd8 	bl	800e300 <uxr_buffer_create_subscriber_bin>
 8015750:	4602      	mov	r2, r0
 8015752:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8015756:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801575a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801575e:	f7f7 fc15 	bl	800cf8c <run_xrce_session>
 8015762:	2800      	cmp	r0, #0
 8015764:	d050      	beq.n	8015808 <rmw_create_subscription+0x1a0>
 8015766:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801576a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801576e:	4629      	mov	r1, r5
 8015770:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 8015774:	1c42      	adds	r2, r0, #1
 8015776:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 801577a:	f7f8 febb 	bl	800e4f4 <uxr_object_id>
 801577e:	af08      	add	r7, sp, #32
 8015780:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015784:	69e3      	ldr	r3, [r4, #28]
 8015786:	6160      	str	r0, [r4, #20]
 8015788:	4631      	mov	r1, r6
 801578a:	4638      	mov	r0, r7
 801578c:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 8015790:	9305      	str	r3, [sp, #20]
 8015792:	f7f7 fc1b 	bl	800cfcc <convert_qos_profile>
 8015796:	9503      	str	r5, [sp, #12]
 8015798:	e897 0003 	ldmia.w	r7, {r0, r1}
 801579c:	9b05      	ldr	r3, [sp, #20]
 801579e:	9001      	str	r0, [sp, #4]
 80157a0:	f8ad 1008 	strh.w	r1, [sp, #8]
 80157a4:	691b      	ldr	r3, [r3, #16]
 80157a6:	9300      	str	r3, [sp, #0]
 80157a8:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80157ac:	f8db 1000 	ldr.w	r1, [fp]
 80157b0:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 80157b4:	f7f8 fe38 	bl	800e428 <uxr_buffer_create_datareader_bin>
 80157b8:	4602      	mov	r2, r0
 80157ba:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80157be:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 80157c2:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80157c6:	f7f7 fbe1 	bl	800cf8c <run_xrce_session>
 80157ca:	b1e8      	cbz	r0, 8015808 <rmw_create_subscription+0x1a0>
 80157cc:	7a33      	ldrb	r3, [r6, #8]
 80157ce:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80157d2:	2b02      	cmp	r3, #2
 80157d4:	bf0c      	ite	eq
 80157d6:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 80157da:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 80157de:	9307      	str	r3, [sp, #28]
 80157e0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80157e4:	2200      	movs	r2, #0
 80157e6:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 80157ea:	ab0a      	add	r3, sp, #40	@ 0x28
 80157ec:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80157f0:	9300      	str	r3, [sp, #0]
 80157f2:	6962      	ldr	r2, [r4, #20]
 80157f4:	9b07      	ldr	r3, [sp, #28]
 80157f6:	6809      	ldr	r1, [r1, #0]
 80157f8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80157fc:	f001 ff40 	bl	8017680 <uxr_buffer_request_data>
 8015800:	4640      	mov	r0, r8
 8015802:	b00d      	add	sp, #52	@ 0x34
 8015804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015808:	69e0      	ldr	r0, [r4, #28]
 801580a:	b108      	cbz	r0, 8015810 <rmw_create_subscription+0x1a8>
 801580c:	f7f7 fab4 	bl	800cd78 <rmw_uxrce_fini_topic_memory>
 8015810:	4640      	mov	r0, r8
 8015812:	f7f7 fa6f 	bl	800ccf4 <rmw_uxrce_fini_subscription_memory>
 8015816:	f04f 0800 	mov.w	r8, #0
 801581a:	e7f1      	b.n	8015800 <rmw_create_subscription+0x198>
 801581c:	2000ed10 	.word	0x2000ed10
 8015820:	0801c6e8 	.word	0x0801c6e8
 8015824:	0801c558 	.word	0x0801c558

08015828 <rmw_subscription_get_actual_qos>:
 8015828:	b508      	push	{r3, lr}
 801582a:	4603      	mov	r3, r0
 801582c:	b140      	cbz	r0, 8015840 <rmw_subscription_get_actual_qos+0x18>
 801582e:	4608      	mov	r0, r1
 8015830:	b131      	cbz	r1, 8015840 <rmw_subscription_get_actual_qos+0x18>
 8015832:	6859      	ldr	r1, [r3, #4]
 8015834:	2250      	movs	r2, #80	@ 0x50
 8015836:	3128      	adds	r1, #40	@ 0x28
 8015838:	f004 fb0f 	bl	8019e5a <memcpy>
 801583c:	2000      	movs	r0, #0
 801583e:	bd08      	pop	{r3, pc}
 8015840:	200b      	movs	r0, #11
 8015842:	bd08      	pop	{r3, pc}

08015844 <rmw_destroy_subscription>:
 8015844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015848:	b128      	cbz	r0, 8015856 <rmw_destroy_subscription+0x12>
 801584a:	4604      	mov	r4, r0
 801584c:	6800      	ldr	r0, [r0, #0]
 801584e:	460d      	mov	r5, r1
 8015850:	f7f7 fc22 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 8015854:	b918      	cbnz	r0, 801585e <rmw_destroy_subscription+0x1a>
 8015856:	2401      	movs	r4, #1
 8015858:	4620      	mov	r0, r4
 801585a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801585e:	6863      	ldr	r3, [r4, #4]
 8015860:	2b00      	cmp	r3, #0
 8015862:	d0f8      	beq.n	8015856 <rmw_destroy_subscription+0x12>
 8015864:	2d00      	cmp	r5, #0
 8015866:	d0f6      	beq.n	8015856 <rmw_destroy_subscription+0x12>
 8015868:	6828      	ldr	r0, [r5, #0]
 801586a:	f7f7 fc15 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 801586e:	2800      	cmp	r0, #0
 8015870:	d0f1      	beq.n	8015856 <rmw_destroy_subscription+0x12>
 8015872:	686c      	ldr	r4, [r5, #4]
 8015874:	2c00      	cmp	r4, #0
 8015876:	d0ee      	beq.n	8015856 <rmw_destroy_subscription+0x12>
 8015878:	6a26      	ldr	r6, [r4, #32]
 801587a:	6962      	ldr	r2, [r4, #20]
 801587c:	6930      	ldr	r0, [r6, #16]
 801587e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8015882:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015886:	6819      	ldr	r1, [r3, #0]
 8015888:	f001 ff32 	bl	80176f0 <uxr_buffer_cancel_data>
 801588c:	4602      	mov	r2, r0
 801588e:	6930      	ldr	r0, [r6, #16]
 8015890:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8015894:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8015898:	f7f7 fb78 	bl	800cf8c <run_xrce_session>
 801589c:	69e0      	ldr	r0, [r4, #28]
 801589e:	f7ff fc1f 	bl	80150e0 <destroy_topic>
 80158a2:	6a23      	ldr	r3, [r4, #32]
 80158a4:	6962      	ldr	r2, [r4, #20]
 80158a6:	6918      	ldr	r0, [r3, #16]
 80158a8:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80158ac:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80158b0:	6819      	ldr	r1, [r3, #0]
 80158b2:	f7f8 fc47 	bl	800e144 <uxr_buffer_delete_entity>
 80158b6:	6a23      	ldr	r3, [r4, #32]
 80158b8:	6922      	ldr	r2, [r4, #16]
 80158ba:	4680      	mov	r8, r0
 80158bc:	6918      	ldr	r0, [r3, #16]
 80158be:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80158c2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80158c6:	6819      	ldr	r1, [r3, #0]
 80158c8:	f7f8 fc3c 	bl	800e144 <uxr_buffer_delete_entity>
 80158cc:	4607      	mov	r7, r0
 80158ce:	6930      	ldr	r0, [r6, #16]
 80158d0:	4642      	mov	r2, r8
 80158d2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80158d6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80158da:	f7f7 fb57 	bl	800cf8c <run_xrce_session>
 80158de:	4604      	mov	r4, r0
 80158e0:	6930      	ldr	r0, [r6, #16]
 80158e2:	463a      	mov	r2, r7
 80158e4:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80158e8:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80158ec:	f7f7 fb4e 	bl	800cf8c <run_xrce_session>
 80158f0:	4004      	ands	r4, r0
 80158f2:	f084 0401 	eor.w	r4, r4, #1
 80158f6:	b2e4      	uxtb	r4, r4
 80158f8:	4628      	mov	r0, r5
 80158fa:	0064      	lsls	r4, r4, #1
 80158fc:	f7f7 f9fa 	bl	800ccf4 <rmw_uxrce_fini_subscription_memory>
 8015900:	e7aa      	b.n	8015858 <rmw_destroy_subscription+0x14>
 8015902:	bf00      	nop

08015904 <rmw_take_with_info>:
 8015904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015906:	4604      	mov	r4, r0
 8015908:	6800      	ldr	r0, [r0, #0]
 801590a:	b089      	sub	sp, #36	@ 0x24
 801590c:	460f      	mov	r7, r1
 801590e:	4615      	mov	r5, r2
 8015910:	b128      	cbz	r0, 801591e <rmw_take_with_info+0x1a>
 8015912:	4b23      	ldr	r3, [pc, #140]	@ (80159a0 <rmw_take_with_info+0x9c>)
 8015914:	6819      	ldr	r1, [r3, #0]
 8015916:	f7ea fc63 	bl	80001e0 <strcmp>
 801591a:	2800      	cmp	r0, #0
 801591c:	d13d      	bne.n	801599a <rmw_take_with_info+0x96>
 801591e:	6864      	ldr	r4, [r4, #4]
 8015920:	b1fd      	cbz	r5, 8015962 <rmw_take_with_info+0x5e>
 8015922:	2300      	movs	r3, #0
 8015924:	702b      	strb	r3, [r5, #0]
 8015926:	f7f7 fab3 	bl	800ce90 <rmw_uxrce_clean_expired_static_input_buffer>
 801592a:	4620      	mov	r0, r4
 801592c:	f7f7 fa88 	bl	800ce40 <rmw_uxrce_find_static_input_buffer_by_owner>
 8015930:	4606      	mov	r6, r0
 8015932:	b1e8      	cbz	r0, 8015970 <rmw_take_with_info+0x6c>
 8015934:	6881      	ldr	r1, [r0, #8]
 8015936:	4668      	mov	r0, sp
 8015938:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801593c:	3110      	adds	r1, #16
 801593e:	f7f5 fc07 	bl	800b150 <ucdr_init_buffer>
 8015942:	69a3      	ldr	r3, [r4, #24]
 8015944:	4639      	mov	r1, r7
 8015946:	68db      	ldr	r3, [r3, #12]
 8015948:	4668      	mov	r0, sp
 801594a:	4798      	blx	r3
 801594c:	4631      	mov	r1, r6
 801594e:	4604      	mov	r4, r0
 8015950:	4814      	ldr	r0, [pc, #80]	@ (80159a4 <rmw_take_with_info+0xa0>)
 8015952:	f7ff f89f 	bl	8014a94 <put_memory>
 8015956:	702c      	strb	r4, [r5, #0]
 8015958:	f084 0001 	eor.w	r0, r4, #1
 801595c:	b2c0      	uxtb	r0, r0
 801595e:	b009      	add	sp, #36	@ 0x24
 8015960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015962:	f7f7 fa95 	bl	800ce90 <rmw_uxrce_clean_expired_static_input_buffer>
 8015966:	4620      	mov	r0, r4
 8015968:	f7f7 fa6a 	bl	800ce40 <rmw_uxrce_find_static_input_buffer_by_owner>
 801596c:	4605      	mov	r5, r0
 801596e:	b910      	cbnz	r0, 8015976 <rmw_take_with_info+0x72>
 8015970:	2001      	movs	r0, #1
 8015972:	b009      	add	sp, #36	@ 0x24
 8015974:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015976:	68a9      	ldr	r1, [r5, #8]
 8015978:	4668      	mov	r0, sp
 801597a:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801597e:	3110      	adds	r1, #16
 8015980:	f7f5 fbe6 	bl	800b150 <ucdr_init_buffer>
 8015984:	69a3      	ldr	r3, [r4, #24]
 8015986:	4639      	mov	r1, r7
 8015988:	68db      	ldr	r3, [r3, #12]
 801598a:	4668      	mov	r0, sp
 801598c:	4798      	blx	r3
 801598e:	4629      	mov	r1, r5
 8015990:	4604      	mov	r4, r0
 8015992:	4804      	ldr	r0, [pc, #16]	@ (80159a4 <rmw_take_with_info+0xa0>)
 8015994:	f7ff f87e 	bl	8014a94 <put_memory>
 8015998:	e7de      	b.n	8015958 <rmw_take_with_info+0x54>
 801599a:	200c      	movs	r0, #12
 801599c:	b009      	add	sp, #36	@ 0x24
 801599e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80159a0:	0801d594 	.word	0x0801d594
 80159a4:	2000e560 	.word	0x2000e560

080159a8 <rmw_uxrce_transport_init>:
 80159a8:	b508      	push	{r3, lr}
 80159aa:	b108      	cbz	r0, 80159b0 <rmw_uxrce_transport_init+0x8>
 80159ac:	f100 0210 	add.w	r2, r0, #16
 80159b0:	b139      	cbz	r1, 80159c2 <rmw_uxrce_transport_init+0x1a>
 80159b2:	6949      	ldr	r1, [r1, #20]
 80159b4:	4610      	mov	r0, r2
 80159b6:	f001 f8fd 	bl	8016bb4 <uxr_init_custom_transport>
 80159ba:	f080 0001 	eor.w	r0, r0, #1
 80159be:	b2c0      	uxtb	r0, r0
 80159c0:	bd08      	pop	{r3, pc}
 80159c2:	4b04      	ldr	r3, [pc, #16]	@ (80159d4 <rmw_uxrce_transport_init+0x2c>)
 80159c4:	4610      	mov	r0, r2
 80159c6:	6859      	ldr	r1, [r3, #4]
 80159c8:	f001 f8f4 	bl	8016bb4 <uxr_init_custom_transport>
 80159cc:	f080 0001 	eor.w	r0, r0, #1
 80159d0:	b2c0      	uxtb	r0, r0
 80159d2:	bd08      	pop	{r3, pc}
 80159d4:	2000c2a0 	.word	0x2000c2a0

080159d8 <rmw_wait>:
 80159d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80159dc:	b089      	sub	sp, #36	@ 0x24
 80159de:	4607      	mov	r7, r0
 80159e0:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 80159e2:	460e      	mov	r6, r1
 80159e4:	4698      	mov	r8, r3
 80159e6:	4691      	mov	r9, r2
 80159e8:	2a00      	cmp	r2, #0
 80159ea:	f000 811e 	beq.w	8015c2a <rmw_wait+0x252>
 80159ee:	2c00      	cmp	r4, #0
 80159f0:	f000 80ef 	beq.w	8015bd2 <rmw_wait+0x1fa>
 80159f4:	4bb5      	ldr	r3, [pc, #724]	@ (8015ccc <rmw_wait+0x2f4>)
 80159f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80159f8:	ad04      	add	r5, sp, #16
 80159fa:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80159fe:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8015a02:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8015a06:	f7fe fe6b 	bl	80146e0 <rmw_time_equal>
 8015a0a:	2800      	cmp	r0, #0
 8015a0c:	f000 811b 	beq.w	8015c46 <rmw_wait+0x26e>
 8015a10:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8015a14:	f7f7 fa3c 	bl	800ce90 <rmw_uxrce_clean_expired_static_input_buffer>
 8015a18:	4bad      	ldr	r3, [pc, #692]	@ (8015cd0 <rmw_wait+0x2f8>)
 8015a1a:	681c      	ldr	r4, [r3, #0]
 8015a1c:	b14c      	cbz	r4, 8015a32 <rmw_wait+0x5a>
 8015a1e:	4623      	mov	r3, r4
 8015a20:	2100      	movs	r1, #0
 8015a22:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 8015a26:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8015a2a:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	d1f7      	bne.n	8015a22 <rmw_wait+0x4a>
 8015a32:	f1b9 0f00 	cmp.w	r9, #0
 8015a36:	d011      	beq.n	8015a5c <rmw_wait+0x84>
 8015a38:	f8d9 1000 	ldr.w	r1, [r9]
 8015a3c:	b171      	cbz	r1, 8015a5c <rmw_wait+0x84>
 8015a3e:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8015a42:	2300      	movs	r3, #0
 8015a44:	2001      	movs	r0, #1
 8015a46:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8015a4a:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8015a4c:	6912      	ldr	r2, [r2, #16]
 8015a4e:	3301      	adds	r3, #1
 8015a50:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8015a54:	4299      	cmp	r1, r3
 8015a56:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8015a5a:	d1f4      	bne.n	8015a46 <rmw_wait+0x6e>
 8015a5c:	f1b8 0f00 	cmp.w	r8, #0
 8015a60:	f000 8109 	beq.w	8015c76 <rmw_wait+0x29e>
 8015a64:	f8d8 1000 	ldr.w	r1, [r8]
 8015a68:	2900      	cmp	r1, #0
 8015a6a:	f000 8116 	beq.w	8015c9a <rmw_wait+0x2c2>
 8015a6e:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8015a72:	2300      	movs	r3, #0
 8015a74:	2001      	movs	r0, #1
 8015a76:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8015a7a:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8015a7c:	6912      	ldr	r2, [r2, #16]
 8015a7e:	3301      	adds	r3, #1
 8015a80:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8015a84:	4299      	cmp	r1, r3
 8015a86:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8015a8a:	d1f4      	bne.n	8015a76 <rmw_wait+0x9e>
 8015a8c:	2f00      	cmp	r7, #0
 8015a8e:	f000 8114 	beq.w	8015cba <rmw_wait+0x2e2>
 8015a92:	6839      	ldr	r1, [r7, #0]
 8015a94:	b171      	cbz	r1, 8015ab4 <rmw_wait+0xdc>
 8015a96:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8015a9a:	2300      	movs	r3, #0
 8015a9c:	2001      	movs	r0, #1
 8015a9e:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8015aa2:	6a12      	ldr	r2, [r2, #32]
 8015aa4:	6912      	ldr	r2, [r2, #16]
 8015aa6:	3301      	adds	r3, #1
 8015aa8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8015aac:	4299      	cmp	r1, r3
 8015aae:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8015ab2:	d1f4      	bne.n	8015a9e <rmw_wait+0xc6>
 8015ab4:	b344      	cbz	r4, 8015b08 <rmw_wait+0x130>
 8015ab6:	4622      	mov	r2, r4
 8015ab8:	2300      	movs	r3, #0
 8015aba:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8015abe:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8015ac2:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8015ac6:	440b      	add	r3, r1
 8015ac8:	b2db      	uxtb	r3, r3
 8015aca:	2a00      	cmp	r2, #0
 8015acc:	d1f5      	bne.n	8015aba <rmw_wait+0xe2>
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	d075      	beq.n	8015bbe <rmw_wait+0x1e6>
 8015ad2:	1c6a      	adds	r2, r5, #1
 8015ad4:	d00d      	beq.n	8015af2 <rmw_wait+0x11a>
 8015ad6:	ee07 5a90 	vmov	s15, r5
 8015ada:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8015ade:	ee07 3a90 	vmov	s15, r3
 8015ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015ae6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8015aea:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8015aee:	ee17 5a90 	vmov	r5, s15
 8015af2:	68a0      	ldr	r0, [r4, #8]
 8015af4:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8015af8:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	f040 808a 	bne.w	8015c16 <rmw_wait+0x23e>
 8015b02:	6864      	ldr	r4, [r4, #4]
 8015b04:	2c00      	cmp	r4, #0
 8015b06:	d1f4      	bne.n	8015af2 <rmw_wait+0x11a>
 8015b08:	f1b9 0f00 	cmp.w	r9, #0
 8015b0c:	f000 80c3 	beq.w	8015c96 <rmw_wait+0x2be>
 8015b10:	f8d9 5000 	ldr.w	r5, [r9]
 8015b14:	b185      	cbz	r5, 8015b38 <rmw_wait+0x160>
 8015b16:	2400      	movs	r4, #0
 8015b18:	4625      	mov	r5, r4
 8015b1a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8015b1e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8015b22:	f7f7 f98d 	bl	800ce40 <rmw_uxrce_find_static_input_buffer_by_owner>
 8015b26:	2800      	cmp	r0, #0
 8015b28:	d06d      	beq.n	8015c06 <rmw_wait+0x22e>
 8015b2a:	f8d9 3000 	ldr.w	r3, [r9]
 8015b2e:	3401      	adds	r4, #1
 8015b30:	42a3      	cmp	r3, r4
 8015b32:	f04f 0501 	mov.w	r5, #1
 8015b36:	d8f0      	bhi.n	8015b1a <rmw_wait+0x142>
 8015b38:	f1b8 0f00 	cmp.w	r8, #0
 8015b3c:	d012      	beq.n	8015b64 <rmw_wait+0x18c>
 8015b3e:	f8d8 1000 	ldr.w	r1, [r8]
 8015b42:	2400      	movs	r4, #0
 8015b44:	b171      	cbz	r1, 8015b64 <rmw_wait+0x18c>
 8015b46:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015b4a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8015b4e:	f7f7 f977 	bl	800ce40 <rmw_uxrce_find_static_input_buffer_by_owner>
 8015b52:	2800      	cmp	r0, #0
 8015b54:	d047      	beq.n	8015be6 <rmw_wait+0x20e>
 8015b56:	f8d8 3000 	ldr.w	r3, [r8]
 8015b5a:	3401      	adds	r4, #1
 8015b5c:	42a3      	cmp	r3, r4
 8015b5e:	f04f 0501 	mov.w	r5, #1
 8015b62:	d8f0      	bhi.n	8015b46 <rmw_wait+0x16e>
 8015b64:	b17f      	cbz	r7, 8015b86 <rmw_wait+0x1ae>
 8015b66:	683b      	ldr	r3, [r7, #0]
 8015b68:	2400      	movs	r4, #0
 8015b6a:	b163      	cbz	r3, 8015b86 <rmw_wait+0x1ae>
 8015b6c:	687b      	ldr	r3, [r7, #4]
 8015b6e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8015b72:	f7f7 f965 	bl	800ce40 <rmw_uxrce_find_static_input_buffer_by_owner>
 8015b76:	2800      	cmp	r0, #0
 8015b78:	d03d      	beq.n	8015bf6 <rmw_wait+0x21e>
 8015b7a:	683b      	ldr	r3, [r7, #0]
 8015b7c:	3401      	adds	r4, #1
 8015b7e:	42a3      	cmp	r3, r4
 8015b80:	f04f 0501 	mov.w	r5, #1
 8015b84:	d8f2      	bhi.n	8015b6c <rmw_wait+0x194>
 8015b86:	b1a6      	cbz	r6, 8015bb2 <rmw_wait+0x1da>
 8015b88:	6834      	ldr	r4, [r6, #0]
 8015b8a:	b194      	cbz	r4, 8015bb2 <rmw_wait+0x1da>
 8015b8c:	2300      	movs	r3, #0
 8015b8e:	461f      	mov	r7, r3
 8015b90:	e004      	b.n	8015b9c <rmw_wait+0x1c4>
 8015b92:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8015b96:	3301      	adds	r3, #1
 8015b98:	429c      	cmp	r4, r3
 8015b9a:	d00a      	beq.n	8015bb2 <rmw_wait+0x1da>
 8015b9c:	6870      	ldr	r0, [r6, #4]
 8015b9e:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8015ba2:	7c0a      	ldrb	r2, [r1, #16]
 8015ba4:	2a00      	cmp	r2, #0
 8015ba6:	d0f4      	beq.n	8015b92 <rmw_wait+0x1ba>
 8015ba8:	3301      	adds	r3, #1
 8015baa:	429c      	cmp	r4, r3
 8015bac:	740f      	strb	r7, [r1, #16]
 8015bae:	4615      	mov	r5, r2
 8015bb0:	d1f4      	bne.n	8015b9c <rmw_wait+0x1c4>
 8015bb2:	f085 0001 	eor.w	r0, r5, #1
 8015bb6:	0040      	lsls	r0, r0, #1
 8015bb8:	b009      	add	sp, #36	@ 0x24
 8015bba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015bbe:	68a0      	ldr	r0, [r4, #8]
 8015bc0:	2100      	movs	r1, #0
 8015bc2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015bc6:	f7f9 f921 	bl	800ee0c <uxr_run_session_timeout>
 8015bca:	6864      	ldr	r4, [r4, #4]
 8015bcc:	2c00      	cmp	r4, #0
 8015bce:	d1f6      	bne.n	8015bbe <rmw_wait+0x1e6>
 8015bd0:	e79a      	b.n	8015b08 <rmw_wait+0x130>
 8015bd2:	f7f7 f95d 	bl	800ce90 <rmw_uxrce_clean_expired_static_input_buffer>
 8015bd6:	4b3e      	ldr	r3, [pc, #248]	@ (8015cd0 <rmw_wait+0x2f8>)
 8015bd8:	681c      	ldr	r4, [r3, #0]
 8015bda:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8015bde:	2c00      	cmp	r4, #0
 8015be0:	f47f af1d 	bne.w	8015a1e <rmw_wait+0x46>
 8015be4:	e728      	b.n	8015a38 <rmw_wait+0x60>
 8015be6:	e9d8 3200 	ldrd	r3, r2, [r8]
 8015bea:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8015bee:	3401      	adds	r4, #1
 8015bf0:	429c      	cmp	r4, r3
 8015bf2:	d3a8      	bcc.n	8015b46 <rmw_wait+0x16e>
 8015bf4:	e7b6      	b.n	8015b64 <rmw_wait+0x18c>
 8015bf6:	e9d7 3200 	ldrd	r3, r2, [r7]
 8015bfa:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8015bfe:	3401      	adds	r4, #1
 8015c00:	42a3      	cmp	r3, r4
 8015c02:	d8b3      	bhi.n	8015b6c <rmw_wait+0x194>
 8015c04:	e7bf      	b.n	8015b86 <rmw_wait+0x1ae>
 8015c06:	e9d9 3200 	ldrd	r3, r2, [r9]
 8015c0a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8015c0e:	3401      	adds	r4, #1
 8015c10:	42a3      	cmp	r3, r4
 8015c12:	d882      	bhi.n	8015b1a <rmw_wait+0x142>
 8015c14:	e790      	b.n	8015b38 <rmw_wait+0x160>
 8015c16:	4629      	mov	r1, r5
 8015c18:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015c1c:	f7f9 f910 	bl	800ee40 <uxr_run_session_until_data>
 8015c20:	6864      	ldr	r4, [r4, #4]
 8015c22:	2c00      	cmp	r4, #0
 8015c24:	f47f af65 	bne.w	8015af2 <rmw_wait+0x11a>
 8015c28:	e76e      	b.n	8015b08 <rmw_wait+0x130>
 8015c2a:	b1f3      	cbz	r3, 8015c6a <rmw_wait+0x292>
 8015c2c:	2c00      	cmp	r4, #0
 8015c2e:	f47f aee1 	bne.w	80159f4 <rmw_wait+0x1c>
 8015c32:	f7f7 f92d 	bl	800ce90 <rmw_uxrce_clean_expired_static_input_buffer>
 8015c36:	4b26      	ldr	r3, [pc, #152]	@ (8015cd0 <rmw_wait+0x2f8>)
 8015c38:	681c      	ldr	r4, [r3, #0]
 8015c3a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8015c3e:	2c00      	cmp	r4, #0
 8015c40:	f47f aeed 	bne.w	8015a1e <rmw_wait+0x46>
 8015c44:	e70a      	b.n	8015a5c <rmw_wait+0x84>
 8015c46:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8015c4a:	f7fe fd9d 	bl	8014788 <rmw_time_total_nsec>
 8015c4e:	4a21      	ldr	r2, [pc, #132]	@ (8015cd4 <rmw_wait+0x2fc>)
 8015c50:	2300      	movs	r3, #0
 8015c52:	f7eb f861 	bl	8000d18 <__aeabi_uldivmod>
 8015c56:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8015c5a:	f171 0100 	sbcs.w	r1, r1, #0
 8015c5e:	4605      	mov	r5, r0
 8015c60:	f6ff aed8 	blt.w	8015a14 <rmw_wait+0x3c>
 8015c64:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8015c68:	e6d4      	b.n	8015a14 <rmw_wait+0x3c>
 8015c6a:	2800      	cmp	r0, #0
 8015c6c:	d1de      	bne.n	8015c2c <rmw_wait+0x254>
 8015c6e:	2900      	cmp	r1, #0
 8015c70:	d1dc      	bne.n	8015c2c <rmw_wait+0x254>
 8015c72:	4608      	mov	r0, r1
 8015c74:	e7a0      	b.n	8015bb8 <rmw_wait+0x1e0>
 8015c76:	2f00      	cmp	r7, #0
 8015c78:	f47f af0b 	bne.w	8015a92 <rmw_wait+0xba>
 8015c7c:	2c00      	cmp	r4, #0
 8015c7e:	f47f af1a 	bne.w	8015ab6 <rmw_wait+0xde>
 8015c82:	f1b9 0f00 	cmp.w	r9, #0
 8015c86:	d027      	beq.n	8015cd8 <rmw_wait+0x300>
 8015c88:	f8d9 3000 	ldr.w	r3, [r9]
 8015c8c:	4625      	mov	r5, r4
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	f47f af41 	bne.w	8015b16 <rmw_wait+0x13e>
 8015c94:	e777      	b.n	8015b86 <rmw_wait+0x1ae>
 8015c96:	464d      	mov	r5, r9
 8015c98:	e74e      	b.n	8015b38 <rmw_wait+0x160>
 8015c9a:	2f00      	cmp	r7, #0
 8015c9c:	f47f aef9 	bne.w	8015a92 <rmw_wait+0xba>
 8015ca0:	2c00      	cmp	r4, #0
 8015ca2:	f47f af08 	bne.w	8015ab6 <rmw_wait+0xde>
 8015ca6:	f1b9 0f00 	cmp.w	r9, #0
 8015caa:	d015      	beq.n	8015cd8 <rmw_wait+0x300>
 8015cac:	f8d9 3000 	ldr.w	r3, [r9]
 8015cb0:	2b00      	cmp	r3, #0
 8015cb2:	f47f af30 	bne.w	8015b16 <rmw_wait+0x13e>
 8015cb6:	2500      	movs	r5, #0
 8015cb8:	e743      	b.n	8015b42 <rmw_wait+0x16a>
 8015cba:	2c00      	cmp	r4, #0
 8015cbc:	f47f aefb 	bne.w	8015ab6 <rmw_wait+0xde>
 8015cc0:	f1b9 0f00 	cmp.w	r9, #0
 8015cc4:	f47f af24 	bne.w	8015b10 <rmw_wait+0x138>
 8015cc8:	e7f5      	b.n	8015cb6 <rmw_wait+0x2de>
 8015cca:	bf00      	nop
 8015ccc:	0801c3c8 	.word	0x0801c3c8
 8015cd0:	20010c00 	.word	0x20010c00
 8015cd4:	000f4240 	.word	0x000f4240
 8015cd8:	464d      	mov	r5, r9
 8015cda:	e754      	b.n	8015b86 <rmw_wait+0x1ae>

08015cdc <rmw_create_wait_set>:
 8015cdc:	b508      	push	{r3, lr}
 8015cde:	4803      	ldr	r0, [pc, #12]	@ (8015cec <rmw_create_wait_set+0x10>)
 8015ce0:	f7fe fec8 	bl	8014a74 <get_memory>
 8015ce4:	b108      	cbz	r0, 8015cea <rmw_create_wait_set+0xe>
 8015ce6:	6880      	ldr	r0, [r0, #8]
 8015ce8:	3010      	adds	r0, #16
 8015cea:	bd08      	pop	{r3, pc}
 8015cec:	2000c3bc 	.word	0x2000c3bc

08015cf0 <rmw_destroy_wait_set>:
 8015cf0:	b508      	push	{r3, lr}
 8015cf2:	4b08      	ldr	r3, [pc, #32]	@ (8015d14 <rmw_destroy_wait_set+0x24>)
 8015cf4:	6819      	ldr	r1, [r3, #0]
 8015cf6:	b911      	cbnz	r1, 8015cfe <rmw_destroy_wait_set+0xe>
 8015cf8:	e00a      	b.n	8015d10 <rmw_destroy_wait_set+0x20>
 8015cfa:	6849      	ldr	r1, [r1, #4]
 8015cfc:	b141      	cbz	r1, 8015d10 <rmw_destroy_wait_set+0x20>
 8015cfe:	688b      	ldr	r3, [r1, #8]
 8015d00:	3310      	adds	r3, #16
 8015d02:	4298      	cmp	r0, r3
 8015d04:	d1f9      	bne.n	8015cfa <rmw_destroy_wait_set+0xa>
 8015d06:	4803      	ldr	r0, [pc, #12]	@ (8015d14 <rmw_destroy_wait_set+0x24>)
 8015d08:	f7fe fec4 	bl	8014a94 <put_memory>
 8015d0c:	2000      	movs	r0, #0
 8015d0e:	bd08      	pop	{r3, pc}
 8015d10:	2001      	movs	r0, #1
 8015d12:	bd08      	pop	{r3, pc}
 8015d14:	2000c3bc 	.word	0x2000c3bc

08015d18 <rosidl_runtime_c__String__init>:
 8015d18:	b1b0      	cbz	r0, 8015d48 <rosidl_runtime_c__String__init+0x30>
 8015d1a:	b510      	push	{r4, lr}
 8015d1c:	b086      	sub	sp, #24
 8015d1e:	4604      	mov	r4, r0
 8015d20:	a801      	add	r0, sp, #4
 8015d22:	f7f6 fbb1 	bl	800c488 <rcutils_get_default_allocator>
 8015d26:	9b01      	ldr	r3, [sp, #4]
 8015d28:	9905      	ldr	r1, [sp, #20]
 8015d2a:	2001      	movs	r0, #1
 8015d2c:	4798      	blx	r3
 8015d2e:	6020      	str	r0, [r4, #0]
 8015d30:	b138      	cbz	r0, 8015d42 <rosidl_runtime_c__String__init+0x2a>
 8015d32:	2200      	movs	r2, #0
 8015d34:	2301      	movs	r3, #1
 8015d36:	7002      	strb	r2, [r0, #0]
 8015d38:	4618      	mov	r0, r3
 8015d3a:	e9c4 2301 	strd	r2, r3, [r4, #4]
 8015d3e:	b006      	add	sp, #24
 8015d40:	bd10      	pop	{r4, pc}
 8015d42:	2000      	movs	r0, #0
 8015d44:	b006      	add	sp, #24
 8015d46:	bd10      	pop	{r4, pc}
 8015d48:	2000      	movs	r0, #0
 8015d4a:	4770      	bx	lr

08015d4c <rosidl_runtime_c__String__fini>:
 8015d4c:	b320      	cbz	r0, 8015d98 <rosidl_runtime_c__String__fini+0x4c>
 8015d4e:	b510      	push	{r4, lr}
 8015d50:	6803      	ldr	r3, [r0, #0]
 8015d52:	b086      	sub	sp, #24
 8015d54:	4604      	mov	r4, r0
 8015d56:	b173      	cbz	r3, 8015d76 <rosidl_runtime_c__String__fini+0x2a>
 8015d58:	6883      	ldr	r3, [r0, #8]
 8015d5a:	b1f3      	cbz	r3, 8015d9a <rosidl_runtime_c__String__fini+0x4e>
 8015d5c:	a801      	add	r0, sp, #4
 8015d5e:	f7f6 fb93 	bl	800c488 <rcutils_get_default_allocator>
 8015d62:	9b02      	ldr	r3, [sp, #8]
 8015d64:	9905      	ldr	r1, [sp, #20]
 8015d66:	6820      	ldr	r0, [r4, #0]
 8015d68:	4798      	blx	r3
 8015d6a:	2300      	movs	r3, #0
 8015d6c:	e9c4 3300 	strd	r3, r3, [r4]
 8015d70:	60a3      	str	r3, [r4, #8]
 8015d72:	b006      	add	sp, #24
 8015d74:	bd10      	pop	{r4, pc}
 8015d76:	6843      	ldr	r3, [r0, #4]
 8015d78:	b9db      	cbnz	r3, 8015db2 <rosidl_runtime_c__String__fini+0x66>
 8015d7a:	6883      	ldr	r3, [r0, #8]
 8015d7c:	2b00      	cmp	r3, #0
 8015d7e:	d0f8      	beq.n	8015d72 <rosidl_runtime_c__String__fini+0x26>
 8015d80:	4b12      	ldr	r3, [pc, #72]	@ (8015dcc <rosidl_runtime_c__String__fini+0x80>)
 8015d82:	4813      	ldr	r0, [pc, #76]	@ (8015dd0 <rosidl_runtime_c__String__fini+0x84>)
 8015d84:	681b      	ldr	r3, [r3, #0]
 8015d86:	2251      	movs	r2, #81	@ 0x51
 8015d88:	68db      	ldr	r3, [r3, #12]
 8015d8a:	2101      	movs	r1, #1
 8015d8c:	f003 fd3a 	bl	8019804 <fwrite>
 8015d90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015d94:	f003 f9f6 	bl	8019184 <exit>
 8015d98:	4770      	bx	lr
 8015d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8015dcc <rosidl_runtime_c__String__fini+0x80>)
 8015d9c:	480d      	ldr	r0, [pc, #52]	@ (8015dd4 <rosidl_runtime_c__String__fini+0x88>)
 8015d9e:	681b      	ldr	r3, [r3, #0]
 8015da0:	224c      	movs	r2, #76	@ 0x4c
 8015da2:	68db      	ldr	r3, [r3, #12]
 8015da4:	2101      	movs	r1, #1
 8015da6:	f003 fd2d 	bl	8019804 <fwrite>
 8015daa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015dae:	f003 f9e9 	bl	8019184 <exit>
 8015db2:	4b06      	ldr	r3, [pc, #24]	@ (8015dcc <rosidl_runtime_c__String__fini+0x80>)
 8015db4:	4808      	ldr	r0, [pc, #32]	@ (8015dd8 <rosidl_runtime_c__String__fini+0x8c>)
 8015db6:	681b      	ldr	r3, [r3, #0]
 8015db8:	224e      	movs	r2, #78	@ 0x4e
 8015dba:	68db      	ldr	r3, [r3, #12]
 8015dbc:	2101      	movs	r1, #1
 8015dbe:	f003 fd21 	bl	8019804 <fwrite>
 8015dc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015dc6:	f003 f9dd 	bl	8019184 <exit>
 8015dca:	bf00      	nop
 8015dcc:	20002e38 	.word	0x20002e38
 8015dd0:	0801cce0 	.word	0x0801cce0
 8015dd4:	0801cc40 	.word	0x0801cc40
 8015dd8:	0801cc90 	.word	0x0801cc90

08015ddc <std_msgs__msg__Header__get_type_hash>:
 8015ddc:	4800      	ldr	r0, [pc, #0]	@ (8015de0 <std_msgs__msg__Header__get_type_hash+0x4>)
 8015dde:	4770      	bx	lr
 8015de0:	200011cc 	.word	0x200011cc

08015de4 <std_msgs__msg__Header__get_type_description>:
 8015de4:	b510      	push	{r4, lr}
 8015de6:	4c08      	ldr	r4, [pc, #32]	@ (8015e08 <std_msgs__msg__Header__get_type_description+0x24>)
 8015de8:	7820      	ldrb	r0, [r4, #0]
 8015dea:	b108      	cbz	r0, 8015df0 <std_msgs__msg__Header__get_type_description+0xc>
 8015dec:	4807      	ldr	r0, [pc, #28]	@ (8015e0c <std_msgs__msg__Header__get_type_description+0x28>)
 8015dee:	bd10      	pop	{r4, pc}
 8015df0:	f000 f93c 	bl	801606c <builtin_interfaces__msg__Time__get_type_description>
 8015df4:	300c      	adds	r0, #12
 8015df6:	c807      	ldmia	r0, {r0, r1, r2}
 8015df8:	4b05      	ldr	r3, [pc, #20]	@ (8015e10 <std_msgs__msg__Header__get_type_description+0x2c>)
 8015dfa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015dfe:	2301      	movs	r3, #1
 8015e00:	4802      	ldr	r0, [pc, #8]	@ (8015e0c <std_msgs__msg__Header__get_type_description+0x28>)
 8015e02:	7023      	strb	r3, [r4, #0]
 8015e04:	bd10      	pop	{r4, pc}
 8015e06:	bf00      	nop
 8015e08:	20010f31 	.word	0x20010f31
 8015e0c:	0801d5c8 	.word	0x0801d5c8
 8015e10:	20001344 	.word	0x20001344

08015e14 <std_msgs__msg__Header__get_individual_type_description_source>:
 8015e14:	4800      	ldr	r0, [pc, #0]	@ (8015e18 <std_msgs__msg__Header__get_individual_type_description_source+0x4>)
 8015e16:	4770      	bx	lr
 8015e18:	0801d5a4 	.word	0x0801d5a4

08015e1c <std_msgs__msg__Header__get_type_description_sources>:
 8015e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e1e:	4e0f      	ldr	r6, [pc, #60]	@ (8015e5c <std_msgs__msg__Header__get_type_description_sources+0x40>)
 8015e20:	7837      	ldrb	r7, [r6, #0]
 8015e22:	b10f      	cbz	r7, 8015e28 <std_msgs__msg__Header__get_type_description_sources+0xc>
 8015e24:	480e      	ldr	r0, [pc, #56]	@ (8015e60 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8015e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015e28:	4d0e      	ldr	r5, [pc, #56]	@ (8015e64 <std_msgs__msg__Header__get_type_description_sources+0x48>)
 8015e2a:	4c0f      	ldr	r4, [pc, #60]	@ (8015e68 <std_msgs__msg__Header__get_type_description_sources+0x4c>)
 8015e2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015e2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015e32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e34:	682b      	ldr	r3, [r5, #0]
 8015e36:	f844 3b04 	str.w	r3, [r4], #4
 8015e3a:	4638      	mov	r0, r7
 8015e3c:	f000 f922 	bl	8016084 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8015e40:	2301      	movs	r3, #1
 8015e42:	4684      	mov	ip, r0
 8015e44:	7033      	strb	r3, [r6, #0]
 8015e46:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015e4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e4c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015e50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e52:	f8dc 3000 	ldr.w	r3, [ip]
 8015e56:	4802      	ldr	r0, [pc, #8]	@ (8015e60 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8015e58:	6023      	str	r3, [r4, #0]
 8015e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015e5c:	20010f30 	.word	0x20010f30
 8015e60:	0801d598 	.word	0x0801d598
 8015e64:	0801d5a4 	.word	0x0801d5a4
 8015e68:	20010ee8 	.word	0x20010ee8

08015e6c <std_msgs__msg__Header__init>:
 8015e6c:	b1d8      	cbz	r0, 8015ea6 <std_msgs__msg__Header__init+0x3a>
 8015e6e:	b538      	push	{r3, r4, r5, lr}
 8015e70:	4604      	mov	r4, r0
 8015e72:	f000 f927 	bl	80160c4 <builtin_interfaces__msg__Time__init>
 8015e76:	b130      	cbz	r0, 8015e86 <std_msgs__msg__Header__init+0x1a>
 8015e78:	f104 0508 	add.w	r5, r4, #8
 8015e7c:	4628      	mov	r0, r5
 8015e7e:	f7ff ff4b 	bl	8015d18 <rosidl_runtime_c__String__init>
 8015e82:	b148      	cbz	r0, 8015e98 <std_msgs__msg__Header__init+0x2c>
 8015e84:	bd38      	pop	{r3, r4, r5, pc}
 8015e86:	4620      	mov	r0, r4
 8015e88:	f000 f920 	bl	80160cc <builtin_interfaces__msg__Time__fini>
 8015e8c:	f104 0008 	add.w	r0, r4, #8
 8015e90:	f7ff ff5c 	bl	8015d4c <rosidl_runtime_c__String__fini>
 8015e94:	2000      	movs	r0, #0
 8015e96:	bd38      	pop	{r3, r4, r5, pc}
 8015e98:	4620      	mov	r0, r4
 8015e9a:	f000 f917 	bl	80160cc <builtin_interfaces__msg__Time__fini>
 8015e9e:	4628      	mov	r0, r5
 8015ea0:	f7ff ff54 	bl	8015d4c <rosidl_runtime_c__String__fini>
 8015ea4:	e7f6      	b.n	8015e94 <std_msgs__msg__Header__init+0x28>
 8015ea6:	2000      	movs	r0, #0
 8015ea8:	4770      	bx	lr
 8015eaa:	bf00      	nop

08015eac <std_msgs__msg__Header__fini>:
 8015eac:	b148      	cbz	r0, 8015ec2 <std_msgs__msg__Header__fini+0x16>
 8015eae:	b510      	push	{r4, lr}
 8015eb0:	4604      	mov	r4, r0
 8015eb2:	f000 f90b 	bl	80160cc <builtin_interfaces__msg__Time__fini>
 8015eb6:	f104 0008 	add.w	r0, r4, #8
 8015eba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015ebe:	f7ff bf45 	b.w	8015d4c <rosidl_runtime_c__String__fini>
 8015ec2:	4770      	bx	lr

08015ec4 <tf2_msgs__msg__TFMessage__get_type_hash>:
 8015ec4:	4800      	ldr	r0, [pc, #0]	@ (8015ec8 <tf2_msgs__msg__TFMessage__get_type_hash+0x4>)
 8015ec6:	4770      	bx	lr
 8015ec8:	20001424 	.word	0x20001424

08015ecc <tf2_msgs__msg__TFMessage__get_type_description>:
 8015ecc:	b570      	push	{r4, r5, r6, lr}
 8015ece:	4e1e      	ldr	r6, [pc, #120]	@ (8015f48 <tf2_msgs__msg__TFMessage__get_type_description+0x7c>)
 8015ed0:	7835      	ldrb	r5, [r6, #0]
 8015ed2:	b10d      	cbz	r5, 8015ed8 <tf2_msgs__msg__TFMessage__get_type_description+0xc>
 8015ed4:	481d      	ldr	r0, [pc, #116]	@ (8015f4c <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8015ed6:	bd70      	pop	{r4, r5, r6, pc}
 8015ed8:	4628      	mov	r0, r5
 8015eda:	f000 f8c7 	bl	801606c <builtin_interfaces__msg__Time__get_type_description>
 8015ede:	300c      	adds	r0, #12
 8015ee0:	c807      	ldmia	r0, {r0, r1, r2}
 8015ee2:	4c1b      	ldr	r4, [pc, #108]	@ (8015f50 <tf2_msgs__msg__TFMessage__get_type_description+0x84>)
 8015ee4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015ee8:	4628      	mov	r0, r5
 8015eea:	f000 fa0f 	bl	801630c <geometry_msgs__msg__Quaternion__get_type_description>
 8015eee:	300c      	adds	r0, #12
 8015ef0:	c807      	ldmia	r0, {r0, r1, r2}
 8015ef2:	f104 0318 	add.w	r3, r4, #24
 8015ef6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015efa:	4628      	mov	r0, r5
 8015efc:	f000 fa36 	bl	801636c <geometry_msgs__msg__Transform__get_type_description>
 8015f00:	300c      	adds	r0, #12
 8015f02:	c807      	ldmia	r0, {r0, r1, r2}
 8015f04:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8015f08:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015f0c:	4628      	mov	r0, r5
 8015f0e:	f000 fab9 	bl	8016484 <geometry_msgs__msg__TransformStamped__get_type_description>
 8015f12:	300c      	adds	r0, #12
 8015f14:	c807      	ldmia	r0, {r0, r1, r2}
 8015f16:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8015f1a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015f1e:	4628      	mov	r0, r5
 8015f20:	f7f7 fca4 	bl	800d86c <geometry_msgs__msg__Vector3__get_type_description>
 8015f24:	300c      	adds	r0, #12
 8015f26:	c807      	ldmia	r0, {r0, r1, r2}
 8015f28:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8015f2c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015f30:	4628      	mov	r0, r5
 8015f32:	f7ff ff57 	bl	8015de4 <std_msgs__msg__Header__get_type_description>
 8015f36:	300c      	adds	r0, #12
 8015f38:	c807      	ldmia	r0, {r0, r1, r2}
 8015f3a:	3478      	adds	r4, #120	@ 0x78
 8015f3c:	2301      	movs	r3, #1
 8015f3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015f42:	7033      	strb	r3, [r6, #0]
 8015f44:	4801      	ldr	r0, [pc, #4]	@ (8015f4c <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8015f46:	bd70      	pop	{r4, r5, r6, pc}
 8015f48:	20011031 	.word	0x20011031
 8015f4c:	0801d61c 	.word	0x0801d61c
 8015f50:	20001484 	.word	0x20001484

08015f54 <tf2_msgs__msg__TFMessage__get_type_description_sources>:
 8015f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f56:	4d35      	ldr	r5, [pc, #212]	@ (801602c <tf2_msgs__msg__TFMessage__get_type_description_sources+0xd8>)
 8015f58:	782e      	ldrb	r6, [r5, #0]
 8015f5a:	b10e      	cbz	r6, 8015f60 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xc>
 8015f5c:	4834      	ldr	r0, [pc, #208]	@ (8016030 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8015f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015f60:	4f34      	ldr	r7, [pc, #208]	@ (8016034 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe0>)
 8015f62:	4c35      	ldr	r4, [pc, #212]	@ (8016038 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe4>)
 8015f64:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8015f66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015f68:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8015f6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015f6c:	683b      	ldr	r3, [r7, #0]
 8015f6e:	4627      	mov	r7, r4
 8015f70:	4630      	mov	r0, r6
 8015f72:	f847 3b04 	str.w	r3, [r7], #4
 8015f76:	f000 f885 	bl	8016084 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8015f7a:	4684      	mov	ip, r0
 8015f7c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015f80:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015f82:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015f86:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015f88:	4630      	mov	r0, r6
 8015f8a:	f8dc 3000 	ldr.w	r3, [ip]
 8015f8e:	603b      	str	r3, [r7, #0]
 8015f90:	f000 f9c8 	bl	8016324 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8015f94:	4684      	mov	ip, r0
 8015f96:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015f9a:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8015f9e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015fa0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015fa4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015fa6:	4630      	mov	r0, r6
 8015fa8:	f8dc 3000 	ldr.w	r3, [ip]
 8015fac:	603b      	str	r3, [r7, #0]
 8015fae:	f000 f9fd 	bl	80163ac <geometry_msgs__msg__Transform__get_individual_type_description_source>
 8015fb2:	4684      	mov	ip, r0
 8015fb4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015fb8:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8015fbc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015fbe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015fc2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015fc4:	4630      	mov	r0, r6
 8015fc6:	f8dc 3000 	ldr.w	r3, [ip]
 8015fca:	603b      	str	r3, [r7, #0]
 8015fcc:	f000 fa96 	bl	80164fc <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>
 8015fd0:	4684      	mov	ip, r0
 8015fd2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015fd6:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8015fda:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015fdc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015fe0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015fe2:	4630      	mov	r0, r6
 8015fe4:	f8dc 3000 	ldr.w	r3, [ip]
 8015fe8:	603b      	str	r3, [r7, #0]
 8015fea:	f7f7 fc4b 	bl	800d884 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8015fee:	4684      	mov	ip, r0
 8015ff0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015ff4:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8015ff8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015ffa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015ffe:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016000:	4630      	mov	r0, r6
 8016002:	f8dc 3000 	ldr.w	r3, [ip]
 8016006:	603b      	str	r3, [r7, #0]
 8016008:	f7ff ff04 	bl	8015e14 <std_msgs__msg__Header__get_individual_type_description_source>
 801600c:	2301      	movs	r3, #1
 801600e:	4684      	mov	ip, r0
 8016010:	702b      	strb	r3, [r5, #0]
 8016012:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016016:	34b8      	adds	r4, #184	@ 0xb8
 8016018:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801601a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801601e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016020:	f8dc 3000 	ldr.w	r3, [ip]
 8016024:	4802      	ldr	r0, [pc, #8]	@ (8016030 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8016026:	6023      	str	r3, [r4, #0]
 8016028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801602a:	bf00      	nop
 801602c:	20011030 	.word	0x20011030
 8016030:	0801d5ec 	.word	0x0801d5ec
 8016034:	0801d5f8 	.word	0x0801d5f8
 8016038:	20010f34 	.word	0x20010f34

0801603c <tf2_msgs__msg__TFMessage__init>:
 801603c:	b158      	cbz	r0, 8016056 <tf2_msgs__msg__TFMessage__init+0x1a>
 801603e:	b510      	push	{r4, lr}
 8016040:	2100      	movs	r1, #0
 8016042:	4604      	mov	r4, r0
 8016044:	f7f7 faf2 	bl	800d62c <geometry_msgs__msg__TransformStamped__Sequence__init>
 8016048:	b100      	cbz	r0, 801604c <tf2_msgs__msg__TFMessage__init+0x10>
 801604a:	bd10      	pop	{r4, pc}
 801604c:	4620      	mov	r0, r4
 801604e:	f7f7 fb65 	bl	800d71c <geometry_msgs__msg__TransformStamped__Sequence__fini>
 8016052:	2000      	movs	r0, #0
 8016054:	bd10      	pop	{r4, pc}
 8016056:	2000      	movs	r0, #0
 8016058:	4770      	bx	lr
 801605a:	bf00      	nop

0801605c <tf2_msgs__msg__TFMessage__fini>:
 801605c:	b108      	cbz	r0, 8016062 <tf2_msgs__msg__TFMessage__fini+0x6>
 801605e:	f7f7 bb5d 	b.w	800d71c <geometry_msgs__msg__TransformStamped__Sequence__fini>
 8016062:	4770      	bx	lr

08016064 <builtin_interfaces__msg__Time__get_type_hash>:
 8016064:	4800      	ldr	r0, [pc, #0]	@ (8016068 <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 8016066:	4770      	bx	lr
 8016068:	20001620 	.word	0x20001620

0801606c <builtin_interfaces__msg__Time__get_type_description>:
 801606c:	4b03      	ldr	r3, [pc, #12]	@ (801607c <builtin_interfaces__msg__Time__get_type_description+0x10>)
 801606e:	781a      	ldrb	r2, [r3, #0]
 8016070:	b90a      	cbnz	r2, 8016076 <builtin_interfaces__msg__Time__get_type_description+0xa>
 8016072:	2201      	movs	r2, #1
 8016074:	701a      	strb	r2, [r3, #0]
 8016076:	4802      	ldr	r0, [pc, #8]	@ (8016080 <builtin_interfaces__msg__Time__get_type_description+0x14>)
 8016078:	4770      	bx	lr
 801607a:	bf00      	nop
 801607c:	20011059 	.word	0x20011059
 8016080:	0801d670 	.word	0x0801d670

08016084 <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 8016084:	4800      	ldr	r0, [pc, #0]	@ (8016088 <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 8016086:	4770      	bx	lr
 8016088:	0801d64c 	.word	0x0801d64c

0801608c <builtin_interfaces__msg__Time__get_type_description_sources>:
 801608c:	4b09      	ldr	r3, [pc, #36]	@ (80160b4 <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 801608e:	781a      	ldrb	r2, [r3, #0]
 8016090:	b96a      	cbnz	r2, 80160ae <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 8016092:	b430      	push	{r4, r5}
 8016094:	4d08      	ldr	r5, [pc, #32]	@ (80160b8 <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 8016096:	4c09      	ldr	r4, [pc, #36]	@ (80160bc <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 8016098:	2201      	movs	r2, #1
 801609a:	701a      	strb	r2, [r3, #0]
 801609c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801609e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80160a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80160a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80160a4:	682b      	ldr	r3, [r5, #0]
 80160a6:	4806      	ldr	r0, [pc, #24]	@ (80160c0 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 80160a8:	6023      	str	r3, [r4, #0]
 80160aa:	bc30      	pop	{r4, r5}
 80160ac:	4770      	bx	lr
 80160ae:	4804      	ldr	r0, [pc, #16]	@ (80160c0 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 80160b0:	4770      	bx	lr
 80160b2:	bf00      	nop
 80160b4:	20011058 	.word	0x20011058
 80160b8:	0801d64c 	.word	0x0801d64c
 80160bc:	20011034 	.word	0x20011034
 80160c0:	0801d640 	.word	0x0801d640

080160c4 <builtin_interfaces__msg__Time__init>:
 80160c4:	3800      	subs	r0, #0
 80160c6:	bf18      	it	ne
 80160c8:	2001      	movne	r0, #1
 80160ca:	4770      	bx	lr

080160cc <builtin_interfaces__msg__Time__fini>:
 80160cc:	4770      	bx	lr
 80160ce:	bf00      	nop

080160d0 <geometry_msgs__msg__Point__get_type_hash>:
 80160d0:	4800      	ldr	r0, [pc, #0]	@ (80160d4 <geometry_msgs__msg__Point__get_type_hash+0x4>)
 80160d2:	4770      	bx	lr
 80160d4:	200018a8 	.word	0x200018a8

080160d8 <geometry_msgs__msg__Point__get_type_description>:
 80160d8:	4b03      	ldr	r3, [pc, #12]	@ (80160e8 <geometry_msgs__msg__Point__get_type_description+0x10>)
 80160da:	781a      	ldrb	r2, [r3, #0]
 80160dc:	b90a      	cbnz	r2, 80160e2 <geometry_msgs__msg__Point__get_type_description+0xa>
 80160de:	2201      	movs	r2, #1
 80160e0:	701a      	strb	r2, [r3, #0]
 80160e2:	4802      	ldr	r0, [pc, #8]	@ (80160ec <geometry_msgs__msg__Point__get_type_description+0x14>)
 80160e4:	4770      	bx	lr
 80160e6:	bf00      	nop
 80160e8:	20011081 	.word	0x20011081
 80160ec:	0801d6c4 	.word	0x0801d6c4

080160f0 <geometry_msgs__msg__Point__get_individual_type_description_source>:
 80160f0:	4800      	ldr	r0, [pc, #0]	@ (80160f4 <geometry_msgs__msg__Point__get_individual_type_description_source+0x4>)
 80160f2:	4770      	bx	lr
 80160f4:	0801d6a0 	.word	0x0801d6a0

080160f8 <geometry_msgs__msg__Point__get_type_description_sources>:
 80160f8:	4b09      	ldr	r3, [pc, #36]	@ (8016120 <geometry_msgs__msg__Point__get_type_description_sources+0x28>)
 80160fa:	781a      	ldrb	r2, [r3, #0]
 80160fc:	b96a      	cbnz	r2, 801611a <geometry_msgs__msg__Point__get_type_description_sources+0x22>
 80160fe:	b430      	push	{r4, r5}
 8016100:	4d08      	ldr	r5, [pc, #32]	@ (8016124 <geometry_msgs__msg__Point__get_type_description_sources+0x2c>)
 8016102:	4c09      	ldr	r4, [pc, #36]	@ (8016128 <geometry_msgs__msg__Point__get_type_description_sources+0x30>)
 8016104:	2201      	movs	r2, #1
 8016106:	701a      	strb	r2, [r3, #0]
 8016108:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801610a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801610c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801610e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016110:	682b      	ldr	r3, [r5, #0]
 8016112:	4806      	ldr	r0, [pc, #24]	@ (801612c <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 8016114:	6023      	str	r3, [r4, #0]
 8016116:	bc30      	pop	{r4, r5}
 8016118:	4770      	bx	lr
 801611a:	4804      	ldr	r0, [pc, #16]	@ (801612c <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 801611c:	4770      	bx	lr
 801611e:	bf00      	nop
 8016120:	20011080 	.word	0x20011080
 8016124:	0801d6a0 	.word	0x0801d6a0
 8016128:	2001105c 	.word	0x2001105c
 801612c:	0801d694 	.word	0x0801d694

08016130 <geometry_msgs__msg__Pose__get_type_hash>:
 8016130:	4800      	ldr	r0, [pc, #0]	@ (8016134 <geometry_msgs__msg__Pose__get_type_hash+0x4>)
 8016132:	4770      	bx	lr
 8016134:	20001a24 	.word	0x20001a24

08016138 <geometry_msgs__msg__Pose__get_type_description>:
 8016138:	b570      	push	{r4, r5, r6, lr}
 801613a:	4e0c      	ldr	r6, [pc, #48]	@ (801616c <geometry_msgs__msg__Pose__get_type_description+0x34>)
 801613c:	7835      	ldrb	r5, [r6, #0]
 801613e:	b10d      	cbz	r5, 8016144 <geometry_msgs__msg__Pose__get_type_description+0xc>
 8016140:	480b      	ldr	r0, [pc, #44]	@ (8016170 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 8016142:	bd70      	pop	{r4, r5, r6, pc}
 8016144:	4628      	mov	r0, r5
 8016146:	f7ff ffc7 	bl	80160d8 <geometry_msgs__msg__Point__get_type_description>
 801614a:	300c      	adds	r0, #12
 801614c:	c807      	ldmia	r0, {r0, r1, r2}
 801614e:	4c09      	ldr	r4, [pc, #36]	@ (8016174 <geometry_msgs__msg__Pose__get_type_description+0x3c>)
 8016150:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016154:	4628      	mov	r0, r5
 8016156:	f000 f8d9 	bl	801630c <geometry_msgs__msg__Quaternion__get_type_description>
 801615a:	300c      	adds	r0, #12
 801615c:	c807      	ldmia	r0, {r0, r1, r2}
 801615e:	3418      	adds	r4, #24
 8016160:	2301      	movs	r3, #1
 8016162:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016166:	7033      	strb	r3, [r6, #0]
 8016168:	4801      	ldr	r0, [pc, #4]	@ (8016170 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 801616a:	bd70      	pop	{r4, r5, r6, pc}
 801616c:	200110f1 	.word	0x200110f1
 8016170:	0801d718 	.word	0x0801d718
 8016174:	20001ad0 	.word	0x20001ad0

08016178 <geometry_msgs__msg__Pose__get_individual_type_description_source>:
 8016178:	4800      	ldr	r0, [pc, #0]	@ (801617c <geometry_msgs__msg__Pose__get_individual_type_description_source+0x4>)
 801617a:	4770      	bx	lr
 801617c:	0801d6f4 	.word	0x0801d6f4

08016180 <geometry_msgs__msg__Pose__get_type_description_sources>:
 8016180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016182:	4e17      	ldr	r6, [pc, #92]	@ (80161e0 <geometry_msgs__msg__Pose__get_type_description_sources+0x60>)
 8016184:	7837      	ldrb	r7, [r6, #0]
 8016186:	b10f      	cbz	r7, 801618c <geometry_msgs__msg__Pose__get_type_description_sources+0xc>
 8016188:	4816      	ldr	r0, [pc, #88]	@ (80161e4 <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 801618a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801618c:	4d16      	ldr	r5, [pc, #88]	@ (80161e8 <geometry_msgs__msg__Pose__get_type_description_sources+0x68>)
 801618e:	4c17      	ldr	r4, [pc, #92]	@ (80161ec <geometry_msgs__msg__Pose__get_type_description_sources+0x6c>)
 8016190:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016192:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016198:	682b      	ldr	r3, [r5, #0]
 801619a:	4625      	mov	r5, r4
 801619c:	4638      	mov	r0, r7
 801619e:	f845 3b04 	str.w	r3, [r5], #4
 80161a2:	f7ff ffa5 	bl	80160f0 <geometry_msgs__msg__Point__get_individual_type_description_source>
 80161a6:	4684      	mov	ip, r0
 80161a8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80161ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80161ae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80161b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80161b4:	4638      	mov	r0, r7
 80161b6:	f8dc 3000 	ldr.w	r3, [ip]
 80161ba:	602b      	str	r3, [r5, #0]
 80161bc:	f000 f8b2 	bl	8016324 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80161c0:	2301      	movs	r3, #1
 80161c2:	4684      	mov	ip, r0
 80161c4:	7033      	strb	r3, [r6, #0]
 80161c6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80161ca:	3428      	adds	r4, #40	@ 0x28
 80161cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80161ce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80161d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80161d4:	f8dc 3000 	ldr.w	r3, [ip]
 80161d8:	4802      	ldr	r0, [pc, #8]	@ (80161e4 <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 80161da:	6023      	str	r3, [r4, #0]
 80161dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80161de:	bf00      	nop
 80161e0:	200110f0 	.word	0x200110f0
 80161e4:	0801d6e8 	.word	0x0801d6e8
 80161e8:	0801d6f4 	.word	0x0801d6f4
 80161ec:	20011084 	.word	0x20011084

080161f0 <geometry_msgs__msg__PoseWithCovariance__get_type_hash>:
 80161f0:	4800      	ldr	r0, [pc, #0]	@ (80161f4 <geometry_msgs__msg__PoseWithCovariance__get_type_hash+0x4>)
 80161f2:	4770      	bx	lr
 80161f4:	20001bf0 	.word	0x20001bf0

080161f8 <geometry_msgs__msg__PoseWithCovariance__get_type_description>:
 80161f8:	b570      	push	{r4, r5, r6, lr}
 80161fa:	4e11      	ldr	r6, [pc, #68]	@ (8016240 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x48>)
 80161fc:	7835      	ldrb	r5, [r6, #0]
 80161fe:	b10d      	cbz	r5, 8016204 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0xc>
 8016200:	4810      	ldr	r0, [pc, #64]	@ (8016244 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 8016202:	bd70      	pop	{r4, r5, r6, pc}
 8016204:	4628      	mov	r0, r5
 8016206:	f7ff ff67 	bl	80160d8 <geometry_msgs__msg__Point__get_type_description>
 801620a:	300c      	adds	r0, #12
 801620c:	c807      	ldmia	r0, {r0, r1, r2}
 801620e:	4c0e      	ldr	r4, [pc, #56]	@ (8016248 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x50>)
 8016210:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016214:	4628      	mov	r0, r5
 8016216:	f7ff ff8f 	bl	8016138 <geometry_msgs__msg__Pose__get_type_description>
 801621a:	300c      	adds	r0, #12
 801621c:	c807      	ldmia	r0, {r0, r1, r2}
 801621e:	f104 0318 	add.w	r3, r4, #24
 8016222:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016226:	4628      	mov	r0, r5
 8016228:	f000 f870 	bl	801630c <geometry_msgs__msg__Quaternion__get_type_description>
 801622c:	300c      	adds	r0, #12
 801622e:	c807      	ldmia	r0, {r0, r1, r2}
 8016230:	3430      	adds	r4, #48	@ 0x30
 8016232:	2301      	movs	r3, #1
 8016234:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016238:	7033      	strb	r3, [r6, #0]
 801623a:	4802      	ldr	r0, [pc, #8]	@ (8016244 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 801623c:	bd70      	pop	{r4, r5, r6, pc}
 801623e:	bf00      	nop
 8016240:	20011185 	.word	0x20011185
 8016244:	0801d76c 	.word	0x0801d76c
 8016248:	20001d68 	.word	0x20001d68

0801624c <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>:
 801624c:	4800      	ldr	r0, [pc, #0]	@ (8016250 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source+0x4>)
 801624e:	4770      	bx	lr
 8016250:	0801d748 	.word	0x0801d748

08016254 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources>:
 8016254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016256:	4e1e      	ldr	r6, [pc, #120]	@ (80162d0 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x7c>)
 8016258:	7837      	ldrb	r7, [r6, #0]
 801625a:	b10f      	cbz	r7, 8016260 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0xc>
 801625c:	481d      	ldr	r0, [pc, #116]	@ (80162d4 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 801625e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016260:	4d1d      	ldr	r5, [pc, #116]	@ (80162d8 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x84>)
 8016262:	4c1e      	ldr	r4, [pc, #120]	@ (80162dc <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x88>)
 8016264:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016266:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016268:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801626a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801626c:	682b      	ldr	r3, [r5, #0]
 801626e:	4625      	mov	r5, r4
 8016270:	4638      	mov	r0, r7
 8016272:	f845 3b04 	str.w	r3, [r5], #4
 8016276:	f7ff ff3b 	bl	80160f0 <geometry_msgs__msg__Point__get_individual_type_description_source>
 801627a:	4684      	mov	ip, r0
 801627c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016280:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016282:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016286:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016288:	4638      	mov	r0, r7
 801628a:	f8dc 3000 	ldr.w	r3, [ip]
 801628e:	602b      	str	r3, [r5, #0]
 8016290:	f7ff ff72 	bl	8016178 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8016294:	4684      	mov	ip, r0
 8016296:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801629a:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 801629e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80162a0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80162a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80162a6:	4638      	mov	r0, r7
 80162a8:	f8dc 3000 	ldr.w	r3, [ip]
 80162ac:	602b      	str	r3, [r5, #0]
 80162ae:	f000 f839 	bl	8016324 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80162b2:	2301      	movs	r3, #1
 80162b4:	4684      	mov	ip, r0
 80162b6:	7033      	strb	r3, [r6, #0]
 80162b8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80162bc:	344c      	adds	r4, #76	@ 0x4c
 80162be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80162c0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80162c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80162c6:	f8dc 3000 	ldr.w	r3, [ip]
 80162ca:	4802      	ldr	r0, [pc, #8]	@ (80162d4 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 80162cc:	6023      	str	r3, [r4, #0]
 80162ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80162d0:	20011184 	.word	0x20011184
 80162d4:	0801d73c 	.word	0x0801d73c
 80162d8:	0801d748 	.word	0x0801d748
 80162dc:	200110f4 	.word	0x200110f4

080162e0 <geometry_msgs__msg__PoseWithCovariance__init>:
 80162e0:	b150      	cbz	r0, 80162f8 <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 80162e2:	b510      	push	{r4, lr}
 80162e4:	4604      	mov	r4, r0
 80162e6:	f002 fe47 	bl	8018f78 <geometry_msgs__msg__Pose__init>
 80162ea:	b100      	cbz	r0, 80162ee <geometry_msgs__msg__PoseWithCovariance__init+0xe>
 80162ec:	bd10      	pop	{r4, pc}
 80162ee:	4620      	mov	r0, r4
 80162f0:	f002 fe62 	bl	8018fb8 <geometry_msgs__msg__Pose__fini>
 80162f4:	2000      	movs	r0, #0
 80162f6:	bd10      	pop	{r4, pc}
 80162f8:	2000      	movs	r0, #0
 80162fa:	4770      	bx	lr

080162fc <geometry_msgs__msg__PoseWithCovariance__fini>:
 80162fc:	b108      	cbz	r0, 8016302 <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 80162fe:	f002 be5b 	b.w	8018fb8 <geometry_msgs__msg__Pose__fini>
 8016302:	4770      	bx	lr

08016304 <geometry_msgs__msg__Quaternion__get_type_hash>:
 8016304:	4800      	ldr	r0, [pc, #0]	@ (8016308 <geometry_msgs__msg__Quaternion__get_type_hash+0x4>)
 8016306:	4770      	bx	lr
 8016308:	20001ec4 	.word	0x20001ec4

0801630c <geometry_msgs__msg__Quaternion__get_type_description>:
 801630c:	4b03      	ldr	r3, [pc, #12]	@ (801631c <geometry_msgs__msg__Quaternion__get_type_description+0x10>)
 801630e:	781a      	ldrb	r2, [r3, #0]
 8016310:	b90a      	cbnz	r2, 8016316 <geometry_msgs__msg__Quaternion__get_type_description+0xa>
 8016312:	2201      	movs	r2, #1
 8016314:	701a      	strb	r2, [r3, #0]
 8016316:	4802      	ldr	r0, [pc, #8]	@ (8016320 <geometry_msgs__msg__Quaternion__get_type_description+0x14>)
 8016318:	4770      	bx	lr
 801631a:	bf00      	nop
 801631c:	200111ad 	.word	0x200111ad
 8016320:	0801d7c0 	.word	0x0801d7c0

08016324 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>:
 8016324:	4800      	ldr	r0, [pc, #0]	@ (8016328 <geometry_msgs__msg__Quaternion__get_individual_type_description_source+0x4>)
 8016326:	4770      	bx	lr
 8016328:	0801d79c 	.word	0x0801d79c

0801632c <geometry_msgs__msg__Quaternion__get_type_description_sources>:
 801632c:	4b09      	ldr	r3, [pc, #36]	@ (8016354 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x28>)
 801632e:	781a      	ldrb	r2, [r3, #0]
 8016330:	b96a      	cbnz	r2, 801634e <geometry_msgs__msg__Quaternion__get_type_description_sources+0x22>
 8016332:	b430      	push	{r4, r5}
 8016334:	4d08      	ldr	r5, [pc, #32]	@ (8016358 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x2c>)
 8016336:	4c09      	ldr	r4, [pc, #36]	@ (801635c <geometry_msgs__msg__Quaternion__get_type_description_sources+0x30>)
 8016338:	2201      	movs	r2, #1
 801633a:	701a      	strb	r2, [r3, #0]
 801633c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801633e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016340:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016342:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016344:	682b      	ldr	r3, [r5, #0]
 8016346:	4806      	ldr	r0, [pc, #24]	@ (8016360 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 8016348:	6023      	str	r3, [r4, #0]
 801634a:	bc30      	pop	{r4, r5}
 801634c:	4770      	bx	lr
 801634e:	4804      	ldr	r0, [pc, #16]	@ (8016360 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 8016350:	4770      	bx	lr
 8016352:	bf00      	nop
 8016354:	200111ac 	.word	0x200111ac
 8016358:	0801d79c 	.word	0x0801d79c
 801635c:	20011188 	.word	0x20011188
 8016360:	0801d790 	.word	0x0801d790

08016364 <geometry_msgs__msg__Transform__get_type_hash>:
 8016364:	4800      	ldr	r0, [pc, #0]	@ (8016368 <geometry_msgs__msg__Transform__get_type_hash+0x4>)
 8016366:	4770      	bx	lr
 8016368:	200020c0 	.word	0x200020c0

0801636c <geometry_msgs__msg__Transform__get_type_description>:
 801636c:	b570      	push	{r4, r5, r6, lr}
 801636e:	4e0c      	ldr	r6, [pc, #48]	@ (80163a0 <geometry_msgs__msg__Transform__get_type_description+0x34>)
 8016370:	7835      	ldrb	r5, [r6, #0]
 8016372:	b10d      	cbz	r5, 8016378 <geometry_msgs__msg__Transform__get_type_description+0xc>
 8016374:	480b      	ldr	r0, [pc, #44]	@ (80163a4 <geometry_msgs__msg__Transform__get_type_description+0x38>)
 8016376:	bd70      	pop	{r4, r5, r6, pc}
 8016378:	4628      	mov	r0, r5
 801637a:	f7ff ffc7 	bl	801630c <geometry_msgs__msg__Quaternion__get_type_description>
 801637e:	300c      	adds	r0, #12
 8016380:	c807      	ldmia	r0, {r0, r1, r2}
 8016382:	4c09      	ldr	r4, [pc, #36]	@ (80163a8 <geometry_msgs__msg__Transform__get_type_description+0x3c>)
 8016384:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016388:	4628      	mov	r0, r5
 801638a:	f7f7 fa6f 	bl	800d86c <geometry_msgs__msg__Vector3__get_type_description>
 801638e:	300c      	adds	r0, #12
 8016390:	c807      	ldmia	r0, {r0, r1, r2}
 8016392:	3418      	adds	r4, #24
 8016394:	2301      	movs	r3, #1
 8016396:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801639a:	7033      	strb	r3, [r6, #0]
 801639c:	4801      	ldr	r0, [pc, #4]	@ (80163a4 <geometry_msgs__msg__Transform__get_type_description+0x38>)
 801639e:	bd70      	pop	{r4, r5, r6, pc}
 80163a0:	2001121d 	.word	0x2001121d
 80163a4:	0801d814 	.word	0x0801d814
 80163a8:	2000216c 	.word	0x2000216c

080163ac <geometry_msgs__msg__Transform__get_individual_type_description_source>:
 80163ac:	4800      	ldr	r0, [pc, #0]	@ (80163b0 <geometry_msgs__msg__Transform__get_individual_type_description_source+0x4>)
 80163ae:	4770      	bx	lr
 80163b0:	0801d7f0 	.word	0x0801d7f0

080163b4 <geometry_msgs__msg__Transform__get_type_description_sources>:
 80163b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80163b6:	4e17      	ldr	r6, [pc, #92]	@ (8016414 <geometry_msgs__msg__Transform__get_type_description_sources+0x60>)
 80163b8:	7837      	ldrb	r7, [r6, #0]
 80163ba:	b10f      	cbz	r7, 80163c0 <geometry_msgs__msg__Transform__get_type_description_sources+0xc>
 80163bc:	4816      	ldr	r0, [pc, #88]	@ (8016418 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 80163be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80163c0:	4d16      	ldr	r5, [pc, #88]	@ (801641c <geometry_msgs__msg__Transform__get_type_description_sources+0x68>)
 80163c2:	4c17      	ldr	r4, [pc, #92]	@ (8016420 <geometry_msgs__msg__Transform__get_type_description_sources+0x6c>)
 80163c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80163c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80163c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80163ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80163cc:	682b      	ldr	r3, [r5, #0]
 80163ce:	4625      	mov	r5, r4
 80163d0:	4638      	mov	r0, r7
 80163d2:	f845 3b04 	str.w	r3, [r5], #4
 80163d6:	f7ff ffa5 	bl	8016324 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80163da:	4684      	mov	ip, r0
 80163dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80163e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80163e2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80163e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80163e8:	4638      	mov	r0, r7
 80163ea:	f8dc 3000 	ldr.w	r3, [ip]
 80163ee:	602b      	str	r3, [r5, #0]
 80163f0:	f7f7 fa48 	bl	800d884 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 80163f4:	2301      	movs	r3, #1
 80163f6:	4684      	mov	ip, r0
 80163f8:	7033      	strb	r3, [r6, #0]
 80163fa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80163fe:	3428      	adds	r4, #40	@ 0x28
 8016400:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016402:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016406:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016408:	f8dc 3000 	ldr.w	r3, [ip]
 801640c:	4802      	ldr	r0, [pc, #8]	@ (8016418 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 801640e:	6023      	str	r3, [r4, #0]
 8016410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016412:	bf00      	nop
 8016414:	2001121c 	.word	0x2001121c
 8016418:	0801d7e4 	.word	0x0801d7e4
 801641c:	0801d7f0 	.word	0x0801d7f0
 8016420:	200111b0 	.word	0x200111b0

08016424 <geometry_msgs__msg__Transform__init>:
 8016424:	b1d8      	cbz	r0, 801645e <geometry_msgs__msg__Transform__init+0x3a>
 8016426:	b538      	push	{r3, r4, r5, lr}
 8016428:	4604      	mov	r4, r0
 801642a:	f7f7 fa4b 	bl	800d8c4 <geometry_msgs__msg__Vector3__init>
 801642e:	b130      	cbz	r0, 801643e <geometry_msgs__msg__Transform__init+0x1a>
 8016430:	f104 0518 	add.w	r5, r4, #24
 8016434:	4628      	mov	r0, r5
 8016436:	f002 fdcb 	bl	8018fd0 <geometry_msgs__msg__Quaternion__init>
 801643a:	b148      	cbz	r0, 8016450 <geometry_msgs__msg__Transform__init+0x2c>
 801643c:	bd38      	pop	{r3, r4, r5, pc}
 801643e:	4620      	mov	r0, r4
 8016440:	f7f7 fa44 	bl	800d8cc <geometry_msgs__msg__Vector3__fini>
 8016444:	f104 0018 	add.w	r0, r4, #24
 8016448:	f002 fdd6 	bl	8018ff8 <geometry_msgs__msg__Quaternion__fini>
 801644c:	2000      	movs	r0, #0
 801644e:	bd38      	pop	{r3, r4, r5, pc}
 8016450:	4620      	mov	r0, r4
 8016452:	f7f7 fa3b 	bl	800d8cc <geometry_msgs__msg__Vector3__fini>
 8016456:	4628      	mov	r0, r5
 8016458:	f002 fdce 	bl	8018ff8 <geometry_msgs__msg__Quaternion__fini>
 801645c:	e7f6      	b.n	801644c <geometry_msgs__msg__Transform__init+0x28>
 801645e:	2000      	movs	r0, #0
 8016460:	4770      	bx	lr
 8016462:	bf00      	nop

08016464 <geometry_msgs__msg__Transform__fini>:
 8016464:	b148      	cbz	r0, 801647a <geometry_msgs__msg__Transform__fini+0x16>
 8016466:	b510      	push	{r4, lr}
 8016468:	4604      	mov	r4, r0
 801646a:	f7f7 fa2f 	bl	800d8cc <geometry_msgs__msg__Vector3__fini>
 801646e:	f104 0018 	add.w	r0, r4, #24
 8016472:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016476:	f002 bdbf 	b.w	8018ff8 <geometry_msgs__msg__Quaternion__fini>
 801647a:	4770      	bx	lr

0801647c <geometry_msgs__msg__TransformStamped__get_type_hash>:
 801647c:	4800      	ldr	r0, [pc, #0]	@ (8016480 <geometry_msgs__msg__TransformStamped__get_type_hash+0x4>)
 801647e:	4770      	bx	lr
 8016480:	20002290 	.word	0x20002290

08016484 <geometry_msgs__msg__TransformStamped__get_type_description>:
 8016484:	b570      	push	{r4, r5, r6, lr}
 8016486:	4e1a      	ldr	r6, [pc, #104]	@ (80164f0 <geometry_msgs__msg__TransformStamped__get_type_description+0x6c>)
 8016488:	7835      	ldrb	r5, [r6, #0]
 801648a:	b10d      	cbz	r5, 8016490 <geometry_msgs__msg__TransformStamped__get_type_description+0xc>
 801648c:	4819      	ldr	r0, [pc, #100]	@ (80164f4 <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 801648e:	bd70      	pop	{r4, r5, r6, pc}
 8016490:	4628      	mov	r0, r5
 8016492:	f7ff fdeb 	bl	801606c <builtin_interfaces__msg__Time__get_type_description>
 8016496:	300c      	adds	r0, #12
 8016498:	c807      	ldmia	r0, {r0, r1, r2}
 801649a:	4c17      	ldr	r4, [pc, #92]	@ (80164f8 <geometry_msgs__msg__TransformStamped__get_type_description+0x74>)
 801649c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80164a0:	4628      	mov	r0, r5
 80164a2:	f7ff ff33 	bl	801630c <geometry_msgs__msg__Quaternion__get_type_description>
 80164a6:	300c      	adds	r0, #12
 80164a8:	c807      	ldmia	r0, {r0, r1, r2}
 80164aa:	f104 0318 	add.w	r3, r4, #24
 80164ae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80164b2:	4628      	mov	r0, r5
 80164b4:	f7ff ff5a 	bl	801636c <geometry_msgs__msg__Transform__get_type_description>
 80164b8:	300c      	adds	r0, #12
 80164ba:	c807      	ldmia	r0, {r0, r1, r2}
 80164bc:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 80164c0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80164c4:	4628      	mov	r0, r5
 80164c6:	f7f7 f9d1 	bl	800d86c <geometry_msgs__msg__Vector3__get_type_description>
 80164ca:	300c      	adds	r0, #12
 80164cc:	c807      	ldmia	r0, {r0, r1, r2}
 80164ce:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80164d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80164d6:	4628      	mov	r0, r5
 80164d8:	f7ff fc84 	bl	8015de4 <std_msgs__msg__Header__get_type_description>
 80164dc:	300c      	adds	r0, #12
 80164de:	c807      	ldmia	r0, {r0, r1, r2}
 80164e0:	3460      	adds	r4, #96	@ 0x60
 80164e2:	2301      	movs	r3, #1
 80164e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80164e8:	7033      	strb	r3, [r6, #0]
 80164ea:	4802      	ldr	r0, [pc, #8]	@ (80164f4 <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 80164ec:	bd70      	pop	{r4, r5, r6, pc}
 80164ee:	bf00      	nop
 80164f0:	200112f9 	.word	0x200112f9
 80164f4:	0801d868 	.word	0x0801d868
 80164f8:	200025b0 	.word	0x200025b0

080164fc <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>:
 80164fc:	4800      	ldr	r0, [pc, #0]	@ (8016500 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source+0x4>)
 80164fe:	4770      	bx	lr
 8016500:	0801d844 	.word	0x0801d844

08016504 <geometry_msgs__msg__TransformStamped__get_type_description_sources>:
 8016504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016506:	4d2d      	ldr	r5, [pc, #180]	@ (80165bc <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xb8>)
 8016508:	782e      	ldrb	r6, [r5, #0]
 801650a:	b10e      	cbz	r6, 8016510 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc>
 801650c:	482c      	ldr	r0, [pc, #176]	@ (80165c0 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 801650e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016510:	4f2c      	ldr	r7, [pc, #176]	@ (80165c4 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc0>)
 8016512:	4c2d      	ldr	r4, [pc, #180]	@ (80165c8 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc4>)
 8016514:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8016516:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016518:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801651a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801651c:	683b      	ldr	r3, [r7, #0]
 801651e:	4627      	mov	r7, r4
 8016520:	4630      	mov	r0, r6
 8016522:	f847 3b04 	str.w	r3, [r7], #4
 8016526:	f7ff fdad 	bl	8016084 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 801652a:	4684      	mov	ip, r0
 801652c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016530:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016532:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016536:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016538:	4630      	mov	r0, r6
 801653a:	f8dc 3000 	ldr.w	r3, [ip]
 801653e:	603b      	str	r3, [r7, #0]
 8016540:	f7ff fef0 	bl	8016324 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8016544:	4684      	mov	ip, r0
 8016546:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801654a:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 801654e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016550:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016554:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016556:	4630      	mov	r0, r6
 8016558:	f8dc 3000 	ldr.w	r3, [ip]
 801655c:	603b      	str	r3, [r7, #0]
 801655e:	f7ff ff25 	bl	80163ac <geometry_msgs__msg__Transform__get_individual_type_description_source>
 8016562:	4684      	mov	ip, r0
 8016564:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016568:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 801656c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801656e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016572:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016574:	4630      	mov	r0, r6
 8016576:	f8dc 3000 	ldr.w	r3, [ip]
 801657a:	603b      	str	r3, [r7, #0]
 801657c:	f7f7 f982 	bl	800d884 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8016580:	4684      	mov	ip, r0
 8016582:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016586:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 801658a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801658c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016590:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016592:	4630      	mov	r0, r6
 8016594:	f8dc 3000 	ldr.w	r3, [ip]
 8016598:	603b      	str	r3, [r7, #0]
 801659a:	f7ff fc3b 	bl	8015e14 <std_msgs__msg__Header__get_individual_type_description_source>
 801659e:	2301      	movs	r3, #1
 80165a0:	4684      	mov	ip, r0
 80165a2:	702b      	strb	r3, [r5, #0]
 80165a4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80165a8:	3494      	adds	r4, #148	@ 0x94
 80165aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80165ac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80165b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80165b2:	f8dc 3000 	ldr.w	r3, [ip]
 80165b6:	4802      	ldr	r0, [pc, #8]	@ (80165c0 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 80165b8:	6023      	str	r3, [r4, #0]
 80165ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80165bc:	200112f8 	.word	0x200112f8
 80165c0:	0801d838 	.word	0x0801d838
 80165c4:	0801d844 	.word	0x0801d844
 80165c8:	20011220 	.word	0x20011220

080165cc <geometry_msgs__msg__TwistWithCovariance__get_type_hash>:
 80165cc:	4800      	ldr	r0, [pc, #0]	@ (80165d0 <geometry_msgs__msg__TwistWithCovariance__get_type_hash+0x4>)
 80165ce:	4770      	bx	lr
 80165d0:	200027c8 	.word	0x200027c8

080165d4 <geometry_msgs__msg__TwistWithCovariance__get_type_description>:
 80165d4:	b570      	push	{r4, r5, r6, lr}
 80165d6:	4e0c      	ldr	r6, [pc, #48]	@ (8016608 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x34>)
 80165d8:	7835      	ldrb	r5, [r6, #0]
 80165da:	b10d      	cbz	r5, 80165e0 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0xc>
 80165dc:	480b      	ldr	r0, [pc, #44]	@ (801660c <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 80165de:	bd70      	pop	{r4, r5, r6, pc}
 80165e0:	4628      	mov	r0, r5
 80165e2:	f7f7 f8cf 	bl	800d784 <geometry_msgs__msg__Twist__get_type_description>
 80165e6:	300c      	adds	r0, #12
 80165e8:	c807      	ldmia	r0, {r0, r1, r2}
 80165ea:	4c09      	ldr	r4, [pc, #36]	@ (8016610 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x3c>)
 80165ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80165f0:	4628      	mov	r0, r5
 80165f2:	f7f7 f93b 	bl	800d86c <geometry_msgs__msg__Vector3__get_type_description>
 80165f6:	300c      	adds	r0, #12
 80165f8:	c807      	ldmia	r0, {r0, r1, r2}
 80165fa:	3418      	adds	r4, #24
 80165fc:	2301      	movs	r3, #1
 80165fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016602:	7033      	strb	r3, [r6, #0]
 8016604:	4801      	ldr	r0, [pc, #4]	@ (801660c <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 8016606:	bd70      	pop	{r4, r5, r6, pc}
 8016608:	20011369 	.word	0x20011369
 801660c:	0801d8bc 	.word	0x0801d8bc
 8016610:	20002944 	.word	0x20002944

08016614 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>:
 8016614:	4800      	ldr	r0, [pc, #0]	@ (8016618 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source+0x4>)
 8016616:	4770      	bx	lr
 8016618:	0801d898 	.word	0x0801d898

0801661c <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources>:
 801661c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801661e:	4e17      	ldr	r6, [pc, #92]	@ (801667c <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x60>)
 8016620:	7837      	ldrb	r7, [r6, #0]
 8016622:	b10f      	cbz	r7, 8016628 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0xc>
 8016624:	4816      	ldr	r0, [pc, #88]	@ (8016680 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 8016626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016628:	4d16      	ldr	r5, [pc, #88]	@ (8016684 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x68>)
 801662a:	4c17      	ldr	r4, [pc, #92]	@ (8016688 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x6c>)
 801662c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801662e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016630:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016632:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016634:	682b      	ldr	r3, [r5, #0]
 8016636:	4625      	mov	r5, r4
 8016638:	4638      	mov	r0, r7
 801663a:	f845 3b04 	str.w	r3, [r5], #4
 801663e:	f7f7 f8b9 	bl	800d7b4 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8016642:	4684      	mov	ip, r0
 8016644:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016648:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801664a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801664e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016650:	4638      	mov	r0, r7
 8016652:	f8dc 3000 	ldr.w	r3, [ip]
 8016656:	602b      	str	r3, [r5, #0]
 8016658:	f7f7 f914 	bl	800d884 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 801665c:	2301      	movs	r3, #1
 801665e:	4684      	mov	ip, r0
 8016660:	7033      	strb	r3, [r6, #0]
 8016662:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016666:	3428      	adds	r4, #40	@ 0x28
 8016668:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801666a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801666e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016670:	f8dc 3000 	ldr.w	r3, [ip]
 8016674:	4802      	ldr	r0, [pc, #8]	@ (8016680 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 8016676:	6023      	str	r3, [r4, #0]
 8016678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801667a:	bf00      	nop
 801667c:	20011368 	.word	0x20011368
 8016680:	0801d88c 	.word	0x0801d88c
 8016684:	0801d898 	.word	0x0801d898
 8016688:	200112fc 	.word	0x200112fc

0801668c <geometry_msgs__msg__TwistWithCovariance__init>:
 801668c:	b150      	cbz	r0, 80166a4 <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 801668e:	b510      	push	{r4, lr}
 8016690:	4604      	mov	r4, r0
 8016692:	f7f7 f8bb 	bl	800d80c <geometry_msgs__msg__Twist__init>
 8016696:	b100      	cbz	r0, 801669a <geometry_msgs__msg__TwistWithCovariance__init+0xe>
 8016698:	bd10      	pop	{r4, pc}
 801669a:	4620      	mov	r0, r4
 801669c:	f7f7 f8d6 	bl	800d84c <geometry_msgs__msg__Twist__fini>
 80166a0:	2000      	movs	r0, #0
 80166a2:	bd10      	pop	{r4, pc}
 80166a4:	2000      	movs	r0, #0
 80166a6:	4770      	bx	lr

080166a8 <geometry_msgs__msg__TwistWithCovariance__fini>:
 80166a8:	b108      	cbz	r0, 80166ae <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 80166aa:	f7f7 b8cf 	b.w	800d84c <geometry_msgs__msg__Twist__fini>
 80166ae:	4770      	bx	lr

080166b0 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 80166b0:	f002 bc62 	b.w	8018f78 <geometry_msgs__msg__Pose__init>

080166b4 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 80166b4:	f002 bc80 	b.w	8018fb8 <geometry_msgs__msg__Pose__fini>

080166b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 80166b8:	b510      	push	{r4, lr}
 80166ba:	f002 fca3 	bl	8019004 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 80166be:	4c07      	ldr	r4, [pc, #28]	@ (80166dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 80166c0:	60e0      	str	r0, [r4, #12]
 80166c2:	f000 f815 	bl	80166f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80166c6:	4b06      	ldr	r3, [pc, #24]	@ (80166e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 80166c8:	64a0      	str	r0, [r4, #72]	@ 0x48
 80166ca:	681a      	ldr	r2, [r3, #0]
 80166cc:	b10a      	cbz	r2, 80166d2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 80166ce:	4804      	ldr	r0, [pc, #16]	@ (80166e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 80166d0:	bd10      	pop	{r4, pc}
 80166d2:	4a04      	ldr	r2, [pc, #16]	@ (80166e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 80166d4:	4802      	ldr	r0, [pc, #8]	@ (80166e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 80166d6:	6812      	ldr	r2, [r2, #0]
 80166d8:	601a      	str	r2, [r3, #0]
 80166da:	bd10      	pop	{r4, pc}
 80166dc:	20002a80 	.word	0x20002a80
 80166e0:	20002a68 	.word	0x20002a68
 80166e4:	20000374 	.word	0x20000374

080166e8 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 80166e8:	f002 bc72 	b.w	8018fd0 <geometry_msgs__msg__Quaternion__init>

080166ec <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 80166ec:	f002 bc84 	b.w	8018ff8 <geometry_msgs__msg__Quaternion__fini>

080166f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 80166f0:	4b04      	ldr	r3, [pc, #16]	@ (8016704 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 80166f2:	681a      	ldr	r2, [r3, #0]
 80166f4:	b10a      	cbz	r2, 80166fa <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 80166f6:	4803      	ldr	r0, [pc, #12]	@ (8016704 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 80166f8:	4770      	bx	lr
 80166fa:	4a03      	ldr	r2, [pc, #12]	@ (8016708 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 80166fc:	4801      	ldr	r0, [pc, #4]	@ (8016704 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 80166fe:	6812      	ldr	r2, [r2, #0]
 8016700:	601a      	str	r2, [r3, #0]
 8016702:	4770      	bx	lr
 8016704:	20002af8 	.word	0x20002af8
 8016708:	20000374 	.word	0x20000374

0801670c <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_init_function>:
 801670c:	f7ff be8a 	b.w	8016424 <geometry_msgs__msg__Transform__init>

08016710 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_fini_function>:
 8016710:	f7ff bea8 	b.w	8016464 <geometry_msgs__msg__Transform__fini>

08016714 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 8016714:	b510      	push	{r4, lr}
 8016716:	f7f3 f91f 	bl	8009958 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 801671a:	4c07      	ldr	r4, [pc, #28]	@ (8016738 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x24>)
 801671c:	60e0      	str	r0, [r4, #12]
 801671e:	f7ff ffe7 	bl	80166f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8016722:	4b06      	ldr	r3, [pc, #24]	@ (801673c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8016724:	64a0      	str	r0, [r4, #72]	@ 0x48
 8016726:	681a      	ldr	r2, [r3, #0]
 8016728:	b10a      	cbz	r2, 801672e <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x1a>
 801672a:	4804      	ldr	r0, [pc, #16]	@ (801673c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 801672c:	bd10      	pop	{r4, pc}
 801672e:	4a04      	ldr	r2, [pc, #16]	@ (8016740 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x2c>)
 8016730:	4802      	ldr	r0, [pc, #8]	@ (801673c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8016732:	6812      	ldr	r2, [r2, #0]
 8016734:	601a      	str	r2, [r3, #0]
 8016736:	bd10      	pop	{r4, pc}
 8016738:	20002c18 	.word	0x20002c18
 801673c:	20002c00 	.word	0x20002c00
 8016740:	20000374 	.word	0x20000374

08016744 <get_serialized_size_geometry_msgs__msg__Pose>:
 8016744:	b570      	push	{r4, r5, r6, lr}
 8016746:	4604      	mov	r4, r0
 8016748:	b148      	cbz	r0, 801675e <get_serialized_size_geometry_msgs__msg__Pose+0x1a>
 801674a:	460d      	mov	r5, r1
 801674c:	f002 fc68 	bl	8019020 <get_serialized_size_geometry_msgs__msg__Point>
 8016750:	4606      	mov	r6, r0
 8016752:	1829      	adds	r1, r5, r0
 8016754:	f104 0018 	add.w	r0, r4, #24
 8016758:	f000 f864 	bl	8016824 <get_serialized_size_geometry_msgs__msg__Quaternion>
 801675c:	4430      	add	r0, r6
 801675e:	bd70      	pop	{r4, r5, r6, pc}

08016760 <_Pose__cdr_deserialize>:
 8016760:	b570      	push	{r4, r5, r6, lr}
 8016762:	460c      	mov	r4, r1
 8016764:	b189      	cbz	r1, 801678a <_Pose__cdr_deserialize+0x2a>
 8016766:	4605      	mov	r5, r0
 8016768:	f002 fce6 	bl	8019138 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 801676c:	6843      	ldr	r3, [r0, #4]
 801676e:	4621      	mov	r1, r4
 8016770:	68db      	ldr	r3, [r3, #12]
 8016772:	4628      	mov	r0, r5
 8016774:	4798      	blx	r3
 8016776:	f000 f909 	bl	801698c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801677a:	6843      	ldr	r3, [r0, #4]
 801677c:	f104 0118 	add.w	r1, r4, #24
 8016780:	4628      	mov	r0, r5
 8016782:	68db      	ldr	r3, [r3, #12]
 8016784:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016788:	4718      	bx	r3
 801678a:	4608      	mov	r0, r1
 801678c:	bd70      	pop	{r4, r5, r6, pc}
 801678e:	bf00      	nop

08016790 <_Pose__cdr_serialize>:
 8016790:	b198      	cbz	r0, 80167ba <_Pose__cdr_serialize+0x2a>
 8016792:	b570      	push	{r4, r5, r6, lr}
 8016794:	460d      	mov	r5, r1
 8016796:	4604      	mov	r4, r0
 8016798:	f002 fcce 	bl	8019138 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 801679c:	6843      	ldr	r3, [r0, #4]
 801679e:	4629      	mov	r1, r5
 80167a0:	689b      	ldr	r3, [r3, #8]
 80167a2:	4620      	mov	r0, r4
 80167a4:	4798      	blx	r3
 80167a6:	f000 f8f1 	bl	801698c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80167aa:	6843      	ldr	r3, [r0, #4]
 80167ac:	4629      	mov	r1, r5
 80167ae:	f104 0018 	add.w	r0, r4, #24
 80167b2:	689b      	ldr	r3, [r3, #8]
 80167b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80167b8:	4718      	bx	r3
 80167ba:	4770      	bx	lr

080167bc <_Pose__get_serialized_size>:
 80167bc:	b538      	push	{r3, r4, r5, lr}
 80167be:	4604      	mov	r4, r0
 80167c0:	b148      	cbz	r0, 80167d6 <_Pose__get_serialized_size+0x1a>
 80167c2:	2100      	movs	r1, #0
 80167c4:	f002 fc2c 	bl	8019020 <get_serialized_size_geometry_msgs__msg__Point>
 80167c8:	4605      	mov	r5, r0
 80167ca:	4601      	mov	r1, r0
 80167cc:	f104 0018 	add.w	r0, r4, #24
 80167d0:	f000 f828 	bl	8016824 <get_serialized_size_geometry_msgs__msg__Quaternion>
 80167d4:	4428      	add	r0, r5
 80167d6:	bd38      	pop	{r3, r4, r5, pc}

080167d8 <_Pose__max_serialized_size>:
 80167d8:	b510      	push	{r4, lr}
 80167da:	b082      	sub	sp, #8
 80167dc:	2301      	movs	r3, #1
 80167de:	2100      	movs	r1, #0
 80167e0:	f10d 0007 	add.w	r0, sp, #7
 80167e4:	f88d 3007 	strb.w	r3, [sp, #7]
 80167e8:	f002 fc8c 	bl	8019104 <max_serialized_size_geometry_msgs__msg__Point>
 80167ec:	4604      	mov	r4, r0
 80167ee:	4601      	mov	r1, r0
 80167f0:	f10d 0007 	add.w	r0, sp, #7
 80167f4:	f000 f8a8 	bl	8016948 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80167f8:	4420      	add	r0, r4
 80167fa:	b002      	add	sp, #8
 80167fc:	bd10      	pop	{r4, pc}
 80167fe:	bf00      	nop

08016800 <max_serialized_size_geometry_msgs__msg__Pose>:
 8016800:	2301      	movs	r3, #1
 8016802:	b570      	push	{r4, r5, r6, lr}
 8016804:	7003      	strb	r3, [r0, #0]
 8016806:	4605      	mov	r5, r0
 8016808:	460e      	mov	r6, r1
 801680a:	f002 fc7b 	bl	8019104 <max_serialized_size_geometry_msgs__msg__Point>
 801680e:	4604      	mov	r4, r0
 8016810:	1831      	adds	r1, r6, r0
 8016812:	4628      	mov	r0, r5
 8016814:	f000 f898 	bl	8016948 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8016818:	4420      	add	r0, r4
 801681a:	bd70      	pop	{r4, r5, r6, pc}

0801681c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 801681c:	4800      	ldr	r0, [pc, #0]	@ (8016820 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 801681e:	4770      	bx	lr
 8016820:	20002c90 	.word	0x20002c90

08016824 <get_serialized_size_geometry_msgs__msg__Quaternion>:
 8016824:	b1f0      	cbz	r0, 8016864 <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 8016826:	b570      	push	{r4, r5, r6, lr}
 8016828:	460d      	mov	r5, r1
 801682a:	4628      	mov	r0, r5
 801682c:	2108      	movs	r1, #8
 801682e:	f7f4 fc93 	bl	800b158 <ucdr_alignment>
 8016832:	2108      	movs	r1, #8
 8016834:	186c      	adds	r4, r5, r1
 8016836:	4404      	add	r4, r0
 8016838:	4620      	mov	r0, r4
 801683a:	f7f4 fc8d 	bl	800b158 <ucdr_alignment>
 801683e:	f100 0608 	add.w	r6, r0, #8
 8016842:	4426      	add	r6, r4
 8016844:	2108      	movs	r1, #8
 8016846:	4630      	mov	r0, r6
 8016848:	f7f4 fc86 	bl	800b158 <ucdr_alignment>
 801684c:	f100 0408 	add.w	r4, r0, #8
 8016850:	4434      	add	r4, r6
 8016852:	2108      	movs	r1, #8
 8016854:	4620      	mov	r0, r4
 8016856:	f7f4 fc7f 	bl	800b158 <ucdr_alignment>
 801685a:	f1c5 0508 	rsb	r5, r5, #8
 801685e:	4405      	add	r5, r0
 8016860:	1928      	adds	r0, r5, r4
 8016862:	bd70      	pop	{r4, r5, r6, pc}
 8016864:	4770      	bx	lr
 8016866:	bf00      	nop

08016868 <_Quaternion__cdr_deserialize>:
 8016868:	b538      	push	{r3, r4, r5, lr}
 801686a:	460c      	mov	r4, r1
 801686c:	b199      	cbz	r1, 8016896 <_Quaternion__cdr_deserialize+0x2e>
 801686e:	4605      	mov	r5, r0
 8016870:	f7f4 fa94 	bl	800ad9c <ucdr_deserialize_double>
 8016874:	f104 0108 	add.w	r1, r4, #8
 8016878:	4628      	mov	r0, r5
 801687a:	f7f4 fa8f 	bl	800ad9c <ucdr_deserialize_double>
 801687e:	f104 0110 	add.w	r1, r4, #16
 8016882:	4628      	mov	r0, r5
 8016884:	f7f4 fa8a 	bl	800ad9c <ucdr_deserialize_double>
 8016888:	f104 0118 	add.w	r1, r4, #24
 801688c:	4628      	mov	r0, r5
 801688e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016892:	f7f4 ba83 	b.w	800ad9c <ucdr_deserialize_double>
 8016896:	4608      	mov	r0, r1
 8016898:	bd38      	pop	{r3, r4, r5, pc}
 801689a:	bf00      	nop

0801689c <_Quaternion__cdr_serialize>:
 801689c:	b1c0      	cbz	r0, 80168d0 <_Quaternion__cdr_serialize+0x34>
 801689e:	b538      	push	{r3, r4, r5, lr}
 80168a0:	ed90 0b00 	vldr	d0, [r0]
 80168a4:	460d      	mov	r5, r1
 80168a6:	4604      	mov	r4, r0
 80168a8:	4608      	mov	r0, r1
 80168aa:	f7f4 f8e7 	bl	800aa7c <ucdr_serialize_double>
 80168ae:	ed94 0b02 	vldr	d0, [r4, #8]
 80168b2:	4628      	mov	r0, r5
 80168b4:	f7f4 f8e2 	bl	800aa7c <ucdr_serialize_double>
 80168b8:	ed94 0b04 	vldr	d0, [r4, #16]
 80168bc:	4628      	mov	r0, r5
 80168be:	f7f4 f8dd 	bl	800aa7c <ucdr_serialize_double>
 80168c2:	ed94 0b06 	vldr	d0, [r4, #24]
 80168c6:	4628      	mov	r0, r5
 80168c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80168cc:	f7f4 b8d6 	b.w	800aa7c <ucdr_serialize_double>
 80168d0:	4770      	bx	lr
 80168d2:	bf00      	nop

080168d4 <_Quaternion__get_serialized_size>:
 80168d4:	b1d8      	cbz	r0, 801690e <_Quaternion__get_serialized_size+0x3a>
 80168d6:	b538      	push	{r3, r4, r5, lr}
 80168d8:	2108      	movs	r1, #8
 80168da:	2000      	movs	r0, #0
 80168dc:	f7f4 fc3c 	bl	800b158 <ucdr_alignment>
 80168e0:	f100 0408 	add.w	r4, r0, #8
 80168e4:	2108      	movs	r1, #8
 80168e6:	4620      	mov	r0, r4
 80168e8:	f7f4 fc36 	bl	800b158 <ucdr_alignment>
 80168ec:	f100 0508 	add.w	r5, r0, #8
 80168f0:	4425      	add	r5, r4
 80168f2:	2108      	movs	r1, #8
 80168f4:	4628      	mov	r0, r5
 80168f6:	f7f4 fc2f 	bl	800b158 <ucdr_alignment>
 80168fa:	f100 0408 	add.w	r4, r0, #8
 80168fe:	442c      	add	r4, r5
 8016900:	2108      	movs	r1, #8
 8016902:	4620      	mov	r0, r4
 8016904:	f7f4 fc28 	bl	800b158 <ucdr_alignment>
 8016908:	3008      	adds	r0, #8
 801690a:	4420      	add	r0, r4
 801690c:	bd38      	pop	{r3, r4, r5, pc}
 801690e:	4770      	bx	lr

08016910 <_Quaternion__max_serialized_size>:
 8016910:	b538      	push	{r3, r4, r5, lr}
 8016912:	2108      	movs	r1, #8
 8016914:	2000      	movs	r0, #0
 8016916:	f7f4 fc1f 	bl	800b158 <ucdr_alignment>
 801691a:	f100 0408 	add.w	r4, r0, #8
 801691e:	2108      	movs	r1, #8
 8016920:	4620      	mov	r0, r4
 8016922:	f7f4 fc19 	bl	800b158 <ucdr_alignment>
 8016926:	f100 0508 	add.w	r5, r0, #8
 801692a:	4425      	add	r5, r4
 801692c:	2108      	movs	r1, #8
 801692e:	4628      	mov	r0, r5
 8016930:	f7f4 fc12 	bl	800b158 <ucdr_alignment>
 8016934:	f100 0408 	add.w	r4, r0, #8
 8016938:	442c      	add	r4, r5
 801693a:	2108      	movs	r1, #8
 801693c:	4620      	mov	r0, r4
 801693e:	f7f4 fc0b 	bl	800b158 <ucdr_alignment>
 8016942:	3008      	adds	r0, #8
 8016944:	4420      	add	r0, r4
 8016946:	bd38      	pop	{r3, r4, r5, pc}

08016948 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 8016948:	b570      	push	{r4, r5, r6, lr}
 801694a:	2301      	movs	r3, #1
 801694c:	460c      	mov	r4, r1
 801694e:	7003      	strb	r3, [r0, #0]
 8016950:	2108      	movs	r1, #8
 8016952:	4620      	mov	r0, r4
 8016954:	f7f4 fc00 	bl	800b158 <ucdr_alignment>
 8016958:	2108      	movs	r1, #8
 801695a:	1863      	adds	r3, r4, r1
 801695c:	18c5      	adds	r5, r0, r3
 801695e:	4628      	mov	r0, r5
 8016960:	f7f4 fbfa 	bl	800b158 <ucdr_alignment>
 8016964:	f100 0608 	add.w	r6, r0, #8
 8016968:	442e      	add	r6, r5
 801696a:	2108      	movs	r1, #8
 801696c:	4630      	mov	r0, r6
 801696e:	f7f4 fbf3 	bl	800b158 <ucdr_alignment>
 8016972:	f100 0508 	add.w	r5, r0, #8
 8016976:	4435      	add	r5, r6
 8016978:	2108      	movs	r1, #8
 801697a:	4628      	mov	r0, r5
 801697c:	f7f4 fbec 	bl	800b158 <ucdr_alignment>
 8016980:	f1c4 0408 	rsb	r4, r4, #8
 8016984:	4420      	add	r0, r4
 8016986:	4428      	add	r0, r5
 8016988:	bd70      	pop	{r4, r5, r6, pc}
 801698a:	bf00      	nop

0801698c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 801698c:	4800      	ldr	r0, [pc, #0]	@ (8016990 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 801698e:	4770      	bx	lr
 8016990:	20002cc4 	.word	0x20002cc4

08016994 <get_serialized_size_geometry_msgs__msg__Transform>:
 8016994:	b570      	push	{r4, r5, r6, lr}
 8016996:	4604      	mov	r4, r0
 8016998:	b148      	cbz	r0, 80169ae <get_serialized_size_geometry_msgs__msg__Transform+0x1a>
 801699a:	460d      	mov	r5, r1
 801699c:	f7f3 f85a 	bl	8009a54 <get_serialized_size_geometry_msgs__msg__Vector3>
 80169a0:	4606      	mov	r6, r0
 80169a2:	1829      	adds	r1, r5, r0
 80169a4:	f104 0018 	add.w	r0, r4, #24
 80169a8:	f7ff ff3c 	bl	8016824 <get_serialized_size_geometry_msgs__msg__Quaternion>
 80169ac:	4430      	add	r0, r6
 80169ae:	bd70      	pop	{r4, r5, r6, pc}

080169b0 <_Transform__cdr_deserialize>:
 80169b0:	b570      	push	{r4, r5, r6, lr}
 80169b2:	460c      	mov	r4, r1
 80169b4:	b189      	cbz	r1, 80169da <_Transform__cdr_deserialize+0x2a>
 80169b6:	4605      	mov	r5, r0
 80169b8:	f7f3 f8d8 	bl	8009b6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80169bc:	6843      	ldr	r3, [r0, #4]
 80169be:	4621      	mov	r1, r4
 80169c0:	68db      	ldr	r3, [r3, #12]
 80169c2:	4628      	mov	r0, r5
 80169c4:	4798      	blx	r3
 80169c6:	f7ff ffe1 	bl	801698c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80169ca:	6843      	ldr	r3, [r0, #4]
 80169cc:	f104 0118 	add.w	r1, r4, #24
 80169d0:	4628      	mov	r0, r5
 80169d2:	68db      	ldr	r3, [r3, #12]
 80169d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80169d8:	4718      	bx	r3
 80169da:	4608      	mov	r0, r1
 80169dc:	bd70      	pop	{r4, r5, r6, pc}
 80169de:	bf00      	nop

080169e0 <_Transform__cdr_serialize>:
 80169e0:	b198      	cbz	r0, 8016a0a <_Transform__cdr_serialize+0x2a>
 80169e2:	b570      	push	{r4, r5, r6, lr}
 80169e4:	460d      	mov	r5, r1
 80169e6:	4604      	mov	r4, r0
 80169e8:	f7f3 f8c0 	bl	8009b6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80169ec:	6843      	ldr	r3, [r0, #4]
 80169ee:	4629      	mov	r1, r5
 80169f0:	689b      	ldr	r3, [r3, #8]
 80169f2:	4620      	mov	r0, r4
 80169f4:	4798      	blx	r3
 80169f6:	f7ff ffc9 	bl	801698c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80169fa:	6843      	ldr	r3, [r0, #4]
 80169fc:	4629      	mov	r1, r5
 80169fe:	f104 0018 	add.w	r0, r4, #24
 8016a02:	689b      	ldr	r3, [r3, #8]
 8016a04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016a08:	4718      	bx	r3
 8016a0a:	4770      	bx	lr

08016a0c <_Transform__get_serialized_size>:
 8016a0c:	b538      	push	{r3, r4, r5, lr}
 8016a0e:	4604      	mov	r4, r0
 8016a10:	b148      	cbz	r0, 8016a26 <_Transform__get_serialized_size+0x1a>
 8016a12:	2100      	movs	r1, #0
 8016a14:	f7f3 f81e 	bl	8009a54 <get_serialized_size_geometry_msgs__msg__Vector3>
 8016a18:	4605      	mov	r5, r0
 8016a1a:	4601      	mov	r1, r0
 8016a1c:	f104 0018 	add.w	r0, r4, #24
 8016a20:	f7ff ff00 	bl	8016824 <get_serialized_size_geometry_msgs__msg__Quaternion>
 8016a24:	4428      	add	r0, r5
 8016a26:	bd38      	pop	{r3, r4, r5, pc}

08016a28 <_Transform__max_serialized_size>:
 8016a28:	b510      	push	{r4, lr}
 8016a2a:	b082      	sub	sp, #8
 8016a2c:	2301      	movs	r3, #1
 8016a2e:	2100      	movs	r1, #0
 8016a30:	f10d 0007 	add.w	r0, sp, #7
 8016a34:	f88d 3007 	strb.w	r3, [sp, #7]
 8016a38:	f7f3 f87e 	bl	8009b38 <max_serialized_size_geometry_msgs__msg__Vector3>
 8016a3c:	4604      	mov	r4, r0
 8016a3e:	4601      	mov	r1, r0
 8016a40:	f10d 0007 	add.w	r0, sp, #7
 8016a44:	f7ff ff80 	bl	8016948 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8016a48:	4420      	add	r0, r4
 8016a4a:	b002      	add	sp, #8
 8016a4c:	bd10      	pop	{r4, pc}
 8016a4e:	bf00      	nop

08016a50 <max_serialized_size_geometry_msgs__msg__Transform>:
 8016a50:	2301      	movs	r3, #1
 8016a52:	b570      	push	{r4, r5, r6, lr}
 8016a54:	7003      	strb	r3, [r0, #0]
 8016a56:	4605      	mov	r5, r0
 8016a58:	460e      	mov	r6, r1
 8016a5a:	f7f3 f86d 	bl	8009b38 <max_serialized_size_geometry_msgs__msg__Vector3>
 8016a5e:	4604      	mov	r4, r0
 8016a60:	1831      	adds	r1, r6, r0
 8016a62:	4628      	mov	r0, r5
 8016a64:	f7ff ff70 	bl	8016948 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8016a68:	4420      	add	r0, r4
 8016a6a:	bd70      	pop	{r4, r5, r6, pc}

08016a6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 8016a6c:	4800      	ldr	r0, [pc, #0]	@ (8016a70 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x4>)
 8016a6e:	4770      	bx	lr
 8016a70:	20002cf8 	.word	0x20002cf8

08016a74 <ucdr_serialize_string>:
 8016a74:	b538      	push	{r3, r4, r5, lr}
 8016a76:	4605      	mov	r5, r0
 8016a78:	4608      	mov	r0, r1
 8016a7a:	460c      	mov	r4, r1
 8016a7c:	f7e9 fc10 	bl	80002a0 <strlen>
 8016a80:	4621      	mov	r1, r4
 8016a82:	1c42      	adds	r2, r0, #1
 8016a84:	4628      	mov	r0, r5
 8016a86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016a8a:	f7f7 baff 	b.w	800e08c <ucdr_serialize_sequence_char>
 8016a8e:	bf00      	nop

08016a90 <ucdr_deserialize_string>:
 8016a90:	b500      	push	{lr}
 8016a92:	b083      	sub	sp, #12
 8016a94:	ab01      	add	r3, sp, #4
 8016a96:	f7f7 fb0b 	bl	800e0b0 <ucdr_deserialize_sequence_char>
 8016a9a:	b003      	add	sp, #12
 8016a9c:	f85d fb04 	ldr.w	pc, [sp], #4

08016aa0 <get_custom_error>:
 8016aa0:	4b01      	ldr	r3, [pc, #4]	@ (8016aa8 <get_custom_error+0x8>)
 8016aa2:	7818      	ldrb	r0, [r3, #0]
 8016aa4:	4770      	bx	lr
 8016aa6:	bf00      	nop
 8016aa8:	2001136a 	.word	0x2001136a

08016aac <recv_custom_msg>:
 8016aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ab0:	b089      	sub	sp, #36	@ 0x24
 8016ab2:	4693      	mov	fp, r2
 8016ab4:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 8016ab8:	9104      	str	r1, [sp, #16]
 8016aba:	2100      	movs	r1, #0
 8016abc:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8016ac0:	9305      	str	r3, [sp, #20]
 8016ac2:	4604      	mov	r4, r0
 8016ac4:	f88d 101e 	strb.w	r1, [sp, #30]
 8016ac8:	b332      	cbz	r2, 8016b18 <recv_custom_msg+0x6c>
 8016aca:	f200 2a02 	addw	sl, r0, #514	@ 0x202
 8016ace:	f10d 091f 	add.w	r9, sp, #31
 8016ad2:	f10d 0814 	add.w	r8, sp, #20
 8016ad6:	f10d 071e 	add.w	r7, sp, #30
 8016ada:	f44f 7600 	mov.w	r6, #512	@ 0x200
 8016ade:	e004      	b.n	8016aea <recv_custom_msg+0x3e>
 8016ae0:	9b05      	ldr	r3, [sp, #20]
 8016ae2:	2b00      	cmp	r3, #0
 8016ae4:	dd10      	ble.n	8016b08 <recv_custom_msg+0x5c>
 8016ae6:	f8d4 5274 	ldr.w	r5, [r4, #628]	@ 0x274
 8016aea:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8016aee:	e9cd 6700 	strd	r6, r7, [sp]
 8016af2:	4623      	mov	r3, r4
 8016af4:	4622      	mov	r2, r4
 8016af6:	4629      	mov	r1, r5
 8016af8:	4650      	mov	r0, sl
 8016afa:	f001 f8f9 	bl	8017cf0 <uxr_read_framed_msg>
 8016afe:	2800      	cmp	r0, #0
 8016b00:	d0ee      	beq.n	8016ae0 <recv_custom_msg+0x34>
 8016b02:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8016b06:	b1a3      	cbz	r3, 8016b32 <recv_custom_msg+0x86>
 8016b08:	4b0e      	ldr	r3, [pc, #56]	@ (8016b44 <recv_custom_msg+0x98>)
 8016b0a:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8016b0e:	701a      	strb	r2, [r3, #0]
 8016b10:	2000      	movs	r0, #0
 8016b12:	b009      	add	sp, #36	@ 0x24
 8016b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b18:	f10d 021f 	add.w	r2, sp, #31
 8016b1c:	9200      	str	r2, [sp, #0]
 8016b1e:	4601      	mov	r1, r0
 8016b20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016b24:	47a8      	blx	r5
 8016b26:	2800      	cmp	r0, #0
 8016b28:	d0ee      	beq.n	8016b08 <recv_custom_msg+0x5c>
 8016b2a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8016b2e:	2b00      	cmp	r3, #0
 8016b30:	d1ea      	bne.n	8016b08 <recv_custom_msg+0x5c>
 8016b32:	9b04      	ldr	r3, [sp, #16]
 8016b34:	f8cb 0000 	str.w	r0, [fp]
 8016b38:	2001      	movs	r0, #1
 8016b3a:	601c      	str	r4, [r3, #0]
 8016b3c:	b009      	add	sp, #36	@ 0x24
 8016b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b42:	bf00      	nop
 8016b44:	2001136a 	.word	0x2001136a

08016b48 <send_custom_msg>:
 8016b48:	b570      	push	{r4, r5, r6, lr}
 8016b4a:	f890 5200 	ldrb.w	r5, [r0, #512]	@ 0x200
 8016b4e:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 8016b52:	b086      	sub	sp, #24
 8016b54:	4616      	mov	r6, r2
 8016b56:	b965      	cbnz	r5, 8016b72 <send_custom_msg+0x2a>
 8016b58:	f10d 0317 	add.w	r3, sp, #23
 8016b5c:	47a0      	blx	r4
 8016b5e:	b108      	cbz	r0, 8016b64 <send_custom_msg+0x1c>
 8016b60:	42b0      	cmp	r0, r6
 8016b62:	d014      	beq.n	8016b8e <send_custom_msg+0x46>
 8016b64:	4b0b      	ldr	r3, [pc, #44]	@ (8016b94 <send_custom_msg+0x4c>)
 8016b66:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8016b6a:	701a      	strb	r2, [r3, #0]
 8016b6c:	2000      	movs	r0, #0
 8016b6e:	b006      	add	sp, #24
 8016b70:	bd70      	pop	{r4, r5, r6, pc}
 8016b72:	f10d 0217 	add.w	r2, sp, #23
 8016b76:	9202      	str	r2, [sp, #8]
 8016b78:	2200      	movs	r2, #0
 8016b7a:	e9cd 6200 	strd	r6, r2, [sp]
 8016b7e:	460b      	mov	r3, r1
 8016b80:	4602      	mov	r2, r0
 8016b82:	4621      	mov	r1, r4
 8016b84:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8016b88:	f000 fed4 	bl	8017934 <uxr_write_framed_msg>
 8016b8c:	e7e7      	b.n	8016b5e <send_custom_msg+0x16>
 8016b8e:	2001      	movs	r0, #1
 8016b90:	b006      	add	sp, #24
 8016b92:	bd70      	pop	{r4, r5, r6, pc}
 8016b94:	2001136a 	.word	0x2001136a

08016b98 <uxr_set_custom_transport_callbacks>:
 8016b98:	b410      	push	{r4}
 8016b9a:	9c01      	ldr	r4, [sp, #4]
 8016b9c:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8016ba0:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 8016ba4:	9b02      	ldr	r3, [sp, #8]
 8016ba6:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 8016baa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016bae:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 8016bb2:	4770      	bx	lr

08016bb4 <uxr_init_custom_transport>:
 8016bb4:	b538      	push	{r3, r4, r5, lr}
 8016bb6:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 8016bba:	b303      	cbz	r3, 8016bfe <uxr_init_custom_transport+0x4a>
 8016bbc:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8016bc0:	4604      	mov	r4, r0
 8016bc2:	b1e2      	cbz	r2, 8016bfe <uxr_init_custom_transport+0x4a>
 8016bc4:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8016bc8:	b1ca      	cbz	r2, 8016bfe <uxr_init_custom_transport+0x4a>
 8016bca:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 8016bce:	b1b2      	cbz	r2, 8016bfe <uxr_init_custom_transport+0x4a>
 8016bd0:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8016bd4:	4798      	blx	r3
 8016bd6:	4605      	mov	r5, r0
 8016bd8:	b188      	cbz	r0, 8016bfe <uxr_init_custom_transport+0x4a>
 8016bda:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 8016bde:	b98b      	cbnz	r3, 8016c04 <uxr_init_custom_transport+0x50>
 8016be0:	490b      	ldr	r1, [pc, #44]	@ (8016c10 <uxr_init_custom_transport+0x5c>)
 8016be2:	4b0c      	ldr	r3, [pc, #48]	@ (8016c14 <uxr_init_custom_transport+0x60>)
 8016be4:	4a0c      	ldr	r2, [pc, #48]	@ (8016c18 <uxr_init_custom_transport+0x64>)
 8016be6:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 8016bea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016bee:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8016bf2:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8016bf6:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 8016bfa:	4628      	mov	r0, r5
 8016bfc:	bd38      	pop	{r3, r4, r5, pc}
 8016bfe:	2500      	movs	r5, #0
 8016c00:	4628      	mov	r0, r5
 8016c02:	bd38      	pop	{r3, r4, r5, pc}
 8016c04:	2100      	movs	r1, #0
 8016c06:	f204 2002 	addw	r0, r4, #514	@ 0x202
 8016c0a:	f000 fe8d 	bl	8017928 <uxr_init_framing_io>
 8016c0e:	e7e7      	b.n	8016be0 <uxr_init_custom_transport+0x2c>
 8016c10:	08016b49 	.word	0x08016b49
 8016c14:	08016aad 	.word	0x08016aad
 8016c18:	08016aa1 	.word	0x08016aa1

08016c1c <uxr_close_custom_transport>:
 8016c1c:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8016c20:	4718      	bx	r3
 8016c22:	bf00      	nop

08016c24 <uxr_init_input_best_effort_stream>:
 8016c24:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016c28:	8003      	strh	r3, [r0, #0]
 8016c2a:	4770      	bx	lr

08016c2c <uxr_reset_input_best_effort_stream>:
 8016c2c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016c30:	8003      	strh	r3, [r0, #0]
 8016c32:	4770      	bx	lr

08016c34 <uxr_receive_best_effort_message>:
 8016c34:	b538      	push	{r3, r4, r5, lr}
 8016c36:	4604      	mov	r4, r0
 8016c38:	8800      	ldrh	r0, [r0, #0]
 8016c3a:	460d      	mov	r5, r1
 8016c3c:	f000 fe5e 	bl	80178fc <uxr_seq_num_cmp>
 8016c40:	4603      	mov	r3, r0
 8016c42:	2b00      	cmp	r3, #0
 8016c44:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8016c48:	bfb8      	it	lt
 8016c4a:	8025      	strhlt	r5, [r4, #0]
 8016c4c:	bd38      	pop	{r3, r4, r5, pc}
 8016c4e:	bf00      	nop

08016c50 <on_full_input_buffer>:
 8016c50:	b570      	push	{r4, r5, r6, lr}
 8016c52:	4605      	mov	r5, r0
 8016c54:	460c      	mov	r4, r1
 8016c56:	682b      	ldr	r3, [r5, #0]
 8016c58:	6809      	ldr	r1, [r1, #0]
 8016c5a:	8920      	ldrh	r0, [r4, #8]
 8016c5c:	6862      	ldr	r2, [r4, #4]
 8016c5e:	fbb2 f2f0 	udiv	r2, r2, r0
 8016c62:	1a5b      	subs	r3, r3, r1
 8016c64:	fbb3 f3f2 	udiv	r3, r3, r2
 8016c68:	3301      	adds	r3, #1
 8016c6a:	b29b      	uxth	r3, r3
 8016c6c:	fbb3 f6f0 	udiv	r6, r3, r0
 8016c70:	fb00 3316 	mls	r3, r0, r6, r3
 8016c74:	b29b      	uxth	r3, r3
 8016c76:	fb02 f303 	mul.w	r3, r2, r3
 8016c7a:	1d18      	adds	r0, r3, #4
 8016c7c:	4408      	add	r0, r1
 8016c7e:	7d26      	ldrb	r6, [r4, #20]
 8016c80:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8016c84:	b116      	cbz	r6, 8016c8c <on_full_input_buffer+0x3c>
 8016c86:	2600      	movs	r6, #0
 8016c88:	f840 6c04 	str.w	r6, [r0, #-4]
 8016c8c:	2a03      	cmp	r2, #3
 8016c8e:	d801      	bhi.n	8016c94 <on_full_input_buffer+0x44>
 8016c90:	2001      	movs	r0, #1
 8016c92:	bd70      	pop	{r4, r5, r6, pc}
 8016c94:	3308      	adds	r3, #8
 8016c96:	4419      	add	r1, r3
 8016c98:	4628      	mov	r0, r5
 8016c9a:	692b      	ldr	r3, [r5, #16]
 8016c9c:	3a04      	subs	r2, #4
 8016c9e:	f7f4 fa4f 	bl	800b140 <ucdr_init_buffer_origin>
 8016ca2:	4628      	mov	r0, r5
 8016ca4:	4902      	ldr	r1, [pc, #8]	@ (8016cb0 <on_full_input_buffer+0x60>)
 8016ca6:	4622      	mov	r2, r4
 8016ca8:	f7f4 fa26 	bl	800b0f8 <ucdr_set_on_full_buffer_callback>
 8016cac:	2000      	movs	r0, #0
 8016cae:	bd70      	pop	{r4, r5, r6, pc}
 8016cb0:	08016c51 	.word	0x08016c51

08016cb4 <uxr_init_input_reliable_stream>:
 8016cb4:	b500      	push	{lr}
 8016cb6:	e9c0 1200 	strd	r1, r2, [r0]
 8016cba:	f04f 0e00 	mov.w	lr, #0
 8016cbe:	9a01      	ldr	r2, [sp, #4]
 8016cc0:	8103      	strh	r3, [r0, #8]
 8016cc2:	6102      	str	r2, [r0, #16]
 8016cc4:	f880 e014 	strb.w	lr, [r0, #20]
 8016cc8:	b1d3      	cbz	r3, 8016d00 <uxr_init_input_reliable_stream+0x4c>
 8016cca:	f8c1 e000 	str.w	lr, [r1]
 8016cce:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8016cd2:	f1bc 0f01 	cmp.w	ip, #1
 8016cd6:	d913      	bls.n	8016d00 <uxr_init_input_reliable_stream+0x4c>
 8016cd8:	2301      	movs	r3, #1
 8016cda:	fbb3 f1fc 	udiv	r1, r3, ip
 8016cde:	fb0c 3111 	mls	r1, ip, r1, r3
 8016ce2:	b289      	uxth	r1, r1
 8016ce4:	6842      	ldr	r2, [r0, #4]
 8016ce6:	fbb2 f2fc 	udiv	r2, r2, ip
 8016cea:	fb01 f202 	mul.w	r2, r1, r2
 8016cee:	6801      	ldr	r1, [r0, #0]
 8016cf0:	f841 e002 	str.w	lr, [r1, r2]
 8016cf4:	3301      	adds	r3, #1
 8016cf6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8016cfa:	b29b      	uxth	r3, r3
 8016cfc:	459c      	cmp	ip, r3
 8016cfe:	d8ec      	bhi.n	8016cda <uxr_init_input_reliable_stream+0x26>
 8016d00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016d04:	60c3      	str	r3, [r0, #12]
 8016d06:	f85d fb04 	ldr.w	pc, [sp], #4
 8016d0a:	bf00      	nop

08016d0c <uxr_reset_input_reliable_stream>:
 8016d0c:	8901      	ldrh	r1, [r0, #8]
 8016d0e:	b1e9      	cbz	r1, 8016d4c <uxr_reset_input_reliable_stream+0x40>
 8016d10:	f04f 0c00 	mov.w	ip, #0
 8016d14:	b500      	push	{lr}
 8016d16:	4663      	mov	r3, ip
 8016d18:	46e6      	mov	lr, ip
 8016d1a:	fbb3 f2f1 	udiv	r2, r3, r1
 8016d1e:	fb01 3312 	mls	r3, r1, r2, r3
 8016d22:	b29b      	uxth	r3, r3
 8016d24:	6842      	ldr	r2, [r0, #4]
 8016d26:	fbb2 f2f1 	udiv	r2, r2, r1
 8016d2a:	fb03 f202 	mul.w	r2, r3, r2
 8016d2e:	6803      	ldr	r3, [r0, #0]
 8016d30:	f843 e002 	str.w	lr, [r3, r2]
 8016d34:	f10c 0c01 	add.w	ip, ip, #1
 8016d38:	8901      	ldrh	r1, [r0, #8]
 8016d3a:	fa1f f38c 	uxth.w	r3, ip
 8016d3e:	4299      	cmp	r1, r3
 8016d40:	d8eb      	bhi.n	8016d1a <uxr_reset_input_reliable_stream+0xe>
 8016d42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016d46:	60c3      	str	r3, [r0, #12]
 8016d48:	f85d fb04 	ldr.w	pc, [sp], #4
 8016d4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016d50:	60c3      	str	r3, [r0, #12]
 8016d52:	4770      	bx	lr

08016d54 <uxr_receive_reliable_message>:
 8016d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d58:	4604      	mov	r4, r0
 8016d5a:	460d      	mov	r5, r1
 8016d5c:	8901      	ldrh	r1, [r0, #8]
 8016d5e:	8980      	ldrh	r0, [r0, #12]
 8016d60:	4690      	mov	r8, r2
 8016d62:	461f      	mov	r7, r3
 8016d64:	f000 fdc2 	bl	80178ec <uxr_seq_num_add>
 8016d68:	4629      	mov	r1, r5
 8016d6a:	4606      	mov	r6, r0
 8016d6c:	89a0      	ldrh	r0, [r4, #12]
 8016d6e:	f000 fdc5 	bl	80178fc <uxr_seq_num_cmp>
 8016d72:	2800      	cmp	r0, #0
 8016d74:	db0a      	blt.n	8016d8c <uxr_receive_reliable_message+0x38>
 8016d76:	2600      	movs	r6, #0
 8016d78:	89e0      	ldrh	r0, [r4, #14]
 8016d7a:	4629      	mov	r1, r5
 8016d7c:	f000 fdbe 	bl	80178fc <uxr_seq_num_cmp>
 8016d80:	2800      	cmp	r0, #0
 8016d82:	bfb8      	it	lt
 8016d84:	81e5      	strhlt	r5, [r4, #14]
 8016d86:	4630      	mov	r0, r6
 8016d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d8c:	4630      	mov	r0, r6
 8016d8e:	4629      	mov	r1, r5
 8016d90:	f000 fdb4 	bl	80178fc <uxr_seq_num_cmp>
 8016d94:	2800      	cmp	r0, #0
 8016d96:	dbee      	blt.n	8016d76 <uxr_receive_reliable_message+0x22>
 8016d98:	6923      	ldr	r3, [r4, #16]
 8016d9a:	4640      	mov	r0, r8
 8016d9c:	4798      	blx	r3
 8016d9e:	2101      	movs	r1, #1
 8016da0:	4606      	mov	r6, r0
 8016da2:	89a0      	ldrh	r0, [r4, #12]
 8016da4:	f000 fda2 	bl	80178ec <uxr_seq_num_add>
 8016da8:	b90e      	cbnz	r6, 8016dae <uxr_receive_reliable_message+0x5a>
 8016daa:	4285      	cmp	r5, r0
 8016dac:	d046      	beq.n	8016e3c <uxr_receive_reliable_message+0xe8>
 8016dae:	8921      	ldrh	r1, [r4, #8]
 8016db0:	fbb5 f2f1 	udiv	r2, r5, r1
 8016db4:	fb01 5212 	mls	r2, r1, r2, r5
 8016db8:	b292      	uxth	r2, r2
 8016dba:	6863      	ldr	r3, [r4, #4]
 8016dbc:	6820      	ldr	r0, [r4, #0]
 8016dbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8016dc2:	fb02 f303 	mul.w	r3, r2, r3
 8016dc6:	3304      	adds	r3, #4
 8016dc8:	4418      	add	r0, r3
 8016dca:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8016dce:	2b00      	cmp	r3, #0
 8016dd0:	d1d1      	bne.n	8016d76 <uxr_receive_reliable_message+0x22>
 8016dd2:	4641      	mov	r1, r8
 8016dd4:	463a      	mov	r2, r7
 8016dd6:	f003 f840 	bl	8019e5a <memcpy>
 8016dda:	8921      	ldrh	r1, [r4, #8]
 8016ddc:	fbb5 f2f1 	udiv	r2, r5, r1
 8016de0:	fb01 5212 	mls	r2, r1, r2, r5
 8016de4:	b292      	uxth	r2, r2
 8016de6:	6863      	ldr	r3, [r4, #4]
 8016de8:	fbb3 f3f1 	udiv	r3, r3, r1
 8016dec:	fb02 f303 	mul.w	r3, r2, r3
 8016df0:	6822      	ldr	r2, [r4, #0]
 8016df2:	50d7      	str	r7, [r2, r3]
 8016df4:	9a06      	ldr	r2, [sp, #24]
 8016df6:	2301      	movs	r3, #1
 8016df8:	7013      	strb	r3, [r2, #0]
 8016dfa:	2e00      	cmp	r6, #0
 8016dfc:	d0bb      	beq.n	8016d76 <uxr_receive_reliable_message+0x22>
 8016dfe:	89a6      	ldrh	r6, [r4, #12]
 8016e00:	2101      	movs	r1, #1
 8016e02:	4630      	mov	r0, r6
 8016e04:	f000 fd72 	bl	80178ec <uxr_seq_num_add>
 8016e08:	8921      	ldrh	r1, [r4, #8]
 8016e0a:	fbb0 f2f1 	udiv	r2, r0, r1
 8016e0e:	fb01 0212 	mls	r2, r1, r2, r0
 8016e12:	b292      	uxth	r2, r2
 8016e14:	6863      	ldr	r3, [r4, #4]
 8016e16:	fbb3 f3f1 	udiv	r3, r3, r1
 8016e1a:	4606      	mov	r6, r0
 8016e1c:	fb02 f303 	mul.w	r3, r2, r3
 8016e20:	6820      	ldr	r0, [r4, #0]
 8016e22:	3304      	adds	r3, #4
 8016e24:	4418      	add	r0, r3
 8016e26:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8016e2a:	2b00      	cmp	r3, #0
 8016e2c:	d0a3      	beq.n	8016d76 <uxr_receive_reliable_message+0x22>
 8016e2e:	6923      	ldr	r3, [r4, #16]
 8016e30:	4798      	blx	r3
 8016e32:	2802      	cmp	r0, #2
 8016e34:	d005      	beq.n	8016e42 <uxr_receive_reliable_message+0xee>
 8016e36:	2801      	cmp	r0, #1
 8016e38:	d0e2      	beq.n	8016e00 <uxr_receive_reliable_message+0xac>
 8016e3a:	e79c      	b.n	8016d76 <uxr_receive_reliable_message+0x22>
 8016e3c:	9b06      	ldr	r3, [sp, #24]
 8016e3e:	81a5      	strh	r5, [r4, #12]
 8016e40:	701e      	strb	r6, [r3, #0]
 8016e42:	2601      	movs	r6, #1
 8016e44:	e798      	b.n	8016d78 <uxr_receive_reliable_message+0x24>
 8016e46:	bf00      	nop

08016e48 <uxr_next_input_reliable_buffer_available>:
 8016e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e4c:	4604      	mov	r4, r0
 8016e4e:	460f      	mov	r7, r1
 8016e50:	8980      	ldrh	r0, [r0, #12]
 8016e52:	2101      	movs	r1, #1
 8016e54:	4690      	mov	r8, r2
 8016e56:	f000 fd49 	bl	80178ec <uxr_seq_num_add>
 8016e5a:	8921      	ldrh	r1, [r4, #8]
 8016e5c:	fbb0 f2f1 	udiv	r2, r0, r1
 8016e60:	fb01 0212 	mls	r2, r1, r2, r0
 8016e64:	b292      	uxth	r2, r2
 8016e66:	6863      	ldr	r3, [r4, #4]
 8016e68:	6826      	ldr	r6, [r4, #0]
 8016e6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8016e6e:	fb02 f303 	mul.w	r3, r2, r3
 8016e72:	3304      	adds	r3, #4
 8016e74:	441e      	add	r6, r3
 8016e76:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8016e7a:	f1b9 0f00 	cmp.w	r9, #0
 8016e7e:	d023      	beq.n	8016ec8 <uxr_next_input_reliable_buffer_available+0x80>
 8016e80:	6923      	ldr	r3, [r4, #16]
 8016e82:	4605      	mov	r5, r0
 8016e84:	4630      	mov	r0, r6
 8016e86:	4798      	blx	r3
 8016e88:	4682      	mov	sl, r0
 8016e8a:	b300      	cbz	r0, 8016ece <uxr_next_input_reliable_buffer_available+0x86>
 8016e8c:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8016e90:	2101      	movs	r1, #1
 8016e92:	4650      	mov	r0, sl
 8016e94:	f000 fd2a 	bl	80178ec <uxr_seq_num_add>
 8016e98:	8921      	ldrh	r1, [r4, #8]
 8016e9a:	fbb0 f2f1 	udiv	r2, r0, r1
 8016e9e:	4682      	mov	sl, r0
 8016ea0:	fb01 0212 	mls	r2, r1, r2, r0
 8016ea4:	e9d4 0300 	ldrd	r0, r3, [r4]
 8016ea8:	b292      	uxth	r2, r2
 8016eaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8016eae:	fb02 f303 	mul.w	r3, r2, r3
 8016eb2:	3304      	adds	r3, #4
 8016eb4:	4418      	add	r0, r3
 8016eb6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8016eba:	b12b      	cbz	r3, 8016ec8 <uxr_next_input_reliable_buffer_available+0x80>
 8016ebc:	6923      	ldr	r3, [r4, #16]
 8016ebe:	4798      	blx	r3
 8016ec0:	2802      	cmp	r0, #2
 8016ec2:	d01b      	beq.n	8016efc <uxr_next_input_reliable_buffer_available+0xb4>
 8016ec4:	2801      	cmp	r0, #1
 8016ec6:	d0e3      	beq.n	8016e90 <uxr_next_input_reliable_buffer_available+0x48>
 8016ec8:	2000      	movs	r0, #0
 8016eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ece:	464a      	mov	r2, r9
 8016ed0:	4631      	mov	r1, r6
 8016ed2:	4638      	mov	r0, r7
 8016ed4:	f7f4 f93c 	bl	800b150 <ucdr_init_buffer>
 8016ed8:	8921      	ldrh	r1, [r4, #8]
 8016eda:	fbb5 f2f1 	udiv	r2, r5, r1
 8016ede:	fb01 5212 	mls	r2, r1, r2, r5
 8016ee2:	b292      	uxth	r2, r2
 8016ee4:	6863      	ldr	r3, [r4, #4]
 8016ee6:	fbb3 f3f1 	udiv	r3, r3, r1
 8016eea:	fb02 f303 	mul.w	r3, r2, r3
 8016eee:	6822      	ldr	r2, [r4, #0]
 8016ef0:	f842 a003 	str.w	sl, [r2, r3]
 8016ef4:	81a5      	strh	r5, [r4, #12]
 8016ef6:	2001      	movs	r0, #1
 8016ef8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016efc:	eb06 0108 	add.w	r1, r6, r8
 8016f00:	8926      	ldrh	r6, [r4, #8]
 8016f02:	fbb5 f0f6 	udiv	r0, r5, r6
 8016f06:	fb06 5010 	mls	r0, r6, r0, r5
 8016f0a:	b280      	uxth	r0, r0
 8016f0c:	6863      	ldr	r3, [r4, #4]
 8016f0e:	fbb3 f3f6 	udiv	r3, r3, r6
 8016f12:	fb00 f303 	mul.w	r3, r0, r3
 8016f16:	6820      	ldr	r0, [r4, #0]
 8016f18:	2500      	movs	r5, #0
 8016f1a:	50c5      	str	r5, [r0, r3]
 8016f1c:	eba9 0208 	sub.w	r2, r9, r8
 8016f20:	4638      	mov	r0, r7
 8016f22:	f7f4 f915 	bl	800b150 <ucdr_init_buffer>
 8016f26:	4903      	ldr	r1, [pc, #12]	@ (8016f34 <uxr_next_input_reliable_buffer_available+0xec>)
 8016f28:	4622      	mov	r2, r4
 8016f2a:	4638      	mov	r0, r7
 8016f2c:	f7f4 f8e4 	bl	800b0f8 <ucdr_set_on_full_buffer_callback>
 8016f30:	4655      	mov	r5, sl
 8016f32:	e7df      	b.n	8016ef4 <uxr_next_input_reliable_buffer_available+0xac>
 8016f34:	08016c51 	.word	0x08016c51

08016f38 <uxr_process_heartbeat>:
 8016f38:	b538      	push	{r3, r4, r5, lr}
 8016f3a:	4611      	mov	r1, r2
 8016f3c:	4604      	mov	r4, r0
 8016f3e:	89c0      	ldrh	r0, [r0, #14]
 8016f40:	4615      	mov	r5, r2
 8016f42:	f000 fcdb 	bl	80178fc <uxr_seq_num_cmp>
 8016f46:	2800      	cmp	r0, #0
 8016f48:	bfb8      	it	lt
 8016f4a:	81e5      	strhlt	r5, [r4, #14]
 8016f4c:	bd38      	pop	{r3, r4, r5, pc}
 8016f4e:	bf00      	nop

08016f50 <uxr_compute_acknack>:
 8016f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016f54:	8903      	ldrh	r3, [r0, #8]
 8016f56:	8985      	ldrh	r5, [r0, #12]
 8016f58:	4604      	mov	r4, r0
 8016f5a:	460e      	mov	r6, r1
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d048      	beq.n	8016ff2 <uxr_compute_acknack+0xa2>
 8016f60:	4628      	mov	r0, r5
 8016f62:	2701      	movs	r7, #1
 8016f64:	e003      	b.n	8016f6e <uxr_compute_acknack+0x1e>
 8016f66:	4567      	cmp	r7, ip
 8016f68:	d243      	bcs.n	8016ff2 <uxr_compute_acknack+0xa2>
 8016f6a:	89a0      	ldrh	r0, [r4, #12]
 8016f6c:	3701      	adds	r7, #1
 8016f6e:	b2b9      	uxth	r1, r7
 8016f70:	f000 fcbc 	bl	80178ec <uxr_seq_num_add>
 8016f74:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8016f78:	fbb0 f2fc 	udiv	r2, r0, ip
 8016f7c:	e9d4 1300 	ldrd	r1, r3, [r4]
 8016f80:	fb0c 0212 	mls	r2, ip, r2, r0
 8016f84:	b292      	uxth	r2, r2
 8016f86:	fbb3 f3fc 	udiv	r3, r3, ip
 8016f8a:	fb02 f303 	mul.w	r3, r2, r3
 8016f8e:	58cb      	ldr	r3, [r1, r3]
 8016f90:	2b00      	cmp	r3, #0
 8016f92:	d1e8      	bne.n	8016f66 <uxr_compute_acknack+0x16>
 8016f94:	8030      	strh	r0, [r6, #0]
 8016f96:	2101      	movs	r1, #1
 8016f98:	89e5      	ldrh	r5, [r4, #14]
 8016f9a:	f000 fcab 	bl	80178f4 <uxr_seq_num_sub>
 8016f9e:	4601      	mov	r1, r0
 8016fa0:	4628      	mov	r0, r5
 8016fa2:	f000 fca7 	bl	80178f4 <uxr_seq_num_sub>
 8016fa6:	4605      	mov	r5, r0
 8016fa8:	4607      	mov	r7, r0
 8016faa:	b1f8      	cbz	r0, 8016fec <uxr_compute_acknack+0x9c>
 8016fac:	f04f 0900 	mov.w	r9, #0
 8016fb0:	464d      	mov	r5, r9
 8016fb2:	f04f 0801 	mov.w	r8, #1
 8016fb6:	fa1f f189 	uxth.w	r1, r9
 8016fba:	8830      	ldrh	r0, [r6, #0]
 8016fbc:	f000 fc96 	bl	80178ec <uxr_seq_num_add>
 8016fc0:	8921      	ldrh	r1, [r4, #8]
 8016fc2:	fbb0 f3f1 	udiv	r3, r0, r1
 8016fc6:	fb03 0011 	mls	r0, r3, r1, r0
 8016fca:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016fce:	b280      	uxth	r0, r0
 8016fd0:	fbb3 f3f1 	udiv	r3, r3, r1
 8016fd4:	fb00 f303 	mul.w	r3, r0, r3
 8016fd8:	fa08 f109 	lsl.w	r1, r8, r9
 8016fdc:	58d3      	ldr	r3, [r2, r3]
 8016fde:	f109 0901 	add.w	r9, r9, #1
 8016fe2:	b90b      	cbnz	r3, 8016fe8 <uxr_compute_acknack+0x98>
 8016fe4:	4329      	orrs	r1, r5
 8016fe6:	b28d      	uxth	r5, r1
 8016fe8:	454f      	cmp	r7, r9
 8016fea:	d1e4      	bne.n	8016fb6 <uxr_compute_acknack+0x66>
 8016fec:	4628      	mov	r0, r5
 8016fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016ff2:	4628      	mov	r0, r5
 8016ff4:	e7ce      	b.n	8016f94 <uxr_compute_acknack+0x44>
 8016ff6:	bf00      	nop

08016ff8 <uxr_init_output_best_effort_stream>:
 8016ff8:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8016ffc:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8017000:	6001      	str	r1, [r0, #0]
 8017002:	7303      	strb	r3, [r0, #12]
 8017004:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8017008:	4770      	bx	lr
 801700a:	bf00      	nop

0801700c <uxr_reset_output_best_effort_stream>:
 801700c:	7b02      	ldrb	r2, [r0, #12]
 801700e:	6042      	str	r2, [r0, #4]
 8017010:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017014:	81c3      	strh	r3, [r0, #14]
 8017016:	4770      	bx	lr

08017018 <uxr_prepare_best_effort_buffer_to_write>:
 8017018:	b5f0      	push	{r4, r5, r6, r7, lr}
 801701a:	4604      	mov	r4, r0
 801701c:	b083      	sub	sp, #12
 801701e:	6840      	ldr	r0, [r0, #4]
 8017020:	460d      	mov	r5, r1
 8017022:	4616      	mov	r6, r2
 8017024:	f7f8 fc9a 	bl	800f95c <uxr_submessage_padding>
 8017028:	6863      	ldr	r3, [r4, #4]
 801702a:	4418      	add	r0, r3
 801702c:	68a3      	ldr	r3, [r4, #8]
 801702e:	1942      	adds	r2, r0, r5
 8017030:	4293      	cmp	r3, r2
 8017032:	bf2c      	ite	cs
 8017034:	2701      	movcs	r7, #1
 8017036:	2700      	movcc	r7, #0
 8017038:	d202      	bcs.n	8017040 <uxr_prepare_best_effort_buffer_to_write+0x28>
 801703a:	4638      	mov	r0, r7
 801703c:	b003      	add	sp, #12
 801703e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017040:	9000      	str	r0, [sp, #0]
 8017042:	6821      	ldr	r1, [r4, #0]
 8017044:	4630      	mov	r0, r6
 8017046:	2300      	movs	r3, #0
 8017048:	f7f4 f870 	bl	800b12c <ucdr_init_buffer_origin_offset>
 801704c:	6863      	ldr	r3, [r4, #4]
 801704e:	4638      	mov	r0, r7
 8017050:	442b      	add	r3, r5
 8017052:	6063      	str	r3, [r4, #4]
 8017054:	b003      	add	sp, #12
 8017056:	bdf0      	pop	{r4, r5, r6, r7, pc}

08017058 <uxr_prepare_best_effort_buffer_to_send>:
 8017058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801705c:	4604      	mov	r4, r0
 801705e:	461d      	mov	r5, r3
 8017060:	6840      	ldr	r0, [r0, #4]
 8017062:	7b23      	ldrb	r3, [r4, #12]
 8017064:	4298      	cmp	r0, r3
 8017066:	bf8c      	ite	hi
 8017068:	2601      	movhi	r6, #1
 801706a:	2600      	movls	r6, #0
 801706c:	d802      	bhi.n	8017074 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 801706e:	4630      	mov	r0, r6
 8017070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017074:	4688      	mov	r8, r1
 8017076:	89e0      	ldrh	r0, [r4, #14]
 8017078:	2101      	movs	r1, #1
 801707a:	4617      	mov	r7, r2
 801707c:	f000 fc36 	bl	80178ec <uxr_seq_num_add>
 8017080:	6823      	ldr	r3, [r4, #0]
 8017082:	81e0      	strh	r0, [r4, #14]
 8017084:	8028      	strh	r0, [r5, #0]
 8017086:	f8c8 3000 	str.w	r3, [r8]
 801708a:	6863      	ldr	r3, [r4, #4]
 801708c:	603b      	str	r3, [r7, #0]
 801708e:	7b23      	ldrb	r3, [r4, #12]
 8017090:	6063      	str	r3, [r4, #4]
 8017092:	4630      	mov	r0, r6
 8017094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017098 <on_full_output_buffer>:
 8017098:	b538      	push	{r3, r4, r5, lr}
 801709a:	460c      	mov	r4, r1
 801709c:	6803      	ldr	r3, [r0, #0]
 801709e:	6809      	ldr	r1, [r1, #0]
 80170a0:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80170a4:	6862      	ldr	r2, [r4, #4]
 80170a6:	fbb2 f2fc 	udiv	r2, r2, ip
 80170aa:	1a5b      	subs	r3, r3, r1
 80170ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80170b0:	3301      	adds	r3, #1
 80170b2:	b29b      	uxth	r3, r3
 80170b4:	fbb3 fefc 	udiv	lr, r3, ip
 80170b8:	fb0c 331e 	mls	r3, ip, lr, r3
 80170bc:	b29b      	uxth	r3, r3
 80170be:	fb02 f303 	mul.w	r3, r2, r3
 80170c2:	f894 c00c 	ldrb.w	ip, [r4, #12]
 80170c6:	58ca      	ldr	r2, [r1, r3]
 80170c8:	4463      	add	r3, ip
 80170ca:	eba2 020c 	sub.w	r2, r2, ip
 80170ce:	3308      	adds	r3, #8
 80170d0:	4605      	mov	r5, r0
 80170d2:	4419      	add	r1, r3
 80170d4:	3a04      	subs	r2, #4
 80170d6:	6903      	ldr	r3, [r0, #16]
 80170d8:	f7f4 f832 	bl	800b140 <ucdr_init_buffer_origin>
 80170dc:	4628      	mov	r0, r5
 80170de:	4903      	ldr	r1, [pc, #12]	@ (80170ec <on_full_output_buffer+0x54>)
 80170e0:	4622      	mov	r2, r4
 80170e2:	f7f4 f809 	bl	800b0f8 <ucdr_set_on_full_buffer_callback>
 80170e6:	2000      	movs	r0, #0
 80170e8:	bd38      	pop	{r3, r4, r5, pc}
 80170ea:	bf00      	nop
 80170ec:	08017099 	.word	0x08017099

080170f0 <uxr_init_output_reliable_stream>:
 80170f0:	b410      	push	{r4}
 80170f2:	f89d c004 	ldrb.w	ip, [sp, #4]
 80170f6:	8103      	strh	r3, [r0, #8]
 80170f8:	e9c0 1200 	strd	r1, r2, [r0]
 80170fc:	f880 c00c 	strb.w	ip, [r0, #12]
 8017100:	b1d3      	cbz	r3, 8017138 <uxr_init_output_reliable_stream+0x48>
 8017102:	f8c1 c000 	str.w	ip, [r1]
 8017106:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801710a:	f1bc 0f01 	cmp.w	ip, #1
 801710e:	d913      	bls.n	8017138 <uxr_init_output_reliable_stream+0x48>
 8017110:	2301      	movs	r3, #1
 8017112:	fbb3 f1fc 	udiv	r1, r3, ip
 8017116:	fb0c 3111 	mls	r1, ip, r1, r3
 801711a:	b289      	uxth	r1, r1
 801711c:	6842      	ldr	r2, [r0, #4]
 801711e:	6804      	ldr	r4, [r0, #0]
 8017120:	fbb2 f2fc 	udiv	r2, r2, ip
 8017124:	fb01 f202 	mul.w	r2, r1, r2
 8017128:	7b01      	ldrb	r1, [r0, #12]
 801712a:	50a1      	str	r1, [r4, r2]
 801712c:	3301      	adds	r3, #1
 801712e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017132:	b29b      	uxth	r3, r3
 8017134:	459c      	cmp	ip, r3
 8017136:	d8ec      	bhi.n	8017112 <uxr_init_output_reliable_stream+0x22>
 8017138:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801713c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8017140:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8017144:	4905      	ldr	r1, [pc, #20]	@ (801715c <uxr_init_output_reliable_stream+0x6c>)
 8017146:	f85d 4b04 	ldr.w	r4, [sp], #4
 801714a:	f8c0 100e 	str.w	r1, [r0, #14]
 801714e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017152:	2300      	movs	r3, #0
 8017154:	8242      	strh	r2, [r0, #18]
 8017156:	8403      	strh	r3, [r0, #32]
 8017158:	4770      	bx	lr
 801715a:	bf00      	nop
 801715c:	ffff0000 	.word	0xffff0000

08017160 <uxr_reset_output_reliable_stream>:
 8017160:	8901      	ldrh	r1, [r0, #8]
 8017162:	b1b1      	cbz	r1, 8017192 <uxr_reset_output_reliable_stream+0x32>
 8017164:	f04f 0c00 	mov.w	ip, #0
 8017168:	4663      	mov	r3, ip
 801716a:	fbb3 f2f1 	udiv	r2, r3, r1
 801716e:	fb01 3312 	mls	r3, r1, r2, r3
 8017172:	b29b      	uxth	r3, r3
 8017174:	6842      	ldr	r2, [r0, #4]
 8017176:	fbb2 f2f1 	udiv	r2, r2, r1
 801717a:	6801      	ldr	r1, [r0, #0]
 801717c:	fb03 f202 	mul.w	r2, r3, r2
 8017180:	7b03      	ldrb	r3, [r0, #12]
 8017182:	508b      	str	r3, [r1, r2]
 8017184:	f10c 0c01 	add.w	ip, ip, #1
 8017188:	8901      	ldrh	r1, [r0, #8]
 801718a:	fa1f f38c 	uxth.w	r3, ip
 801718e:	4299      	cmp	r1, r3
 8017190:	d8eb      	bhi.n	801716a <uxr_reset_output_reliable_stream+0xa>
 8017192:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8017196:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801719a:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801719e:	4904      	ldr	r1, [pc, #16]	@ (80171b0 <uxr_reset_output_reliable_stream+0x50>)
 80171a0:	f8c0 100e 	str.w	r1, [r0, #14]
 80171a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80171a8:	2300      	movs	r3, #0
 80171aa:	8242      	strh	r2, [r0, #18]
 80171ac:	8403      	strh	r3, [r0, #32]
 80171ae:	4770      	bx	lr
 80171b0:	ffff0000 	.word	0xffff0000

080171b4 <uxr_prepare_reliable_buffer_to_write>:
 80171b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171b8:	4604      	mov	r4, r0
 80171ba:	b091      	sub	sp, #68	@ 0x44
 80171bc:	8900      	ldrh	r0, [r0, #8]
 80171be:	89e7      	ldrh	r7, [r4, #14]
 80171c0:	6823      	ldr	r3, [r4, #0]
 80171c2:	9204      	str	r2, [sp, #16]
 80171c4:	fbb7 f2f0 	udiv	r2, r7, r0
 80171c8:	fb00 7212 	mls	r2, r0, r2, r7
 80171cc:	b292      	uxth	r2, r2
 80171ce:	6865      	ldr	r5, [r4, #4]
 80171d0:	fbb5 f5f0 	udiv	r5, r5, r0
 80171d4:	fb05 3202 	mla	r2, r5, r2, r3
 80171d8:	3204      	adds	r2, #4
 80171da:	f852 ac04 	ldr.w	sl, [r2, #-4]
 80171de:	f894 b00c 	ldrb.w	fp, [r4, #12]
 80171e2:	9203      	str	r2, [sp, #12]
 80171e4:	4688      	mov	r8, r1
 80171e6:	f1a5 0904 	sub.w	r9, r5, #4
 80171ea:	2800      	cmp	r0, #0
 80171ec:	f000 8143 	beq.w	8017476 <uxr_prepare_reliable_buffer_to_write+0x2c2>
 80171f0:	2100      	movs	r1, #0
 80171f2:	460e      	mov	r6, r1
 80171f4:	b28a      	uxth	r2, r1
 80171f6:	fbb2 fcf0 	udiv	ip, r2, r0
 80171fa:	fb00 221c 	mls	r2, r0, ip, r2
 80171fe:	b292      	uxth	r2, r2
 8017200:	fb05 f202 	mul.w	r2, r5, r2
 8017204:	3101      	adds	r1, #1
 8017206:	589a      	ldr	r2, [r3, r2]
 8017208:	455a      	cmp	r2, fp
 801720a:	bf04      	itt	eq
 801720c:	3601      	addeq	r6, #1
 801720e:	b2b6      	uxtheq	r6, r6
 8017210:	4281      	cmp	r1, r0
 8017212:	d1ef      	bne.n	80171f4 <uxr_prepare_reliable_buffer_to_write+0x40>
 8017214:	4650      	mov	r0, sl
 8017216:	2104      	movs	r1, #4
 8017218:	9605      	str	r6, [sp, #20]
 801721a:	f7f3 ff9d 	bl	800b158 <ucdr_alignment>
 801721e:	4482      	add	sl, r0
 8017220:	eb0a 0208 	add.w	r2, sl, r8
 8017224:	454a      	cmp	r2, r9
 8017226:	f240 80ca 	bls.w	80173be <uxr_prepare_reliable_buffer_to_write+0x20a>
 801722a:	7b22      	ldrb	r2, [r4, #12]
 801722c:	4442      	add	r2, r8
 801722e:	454a      	cmp	r2, r9
 8017230:	f240 80b2 	bls.w	8017398 <uxr_prepare_reliable_buffer_to_write+0x1e4>
 8017234:	f5cb 427f 	rsb	r2, fp, #65280	@ 0xff00
 8017238:	32fc      	adds	r2, #252	@ 0xfc
 801723a:	fa1f f389 	uxth.w	r3, r9
 801723e:	441a      	add	r2, r3
 8017240:	b292      	uxth	r2, r2
 8017242:	fb06 fb02 	mul.w	fp, r6, r2
 8017246:	45c3      	cmp	fp, r8
 8017248:	9205      	str	r2, [sp, #20]
 801724a:	9206      	str	r2, [sp, #24]
 801724c:	f0c0 80b3 	bcc.w	80173b6 <uxr_prepare_reliable_buffer_to_write+0x202>
 8017250:	f10a 0204 	add.w	r2, sl, #4
 8017254:	454a      	cmp	r2, r9
 8017256:	f080 80db 	bcs.w	8017410 <uxr_prepare_reliable_buffer_to_write+0x25c>
 801725a:	f1a3 0b04 	sub.w	fp, r3, #4
 801725e:	ebab 0b0a 	sub.w	fp, fp, sl
 8017262:	9b05      	ldr	r3, [sp, #20]
 8017264:	fa1f fb8b 	uxth.w	fp, fp
 8017268:	eba8 080b 	sub.w	r8, r8, fp
 801726c:	fbb8 fcf3 	udiv	ip, r8, r3
 8017270:	fb03 831c 	mls	r3, r3, ip, r8
 8017274:	fa1f fc8c 	uxth.w	ip, ip
 8017278:	2b00      	cmp	r3, #0
 801727a:	f040 80c1 	bne.w	8017400 <uxr_prepare_reliable_buffer_to_write+0x24c>
 801727e:	45b4      	cmp	ip, r6
 8017280:	f200 8099 	bhi.w	80173b6 <uxr_prepare_reliable_buffer_to_write+0x202>
 8017284:	f10d 0820 	add.w	r8, sp, #32
 8017288:	f1bc 0f00 	cmp.w	ip, #0
 801728c:	d040      	beq.n	8017310 <uxr_prepare_reliable_buffer_to_write+0x15c>
 801728e:	f8cd a01c 	str.w	sl, [sp, #28]
 8017292:	2600      	movs	r6, #0
 8017294:	f8dd a014 	ldr.w	sl, [sp, #20]
 8017298:	9505      	str	r5, [sp, #20]
 801729a:	f10d 0820 	add.w	r8, sp, #32
 801729e:	4665      	mov	r5, ip
 80172a0:	e000      	b.n	80172a4 <uxr_prepare_reliable_buffer_to_write+0xf0>
 80172a2:	46d3      	mov	fp, sl
 80172a4:	8921      	ldrh	r1, [r4, #8]
 80172a6:	fbb7 f2f1 	udiv	r2, r7, r1
 80172aa:	fb01 7212 	mls	r2, r1, r2, r7
 80172ae:	b292      	uxth	r2, r2
 80172b0:	6863      	ldr	r3, [r4, #4]
 80172b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80172b6:	6821      	ldr	r1, [r4, #0]
 80172b8:	fb02 f303 	mul.w	r3, r2, r3
 80172bc:	3304      	adds	r3, #4
 80172be:	4419      	add	r1, r3
 80172c0:	4640      	mov	r0, r8
 80172c2:	f851 2c04 	ldr.w	r2, [r1, #-4]
 80172c6:	9200      	str	r2, [sp, #0]
 80172c8:	2300      	movs	r3, #0
 80172ca:	464a      	mov	r2, r9
 80172cc:	f7f3 ff2e 	bl	800b12c <ucdr_init_buffer_origin_offset>
 80172d0:	465a      	mov	r2, fp
 80172d2:	2300      	movs	r3, #0
 80172d4:	210d      	movs	r1, #13
 80172d6:	4640      	mov	r0, r8
 80172d8:	f7f8 fb00 	bl	800f8dc <uxr_buffer_submessage_header>
 80172dc:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80172e0:	fbb7 f2fc 	udiv	r2, r7, ip
 80172e4:	fb0c 7212 	mls	r2, ip, r2, r7
 80172e8:	b292      	uxth	r2, r2
 80172ea:	6863      	ldr	r3, [r4, #4]
 80172ec:	fbb3 f3fc 	udiv	r3, r3, ip
 80172f0:	fb02 f303 	mul.w	r3, r2, r3
 80172f4:	6822      	ldr	r2, [r4, #0]
 80172f6:	4638      	mov	r0, r7
 80172f8:	f842 9003 	str.w	r9, [r2, r3]
 80172fc:	2101      	movs	r1, #1
 80172fe:	f000 faf5 	bl	80178ec <uxr_seq_num_add>
 8017302:	3601      	adds	r6, #1
 8017304:	42ae      	cmp	r6, r5
 8017306:	4607      	mov	r7, r0
 8017308:	d1cb      	bne.n	80172a2 <uxr_prepare_reliable_buffer_to_write+0xee>
 801730a:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801730e:	9d05      	ldr	r5, [sp, #20]
 8017310:	8920      	ldrh	r0, [r4, #8]
 8017312:	fbb7 f1f0 	udiv	r1, r7, r0
 8017316:	fb00 7111 	mls	r1, r0, r1, r7
 801731a:	b289      	uxth	r1, r1
 801731c:	6863      	ldr	r3, [r4, #4]
 801731e:	fbb3 f3f0 	udiv	r3, r3, r0
 8017322:	fb01 f303 	mul.w	r3, r1, r3
 8017326:	6821      	ldr	r1, [r4, #0]
 8017328:	3304      	adds	r3, #4
 801732a:	4419      	add	r1, r3
 801732c:	464a      	mov	r2, r9
 801732e:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8017332:	9000      	str	r0, [sp, #0]
 8017334:	2300      	movs	r3, #0
 8017336:	4640      	mov	r0, r8
 8017338:	f7f3 fef8 	bl	800b12c <ucdr_init_buffer_origin_offset>
 801733c:	4640      	mov	r0, r8
 801733e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8017342:	2302      	movs	r3, #2
 8017344:	fa1f f288 	uxth.w	r2, r8
 8017348:	210d      	movs	r1, #13
 801734a:	f7f8 fac7 	bl	800f8dc <uxr_buffer_submessage_header>
 801734e:	8926      	ldrh	r6, [r4, #8]
 8017350:	9b03      	ldr	r3, [sp, #12]
 8017352:	7b20      	ldrb	r0, [r4, #12]
 8017354:	f1a5 0208 	sub.w	r2, r5, #8
 8017358:	f10a 0104 	add.w	r1, sl, #4
 801735c:	fbb7 f5f6 	udiv	r5, r7, r6
 8017360:	fb06 7515 	mls	r5, r6, r5, r7
 8017364:	440b      	add	r3, r1
 8017366:	b2ad      	uxth	r5, r5
 8017368:	4619      	mov	r1, r3
 801736a:	3004      	adds	r0, #4
 801736c:	6863      	ldr	r3, [r4, #4]
 801736e:	fbb3 f3f6 	udiv	r3, r3, r6
 8017372:	fb05 f303 	mul.w	r3, r5, r3
 8017376:	6825      	ldr	r5, [r4, #0]
 8017378:	4440      	add	r0, r8
 801737a:	50e8      	str	r0, [r5, r3]
 801737c:	9d04      	ldr	r5, [sp, #16]
 801737e:	eba2 020a 	sub.w	r2, r2, sl
 8017382:	4628      	mov	r0, r5
 8017384:	f7f3 fee4 	bl	800b150 <ucdr_init_buffer>
 8017388:	493c      	ldr	r1, [pc, #240]	@ (801747c <uxr_prepare_reliable_buffer_to_write+0x2c8>)
 801738a:	4622      	mov	r2, r4
 801738c:	4628      	mov	r0, r5
 801738e:	f7f3 feb3 	bl	800b0f8 <ucdr_set_on_full_buffer_callback>
 8017392:	81e7      	strh	r7, [r4, #14]
 8017394:	2001      	movs	r0, #1
 8017396:	e00f      	b.n	80173b8 <uxr_prepare_reliable_buffer_to_write+0x204>
 8017398:	2101      	movs	r1, #1
 801739a:	89e0      	ldrh	r0, [r4, #14]
 801739c:	f000 faa6 	bl	80178ec <uxr_seq_num_add>
 80173a0:	8921      	ldrh	r1, [r4, #8]
 80173a2:	4605      	mov	r5, r0
 80173a4:	8a60      	ldrh	r0, [r4, #18]
 80173a6:	f000 faa1 	bl	80178ec <uxr_seq_num_add>
 80173aa:	4601      	mov	r1, r0
 80173ac:	4628      	mov	r0, r5
 80173ae:	f000 faa5 	bl	80178fc <uxr_seq_num_cmp>
 80173b2:	2800      	cmp	r0, #0
 80173b4:	dd45      	ble.n	8017442 <uxr_prepare_reliable_buffer_to_write+0x28e>
 80173b6:	2000      	movs	r0, #0
 80173b8:	b011      	add	sp, #68	@ 0x44
 80173ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80173be:	8921      	ldrh	r1, [r4, #8]
 80173c0:	8a60      	ldrh	r0, [r4, #18]
 80173c2:	9205      	str	r2, [sp, #20]
 80173c4:	f000 fa92 	bl	80178ec <uxr_seq_num_add>
 80173c8:	4601      	mov	r1, r0
 80173ca:	4638      	mov	r0, r7
 80173cc:	f000 fa96 	bl	80178fc <uxr_seq_num_cmp>
 80173d0:	2800      	cmp	r0, #0
 80173d2:	9a05      	ldr	r2, [sp, #20]
 80173d4:	dcef      	bgt.n	80173b6 <uxr_prepare_reliable_buffer_to_write+0x202>
 80173d6:	8926      	ldrh	r6, [r4, #8]
 80173d8:	fbb7 f5f6 	udiv	r5, r7, r6
 80173dc:	fb06 7515 	mls	r5, r6, r5, r7
 80173e0:	b2ad      	uxth	r5, r5
 80173e2:	6863      	ldr	r3, [r4, #4]
 80173e4:	6824      	ldr	r4, [r4, #0]
 80173e6:	fbb3 f3f6 	udiv	r3, r3, r6
 80173ea:	fb05 f303 	mul.w	r3, r5, r3
 80173ee:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 80173f2:	50e2      	str	r2, [r4, r3]
 80173f4:	2300      	movs	r3, #0
 80173f6:	f8cd a000 	str.w	sl, [sp]
 80173fa:	f7f3 fe97 	bl	800b12c <ucdr_init_buffer_origin_offset>
 80173fe:	e7c9      	b.n	8017394 <uxr_prepare_reliable_buffer_to_write+0x1e0>
 8017400:	f10c 0c01 	add.w	ip, ip, #1
 8017404:	fa1f fc8c 	uxth.w	ip, ip
 8017408:	45b4      	cmp	ip, r6
 801740a:	9306      	str	r3, [sp, #24]
 801740c:	d8d3      	bhi.n	80173b6 <uxr_prepare_reliable_buffer_to_write+0x202>
 801740e:	e739      	b.n	8017284 <uxr_prepare_reliable_buffer_to_write+0xd0>
 8017410:	4638      	mov	r0, r7
 8017412:	2101      	movs	r1, #1
 8017414:	9307      	str	r3, [sp, #28]
 8017416:	f000 fa69 	bl	80178ec <uxr_seq_num_add>
 801741a:	8921      	ldrh	r1, [r4, #8]
 801741c:	6862      	ldr	r2, [r4, #4]
 801741e:	4607      	mov	r7, r0
 8017420:	fbb0 f0f1 	udiv	r0, r0, r1
 8017424:	fb01 7010 	mls	r0, r1, r0, r7
 8017428:	b280      	uxth	r0, r0
 801742a:	fbb2 f1f1 	udiv	r1, r2, r1
 801742e:	6822      	ldr	r2, [r4, #0]
 8017430:	fb00 f101 	mul.w	r1, r0, r1
 8017434:	3104      	adds	r1, #4
 8017436:	1853      	adds	r3, r2, r1
 8017438:	9303      	str	r3, [sp, #12]
 801743a:	f853 ac04 	ldr.w	sl, [r3, #-4]
 801743e:	9b07      	ldr	r3, [sp, #28]
 8017440:	e70b      	b.n	801725a <uxr_prepare_reliable_buffer_to_write+0xa6>
 8017442:	8921      	ldrh	r1, [r4, #8]
 8017444:	fbb5 f2f1 	udiv	r2, r5, r1
 8017448:	fb01 5212 	mls	r2, r1, r2, r5
 801744c:	b292      	uxth	r2, r2
 801744e:	6863      	ldr	r3, [r4, #4]
 8017450:	fbb3 f3f1 	udiv	r3, r3, r1
 8017454:	6821      	ldr	r1, [r4, #0]
 8017456:	9804      	ldr	r0, [sp, #16]
 8017458:	fb02 f303 	mul.w	r3, r2, r3
 801745c:	3304      	adds	r3, #4
 801745e:	7b22      	ldrb	r2, [r4, #12]
 8017460:	4419      	add	r1, r3
 8017462:	4442      	add	r2, r8
 8017464:	f841 2c04 	str.w	r2, [r1, #-4]
 8017468:	7b23      	ldrb	r3, [r4, #12]
 801746a:	9300      	str	r3, [sp, #0]
 801746c:	2300      	movs	r3, #0
 801746e:	f7f3 fe5d 	bl	800b12c <ucdr_init_buffer_origin_offset>
 8017472:	81e5      	strh	r5, [r4, #14]
 8017474:	e78e      	b.n	8017394 <uxr_prepare_reliable_buffer_to_write+0x1e0>
 8017476:	4606      	mov	r6, r0
 8017478:	e6cc      	b.n	8017214 <uxr_prepare_reliable_buffer_to_write+0x60>
 801747a:	bf00      	nop
 801747c:	08017099 	.word	0x08017099

08017480 <uxr_prepare_next_reliable_buffer_to_send>:
 8017480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017482:	4604      	mov	r4, r0
 8017484:	460f      	mov	r7, r1
 8017486:	8a00      	ldrh	r0, [r0, #16]
 8017488:	2101      	movs	r1, #1
 801748a:	4615      	mov	r5, r2
 801748c:	461e      	mov	r6, r3
 801748e:	f000 fa2d 	bl	80178ec <uxr_seq_num_add>
 8017492:	8030      	strh	r0, [r6, #0]
 8017494:	8922      	ldrh	r2, [r4, #8]
 8017496:	fbb0 f3f2 	udiv	r3, r0, r2
 801749a:	fb02 0c13 	mls	ip, r2, r3, r0
 801749e:	fa1f fc8c 	uxth.w	ip, ip
 80174a2:	6863      	ldr	r3, [r4, #4]
 80174a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80174a8:	fb0c fc03 	mul.w	ip, ip, r3
 80174ac:	6823      	ldr	r3, [r4, #0]
 80174ae:	89e1      	ldrh	r1, [r4, #14]
 80174b0:	f10c 0c04 	add.w	ip, ip, #4
 80174b4:	4463      	add	r3, ip
 80174b6:	603b      	str	r3, [r7, #0]
 80174b8:	6823      	ldr	r3, [r4, #0]
 80174ba:	4463      	add	r3, ip
 80174bc:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80174c0:	602b      	str	r3, [r5, #0]
 80174c2:	f000 fa1b 	bl	80178fc <uxr_seq_num_cmp>
 80174c6:	2800      	cmp	r0, #0
 80174c8:	dd01      	ble.n	80174ce <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 80174ca:	2000      	movs	r0, #0
 80174cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80174ce:	7b23      	ldrb	r3, [r4, #12]
 80174d0:	682a      	ldr	r2, [r5, #0]
 80174d2:	429a      	cmp	r2, r3
 80174d4:	d9f9      	bls.n	80174ca <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 80174d6:	8a61      	ldrh	r1, [r4, #18]
 80174d8:	8a20      	ldrh	r0, [r4, #16]
 80174da:	f000 fa0b 	bl	80178f4 <uxr_seq_num_sub>
 80174de:	8923      	ldrh	r3, [r4, #8]
 80174e0:	4283      	cmp	r3, r0
 80174e2:	d0f2      	beq.n	80174ca <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 80174e4:	8830      	ldrh	r0, [r6, #0]
 80174e6:	89e3      	ldrh	r3, [r4, #14]
 80174e8:	8220      	strh	r0, [r4, #16]
 80174ea:	4298      	cmp	r0, r3
 80174ec:	d001      	beq.n	80174f2 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 80174ee:	2001      	movs	r0, #1
 80174f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80174f2:	2101      	movs	r1, #1
 80174f4:	f000 f9fa 	bl	80178ec <uxr_seq_num_add>
 80174f8:	81e0      	strh	r0, [r4, #14]
 80174fa:	e7f8      	b.n	80174ee <uxr_prepare_next_reliable_buffer_to_send+0x6e>

080174fc <uxr_update_output_stream_heartbeat_timestamp>:
 80174fc:	b570      	push	{r4, r5, r6, lr}
 80174fe:	8a01      	ldrh	r1, [r0, #16]
 8017500:	4604      	mov	r4, r0
 8017502:	8a40      	ldrh	r0, [r0, #18]
 8017504:	4615      	mov	r5, r2
 8017506:	461e      	mov	r6, r3
 8017508:	f000 f9f8 	bl	80178fc <uxr_seq_num_cmp>
 801750c:	2800      	cmp	r0, #0
 801750e:	db07      	blt.n	8017520 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8017510:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8017514:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8017518:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801751c:	2000      	movs	r0, #0
 801751e:	bd70      	pop	{r4, r5, r6, pc}
 8017520:	f894 3020 	ldrb.w	r3, [r4, #32]
 8017524:	b953      	cbnz	r3, 801753c <uxr_update_output_stream_heartbeat_timestamp+0x40>
 8017526:	2301      	movs	r3, #1
 8017528:	f884 3020 	strb.w	r3, [r4, #32]
 801752c:	3564      	adds	r5, #100	@ 0x64
 801752e:	f04f 0000 	mov.w	r0, #0
 8017532:	f146 0600 	adc.w	r6, r6, #0
 8017536:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801753a:	bd70      	pop	{r4, r5, r6, pc}
 801753c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8017540:	428d      	cmp	r5, r1
 8017542:	eb76 0202 	sbcs.w	r2, r6, r2
 8017546:	dbf1      	blt.n	801752c <uxr_update_output_stream_heartbeat_timestamp+0x30>
 8017548:	3301      	adds	r3, #1
 801754a:	3564      	adds	r5, #100	@ 0x64
 801754c:	f884 3020 	strb.w	r3, [r4, #32]
 8017550:	f04f 0001 	mov.w	r0, #1
 8017554:	f146 0600 	adc.w	r6, r6, #0
 8017558:	e7ed      	b.n	8017536 <uxr_update_output_stream_heartbeat_timestamp+0x3a>
 801755a:	bf00      	nop

0801755c <uxr_begin_output_nack_buffer_it>:
 801755c:	8a40      	ldrh	r0, [r0, #18]
 801755e:	4770      	bx	lr

08017560 <uxr_next_reliable_nack_buffer_to_send>:
 8017560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017564:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 8017568:	f1b8 0f00 	cmp.w	r8, #0
 801756c:	d104      	bne.n	8017578 <uxr_next_reliable_nack_buffer_to_send+0x18>
 801756e:	f04f 0800 	mov.w	r8, #0
 8017572:	4640      	mov	r0, r8
 8017574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017578:	4604      	mov	r4, r0
 801757a:	460e      	mov	r6, r1
 801757c:	8818      	ldrh	r0, [r3, #0]
 801757e:	4617      	mov	r7, r2
 8017580:	461d      	mov	r5, r3
 8017582:	e019      	b.n	80175b8 <uxr_next_reliable_nack_buffer_to_send+0x58>
 8017584:	8921      	ldrh	r1, [r4, #8]
 8017586:	8828      	ldrh	r0, [r5, #0]
 8017588:	fbb0 fcf1 	udiv	ip, r0, r1
 801758c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8017590:	fb01 0c1c 	mls	ip, r1, ip, r0
 8017594:	fa1f fc8c 	uxth.w	ip, ip
 8017598:	fbb2 f2f1 	udiv	r2, r2, r1
 801759c:	fb02 fc0c 	mul.w	ip, r2, ip
 80175a0:	f10c 0c04 	add.w	ip, ip, #4
 80175a4:	4463      	add	r3, ip
 80175a6:	6033      	str	r3, [r6, #0]
 80175a8:	6823      	ldr	r3, [r4, #0]
 80175aa:	4463      	add	r3, ip
 80175ac:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80175b0:	603b      	str	r3, [r7, #0]
 80175b2:	7b22      	ldrb	r2, [r4, #12]
 80175b4:	429a      	cmp	r2, r3
 80175b6:	d1dc      	bne.n	8017572 <uxr_next_reliable_nack_buffer_to_send+0x12>
 80175b8:	2101      	movs	r1, #1
 80175ba:	f000 f997 	bl	80178ec <uxr_seq_num_add>
 80175be:	8028      	strh	r0, [r5, #0]
 80175c0:	8a21      	ldrh	r1, [r4, #16]
 80175c2:	f000 f99b 	bl	80178fc <uxr_seq_num_cmp>
 80175c6:	2800      	cmp	r0, #0
 80175c8:	dddc      	ble.n	8017584 <uxr_next_reliable_nack_buffer_to_send+0x24>
 80175ca:	2300      	movs	r3, #0
 80175cc:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
 80175d0:	e7cd      	b.n	801756e <uxr_next_reliable_nack_buffer_to_send+0xe>
 80175d2:	bf00      	nop

080175d4 <uxr_process_acknack>:
 80175d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80175d6:	4604      	mov	r4, r0
 80175d8:	460e      	mov	r6, r1
 80175da:	4610      	mov	r0, r2
 80175dc:	2101      	movs	r1, #1
 80175de:	f000 f989 	bl	80178f4 <uxr_seq_num_sub>
 80175e2:	8a61      	ldrh	r1, [r4, #18]
 80175e4:	f000 f986 	bl	80178f4 <uxr_seq_num_sub>
 80175e8:	b1c0      	cbz	r0, 801761c <uxr_process_acknack+0x48>
 80175ea:	4605      	mov	r5, r0
 80175ec:	2700      	movs	r7, #0
 80175ee:	2101      	movs	r1, #1
 80175f0:	8a60      	ldrh	r0, [r4, #18]
 80175f2:	f000 f97b 	bl	80178ec <uxr_seq_num_add>
 80175f6:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80175fa:	fbb0 f1fc 	udiv	r1, r0, ip
 80175fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017602:	fb0c 0111 	mls	r1, ip, r1, r0
 8017606:	b289      	uxth	r1, r1
 8017608:	3701      	adds	r7, #1
 801760a:	fbb3 f3fc 	udiv	r3, r3, ip
 801760e:	fb01 f303 	mul.w	r3, r1, r3
 8017612:	42bd      	cmp	r5, r7
 8017614:	7b21      	ldrb	r1, [r4, #12]
 8017616:	8260      	strh	r0, [r4, #18]
 8017618:	50d1      	str	r1, [r2, r3]
 801761a:	d1e8      	bne.n	80175ee <uxr_process_acknack+0x1a>
 801761c:	3e00      	subs	r6, #0
 801761e:	f04f 0300 	mov.w	r3, #0
 8017622:	bf18      	it	ne
 8017624:	2601      	movne	r6, #1
 8017626:	f884 3020 	strb.w	r3, [r4, #32]
 801762a:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 801762e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017630 <uxr_is_output_up_to_date>:
 8017630:	8a01      	ldrh	r1, [r0, #16]
 8017632:	8a40      	ldrh	r0, [r0, #18]
 8017634:	b508      	push	{r3, lr}
 8017636:	f000 f961 	bl	80178fc <uxr_seq_num_cmp>
 801763a:	fab0 f080 	clz	r0, r0
 801763e:	0940      	lsrs	r0, r0, #5
 8017640:	bd08      	pop	{r3, pc}
 8017642:	bf00      	nop

08017644 <get_available_free_slots>:
 8017644:	8901      	ldrh	r1, [r0, #8]
 8017646:	b1c1      	cbz	r1, 801767a <get_available_free_slots+0x36>
 8017648:	b530      	push	{r4, r5, lr}
 801764a:	2200      	movs	r2, #0
 801764c:	6843      	ldr	r3, [r0, #4]
 801764e:	6805      	ldr	r5, [r0, #0]
 8017650:	7b04      	ldrb	r4, [r0, #12]
 8017652:	fbb3 fef1 	udiv	lr, r3, r1
 8017656:	4610      	mov	r0, r2
 8017658:	b293      	uxth	r3, r2
 801765a:	fbb3 fcf1 	udiv	ip, r3, r1
 801765e:	fb01 331c 	mls	r3, r1, ip, r3
 8017662:	b29b      	uxth	r3, r3
 8017664:	fb0e f303 	mul.w	r3, lr, r3
 8017668:	3201      	adds	r2, #1
 801766a:	58eb      	ldr	r3, [r5, r3]
 801766c:	429c      	cmp	r4, r3
 801766e:	bf04      	itt	eq
 8017670:	3001      	addeq	r0, #1
 8017672:	b280      	uxtheq	r0, r0
 8017674:	4291      	cmp	r1, r2
 8017676:	d1ef      	bne.n	8017658 <get_available_free_slots+0x14>
 8017678:	bd30      	pop	{r4, r5, pc}
 801767a:	4608      	mov	r0, r1
 801767c:	4770      	bx	lr
 801767e:	bf00      	nop

08017680 <uxr_buffer_request_data>:
 8017680:	b530      	push	{r4, r5, lr}
 8017682:	b095      	sub	sp, #84	@ 0x54
 8017684:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8017688:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 801768a:	f88d 301c 	strb.w	r3, [sp, #28]
 801768e:	2200      	movs	r2, #0
 8017690:	2d00      	cmp	r5, #0
 8017692:	bf14      	ite	ne
 8017694:	2101      	movne	r1, #1
 8017696:	4611      	moveq	r1, r2
 8017698:	4604      	mov	r4, r0
 801769a:	f88d 201d 	strb.w	r2, [sp, #29]
 801769e:	f88d 201e 	strb.w	r2, [sp, #30]
 80176a2:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 80176a6:	d021      	beq.n	80176ec <uxr_buffer_request_data+0x6c>
 80176a8:	682a      	ldr	r2, [r5, #0]
 80176aa:	686b      	ldr	r3, [r5, #4]
 80176ac:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 80176b0:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 80176b4:	2210      	movs	r2, #16
 80176b6:	2308      	movs	r3, #8
 80176b8:	2100      	movs	r1, #0
 80176ba:	e9cd 3100 	strd	r3, r1, [sp]
 80176be:	4620      	mov	r0, r4
 80176c0:	9905      	ldr	r1, [sp, #20]
 80176c2:	ab0c      	add	r3, sp, #48	@ 0x30
 80176c4:	f7f7 fe86 	bl	800f3d4 <uxr_prepare_stream_to_write_submessage>
 80176c8:	b918      	cbnz	r0, 80176d2 <uxr_buffer_request_data+0x52>
 80176ca:	4604      	mov	r4, r0
 80176cc:	4620      	mov	r0, r4
 80176ce:	b015      	add	sp, #84	@ 0x54
 80176d0:	bd30      	pop	{r4, r5, pc}
 80176d2:	9904      	ldr	r1, [sp, #16]
 80176d4:	aa06      	add	r2, sp, #24
 80176d6:	4620      	mov	r0, r4
 80176d8:	f7f7 ffb6 	bl	800f648 <uxr_init_base_object_request>
 80176dc:	a906      	add	r1, sp, #24
 80176de:	4604      	mov	r4, r0
 80176e0:	a80c      	add	r0, sp, #48	@ 0x30
 80176e2:	f7f9 fa6d 	bl	8010bc0 <uxr_serialize_READ_DATA_Payload>
 80176e6:	4620      	mov	r0, r4
 80176e8:	b015      	add	sp, #84	@ 0x54
 80176ea:	bd30      	pop	{r4, r5, pc}
 80176ec:	2208      	movs	r2, #8
 80176ee:	e7e2      	b.n	80176b6 <uxr_buffer_request_data+0x36>

080176f0 <uxr_buffer_cancel_data>:
 80176f0:	b510      	push	{r4, lr}
 80176f2:	b094      	sub	sp, #80	@ 0x50
 80176f4:	2300      	movs	r3, #0
 80176f6:	9301      	str	r3, [sp, #4]
 80176f8:	9205      	str	r2, [sp, #20]
 80176fa:	f8ad 301c 	strh.w	r3, [sp, #28]
 80176fe:	2201      	movs	r2, #1
 8017700:	f88d 301e 	strb.w	r3, [sp, #30]
 8017704:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 8017708:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801770c:	2308      	movs	r3, #8
 801770e:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8017712:	9300      	str	r3, [sp, #0]
 8017714:	2210      	movs	r2, #16
 8017716:	ab0c      	add	r3, sp, #48	@ 0x30
 8017718:	4604      	mov	r4, r0
 801771a:	f7f7 fe5b 	bl	800f3d4 <uxr_prepare_stream_to_write_submessage>
 801771e:	b918      	cbnz	r0, 8017728 <uxr_buffer_cancel_data+0x38>
 8017720:	4604      	mov	r4, r0
 8017722:	4620      	mov	r0, r4
 8017724:	b014      	add	sp, #80	@ 0x50
 8017726:	bd10      	pop	{r4, pc}
 8017728:	9905      	ldr	r1, [sp, #20]
 801772a:	aa06      	add	r2, sp, #24
 801772c:	4620      	mov	r0, r4
 801772e:	f7f7 ff8b 	bl	800f648 <uxr_init_base_object_request>
 8017732:	a906      	add	r1, sp, #24
 8017734:	4604      	mov	r4, r0
 8017736:	a80c      	add	r0, sp, #48	@ 0x30
 8017738:	f7f9 fa42 	bl	8010bc0 <uxr_serialize_READ_DATA_Payload>
 801773c:	4620      	mov	r0, r4
 801773e:	b014      	add	sp, #80	@ 0x50
 8017740:	bd10      	pop	{r4, pc}
 8017742:	bf00      	nop

08017744 <read_submessage_format>:
 8017744:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017748:	b095      	sub	sp, #84	@ 0x54
 801774a:	f8bd 7078 	ldrh.w	r7, [sp, #120]	@ 0x78
 801774e:	b113      	cbz	r3, 8017756 <read_submessage_format+0x12>
 8017750:	b015      	add	sp, #84	@ 0x54
 8017752:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017756:	460c      	mov	r4, r1
 8017758:	4616      	mov	r6, r2
 801775a:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 801775e:	461d      	mov	r5, r3
 8017760:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8017762:	9304      	str	r3, [sp, #16]
 8017764:	1a52      	subs	r2, r2, r1
 8017766:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8017768:	9305      	str	r3, [sp, #20]
 801776a:	4680      	mov	r8, r0
 801776c:	a80c      	add	r0, sp, #48	@ 0x30
 801776e:	f89d 9076 	ldrb.w	r9, [sp, #118]	@ 0x76
 8017772:	f7f3 fced 	bl	800b150 <ucdr_init_buffer>
 8017776:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801777a:	a80c      	add	r0, sp, #48	@ 0x30
 801777c:	f7f3 fcbc 	bl	800b0f8 <ucdr_set_on_full_buffer_callback>
 8017780:	69e3      	ldr	r3, [r4, #28]
 8017782:	b35b      	cbz	r3, 80177dc <read_submessage_format+0x98>
 8017784:	f1b9 0f07 	cmp.w	r9, #7
 8017788:	751d      	strb	r5, [r3, #20]
 801778a:	d043      	beq.n	8017814 <read_submessage_format+0xd0>
 801778c:	f1b9 0f08 	cmp.w	r9, #8
 8017790:	d032      	beq.n	80177f8 <read_submessage_format+0xb4>
 8017792:	f1b9 0f06 	cmp.w	r9, #6
 8017796:	d008      	beq.n	80177aa <read_submessage_format+0x66>
 8017798:	2201      	movs	r2, #1
 801779a:	751a      	strb	r2, [r3, #20]
 801779c:	4631      	mov	r1, r6
 801779e:	4620      	mov	r0, r4
 80177a0:	f7f3 fd26 	bl	800b1f0 <ucdr_advance_buffer>
 80177a4:	b015      	add	sp, #84	@ 0x54
 80177a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80177aa:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 80177ae:	2d00      	cmp	r5, #0
 80177b0:	d0f2      	beq.n	8017798 <read_submessage_format+0x54>
 80177b2:	ab0c      	add	r3, sp, #48	@ 0x30
 80177b4:	e9cd 3600 	strd	r3, r6, [sp]
 80177b8:	2306      	movs	r3, #6
 80177ba:	f88d 3016 	strb.w	r3, [sp, #22]
 80177be:	f8d8 308c 	ldr.w	r3, [r8, #140]	@ 0x8c
 80177c2:	9302      	str	r3, [sp, #8]
 80177c4:	463a      	mov	r2, r7
 80177c6:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 80177ca:	4640      	mov	r0, r8
 80177cc:	47a8      	blx	r5
 80177ce:	69e3      	ldr	r3, [r4, #28]
 80177d0:	2201      	movs	r2, #1
 80177d2:	f888 20b4 	strb.w	r2, [r8, #180]	@ 0xb4
 80177d6:	2b00      	cmp	r3, #0
 80177d8:	d1de      	bne.n	8017798 <read_submessage_format+0x54>
 80177da:	e7df      	b.n	801779c <read_submessage_format+0x58>
 80177dc:	f1b9 0f07 	cmp.w	r9, #7
 80177e0:	d032      	beq.n	8017848 <read_submessage_format+0x104>
 80177e2:	f1b9 0f08 	cmp.w	r9, #8
 80177e6:	d02a      	beq.n	801783e <read_submessage_format+0xfa>
 80177e8:	f1b9 0f06 	cmp.w	r9, #6
 80177ec:	d1d6      	bne.n	801779c <read_submessage_format+0x58>
 80177ee:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 80177f2:	2d00      	cmp	r5, #0
 80177f4:	d1dd      	bne.n	80177b2 <read_submessage_format+0x6e>
 80177f6:	e7d1      	b.n	801779c <read_submessage_format+0x58>
 80177f8:	f8d8 20a4 	ldr.w	r2, [r8, #164]	@ 0xa4
 80177fc:	2a00      	cmp	r2, #0
 80177fe:	d0cb      	beq.n	8017798 <read_submessage_format+0x54>
 8017800:	a906      	add	r1, sp, #24
 8017802:	a80c      	add	r0, sp, #48	@ 0x30
 8017804:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8017806:	f7f9 faaf 	bl	8010d68 <uxr_deserialize_SampleIdentity>
 801780a:	bb28      	cbnz	r0, 8017858 <read_submessage_format+0x114>
 801780c:	69e3      	ldr	r3, [r4, #28]
 801780e:	2b00      	cmp	r3, #0
 8017810:	d1c2      	bne.n	8017798 <read_submessage_format+0x54>
 8017812:	e7c3      	b.n	801779c <read_submessage_format+0x58>
 8017814:	f8d8 20ac 	ldr.w	r2, [r8, #172]	@ 0xac
 8017818:	b16a      	cbz	r2, 8017836 <read_submessage_format+0xf2>
 801781a:	a906      	add	r1, sp, #24
 801781c:	a80c      	add	r0, sp, #48	@ 0x30
 801781e:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8017820:	f7f8 ff82 	bl	8010728 <uxr_deserialize_BaseObjectRequest>
 8017824:	2800      	cmp	r0, #0
 8017826:	d13a      	bne.n	801789e <read_submessage_format+0x15a>
 8017828:	68a2      	ldr	r2, [r4, #8]
 801782a:	69e3      	ldr	r3, [r4, #28]
 801782c:	4432      	add	r2, r6
 801782e:	60a2      	str	r2, [r4, #8]
 8017830:	2b00      	cmp	r3, #0
 8017832:	d1b1      	bne.n	8017798 <read_submessage_format+0x54>
 8017834:	e7b2      	b.n	801779c <read_submessage_format+0x58>
 8017836:	68a2      	ldr	r2, [r4, #8]
 8017838:	4432      	add	r2, r6
 801783a:	60a2      	str	r2, [r4, #8]
 801783c:	e7ac      	b.n	8017798 <read_submessage_format+0x54>
 801783e:	f8d8 30a4 	ldr.w	r3, [r8, #164]	@ 0xa4
 8017842:	2b00      	cmp	r3, #0
 8017844:	d1dc      	bne.n	8017800 <read_submessage_format+0xbc>
 8017846:	e7a9      	b.n	801779c <read_submessage_format+0x58>
 8017848:	f8d8 30ac 	ldr.w	r3, [r8, #172]	@ 0xac
 801784c:	2b00      	cmp	r3, #0
 801784e:	d1e4      	bne.n	801781a <read_submessage_format+0xd6>
 8017850:	68a3      	ldr	r3, [r4, #8]
 8017852:	4433      	add	r3, r6
 8017854:	60a3      	str	r3, [r4, #8]
 8017856:	e7a1      	b.n	801779c <read_submessage_format+0x58>
 8017858:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801785c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801785e:	1a52      	subs	r2, r2, r1
 8017860:	1aed      	subs	r5, r5, r3
 8017862:	a80c      	add	r0, sp, #48	@ 0x30
 8017864:	f7f3 fc74 	bl	800b150 <ucdr_init_buffer>
 8017868:	4435      	add	r5, r6
 801786a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801786e:	a80c      	add	r0, sp, #48	@ 0x30
 8017870:	f7f3 fc42 	bl	800b0f8 <ucdr_set_on_full_buffer_callback>
 8017874:	b2ad      	uxth	r5, r5
 8017876:	ab0c      	add	r3, sp, #48	@ 0x30
 8017878:	9300      	str	r3, [sp, #0]
 801787a:	9501      	str	r5, [sp, #4]
 801787c:	2108      	movs	r1, #8
 801787e:	f88d 1016 	strb.w	r1, [sp, #22]
 8017882:	f8d8 10a8 	ldr.w	r1, [r8, #168]	@ 0xa8
 8017886:	9102      	str	r1, [sp, #8]
 8017888:	ab06      	add	r3, sp, #24
 801788a:	f8d8 50a4 	ldr.w	r5, [r8, #164]	@ 0xa4
 801788e:	9905      	ldr	r1, [sp, #20]
 8017890:	463a      	mov	r2, r7
 8017892:	4640      	mov	r0, r8
 8017894:	47a8      	blx	r5
 8017896:	2301      	movs	r3, #1
 8017898:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801789c:	e7b6      	b.n	801780c <read_submessage_format+0xc8>
 801789e:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 80178a2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80178a4:	1a52      	subs	r2, r2, r1
 80178a6:	1aed      	subs	r5, r5, r3
 80178a8:	a80c      	add	r0, sp, #48	@ 0x30
 80178aa:	f7f3 fc51 	bl	800b150 <ucdr_init_buffer>
 80178ae:	4435      	add	r5, r6
 80178b0:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80178b4:	a80c      	add	r0, sp, #48	@ 0x30
 80178b6:	f7f3 fc1f 	bl	800b0f8 <ucdr_set_on_full_buffer_callback>
 80178ba:	b2ad      	uxth	r5, r5
 80178bc:	ab0c      	add	r3, sp, #48	@ 0x30
 80178be:	9300      	str	r3, [sp, #0]
 80178c0:	9501      	str	r5, [sp, #4]
 80178c2:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 80178c6:	2107      	movs	r1, #7
 80178c8:	f88d 1016 	strb.w	r1, [sp, #22]
 80178cc:	f8d8 10b0 	ldr.w	r1, [r8, #176]	@ 0xb0
 80178d0:	9102      	str	r1, [sp, #8]
 80178d2:	ba5b      	rev16	r3, r3
 80178d4:	b29b      	uxth	r3, r3
 80178d6:	f8d8 50ac 	ldr.w	r5, [r8, #172]	@ 0xac
 80178da:	9905      	ldr	r1, [sp, #20]
 80178dc:	463a      	mov	r2, r7
 80178de:	4640      	mov	r0, r8
 80178e0:	47a8      	blx	r5
 80178e2:	2301      	movs	r3, #1
 80178e4:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 80178e8:	e79e      	b.n	8017828 <read_submessage_format+0xe4>
 80178ea:	bf00      	nop

080178ec <uxr_seq_num_add>:
 80178ec:	4408      	add	r0, r1
 80178ee:	b280      	uxth	r0, r0
 80178f0:	4770      	bx	lr
 80178f2:	bf00      	nop

080178f4 <uxr_seq_num_sub>:
 80178f4:	1a40      	subs	r0, r0, r1
 80178f6:	b280      	uxth	r0, r0
 80178f8:	4770      	bx	lr
 80178fa:	bf00      	nop

080178fc <uxr_seq_num_cmp>:
 80178fc:	4288      	cmp	r0, r1
 80178fe:	d010      	beq.n	8017922 <uxr_seq_num_cmp+0x26>
 8017900:	d207      	bcs.n	8017912 <uxr_seq_num_cmp+0x16>
 8017902:	1a09      	subs	r1, r1, r0
 8017904:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8017908:	bfb4      	ite	lt
 801790a:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 801790e:	2001      	movge	r0, #1
 8017910:	4770      	bx	lr
 8017912:	1a41      	subs	r1, r0, r1
 8017914:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8017918:	bfcc      	ite	gt
 801791a:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801791e:	2001      	movle	r0, #1
 8017920:	4770      	bx	lr
 8017922:	2000      	movs	r0, #0
 8017924:	4770      	bx	lr
 8017926:	bf00      	nop

08017928 <uxr_init_framing_io>:
 8017928:	2300      	movs	r3, #0
 801792a:	7041      	strb	r1, [r0, #1]
 801792c:	7003      	strb	r3, [r0, #0]
 801792e:	8583      	strh	r3, [r0, #44]	@ 0x2c
 8017930:	4770      	bx	lr
 8017932:	bf00      	nop

08017934 <uxr_write_framed_msg>:
 8017934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017938:	f890 c001 	ldrb.w	ip, [r0, #1]
 801793c:	4617      	mov	r7, r2
 801793e:	227e      	movs	r2, #126	@ 0x7e
 8017940:	b085      	sub	sp, #20
 8017942:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
 8017946:	f1ac 027d 	sub.w	r2, ip, #125	@ 0x7d
 801794a:	2a01      	cmp	r2, #1
 801794c:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 8017950:	f89d 503c 	ldrb.w	r5, [sp, #60]	@ 0x3c
 8017954:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8017958:	4604      	mov	r4, r0
 801795a:	460e      	mov	r6, r1
 801795c:	469a      	mov	sl, r3
 801795e:	f240 812e 	bls.w	8017bbe <uxr_write_framed_msg+0x28a>
 8017962:	2003      	movs	r0, #3
 8017964:	2102      	movs	r1, #2
 8017966:	f04f 0905 	mov.w	r9, #5
 801796a:	2204      	movs	r2, #4
 801796c:	4686      	mov	lr, r0
 801796e:	460b      	mov	r3, r1
 8017970:	f884 c039 	strb.w	ip, [r4, #57]	@ 0x39
 8017974:	f1a5 0c7d 	sub.w	ip, r5, #125	@ 0x7d
 8017978:	f1bc 0f01 	cmp.w	ip, #1
 801797c:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8017980:	4421      	add	r1, r4
 8017982:	f240 8110 	bls.w	8017ba6 <uxr_write_framed_msg+0x272>
 8017986:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 801798a:	fa5f fc8b 	uxtb.w	ip, fp
 801798e:	f3cb 2107 	ubfx	r1, fp, #8, #8
 8017992:	f1ac 0e7d 	sub.w	lr, ip, #125	@ 0x7d
 8017996:	f1a1 057d 	sub.w	r5, r1, #125	@ 0x7d
 801799a:	f1be 0f01 	cmp.w	lr, #1
 801799e:	f884 0062 	strb.w	r0, [r4, #98]	@ 0x62
 80179a2:	b2ed      	uxtb	r5, r5
 80179a4:	d94c      	bls.n	8017a40 <uxr_write_framed_msg+0x10c>
 80179a6:	4420      	add	r0, r4
 80179a8:	2d01      	cmp	r5, #1
 80179aa:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 80179ae:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80179b2:	d95d      	bls.n	8017a70 <uxr_write_framed_msg+0x13c>
 80179b4:	18a0      	adds	r0, r4, r2
 80179b6:	3201      	adds	r2, #1
 80179b8:	b2d2      	uxtb	r2, r2
 80179ba:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 80179be:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80179c2:	f1bb 0f00 	cmp.w	fp, #0
 80179c6:	f000 8108 	beq.w	8017bda <uxr_write_framed_msg+0x2a6>
 80179ca:	f04f 0c00 	mov.w	ip, #0
 80179ce:	4661      	mov	r1, ip
 80179d0:	46de      	mov	lr, fp
 80179d2:	46e3      	mov	fp, ip
 80179d4:	46d4      	mov	ip, sl
 80179d6:	468a      	mov	sl, r1
 80179d8:	f8df 9208 	ldr.w	r9, [pc, #520]	@ 8017be4 <uxr_write_framed_msg+0x2b0>
 80179dc:	f81c 300a 	ldrb.w	r3, [ip, sl]
 80179e0:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 80179e4:	2901      	cmp	r1, #1
 80179e6:	d91b      	bls.n	8017a20 <uxr_write_framed_msg+0xec>
 80179e8:	2a29      	cmp	r2, #41	@ 0x29
 80179ea:	d84e      	bhi.n	8017a8a <uxr_write_framed_msg+0x156>
 80179ec:	18a1      	adds	r1, r4, r2
 80179ee:	3201      	adds	r2, #1
 80179f0:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 80179f4:	b2d2      	uxtb	r2, r2
 80179f6:	ea8b 0303 	eor.w	r3, fp, r3
 80179fa:	b2db      	uxtb	r3, r3
 80179fc:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017a00:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 8017a04:	f10a 0a01 	add.w	sl, sl, #1
 8017a08:	ea83 2b1b 	eor.w	fp, r3, fp, lsr #8
 8017a0c:	45d6      	cmp	lr, sl
 8017a0e:	d95a      	bls.n	8017ac6 <uxr_write_framed_msg+0x192>
 8017a10:	f81c 300a 	ldrb.w	r3, [ip, sl]
 8017a14:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8017a18:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8017a1c:	2901      	cmp	r1, #1
 8017a1e:	d8e3      	bhi.n	80179e8 <uxr_write_framed_msg+0xb4>
 8017a20:	1c51      	adds	r1, r2, #1
 8017a22:	b2c9      	uxtb	r1, r1
 8017a24:	2929      	cmp	r1, #41	@ 0x29
 8017a26:	d830      	bhi.n	8017a8a <uxr_write_framed_msg+0x156>
 8017a28:	18a1      	adds	r1, r4, r2
 8017a2a:	f04f 007d 	mov.w	r0, #125	@ 0x7d
 8017a2e:	3202      	adds	r2, #2
 8017a30:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 8017a34:	f083 0020 	eor.w	r0, r3, #32
 8017a38:	b2d2      	uxtb	r2, r2
 8017a3a:	f881 0039 	strb.w	r0, [r1, #57]	@ 0x39
 8017a3e:	e7da      	b.n	80179f6 <uxr_write_framed_msg+0xc2>
 8017a40:	eb04 0e00 	add.w	lr, r4, r0
 8017a44:	f08c 0c20 	eor.w	ip, ip, #32
 8017a48:	1c82      	adds	r2, r0, #2
 8017a4a:	f88e c039 	strb.w	ip, [lr, #57]	@ 0x39
 8017a4e:	b2d2      	uxtb	r2, r2
 8017a50:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8017a54:	2d01      	cmp	r5, #1
 8017a56:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 8017a5a:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017a5e:	d907      	bls.n	8017a70 <uxr_write_framed_msg+0x13c>
 8017a60:	4422      	add	r2, r4
 8017a62:	3003      	adds	r0, #3
 8017a64:	f882 1038 	strb.w	r1, [r2, #56]	@ 0x38
 8017a68:	b2c2      	uxtb	r2, r0
 8017a6a:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017a6e:	e7ac      	b.n	80179ca <uxr_write_framed_msg+0x96>
 8017a70:	18a0      	adds	r0, r4, r2
 8017a72:	f081 0120 	eor.w	r1, r1, #32
 8017a76:	3202      	adds	r2, #2
 8017a78:	f880 1039 	strb.w	r1, [r0, #57]	@ 0x39
 8017a7c:	b2d2      	uxtb	r2, r2
 8017a7e:	217d      	movs	r1, #125	@ 0x7d
 8017a80:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8017a84:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017a88:	e79f      	b.n	80179ca <uxr_write_framed_msg+0x96>
 8017a8a:	e9cd ba00 	strd	fp, sl, [sp]
 8017a8e:	2500      	movs	r5, #0
 8017a90:	46e2      	mov	sl, ip
 8017a92:	46f3      	mov	fp, lr
 8017a94:	e000      	b.n	8017a98 <uxr_write_framed_msg+0x164>
 8017a96:	b190      	cbz	r0, 8017abe <uxr_write_framed_msg+0x18a>
 8017a98:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8017a9c:	1b52      	subs	r2, r2, r5
 8017a9e:	4643      	mov	r3, r8
 8017aa0:	4421      	add	r1, r4
 8017aa2:	4638      	mov	r0, r7
 8017aa4:	47b0      	blx	r6
 8017aa6:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8017aaa:	4405      	add	r5, r0
 8017aac:	4295      	cmp	r5, r2
 8017aae:	d3f2      	bcc.n	8017a96 <uxr_write_framed_msg+0x162>
 8017ab0:	46d4      	mov	ip, sl
 8017ab2:	46de      	mov	lr, fp
 8017ab4:	f8dd a004 	ldr.w	sl, [sp, #4]
 8017ab8:	f8dd b000 	ldr.w	fp, [sp]
 8017abc:	d06f      	beq.n	8017b9e <uxr_write_framed_msg+0x26a>
 8017abe:	2000      	movs	r0, #0
 8017ac0:	b005      	add	sp, #20
 8017ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017ac6:	46dc      	mov	ip, fp
 8017ac8:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8017acc:	f8ad c00c 	strh.w	ip, [sp, #12]
 8017ad0:	46f3      	mov	fp, lr
 8017ad2:	fa5f fc8c 	uxtb.w	ip, ip
 8017ad6:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 8017ada:	2b01      	cmp	r3, #1
 8017adc:	f04f 0900 	mov.w	r9, #0
 8017ae0:	f04f 0a7d 	mov.w	sl, #125	@ 0x7d
 8017ae4:	d930      	bls.n	8017b48 <uxr_write_framed_msg+0x214>
 8017ae6:	2a29      	cmp	r2, #41	@ 0x29
 8017ae8:	d91c      	bls.n	8017b24 <uxr_write_framed_msg+0x1f0>
 8017aea:	2500      	movs	r5, #0
 8017aec:	e001      	b.n	8017af2 <uxr_write_framed_msg+0x1be>
 8017aee:	2800      	cmp	r0, #0
 8017af0:	d0e5      	beq.n	8017abe <uxr_write_framed_msg+0x18a>
 8017af2:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8017af6:	1b52      	subs	r2, r2, r5
 8017af8:	4643      	mov	r3, r8
 8017afa:	4421      	add	r1, r4
 8017afc:	4638      	mov	r0, r7
 8017afe:	47b0      	blx	r6
 8017b00:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8017b04:	4405      	add	r5, r0
 8017b06:	4295      	cmp	r5, r2
 8017b08:	d3f1      	bcc.n	8017aee <uxr_write_framed_msg+0x1ba>
 8017b0a:	d1d8      	bne.n	8017abe <uxr_write_framed_msg+0x18a>
 8017b0c:	f109 0310 	add.w	r3, r9, #16
 8017b10:	446b      	add	r3, sp
 8017b12:	2200      	movs	r2, #0
 8017b14:	f813 cc04 	ldrb.w	ip, [r3, #-4]
 8017b18:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017b1c:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 8017b20:	2b01      	cmp	r3, #1
 8017b22:	d911      	bls.n	8017b48 <uxr_write_framed_msg+0x214>
 8017b24:	18a3      	adds	r3, r4, r2
 8017b26:	3201      	adds	r2, #1
 8017b28:	b2d2      	uxtb	r2, r2
 8017b2a:	f883 c038 	strb.w	ip, [r3, #56]	@ 0x38
 8017b2e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017b32:	f1b9 0f00 	cmp.w	r9, #0
 8017b36:	d119      	bne.n	8017b6c <uxr_write_framed_msg+0x238>
 8017b38:	f89d c00d 	ldrb.w	ip, [sp, #13]
 8017b3c:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 8017b40:	2b01      	cmp	r3, #1
 8017b42:	f04f 0901 	mov.w	r9, #1
 8017b46:	d8ce      	bhi.n	8017ae6 <uxr_write_framed_msg+0x1b2>
 8017b48:	1c53      	adds	r3, r2, #1
 8017b4a:	b2db      	uxtb	r3, r3
 8017b4c:	2b29      	cmp	r3, #41	@ 0x29
 8017b4e:	d8cc      	bhi.n	8017aea <uxr_write_framed_msg+0x1b6>
 8017b50:	18a3      	adds	r3, r4, r2
 8017b52:	3202      	adds	r2, #2
 8017b54:	f08c 0c20 	eor.w	ip, ip, #32
 8017b58:	b2d2      	uxtb	r2, r2
 8017b5a:	f883 c039 	strb.w	ip, [r3, #57]	@ 0x39
 8017b5e:	f883 a038 	strb.w	sl, [r3, #56]	@ 0x38
 8017b62:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017b66:	f1b9 0f00 	cmp.w	r9, #0
 8017b6a:	d0e5      	beq.n	8017b38 <uxr_write_framed_msg+0x204>
 8017b6c:	2500      	movs	r5, #0
 8017b6e:	e001      	b.n	8017b74 <uxr_write_framed_msg+0x240>
 8017b70:	2800      	cmp	r0, #0
 8017b72:	d0a4      	beq.n	8017abe <uxr_write_framed_msg+0x18a>
 8017b74:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8017b78:	1b52      	subs	r2, r2, r5
 8017b7a:	4643      	mov	r3, r8
 8017b7c:	4421      	add	r1, r4
 8017b7e:	4638      	mov	r0, r7
 8017b80:	47b0      	blx	r6
 8017b82:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8017b86:	4405      	add	r5, r0
 8017b88:	4295      	cmp	r5, r2
 8017b8a:	d3f1      	bcc.n	8017b70 <uxr_write_framed_msg+0x23c>
 8017b8c:	d197      	bne.n	8017abe <uxr_write_framed_msg+0x18a>
 8017b8e:	2300      	movs	r3, #0
 8017b90:	fa1f f08b 	uxth.w	r0, fp
 8017b94:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8017b98:	b005      	add	sp, #20
 8017b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b9e:	2300      	movs	r3, #0
 8017ba0:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8017ba4:	e732      	b.n	8017a0c <uxr_write_framed_msg+0xd8>
 8017ba6:	44a6      	add	lr, r4
 8017ba8:	f085 0520 	eor.w	r5, r5, #32
 8017bac:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8017bb0:	4610      	mov	r0, r2
 8017bb2:	f881 c038 	strb.w	ip, [r1, #56]	@ 0x38
 8017bb6:	464a      	mov	r2, r9
 8017bb8:	f88e 5038 	strb.w	r5, [lr, #56]	@ 0x38
 8017bbc:	e6e5      	b.n	801798a <uxr_write_framed_msg+0x56>
 8017bbe:	f08c 0c20 	eor.w	ip, ip, #32
 8017bc2:	f880 c03a 	strb.w	ip, [r0, #58]	@ 0x3a
 8017bc6:	2103      	movs	r1, #3
 8017bc8:	2004      	movs	r0, #4
 8017bca:	f04f 0906 	mov.w	r9, #6
 8017bce:	2205      	movs	r2, #5
 8017bd0:	4686      	mov	lr, r0
 8017bd2:	460b      	mov	r3, r1
 8017bd4:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8017bd8:	e6ca      	b.n	8017970 <uxr_write_framed_msg+0x3c>
 8017bda:	f8ad b00c 	strh.w	fp, [sp, #12]
 8017bde:	46dc      	mov	ip, fp
 8017be0:	e779      	b.n	8017ad6 <uxr_write_framed_msg+0x1a2>
 8017be2:	bf00      	nop
 8017be4:	0801d940 	.word	0x0801d940

08017be8 <uxr_framing_read_transport>:
 8017be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017bec:	4604      	mov	r4, r0
 8017bee:	b083      	sub	sp, #12
 8017bf0:	461f      	mov	r7, r3
 8017bf2:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8017bf6:	4689      	mov	r9, r1
 8017bf8:	4692      	mov	sl, r2
 8017bfa:	f7f7 feb5 	bl	800f968 <uxr_millis>
 8017bfe:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8017c02:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 8017c06:	42b3      	cmp	r3, r6
 8017c08:	4680      	mov	r8, r0
 8017c0a:	d062      	beq.n	8017cd2 <uxr_framing_read_transport+0xea>
 8017c0c:	d81c      	bhi.n	8017c48 <uxr_framing_read_transport+0x60>
 8017c0e:	1e75      	subs	r5, r6, #1
 8017c10:	1aed      	subs	r5, r5, r3
 8017c12:	b2ed      	uxtb	r5, r5
 8017c14:	2600      	movs	r6, #0
 8017c16:	455d      	cmp	r5, fp
 8017c18:	d81f      	bhi.n	8017c5a <uxr_framing_read_transport+0x72>
 8017c1a:	19ab      	adds	r3, r5, r6
 8017c1c:	455b      	cmp	r3, fp
 8017c1e:	bf84      	itt	hi
 8017c20:	ebab 0b05 	subhi.w	fp, fp, r5
 8017c24:	fa5f f68b 	uxtbhi.w	r6, fp
 8017c28:	b9e5      	cbnz	r5, 8017c64 <uxr_framing_read_transport+0x7c>
 8017c2a:	f04f 0b00 	mov.w	fp, #0
 8017c2e:	f7f7 fe9b 	bl	800f968 <uxr_millis>
 8017c32:	683b      	ldr	r3, [r7, #0]
 8017c34:	eba0 0108 	sub.w	r1, r0, r8
 8017c38:	1a5b      	subs	r3, r3, r1
 8017c3a:	4658      	mov	r0, fp
 8017c3c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8017c40:	603b      	str	r3, [r7, #0]
 8017c42:	b003      	add	sp, #12
 8017c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c48:	2e00      	cmp	r6, #0
 8017c4a:	d04a      	beq.n	8017ce2 <uxr_framing_read_transport+0xfa>
 8017c4c:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8017c50:	b2dd      	uxtb	r5, r3
 8017c52:	3e01      	subs	r6, #1
 8017c54:	455d      	cmp	r5, fp
 8017c56:	b2f6      	uxtb	r6, r6
 8017c58:	d9df      	bls.n	8017c1a <uxr_framing_read_transport+0x32>
 8017c5a:	fa5f f58b 	uxtb.w	r5, fp
 8017c5e:	2600      	movs	r6, #0
 8017c60:	2d00      	cmp	r5, #0
 8017c62:	d0e2      	beq.n	8017c2a <uxr_framing_read_transport+0x42>
 8017c64:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8017c68:	3102      	adds	r1, #2
 8017c6a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017c6c:	9300      	str	r3, [sp, #0]
 8017c6e:	683b      	ldr	r3, [r7, #0]
 8017c70:	4421      	add	r1, r4
 8017c72:	462a      	mov	r2, r5
 8017c74:	4650      	mov	r0, sl
 8017c76:	47c8      	blx	r9
 8017c78:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8017c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8017cec <uxr_framing_read_transport+0x104>)
 8017c7e:	4403      	add	r3, r0
 8017c80:	0859      	lsrs	r1, r3, #1
 8017c82:	4683      	mov	fp, r0
 8017c84:	fba2 0101 	umull	r0, r1, r2, r1
 8017c88:	0889      	lsrs	r1, r1, #2
 8017c8a:	222a      	movs	r2, #42	@ 0x2a
 8017c8c:	fb02 3111 	mls	r1, r2, r1, r3
 8017c90:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8017c94:	f1bb 0f00 	cmp.w	fp, #0
 8017c98:	d0c7      	beq.n	8017c2a <uxr_framing_read_transport+0x42>
 8017c9a:	45ab      	cmp	fp, r5
 8017c9c:	d1c7      	bne.n	8017c2e <uxr_framing_read_transport+0x46>
 8017c9e:	2e00      	cmp	r6, #0
 8017ca0:	d0c5      	beq.n	8017c2e <uxr_framing_read_transport+0x46>
 8017ca2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017ca4:	9300      	str	r3, [sp, #0]
 8017ca6:	3102      	adds	r1, #2
 8017ca8:	4632      	mov	r2, r6
 8017caa:	4421      	add	r1, r4
 8017cac:	2300      	movs	r3, #0
 8017cae:	4650      	mov	r0, sl
 8017cb0:	47c8      	blx	r9
 8017cb2:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8017cb6:	4a0d      	ldr	r2, [pc, #52]	@ (8017cec <uxr_framing_read_transport+0x104>)
 8017cb8:	4403      	add	r3, r0
 8017cba:	0859      	lsrs	r1, r3, #1
 8017cbc:	fba2 2101 	umull	r2, r1, r2, r1
 8017cc0:	0889      	lsrs	r1, r1, #2
 8017cc2:	222a      	movs	r2, #42	@ 0x2a
 8017cc4:	fb02 3311 	mls	r3, r2, r1, r3
 8017cc8:	eb00 0b05 	add.w	fp, r0, r5
 8017ccc:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8017cd0:	e7ad      	b.n	8017c2e <uxr_framing_read_transport+0x46>
 8017cd2:	2600      	movs	r6, #0
 8017cd4:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 8017cd8:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 8017cda:	d9be      	bls.n	8017c5a <uxr_framing_read_transport+0x72>
 8017cdc:	2529      	movs	r5, #41	@ 0x29
 8017cde:	2102      	movs	r1, #2
 8017ce0:	e7c3      	b.n	8017c6a <uxr_framing_read_transport+0x82>
 8017ce2:	f1c3 0329 	rsb	r3, r3, #41	@ 0x29
 8017ce6:	b2dd      	uxtb	r5, r3
 8017ce8:	e795      	b.n	8017c16 <uxr_framing_read_transport+0x2e>
 8017cea:	bf00      	nop
 8017cec:	30c30c31 	.word	0x30c30c31

08017cf0 <uxr_read_framed_msg>:
 8017cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017cf4:	461d      	mov	r5, r3
 8017cf6:	f890 c02c 	ldrb.w	ip, [r0, #44]	@ 0x2c
 8017cfa:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8017cfe:	b085      	sub	sp, #20
 8017d00:	459c      	cmp	ip, r3
 8017d02:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 8017d06:	4604      	mov	r4, r0
 8017d08:	460f      	mov	r7, r1
 8017d0a:	4616      	mov	r6, r2
 8017d0c:	f000 81ae 	beq.w	801806c <uxr_read_framed_msg+0x37c>
 8017d10:	2000      	movs	r0, #0
 8017d12:	4639      	mov	r1, r7
 8017d14:	2800      	cmp	r0, #0
 8017d16:	d138      	bne.n	8017d8a <uxr_read_framed_msg+0x9a>
 8017d18:	468a      	mov	sl, r1
 8017d1a:	7823      	ldrb	r3, [r4, #0]
 8017d1c:	2b07      	cmp	r3, #7
 8017d1e:	d8fd      	bhi.n	8017d1c <uxr_read_framed_msg+0x2c>
 8017d20:	e8df f013 	tbh	[pc, r3, lsl #1]
 8017d24:	0116013b 	.word	0x0116013b
 8017d28:	00cd00f0 	.word	0x00cd00f0
 8017d2c:	005a00a0 	.word	0x005a00a0
 8017d30:	00080037 	.word	0x00080037
 8017d34:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8017d38:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017d3c:	4290      	cmp	r0, r2
 8017d3e:	f000 8167 	beq.w	8018010 <uxr_read_framed_msg+0x320>
 8017d42:	18a3      	adds	r3, r4, r2
 8017d44:	1c57      	adds	r7, r2, #1
 8017d46:	49c7      	ldr	r1, [pc, #796]	@ (8018064 <uxr_read_framed_msg+0x374>)
 8017d48:	f893 c002 	ldrb.w	ip, [r3, #2]
 8017d4c:	087b      	lsrs	r3, r7, #1
 8017d4e:	fba1 8303 	umull	r8, r3, r1, r3
 8017d52:	089b      	lsrs	r3, r3, #2
 8017d54:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017d58:	fb08 7313 	mls	r3, r8, r3, r7
 8017d5c:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 8017d60:	b2df      	uxtb	r7, r3
 8017d62:	f000 81b2 	beq.w	80180ca <uxr_read_framed_msg+0x3da>
 8017d66:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8017d6a:	f884 702d 	strb.w	r7, [r4, #45]	@ 0x2d
 8017d6e:	f000 8220 	beq.w	80181b2 <uxr_read_framed_msg+0x4c2>
 8017d72:	4661      	mov	r1, ip
 8017d74:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 8017d76:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8017d78:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8017d7c:	b29b      	uxth	r3, r3
 8017d7e:	2100      	movs	r1, #0
 8017d80:	429a      	cmp	r2, r3
 8017d82:	86a3      	strh	r3, [r4, #52]	@ 0x34
 8017d84:	7021      	strb	r1, [r4, #0]
 8017d86:	f000 8198 	beq.w	80180ba <uxr_read_framed_msg+0x3ca>
 8017d8a:	2000      	movs	r0, #0
 8017d8c:	b005      	add	sp, #20
 8017d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d92:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017d96:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017d9a:	4297      	cmp	r7, r2
 8017d9c:	f000 8148 	beq.w	8018030 <uxr_read_framed_msg+0x340>
 8017da0:	18a3      	adds	r3, r4, r2
 8017da2:	f102 0c01 	add.w	ip, r2, #1
 8017da6:	49af      	ldr	r1, [pc, #700]	@ (8018064 <uxr_read_framed_msg+0x374>)
 8017da8:	7898      	ldrb	r0, [r3, #2]
 8017daa:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017dae:	fba1 8303 	umull	r8, r3, r1, r3
 8017db2:	089b      	lsrs	r3, r3, #2
 8017db4:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017db8:	fb08 c313 	mls	r3, r8, r3, ip
 8017dbc:	287d      	cmp	r0, #125	@ 0x7d
 8017dbe:	fa5f fc83 	uxtb.w	ip, r3
 8017dc2:	f000 8194 	beq.w	80180ee <uxr_read_framed_msg+0x3fe>
 8017dc6:	287e      	cmp	r0, #126	@ 0x7e
 8017dc8:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017dcc:	f000 8200 	beq.w	80181d0 <uxr_read_framed_msg+0x4e0>
 8017dd0:	2307      	movs	r3, #7
 8017dd2:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8017dd4:	7023      	strb	r3, [r4, #0]
 8017dd6:	e7a0      	b.n	8017d1a <uxr_read_framed_msg+0x2a>
 8017dd8:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8017dda:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 8017ddc:	429f      	cmp	r7, r3
 8017dde:	f240 8164 	bls.w	80180aa <uxr_read_framed_msg+0x3ba>
 8017de2:	f8df 9280 	ldr.w	r9, [pc, #640]	@ 8018064 <uxr_read_framed_msg+0x374>
 8017de6:	f8cd a00c 	str.w	sl, [sp, #12]
 8017dea:	212a      	movs	r1, #42	@ 0x2a
 8017dec:	e01f      	b.n	8017e2e <uxr_read_framed_msg+0x13e>
 8017dee:	f89a e002 	ldrb.w	lr, [sl, #2]
 8017df2:	f1be 0f7d 	cmp.w	lr, #125	@ 0x7d
 8017df6:	f000 80ea 	beq.w	8017fce <uxr_read_framed_msg+0x2de>
 8017dfa:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 8017dfe:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017e02:	f000 8142 	beq.w	801808a <uxr_read_framed_msg+0x39a>
 8017e06:	f805 e003 	strb.w	lr, [r5, r3]
 8017e0a:	8ee0      	ldrh	r0, [r4, #54]	@ 0x36
 8017e0c:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8017e0e:	4f96      	ldr	r7, [pc, #600]	@ (8018068 <uxr_read_framed_msg+0x378>)
 8017e10:	ea80 020e 	eor.w	r2, r0, lr
 8017e14:	b2d2      	uxtb	r2, r2
 8017e16:	3301      	adds	r3, #1
 8017e18:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 8017e1c:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 8017e1e:	b29b      	uxth	r3, r3
 8017e20:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8017e24:	42bb      	cmp	r3, r7
 8017e26:	8663      	strh	r3, [r4, #50]	@ 0x32
 8017e28:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8017e2a:	f080 80e7 	bcs.w	8017ffc <uxr_read_framed_msg+0x30c>
 8017e2e:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 8017e32:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 8017e36:	f100 0c01 	add.w	ip, r0, #1
 8017e3a:	ea4f 0e5c 	mov.w	lr, ip, lsr #1
 8017e3e:	fba9 e20e 	umull	lr, r2, r9, lr
 8017e42:	0892      	lsrs	r2, r2, #2
 8017e44:	fb01 c212 	mls	r2, r1, r2, ip
 8017e48:	4580      	cmp	r8, r0
 8017e4a:	eb04 0a00 	add.w	sl, r4, r0
 8017e4e:	fa5f fc82 	uxtb.w	ip, r2
 8017e52:	d1cc      	bne.n	8017dee <uxr_read_framed_msg+0xfe>
 8017e54:	42bb      	cmp	r3, r7
 8017e56:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8017e5a:	f040 8128 	bne.w	80180ae <uxr_read_framed_msg+0x3be>
 8017e5e:	2306      	movs	r3, #6
 8017e60:	7023      	strb	r3, [r4, #0]
 8017e62:	e75a      	b.n	8017d1a <uxr_read_framed_msg+0x2a>
 8017e64:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017e68:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017e6c:	4297      	cmp	r7, r2
 8017e6e:	f000 80cf 	beq.w	8018010 <uxr_read_framed_msg+0x320>
 8017e72:	18a3      	adds	r3, r4, r2
 8017e74:	f102 0c01 	add.w	ip, r2, #1
 8017e78:	497a      	ldr	r1, [pc, #488]	@ (8018064 <uxr_read_framed_msg+0x374>)
 8017e7a:	7898      	ldrb	r0, [r3, #2]
 8017e7c:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017e80:	fba1 8303 	umull	r8, r3, r1, r3
 8017e84:	089b      	lsrs	r3, r3, #2
 8017e86:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017e8a:	fb08 c313 	mls	r3, r8, r3, ip
 8017e8e:	287d      	cmp	r0, #125	@ 0x7d
 8017e90:	fa5f fc83 	uxtb.w	ip, r3
 8017e94:	f000 813d 	beq.w	8018112 <uxr_read_framed_msg+0x422>
 8017e98:	287e      	cmp	r0, #126	@ 0x7e
 8017e9a:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017e9e:	f000 8188 	beq.w	80181b2 <uxr_read_framed_msg+0x4c2>
 8017ea2:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8017ea4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8017ea6:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 8017eaa:	b29b      	uxth	r3, r3
 8017eac:	2200      	movs	r2, #0
 8017eae:	428b      	cmp	r3, r1
 8017eb0:	8623      	strh	r3, [r4, #48]	@ 0x30
 8017eb2:	8662      	strh	r2, [r4, #50]	@ 0x32
 8017eb4:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8017eb6:	f240 80f5 	bls.w	80180a4 <uxr_read_framed_msg+0x3b4>
 8017eba:	7022      	strb	r2, [r4, #0]
 8017ebc:	e765      	b.n	8017d8a <uxr_read_framed_msg+0x9a>
 8017ebe:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017ec2:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017ec6:	4297      	cmp	r7, r2
 8017ec8:	f000 80b2 	beq.w	8018030 <uxr_read_framed_msg+0x340>
 8017ecc:	18a3      	adds	r3, r4, r2
 8017ece:	f102 0c01 	add.w	ip, r2, #1
 8017ed2:	4964      	ldr	r1, [pc, #400]	@ (8018064 <uxr_read_framed_msg+0x374>)
 8017ed4:	7898      	ldrb	r0, [r3, #2]
 8017ed6:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017eda:	fba1 8303 	umull	r8, r3, r1, r3
 8017ede:	089b      	lsrs	r3, r3, #2
 8017ee0:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017ee4:	fb08 c313 	mls	r3, r8, r3, ip
 8017ee8:	287d      	cmp	r0, #125	@ 0x7d
 8017eea:	fa5f fc83 	uxtb.w	ip, r3
 8017eee:	f000 813b 	beq.w	8018168 <uxr_read_framed_msg+0x478>
 8017ef2:	287e      	cmp	r0, #126	@ 0x7e
 8017ef4:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017ef8:	f000 816a 	beq.w	80181d0 <uxr_read_framed_msg+0x4e0>
 8017efc:	2304      	movs	r3, #4
 8017efe:	8620      	strh	r0, [r4, #48]	@ 0x30
 8017f00:	7023      	strb	r3, [r4, #0]
 8017f02:	e70a      	b.n	8017d1a <uxr_read_framed_msg+0x2a>
 8017f04:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017f08:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017f0c:	4297      	cmp	r7, r2
 8017f0e:	f000 80c4 	beq.w	801809a <uxr_read_framed_msg+0x3aa>
 8017f12:	18a3      	adds	r3, r4, r2
 8017f14:	f102 0c01 	add.w	ip, r2, #1
 8017f18:	4952      	ldr	r1, [pc, #328]	@ (8018064 <uxr_read_framed_msg+0x374>)
 8017f1a:	7898      	ldrb	r0, [r3, #2]
 8017f1c:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017f20:	fba1 8303 	umull	r8, r3, r1, r3
 8017f24:	089b      	lsrs	r3, r3, #2
 8017f26:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017f2a:	fb08 c313 	mls	r3, r8, r3, ip
 8017f2e:	287d      	cmp	r0, #125	@ 0x7d
 8017f30:	fa5f fc83 	uxtb.w	ip, r3
 8017f34:	f000 812b 	beq.w	801818e <uxr_read_framed_msg+0x49e>
 8017f38:	287e      	cmp	r0, #126	@ 0x7e
 8017f3a:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017f3e:	f000 8155 	beq.w	80181ec <uxr_read_framed_msg+0x4fc>
 8017f42:	7863      	ldrb	r3, [r4, #1]
 8017f44:	4283      	cmp	r3, r0
 8017f46:	bf0c      	ite	eq
 8017f48:	2303      	moveq	r3, #3
 8017f4a:	2300      	movne	r3, #0
 8017f4c:	7023      	strb	r3, [r4, #0]
 8017f4e:	e6e4      	b.n	8017d1a <uxr_read_framed_msg+0x2a>
 8017f50:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8017f54:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017f58:	2300      	movs	r3, #0
 8017f5a:	4290      	cmp	r0, r2
 8017f5c:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 8017f60:	d06b      	beq.n	801803a <uxr_read_framed_msg+0x34a>
 8017f62:	18a3      	adds	r3, r4, r2
 8017f64:	f102 0c01 	add.w	ip, r2, #1
 8017f68:	493e      	ldr	r1, [pc, #248]	@ (8018064 <uxr_read_framed_msg+0x374>)
 8017f6a:	789f      	ldrb	r7, [r3, #2]
 8017f6c:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017f70:	fba1 8303 	umull	r8, r3, r1, r3
 8017f74:	089b      	lsrs	r3, r3, #2
 8017f76:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017f7a:	fb08 c313 	mls	r3, r8, r3, ip
 8017f7e:	2f7d      	cmp	r7, #125	@ 0x7d
 8017f80:	fa5f fc83 	uxtb.w	ip, r3
 8017f84:	f000 80d8 	beq.w	8018138 <uxr_read_framed_msg+0x448>
 8017f88:	2f7e      	cmp	r7, #126	@ 0x7e
 8017f8a:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017f8e:	f884 702e 	strb.w	r7, [r4, #46]	@ 0x2e
 8017f92:	d052      	beq.n	801803a <uxr_read_framed_msg+0x34a>
 8017f94:	2302      	movs	r3, #2
 8017f96:	7023      	strb	r3, [r4, #0]
 8017f98:	e6bf      	b.n	8017d1a <uxr_read_framed_msg+0x2a>
 8017f9a:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 8017f9e:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017fa2:	4930      	ldr	r1, [pc, #192]	@ (8018064 <uxr_read_framed_msg+0x374>)
 8017fa4:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8017fa8:	e004      	b.n	8017fb4 <uxr_read_framed_msg+0x2c4>
 8017faa:	78bb      	ldrb	r3, [r7, #2]
 8017fac:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017fb0:	2b7e      	cmp	r3, #126	@ 0x7e
 8017fb2:	d02a      	beq.n	801800a <uxr_read_framed_msg+0x31a>
 8017fb4:	1c50      	adds	r0, r2, #1
 8017fb6:	0843      	lsrs	r3, r0, #1
 8017fb8:	fba1 e303 	umull	lr, r3, r1, r3
 8017fbc:	089b      	lsrs	r3, r3, #2
 8017fbe:	fb0c 0013 	mls	r0, ip, r3, r0
 8017fc2:	4590      	cmp	r8, r2
 8017fc4:	eb04 0702 	add.w	r7, r4, r2
 8017fc8:	b2c2      	uxtb	r2, r0
 8017fca:	d1ee      	bne.n	8017faa <uxr_read_framed_msg+0x2ba>
 8017fcc:	e6dd      	b.n	8017d8a <uxr_read_framed_msg+0x9a>
 8017fce:	3002      	adds	r0, #2
 8017fd0:	ea4f 0e50 	mov.w	lr, r0, lsr #1
 8017fd4:	eb04 0a02 	add.w	sl, r4, r2
 8017fd8:	fba9 e20e 	umull	lr, r2, r9, lr
 8017fdc:	0892      	lsrs	r2, r2, #2
 8017fde:	45e0      	cmp	r8, ip
 8017fe0:	fb01 0012 	mls	r0, r1, r2, r0
 8017fe4:	f43f af36 	beq.w	8017e54 <uxr_read_framed_msg+0x164>
 8017fe8:	f89a e002 	ldrb.w	lr, [sl, #2]
 8017fec:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8017ff0:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 8017ff4:	d049      	beq.n	801808a <uxr_read_framed_msg+0x39a>
 8017ff6:	f08e 0e20 	eor.w	lr, lr, #32
 8017ffa:	e704      	b.n	8017e06 <uxr_read_framed_msg+0x116>
 8017ffc:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8018000:	f43f af2d 	beq.w	8017e5e <uxr_read_framed_msg+0x16e>
 8018004:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 8018008:	d151      	bne.n	80180ae <uxr_read_framed_msg+0x3be>
 801800a:	2301      	movs	r3, #1
 801800c:	7023      	strb	r3, [r4, #0]
 801800e:	e684      	b.n	8017d1a <uxr_read_framed_msg+0x2a>
 8018010:	4651      	mov	r1, sl
 8018012:	f8cd b000 	str.w	fp, [sp]
 8018016:	2301      	movs	r3, #1
 8018018:	9301      	str	r3, [sp, #4]
 801801a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801801c:	9103      	str	r1, [sp, #12]
 801801e:	4632      	mov	r2, r6
 8018020:	4620      	mov	r0, r4
 8018022:	f7ff fde1 	bl	8017be8 <uxr_framing_read_transport>
 8018026:	fab0 f080 	clz	r0, r0
 801802a:	9903      	ldr	r1, [sp, #12]
 801802c:	0940      	lsrs	r0, r0, #5
 801802e:	e671      	b.n	8017d14 <uxr_read_framed_msg+0x24>
 8018030:	4651      	mov	r1, sl
 8018032:	f8cd b000 	str.w	fp, [sp]
 8018036:	2302      	movs	r3, #2
 8018038:	e7ee      	b.n	8018018 <uxr_read_framed_msg+0x328>
 801803a:	2304      	movs	r3, #4
 801803c:	9301      	str	r3, [sp, #4]
 801803e:	f8cd b000 	str.w	fp, [sp]
 8018042:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018044:	4632      	mov	r2, r6
 8018046:	4651      	mov	r1, sl
 8018048:	4620      	mov	r0, r4
 801804a:	f7ff fdcd 	bl	8017be8 <uxr_framing_read_transport>
 801804e:	2800      	cmp	r0, #0
 8018050:	f47f ae63 	bne.w	8017d1a <uxr_read_framed_msg+0x2a>
 8018054:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 8018058:	387e      	subs	r0, #126	@ 0x7e
 801805a:	4651      	mov	r1, sl
 801805c:	bf18      	it	ne
 801805e:	2001      	movne	r0, #1
 8018060:	e658      	b.n	8017d14 <uxr_read_framed_msg+0x24>
 8018062:	bf00      	nop
 8018064:	30c30c31 	.word	0x30c30c31
 8018068:	0801d940 	.word	0x0801d940
 801806c:	2305      	movs	r3, #5
 801806e:	9301      	str	r3, [sp, #4]
 8018070:	f8cd b000 	str.w	fp, [sp]
 8018074:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018076:	f7ff fdb7 	bl	8017be8 <uxr_framing_read_transport>
 801807a:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 801807e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8018082:	429a      	cmp	r2, r3
 8018084:	f43f ae81 	beq.w	8017d8a <uxr_read_framed_msg+0x9a>
 8018088:	e642      	b.n	8017d10 <uxr_read_framed_msg+0x20>
 801808a:	42bb      	cmp	r3, r7
 801808c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8018090:	f43f aee5 	beq.w	8017e5e <uxr_read_framed_msg+0x16e>
 8018094:	2301      	movs	r3, #1
 8018096:	7023      	strb	r3, [r4, #0]
 8018098:	e63f      	b.n	8017d1a <uxr_read_framed_msg+0x2a>
 801809a:	4651      	mov	r1, sl
 801809c:	f8cd b000 	str.w	fp, [sp]
 80180a0:	2303      	movs	r3, #3
 80180a2:	e7b9      	b.n	8018018 <uxr_read_framed_msg+0x328>
 80180a4:	2305      	movs	r3, #5
 80180a6:	7023      	strb	r3, [r4, #0]
 80180a8:	e637      	b.n	8017d1a <uxr_read_framed_msg+0x2a>
 80180aa:	f43f aed8 	beq.w	8017e5e <uxr_read_framed_msg+0x16e>
 80180ae:	1afb      	subs	r3, r7, r3
 80180b0:	3302      	adds	r3, #2
 80180b2:	e9cd b300 	strd	fp, r3, [sp]
 80180b6:	4651      	mov	r1, sl
 80180b8:	e7af      	b.n	801801a <uxr_read_framed_msg+0x32a>
 80180ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80180bc:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 80180c0:	7013      	strb	r3, [r2, #0]
 80180c2:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 80180c4:	b005      	add	sp, #20
 80180c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80180ca:	4287      	cmp	r7, r0
 80180cc:	d0a0      	beq.n	8018010 <uxr_read_framed_msg+0x320>
 80180ce:	4423      	add	r3, r4
 80180d0:	3202      	adds	r2, #2
 80180d2:	7898      	ldrb	r0, [r3, #2]
 80180d4:	0853      	lsrs	r3, r2, #1
 80180d6:	fba1 e303 	umull	lr, r3, r1, r3
 80180da:	089b      	lsrs	r3, r3, #2
 80180dc:	fb08 2213 	mls	r2, r8, r3, r2
 80180e0:	287e      	cmp	r0, #126	@ 0x7e
 80180e2:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 80180e6:	d064      	beq.n	80181b2 <uxr_read_framed_msg+0x4c2>
 80180e8:	f080 0120 	eor.w	r1, r0, #32
 80180ec:	e642      	b.n	8017d74 <uxr_read_framed_msg+0x84>
 80180ee:	45bc      	cmp	ip, r7
 80180f0:	d09e      	beq.n	8018030 <uxr_read_framed_msg+0x340>
 80180f2:	4423      	add	r3, r4
 80180f4:	3202      	adds	r2, #2
 80180f6:	7898      	ldrb	r0, [r3, #2]
 80180f8:	0853      	lsrs	r3, r2, #1
 80180fa:	fba1 e303 	umull	lr, r3, r1, r3
 80180fe:	089b      	lsrs	r3, r3, #2
 8018100:	fb08 2213 	mls	r2, r8, r3, r2
 8018104:	287e      	cmp	r0, #126	@ 0x7e
 8018106:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801810a:	d061      	beq.n	80181d0 <uxr_read_framed_msg+0x4e0>
 801810c:	f080 0020 	eor.w	r0, r0, #32
 8018110:	e65e      	b.n	8017dd0 <uxr_read_framed_msg+0xe0>
 8018112:	4567      	cmp	r7, ip
 8018114:	f43f af7c 	beq.w	8018010 <uxr_read_framed_msg+0x320>
 8018118:	4423      	add	r3, r4
 801811a:	3202      	adds	r2, #2
 801811c:	7898      	ldrb	r0, [r3, #2]
 801811e:	0853      	lsrs	r3, r2, #1
 8018120:	fba1 e303 	umull	lr, r3, r1, r3
 8018124:	089b      	lsrs	r3, r3, #2
 8018126:	fb08 2213 	mls	r2, r8, r3, r2
 801812a:	287e      	cmp	r0, #126	@ 0x7e
 801812c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8018130:	d03f      	beq.n	80181b2 <uxr_read_framed_msg+0x4c2>
 8018132:	f080 0020 	eor.w	r0, r0, #32
 8018136:	e6b4      	b.n	8017ea2 <uxr_read_framed_msg+0x1b2>
 8018138:	4560      	cmp	r0, ip
 801813a:	f43f af7e 	beq.w	801803a <uxr_read_framed_msg+0x34a>
 801813e:	4423      	add	r3, r4
 8018140:	3202      	adds	r2, #2
 8018142:	7898      	ldrb	r0, [r3, #2]
 8018144:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8018148:	0853      	lsrs	r3, r2, #1
 801814a:	fba1 e303 	umull	lr, r3, r1, r3
 801814e:	089b      	lsrs	r3, r3, #2
 8018150:	fb08 2213 	mls	r2, r8, r3, r2
 8018154:	287e      	cmp	r0, #126	@ 0x7e
 8018156:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801815a:	f43f af6e 	beq.w	801803a <uxr_read_framed_msg+0x34a>
 801815e:	f080 0020 	eor.w	r0, r0, #32
 8018162:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8018166:	e715      	b.n	8017f94 <uxr_read_framed_msg+0x2a4>
 8018168:	4567      	cmp	r7, ip
 801816a:	f43f af61 	beq.w	8018030 <uxr_read_framed_msg+0x340>
 801816e:	4423      	add	r3, r4
 8018170:	3202      	adds	r2, #2
 8018172:	7898      	ldrb	r0, [r3, #2]
 8018174:	0853      	lsrs	r3, r2, #1
 8018176:	fba1 e303 	umull	lr, r3, r1, r3
 801817a:	089b      	lsrs	r3, r3, #2
 801817c:	fb08 2213 	mls	r2, r8, r3, r2
 8018180:	287e      	cmp	r0, #126	@ 0x7e
 8018182:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8018186:	d023      	beq.n	80181d0 <uxr_read_framed_msg+0x4e0>
 8018188:	f080 0020 	eor.w	r0, r0, #32
 801818c:	e6b6      	b.n	8017efc <uxr_read_framed_msg+0x20c>
 801818e:	45bc      	cmp	ip, r7
 8018190:	d083      	beq.n	801809a <uxr_read_framed_msg+0x3aa>
 8018192:	4423      	add	r3, r4
 8018194:	3202      	adds	r2, #2
 8018196:	7898      	ldrb	r0, [r3, #2]
 8018198:	0853      	lsrs	r3, r2, #1
 801819a:	fba1 e303 	umull	lr, r3, r1, r3
 801819e:	089b      	lsrs	r3, r3, #2
 80181a0:	fb08 2213 	mls	r2, r8, r3, r2
 80181a4:	287e      	cmp	r0, #126	@ 0x7e
 80181a6:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 80181aa:	d01f      	beq.n	80181ec <uxr_read_framed_msg+0x4fc>
 80181ac:	f080 0020 	eor.w	r0, r0, #32
 80181b0:	e6c7      	b.n	8017f42 <uxr_read_framed_msg+0x252>
 80181b2:	2701      	movs	r7, #1
 80181b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80181b6:	f8cd b000 	str.w	fp, [sp]
 80181ba:	9701      	str	r7, [sp, #4]
 80181bc:	4632      	mov	r2, r6
 80181be:	4651      	mov	r1, sl
 80181c0:	4620      	mov	r0, r4
 80181c2:	f7ff fd11 	bl	8017be8 <uxr_framing_read_transport>
 80181c6:	2800      	cmp	r0, #0
 80181c8:	f47f ada7 	bne.w	8017d1a <uxr_read_framed_msg+0x2a>
 80181cc:	7027      	strb	r7, [r4, #0]
 80181ce:	e5a4      	b.n	8017d1a <uxr_read_framed_msg+0x2a>
 80181d0:	f8cd b000 	str.w	fp, [sp]
 80181d4:	2302      	movs	r3, #2
 80181d6:	9301      	str	r3, [sp, #4]
 80181d8:	4632      	mov	r2, r6
 80181da:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80181dc:	4651      	mov	r1, sl
 80181de:	4620      	mov	r0, r4
 80181e0:	f7ff fd02 	bl	8017be8 <uxr_framing_read_transport>
 80181e4:	2800      	cmp	r0, #0
 80181e6:	f47f ad98 	bne.w	8017d1a <uxr_read_framed_msg+0x2a>
 80181ea:	e70e      	b.n	801800a <uxr_read_framed_msg+0x31a>
 80181ec:	f8cd b000 	str.w	fp, [sp]
 80181f0:	2303      	movs	r3, #3
 80181f2:	e7f0      	b.n	80181d6 <uxr_read_framed_msg+0x4e6>

080181f4 <rcl_get_automatic_discovery_range>:
 80181f4:	b530      	push	{r4, r5, lr}
 80181f6:	b083      	sub	sp, #12
 80181f8:	2300      	movs	r3, #0
 80181fa:	9301      	str	r3, [sp, #4]
 80181fc:	b1c0      	cbz	r0, 8018230 <rcl_get_automatic_discovery_range+0x3c>
 80181fe:	4604      	mov	r4, r0
 8018200:	a901      	add	r1, sp, #4
 8018202:	4818      	ldr	r0, [pc, #96]	@ (8018264 <rcl_get_automatic_discovery_range+0x70>)
 8018204:	f7fb ff86 	bl	8014114 <rcutils_get_env>
 8018208:	b110      	cbz	r0, 8018210 <rcl_get_automatic_discovery_range+0x1c>
 801820a:	2001      	movs	r0, #1
 801820c:	b003      	add	sp, #12
 801820e:	bd30      	pop	{r4, r5, pc}
 8018210:	9d01      	ldr	r5, [sp, #4]
 8018212:	782b      	ldrb	r3, [r5, #0]
 8018214:	b923      	cbnz	r3, 8018220 <rcl_get_automatic_discovery_range+0x2c>
 8018216:	2303      	movs	r3, #3
 8018218:	7023      	strb	r3, [r4, #0]
 801821a:	2000      	movs	r0, #0
 801821c:	b003      	add	sp, #12
 801821e:	bd30      	pop	{r4, r5, pc}
 8018220:	4911      	ldr	r1, [pc, #68]	@ (8018268 <rcl_get_automatic_discovery_range+0x74>)
 8018222:	4628      	mov	r0, r5
 8018224:	f7e7 ffdc 	bl	80001e0 <strcmp>
 8018228:	b928      	cbnz	r0, 8018236 <rcl_get_automatic_discovery_range+0x42>
 801822a:	2301      	movs	r3, #1
 801822c:	7023      	strb	r3, [r4, #0]
 801822e:	e7f4      	b.n	801821a <rcl_get_automatic_discovery_range+0x26>
 8018230:	200b      	movs	r0, #11
 8018232:	b003      	add	sp, #12
 8018234:	bd30      	pop	{r4, r5, pc}
 8018236:	490d      	ldr	r1, [pc, #52]	@ (801826c <rcl_get_automatic_discovery_range+0x78>)
 8018238:	4628      	mov	r0, r5
 801823a:	f7e7 ffd1 	bl	80001e0 <strcmp>
 801823e:	b168      	cbz	r0, 801825c <rcl_get_automatic_discovery_range+0x68>
 8018240:	490b      	ldr	r1, [pc, #44]	@ (8018270 <rcl_get_automatic_discovery_range+0x7c>)
 8018242:	4628      	mov	r0, r5
 8018244:	f7e7 ffcc 	bl	80001e0 <strcmp>
 8018248:	2800      	cmp	r0, #0
 801824a:	d0e4      	beq.n	8018216 <rcl_get_automatic_discovery_range+0x22>
 801824c:	4909      	ldr	r1, [pc, #36]	@ (8018274 <rcl_get_automatic_discovery_range+0x80>)
 801824e:	4628      	mov	r0, r5
 8018250:	f7e7 ffc6 	bl	80001e0 <strcmp>
 8018254:	b910      	cbnz	r0, 801825c <rcl_get_automatic_discovery_range+0x68>
 8018256:	2304      	movs	r3, #4
 8018258:	7023      	strb	r3, [r4, #0]
 801825a:	e7de      	b.n	801821a <rcl_get_automatic_discovery_range+0x26>
 801825c:	2302      	movs	r3, #2
 801825e:	7023      	strb	r3, [r4, #0]
 8018260:	e7db      	b.n	801821a <rcl_get_automatic_discovery_range+0x26>
 8018262:	bf00      	nop
 8018264:	0801cd88 	.word	0x0801cd88
 8018268:	0801cda8 	.word	0x0801cda8
 801826c:	0801cdac 	.word	0x0801cdac
 8018270:	0801cdb8 	.word	0x0801cdb8
 8018274:	0801cdc0 	.word	0x0801cdc0

08018278 <rcl_automatic_discovery_range_to_string>:
 8018278:	2804      	cmp	r0, #4
 801827a:	bf9a      	itte	ls
 801827c:	4b02      	ldrls	r3, [pc, #8]	@ (8018288 <rcl_automatic_discovery_range_to_string+0x10>)
 801827e:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8018282:	2000      	movhi	r0, #0
 8018284:	4770      	bx	lr
 8018286:	bf00      	nop
 8018288:	0801db40 	.word	0x0801db40

0801828c <rcl_get_discovery_static_peers>:
 801828c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018290:	b08c      	sub	sp, #48	@ 0x30
 8018292:	2300      	movs	r3, #0
 8018294:	9304      	str	r3, [sp, #16]
 8018296:	2800      	cmp	r0, #0
 8018298:	d04e      	beq.n	8018338 <rcl_get_discovery_static_peers+0xac>
 801829a:	460d      	mov	r5, r1
 801829c:	2900      	cmp	r1, #0
 801829e:	d04b      	beq.n	8018338 <rcl_get_discovery_static_peers+0xac>
 80182a0:	4604      	mov	r4, r0
 80182a2:	a904      	add	r1, sp, #16
 80182a4:	482d      	ldr	r0, [pc, #180]	@ (801835c <rcl_get_discovery_static_peers+0xd0>)
 80182a6:	f7fb ff35 	bl	8014114 <rcutils_get_env>
 80182aa:	b118      	cbz	r0, 80182b4 <rcl_get_discovery_static_peers+0x28>
 80182ac:	2001      	movs	r0, #1
 80182ae:	b00c      	add	sp, #48	@ 0x30
 80182b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80182b4:	9b04      	ldr	r3, [sp, #16]
 80182b6:	2b00      	cmp	r3, #0
 80182b8:	d0f8      	beq.n	80182ac <rcl_get_discovery_static_peers+0x20>
 80182ba:	af05      	add	r7, sp, #20
 80182bc:	4638      	mov	r0, r7
 80182be:	f000 fc7f 	bl	8018bc0 <rcutils_get_zero_initialized_string_array>
 80182c2:	f105 0308 	add.w	r3, r5, #8
 80182c6:	9703      	str	r7, [sp, #12]
 80182c8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80182cc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80182d0:	9804      	ldr	r0, [sp, #16]
 80182d2:	e895 000c 	ldmia.w	r5, {r2, r3}
 80182d6:	213b      	movs	r1, #59	@ 0x3b
 80182d8:	f000 fbc2 	bl	8018a60 <rcutils_split>
 80182dc:	2800      	cmp	r0, #0
 80182de:	d1e5      	bne.n	80182ac <rcl_get_discovery_static_peers+0x20>
 80182e0:	9905      	ldr	r1, [sp, #20]
 80182e2:	462a      	mov	r2, r5
 80182e4:	4620      	mov	r0, r4
 80182e6:	f000 fcc3 	bl	8018c70 <rmw_discovery_options_init>
 80182ea:	4606      	mov	r6, r0
 80182ec:	bb90      	cbnz	r0, 8018354 <rcl_get_discovery_static_peers+0xc8>
 80182ee:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80182f2:	f1b9 0f00 	cmp.w	r9, #0
 80182f6:	d026      	beq.n	8018346 <rcl_get_discovery_static_peers+0xba>
 80182f8:	f8dd a018 	ldr.w	sl, [sp, #24]
 80182fc:	4680      	mov	r8, r0
 80182fe:	f85a 5026 	ldr.w	r5, [sl, r6, lsl #2]
 8018302:	4628      	mov	r0, r5
 8018304:	f7e7 ffcc 	bl	80002a0 <strlen>
 8018308:	28ff      	cmp	r0, #255	@ 0xff
 801830a:	4629      	mov	r1, r5
 801830c:	ea4f 2506 	mov.w	r5, r6, lsl #8
 8018310:	d816      	bhi.n	8018340 <rcl_get_discovery_static_peers+0xb4>
 8018312:	6860      	ldr	r0, [r4, #4]
 8018314:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8018318:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 801831c:	f001 fc8b 	bl	8019c36 <strncpy>
 8018320:	6863      	ldr	r3, [r4, #4]
 8018322:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8018326:	3601      	adds	r6, #1
 8018328:	442b      	add	r3, r5
 801832a:	454e      	cmp	r6, r9
 801832c:	f883 80ff 	strb.w	r8, [r3, #255]	@ 0xff
 8018330:	d209      	bcs.n	8018346 <rcl_get_discovery_static_peers+0xba>
 8018332:	f8dd a018 	ldr.w	sl, [sp, #24]
 8018336:	e7e2      	b.n	80182fe <rcl_get_discovery_static_peers+0x72>
 8018338:	200b      	movs	r0, #11
 801833a:	b00c      	add	sp, #48	@ 0x30
 801833c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018340:	3601      	adds	r6, #1
 8018342:	454e      	cmp	r6, r9
 8018344:	d3db      	bcc.n	80182fe <rcl_get_discovery_static_peers+0x72>
 8018346:	4638      	mov	r0, r7
 8018348:	f000 fc6c 	bl	8018c24 <rcutils_string_array_fini>
 801834c:	3800      	subs	r0, #0
 801834e:	bf18      	it	ne
 8018350:	2001      	movne	r0, #1
 8018352:	e7ac      	b.n	80182ae <rcl_get_discovery_static_peers+0x22>
 8018354:	f7f8 ff66 	bl	8011224 <rcl_convert_rmw_ret_to_rcl_ret>
 8018358:	e7a9      	b.n	80182ae <rcl_get_discovery_static_peers+0x22>
 801835a:	bf00      	nop
 801835c:	0801cdd0 	.word	0x0801cdd0

08018360 <rcl_get_default_domain_id>:
 8018360:	b530      	push	{r4, r5, lr}
 8018362:	b083      	sub	sp, #12
 8018364:	2300      	movs	r3, #0
 8018366:	9300      	str	r3, [sp, #0]
 8018368:	b1f0      	cbz	r0, 80183a8 <rcl_get_default_domain_id+0x48>
 801836a:	4604      	mov	r4, r0
 801836c:	4669      	mov	r1, sp
 801836e:	4812      	ldr	r0, [pc, #72]	@ (80183b8 <rcl_get_default_domain_id+0x58>)
 8018370:	f7fb fed0 	bl	8014114 <rcutils_get_env>
 8018374:	4602      	mov	r2, r0
 8018376:	b108      	cbz	r0, 801837c <rcl_get_default_domain_id+0x1c>
 8018378:	2001      	movs	r0, #1
 801837a:	e004      	b.n	8018386 <rcl_get_default_domain_id+0x26>
 801837c:	9800      	ldr	r0, [sp, #0]
 801837e:	b108      	cbz	r0, 8018384 <rcl_get_default_domain_id+0x24>
 8018380:	7803      	ldrb	r3, [r0, #0]
 8018382:	b913      	cbnz	r3, 801838a <rcl_get_default_domain_id+0x2a>
 8018384:	2000      	movs	r0, #0
 8018386:	b003      	add	sp, #12
 8018388:	bd30      	pop	{r4, r5, pc}
 801838a:	a901      	add	r1, sp, #4
 801838c:	9201      	str	r2, [sp, #4]
 801838e:	f001 f921 	bl	80195d4 <strtoul>
 8018392:	4605      	mov	r5, r0
 8018394:	b158      	cbz	r0, 80183ae <rcl_get_default_domain_id+0x4e>
 8018396:	1c43      	adds	r3, r0, #1
 8018398:	d104      	bne.n	80183a4 <rcl_get_default_domain_id+0x44>
 801839a:	f001 fd29 	bl	8019df0 <__errno>
 801839e:	6803      	ldr	r3, [r0, #0]
 80183a0:	2b22      	cmp	r3, #34	@ 0x22
 80183a2:	d0e9      	beq.n	8018378 <rcl_get_default_domain_id+0x18>
 80183a4:	6025      	str	r5, [r4, #0]
 80183a6:	e7ed      	b.n	8018384 <rcl_get_default_domain_id+0x24>
 80183a8:	200b      	movs	r0, #11
 80183aa:	b003      	add	sp, #12
 80183ac:	bd30      	pop	{r4, r5, pc}
 80183ae:	9b01      	ldr	r3, [sp, #4]
 80183b0:	781b      	ldrb	r3, [r3, #0]
 80183b2:	2b00      	cmp	r3, #0
 80183b4:	d0f6      	beq.n	80183a4 <rcl_get_default_domain_id+0x44>
 80183b6:	e7df      	b.n	8018378 <rcl_get_default_domain_id+0x18>
 80183b8:	0801ceb0 	.word	0x0801ceb0

080183bc <rcl_expand_topic_name>:
 80183bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80183c0:	b08b      	sub	sp, #44	@ 0x2c
 80183c2:	9306      	str	r3, [sp, #24]
 80183c4:	2800      	cmp	r0, #0
 80183c6:	f000 80ad 	beq.w	8018524 <rcl_expand_topic_name+0x168>
 80183ca:	460e      	mov	r6, r1
 80183cc:	2900      	cmp	r1, #0
 80183ce:	f000 80a9 	beq.w	8018524 <rcl_expand_topic_name+0x168>
 80183d2:	4617      	mov	r7, r2
 80183d4:	2a00      	cmp	r2, #0
 80183d6:	f000 80a5 	beq.w	8018524 <rcl_expand_topic_name+0x168>
 80183da:	2b00      	cmp	r3, #0
 80183dc:	f000 80a2 	beq.w	8018524 <rcl_expand_topic_name+0x168>
 80183e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80183e2:	2b00      	cmp	r3, #0
 80183e4:	f000 809e 	beq.w	8018524 <rcl_expand_topic_name+0x168>
 80183e8:	2200      	movs	r2, #0
 80183ea:	a909      	add	r1, sp, #36	@ 0x24
 80183ec:	4680      	mov	r8, r0
 80183ee:	f000 fa45 	bl	801887c <rcl_validate_topic_name>
 80183f2:	4605      	mov	r5, r0
 80183f4:	2800      	cmp	r0, #0
 80183f6:	f040 8096 	bne.w	8018526 <rcl_expand_topic_name+0x16a>
 80183fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80183fc:	2b00      	cmp	r3, #0
 80183fe:	f040 809a 	bne.w	8018536 <rcl_expand_topic_name+0x17a>
 8018402:	4602      	mov	r2, r0
 8018404:	a909      	add	r1, sp, #36	@ 0x24
 8018406:	4630      	mov	r0, r6
 8018408:	f7fc fadc 	bl	80149c4 <rmw_validate_node_name>
 801840c:	2800      	cmp	r0, #0
 801840e:	f040 808e 	bne.w	801852e <rcl_expand_topic_name+0x172>
 8018412:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018414:	2a00      	cmp	r2, #0
 8018416:	f040 8093 	bne.w	8018540 <rcl_expand_topic_name+0x184>
 801841a:	a909      	add	r1, sp, #36	@ 0x24
 801841c:	4638      	mov	r0, r7
 801841e:	f7fc fab3 	bl	8014988 <rmw_validate_namespace>
 8018422:	2800      	cmp	r0, #0
 8018424:	f040 8083 	bne.w	801852e <rcl_expand_topic_name+0x172>
 8018428:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801842a:	2d00      	cmp	r5, #0
 801842c:	f040 80f5 	bne.w	801861a <rcl_expand_topic_name+0x25e>
 8018430:	217b      	movs	r1, #123	@ 0x7b
 8018432:	4640      	mov	r0, r8
 8018434:	f001 fbe0 	bl	8019bf8 <strchr>
 8018438:	f898 3000 	ldrb.w	r3, [r8]
 801843c:	2b2f      	cmp	r3, #47	@ 0x2f
 801843e:	4604      	mov	r4, r0
 8018440:	f000 809f 	beq.w	8018582 <rcl_expand_topic_name+0x1c6>
 8018444:	2b7e      	cmp	r3, #126	@ 0x7e
 8018446:	f040 80ea 	bne.w	801861e <rcl_expand_topic_name+0x262>
 801844a:	4638      	mov	r0, r7
 801844c:	f7e7 ff28 	bl	80002a0 <strlen>
 8018450:	4a86      	ldr	r2, [pc, #536]	@ (801866c <rcl_expand_topic_name+0x2b0>)
 8018452:	4b87      	ldr	r3, [pc, #540]	@ (8018670 <rcl_expand_topic_name+0x2b4>)
 8018454:	2801      	cmp	r0, #1
 8018456:	bf08      	it	eq
 8018458:	4613      	moveq	r3, r2
 801845a:	9302      	str	r3, [sp, #8]
 801845c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801845e:	9300      	str	r3, [sp, #0]
 8018460:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8018464:	f108 0301 	add.w	r3, r8, #1
 8018468:	9305      	str	r3, [sp, #20]
 801846a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801846e:	9301      	str	r3, [sp, #4]
 8018470:	ab14      	add	r3, sp, #80	@ 0x50
 8018472:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018474:	f7fb fe66 	bl	8014144 <rcutils_format_string_limit>
 8018478:	4682      	mov	sl, r0
 801847a:	2800      	cmp	r0, #0
 801847c:	f000 80e1 	beq.w	8018642 <rcl_expand_topic_name+0x286>
 8018480:	2c00      	cmp	r4, #0
 8018482:	f000 8085 	beq.w	8018590 <rcl_expand_topic_name+0x1d4>
 8018486:	217b      	movs	r1, #123	@ 0x7b
 8018488:	f001 fbb6 	bl	8019bf8 <strchr>
 801848c:	46d1      	mov	r9, sl
 801848e:	4604      	mov	r4, r0
 8018490:	9507      	str	r5, [sp, #28]
 8018492:	464d      	mov	r5, r9
 8018494:	2c00      	cmp	r4, #0
 8018496:	f000 80a1 	beq.w	80185dc <rcl_expand_topic_name+0x220>
 801849a:	217d      	movs	r1, #125	@ 0x7d
 801849c:	4628      	mov	r0, r5
 801849e:	f001 fbab 	bl	8019bf8 <strchr>
 80184a2:	eba0 0904 	sub.w	r9, r0, r4
 80184a6:	f109 0b01 	add.w	fp, r9, #1
 80184aa:	4872      	ldr	r0, [pc, #456]	@ (8018674 <rcl_expand_topic_name+0x2b8>)
 80184ac:	465a      	mov	r2, fp
 80184ae:	4621      	mov	r1, r4
 80184b0:	f001 fbaf 	bl	8019c12 <strncmp>
 80184b4:	2800      	cmp	r0, #0
 80184b6:	d069      	beq.n	801858c <rcl_expand_topic_name+0x1d0>
 80184b8:	486f      	ldr	r0, [pc, #444]	@ (8018678 <rcl_expand_topic_name+0x2bc>)
 80184ba:	465a      	mov	r2, fp
 80184bc:	4621      	mov	r1, r4
 80184be:	f001 fba8 	bl	8019c12 <strncmp>
 80184c2:	b130      	cbz	r0, 80184d2 <rcl_expand_topic_name+0x116>
 80184c4:	486d      	ldr	r0, [pc, #436]	@ (801867c <rcl_expand_topic_name+0x2c0>)
 80184c6:	465a      	mov	r2, fp
 80184c8:	4621      	mov	r1, r4
 80184ca:	f001 fba2 	bl	8019c12 <strncmp>
 80184ce:	2800      	cmp	r0, #0
 80184d0:	d138      	bne.n	8018544 <rcl_expand_topic_name+0x188>
 80184d2:	46b9      	mov	r9, r7
 80184d4:	ab16      	add	r3, sp, #88	@ 0x58
 80184d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80184da:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80184de:	ab14      	add	r3, sp, #80	@ 0x50
 80184e0:	4620      	mov	r0, r4
 80184e2:	cb0c      	ldmia	r3, {r2, r3}
 80184e4:	4659      	mov	r1, fp
 80184e6:	f7fb ff81 	bl	80143ec <rcutils_strndup>
 80184ea:	4604      	mov	r4, r0
 80184ec:	2800      	cmp	r0, #0
 80184ee:	f000 8099 	beq.w	8018624 <rcl_expand_topic_name+0x268>
 80184f2:	464a      	mov	r2, r9
 80184f4:	4628      	mov	r0, r5
 80184f6:	ab14      	add	r3, sp, #80	@ 0x50
 80184f8:	4621      	mov	r1, r4
 80184fa:	f7fb fe5d 	bl	80141b8 <rcutils_repl_str>
 80184fe:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018500:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018502:	4605      	mov	r5, r0
 8018504:	4620      	mov	r0, r4
 8018506:	4798      	blx	r3
 8018508:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801850a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801850c:	4650      	mov	r0, sl
 801850e:	4798      	blx	r3
 8018510:	2d00      	cmp	r5, #0
 8018512:	f000 8091 	beq.w	8018638 <rcl_expand_topic_name+0x27c>
 8018516:	217b      	movs	r1, #123	@ 0x7b
 8018518:	4628      	mov	r0, r5
 801851a:	f001 fb6d 	bl	8019bf8 <strchr>
 801851e:	46aa      	mov	sl, r5
 8018520:	4604      	mov	r4, r0
 8018522:	e7b7      	b.n	8018494 <rcl_expand_topic_name+0xd8>
 8018524:	250b      	movs	r5, #11
 8018526:	4628      	mov	r0, r5
 8018528:	b00b      	add	sp, #44	@ 0x2c
 801852a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801852e:	f7f8 fe79 	bl	8011224 <rcl_convert_rmw_ret_to_rcl_ret>
 8018532:	4605      	mov	r5, r0
 8018534:	e7f7      	b.n	8018526 <rcl_expand_topic_name+0x16a>
 8018536:	2567      	movs	r5, #103	@ 0x67
 8018538:	4628      	mov	r0, r5
 801853a:	b00b      	add	sp, #44	@ 0x2c
 801853c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018540:	25c9      	movs	r5, #201	@ 0xc9
 8018542:	e7f0      	b.n	8018526 <rcl_expand_topic_name+0x16a>
 8018544:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 8018548:	9806      	ldr	r0, [sp, #24]
 801854a:	1c61      	adds	r1, r4, #1
 801854c:	f7fc f86a 	bl	8014624 <rcutils_string_map_getn>
 8018550:	4681      	mov	r9, r0
 8018552:	2800      	cmp	r0, #0
 8018554:	d1be      	bne.n	80184d4 <rcl_expand_topic_name+0x118>
 8018556:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018558:	ab16      	add	r3, sp, #88	@ 0x58
 801855a:	6010      	str	r0, [r2, #0]
 801855c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8018560:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8018564:	ab14      	add	r3, sp, #80	@ 0x50
 8018566:	cb0c      	ldmia	r3, {r2, r3}
 8018568:	4659      	mov	r1, fp
 801856a:	4620      	mov	r0, r4
 801856c:	f7fb ff3e 	bl	80143ec <rcutils_strndup>
 8018570:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018572:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018574:	4798      	blx	r3
 8018576:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018578:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801857a:	4650      	mov	r0, sl
 801857c:	4798      	blx	r3
 801857e:	2569      	movs	r5, #105	@ 0x69
 8018580:	e7d1      	b.n	8018526 <rcl_expand_topic_name+0x16a>
 8018582:	2800      	cmp	r0, #0
 8018584:	d061      	beq.n	801864a <rcl_expand_topic_name+0x28e>
 8018586:	46c1      	mov	r9, r8
 8018588:	46aa      	mov	sl, r5
 801858a:	e781      	b.n	8018490 <rcl_expand_topic_name+0xd4>
 801858c:	46b1      	mov	r9, r6
 801858e:	e7a1      	b.n	80184d4 <rcl_expand_topic_name+0x118>
 8018590:	f89a 3000 	ldrb.w	r3, [sl]
 8018594:	2b2f      	cmp	r3, #47	@ 0x2f
 8018596:	d01d      	beq.n	80185d4 <rcl_expand_topic_name+0x218>
 8018598:	4638      	mov	r0, r7
 801859a:	f7e7 fe81 	bl	80002a0 <strlen>
 801859e:	4a38      	ldr	r2, [pc, #224]	@ (8018680 <rcl_expand_topic_name+0x2c4>)
 80185a0:	4b38      	ldr	r3, [pc, #224]	@ (8018684 <rcl_expand_topic_name+0x2c8>)
 80185a2:	f8cd a010 	str.w	sl, [sp, #16]
 80185a6:	2801      	cmp	r0, #1
 80185a8:	bf18      	it	ne
 80185aa:	4613      	movne	r3, r2
 80185ac:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80185b0:	e9cd 1301 	strd	r1, r3, [sp, #4]
 80185b4:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80185b6:	9703      	str	r7, [sp, #12]
 80185b8:	9200      	str	r2, [sp, #0]
 80185ba:	ab14      	add	r3, sp, #80	@ 0x50
 80185bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80185be:	f7fb fdc1 	bl	8014144 <rcutils_format_string_limit>
 80185c2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80185c4:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80185c6:	4604      	mov	r4, r0
 80185c8:	4650      	mov	r0, sl
 80185ca:	4798      	blx	r3
 80185cc:	46a2      	mov	sl, r4
 80185ce:	4653      	mov	r3, sl
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	d036      	beq.n	8018642 <rcl_expand_topic_name+0x286>
 80185d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80185d6:	f8c3 a000 	str.w	sl, [r3]
 80185da:	e7a4      	b.n	8018526 <rcl_expand_topic_name+0x16a>
 80185dc:	4653      	mov	r3, sl
 80185de:	9d07      	ldr	r5, [sp, #28]
 80185e0:	2b00      	cmp	r3, #0
 80185e2:	d1d5      	bne.n	8018590 <rcl_expand_topic_name+0x1d4>
 80185e4:	f898 3000 	ldrb.w	r3, [r8]
 80185e8:	2b2f      	cmp	r3, #47	@ 0x2f
 80185ea:	d0f3      	beq.n	80185d4 <rcl_expand_topic_name+0x218>
 80185ec:	4638      	mov	r0, r7
 80185ee:	f7e7 fe57 	bl	80002a0 <strlen>
 80185f2:	4a23      	ldr	r2, [pc, #140]	@ (8018680 <rcl_expand_topic_name+0x2c4>)
 80185f4:	4b23      	ldr	r3, [pc, #140]	@ (8018684 <rcl_expand_topic_name+0x2c8>)
 80185f6:	f8cd 8010 	str.w	r8, [sp, #16]
 80185fa:	2801      	cmp	r0, #1
 80185fc:	bf18      	it	ne
 80185fe:	4613      	movne	r3, r2
 8018600:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8018604:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8018608:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801860a:	9703      	str	r7, [sp, #12]
 801860c:	9200      	str	r2, [sp, #0]
 801860e:	ab14      	add	r3, sp, #80	@ 0x50
 8018610:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018612:	f7fb fd97 	bl	8014144 <rcutils_format_string_limit>
 8018616:	4682      	mov	sl, r0
 8018618:	e7d9      	b.n	80185ce <rcl_expand_topic_name+0x212>
 801861a:	25ca      	movs	r5, #202	@ 0xca
 801861c:	e783      	b.n	8018526 <rcl_expand_topic_name+0x16a>
 801861e:	2800      	cmp	r0, #0
 8018620:	d1b1      	bne.n	8018586 <rcl_expand_topic_name+0x1ca>
 8018622:	e7e3      	b.n	80185ec <rcl_expand_topic_name+0x230>
 8018624:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018626:	6018      	str	r0, [r3, #0]
 8018628:	f7f3 ff86 	bl	800c538 <rcutils_reset_error>
 801862c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801862e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018630:	4650      	mov	r0, sl
 8018632:	4798      	blx	r3
 8018634:	250a      	movs	r5, #10
 8018636:	e776      	b.n	8018526 <rcl_expand_topic_name+0x16a>
 8018638:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801863a:	601d      	str	r5, [r3, #0]
 801863c:	f7f3 ff7c 	bl	800c538 <rcutils_reset_error>
 8018640:	e7f8      	b.n	8018634 <rcl_expand_topic_name+0x278>
 8018642:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018644:	2300      	movs	r3, #0
 8018646:	6013      	str	r3, [r2, #0]
 8018648:	e7f4      	b.n	8018634 <rcl_expand_topic_name+0x278>
 801864a:	ab17      	add	r3, sp, #92	@ 0x5c
 801864c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018650:	e88d 0003 	stmia.w	sp, {r0, r1}
 8018654:	ab14      	add	r3, sp, #80	@ 0x50
 8018656:	cb0e      	ldmia	r3, {r1, r2, r3}
 8018658:	4640      	mov	r0, r8
 801865a:	f7fb fe91 	bl	8014380 <rcutils_strdup>
 801865e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018660:	6018      	str	r0, [r3, #0]
 8018662:	2800      	cmp	r0, #0
 8018664:	f47f af5f 	bne.w	8018526 <rcl_expand_topic_name+0x16a>
 8018668:	e7e8      	b.n	801863c <rcl_expand_topic_name+0x280>
 801866a:	bf00      	nop
 801866c:	0801c6e4 	.word	0x0801c6e4
 8018670:	0801cec0 	.word	0x0801cec0
 8018674:	0801cec8 	.word	0x0801cec8
 8018678:	0801ced0 	.word	0x0801ced0
 801867c:	0801ced8 	.word	0x0801ced8
 8018680:	0801c8e8 	.word	0x0801c8e8
 8018684:	0801c6f4 	.word	0x0801c6f4

08018688 <rcl_get_default_topic_name_substitutions>:
 8018688:	2800      	cmp	r0, #0
 801868a:	bf0c      	ite	eq
 801868c:	200b      	moveq	r0, #11
 801868e:	2000      	movne	r0, #0
 8018690:	4770      	bx	lr
 8018692:	bf00      	nop

08018694 <rcl_get_zero_initialized_guard_condition>:
 8018694:	4a03      	ldr	r2, [pc, #12]	@ (80186a4 <rcl_get_zero_initialized_guard_condition+0x10>)
 8018696:	4603      	mov	r3, r0
 8018698:	e892 0003 	ldmia.w	r2, {r0, r1}
 801869c:	e883 0003 	stmia.w	r3, {r0, r1}
 80186a0:	4618      	mov	r0, r3
 80186a2:	4770      	bx	lr
 80186a4:	0801db54 	.word	0x0801db54

080186a8 <rcl_guard_condition_init>:
 80186a8:	b082      	sub	sp, #8
 80186aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80186ac:	b087      	sub	sp, #28
 80186ae:	ac0c      	add	r4, sp, #48	@ 0x30
 80186b0:	e884 000c 	stmia.w	r4, {r2, r3}
 80186b4:	46a6      	mov	lr, r4
 80186b6:	460d      	mov	r5, r1
 80186b8:	4604      	mov	r4, r0
 80186ba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80186be:	f10d 0c04 	add.w	ip, sp, #4
 80186c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80186c6:	f8de 3000 	ldr.w	r3, [lr]
 80186ca:	f8cc 3000 	str.w	r3, [ip]
 80186ce:	a801      	add	r0, sp, #4
 80186d0:	f7f3 ff06 	bl	800c4e0 <rcutils_allocator_is_valid>
 80186d4:	b338      	cbz	r0, 8018726 <rcl_guard_condition_init+0x7e>
 80186d6:	b334      	cbz	r4, 8018726 <rcl_guard_condition_init+0x7e>
 80186d8:	6866      	ldr	r6, [r4, #4]
 80186da:	b9ee      	cbnz	r6, 8018718 <rcl_guard_condition_init+0x70>
 80186dc:	b31d      	cbz	r5, 8018726 <rcl_guard_condition_init+0x7e>
 80186de:	4628      	mov	r0, r5
 80186e0:	f7f8 fdba 	bl	8011258 <rcl_context_is_valid>
 80186e4:	b308      	cbz	r0, 801872a <rcl_guard_condition_init+0x82>
 80186e6:	9b01      	ldr	r3, [sp, #4]
 80186e8:	9905      	ldr	r1, [sp, #20]
 80186ea:	201c      	movs	r0, #28
 80186ec:	4798      	blx	r3
 80186ee:	4607      	mov	r7, r0
 80186f0:	6060      	str	r0, [r4, #4]
 80186f2:	b310      	cbz	r0, 801873a <rcl_guard_condition_init+0x92>
 80186f4:	6828      	ldr	r0, [r5, #0]
 80186f6:	3028      	adds	r0, #40	@ 0x28
 80186f8:	f000 fc06 	bl	8018f08 <rmw_create_guard_condition>
 80186fc:	6038      	str	r0, [r7, #0]
 80186fe:	6860      	ldr	r0, [r4, #4]
 8018700:	6807      	ldr	r7, [r0, #0]
 8018702:	b1a7      	cbz	r7, 801872e <rcl_guard_condition_init+0x86>
 8018704:	2301      	movs	r3, #1
 8018706:	ac01      	add	r4, sp, #4
 8018708:	7103      	strb	r3, [r0, #4]
 801870a:	f100 0708 	add.w	r7, r0, #8
 801870e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018710:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018712:	6823      	ldr	r3, [r4, #0]
 8018714:	603b      	str	r3, [r7, #0]
 8018716:	e000      	b.n	801871a <rcl_guard_condition_init+0x72>
 8018718:	2664      	movs	r6, #100	@ 0x64
 801871a:	4630      	mov	r0, r6
 801871c:	b007      	add	sp, #28
 801871e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8018722:	b002      	add	sp, #8
 8018724:	4770      	bx	lr
 8018726:	260b      	movs	r6, #11
 8018728:	e7f7      	b.n	801871a <rcl_guard_condition_init+0x72>
 801872a:	2665      	movs	r6, #101	@ 0x65
 801872c:	e7f5      	b.n	801871a <rcl_guard_condition_init+0x72>
 801872e:	9b02      	ldr	r3, [sp, #8]
 8018730:	9905      	ldr	r1, [sp, #20]
 8018732:	4798      	blx	r3
 8018734:	2601      	movs	r6, #1
 8018736:	6067      	str	r7, [r4, #4]
 8018738:	e7ef      	b.n	801871a <rcl_guard_condition_init+0x72>
 801873a:	260a      	movs	r6, #10
 801873c:	e7ed      	b.n	801871a <rcl_guard_condition_init+0x72>
 801873e:	bf00      	nop

08018740 <rcl_guard_condition_init_from_rmw>:
 8018740:	b082      	sub	sp, #8
 8018742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018746:	b086      	sub	sp, #24
 8018748:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 801874c:	4604      	mov	r4, r0
 801874e:	f84c 3f04 	str.w	r3, [ip, #4]!
 8018752:	460e      	mov	r6, r1
 8018754:	4617      	mov	r7, r2
 8018756:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801875a:	f10d 0e04 	add.w	lr, sp, #4
 801875e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8018762:	f8dc 3000 	ldr.w	r3, [ip]
 8018766:	f8ce 3000 	str.w	r3, [lr]
 801876a:	a801      	add	r0, sp, #4
 801876c:	f7f3 feb8 	bl	800c4e0 <rcutils_allocator_is_valid>
 8018770:	b350      	cbz	r0, 80187c8 <rcl_guard_condition_init_from_rmw+0x88>
 8018772:	b34c      	cbz	r4, 80187c8 <rcl_guard_condition_init_from_rmw+0x88>
 8018774:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8018778:	f1b8 0f00 	cmp.w	r8, #0
 801877c:	d11e      	bne.n	80187bc <rcl_guard_condition_init_from_rmw+0x7c>
 801877e:	b31f      	cbz	r7, 80187c8 <rcl_guard_condition_init_from_rmw+0x88>
 8018780:	4638      	mov	r0, r7
 8018782:	f7f8 fd69 	bl	8011258 <rcl_context_is_valid>
 8018786:	b328      	cbz	r0, 80187d4 <rcl_guard_condition_init_from_rmw+0x94>
 8018788:	9b01      	ldr	r3, [sp, #4]
 801878a:	9905      	ldr	r1, [sp, #20]
 801878c:	201c      	movs	r0, #28
 801878e:	4798      	blx	r3
 8018790:	4605      	mov	r5, r0
 8018792:	6060      	str	r0, [r4, #4]
 8018794:	b358      	cbz	r0, 80187ee <rcl_guard_condition_init_from_rmw+0xae>
 8018796:	b1fe      	cbz	r6, 80187d8 <rcl_guard_condition_init_from_rmw+0x98>
 8018798:	6006      	str	r6, [r0, #0]
 801879a:	f880 8004 	strb.w	r8, [r0, #4]
 801879e:	ac01      	add	r4, sp, #4
 80187a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80187a2:	f105 0c08 	add.w	ip, r5, #8
 80187a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80187aa:	6823      	ldr	r3, [r4, #0]
 80187ac:	f8cc 3000 	str.w	r3, [ip]
 80187b0:	2000      	movs	r0, #0
 80187b2:	b006      	add	sp, #24
 80187b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80187b8:	b002      	add	sp, #8
 80187ba:	4770      	bx	lr
 80187bc:	2064      	movs	r0, #100	@ 0x64
 80187be:	b006      	add	sp, #24
 80187c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80187c4:	b002      	add	sp, #8
 80187c6:	4770      	bx	lr
 80187c8:	200b      	movs	r0, #11
 80187ca:	b006      	add	sp, #24
 80187cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80187d0:	b002      	add	sp, #8
 80187d2:	4770      	bx	lr
 80187d4:	2065      	movs	r0, #101	@ 0x65
 80187d6:	e7f2      	b.n	80187be <rcl_guard_condition_init_from_rmw+0x7e>
 80187d8:	6838      	ldr	r0, [r7, #0]
 80187da:	3028      	adds	r0, #40	@ 0x28
 80187dc:	f000 fb94 	bl	8018f08 <rmw_create_guard_condition>
 80187e0:	6028      	str	r0, [r5, #0]
 80187e2:	6865      	ldr	r5, [r4, #4]
 80187e4:	682e      	ldr	r6, [r5, #0]
 80187e6:	b126      	cbz	r6, 80187f2 <rcl_guard_condition_init_from_rmw+0xb2>
 80187e8:	2301      	movs	r3, #1
 80187ea:	712b      	strb	r3, [r5, #4]
 80187ec:	e7d7      	b.n	801879e <rcl_guard_condition_init_from_rmw+0x5e>
 80187ee:	200a      	movs	r0, #10
 80187f0:	e7e5      	b.n	80187be <rcl_guard_condition_init_from_rmw+0x7e>
 80187f2:	4628      	mov	r0, r5
 80187f4:	9b02      	ldr	r3, [sp, #8]
 80187f6:	9905      	ldr	r1, [sp, #20]
 80187f8:	4798      	blx	r3
 80187fa:	2001      	movs	r0, #1
 80187fc:	6066      	str	r6, [r4, #4]
 80187fe:	e7de      	b.n	80187be <rcl_guard_condition_init_from_rmw+0x7e>

08018800 <rcl_guard_condition_fini>:
 8018800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018802:	b1d8      	cbz	r0, 801883c <rcl_guard_condition_fini+0x3c>
 8018804:	4604      	mov	r4, r0
 8018806:	6840      	ldr	r0, [r0, #4]
 8018808:	b158      	cbz	r0, 8018822 <rcl_guard_condition_fini+0x22>
 801880a:	6803      	ldr	r3, [r0, #0]
 801880c:	68c6      	ldr	r6, [r0, #12]
 801880e:	6987      	ldr	r7, [r0, #24]
 8018810:	b153      	cbz	r3, 8018828 <rcl_guard_condition_fini+0x28>
 8018812:	7905      	ldrb	r5, [r0, #4]
 8018814:	b955      	cbnz	r5, 801882c <rcl_guard_condition_fini+0x2c>
 8018816:	4639      	mov	r1, r7
 8018818:	47b0      	blx	r6
 801881a:	2300      	movs	r3, #0
 801881c:	6063      	str	r3, [r4, #4]
 801881e:	4628      	mov	r0, r5
 8018820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018822:	4605      	mov	r5, r0
 8018824:	4628      	mov	r0, r5
 8018826:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018828:	461d      	mov	r5, r3
 801882a:	e7f4      	b.n	8018816 <rcl_guard_condition_fini+0x16>
 801882c:	4618      	mov	r0, r3
 801882e:	f000 fb7f 	bl	8018f30 <rmw_destroy_guard_condition>
 8018832:	1e05      	subs	r5, r0, #0
 8018834:	bf18      	it	ne
 8018836:	2501      	movne	r5, #1
 8018838:	6860      	ldr	r0, [r4, #4]
 801883a:	e7ec      	b.n	8018816 <rcl_guard_condition_fini+0x16>
 801883c:	250b      	movs	r5, #11
 801883e:	4628      	mov	r0, r5
 8018840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018842:	bf00      	nop

08018844 <rcl_guard_condition_get_default_options>:
 8018844:	b510      	push	{r4, lr}
 8018846:	4604      	mov	r4, r0
 8018848:	f7f3 fe1e 	bl	800c488 <rcutils_get_default_allocator>
 801884c:	4620      	mov	r0, r4
 801884e:	bd10      	pop	{r4, pc}

08018850 <rcl_trigger_guard_condition>:
 8018850:	b148      	cbz	r0, 8018866 <rcl_trigger_guard_condition+0x16>
 8018852:	b508      	push	{r3, lr}
 8018854:	6843      	ldr	r3, [r0, #4]
 8018856:	b143      	cbz	r3, 801886a <rcl_trigger_guard_condition+0x1a>
 8018858:	6818      	ldr	r0, [r3, #0]
 801885a:	f000 fb7d 	bl	8018f58 <rmw_trigger_guard_condition>
 801885e:	3800      	subs	r0, #0
 8018860:	bf18      	it	ne
 8018862:	2001      	movne	r0, #1
 8018864:	bd08      	pop	{r3, pc}
 8018866:	200b      	movs	r0, #11
 8018868:	4770      	bx	lr
 801886a:	200b      	movs	r0, #11
 801886c:	bd08      	pop	{r3, pc}
 801886e:	bf00      	nop

08018870 <rcl_guard_condition_get_rmw_handle>:
 8018870:	b110      	cbz	r0, 8018878 <rcl_guard_condition_get_rmw_handle+0x8>
 8018872:	6840      	ldr	r0, [r0, #4]
 8018874:	b100      	cbz	r0, 8018878 <rcl_guard_condition_get_rmw_handle+0x8>
 8018876:	6800      	ldr	r0, [r0, #0]
 8018878:	4770      	bx	lr
 801887a:	bf00      	nop

0801887c <rcl_validate_topic_name>:
 801887c:	2800      	cmp	r0, #0
 801887e:	d06b      	beq.n	8018958 <rcl_validate_topic_name+0xdc>
 8018880:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018884:	460d      	mov	r5, r1
 8018886:	2900      	cmp	r1, #0
 8018888:	d06d      	beq.n	8018966 <rcl_validate_topic_name+0xea>
 801888a:	4616      	mov	r6, r2
 801888c:	4604      	mov	r4, r0
 801888e:	f7e7 fd07 	bl	80002a0 <strlen>
 8018892:	b190      	cbz	r0, 80188ba <rcl_validate_topic_name+0x3e>
 8018894:	7821      	ldrb	r1, [r4, #0]
 8018896:	4a71      	ldr	r2, [pc, #452]	@ (8018a5c <rcl_validate_topic_name+0x1e0>)
 8018898:	5c53      	ldrb	r3, [r2, r1]
 801889a:	f013 0304 	ands.w	r3, r3, #4
 801889e:	d15d      	bne.n	801895c <rcl_validate_topic_name+0xe0>
 80188a0:	1e47      	subs	r7, r0, #1
 80188a2:	f814 c007 	ldrb.w	ip, [r4, r7]
 80188a6:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 80188aa:	d10d      	bne.n	80188c8 <rcl_validate_topic_name+0x4c>
 80188ac:	2302      	movs	r3, #2
 80188ae:	602b      	str	r3, [r5, #0]
 80188b0:	b146      	cbz	r6, 80188c4 <rcl_validate_topic_name+0x48>
 80188b2:	6037      	str	r7, [r6, #0]
 80188b4:	2000      	movs	r0, #0
 80188b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80188ba:	2301      	movs	r3, #1
 80188bc:	602b      	str	r3, [r5, #0]
 80188be:	b10e      	cbz	r6, 80188c4 <rcl_validate_topic_name+0x48>
 80188c0:	2300      	movs	r3, #0
 80188c2:	6033      	str	r3, [r6, #0]
 80188c4:	2000      	movs	r0, #0
 80188c6:	e7f6      	b.n	80188b6 <rcl_validate_topic_name+0x3a>
 80188c8:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 80188cc:	469a      	mov	sl, r3
 80188ce:	469e      	mov	lr, r3
 80188d0:	f818 9f01 	ldrb.w	r9, [r8, #1]!
 80188d4:	f1a9 0c2f 	sub.w	ip, r9, #47	@ 0x2f
 80188d8:	f1bc 0f4f 	cmp.w	ip, #79	@ 0x4f
 80188dc:	d85b      	bhi.n	8018996 <rcl_validate_topic_name+0x11a>
 80188de:	e8df f00c 	tbb	[pc, ip]
 80188e2:	4463      	.short	0x4463
 80188e4:	44444444 	.word	0x44444444
 80188e8:	44444444 	.word	0x44444444
 80188ec:	5a5a5a44 	.word	0x5a5a5a44
 80188f0:	5a5a5a5a 	.word	0x5a5a5a5a
 80188f4:	44444444 	.word	0x44444444
 80188f8:	44444444 	.word	0x44444444
 80188fc:	44444444 	.word	0x44444444
 8018900:	44444444 	.word	0x44444444
 8018904:	44444444 	.word	0x44444444
 8018908:	44444444 	.word	0x44444444
 801890c:	5a5a4444 	.word	0x5a5a4444
 8018910:	5a2e5a5a 	.word	0x5a2e5a5a
 8018914:	44444444 	.word	0x44444444
 8018918:	44444444 	.word	0x44444444
 801891c:	44444444 	.word	0x44444444
 8018920:	44444444 	.word	0x44444444
 8018924:	44444444 	.word	0x44444444
 8018928:	44444444 	.word	0x44444444
 801892c:	5a284444 	.word	0x5a284444
 8018930:	6b73      	.short	0x6b73
 8018932:	f1ba 0f00 	cmp.w	sl, #0
 8018936:	d13a      	bne.n	80189ae <rcl_validate_topic_name+0x132>
 8018938:	4673      	mov	r3, lr
 801893a:	f04f 0a01 	mov.w	sl, #1
 801893e:	f10e 0e01 	add.w	lr, lr, #1
 8018942:	4570      	cmp	r0, lr
 8018944:	d1c4      	bne.n	80188d0 <rcl_validate_topic_name+0x54>
 8018946:	f1ba 0f00 	cmp.w	sl, #0
 801894a:	d048      	beq.n	80189de <rcl_validate_topic_name+0x162>
 801894c:	2205      	movs	r2, #5
 801894e:	602a      	str	r2, [r5, #0]
 8018950:	2e00      	cmp	r6, #0
 8018952:	d0b7      	beq.n	80188c4 <rcl_validate_topic_name+0x48>
 8018954:	6033      	str	r3, [r6, #0]
 8018956:	e7b5      	b.n	80188c4 <rcl_validate_topic_name+0x48>
 8018958:	200b      	movs	r0, #11
 801895a:	4770      	bx	lr
 801895c:	2304      	movs	r3, #4
 801895e:	602b      	str	r3, [r5, #0]
 8018960:	2e00      	cmp	r6, #0
 8018962:	d1ad      	bne.n	80188c0 <rcl_validate_topic_name+0x44>
 8018964:	e7ae      	b.n	80188c4 <rcl_validate_topic_name+0x48>
 8018966:	200b      	movs	r0, #11
 8018968:	e7a5      	b.n	80188b6 <rcl_validate_topic_name+0x3a>
 801896a:	f812 c009 	ldrb.w	ip, [r2, r9]
 801896e:	f01c 0f04 	tst.w	ip, #4
 8018972:	d0e4      	beq.n	801893e <rcl_validate_topic_name+0xc2>
 8018974:	f1ba 0f00 	cmp.w	sl, #0
 8018978:	d0e1      	beq.n	801893e <rcl_validate_topic_name+0xc2>
 801897a:	f1be 0f00 	cmp.w	lr, #0
 801897e:	d0de      	beq.n	801893e <rcl_validate_topic_name+0xc2>
 8018980:	f10e 3cff 	add.w	ip, lr, #4294967295	@ 0xffffffff
 8018984:	4563      	cmp	r3, ip
 8018986:	d1da      	bne.n	801893e <rcl_validate_topic_name+0xc2>
 8018988:	2309      	movs	r3, #9
 801898a:	602b      	str	r3, [r5, #0]
 801898c:	2e00      	cmp	r6, #0
 801898e:	d099      	beq.n	80188c4 <rcl_validate_topic_name+0x48>
 8018990:	f8c6 e000 	str.w	lr, [r6]
 8018994:	e796      	b.n	80188c4 <rcl_validate_topic_name+0x48>
 8018996:	f1ba 0f00 	cmp.w	sl, #0
 801899a:	bf0c      	ite	eq
 801899c:	2303      	moveq	r3, #3
 801899e:	2308      	movne	r3, #8
 80189a0:	602b      	str	r3, [r5, #0]
 80189a2:	2e00      	cmp	r6, #0
 80189a4:	d1f4      	bne.n	8018990 <rcl_validate_topic_name+0x114>
 80189a6:	e78d      	b.n	80188c4 <rcl_validate_topic_name+0x48>
 80189a8:	f1ba 0f00 	cmp.w	sl, #0
 80189ac:	d0c7      	beq.n	801893e <rcl_validate_topic_name+0xc2>
 80189ae:	2308      	movs	r3, #8
 80189b0:	602b      	str	r3, [r5, #0]
 80189b2:	2e00      	cmp	r6, #0
 80189b4:	d1ec      	bne.n	8018990 <rcl_validate_topic_name+0x114>
 80189b6:	e785      	b.n	80188c4 <rcl_validate_topic_name+0x48>
 80189b8:	f1be 0f00 	cmp.w	lr, #0
 80189bc:	d0bf      	beq.n	801893e <rcl_validate_topic_name+0xc2>
 80189be:	2306      	movs	r3, #6
 80189c0:	602b      	str	r3, [r5, #0]
 80189c2:	2e00      	cmp	r6, #0
 80189c4:	d1e4      	bne.n	8018990 <rcl_validate_topic_name+0x114>
 80189c6:	e77d      	b.n	80188c4 <rcl_validate_topic_name+0x48>
 80189c8:	f1ba 0f00 	cmp.w	sl, #0
 80189cc:	d104      	bne.n	80189d8 <rcl_validate_topic_name+0x15c>
 80189ce:	2305      	movs	r3, #5
 80189d0:	602b      	str	r3, [r5, #0]
 80189d2:	2e00      	cmp	r6, #0
 80189d4:	d1dc      	bne.n	8018990 <rcl_validate_topic_name+0x114>
 80189d6:	e775      	b.n	80188c4 <rcl_validate_topic_name+0x48>
 80189d8:	f04f 0a00 	mov.w	sl, #0
 80189dc:	e7af      	b.n	801893e <rcl_validate_topic_name+0xc2>
 80189de:	297e      	cmp	r1, #126	@ 0x7e
 80189e0:	d01d      	beq.n	8018a1e <rcl_validate_topic_name+0x1a2>
 80189e2:	2101      	movs	r1, #1
 80189e4:	e006      	b.n	80189f4 <rcl_validate_topic_name+0x178>
 80189e6:	458e      	cmp	lr, r1
 80189e8:	f104 0401 	add.w	r4, r4, #1
 80189ec:	f101 0301 	add.w	r3, r1, #1
 80189f0:	d912      	bls.n	8018a18 <rcl_validate_topic_name+0x19c>
 80189f2:	4619      	mov	r1, r3
 80189f4:	4557      	cmp	r7, sl
 80189f6:	f10a 0a01 	add.w	sl, sl, #1
 80189fa:	d0f4      	beq.n	80189e6 <rcl_validate_topic_name+0x16a>
 80189fc:	7823      	ldrb	r3, [r4, #0]
 80189fe:	2b2f      	cmp	r3, #47	@ 0x2f
 8018a00:	d1f1      	bne.n	80189e6 <rcl_validate_topic_name+0x16a>
 8018a02:	7863      	ldrb	r3, [r4, #1]
 8018a04:	5cd3      	ldrb	r3, [r2, r3]
 8018a06:	075b      	lsls	r3, r3, #29
 8018a08:	d5ed      	bpl.n	80189e6 <rcl_validate_topic_name+0x16a>
 8018a0a:	2304      	movs	r3, #4
 8018a0c:	602b      	str	r3, [r5, #0]
 8018a0e:	2e00      	cmp	r6, #0
 8018a10:	f43f af58 	beq.w	80188c4 <rcl_validate_topic_name+0x48>
 8018a14:	6031      	str	r1, [r6, #0]
 8018a16:	e755      	b.n	80188c4 <rcl_validate_topic_name+0x48>
 8018a18:	2300      	movs	r3, #0
 8018a1a:	602b      	str	r3, [r5, #0]
 8018a1c:	e752      	b.n	80188c4 <rcl_validate_topic_name+0x48>
 8018a1e:	4653      	mov	r3, sl
 8018a20:	2101      	movs	r1, #1
 8018a22:	e00a      	b.n	8018a3a <rcl_validate_topic_name+0x1be>
 8018a24:	2b01      	cmp	r3, #1
 8018a26:	d012      	beq.n	8018a4e <rcl_validate_topic_name+0x1d2>
 8018a28:	458e      	cmp	lr, r1
 8018a2a:	f103 0301 	add.w	r3, r3, #1
 8018a2e:	f104 0401 	add.w	r4, r4, #1
 8018a32:	f101 0001 	add.w	r0, r1, #1
 8018a36:	d9ef      	bls.n	8018a18 <rcl_validate_topic_name+0x19c>
 8018a38:	4601      	mov	r1, r0
 8018a3a:	429f      	cmp	r7, r3
 8018a3c:	d0f4      	beq.n	8018a28 <rcl_validate_topic_name+0x1ac>
 8018a3e:	7820      	ldrb	r0, [r4, #0]
 8018a40:	282f      	cmp	r0, #47	@ 0x2f
 8018a42:	d1ef      	bne.n	8018a24 <rcl_validate_topic_name+0x1a8>
 8018a44:	7860      	ldrb	r0, [r4, #1]
 8018a46:	5c10      	ldrb	r0, [r2, r0]
 8018a48:	0740      	lsls	r0, r0, #29
 8018a4a:	d5ed      	bpl.n	8018a28 <rcl_validate_topic_name+0x1ac>
 8018a4c:	e7dd      	b.n	8018a0a <rcl_validate_topic_name+0x18e>
 8018a4e:	2207      	movs	r2, #7
 8018a50:	602a      	str	r2, [r5, #0]
 8018a52:	2e00      	cmp	r6, #0
 8018a54:	f47f af7e 	bne.w	8018954 <rcl_validate_topic_name+0xd8>
 8018a58:	e734      	b.n	80188c4 <rcl_validate_topic_name+0x48>
 8018a5a:	bf00      	nop
 8018a5c:	0801dc77 	.word	0x0801dc77

08018a60 <rcutils_split>:
 8018a60:	b082      	sub	sp, #8
 8018a62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a66:	b08b      	sub	sp, #44	@ 0x2c
 8018a68:	ac14      	add	r4, sp, #80	@ 0x50
 8018a6a:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 8018a6c:	e884 000c 	stmia.w	r4, {r2, r3}
 8018a70:	2f00      	cmp	r7, #0
 8018a72:	f000 8091 	beq.w	8018b98 <rcutils_split+0x138>
 8018a76:	4606      	mov	r6, r0
 8018a78:	2800      	cmp	r0, #0
 8018a7a:	d072      	beq.n	8018b62 <rcutils_split+0x102>
 8018a7c:	7804      	ldrb	r4, [r0, #0]
 8018a7e:	2c00      	cmp	r4, #0
 8018a80:	d06f      	beq.n	8018b62 <rcutils_split+0x102>
 8018a82:	460d      	mov	r5, r1
 8018a84:	f7e7 fc0c 	bl	80002a0 <strlen>
 8018a88:	1833      	adds	r3, r6, r0
 8018a8a:	1b64      	subs	r4, r4, r5
 8018a8c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8018a90:	4681      	mov	r9, r0
 8018a92:	fab4 f484 	clz	r4, r4
 8018a96:	0964      	lsrs	r4, r4, #5
 8018a98:	42ab      	cmp	r3, r5
 8018a9a:	bf08      	it	eq
 8018a9c:	f1a9 0901 	subeq.w	r9, r9, #1
 8018aa0:	454c      	cmp	r4, r9
 8018aa2:	d26a      	bcs.n	8018b7a <rcutils_split+0x11a>
 8018aa4:	1933      	adds	r3, r6, r4
 8018aa6:	eb06 0009 	add.w	r0, r6, r9
 8018aaa:	2101      	movs	r1, #1
 8018aac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018ab0:	42aa      	cmp	r2, r5
 8018ab2:	bf08      	it	eq
 8018ab4:	3101      	addeq	r1, #1
 8018ab6:	4283      	cmp	r3, r0
 8018ab8:	d1f8      	bne.n	8018aac <rcutils_split+0x4c>
 8018aba:	aa14      	add	r2, sp, #80	@ 0x50
 8018abc:	4638      	mov	r0, r7
 8018abe:	f000 f88f 	bl	8018be0 <rcutils_string_array_init>
 8018ac2:	2800      	cmp	r0, #0
 8018ac4:	d141      	bne.n	8018b4a <rcutils_split+0xea>
 8018ac6:	687a      	ldr	r2, [r7, #4]
 8018ac8:	4680      	mov	r8, r0
 8018aca:	46a2      	mov	sl, r4
 8018acc:	e002      	b.n	8018ad4 <rcutils_split+0x74>
 8018ace:	3401      	adds	r4, #1
 8018ad0:	454c      	cmp	r4, r9
 8018ad2:	d222      	bcs.n	8018b1a <rcutils_split+0xba>
 8018ad4:	5d33      	ldrb	r3, [r6, r4]
 8018ad6:	42ab      	cmp	r3, r5
 8018ad8:	d1f9      	bne.n	8018ace <rcutils_split+0x6e>
 8018ada:	4554      	cmp	r4, sl
 8018adc:	eba4 0b0a 	sub.w	fp, r4, sl
 8018ae0:	d038      	beq.n	8018b54 <rcutils_split+0xf4>
 8018ae2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018ae4:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018ae6:	9201      	str	r2, [sp, #4]
 8018ae8:	f10b 0002 	add.w	r0, fp, #2
 8018aec:	4798      	blx	r3
 8018aee:	9a01      	ldr	r2, [sp, #4]
 8018af0:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 8018af4:	687a      	ldr	r2, [r7, #4]
 8018af6:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 8018afa:	eb06 030a 	add.w	r3, r6, sl
 8018afe:	f10b 0101 	add.w	r1, fp, #1
 8018b02:	2800      	cmp	r0, #0
 8018b04:	d04e      	beq.n	8018ba4 <rcutils_split+0x144>
 8018b06:	4a2d      	ldr	r2, [pc, #180]	@ (8018bbc <rcutils_split+0x15c>)
 8018b08:	f000 fefa 	bl	8019900 <sniprintf>
 8018b0c:	687a      	ldr	r2, [r7, #4]
 8018b0e:	f108 0801 	add.w	r8, r8, #1
 8018b12:	3401      	adds	r4, #1
 8018b14:	454c      	cmp	r4, r9
 8018b16:	46a2      	mov	sl, r4
 8018b18:	d3dc      	bcc.n	8018ad4 <rcutils_split+0x74>
 8018b1a:	4554      	cmp	r4, sl
 8018b1c:	d035      	beq.n	8018b8a <rcutils_split+0x12a>
 8018b1e:	eba4 040a 	sub.w	r4, r4, sl
 8018b22:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018b24:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018b26:	9201      	str	r2, [sp, #4]
 8018b28:	1ca0      	adds	r0, r4, #2
 8018b2a:	4798      	blx	r3
 8018b2c:	9a01      	ldr	r2, [sp, #4]
 8018b2e:	687b      	ldr	r3, [r7, #4]
 8018b30:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 8018b34:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8018b38:	2800      	cmp	r0, #0
 8018b3a:	d035      	beq.n	8018ba8 <rcutils_split+0x148>
 8018b3c:	4a1f      	ldr	r2, [pc, #124]	@ (8018bbc <rcutils_split+0x15c>)
 8018b3e:	eb06 030a 	add.w	r3, r6, sl
 8018b42:	1c61      	adds	r1, r4, #1
 8018b44:	f000 fedc 	bl	8019900 <sniprintf>
 8018b48:	2000      	movs	r0, #0
 8018b4a:	b00b      	add	sp, #44	@ 0x2c
 8018b4c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b50:	b002      	add	sp, #8
 8018b52:	4770      	bx	lr
 8018b54:	683b      	ldr	r3, [r7, #0]
 8018b56:	3b01      	subs	r3, #1
 8018b58:	2100      	movs	r1, #0
 8018b5a:	603b      	str	r3, [r7, #0]
 8018b5c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8018b60:	e7d7      	b.n	8018b12 <rcutils_split+0xb2>
 8018b62:	a802      	add	r0, sp, #8
 8018b64:	ac02      	add	r4, sp, #8
 8018b66:	f000 f82b 	bl	8018bc0 <rcutils_get_zero_initialized_string_array>
 8018b6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018b6c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018b6e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8018b72:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8018b76:	2000      	movs	r0, #0
 8018b78:	e7e7      	b.n	8018b4a <rcutils_split+0xea>
 8018b7a:	aa14      	add	r2, sp, #80	@ 0x50
 8018b7c:	2101      	movs	r1, #1
 8018b7e:	4638      	mov	r0, r7
 8018b80:	f000 f82e 	bl	8018be0 <rcutils_string_array_init>
 8018b84:	2800      	cmp	r0, #0
 8018b86:	d1e0      	bne.n	8018b4a <rcutils_split+0xea>
 8018b88:	687a      	ldr	r2, [r7, #4]
 8018b8a:	683b      	ldr	r3, [r7, #0]
 8018b8c:	3b01      	subs	r3, #1
 8018b8e:	2100      	movs	r1, #0
 8018b90:	603b      	str	r3, [r7, #0]
 8018b92:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8018b96:	e7ee      	b.n	8018b76 <rcutils_split+0x116>
 8018b98:	200b      	movs	r0, #11
 8018b9a:	b00b      	add	sp, #44	@ 0x2c
 8018b9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ba0:	b002      	add	sp, #8
 8018ba2:	4770      	bx	lr
 8018ba4:	f8c7 8000 	str.w	r8, [r7]
 8018ba8:	4638      	mov	r0, r7
 8018baa:	f000 f83b 	bl	8018c24 <rcutils_string_array_fini>
 8018bae:	b908      	cbnz	r0, 8018bb4 <rcutils_split+0x154>
 8018bb0:	200a      	movs	r0, #10
 8018bb2:	e7ca      	b.n	8018b4a <rcutils_split+0xea>
 8018bb4:	f7f3 fcc0 	bl	800c538 <rcutils_reset_error>
 8018bb8:	e7fa      	b.n	8018bb0 <rcutils_split+0x150>
 8018bba:	bf00      	nop
 8018bbc:	0801c6e8 	.word	0x0801c6e8

08018bc0 <rcutils_get_zero_initialized_string_array>:
 8018bc0:	b510      	push	{r4, lr}
 8018bc2:	4c06      	ldr	r4, [pc, #24]	@ (8018bdc <rcutils_get_zero_initialized_string_array+0x1c>)
 8018bc4:	4686      	mov	lr, r0
 8018bc6:	4684      	mov	ip, r0
 8018bc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018bca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018bce:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8018bd2:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8018bd6:	4670      	mov	r0, lr
 8018bd8:	bd10      	pop	{r4, pc}
 8018bda:	bf00      	nop
 8018bdc:	0801db5c 	.word	0x0801db5c

08018be0 <rcutils_string_array_init>:
 8018be0:	b1da      	cbz	r2, 8018c1a <rcutils_string_array_init+0x3a>
 8018be2:	b570      	push	{r4, r5, r6, lr}
 8018be4:	4605      	mov	r5, r0
 8018be6:	b1d0      	cbz	r0, 8018c1e <rcutils_string_array_init+0x3e>
 8018be8:	460e      	mov	r6, r1
 8018bea:	4614      	mov	r4, r2
 8018bec:	e9d2 3203 	ldrd	r3, r2, [r2, #12]
 8018bf0:	6001      	str	r1, [r0, #0]
 8018bf2:	2104      	movs	r1, #4
 8018bf4:	4630      	mov	r0, r6
 8018bf6:	4798      	blx	r3
 8018bf8:	6068      	str	r0, [r5, #4]
 8018bfa:	b150      	cbz	r0, 8018c12 <rcutils_string_array_init+0x32>
 8018bfc:	46a4      	mov	ip, r4
 8018bfe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018c02:	f105 0408 	add.w	r4, r5, #8
 8018c06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018c08:	f8dc 3000 	ldr.w	r3, [ip]
 8018c0c:	6023      	str	r3, [r4, #0]
 8018c0e:	2000      	movs	r0, #0
 8018c10:	bd70      	pop	{r4, r5, r6, pc}
 8018c12:	2e00      	cmp	r6, #0
 8018c14:	d0f2      	beq.n	8018bfc <rcutils_string_array_init+0x1c>
 8018c16:	200a      	movs	r0, #10
 8018c18:	bd70      	pop	{r4, r5, r6, pc}
 8018c1a:	200b      	movs	r0, #11
 8018c1c:	4770      	bx	lr
 8018c1e:	200b      	movs	r0, #11
 8018c20:	bd70      	pop	{r4, r5, r6, pc}
 8018c22:	bf00      	nop

08018c24 <rcutils_string_array_fini>:
 8018c24:	b310      	cbz	r0, 8018c6c <rcutils_string_array_fini+0x48>
 8018c26:	6843      	ldr	r3, [r0, #4]
 8018c28:	b570      	push	{r4, r5, r6, lr}
 8018c2a:	4604      	mov	r4, r0
 8018c2c:	b1d3      	cbz	r3, 8018c64 <rcutils_string_array_fini+0x40>
 8018c2e:	3008      	adds	r0, #8
 8018c30:	f7f3 fc56 	bl	800c4e0 <rcutils_allocator_is_valid>
 8018c34:	b1c0      	cbz	r0, 8018c68 <rcutils_string_array_fini+0x44>
 8018c36:	e9d4 3000 	ldrd	r3, r0, [r4]
 8018c3a:	b16b      	cbz	r3, 8018c58 <rcutils_string_array_fini+0x34>
 8018c3c:	2500      	movs	r5, #0
 8018c3e:	462e      	mov	r6, r5
 8018c40:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8018c44:	68e3      	ldr	r3, [r4, #12]
 8018c46:	69a1      	ldr	r1, [r4, #24]
 8018c48:	4798      	blx	r3
 8018c4a:	e9d4 3000 	ldrd	r3, r0, [r4]
 8018c4e:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8018c52:	3501      	adds	r5, #1
 8018c54:	42ab      	cmp	r3, r5
 8018c56:	d8f3      	bhi.n	8018c40 <rcutils_string_array_fini+0x1c>
 8018c58:	68e3      	ldr	r3, [r4, #12]
 8018c5a:	69a1      	ldr	r1, [r4, #24]
 8018c5c:	4798      	blx	r3
 8018c5e:	2300      	movs	r3, #0
 8018c60:	e9c4 3300 	strd	r3, r3, [r4]
 8018c64:	2000      	movs	r0, #0
 8018c66:	bd70      	pop	{r4, r5, r6, pc}
 8018c68:	200b      	movs	r0, #11
 8018c6a:	bd70      	pop	{r4, r5, r6, pc}
 8018c6c:	200b      	movs	r0, #11
 8018c6e:	4770      	bx	lr

08018c70 <rmw_discovery_options_init>:
 8018c70:	b328      	cbz	r0, 8018cbe <rmw_discovery_options_init+0x4e>
 8018c72:	b570      	push	{r4, r5, r6, lr}
 8018c74:	4604      	mov	r4, r0
 8018c76:	4610      	mov	r0, r2
 8018c78:	460e      	mov	r6, r1
 8018c7a:	4615      	mov	r5, r2
 8018c7c:	f7f3 fc30 	bl	800c4e0 <rcutils_allocator_is_valid>
 8018c80:	b1d8      	cbz	r0, 8018cba <rmw_discovery_options_init+0x4a>
 8018c82:	68a3      	ldr	r3, [r4, #8]
 8018c84:	b9cb      	cbnz	r3, 8018cba <rmw_discovery_options_init+0x4a>
 8018c86:	6863      	ldr	r3, [r4, #4]
 8018c88:	b9bb      	cbnz	r3, 8018cba <rmw_discovery_options_init+0x4a>
 8018c8a:	7823      	ldrb	r3, [r4, #0]
 8018c8c:	b90b      	cbnz	r3, 8018c92 <rmw_discovery_options_init+0x22>
 8018c8e:	2302      	movs	r3, #2
 8018c90:	7023      	strb	r3, [r4, #0]
 8018c92:	b186      	cbz	r6, 8018cb6 <rmw_discovery_options_init+0x46>
 8018c94:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8018c98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8018c9c:	4630      	mov	r0, r6
 8018c9e:	4798      	blx	r3
 8018ca0:	6060      	str	r0, [r4, #4]
 8018ca2:	b170      	cbz	r0, 8018cc2 <rmw_discovery_options_init+0x52>
 8018ca4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018ca6:	f104 0c0c 	add.w	ip, r4, #12
 8018caa:	60a6      	str	r6, [r4, #8]
 8018cac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018cb0:	682b      	ldr	r3, [r5, #0]
 8018cb2:	f8cc 3000 	str.w	r3, [ip]
 8018cb6:	2000      	movs	r0, #0
 8018cb8:	bd70      	pop	{r4, r5, r6, pc}
 8018cba:	200b      	movs	r0, #11
 8018cbc:	bd70      	pop	{r4, r5, r6, pc}
 8018cbe:	200b      	movs	r0, #11
 8018cc0:	4770      	bx	lr
 8018cc2:	200a      	movs	r0, #10
 8018cc4:	bd70      	pop	{r4, r5, r6, pc}
 8018cc6:	bf00      	nop

08018cc8 <rmw_enclave_options_copy>:
 8018cc8:	b1e0      	cbz	r0, 8018d04 <rmw_enclave_options_copy+0x3c>
 8018cca:	b570      	push	{r4, r5, r6, lr}
 8018ccc:	4616      	mov	r6, r2
 8018cce:	b082      	sub	sp, #8
 8018cd0:	b1aa      	cbz	r2, 8018cfe <rmw_enclave_options_copy+0x36>
 8018cd2:	4605      	mov	r5, r0
 8018cd4:	4608      	mov	r0, r1
 8018cd6:	460c      	mov	r4, r1
 8018cd8:	f7f3 fc02 	bl	800c4e0 <rcutils_allocator_is_valid>
 8018cdc:	b178      	cbz	r0, 8018cfe <rmw_enclave_options_copy+0x36>
 8018cde:	f104 030c 	add.w	r3, r4, #12
 8018ce2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018ce6:	e88d 0003 	stmia.w	sp, {r0, r1}
 8018cea:	4628      	mov	r0, r5
 8018cec:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8018cf0:	f7fb fb46 	bl	8014380 <rcutils_strdup>
 8018cf4:	b140      	cbz	r0, 8018d08 <rmw_enclave_options_copy+0x40>
 8018cf6:	6030      	str	r0, [r6, #0]
 8018cf8:	2000      	movs	r0, #0
 8018cfa:	b002      	add	sp, #8
 8018cfc:	bd70      	pop	{r4, r5, r6, pc}
 8018cfe:	200b      	movs	r0, #11
 8018d00:	b002      	add	sp, #8
 8018d02:	bd70      	pop	{r4, r5, r6, pc}
 8018d04:	200b      	movs	r0, #11
 8018d06:	4770      	bx	lr
 8018d08:	200a      	movs	r0, #10
 8018d0a:	e7f6      	b.n	8018cfa <rmw_enclave_options_copy+0x32>

08018d0c <rmw_enclave_options_fini>:
 8018d0c:	b170      	cbz	r0, 8018d2c <rmw_enclave_options_fini+0x20>
 8018d0e:	b538      	push	{r3, r4, r5, lr}
 8018d10:	4605      	mov	r5, r0
 8018d12:	4608      	mov	r0, r1
 8018d14:	460c      	mov	r4, r1
 8018d16:	f7f3 fbe3 	bl	800c4e0 <rcutils_allocator_is_valid>
 8018d1a:	b128      	cbz	r0, 8018d28 <rmw_enclave_options_fini+0x1c>
 8018d1c:	4628      	mov	r0, r5
 8018d1e:	6863      	ldr	r3, [r4, #4]
 8018d20:	6921      	ldr	r1, [r4, #16]
 8018d22:	4798      	blx	r3
 8018d24:	2000      	movs	r0, #0
 8018d26:	bd38      	pop	{r3, r4, r5, pc}
 8018d28:	200b      	movs	r0, #11
 8018d2a:	bd38      	pop	{r3, r4, r5, pc}
 8018d2c:	200b      	movs	r0, #11
 8018d2e:	4770      	bx	lr

08018d30 <rmw_get_default_security_options>:
 8018d30:	2200      	movs	r2, #0
 8018d32:	7002      	strb	r2, [r0, #0]
 8018d34:	6042      	str	r2, [r0, #4]
 8018d36:	4770      	bx	lr

08018d38 <on_status>:
 8018d38:	b082      	sub	sp, #8
 8018d3a:	b002      	add	sp, #8
 8018d3c:	4770      	bx	lr
 8018d3e:	bf00      	nop

08018d40 <on_topic>:
 8018d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018d44:	4a22      	ldr	r2, [pc, #136]	@ (8018dd0 <on_topic+0x90>)
 8018d46:	b094      	sub	sp, #80	@ 0x50
 8018d48:	6812      	ldr	r2, [r2, #0]
 8018d4a:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8018d4c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018d50:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 8018d54:	b3c2      	cbz	r2, 8018dc8 <on_topic+0x88>
 8018d56:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 8018d5a:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 8018d5e:	e001      	b.n	8018d64 <on_topic+0x24>
 8018d60:	6852      	ldr	r2, [r2, #4]
 8018d62:	b38a      	cbz	r2, 8018dc8 <on_topic+0x88>
 8018d64:	6894      	ldr	r4, [r2, #8]
 8018d66:	8aa3      	ldrh	r3, [r4, #20]
 8018d68:	428b      	cmp	r3, r1
 8018d6a:	d1f9      	bne.n	8018d60 <on_topic+0x20>
 8018d6c:	7da3      	ldrb	r3, [r4, #22]
 8018d6e:	4283      	cmp	r3, r0
 8018d70:	d1f6      	bne.n	8018d60 <on_topic+0x20>
 8018d72:	2248      	movs	r2, #72	@ 0x48
 8018d74:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8018d78:	4668      	mov	r0, sp
 8018d7a:	f001 f86e 	bl	8019e5a <memcpy>
 8018d7e:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8018d82:	cb0c      	ldmia	r3, {r2, r3}
 8018d84:	4620      	mov	r0, r4
 8018d86:	f7f4 f803 	bl	800cd90 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018d8a:	4607      	mov	r7, r0
 8018d8c:	b1e0      	cbz	r0, 8018dc8 <on_topic+0x88>
 8018d8e:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8018d92:	4632      	mov	r2, r6
 8018d94:	4628      	mov	r0, r5
 8018d96:	f108 0110 	add.w	r1, r8, #16
 8018d9a:	f7f5 f869 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8018d9e:	b930      	cbnz	r0, 8018dae <on_topic+0x6e>
 8018da0:	480c      	ldr	r0, [pc, #48]	@ (8018dd4 <on_topic+0x94>)
 8018da2:	4639      	mov	r1, r7
 8018da4:	b014      	add	sp, #80	@ 0x50
 8018da6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018daa:	f7fb be73 	b.w	8014a94 <put_memory>
 8018dae:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8018db2:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 8018db6:	f7f3 fde9 	bl	800c98c <rmw_uros_epoch_nanos>
 8018dba:	2305      	movs	r3, #5
 8018dbc:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8018dc0:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018dc4:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 8018dc8:	b014      	add	sp, #80	@ 0x50
 8018dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018dce:	bf00      	nop
 8018dd0:	2000ed10 	.word	0x2000ed10
 8018dd4:	2000e560 	.word	0x2000e560

08018dd8 <on_request>:
 8018dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018ddc:	4823      	ldr	r0, [pc, #140]	@ (8018e6c <on_request+0x94>)
 8018dde:	b094      	sub	sp, #80	@ 0x50
 8018de0:	6800      	ldr	r0, [r0, #0]
 8018de2:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8018de4:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018de8:	9113      	str	r1, [sp, #76]	@ 0x4c
 8018dea:	2800      	cmp	r0, #0
 8018dec:	d03b      	beq.n	8018e66 <on_request+0x8e>
 8018dee:	461d      	mov	r5, r3
 8018df0:	e001      	b.n	8018df6 <on_request+0x1e>
 8018df2:	6840      	ldr	r0, [r0, #4]
 8018df4:	b3b8      	cbz	r0, 8018e66 <on_request+0x8e>
 8018df6:	6884      	ldr	r4, [r0, #8]
 8018df8:	8b21      	ldrh	r1, [r4, #24]
 8018dfa:	4291      	cmp	r1, r2
 8018dfc:	d1f9      	bne.n	8018df2 <on_request+0x1a>
 8018dfe:	2248      	movs	r2, #72	@ 0x48
 8018e00:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8018e04:	4668      	mov	r0, sp
 8018e06:	f001 f828 	bl	8019e5a <memcpy>
 8018e0a:	f104 0320 	add.w	r3, r4, #32
 8018e0e:	cb0c      	ldmia	r3, {r2, r3}
 8018e10:	4620      	mov	r0, r4
 8018e12:	f7f3 ffbd 	bl	800cd90 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018e16:	4680      	mov	r8, r0
 8018e18:	b328      	cbz	r0, 8018e66 <on_request+0x8e>
 8018e1a:	4638      	mov	r0, r7
 8018e1c:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8018e20:	4632      	mov	r2, r6
 8018e22:	f107 0110 	add.w	r1, r7, #16
 8018e26:	f7f5 f823 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8018e2a:	b930      	cbnz	r0, 8018e3a <on_request+0x62>
 8018e2c:	4810      	ldr	r0, [pc, #64]	@ (8018e70 <on_request+0x98>)
 8018e2e:	4641      	mov	r1, r8
 8018e30:	b014      	add	sp, #80	@ 0x50
 8018e32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018e36:	f7fb be2d 	b.w	8014a94 <put_memory>
 8018e3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018e3c:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 8018e40:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8018e44:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8018e48:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018e4c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8018e50:	e88c 0003 	stmia.w	ip, {r0, r1}
 8018e54:	f7f3 fd9a 	bl	800c98c <rmw_uros_epoch_nanos>
 8018e58:	2303      	movs	r3, #3
 8018e5a:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8018e5e:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018e62:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8018e66:	b014      	add	sp, #80	@ 0x50
 8018e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018e6c:	2000e8c8 	.word	0x2000e8c8
 8018e70:	2000e560 	.word	0x2000e560

08018e74 <on_reply>:
 8018e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018e78:	4821      	ldr	r0, [pc, #132]	@ (8018f00 <on_reply+0x8c>)
 8018e7a:	b094      	sub	sp, #80	@ 0x50
 8018e7c:	6800      	ldr	r0, [r0, #0]
 8018e7e:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8018e80:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018e84:	9113      	str	r1, [sp, #76]	@ 0x4c
 8018e86:	b3b8      	cbz	r0, 8018ef8 <on_reply+0x84>
 8018e88:	461d      	mov	r5, r3
 8018e8a:	e001      	b.n	8018e90 <on_reply+0x1c>
 8018e8c:	6840      	ldr	r0, [r0, #4]
 8018e8e:	b398      	cbz	r0, 8018ef8 <on_reply+0x84>
 8018e90:	6884      	ldr	r4, [r0, #8]
 8018e92:	8b21      	ldrh	r1, [r4, #24]
 8018e94:	4291      	cmp	r1, r2
 8018e96:	d1f9      	bne.n	8018e8c <on_reply+0x18>
 8018e98:	2248      	movs	r2, #72	@ 0x48
 8018e9a:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8018e9e:	4668      	mov	r0, sp
 8018ea0:	f000 ffdb 	bl	8019e5a <memcpy>
 8018ea4:	f104 0320 	add.w	r3, r4, #32
 8018ea8:	cb0c      	ldmia	r3, {r2, r3}
 8018eaa:	4620      	mov	r0, r4
 8018eac:	f7f3 ff70 	bl	800cd90 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018eb0:	4680      	mov	r8, r0
 8018eb2:	b308      	cbz	r0, 8018ef8 <on_reply+0x84>
 8018eb4:	4638      	mov	r0, r7
 8018eb6:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8018eba:	4632      	mov	r2, r6
 8018ebc:	f107 0110 	add.w	r1, r7, #16
 8018ec0:	f7f4 ffd6 	bl	800de70 <ucdr_deserialize_array_uint8_t>
 8018ec4:	b930      	cbnz	r0, 8018ed4 <on_reply+0x60>
 8018ec6:	480f      	ldr	r0, [pc, #60]	@ (8018f04 <on_reply+0x90>)
 8018ec8:	4641      	mov	r1, r8
 8018eca:	b014      	add	sp, #80	@ 0x50
 8018ecc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018ed0:	f7fb bde0 	b.w	8014a94 <put_memory>
 8018ed4:	2200      	movs	r2, #0
 8018ed6:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 8018eda:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8018ede:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8018ee2:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 8018ee6:	f7f3 fd51 	bl	800c98c <rmw_uros_epoch_nanos>
 8018eea:	2304      	movs	r3, #4
 8018eec:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8018ef0:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018ef4:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8018ef8:	b014      	add	sp, #80	@ 0x50
 8018efa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018efe:	bf00      	nop
 8018f00:	2000e7f0 	.word	0x2000e7f0
 8018f04:	2000e560 	.word	0x2000e560

08018f08 <rmw_create_guard_condition>:
 8018f08:	b538      	push	{r3, r4, r5, lr}
 8018f0a:	4605      	mov	r5, r0
 8018f0c:	4807      	ldr	r0, [pc, #28]	@ (8018f2c <rmw_create_guard_condition+0x24>)
 8018f0e:	f7fb fdb1 	bl	8014a74 <get_memory>
 8018f12:	b148      	cbz	r0, 8018f28 <rmw_create_guard_condition+0x20>
 8018f14:	6884      	ldr	r4, [r0, #8]
 8018f16:	2300      	movs	r3, #0
 8018f18:	7423      	strb	r3, [r4, #16]
 8018f1a:	61e5      	str	r5, [r4, #28]
 8018f1c:	f7fb fe30 	bl	8014b80 <rmw_get_implementation_identifier>
 8018f20:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8018f24:	f104 0014 	add.w	r0, r4, #20
 8018f28:	bd38      	pop	{r3, r4, r5, pc}
 8018f2a:	bf00      	nop
 8018f2c:	2000c33c 	.word	0x2000c33c

08018f30 <rmw_destroy_guard_condition>:
 8018f30:	b508      	push	{r3, lr}
 8018f32:	4b08      	ldr	r3, [pc, #32]	@ (8018f54 <rmw_destroy_guard_condition+0x24>)
 8018f34:	6819      	ldr	r1, [r3, #0]
 8018f36:	b911      	cbnz	r1, 8018f3e <rmw_destroy_guard_condition+0xe>
 8018f38:	e00a      	b.n	8018f50 <rmw_destroy_guard_condition+0x20>
 8018f3a:	6849      	ldr	r1, [r1, #4]
 8018f3c:	b141      	cbz	r1, 8018f50 <rmw_destroy_guard_condition+0x20>
 8018f3e:	688b      	ldr	r3, [r1, #8]
 8018f40:	3314      	adds	r3, #20
 8018f42:	4298      	cmp	r0, r3
 8018f44:	d1f9      	bne.n	8018f3a <rmw_destroy_guard_condition+0xa>
 8018f46:	4803      	ldr	r0, [pc, #12]	@ (8018f54 <rmw_destroy_guard_condition+0x24>)
 8018f48:	f7fb fda4 	bl	8014a94 <put_memory>
 8018f4c:	2000      	movs	r0, #0
 8018f4e:	bd08      	pop	{r3, pc}
 8018f50:	2001      	movs	r0, #1
 8018f52:	bd08      	pop	{r3, pc}
 8018f54:	2000c33c 	.word	0x2000c33c

08018f58 <rmw_trigger_guard_condition>:
 8018f58:	b160      	cbz	r0, 8018f74 <rmw_trigger_guard_condition+0x1c>
 8018f5a:	b510      	push	{r4, lr}
 8018f5c:	4604      	mov	r4, r0
 8018f5e:	6800      	ldr	r0, [r0, #0]
 8018f60:	f7f4 f89a 	bl	800d098 <is_uxrce_rmw_identifier_valid>
 8018f64:	b908      	cbnz	r0, 8018f6a <rmw_trigger_guard_condition+0x12>
 8018f66:	2001      	movs	r0, #1
 8018f68:	bd10      	pop	{r4, pc}
 8018f6a:	6863      	ldr	r3, [r4, #4]
 8018f6c:	2201      	movs	r2, #1
 8018f6e:	741a      	strb	r2, [r3, #16]
 8018f70:	2000      	movs	r0, #0
 8018f72:	bd10      	pop	{r4, pc}
 8018f74:	2001      	movs	r0, #1
 8018f76:	4770      	bx	lr

08018f78 <geometry_msgs__msg__Pose__init>:
 8018f78:	b1d8      	cbz	r0, 8018fb2 <geometry_msgs__msg__Pose__init+0x3a>
 8018f7a:	b538      	push	{r3, r4, r5, lr}
 8018f7c:	4604      	mov	r4, r0
 8018f7e:	f000 f8df 	bl	8019140 <geometry_msgs__msg__Point__init>
 8018f82:	b130      	cbz	r0, 8018f92 <geometry_msgs__msg__Pose__init+0x1a>
 8018f84:	f104 0518 	add.w	r5, r4, #24
 8018f88:	4628      	mov	r0, r5
 8018f8a:	f000 f821 	bl	8018fd0 <geometry_msgs__msg__Quaternion__init>
 8018f8e:	b148      	cbz	r0, 8018fa4 <geometry_msgs__msg__Pose__init+0x2c>
 8018f90:	bd38      	pop	{r3, r4, r5, pc}
 8018f92:	4620      	mov	r0, r4
 8018f94:	f000 f8d8 	bl	8019148 <geometry_msgs__msg__Point__fini>
 8018f98:	f104 0018 	add.w	r0, r4, #24
 8018f9c:	f000 f82c 	bl	8018ff8 <geometry_msgs__msg__Quaternion__fini>
 8018fa0:	2000      	movs	r0, #0
 8018fa2:	bd38      	pop	{r3, r4, r5, pc}
 8018fa4:	4620      	mov	r0, r4
 8018fa6:	f000 f8cf 	bl	8019148 <geometry_msgs__msg__Point__fini>
 8018faa:	4628      	mov	r0, r5
 8018fac:	f000 f824 	bl	8018ff8 <geometry_msgs__msg__Quaternion__fini>
 8018fb0:	e7f6      	b.n	8018fa0 <geometry_msgs__msg__Pose__init+0x28>
 8018fb2:	2000      	movs	r0, #0
 8018fb4:	4770      	bx	lr
 8018fb6:	bf00      	nop

08018fb8 <geometry_msgs__msg__Pose__fini>:
 8018fb8:	b148      	cbz	r0, 8018fce <geometry_msgs__msg__Pose__fini+0x16>
 8018fba:	b510      	push	{r4, lr}
 8018fbc:	4604      	mov	r4, r0
 8018fbe:	f000 f8c3 	bl	8019148 <geometry_msgs__msg__Point__fini>
 8018fc2:	f104 0018 	add.w	r0, r4, #24
 8018fc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018fca:	f000 b815 	b.w	8018ff8 <geometry_msgs__msg__Quaternion__fini>
 8018fce:	4770      	bx	lr

08018fd0 <geometry_msgs__msg__Quaternion__init>:
 8018fd0:	b160      	cbz	r0, 8018fec <geometry_msgs__msg__Quaternion__init+0x1c>
 8018fd2:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8018ff0 <geometry_msgs__msg__Quaternion__init+0x20>
 8018fd6:	2200      	movs	r2, #0
 8018fd8:	2300      	movs	r3, #0
 8018fda:	e9c0 2300 	strd	r2, r3, [r0]
 8018fde:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8018fe2:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8018fe6:	ed80 7b06 	vstr	d7, [r0, #24]
 8018fea:	2001      	movs	r0, #1
 8018fec:	4770      	bx	lr
 8018fee:	bf00      	nop
 8018ff0:	00000000 	.word	0x00000000
 8018ff4:	3ff00000 	.word	0x3ff00000

08018ff8 <geometry_msgs__msg__Quaternion__fini>:
 8018ff8:	4770      	bx	lr
 8018ffa:	bf00      	nop

08018ffc <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 8018ffc:	f000 b8a0 	b.w	8019140 <geometry_msgs__msg__Point__init>

08019000 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 8019000:	f000 b8a2 	b.w	8019148 <geometry_msgs__msg__Point__fini>

08019004 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 8019004:	4b04      	ldr	r3, [pc, #16]	@ (8019018 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8019006:	681a      	ldr	r2, [r3, #0]
 8019008:	b10a      	cbz	r2, 801900e <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 801900a:	4803      	ldr	r0, [pc, #12]	@ (8019018 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801900c:	4770      	bx	lr
 801900e:	4a03      	ldr	r2, [pc, #12]	@ (801901c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 8019010:	4801      	ldr	r0, [pc, #4]	@ (8019018 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8019012:	6812      	ldr	r2, [r2, #0]
 8019014:	601a      	str	r2, [r3, #0]
 8019016:	4770      	bx	lr
 8019018:	20002d2c 	.word	0x20002d2c
 801901c:	20000374 	.word	0x20000374

08019020 <get_serialized_size_geometry_msgs__msg__Point>:
 8019020:	b1b8      	cbz	r0, 8019052 <get_serialized_size_geometry_msgs__msg__Point+0x32>
 8019022:	b570      	push	{r4, r5, r6, lr}
 8019024:	460d      	mov	r5, r1
 8019026:	4628      	mov	r0, r5
 8019028:	2108      	movs	r1, #8
 801902a:	f7f2 f895 	bl	800b158 <ucdr_alignment>
 801902e:	2108      	movs	r1, #8
 8019030:	186e      	adds	r6, r5, r1
 8019032:	4406      	add	r6, r0
 8019034:	4630      	mov	r0, r6
 8019036:	f7f2 f88f 	bl	800b158 <ucdr_alignment>
 801903a:	f100 0408 	add.w	r4, r0, #8
 801903e:	4434      	add	r4, r6
 8019040:	2108      	movs	r1, #8
 8019042:	4620      	mov	r0, r4
 8019044:	f7f2 f888 	bl	800b158 <ucdr_alignment>
 8019048:	f1c5 0508 	rsb	r5, r5, #8
 801904c:	4405      	add	r5, r0
 801904e:	1928      	adds	r0, r5, r4
 8019050:	bd70      	pop	{r4, r5, r6, pc}
 8019052:	4770      	bx	lr

08019054 <_Point__cdr_deserialize>:
 8019054:	b538      	push	{r3, r4, r5, lr}
 8019056:	460c      	mov	r4, r1
 8019058:	b171      	cbz	r1, 8019078 <_Point__cdr_deserialize+0x24>
 801905a:	4605      	mov	r5, r0
 801905c:	f7f1 fe9e 	bl	800ad9c <ucdr_deserialize_double>
 8019060:	f104 0108 	add.w	r1, r4, #8
 8019064:	4628      	mov	r0, r5
 8019066:	f7f1 fe99 	bl	800ad9c <ucdr_deserialize_double>
 801906a:	f104 0110 	add.w	r1, r4, #16
 801906e:	4628      	mov	r0, r5
 8019070:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019074:	f7f1 be92 	b.w	800ad9c <ucdr_deserialize_double>
 8019078:	4608      	mov	r0, r1
 801907a:	bd38      	pop	{r3, r4, r5, pc}

0801907c <_Point__cdr_serialize>:
 801907c:	b198      	cbz	r0, 80190a6 <_Point__cdr_serialize+0x2a>
 801907e:	b538      	push	{r3, r4, r5, lr}
 8019080:	ed90 0b00 	vldr	d0, [r0]
 8019084:	460d      	mov	r5, r1
 8019086:	4604      	mov	r4, r0
 8019088:	4608      	mov	r0, r1
 801908a:	f7f1 fcf7 	bl	800aa7c <ucdr_serialize_double>
 801908e:	ed94 0b02 	vldr	d0, [r4, #8]
 8019092:	4628      	mov	r0, r5
 8019094:	f7f1 fcf2 	bl	800aa7c <ucdr_serialize_double>
 8019098:	ed94 0b04 	vldr	d0, [r4, #16]
 801909c:	4628      	mov	r0, r5
 801909e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80190a2:	f7f1 bceb 	b.w	800aa7c <ucdr_serialize_double>
 80190a6:	4770      	bx	lr

080190a8 <_Point__get_serialized_size>:
 80190a8:	b1a0      	cbz	r0, 80190d4 <_Point__get_serialized_size+0x2c>
 80190aa:	b538      	push	{r3, r4, r5, lr}
 80190ac:	2108      	movs	r1, #8
 80190ae:	2000      	movs	r0, #0
 80190b0:	f7f2 f852 	bl	800b158 <ucdr_alignment>
 80190b4:	f100 0508 	add.w	r5, r0, #8
 80190b8:	2108      	movs	r1, #8
 80190ba:	4628      	mov	r0, r5
 80190bc:	f7f2 f84c 	bl	800b158 <ucdr_alignment>
 80190c0:	f100 0408 	add.w	r4, r0, #8
 80190c4:	442c      	add	r4, r5
 80190c6:	2108      	movs	r1, #8
 80190c8:	4620      	mov	r0, r4
 80190ca:	f7f2 f845 	bl	800b158 <ucdr_alignment>
 80190ce:	3008      	adds	r0, #8
 80190d0:	4420      	add	r0, r4
 80190d2:	bd38      	pop	{r3, r4, r5, pc}
 80190d4:	4770      	bx	lr
 80190d6:	bf00      	nop

080190d8 <_Point__max_serialized_size>:
 80190d8:	b538      	push	{r3, r4, r5, lr}
 80190da:	2108      	movs	r1, #8
 80190dc:	2000      	movs	r0, #0
 80190de:	f7f2 f83b 	bl	800b158 <ucdr_alignment>
 80190e2:	f100 0508 	add.w	r5, r0, #8
 80190e6:	2108      	movs	r1, #8
 80190e8:	4628      	mov	r0, r5
 80190ea:	f7f2 f835 	bl	800b158 <ucdr_alignment>
 80190ee:	f100 0408 	add.w	r4, r0, #8
 80190f2:	442c      	add	r4, r5
 80190f4:	2108      	movs	r1, #8
 80190f6:	4620      	mov	r0, r4
 80190f8:	f7f2 f82e 	bl	800b158 <ucdr_alignment>
 80190fc:	3008      	adds	r0, #8
 80190fe:	4420      	add	r0, r4
 8019100:	bd38      	pop	{r3, r4, r5, pc}
 8019102:	bf00      	nop

08019104 <max_serialized_size_geometry_msgs__msg__Point>:
 8019104:	b570      	push	{r4, r5, r6, lr}
 8019106:	2301      	movs	r3, #1
 8019108:	460c      	mov	r4, r1
 801910a:	7003      	strb	r3, [r0, #0]
 801910c:	2108      	movs	r1, #8
 801910e:	4620      	mov	r0, r4
 8019110:	f7f2 f822 	bl	800b158 <ucdr_alignment>
 8019114:	2108      	movs	r1, #8
 8019116:	1863      	adds	r3, r4, r1
 8019118:	18c6      	adds	r6, r0, r3
 801911a:	4630      	mov	r0, r6
 801911c:	f7f2 f81c 	bl	800b158 <ucdr_alignment>
 8019120:	f100 0508 	add.w	r5, r0, #8
 8019124:	4435      	add	r5, r6
 8019126:	2108      	movs	r1, #8
 8019128:	4628      	mov	r0, r5
 801912a:	f7f2 f815 	bl	800b158 <ucdr_alignment>
 801912e:	f1c4 0408 	rsb	r4, r4, #8
 8019132:	4420      	add	r0, r4
 8019134:	4428      	add	r0, r5
 8019136:	bd70      	pop	{r4, r5, r6, pc}

08019138 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 8019138:	4800      	ldr	r0, [pc, #0]	@ (801913c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 801913a:	4770      	bx	lr
 801913c:	20002df8 	.word	0x20002df8

08019140 <geometry_msgs__msg__Point__init>:
 8019140:	3800      	subs	r0, #0
 8019142:	bf18      	it	ne
 8019144:	2001      	movne	r0, #1
 8019146:	4770      	bx	lr

08019148 <geometry_msgs__msg__Point__fini>:
 8019148:	4770      	bx	lr
 801914a:	bf00      	nop

0801914c <calloc>:
 801914c:	4b02      	ldr	r3, [pc, #8]	@ (8019158 <calloc+0xc>)
 801914e:	460a      	mov	r2, r1
 8019150:	4601      	mov	r1, r0
 8019152:	6818      	ldr	r0, [r3, #0]
 8019154:	f000 b802 	b.w	801915c <_calloc_r>
 8019158:	20002e38 	.word	0x20002e38

0801915c <_calloc_r>:
 801915c:	b570      	push	{r4, r5, r6, lr}
 801915e:	fba1 5402 	umull	r5, r4, r1, r2
 8019162:	b934      	cbnz	r4, 8019172 <_calloc_r+0x16>
 8019164:	4629      	mov	r1, r5
 8019166:	f000 f899 	bl	801929c <_malloc_r>
 801916a:	4606      	mov	r6, r0
 801916c:	b928      	cbnz	r0, 801917a <_calloc_r+0x1e>
 801916e:	4630      	mov	r0, r6
 8019170:	bd70      	pop	{r4, r5, r6, pc}
 8019172:	220c      	movs	r2, #12
 8019174:	6002      	str	r2, [r0, #0]
 8019176:	2600      	movs	r6, #0
 8019178:	e7f9      	b.n	801916e <_calloc_r+0x12>
 801917a:	462a      	mov	r2, r5
 801917c:	4621      	mov	r1, r4
 801917e:	f000 fd33 	bl	8019be8 <memset>
 8019182:	e7f4      	b.n	801916e <_calloc_r+0x12>

08019184 <exit>:
 8019184:	b508      	push	{r3, lr}
 8019186:	4b06      	ldr	r3, [pc, #24]	@ (80191a0 <exit+0x1c>)
 8019188:	4604      	mov	r4, r0
 801918a:	b113      	cbz	r3, 8019192 <exit+0xe>
 801918c:	2100      	movs	r1, #0
 801918e:	f3af 8000 	nop.w
 8019192:	4b04      	ldr	r3, [pc, #16]	@ (80191a4 <exit+0x20>)
 8019194:	681b      	ldr	r3, [r3, #0]
 8019196:	b103      	cbz	r3, 801919a <exit+0x16>
 8019198:	4798      	blx	r3
 801919a:	4620      	mov	r0, r4
 801919c:	f7e9 fdba 	bl	8002d14 <_exit>
 80191a0:	00000000 	.word	0x00000000
 80191a4:	200114ac 	.word	0x200114ac

080191a8 <getenv>:
 80191a8:	b507      	push	{r0, r1, r2, lr}
 80191aa:	4b04      	ldr	r3, [pc, #16]	@ (80191bc <getenv+0x14>)
 80191ac:	4601      	mov	r1, r0
 80191ae:	aa01      	add	r2, sp, #4
 80191b0:	6818      	ldr	r0, [r3, #0]
 80191b2:	f000 f805 	bl	80191c0 <_findenv_r>
 80191b6:	b003      	add	sp, #12
 80191b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80191bc:	20002e38 	.word	0x20002e38

080191c0 <_findenv_r>:
 80191c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191c4:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8019234 <_findenv_r+0x74>
 80191c8:	4606      	mov	r6, r0
 80191ca:	4689      	mov	r9, r1
 80191cc:	4617      	mov	r7, r2
 80191ce:	f000 fe71 	bl	8019eb4 <__env_lock>
 80191d2:	f8da 4000 	ldr.w	r4, [sl]
 80191d6:	b134      	cbz	r4, 80191e6 <_findenv_r+0x26>
 80191d8:	464b      	mov	r3, r9
 80191da:	4698      	mov	r8, r3
 80191dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80191e0:	b13a      	cbz	r2, 80191f2 <_findenv_r+0x32>
 80191e2:	2a3d      	cmp	r2, #61	@ 0x3d
 80191e4:	d1f9      	bne.n	80191da <_findenv_r+0x1a>
 80191e6:	4630      	mov	r0, r6
 80191e8:	f000 fe6a 	bl	8019ec0 <__env_unlock>
 80191ec:	2000      	movs	r0, #0
 80191ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80191f2:	eba8 0809 	sub.w	r8, r8, r9
 80191f6:	46a3      	mov	fp, r4
 80191f8:	f854 0b04 	ldr.w	r0, [r4], #4
 80191fc:	2800      	cmp	r0, #0
 80191fe:	d0f2      	beq.n	80191e6 <_findenv_r+0x26>
 8019200:	4642      	mov	r2, r8
 8019202:	4649      	mov	r1, r9
 8019204:	f000 fd05 	bl	8019c12 <strncmp>
 8019208:	2800      	cmp	r0, #0
 801920a:	d1f4      	bne.n	80191f6 <_findenv_r+0x36>
 801920c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8019210:	eb03 0508 	add.w	r5, r3, r8
 8019214:	f813 3008 	ldrb.w	r3, [r3, r8]
 8019218:	2b3d      	cmp	r3, #61	@ 0x3d
 801921a:	d1ec      	bne.n	80191f6 <_findenv_r+0x36>
 801921c:	f8da 3000 	ldr.w	r3, [sl]
 8019220:	ebab 0303 	sub.w	r3, fp, r3
 8019224:	109b      	asrs	r3, r3, #2
 8019226:	4630      	mov	r0, r6
 8019228:	603b      	str	r3, [r7, #0]
 801922a:	f000 fe49 	bl	8019ec0 <__env_unlock>
 801922e:	1c68      	adds	r0, r5, #1
 8019230:	e7dd      	b.n	80191ee <_findenv_r+0x2e>
 8019232:	bf00      	nop
 8019234:	20000008 	.word	0x20000008

08019238 <malloc>:
 8019238:	4b02      	ldr	r3, [pc, #8]	@ (8019244 <malloc+0xc>)
 801923a:	4601      	mov	r1, r0
 801923c:	6818      	ldr	r0, [r3, #0]
 801923e:	f000 b82d 	b.w	801929c <_malloc_r>
 8019242:	bf00      	nop
 8019244:	20002e38 	.word	0x20002e38

08019248 <free>:
 8019248:	4b02      	ldr	r3, [pc, #8]	@ (8019254 <free+0xc>)
 801924a:	4601      	mov	r1, r0
 801924c:	6818      	ldr	r0, [r3, #0]
 801924e:	f000 be3d 	b.w	8019ecc <_free_r>
 8019252:	bf00      	nop
 8019254:	20002e38 	.word	0x20002e38

08019258 <sbrk_aligned>:
 8019258:	b570      	push	{r4, r5, r6, lr}
 801925a:	4e0f      	ldr	r6, [pc, #60]	@ (8019298 <sbrk_aligned+0x40>)
 801925c:	460c      	mov	r4, r1
 801925e:	6831      	ldr	r1, [r6, #0]
 8019260:	4605      	mov	r5, r0
 8019262:	b911      	cbnz	r1, 801926a <sbrk_aligned+0x12>
 8019264:	f000 fda2 	bl	8019dac <_sbrk_r>
 8019268:	6030      	str	r0, [r6, #0]
 801926a:	4621      	mov	r1, r4
 801926c:	4628      	mov	r0, r5
 801926e:	f000 fd9d 	bl	8019dac <_sbrk_r>
 8019272:	1c43      	adds	r3, r0, #1
 8019274:	d103      	bne.n	801927e <sbrk_aligned+0x26>
 8019276:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801927a:	4620      	mov	r0, r4
 801927c:	bd70      	pop	{r4, r5, r6, pc}
 801927e:	1cc4      	adds	r4, r0, #3
 8019280:	f024 0403 	bic.w	r4, r4, #3
 8019284:	42a0      	cmp	r0, r4
 8019286:	d0f8      	beq.n	801927a <sbrk_aligned+0x22>
 8019288:	1a21      	subs	r1, r4, r0
 801928a:	4628      	mov	r0, r5
 801928c:	f000 fd8e 	bl	8019dac <_sbrk_r>
 8019290:	3001      	adds	r0, #1
 8019292:	d1f2      	bne.n	801927a <sbrk_aligned+0x22>
 8019294:	e7ef      	b.n	8019276 <sbrk_aligned+0x1e>
 8019296:	bf00      	nop
 8019298:	2001136c 	.word	0x2001136c

0801929c <_malloc_r>:
 801929c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80192a0:	1ccd      	adds	r5, r1, #3
 80192a2:	f025 0503 	bic.w	r5, r5, #3
 80192a6:	3508      	adds	r5, #8
 80192a8:	2d0c      	cmp	r5, #12
 80192aa:	bf38      	it	cc
 80192ac:	250c      	movcc	r5, #12
 80192ae:	2d00      	cmp	r5, #0
 80192b0:	4606      	mov	r6, r0
 80192b2:	db01      	blt.n	80192b8 <_malloc_r+0x1c>
 80192b4:	42a9      	cmp	r1, r5
 80192b6:	d904      	bls.n	80192c2 <_malloc_r+0x26>
 80192b8:	230c      	movs	r3, #12
 80192ba:	6033      	str	r3, [r6, #0]
 80192bc:	2000      	movs	r0, #0
 80192be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80192c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019398 <_malloc_r+0xfc>
 80192c6:	f000 f869 	bl	801939c <__malloc_lock>
 80192ca:	f8d8 3000 	ldr.w	r3, [r8]
 80192ce:	461c      	mov	r4, r3
 80192d0:	bb44      	cbnz	r4, 8019324 <_malloc_r+0x88>
 80192d2:	4629      	mov	r1, r5
 80192d4:	4630      	mov	r0, r6
 80192d6:	f7ff ffbf 	bl	8019258 <sbrk_aligned>
 80192da:	1c43      	adds	r3, r0, #1
 80192dc:	4604      	mov	r4, r0
 80192de:	d158      	bne.n	8019392 <_malloc_r+0xf6>
 80192e0:	f8d8 4000 	ldr.w	r4, [r8]
 80192e4:	4627      	mov	r7, r4
 80192e6:	2f00      	cmp	r7, #0
 80192e8:	d143      	bne.n	8019372 <_malloc_r+0xd6>
 80192ea:	2c00      	cmp	r4, #0
 80192ec:	d04b      	beq.n	8019386 <_malloc_r+0xea>
 80192ee:	6823      	ldr	r3, [r4, #0]
 80192f0:	4639      	mov	r1, r7
 80192f2:	4630      	mov	r0, r6
 80192f4:	eb04 0903 	add.w	r9, r4, r3
 80192f8:	f000 fd58 	bl	8019dac <_sbrk_r>
 80192fc:	4581      	cmp	r9, r0
 80192fe:	d142      	bne.n	8019386 <_malloc_r+0xea>
 8019300:	6821      	ldr	r1, [r4, #0]
 8019302:	1a6d      	subs	r5, r5, r1
 8019304:	4629      	mov	r1, r5
 8019306:	4630      	mov	r0, r6
 8019308:	f7ff ffa6 	bl	8019258 <sbrk_aligned>
 801930c:	3001      	adds	r0, #1
 801930e:	d03a      	beq.n	8019386 <_malloc_r+0xea>
 8019310:	6823      	ldr	r3, [r4, #0]
 8019312:	442b      	add	r3, r5
 8019314:	6023      	str	r3, [r4, #0]
 8019316:	f8d8 3000 	ldr.w	r3, [r8]
 801931a:	685a      	ldr	r2, [r3, #4]
 801931c:	bb62      	cbnz	r2, 8019378 <_malloc_r+0xdc>
 801931e:	f8c8 7000 	str.w	r7, [r8]
 8019322:	e00f      	b.n	8019344 <_malloc_r+0xa8>
 8019324:	6822      	ldr	r2, [r4, #0]
 8019326:	1b52      	subs	r2, r2, r5
 8019328:	d420      	bmi.n	801936c <_malloc_r+0xd0>
 801932a:	2a0b      	cmp	r2, #11
 801932c:	d917      	bls.n	801935e <_malloc_r+0xc2>
 801932e:	1961      	adds	r1, r4, r5
 8019330:	42a3      	cmp	r3, r4
 8019332:	6025      	str	r5, [r4, #0]
 8019334:	bf18      	it	ne
 8019336:	6059      	strne	r1, [r3, #4]
 8019338:	6863      	ldr	r3, [r4, #4]
 801933a:	bf08      	it	eq
 801933c:	f8c8 1000 	streq.w	r1, [r8]
 8019340:	5162      	str	r2, [r4, r5]
 8019342:	604b      	str	r3, [r1, #4]
 8019344:	4630      	mov	r0, r6
 8019346:	f000 f82f 	bl	80193a8 <__malloc_unlock>
 801934a:	f104 000b 	add.w	r0, r4, #11
 801934e:	1d23      	adds	r3, r4, #4
 8019350:	f020 0007 	bic.w	r0, r0, #7
 8019354:	1ac2      	subs	r2, r0, r3
 8019356:	bf1c      	itt	ne
 8019358:	1a1b      	subne	r3, r3, r0
 801935a:	50a3      	strne	r3, [r4, r2]
 801935c:	e7af      	b.n	80192be <_malloc_r+0x22>
 801935e:	6862      	ldr	r2, [r4, #4]
 8019360:	42a3      	cmp	r3, r4
 8019362:	bf0c      	ite	eq
 8019364:	f8c8 2000 	streq.w	r2, [r8]
 8019368:	605a      	strne	r2, [r3, #4]
 801936a:	e7eb      	b.n	8019344 <_malloc_r+0xa8>
 801936c:	4623      	mov	r3, r4
 801936e:	6864      	ldr	r4, [r4, #4]
 8019370:	e7ae      	b.n	80192d0 <_malloc_r+0x34>
 8019372:	463c      	mov	r4, r7
 8019374:	687f      	ldr	r7, [r7, #4]
 8019376:	e7b6      	b.n	80192e6 <_malloc_r+0x4a>
 8019378:	461a      	mov	r2, r3
 801937a:	685b      	ldr	r3, [r3, #4]
 801937c:	42a3      	cmp	r3, r4
 801937e:	d1fb      	bne.n	8019378 <_malloc_r+0xdc>
 8019380:	2300      	movs	r3, #0
 8019382:	6053      	str	r3, [r2, #4]
 8019384:	e7de      	b.n	8019344 <_malloc_r+0xa8>
 8019386:	230c      	movs	r3, #12
 8019388:	6033      	str	r3, [r6, #0]
 801938a:	4630      	mov	r0, r6
 801938c:	f000 f80c 	bl	80193a8 <__malloc_unlock>
 8019390:	e794      	b.n	80192bc <_malloc_r+0x20>
 8019392:	6005      	str	r5, [r0, #0]
 8019394:	e7d6      	b.n	8019344 <_malloc_r+0xa8>
 8019396:	bf00      	nop
 8019398:	20011370 	.word	0x20011370

0801939c <__malloc_lock>:
 801939c:	4801      	ldr	r0, [pc, #4]	@ (80193a4 <__malloc_lock+0x8>)
 801939e:	f000 bd52 	b.w	8019e46 <__retarget_lock_acquire_recursive>
 80193a2:	bf00      	nop
 80193a4:	200114b5 	.word	0x200114b5

080193a8 <__malloc_unlock>:
 80193a8:	4801      	ldr	r0, [pc, #4]	@ (80193b0 <__malloc_unlock+0x8>)
 80193aa:	f000 bd4d 	b.w	8019e48 <__retarget_lock_release_recursive>
 80193ae:	bf00      	nop
 80193b0:	200114b5 	.word	0x200114b5

080193b4 <srand>:
 80193b4:	b538      	push	{r3, r4, r5, lr}
 80193b6:	4b10      	ldr	r3, [pc, #64]	@ (80193f8 <srand+0x44>)
 80193b8:	681d      	ldr	r5, [r3, #0]
 80193ba:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80193bc:	4604      	mov	r4, r0
 80193be:	b9b3      	cbnz	r3, 80193ee <srand+0x3a>
 80193c0:	2018      	movs	r0, #24
 80193c2:	f7ff ff39 	bl	8019238 <malloc>
 80193c6:	4602      	mov	r2, r0
 80193c8:	6328      	str	r0, [r5, #48]	@ 0x30
 80193ca:	b920      	cbnz	r0, 80193d6 <srand+0x22>
 80193cc:	4b0b      	ldr	r3, [pc, #44]	@ (80193fc <srand+0x48>)
 80193ce:	480c      	ldr	r0, [pc, #48]	@ (8019400 <srand+0x4c>)
 80193d0:	2146      	movs	r1, #70	@ 0x46
 80193d2:	f000 fd51 	bl	8019e78 <__assert_func>
 80193d6:	490b      	ldr	r1, [pc, #44]	@ (8019404 <srand+0x50>)
 80193d8:	4b0b      	ldr	r3, [pc, #44]	@ (8019408 <srand+0x54>)
 80193da:	e9c0 1300 	strd	r1, r3, [r0]
 80193de:	4b0b      	ldr	r3, [pc, #44]	@ (801940c <srand+0x58>)
 80193e0:	6083      	str	r3, [r0, #8]
 80193e2:	230b      	movs	r3, #11
 80193e4:	8183      	strh	r3, [r0, #12]
 80193e6:	2100      	movs	r1, #0
 80193e8:	2001      	movs	r0, #1
 80193ea:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80193ee:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80193f0:	2200      	movs	r2, #0
 80193f2:	611c      	str	r4, [r3, #16]
 80193f4:	615a      	str	r2, [r3, #20]
 80193f6:	bd38      	pop	{r3, r4, r5, pc}
 80193f8:	20002e38 	.word	0x20002e38
 80193fc:	0801db98 	.word	0x0801db98
 8019400:	0801dbaf 	.word	0x0801dbaf
 8019404:	abcd330e 	.word	0xabcd330e
 8019408:	e66d1234 	.word	0xe66d1234
 801940c:	0005deec 	.word	0x0005deec

08019410 <rand>:
 8019410:	4b16      	ldr	r3, [pc, #88]	@ (801946c <rand+0x5c>)
 8019412:	b510      	push	{r4, lr}
 8019414:	681c      	ldr	r4, [r3, #0]
 8019416:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8019418:	b9b3      	cbnz	r3, 8019448 <rand+0x38>
 801941a:	2018      	movs	r0, #24
 801941c:	f7ff ff0c 	bl	8019238 <malloc>
 8019420:	4602      	mov	r2, r0
 8019422:	6320      	str	r0, [r4, #48]	@ 0x30
 8019424:	b920      	cbnz	r0, 8019430 <rand+0x20>
 8019426:	4b12      	ldr	r3, [pc, #72]	@ (8019470 <rand+0x60>)
 8019428:	4812      	ldr	r0, [pc, #72]	@ (8019474 <rand+0x64>)
 801942a:	2152      	movs	r1, #82	@ 0x52
 801942c:	f000 fd24 	bl	8019e78 <__assert_func>
 8019430:	4911      	ldr	r1, [pc, #68]	@ (8019478 <rand+0x68>)
 8019432:	4b12      	ldr	r3, [pc, #72]	@ (801947c <rand+0x6c>)
 8019434:	e9c0 1300 	strd	r1, r3, [r0]
 8019438:	4b11      	ldr	r3, [pc, #68]	@ (8019480 <rand+0x70>)
 801943a:	6083      	str	r3, [r0, #8]
 801943c:	230b      	movs	r3, #11
 801943e:	8183      	strh	r3, [r0, #12]
 8019440:	2100      	movs	r1, #0
 8019442:	2001      	movs	r0, #1
 8019444:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8019448:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801944a:	480e      	ldr	r0, [pc, #56]	@ (8019484 <rand+0x74>)
 801944c:	690b      	ldr	r3, [r1, #16]
 801944e:	694c      	ldr	r4, [r1, #20]
 8019450:	4a0d      	ldr	r2, [pc, #52]	@ (8019488 <rand+0x78>)
 8019452:	4358      	muls	r0, r3
 8019454:	fb02 0004 	mla	r0, r2, r4, r0
 8019458:	fba3 3202 	umull	r3, r2, r3, r2
 801945c:	3301      	adds	r3, #1
 801945e:	eb40 0002 	adc.w	r0, r0, r2
 8019462:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8019466:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801946a:	bd10      	pop	{r4, pc}
 801946c:	20002e38 	.word	0x20002e38
 8019470:	0801db98 	.word	0x0801db98
 8019474:	0801dbaf 	.word	0x0801dbaf
 8019478:	abcd330e 	.word	0xabcd330e
 801947c:	e66d1234 	.word	0xe66d1234
 8019480:	0005deec 	.word	0x0005deec
 8019484:	5851f42d 	.word	0x5851f42d
 8019488:	4c957f2d 	.word	0x4c957f2d

0801948c <realloc>:
 801948c:	4b02      	ldr	r3, [pc, #8]	@ (8019498 <realloc+0xc>)
 801948e:	460a      	mov	r2, r1
 8019490:	4601      	mov	r1, r0
 8019492:	6818      	ldr	r0, [r3, #0]
 8019494:	f000 b802 	b.w	801949c <_realloc_r>
 8019498:	20002e38 	.word	0x20002e38

0801949c <_realloc_r>:
 801949c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80194a0:	4607      	mov	r7, r0
 80194a2:	4614      	mov	r4, r2
 80194a4:	460d      	mov	r5, r1
 80194a6:	b921      	cbnz	r1, 80194b2 <_realloc_r+0x16>
 80194a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80194ac:	4611      	mov	r1, r2
 80194ae:	f7ff bef5 	b.w	801929c <_malloc_r>
 80194b2:	b92a      	cbnz	r2, 80194c0 <_realloc_r+0x24>
 80194b4:	f000 fd0a 	bl	8019ecc <_free_r>
 80194b8:	4625      	mov	r5, r4
 80194ba:	4628      	mov	r0, r5
 80194bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80194c0:	f000 fd4e 	bl	8019f60 <_malloc_usable_size_r>
 80194c4:	4284      	cmp	r4, r0
 80194c6:	4606      	mov	r6, r0
 80194c8:	d802      	bhi.n	80194d0 <_realloc_r+0x34>
 80194ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80194ce:	d8f4      	bhi.n	80194ba <_realloc_r+0x1e>
 80194d0:	4621      	mov	r1, r4
 80194d2:	4638      	mov	r0, r7
 80194d4:	f7ff fee2 	bl	801929c <_malloc_r>
 80194d8:	4680      	mov	r8, r0
 80194da:	b908      	cbnz	r0, 80194e0 <_realloc_r+0x44>
 80194dc:	4645      	mov	r5, r8
 80194de:	e7ec      	b.n	80194ba <_realloc_r+0x1e>
 80194e0:	42b4      	cmp	r4, r6
 80194e2:	4622      	mov	r2, r4
 80194e4:	4629      	mov	r1, r5
 80194e6:	bf28      	it	cs
 80194e8:	4632      	movcs	r2, r6
 80194ea:	f000 fcb6 	bl	8019e5a <memcpy>
 80194ee:	4629      	mov	r1, r5
 80194f0:	4638      	mov	r0, r7
 80194f2:	f000 fceb 	bl	8019ecc <_free_r>
 80194f6:	e7f1      	b.n	80194dc <_realloc_r+0x40>

080194f8 <_strtoul_l.isra.0>:
 80194f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80194fc:	4e34      	ldr	r6, [pc, #208]	@ (80195d0 <_strtoul_l.isra.0+0xd8>)
 80194fe:	4686      	mov	lr, r0
 8019500:	460d      	mov	r5, r1
 8019502:	4628      	mov	r0, r5
 8019504:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019508:	5d37      	ldrb	r7, [r6, r4]
 801950a:	f017 0708 	ands.w	r7, r7, #8
 801950e:	d1f8      	bne.n	8019502 <_strtoul_l.isra.0+0xa>
 8019510:	2c2d      	cmp	r4, #45	@ 0x2d
 8019512:	d110      	bne.n	8019536 <_strtoul_l.isra.0+0x3e>
 8019514:	782c      	ldrb	r4, [r5, #0]
 8019516:	2701      	movs	r7, #1
 8019518:	1c85      	adds	r5, r0, #2
 801951a:	f033 0010 	bics.w	r0, r3, #16
 801951e:	d115      	bne.n	801954c <_strtoul_l.isra.0+0x54>
 8019520:	2c30      	cmp	r4, #48	@ 0x30
 8019522:	d10d      	bne.n	8019540 <_strtoul_l.isra.0+0x48>
 8019524:	7828      	ldrb	r0, [r5, #0]
 8019526:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801952a:	2858      	cmp	r0, #88	@ 0x58
 801952c:	d108      	bne.n	8019540 <_strtoul_l.isra.0+0x48>
 801952e:	786c      	ldrb	r4, [r5, #1]
 8019530:	3502      	adds	r5, #2
 8019532:	2310      	movs	r3, #16
 8019534:	e00a      	b.n	801954c <_strtoul_l.isra.0+0x54>
 8019536:	2c2b      	cmp	r4, #43	@ 0x2b
 8019538:	bf04      	itt	eq
 801953a:	782c      	ldrbeq	r4, [r5, #0]
 801953c:	1c85      	addeq	r5, r0, #2
 801953e:	e7ec      	b.n	801951a <_strtoul_l.isra.0+0x22>
 8019540:	2b00      	cmp	r3, #0
 8019542:	d1f6      	bne.n	8019532 <_strtoul_l.isra.0+0x3a>
 8019544:	2c30      	cmp	r4, #48	@ 0x30
 8019546:	bf14      	ite	ne
 8019548:	230a      	movne	r3, #10
 801954a:	2308      	moveq	r3, #8
 801954c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8019550:	2600      	movs	r6, #0
 8019552:	fbb8 f8f3 	udiv	r8, r8, r3
 8019556:	fb03 f908 	mul.w	r9, r3, r8
 801955a:	ea6f 0909 	mvn.w	r9, r9
 801955e:	4630      	mov	r0, r6
 8019560:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8019564:	f1bc 0f09 	cmp.w	ip, #9
 8019568:	d810      	bhi.n	801958c <_strtoul_l.isra.0+0x94>
 801956a:	4664      	mov	r4, ip
 801956c:	42a3      	cmp	r3, r4
 801956e:	dd1e      	ble.n	80195ae <_strtoul_l.isra.0+0xb6>
 8019570:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8019574:	d007      	beq.n	8019586 <_strtoul_l.isra.0+0x8e>
 8019576:	4580      	cmp	r8, r0
 8019578:	d316      	bcc.n	80195a8 <_strtoul_l.isra.0+0xb0>
 801957a:	d101      	bne.n	8019580 <_strtoul_l.isra.0+0x88>
 801957c:	45a1      	cmp	r9, r4
 801957e:	db13      	blt.n	80195a8 <_strtoul_l.isra.0+0xb0>
 8019580:	fb00 4003 	mla	r0, r0, r3, r4
 8019584:	2601      	movs	r6, #1
 8019586:	f815 4b01 	ldrb.w	r4, [r5], #1
 801958a:	e7e9      	b.n	8019560 <_strtoul_l.isra.0+0x68>
 801958c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8019590:	f1bc 0f19 	cmp.w	ip, #25
 8019594:	d801      	bhi.n	801959a <_strtoul_l.isra.0+0xa2>
 8019596:	3c37      	subs	r4, #55	@ 0x37
 8019598:	e7e8      	b.n	801956c <_strtoul_l.isra.0+0x74>
 801959a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801959e:	f1bc 0f19 	cmp.w	ip, #25
 80195a2:	d804      	bhi.n	80195ae <_strtoul_l.isra.0+0xb6>
 80195a4:	3c57      	subs	r4, #87	@ 0x57
 80195a6:	e7e1      	b.n	801956c <_strtoul_l.isra.0+0x74>
 80195a8:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 80195ac:	e7eb      	b.n	8019586 <_strtoul_l.isra.0+0x8e>
 80195ae:	1c73      	adds	r3, r6, #1
 80195b0:	d106      	bne.n	80195c0 <_strtoul_l.isra.0+0xc8>
 80195b2:	2322      	movs	r3, #34	@ 0x22
 80195b4:	f8ce 3000 	str.w	r3, [lr]
 80195b8:	4630      	mov	r0, r6
 80195ba:	b932      	cbnz	r2, 80195ca <_strtoul_l.isra.0+0xd2>
 80195bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80195c0:	b107      	cbz	r7, 80195c4 <_strtoul_l.isra.0+0xcc>
 80195c2:	4240      	negs	r0, r0
 80195c4:	2a00      	cmp	r2, #0
 80195c6:	d0f9      	beq.n	80195bc <_strtoul_l.isra.0+0xc4>
 80195c8:	b106      	cbz	r6, 80195cc <_strtoul_l.isra.0+0xd4>
 80195ca:	1e69      	subs	r1, r5, #1
 80195cc:	6011      	str	r1, [r2, #0]
 80195ce:	e7f5      	b.n	80195bc <_strtoul_l.isra.0+0xc4>
 80195d0:	0801dc77 	.word	0x0801dc77

080195d4 <strtoul>:
 80195d4:	4613      	mov	r3, r2
 80195d6:	460a      	mov	r2, r1
 80195d8:	4601      	mov	r1, r0
 80195da:	4802      	ldr	r0, [pc, #8]	@ (80195e4 <strtoul+0x10>)
 80195dc:	6800      	ldr	r0, [r0, #0]
 80195de:	f7ff bf8b 	b.w	80194f8 <_strtoul_l.isra.0>
 80195e2:	bf00      	nop
 80195e4:	20002e38 	.word	0x20002e38

080195e8 <std>:
 80195e8:	2300      	movs	r3, #0
 80195ea:	b510      	push	{r4, lr}
 80195ec:	4604      	mov	r4, r0
 80195ee:	e9c0 3300 	strd	r3, r3, [r0]
 80195f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80195f6:	6083      	str	r3, [r0, #8]
 80195f8:	8181      	strh	r1, [r0, #12]
 80195fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80195fc:	81c2      	strh	r2, [r0, #14]
 80195fe:	6183      	str	r3, [r0, #24]
 8019600:	4619      	mov	r1, r3
 8019602:	2208      	movs	r2, #8
 8019604:	305c      	adds	r0, #92	@ 0x5c
 8019606:	f000 faef 	bl	8019be8 <memset>
 801960a:	4b0d      	ldr	r3, [pc, #52]	@ (8019640 <std+0x58>)
 801960c:	6263      	str	r3, [r4, #36]	@ 0x24
 801960e:	4b0d      	ldr	r3, [pc, #52]	@ (8019644 <std+0x5c>)
 8019610:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019612:	4b0d      	ldr	r3, [pc, #52]	@ (8019648 <std+0x60>)
 8019614:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019616:	4b0d      	ldr	r3, [pc, #52]	@ (801964c <std+0x64>)
 8019618:	6323      	str	r3, [r4, #48]	@ 0x30
 801961a:	4b0d      	ldr	r3, [pc, #52]	@ (8019650 <std+0x68>)
 801961c:	6224      	str	r4, [r4, #32]
 801961e:	429c      	cmp	r4, r3
 8019620:	d006      	beq.n	8019630 <std+0x48>
 8019622:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8019626:	4294      	cmp	r4, r2
 8019628:	d002      	beq.n	8019630 <std+0x48>
 801962a:	33d0      	adds	r3, #208	@ 0xd0
 801962c:	429c      	cmp	r4, r3
 801962e:	d105      	bne.n	801963c <std+0x54>
 8019630:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019638:	f000 bc04 	b.w	8019e44 <__retarget_lock_init_recursive>
 801963c:	bd10      	pop	{r4, pc}
 801963e:	bf00      	nop
 8019640:	0801996d 	.word	0x0801996d
 8019644:	0801998f 	.word	0x0801998f
 8019648:	080199c7 	.word	0x080199c7
 801964c:	080199eb 	.word	0x080199eb
 8019650:	20011374 	.word	0x20011374

08019654 <stdio_exit_handler>:
 8019654:	4a02      	ldr	r2, [pc, #8]	@ (8019660 <stdio_exit_handler+0xc>)
 8019656:	4903      	ldr	r1, [pc, #12]	@ (8019664 <stdio_exit_handler+0x10>)
 8019658:	4803      	ldr	r0, [pc, #12]	@ (8019668 <stdio_exit_handler+0x14>)
 801965a:	f000 b869 	b.w	8019730 <_fwalk_sglue>
 801965e:	bf00      	nop
 8019660:	20002e2c 	.word	0x20002e2c
 8019664:	0801a8c5 	.word	0x0801a8c5
 8019668:	20002e3c 	.word	0x20002e3c

0801966c <cleanup_stdio>:
 801966c:	6841      	ldr	r1, [r0, #4]
 801966e:	4b0c      	ldr	r3, [pc, #48]	@ (80196a0 <cleanup_stdio+0x34>)
 8019670:	4299      	cmp	r1, r3
 8019672:	b510      	push	{r4, lr}
 8019674:	4604      	mov	r4, r0
 8019676:	d001      	beq.n	801967c <cleanup_stdio+0x10>
 8019678:	f001 f924 	bl	801a8c4 <_fflush_r>
 801967c:	68a1      	ldr	r1, [r4, #8]
 801967e:	4b09      	ldr	r3, [pc, #36]	@ (80196a4 <cleanup_stdio+0x38>)
 8019680:	4299      	cmp	r1, r3
 8019682:	d002      	beq.n	801968a <cleanup_stdio+0x1e>
 8019684:	4620      	mov	r0, r4
 8019686:	f001 f91d 	bl	801a8c4 <_fflush_r>
 801968a:	68e1      	ldr	r1, [r4, #12]
 801968c:	4b06      	ldr	r3, [pc, #24]	@ (80196a8 <cleanup_stdio+0x3c>)
 801968e:	4299      	cmp	r1, r3
 8019690:	d004      	beq.n	801969c <cleanup_stdio+0x30>
 8019692:	4620      	mov	r0, r4
 8019694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019698:	f001 b914 	b.w	801a8c4 <_fflush_r>
 801969c:	bd10      	pop	{r4, pc}
 801969e:	bf00      	nop
 80196a0:	20011374 	.word	0x20011374
 80196a4:	200113dc 	.word	0x200113dc
 80196a8:	20011444 	.word	0x20011444

080196ac <global_stdio_init.part.0>:
 80196ac:	b510      	push	{r4, lr}
 80196ae:	4b0b      	ldr	r3, [pc, #44]	@ (80196dc <global_stdio_init.part.0+0x30>)
 80196b0:	4c0b      	ldr	r4, [pc, #44]	@ (80196e0 <global_stdio_init.part.0+0x34>)
 80196b2:	4a0c      	ldr	r2, [pc, #48]	@ (80196e4 <global_stdio_init.part.0+0x38>)
 80196b4:	601a      	str	r2, [r3, #0]
 80196b6:	4620      	mov	r0, r4
 80196b8:	2200      	movs	r2, #0
 80196ba:	2104      	movs	r1, #4
 80196bc:	f7ff ff94 	bl	80195e8 <std>
 80196c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80196c4:	2201      	movs	r2, #1
 80196c6:	2109      	movs	r1, #9
 80196c8:	f7ff ff8e 	bl	80195e8 <std>
 80196cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80196d0:	2202      	movs	r2, #2
 80196d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80196d6:	2112      	movs	r1, #18
 80196d8:	f7ff bf86 	b.w	80195e8 <std>
 80196dc:	200114ac 	.word	0x200114ac
 80196e0:	20011374 	.word	0x20011374
 80196e4:	08019655 	.word	0x08019655

080196e8 <__sfp_lock_acquire>:
 80196e8:	4801      	ldr	r0, [pc, #4]	@ (80196f0 <__sfp_lock_acquire+0x8>)
 80196ea:	f000 bbac 	b.w	8019e46 <__retarget_lock_acquire_recursive>
 80196ee:	bf00      	nop
 80196f0:	200114b6 	.word	0x200114b6

080196f4 <__sfp_lock_release>:
 80196f4:	4801      	ldr	r0, [pc, #4]	@ (80196fc <__sfp_lock_release+0x8>)
 80196f6:	f000 bba7 	b.w	8019e48 <__retarget_lock_release_recursive>
 80196fa:	bf00      	nop
 80196fc:	200114b6 	.word	0x200114b6

08019700 <__sinit>:
 8019700:	b510      	push	{r4, lr}
 8019702:	4604      	mov	r4, r0
 8019704:	f7ff fff0 	bl	80196e8 <__sfp_lock_acquire>
 8019708:	6a23      	ldr	r3, [r4, #32]
 801970a:	b11b      	cbz	r3, 8019714 <__sinit+0x14>
 801970c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019710:	f7ff bff0 	b.w	80196f4 <__sfp_lock_release>
 8019714:	4b04      	ldr	r3, [pc, #16]	@ (8019728 <__sinit+0x28>)
 8019716:	6223      	str	r3, [r4, #32]
 8019718:	4b04      	ldr	r3, [pc, #16]	@ (801972c <__sinit+0x2c>)
 801971a:	681b      	ldr	r3, [r3, #0]
 801971c:	2b00      	cmp	r3, #0
 801971e:	d1f5      	bne.n	801970c <__sinit+0xc>
 8019720:	f7ff ffc4 	bl	80196ac <global_stdio_init.part.0>
 8019724:	e7f2      	b.n	801970c <__sinit+0xc>
 8019726:	bf00      	nop
 8019728:	0801966d 	.word	0x0801966d
 801972c:	200114ac 	.word	0x200114ac

08019730 <_fwalk_sglue>:
 8019730:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019734:	4607      	mov	r7, r0
 8019736:	4688      	mov	r8, r1
 8019738:	4614      	mov	r4, r2
 801973a:	2600      	movs	r6, #0
 801973c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019740:	f1b9 0901 	subs.w	r9, r9, #1
 8019744:	d505      	bpl.n	8019752 <_fwalk_sglue+0x22>
 8019746:	6824      	ldr	r4, [r4, #0]
 8019748:	2c00      	cmp	r4, #0
 801974a:	d1f7      	bne.n	801973c <_fwalk_sglue+0xc>
 801974c:	4630      	mov	r0, r6
 801974e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019752:	89ab      	ldrh	r3, [r5, #12]
 8019754:	2b01      	cmp	r3, #1
 8019756:	d907      	bls.n	8019768 <_fwalk_sglue+0x38>
 8019758:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801975c:	3301      	adds	r3, #1
 801975e:	d003      	beq.n	8019768 <_fwalk_sglue+0x38>
 8019760:	4629      	mov	r1, r5
 8019762:	4638      	mov	r0, r7
 8019764:	47c0      	blx	r8
 8019766:	4306      	orrs	r6, r0
 8019768:	3568      	adds	r5, #104	@ 0x68
 801976a:	e7e9      	b.n	8019740 <_fwalk_sglue+0x10>

0801976c <_fwrite_r>:
 801976c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019770:	9c08      	ldr	r4, [sp, #32]
 8019772:	468a      	mov	sl, r1
 8019774:	4690      	mov	r8, r2
 8019776:	fb02 f903 	mul.w	r9, r2, r3
 801977a:	4606      	mov	r6, r0
 801977c:	b118      	cbz	r0, 8019786 <_fwrite_r+0x1a>
 801977e:	6a03      	ldr	r3, [r0, #32]
 8019780:	b90b      	cbnz	r3, 8019786 <_fwrite_r+0x1a>
 8019782:	f7ff ffbd 	bl	8019700 <__sinit>
 8019786:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019788:	07dd      	lsls	r5, r3, #31
 801978a:	d405      	bmi.n	8019798 <_fwrite_r+0x2c>
 801978c:	89a3      	ldrh	r3, [r4, #12]
 801978e:	0598      	lsls	r0, r3, #22
 8019790:	d402      	bmi.n	8019798 <_fwrite_r+0x2c>
 8019792:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019794:	f000 fb57 	bl	8019e46 <__retarget_lock_acquire_recursive>
 8019798:	89a3      	ldrh	r3, [r4, #12]
 801979a:	0719      	lsls	r1, r3, #28
 801979c:	d516      	bpl.n	80197cc <_fwrite_r+0x60>
 801979e:	6923      	ldr	r3, [r4, #16]
 80197a0:	b1a3      	cbz	r3, 80197cc <_fwrite_r+0x60>
 80197a2:	2500      	movs	r5, #0
 80197a4:	454d      	cmp	r5, r9
 80197a6:	d01f      	beq.n	80197e8 <_fwrite_r+0x7c>
 80197a8:	68a7      	ldr	r7, [r4, #8]
 80197aa:	f81a 1005 	ldrb.w	r1, [sl, r5]
 80197ae:	3f01      	subs	r7, #1
 80197b0:	2f00      	cmp	r7, #0
 80197b2:	60a7      	str	r7, [r4, #8]
 80197b4:	da04      	bge.n	80197c0 <_fwrite_r+0x54>
 80197b6:	69a3      	ldr	r3, [r4, #24]
 80197b8:	429f      	cmp	r7, r3
 80197ba:	db0f      	blt.n	80197dc <_fwrite_r+0x70>
 80197bc:	290a      	cmp	r1, #10
 80197be:	d00d      	beq.n	80197dc <_fwrite_r+0x70>
 80197c0:	6823      	ldr	r3, [r4, #0]
 80197c2:	1c5a      	adds	r2, r3, #1
 80197c4:	6022      	str	r2, [r4, #0]
 80197c6:	7019      	strb	r1, [r3, #0]
 80197c8:	3501      	adds	r5, #1
 80197ca:	e7eb      	b.n	80197a4 <_fwrite_r+0x38>
 80197cc:	4621      	mov	r1, r4
 80197ce:	4630      	mov	r0, r6
 80197d0:	f000 f98a 	bl	8019ae8 <__swsetup_r>
 80197d4:	2800      	cmp	r0, #0
 80197d6:	d0e4      	beq.n	80197a2 <_fwrite_r+0x36>
 80197d8:	2500      	movs	r5, #0
 80197da:	e005      	b.n	80197e8 <_fwrite_r+0x7c>
 80197dc:	4622      	mov	r2, r4
 80197de:	4630      	mov	r0, r6
 80197e0:	f000 f944 	bl	8019a6c <__swbuf_r>
 80197e4:	3001      	adds	r0, #1
 80197e6:	d1ef      	bne.n	80197c8 <_fwrite_r+0x5c>
 80197e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80197ea:	07da      	lsls	r2, r3, #31
 80197ec:	d405      	bmi.n	80197fa <_fwrite_r+0x8e>
 80197ee:	89a3      	ldrh	r3, [r4, #12]
 80197f0:	059b      	lsls	r3, r3, #22
 80197f2:	d402      	bmi.n	80197fa <_fwrite_r+0x8e>
 80197f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80197f6:	f000 fb27 	bl	8019e48 <__retarget_lock_release_recursive>
 80197fa:	fbb5 f0f8 	udiv	r0, r5, r8
 80197fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08019804 <fwrite>:
 8019804:	b507      	push	{r0, r1, r2, lr}
 8019806:	9300      	str	r3, [sp, #0]
 8019808:	4613      	mov	r3, r2
 801980a:	460a      	mov	r2, r1
 801980c:	4601      	mov	r1, r0
 801980e:	4803      	ldr	r0, [pc, #12]	@ (801981c <fwrite+0x18>)
 8019810:	6800      	ldr	r0, [r0, #0]
 8019812:	f7ff ffab 	bl	801976c <_fwrite_r>
 8019816:	b003      	add	sp, #12
 8019818:	f85d fb04 	ldr.w	pc, [sp], #4
 801981c:	20002e38 	.word	0x20002e38

08019820 <iprintf>:
 8019820:	b40f      	push	{r0, r1, r2, r3}
 8019822:	b507      	push	{r0, r1, r2, lr}
 8019824:	4906      	ldr	r1, [pc, #24]	@ (8019840 <iprintf+0x20>)
 8019826:	ab04      	add	r3, sp, #16
 8019828:	6808      	ldr	r0, [r1, #0]
 801982a:	f853 2b04 	ldr.w	r2, [r3], #4
 801982e:	6881      	ldr	r1, [r0, #8]
 8019830:	9301      	str	r3, [sp, #4]
 8019832:	f000 fd1f 	bl	801a274 <_vfiprintf_r>
 8019836:	b003      	add	sp, #12
 8019838:	f85d eb04 	ldr.w	lr, [sp], #4
 801983c:	b004      	add	sp, #16
 801983e:	4770      	bx	lr
 8019840:	20002e38 	.word	0x20002e38

08019844 <_puts_r>:
 8019844:	6a03      	ldr	r3, [r0, #32]
 8019846:	b570      	push	{r4, r5, r6, lr}
 8019848:	6884      	ldr	r4, [r0, #8]
 801984a:	4605      	mov	r5, r0
 801984c:	460e      	mov	r6, r1
 801984e:	b90b      	cbnz	r3, 8019854 <_puts_r+0x10>
 8019850:	f7ff ff56 	bl	8019700 <__sinit>
 8019854:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019856:	07db      	lsls	r3, r3, #31
 8019858:	d405      	bmi.n	8019866 <_puts_r+0x22>
 801985a:	89a3      	ldrh	r3, [r4, #12]
 801985c:	0598      	lsls	r0, r3, #22
 801985e:	d402      	bmi.n	8019866 <_puts_r+0x22>
 8019860:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019862:	f000 faf0 	bl	8019e46 <__retarget_lock_acquire_recursive>
 8019866:	89a3      	ldrh	r3, [r4, #12]
 8019868:	0719      	lsls	r1, r3, #28
 801986a:	d502      	bpl.n	8019872 <_puts_r+0x2e>
 801986c:	6923      	ldr	r3, [r4, #16]
 801986e:	2b00      	cmp	r3, #0
 8019870:	d135      	bne.n	80198de <_puts_r+0x9a>
 8019872:	4621      	mov	r1, r4
 8019874:	4628      	mov	r0, r5
 8019876:	f000 f937 	bl	8019ae8 <__swsetup_r>
 801987a:	b380      	cbz	r0, 80198de <_puts_r+0x9a>
 801987c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8019880:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019882:	07da      	lsls	r2, r3, #31
 8019884:	d405      	bmi.n	8019892 <_puts_r+0x4e>
 8019886:	89a3      	ldrh	r3, [r4, #12]
 8019888:	059b      	lsls	r3, r3, #22
 801988a:	d402      	bmi.n	8019892 <_puts_r+0x4e>
 801988c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801988e:	f000 fadb 	bl	8019e48 <__retarget_lock_release_recursive>
 8019892:	4628      	mov	r0, r5
 8019894:	bd70      	pop	{r4, r5, r6, pc}
 8019896:	2b00      	cmp	r3, #0
 8019898:	da04      	bge.n	80198a4 <_puts_r+0x60>
 801989a:	69a2      	ldr	r2, [r4, #24]
 801989c:	429a      	cmp	r2, r3
 801989e:	dc17      	bgt.n	80198d0 <_puts_r+0x8c>
 80198a0:	290a      	cmp	r1, #10
 80198a2:	d015      	beq.n	80198d0 <_puts_r+0x8c>
 80198a4:	6823      	ldr	r3, [r4, #0]
 80198a6:	1c5a      	adds	r2, r3, #1
 80198a8:	6022      	str	r2, [r4, #0]
 80198aa:	7019      	strb	r1, [r3, #0]
 80198ac:	68a3      	ldr	r3, [r4, #8]
 80198ae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80198b2:	3b01      	subs	r3, #1
 80198b4:	60a3      	str	r3, [r4, #8]
 80198b6:	2900      	cmp	r1, #0
 80198b8:	d1ed      	bne.n	8019896 <_puts_r+0x52>
 80198ba:	2b00      	cmp	r3, #0
 80198bc:	da11      	bge.n	80198e2 <_puts_r+0x9e>
 80198be:	4622      	mov	r2, r4
 80198c0:	210a      	movs	r1, #10
 80198c2:	4628      	mov	r0, r5
 80198c4:	f000 f8d2 	bl	8019a6c <__swbuf_r>
 80198c8:	3001      	adds	r0, #1
 80198ca:	d0d7      	beq.n	801987c <_puts_r+0x38>
 80198cc:	250a      	movs	r5, #10
 80198ce:	e7d7      	b.n	8019880 <_puts_r+0x3c>
 80198d0:	4622      	mov	r2, r4
 80198d2:	4628      	mov	r0, r5
 80198d4:	f000 f8ca 	bl	8019a6c <__swbuf_r>
 80198d8:	3001      	adds	r0, #1
 80198da:	d1e7      	bne.n	80198ac <_puts_r+0x68>
 80198dc:	e7ce      	b.n	801987c <_puts_r+0x38>
 80198de:	3e01      	subs	r6, #1
 80198e0:	e7e4      	b.n	80198ac <_puts_r+0x68>
 80198e2:	6823      	ldr	r3, [r4, #0]
 80198e4:	1c5a      	adds	r2, r3, #1
 80198e6:	6022      	str	r2, [r4, #0]
 80198e8:	220a      	movs	r2, #10
 80198ea:	701a      	strb	r2, [r3, #0]
 80198ec:	e7ee      	b.n	80198cc <_puts_r+0x88>
	...

080198f0 <puts>:
 80198f0:	4b02      	ldr	r3, [pc, #8]	@ (80198fc <puts+0xc>)
 80198f2:	4601      	mov	r1, r0
 80198f4:	6818      	ldr	r0, [r3, #0]
 80198f6:	f7ff bfa5 	b.w	8019844 <_puts_r>
 80198fa:	bf00      	nop
 80198fc:	20002e38 	.word	0x20002e38

08019900 <sniprintf>:
 8019900:	b40c      	push	{r2, r3}
 8019902:	b530      	push	{r4, r5, lr}
 8019904:	4b18      	ldr	r3, [pc, #96]	@ (8019968 <sniprintf+0x68>)
 8019906:	1e0c      	subs	r4, r1, #0
 8019908:	681d      	ldr	r5, [r3, #0]
 801990a:	b09d      	sub	sp, #116	@ 0x74
 801990c:	da08      	bge.n	8019920 <sniprintf+0x20>
 801990e:	238b      	movs	r3, #139	@ 0x8b
 8019910:	602b      	str	r3, [r5, #0]
 8019912:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019916:	b01d      	add	sp, #116	@ 0x74
 8019918:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801991c:	b002      	add	sp, #8
 801991e:	4770      	bx	lr
 8019920:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019924:	f8ad 3014 	strh.w	r3, [sp, #20]
 8019928:	f04f 0300 	mov.w	r3, #0
 801992c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801992e:	bf14      	ite	ne
 8019930:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8019934:	4623      	moveq	r3, r4
 8019936:	9304      	str	r3, [sp, #16]
 8019938:	9307      	str	r3, [sp, #28]
 801993a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801993e:	9002      	str	r0, [sp, #8]
 8019940:	9006      	str	r0, [sp, #24]
 8019942:	f8ad 3016 	strh.w	r3, [sp, #22]
 8019946:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8019948:	ab21      	add	r3, sp, #132	@ 0x84
 801994a:	a902      	add	r1, sp, #8
 801994c:	4628      	mov	r0, r5
 801994e:	9301      	str	r3, [sp, #4]
 8019950:	f000 fb6a 	bl	801a028 <_svfiprintf_r>
 8019954:	1c43      	adds	r3, r0, #1
 8019956:	bfbc      	itt	lt
 8019958:	238b      	movlt	r3, #139	@ 0x8b
 801995a:	602b      	strlt	r3, [r5, #0]
 801995c:	2c00      	cmp	r4, #0
 801995e:	d0da      	beq.n	8019916 <sniprintf+0x16>
 8019960:	9b02      	ldr	r3, [sp, #8]
 8019962:	2200      	movs	r2, #0
 8019964:	701a      	strb	r2, [r3, #0]
 8019966:	e7d6      	b.n	8019916 <sniprintf+0x16>
 8019968:	20002e38 	.word	0x20002e38

0801996c <__sread>:
 801996c:	b510      	push	{r4, lr}
 801996e:	460c      	mov	r4, r1
 8019970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019974:	f000 fa08 	bl	8019d88 <_read_r>
 8019978:	2800      	cmp	r0, #0
 801997a:	bfab      	itete	ge
 801997c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801997e:	89a3      	ldrhlt	r3, [r4, #12]
 8019980:	181b      	addge	r3, r3, r0
 8019982:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8019986:	bfac      	ite	ge
 8019988:	6563      	strge	r3, [r4, #84]	@ 0x54
 801998a:	81a3      	strhlt	r3, [r4, #12]
 801998c:	bd10      	pop	{r4, pc}

0801998e <__swrite>:
 801998e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019992:	461f      	mov	r7, r3
 8019994:	898b      	ldrh	r3, [r1, #12]
 8019996:	05db      	lsls	r3, r3, #23
 8019998:	4605      	mov	r5, r0
 801999a:	460c      	mov	r4, r1
 801999c:	4616      	mov	r6, r2
 801999e:	d505      	bpl.n	80199ac <__swrite+0x1e>
 80199a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80199a4:	2302      	movs	r3, #2
 80199a6:	2200      	movs	r2, #0
 80199a8:	f000 f9dc 	bl	8019d64 <_lseek_r>
 80199ac:	89a3      	ldrh	r3, [r4, #12]
 80199ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80199b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80199b6:	81a3      	strh	r3, [r4, #12]
 80199b8:	4632      	mov	r2, r6
 80199ba:	463b      	mov	r3, r7
 80199bc:	4628      	mov	r0, r5
 80199be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80199c2:	f000 ba03 	b.w	8019dcc <_write_r>

080199c6 <__sseek>:
 80199c6:	b510      	push	{r4, lr}
 80199c8:	460c      	mov	r4, r1
 80199ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80199ce:	f000 f9c9 	bl	8019d64 <_lseek_r>
 80199d2:	1c43      	adds	r3, r0, #1
 80199d4:	89a3      	ldrh	r3, [r4, #12]
 80199d6:	bf15      	itete	ne
 80199d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80199da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80199de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80199e2:	81a3      	strheq	r3, [r4, #12]
 80199e4:	bf18      	it	ne
 80199e6:	81a3      	strhne	r3, [r4, #12]
 80199e8:	bd10      	pop	{r4, pc}

080199ea <__sclose>:
 80199ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80199ee:	f000 b94b 	b.w	8019c88 <_close_r>

080199f2 <_vsniprintf_r>:
 80199f2:	b530      	push	{r4, r5, lr}
 80199f4:	4614      	mov	r4, r2
 80199f6:	2c00      	cmp	r4, #0
 80199f8:	b09b      	sub	sp, #108	@ 0x6c
 80199fa:	4605      	mov	r5, r0
 80199fc:	461a      	mov	r2, r3
 80199fe:	da05      	bge.n	8019a0c <_vsniprintf_r+0x1a>
 8019a00:	238b      	movs	r3, #139	@ 0x8b
 8019a02:	6003      	str	r3, [r0, #0]
 8019a04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019a08:	b01b      	add	sp, #108	@ 0x6c
 8019a0a:	bd30      	pop	{r4, r5, pc}
 8019a0c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019a10:	f8ad 300c 	strh.w	r3, [sp, #12]
 8019a14:	f04f 0300 	mov.w	r3, #0
 8019a18:	9319      	str	r3, [sp, #100]	@ 0x64
 8019a1a:	bf14      	ite	ne
 8019a1c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8019a20:	4623      	moveq	r3, r4
 8019a22:	9302      	str	r3, [sp, #8]
 8019a24:	9305      	str	r3, [sp, #20]
 8019a26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019a2a:	9100      	str	r1, [sp, #0]
 8019a2c:	9104      	str	r1, [sp, #16]
 8019a2e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8019a32:	4669      	mov	r1, sp
 8019a34:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8019a36:	f000 faf7 	bl	801a028 <_svfiprintf_r>
 8019a3a:	1c43      	adds	r3, r0, #1
 8019a3c:	bfbc      	itt	lt
 8019a3e:	238b      	movlt	r3, #139	@ 0x8b
 8019a40:	602b      	strlt	r3, [r5, #0]
 8019a42:	2c00      	cmp	r4, #0
 8019a44:	d0e0      	beq.n	8019a08 <_vsniprintf_r+0x16>
 8019a46:	9b00      	ldr	r3, [sp, #0]
 8019a48:	2200      	movs	r2, #0
 8019a4a:	701a      	strb	r2, [r3, #0]
 8019a4c:	e7dc      	b.n	8019a08 <_vsniprintf_r+0x16>
	...

08019a50 <vsniprintf>:
 8019a50:	b507      	push	{r0, r1, r2, lr}
 8019a52:	9300      	str	r3, [sp, #0]
 8019a54:	4613      	mov	r3, r2
 8019a56:	460a      	mov	r2, r1
 8019a58:	4601      	mov	r1, r0
 8019a5a:	4803      	ldr	r0, [pc, #12]	@ (8019a68 <vsniprintf+0x18>)
 8019a5c:	6800      	ldr	r0, [r0, #0]
 8019a5e:	f7ff ffc8 	bl	80199f2 <_vsniprintf_r>
 8019a62:	b003      	add	sp, #12
 8019a64:	f85d fb04 	ldr.w	pc, [sp], #4
 8019a68:	20002e38 	.word	0x20002e38

08019a6c <__swbuf_r>:
 8019a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019a6e:	460e      	mov	r6, r1
 8019a70:	4614      	mov	r4, r2
 8019a72:	4605      	mov	r5, r0
 8019a74:	b118      	cbz	r0, 8019a7e <__swbuf_r+0x12>
 8019a76:	6a03      	ldr	r3, [r0, #32]
 8019a78:	b90b      	cbnz	r3, 8019a7e <__swbuf_r+0x12>
 8019a7a:	f7ff fe41 	bl	8019700 <__sinit>
 8019a7e:	69a3      	ldr	r3, [r4, #24]
 8019a80:	60a3      	str	r3, [r4, #8]
 8019a82:	89a3      	ldrh	r3, [r4, #12]
 8019a84:	071a      	lsls	r2, r3, #28
 8019a86:	d501      	bpl.n	8019a8c <__swbuf_r+0x20>
 8019a88:	6923      	ldr	r3, [r4, #16]
 8019a8a:	b943      	cbnz	r3, 8019a9e <__swbuf_r+0x32>
 8019a8c:	4621      	mov	r1, r4
 8019a8e:	4628      	mov	r0, r5
 8019a90:	f000 f82a 	bl	8019ae8 <__swsetup_r>
 8019a94:	b118      	cbz	r0, 8019a9e <__swbuf_r+0x32>
 8019a96:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8019a9a:	4638      	mov	r0, r7
 8019a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019a9e:	6823      	ldr	r3, [r4, #0]
 8019aa0:	6922      	ldr	r2, [r4, #16]
 8019aa2:	1a98      	subs	r0, r3, r2
 8019aa4:	6963      	ldr	r3, [r4, #20]
 8019aa6:	b2f6      	uxtb	r6, r6
 8019aa8:	4283      	cmp	r3, r0
 8019aaa:	4637      	mov	r7, r6
 8019aac:	dc05      	bgt.n	8019aba <__swbuf_r+0x4e>
 8019aae:	4621      	mov	r1, r4
 8019ab0:	4628      	mov	r0, r5
 8019ab2:	f000 ff07 	bl	801a8c4 <_fflush_r>
 8019ab6:	2800      	cmp	r0, #0
 8019ab8:	d1ed      	bne.n	8019a96 <__swbuf_r+0x2a>
 8019aba:	68a3      	ldr	r3, [r4, #8]
 8019abc:	3b01      	subs	r3, #1
 8019abe:	60a3      	str	r3, [r4, #8]
 8019ac0:	6823      	ldr	r3, [r4, #0]
 8019ac2:	1c5a      	adds	r2, r3, #1
 8019ac4:	6022      	str	r2, [r4, #0]
 8019ac6:	701e      	strb	r6, [r3, #0]
 8019ac8:	6962      	ldr	r2, [r4, #20]
 8019aca:	1c43      	adds	r3, r0, #1
 8019acc:	429a      	cmp	r2, r3
 8019ace:	d004      	beq.n	8019ada <__swbuf_r+0x6e>
 8019ad0:	89a3      	ldrh	r3, [r4, #12]
 8019ad2:	07db      	lsls	r3, r3, #31
 8019ad4:	d5e1      	bpl.n	8019a9a <__swbuf_r+0x2e>
 8019ad6:	2e0a      	cmp	r6, #10
 8019ad8:	d1df      	bne.n	8019a9a <__swbuf_r+0x2e>
 8019ada:	4621      	mov	r1, r4
 8019adc:	4628      	mov	r0, r5
 8019ade:	f000 fef1 	bl	801a8c4 <_fflush_r>
 8019ae2:	2800      	cmp	r0, #0
 8019ae4:	d0d9      	beq.n	8019a9a <__swbuf_r+0x2e>
 8019ae6:	e7d6      	b.n	8019a96 <__swbuf_r+0x2a>

08019ae8 <__swsetup_r>:
 8019ae8:	b538      	push	{r3, r4, r5, lr}
 8019aea:	4b29      	ldr	r3, [pc, #164]	@ (8019b90 <__swsetup_r+0xa8>)
 8019aec:	4605      	mov	r5, r0
 8019aee:	6818      	ldr	r0, [r3, #0]
 8019af0:	460c      	mov	r4, r1
 8019af2:	b118      	cbz	r0, 8019afc <__swsetup_r+0x14>
 8019af4:	6a03      	ldr	r3, [r0, #32]
 8019af6:	b90b      	cbnz	r3, 8019afc <__swsetup_r+0x14>
 8019af8:	f7ff fe02 	bl	8019700 <__sinit>
 8019afc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019b00:	0719      	lsls	r1, r3, #28
 8019b02:	d422      	bmi.n	8019b4a <__swsetup_r+0x62>
 8019b04:	06da      	lsls	r2, r3, #27
 8019b06:	d407      	bmi.n	8019b18 <__swsetup_r+0x30>
 8019b08:	2209      	movs	r2, #9
 8019b0a:	602a      	str	r2, [r5, #0]
 8019b0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019b10:	81a3      	strh	r3, [r4, #12]
 8019b12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019b16:	e033      	b.n	8019b80 <__swsetup_r+0x98>
 8019b18:	0758      	lsls	r0, r3, #29
 8019b1a:	d512      	bpl.n	8019b42 <__swsetup_r+0x5a>
 8019b1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019b1e:	b141      	cbz	r1, 8019b32 <__swsetup_r+0x4a>
 8019b20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019b24:	4299      	cmp	r1, r3
 8019b26:	d002      	beq.n	8019b2e <__swsetup_r+0x46>
 8019b28:	4628      	mov	r0, r5
 8019b2a:	f000 f9cf 	bl	8019ecc <_free_r>
 8019b2e:	2300      	movs	r3, #0
 8019b30:	6363      	str	r3, [r4, #52]	@ 0x34
 8019b32:	89a3      	ldrh	r3, [r4, #12]
 8019b34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019b38:	81a3      	strh	r3, [r4, #12]
 8019b3a:	2300      	movs	r3, #0
 8019b3c:	6063      	str	r3, [r4, #4]
 8019b3e:	6923      	ldr	r3, [r4, #16]
 8019b40:	6023      	str	r3, [r4, #0]
 8019b42:	89a3      	ldrh	r3, [r4, #12]
 8019b44:	f043 0308 	orr.w	r3, r3, #8
 8019b48:	81a3      	strh	r3, [r4, #12]
 8019b4a:	6923      	ldr	r3, [r4, #16]
 8019b4c:	b94b      	cbnz	r3, 8019b62 <__swsetup_r+0x7a>
 8019b4e:	89a3      	ldrh	r3, [r4, #12]
 8019b50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8019b54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019b58:	d003      	beq.n	8019b62 <__swsetup_r+0x7a>
 8019b5a:	4621      	mov	r1, r4
 8019b5c:	4628      	mov	r0, r5
 8019b5e:	f000 ff11 	bl	801a984 <__smakebuf_r>
 8019b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019b66:	f013 0201 	ands.w	r2, r3, #1
 8019b6a:	d00a      	beq.n	8019b82 <__swsetup_r+0x9a>
 8019b6c:	2200      	movs	r2, #0
 8019b6e:	60a2      	str	r2, [r4, #8]
 8019b70:	6962      	ldr	r2, [r4, #20]
 8019b72:	4252      	negs	r2, r2
 8019b74:	61a2      	str	r2, [r4, #24]
 8019b76:	6922      	ldr	r2, [r4, #16]
 8019b78:	b942      	cbnz	r2, 8019b8c <__swsetup_r+0xa4>
 8019b7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8019b7e:	d1c5      	bne.n	8019b0c <__swsetup_r+0x24>
 8019b80:	bd38      	pop	{r3, r4, r5, pc}
 8019b82:	0799      	lsls	r1, r3, #30
 8019b84:	bf58      	it	pl
 8019b86:	6962      	ldrpl	r2, [r4, #20]
 8019b88:	60a2      	str	r2, [r4, #8]
 8019b8a:	e7f4      	b.n	8019b76 <__swsetup_r+0x8e>
 8019b8c:	2000      	movs	r0, #0
 8019b8e:	e7f7      	b.n	8019b80 <__swsetup_r+0x98>
 8019b90:	20002e38 	.word	0x20002e38

08019b94 <memcmp>:
 8019b94:	b510      	push	{r4, lr}
 8019b96:	3901      	subs	r1, #1
 8019b98:	4402      	add	r2, r0
 8019b9a:	4290      	cmp	r0, r2
 8019b9c:	d101      	bne.n	8019ba2 <memcmp+0xe>
 8019b9e:	2000      	movs	r0, #0
 8019ba0:	e005      	b.n	8019bae <memcmp+0x1a>
 8019ba2:	7803      	ldrb	r3, [r0, #0]
 8019ba4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019ba8:	42a3      	cmp	r3, r4
 8019baa:	d001      	beq.n	8019bb0 <memcmp+0x1c>
 8019bac:	1b18      	subs	r0, r3, r4
 8019bae:	bd10      	pop	{r4, pc}
 8019bb0:	3001      	adds	r0, #1
 8019bb2:	e7f2      	b.n	8019b9a <memcmp+0x6>

08019bb4 <memmove>:
 8019bb4:	4288      	cmp	r0, r1
 8019bb6:	b510      	push	{r4, lr}
 8019bb8:	eb01 0402 	add.w	r4, r1, r2
 8019bbc:	d902      	bls.n	8019bc4 <memmove+0x10>
 8019bbe:	4284      	cmp	r4, r0
 8019bc0:	4623      	mov	r3, r4
 8019bc2:	d807      	bhi.n	8019bd4 <memmove+0x20>
 8019bc4:	1e43      	subs	r3, r0, #1
 8019bc6:	42a1      	cmp	r1, r4
 8019bc8:	d008      	beq.n	8019bdc <memmove+0x28>
 8019bca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019bce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019bd2:	e7f8      	b.n	8019bc6 <memmove+0x12>
 8019bd4:	4402      	add	r2, r0
 8019bd6:	4601      	mov	r1, r0
 8019bd8:	428a      	cmp	r2, r1
 8019bda:	d100      	bne.n	8019bde <memmove+0x2a>
 8019bdc:	bd10      	pop	{r4, pc}
 8019bde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019be2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019be6:	e7f7      	b.n	8019bd8 <memmove+0x24>

08019be8 <memset>:
 8019be8:	4402      	add	r2, r0
 8019bea:	4603      	mov	r3, r0
 8019bec:	4293      	cmp	r3, r2
 8019bee:	d100      	bne.n	8019bf2 <memset+0xa>
 8019bf0:	4770      	bx	lr
 8019bf2:	f803 1b01 	strb.w	r1, [r3], #1
 8019bf6:	e7f9      	b.n	8019bec <memset+0x4>

08019bf8 <strchr>:
 8019bf8:	b2c9      	uxtb	r1, r1
 8019bfa:	4603      	mov	r3, r0
 8019bfc:	4618      	mov	r0, r3
 8019bfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019c02:	b112      	cbz	r2, 8019c0a <strchr+0x12>
 8019c04:	428a      	cmp	r2, r1
 8019c06:	d1f9      	bne.n	8019bfc <strchr+0x4>
 8019c08:	4770      	bx	lr
 8019c0a:	2900      	cmp	r1, #0
 8019c0c:	bf18      	it	ne
 8019c0e:	2000      	movne	r0, #0
 8019c10:	4770      	bx	lr

08019c12 <strncmp>:
 8019c12:	b510      	push	{r4, lr}
 8019c14:	b16a      	cbz	r2, 8019c32 <strncmp+0x20>
 8019c16:	3901      	subs	r1, #1
 8019c18:	1884      	adds	r4, r0, r2
 8019c1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019c1e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8019c22:	429a      	cmp	r2, r3
 8019c24:	d103      	bne.n	8019c2e <strncmp+0x1c>
 8019c26:	42a0      	cmp	r0, r4
 8019c28:	d001      	beq.n	8019c2e <strncmp+0x1c>
 8019c2a:	2a00      	cmp	r2, #0
 8019c2c:	d1f5      	bne.n	8019c1a <strncmp+0x8>
 8019c2e:	1ad0      	subs	r0, r2, r3
 8019c30:	bd10      	pop	{r4, pc}
 8019c32:	4610      	mov	r0, r2
 8019c34:	e7fc      	b.n	8019c30 <strncmp+0x1e>

08019c36 <strncpy>:
 8019c36:	b510      	push	{r4, lr}
 8019c38:	3901      	subs	r1, #1
 8019c3a:	4603      	mov	r3, r0
 8019c3c:	b132      	cbz	r2, 8019c4c <strncpy+0x16>
 8019c3e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019c42:	f803 4b01 	strb.w	r4, [r3], #1
 8019c46:	3a01      	subs	r2, #1
 8019c48:	2c00      	cmp	r4, #0
 8019c4a:	d1f7      	bne.n	8019c3c <strncpy+0x6>
 8019c4c:	441a      	add	r2, r3
 8019c4e:	2100      	movs	r1, #0
 8019c50:	4293      	cmp	r3, r2
 8019c52:	d100      	bne.n	8019c56 <strncpy+0x20>
 8019c54:	bd10      	pop	{r4, pc}
 8019c56:	f803 1b01 	strb.w	r1, [r3], #1
 8019c5a:	e7f9      	b.n	8019c50 <strncpy+0x1a>

08019c5c <strstr>:
 8019c5c:	780a      	ldrb	r2, [r1, #0]
 8019c5e:	b570      	push	{r4, r5, r6, lr}
 8019c60:	b96a      	cbnz	r2, 8019c7e <strstr+0x22>
 8019c62:	bd70      	pop	{r4, r5, r6, pc}
 8019c64:	429a      	cmp	r2, r3
 8019c66:	d109      	bne.n	8019c7c <strstr+0x20>
 8019c68:	460c      	mov	r4, r1
 8019c6a:	4605      	mov	r5, r0
 8019c6c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8019c70:	2b00      	cmp	r3, #0
 8019c72:	d0f6      	beq.n	8019c62 <strstr+0x6>
 8019c74:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8019c78:	429e      	cmp	r6, r3
 8019c7a:	d0f7      	beq.n	8019c6c <strstr+0x10>
 8019c7c:	3001      	adds	r0, #1
 8019c7e:	7803      	ldrb	r3, [r0, #0]
 8019c80:	2b00      	cmp	r3, #0
 8019c82:	d1ef      	bne.n	8019c64 <strstr+0x8>
 8019c84:	4618      	mov	r0, r3
 8019c86:	e7ec      	b.n	8019c62 <strstr+0x6>

08019c88 <_close_r>:
 8019c88:	b538      	push	{r3, r4, r5, lr}
 8019c8a:	4d06      	ldr	r5, [pc, #24]	@ (8019ca4 <_close_r+0x1c>)
 8019c8c:	2300      	movs	r3, #0
 8019c8e:	4604      	mov	r4, r0
 8019c90:	4608      	mov	r0, r1
 8019c92:	602b      	str	r3, [r5, #0]
 8019c94:	f7e9 f882 	bl	8002d9c <_close>
 8019c98:	1c43      	adds	r3, r0, #1
 8019c9a:	d102      	bne.n	8019ca2 <_close_r+0x1a>
 8019c9c:	682b      	ldr	r3, [r5, #0]
 8019c9e:	b103      	cbz	r3, 8019ca2 <_close_r+0x1a>
 8019ca0:	6023      	str	r3, [r4, #0]
 8019ca2:	bd38      	pop	{r3, r4, r5, pc}
 8019ca4:	200114b0 	.word	0x200114b0

08019ca8 <_reclaim_reent>:
 8019ca8:	4b2d      	ldr	r3, [pc, #180]	@ (8019d60 <_reclaim_reent+0xb8>)
 8019caa:	681b      	ldr	r3, [r3, #0]
 8019cac:	4283      	cmp	r3, r0
 8019cae:	b570      	push	{r4, r5, r6, lr}
 8019cb0:	4604      	mov	r4, r0
 8019cb2:	d053      	beq.n	8019d5c <_reclaim_reent+0xb4>
 8019cb4:	69c3      	ldr	r3, [r0, #28]
 8019cb6:	b31b      	cbz	r3, 8019d00 <_reclaim_reent+0x58>
 8019cb8:	68db      	ldr	r3, [r3, #12]
 8019cba:	b163      	cbz	r3, 8019cd6 <_reclaim_reent+0x2e>
 8019cbc:	2500      	movs	r5, #0
 8019cbe:	69e3      	ldr	r3, [r4, #28]
 8019cc0:	68db      	ldr	r3, [r3, #12]
 8019cc2:	5959      	ldr	r1, [r3, r5]
 8019cc4:	b9b1      	cbnz	r1, 8019cf4 <_reclaim_reent+0x4c>
 8019cc6:	3504      	adds	r5, #4
 8019cc8:	2d80      	cmp	r5, #128	@ 0x80
 8019cca:	d1f8      	bne.n	8019cbe <_reclaim_reent+0x16>
 8019ccc:	69e3      	ldr	r3, [r4, #28]
 8019cce:	4620      	mov	r0, r4
 8019cd0:	68d9      	ldr	r1, [r3, #12]
 8019cd2:	f000 f8fb 	bl	8019ecc <_free_r>
 8019cd6:	69e3      	ldr	r3, [r4, #28]
 8019cd8:	6819      	ldr	r1, [r3, #0]
 8019cda:	b111      	cbz	r1, 8019ce2 <_reclaim_reent+0x3a>
 8019cdc:	4620      	mov	r0, r4
 8019cde:	f000 f8f5 	bl	8019ecc <_free_r>
 8019ce2:	69e3      	ldr	r3, [r4, #28]
 8019ce4:	689d      	ldr	r5, [r3, #8]
 8019ce6:	b15d      	cbz	r5, 8019d00 <_reclaim_reent+0x58>
 8019ce8:	4629      	mov	r1, r5
 8019cea:	4620      	mov	r0, r4
 8019cec:	682d      	ldr	r5, [r5, #0]
 8019cee:	f000 f8ed 	bl	8019ecc <_free_r>
 8019cf2:	e7f8      	b.n	8019ce6 <_reclaim_reent+0x3e>
 8019cf4:	680e      	ldr	r6, [r1, #0]
 8019cf6:	4620      	mov	r0, r4
 8019cf8:	f000 f8e8 	bl	8019ecc <_free_r>
 8019cfc:	4631      	mov	r1, r6
 8019cfe:	e7e1      	b.n	8019cc4 <_reclaim_reent+0x1c>
 8019d00:	6961      	ldr	r1, [r4, #20]
 8019d02:	b111      	cbz	r1, 8019d0a <_reclaim_reent+0x62>
 8019d04:	4620      	mov	r0, r4
 8019d06:	f000 f8e1 	bl	8019ecc <_free_r>
 8019d0a:	69e1      	ldr	r1, [r4, #28]
 8019d0c:	b111      	cbz	r1, 8019d14 <_reclaim_reent+0x6c>
 8019d0e:	4620      	mov	r0, r4
 8019d10:	f000 f8dc 	bl	8019ecc <_free_r>
 8019d14:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8019d16:	b111      	cbz	r1, 8019d1e <_reclaim_reent+0x76>
 8019d18:	4620      	mov	r0, r4
 8019d1a:	f000 f8d7 	bl	8019ecc <_free_r>
 8019d1e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019d20:	b111      	cbz	r1, 8019d28 <_reclaim_reent+0x80>
 8019d22:	4620      	mov	r0, r4
 8019d24:	f000 f8d2 	bl	8019ecc <_free_r>
 8019d28:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8019d2a:	b111      	cbz	r1, 8019d32 <_reclaim_reent+0x8a>
 8019d2c:	4620      	mov	r0, r4
 8019d2e:	f000 f8cd 	bl	8019ecc <_free_r>
 8019d32:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8019d34:	b111      	cbz	r1, 8019d3c <_reclaim_reent+0x94>
 8019d36:	4620      	mov	r0, r4
 8019d38:	f000 f8c8 	bl	8019ecc <_free_r>
 8019d3c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8019d3e:	b111      	cbz	r1, 8019d46 <_reclaim_reent+0x9e>
 8019d40:	4620      	mov	r0, r4
 8019d42:	f000 f8c3 	bl	8019ecc <_free_r>
 8019d46:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8019d48:	b111      	cbz	r1, 8019d50 <_reclaim_reent+0xa8>
 8019d4a:	4620      	mov	r0, r4
 8019d4c:	f000 f8be 	bl	8019ecc <_free_r>
 8019d50:	6a23      	ldr	r3, [r4, #32]
 8019d52:	b11b      	cbz	r3, 8019d5c <_reclaim_reent+0xb4>
 8019d54:	4620      	mov	r0, r4
 8019d56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019d5a:	4718      	bx	r3
 8019d5c:	bd70      	pop	{r4, r5, r6, pc}
 8019d5e:	bf00      	nop
 8019d60:	20002e38 	.word	0x20002e38

08019d64 <_lseek_r>:
 8019d64:	b538      	push	{r3, r4, r5, lr}
 8019d66:	4d07      	ldr	r5, [pc, #28]	@ (8019d84 <_lseek_r+0x20>)
 8019d68:	4604      	mov	r4, r0
 8019d6a:	4608      	mov	r0, r1
 8019d6c:	4611      	mov	r1, r2
 8019d6e:	2200      	movs	r2, #0
 8019d70:	602a      	str	r2, [r5, #0]
 8019d72:	461a      	mov	r2, r3
 8019d74:	f7e9 f839 	bl	8002dea <_lseek>
 8019d78:	1c43      	adds	r3, r0, #1
 8019d7a:	d102      	bne.n	8019d82 <_lseek_r+0x1e>
 8019d7c:	682b      	ldr	r3, [r5, #0]
 8019d7e:	b103      	cbz	r3, 8019d82 <_lseek_r+0x1e>
 8019d80:	6023      	str	r3, [r4, #0]
 8019d82:	bd38      	pop	{r3, r4, r5, pc}
 8019d84:	200114b0 	.word	0x200114b0

08019d88 <_read_r>:
 8019d88:	b538      	push	{r3, r4, r5, lr}
 8019d8a:	4d07      	ldr	r5, [pc, #28]	@ (8019da8 <_read_r+0x20>)
 8019d8c:	4604      	mov	r4, r0
 8019d8e:	4608      	mov	r0, r1
 8019d90:	4611      	mov	r1, r2
 8019d92:	2200      	movs	r2, #0
 8019d94:	602a      	str	r2, [r5, #0]
 8019d96:	461a      	mov	r2, r3
 8019d98:	f7e8 ffc7 	bl	8002d2a <_read>
 8019d9c:	1c43      	adds	r3, r0, #1
 8019d9e:	d102      	bne.n	8019da6 <_read_r+0x1e>
 8019da0:	682b      	ldr	r3, [r5, #0]
 8019da2:	b103      	cbz	r3, 8019da6 <_read_r+0x1e>
 8019da4:	6023      	str	r3, [r4, #0]
 8019da6:	bd38      	pop	{r3, r4, r5, pc}
 8019da8:	200114b0 	.word	0x200114b0

08019dac <_sbrk_r>:
 8019dac:	b538      	push	{r3, r4, r5, lr}
 8019dae:	4d06      	ldr	r5, [pc, #24]	@ (8019dc8 <_sbrk_r+0x1c>)
 8019db0:	2300      	movs	r3, #0
 8019db2:	4604      	mov	r4, r0
 8019db4:	4608      	mov	r0, r1
 8019db6:	602b      	str	r3, [r5, #0]
 8019db8:	f7e9 f824 	bl	8002e04 <_sbrk>
 8019dbc:	1c43      	adds	r3, r0, #1
 8019dbe:	d102      	bne.n	8019dc6 <_sbrk_r+0x1a>
 8019dc0:	682b      	ldr	r3, [r5, #0]
 8019dc2:	b103      	cbz	r3, 8019dc6 <_sbrk_r+0x1a>
 8019dc4:	6023      	str	r3, [r4, #0]
 8019dc6:	bd38      	pop	{r3, r4, r5, pc}
 8019dc8:	200114b0 	.word	0x200114b0

08019dcc <_write_r>:
 8019dcc:	b538      	push	{r3, r4, r5, lr}
 8019dce:	4d07      	ldr	r5, [pc, #28]	@ (8019dec <_write_r+0x20>)
 8019dd0:	4604      	mov	r4, r0
 8019dd2:	4608      	mov	r0, r1
 8019dd4:	4611      	mov	r1, r2
 8019dd6:	2200      	movs	r2, #0
 8019dd8:	602a      	str	r2, [r5, #0]
 8019dda:	461a      	mov	r2, r3
 8019ddc:	f7e8 ffc2 	bl	8002d64 <_write>
 8019de0:	1c43      	adds	r3, r0, #1
 8019de2:	d102      	bne.n	8019dea <_write_r+0x1e>
 8019de4:	682b      	ldr	r3, [r5, #0]
 8019de6:	b103      	cbz	r3, 8019dea <_write_r+0x1e>
 8019de8:	6023      	str	r3, [r4, #0]
 8019dea:	bd38      	pop	{r3, r4, r5, pc}
 8019dec:	200114b0 	.word	0x200114b0

08019df0 <__errno>:
 8019df0:	4b01      	ldr	r3, [pc, #4]	@ (8019df8 <__errno+0x8>)
 8019df2:	6818      	ldr	r0, [r3, #0]
 8019df4:	4770      	bx	lr
 8019df6:	bf00      	nop
 8019df8:	20002e38 	.word	0x20002e38

08019dfc <__libc_init_array>:
 8019dfc:	b570      	push	{r4, r5, r6, lr}
 8019dfe:	4d0d      	ldr	r5, [pc, #52]	@ (8019e34 <__libc_init_array+0x38>)
 8019e00:	4c0d      	ldr	r4, [pc, #52]	@ (8019e38 <__libc_init_array+0x3c>)
 8019e02:	1b64      	subs	r4, r4, r5
 8019e04:	10a4      	asrs	r4, r4, #2
 8019e06:	2600      	movs	r6, #0
 8019e08:	42a6      	cmp	r6, r4
 8019e0a:	d109      	bne.n	8019e20 <__libc_init_array+0x24>
 8019e0c:	4d0b      	ldr	r5, [pc, #44]	@ (8019e3c <__libc_init_array+0x40>)
 8019e0e:	4c0c      	ldr	r4, [pc, #48]	@ (8019e40 <__libc_init_array+0x44>)
 8019e10:	f002 fa42 	bl	801c298 <_init>
 8019e14:	1b64      	subs	r4, r4, r5
 8019e16:	10a4      	asrs	r4, r4, #2
 8019e18:	2600      	movs	r6, #0
 8019e1a:	42a6      	cmp	r6, r4
 8019e1c:	d105      	bne.n	8019e2a <__libc_init_array+0x2e>
 8019e1e:	bd70      	pop	{r4, r5, r6, pc}
 8019e20:	f855 3b04 	ldr.w	r3, [r5], #4
 8019e24:	4798      	blx	r3
 8019e26:	3601      	adds	r6, #1
 8019e28:	e7ee      	b.n	8019e08 <__libc_init_array+0xc>
 8019e2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8019e2e:	4798      	blx	r3
 8019e30:	3601      	adds	r6, #1
 8019e32:	e7f2      	b.n	8019e1a <__libc_init_array+0x1e>
 8019e34:	0801dfd8 	.word	0x0801dfd8
 8019e38:	0801dfd8 	.word	0x0801dfd8
 8019e3c:	0801dfd8 	.word	0x0801dfd8
 8019e40:	0801dfe8 	.word	0x0801dfe8

08019e44 <__retarget_lock_init_recursive>:
 8019e44:	4770      	bx	lr

08019e46 <__retarget_lock_acquire_recursive>:
 8019e46:	4770      	bx	lr

08019e48 <__retarget_lock_release_recursive>:
 8019e48:	4770      	bx	lr

08019e4a <strcpy>:
 8019e4a:	4603      	mov	r3, r0
 8019e4c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019e50:	f803 2b01 	strb.w	r2, [r3], #1
 8019e54:	2a00      	cmp	r2, #0
 8019e56:	d1f9      	bne.n	8019e4c <strcpy+0x2>
 8019e58:	4770      	bx	lr

08019e5a <memcpy>:
 8019e5a:	440a      	add	r2, r1
 8019e5c:	4291      	cmp	r1, r2
 8019e5e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8019e62:	d100      	bne.n	8019e66 <memcpy+0xc>
 8019e64:	4770      	bx	lr
 8019e66:	b510      	push	{r4, lr}
 8019e68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019e6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019e70:	4291      	cmp	r1, r2
 8019e72:	d1f9      	bne.n	8019e68 <memcpy+0xe>
 8019e74:	bd10      	pop	{r4, pc}
	...

08019e78 <__assert_func>:
 8019e78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019e7a:	4614      	mov	r4, r2
 8019e7c:	461a      	mov	r2, r3
 8019e7e:	4b09      	ldr	r3, [pc, #36]	@ (8019ea4 <__assert_func+0x2c>)
 8019e80:	681b      	ldr	r3, [r3, #0]
 8019e82:	4605      	mov	r5, r0
 8019e84:	68d8      	ldr	r0, [r3, #12]
 8019e86:	b14c      	cbz	r4, 8019e9c <__assert_func+0x24>
 8019e88:	4b07      	ldr	r3, [pc, #28]	@ (8019ea8 <__assert_func+0x30>)
 8019e8a:	9100      	str	r1, [sp, #0]
 8019e8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019e90:	4906      	ldr	r1, [pc, #24]	@ (8019eac <__assert_func+0x34>)
 8019e92:	462b      	mov	r3, r5
 8019e94:	f000 fd3e 	bl	801a914 <fiprintf>
 8019e98:	f000 fdd2 	bl	801aa40 <abort>
 8019e9c:	4b04      	ldr	r3, [pc, #16]	@ (8019eb0 <__assert_func+0x38>)
 8019e9e:	461c      	mov	r4, r3
 8019ea0:	e7f3      	b.n	8019e8a <__assert_func+0x12>
 8019ea2:	bf00      	nop
 8019ea4:	20002e38 	.word	0x20002e38
 8019ea8:	0801dc07 	.word	0x0801dc07
 8019eac:	0801dc14 	.word	0x0801dc14
 8019eb0:	0801dc42 	.word	0x0801dc42

08019eb4 <__env_lock>:
 8019eb4:	4801      	ldr	r0, [pc, #4]	@ (8019ebc <__env_lock+0x8>)
 8019eb6:	f7ff bfc6 	b.w	8019e46 <__retarget_lock_acquire_recursive>
 8019eba:	bf00      	nop
 8019ebc:	200114b4 	.word	0x200114b4

08019ec0 <__env_unlock>:
 8019ec0:	4801      	ldr	r0, [pc, #4]	@ (8019ec8 <__env_unlock+0x8>)
 8019ec2:	f7ff bfc1 	b.w	8019e48 <__retarget_lock_release_recursive>
 8019ec6:	bf00      	nop
 8019ec8:	200114b4 	.word	0x200114b4

08019ecc <_free_r>:
 8019ecc:	b538      	push	{r3, r4, r5, lr}
 8019ece:	4605      	mov	r5, r0
 8019ed0:	2900      	cmp	r1, #0
 8019ed2:	d041      	beq.n	8019f58 <_free_r+0x8c>
 8019ed4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019ed8:	1f0c      	subs	r4, r1, #4
 8019eda:	2b00      	cmp	r3, #0
 8019edc:	bfb8      	it	lt
 8019ede:	18e4      	addlt	r4, r4, r3
 8019ee0:	f7ff fa5c 	bl	801939c <__malloc_lock>
 8019ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8019f5c <_free_r+0x90>)
 8019ee6:	6813      	ldr	r3, [r2, #0]
 8019ee8:	b933      	cbnz	r3, 8019ef8 <_free_r+0x2c>
 8019eea:	6063      	str	r3, [r4, #4]
 8019eec:	6014      	str	r4, [r2, #0]
 8019eee:	4628      	mov	r0, r5
 8019ef0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019ef4:	f7ff ba58 	b.w	80193a8 <__malloc_unlock>
 8019ef8:	42a3      	cmp	r3, r4
 8019efa:	d908      	bls.n	8019f0e <_free_r+0x42>
 8019efc:	6820      	ldr	r0, [r4, #0]
 8019efe:	1821      	adds	r1, r4, r0
 8019f00:	428b      	cmp	r3, r1
 8019f02:	bf01      	itttt	eq
 8019f04:	6819      	ldreq	r1, [r3, #0]
 8019f06:	685b      	ldreq	r3, [r3, #4]
 8019f08:	1809      	addeq	r1, r1, r0
 8019f0a:	6021      	streq	r1, [r4, #0]
 8019f0c:	e7ed      	b.n	8019eea <_free_r+0x1e>
 8019f0e:	461a      	mov	r2, r3
 8019f10:	685b      	ldr	r3, [r3, #4]
 8019f12:	b10b      	cbz	r3, 8019f18 <_free_r+0x4c>
 8019f14:	42a3      	cmp	r3, r4
 8019f16:	d9fa      	bls.n	8019f0e <_free_r+0x42>
 8019f18:	6811      	ldr	r1, [r2, #0]
 8019f1a:	1850      	adds	r0, r2, r1
 8019f1c:	42a0      	cmp	r0, r4
 8019f1e:	d10b      	bne.n	8019f38 <_free_r+0x6c>
 8019f20:	6820      	ldr	r0, [r4, #0]
 8019f22:	4401      	add	r1, r0
 8019f24:	1850      	adds	r0, r2, r1
 8019f26:	4283      	cmp	r3, r0
 8019f28:	6011      	str	r1, [r2, #0]
 8019f2a:	d1e0      	bne.n	8019eee <_free_r+0x22>
 8019f2c:	6818      	ldr	r0, [r3, #0]
 8019f2e:	685b      	ldr	r3, [r3, #4]
 8019f30:	6053      	str	r3, [r2, #4]
 8019f32:	4408      	add	r0, r1
 8019f34:	6010      	str	r0, [r2, #0]
 8019f36:	e7da      	b.n	8019eee <_free_r+0x22>
 8019f38:	d902      	bls.n	8019f40 <_free_r+0x74>
 8019f3a:	230c      	movs	r3, #12
 8019f3c:	602b      	str	r3, [r5, #0]
 8019f3e:	e7d6      	b.n	8019eee <_free_r+0x22>
 8019f40:	6820      	ldr	r0, [r4, #0]
 8019f42:	1821      	adds	r1, r4, r0
 8019f44:	428b      	cmp	r3, r1
 8019f46:	bf04      	itt	eq
 8019f48:	6819      	ldreq	r1, [r3, #0]
 8019f4a:	685b      	ldreq	r3, [r3, #4]
 8019f4c:	6063      	str	r3, [r4, #4]
 8019f4e:	bf04      	itt	eq
 8019f50:	1809      	addeq	r1, r1, r0
 8019f52:	6021      	streq	r1, [r4, #0]
 8019f54:	6054      	str	r4, [r2, #4]
 8019f56:	e7ca      	b.n	8019eee <_free_r+0x22>
 8019f58:	bd38      	pop	{r3, r4, r5, pc}
 8019f5a:	bf00      	nop
 8019f5c:	20011370 	.word	0x20011370

08019f60 <_malloc_usable_size_r>:
 8019f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019f64:	1f18      	subs	r0, r3, #4
 8019f66:	2b00      	cmp	r3, #0
 8019f68:	bfbc      	itt	lt
 8019f6a:	580b      	ldrlt	r3, [r1, r0]
 8019f6c:	18c0      	addlt	r0, r0, r3
 8019f6e:	4770      	bx	lr

08019f70 <__ssputs_r>:
 8019f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019f74:	688e      	ldr	r6, [r1, #8]
 8019f76:	461f      	mov	r7, r3
 8019f78:	42be      	cmp	r6, r7
 8019f7a:	680b      	ldr	r3, [r1, #0]
 8019f7c:	4682      	mov	sl, r0
 8019f7e:	460c      	mov	r4, r1
 8019f80:	4690      	mov	r8, r2
 8019f82:	d82d      	bhi.n	8019fe0 <__ssputs_r+0x70>
 8019f84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019f88:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019f8c:	d026      	beq.n	8019fdc <__ssputs_r+0x6c>
 8019f8e:	6965      	ldr	r5, [r4, #20]
 8019f90:	6909      	ldr	r1, [r1, #16]
 8019f92:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019f96:	eba3 0901 	sub.w	r9, r3, r1
 8019f9a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019f9e:	1c7b      	adds	r3, r7, #1
 8019fa0:	444b      	add	r3, r9
 8019fa2:	106d      	asrs	r5, r5, #1
 8019fa4:	429d      	cmp	r5, r3
 8019fa6:	bf38      	it	cc
 8019fa8:	461d      	movcc	r5, r3
 8019faa:	0553      	lsls	r3, r2, #21
 8019fac:	d527      	bpl.n	8019ffe <__ssputs_r+0x8e>
 8019fae:	4629      	mov	r1, r5
 8019fb0:	f7ff f974 	bl	801929c <_malloc_r>
 8019fb4:	4606      	mov	r6, r0
 8019fb6:	b360      	cbz	r0, 801a012 <__ssputs_r+0xa2>
 8019fb8:	6921      	ldr	r1, [r4, #16]
 8019fba:	464a      	mov	r2, r9
 8019fbc:	f7ff ff4d 	bl	8019e5a <memcpy>
 8019fc0:	89a3      	ldrh	r3, [r4, #12]
 8019fc2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019fc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019fca:	81a3      	strh	r3, [r4, #12]
 8019fcc:	6126      	str	r6, [r4, #16]
 8019fce:	6165      	str	r5, [r4, #20]
 8019fd0:	444e      	add	r6, r9
 8019fd2:	eba5 0509 	sub.w	r5, r5, r9
 8019fd6:	6026      	str	r6, [r4, #0]
 8019fd8:	60a5      	str	r5, [r4, #8]
 8019fda:	463e      	mov	r6, r7
 8019fdc:	42be      	cmp	r6, r7
 8019fde:	d900      	bls.n	8019fe2 <__ssputs_r+0x72>
 8019fe0:	463e      	mov	r6, r7
 8019fe2:	6820      	ldr	r0, [r4, #0]
 8019fe4:	4632      	mov	r2, r6
 8019fe6:	4641      	mov	r1, r8
 8019fe8:	f7ff fde4 	bl	8019bb4 <memmove>
 8019fec:	68a3      	ldr	r3, [r4, #8]
 8019fee:	1b9b      	subs	r3, r3, r6
 8019ff0:	60a3      	str	r3, [r4, #8]
 8019ff2:	6823      	ldr	r3, [r4, #0]
 8019ff4:	4433      	add	r3, r6
 8019ff6:	6023      	str	r3, [r4, #0]
 8019ff8:	2000      	movs	r0, #0
 8019ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019ffe:	462a      	mov	r2, r5
 801a000:	f7ff fa4c 	bl	801949c <_realloc_r>
 801a004:	4606      	mov	r6, r0
 801a006:	2800      	cmp	r0, #0
 801a008:	d1e0      	bne.n	8019fcc <__ssputs_r+0x5c>
 801a00a:	6921      	ldr	r1, [r4, #16]
 801a00c:	4650      	mov	r0, sl
 801a00e:	f7ff ff5d 	bl	8019ecc <_free_r>
 801a012:	230c      	movs	r3, #12
 801a014:	f8ca 3000 	str.w	r3, [sl]
 801a018:	89a3      	ldrh	r3, [r4, #12]
 801a01a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a01e:	81a3      	strh	r3, [r4, #12]
 801a020:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a024:	e7e9      	b.n	8019ffa <__ssputs_r+0x8a>
	...

0801a028 <_svfiprintf_r>:
 801a028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a02c:	4698      	mov	r8, r3
 801a02e:	898b      	ldrh	r3, [r1, #12]
 801a030:	061b      	lsls	r3, r3, #24
 801a032:	b09d      	sub	sp, #116	@ 0x74
 801a034:	4607      	mov	r7, r0
 801a036:	460d      	mov	r5, r1
 801a038:	4614      	mov	r4, r2
 801a03a:	d510      	bpl.n	801a05e <_svfiprintf_r+0x36>
 801a03c:	690b      	ldr	r3, [r1, #16]
 801a03e:	b973      	cbnz	r3, 801a05e <_svfiprintf_r+0x36>
 801a040:	2140      	movs	r1, #64	@ 0x40
 801a042:	f7ff f92b 	bl	801929c <_malloc_r>
 801a046:	6028      	str	r0, [r5, #0]
 801a048:	6128      	str	r0, [r5, #16]
 801a04a:	b930      	cbnz	r0, 801a05a <_svfiprintf_r+0x32>
 801a04c:	230c      	movs	r3, #12
 801a04e:	603b      	str	r3, [r7, #0]
 801a050:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a054:	b01d      	add	sp, #116	@ 0x74
 801a056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a05a:	2340      	movs	r3, #64	@ 0x40
 801a05c:	616b      	str	r3, [r5, #20]
 801a05e:	2300      	movs	r3, #0
 801a060:	9309      	str	r3, [sp, #36]	@ 0x24
 801a062:	2320      	movs	r3, #32
 801a064:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a068:	f8cd 800c 	str.w	r8, [sp, #12]
 801a06c:	2330      	movs	r3, #48	@ 0x30
 801a06e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801a20c <_svfiprintf_r+0x1e4>
 801a072:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a076:	f04f 0901 	mov.w	r9, #1
 801a07a:	4623      	mov	r3, r4
 801a07c:	469a      	mov	sl, r3
 801a07e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a082:	b10a      	cbz	r2, 801a088 <_svfiprintf_r+0x60>
 801a084:	2a25      	cmp	r2, #37	@ 0x25
 801a086:	d1f9      	bne.n	801a07c <_svfiprintf_r+0x54>
 801a088:	ebba 0b04 	subs.w	fp, sl, r4
 801a08c:	d00b      	beq.n	801a0a6 <_svfiprintf_r+0x7e>
 801a08e:	465b      	mov	r3, fp
 801a090:	4622      	mov	r2, r4
 801a092:	4629      	mov	r1, r5
 801a094:	4638      	mov	r0, r7
 801a096:	f7ff ff6b 	bl	8019f70 <__ssputs_r>
 801a09a:	3001      	adds	r0, #1
 801a09c:	f000 80a7 	beq.w	801a1ee <_svfiprintf_r+0x1c6>
 801a0a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a0a2:	445a      	add	r2, fp
 801a0a4:	9209      	str	r2, [sp, #36]	@ 0x24
 801a0a6:	f89a 3000 	ldrb.w	r3, [sl]
 801a0aa:	2b00      	cmp	r3, #0
 801a0ac:	f000 809f 	beq.w	801a1ee <_svfiprintf_r+0x1c6>
 801a0b0:	2300      	movs	r3, #0
 801a0b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a0b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a0ba:	f10a 0a01 	add.w	sl, sl, #1
 801a0be:	9304      	str	r3, [sp, #16]
 801a0c0:	9307      	str	r3, [sp, #28]
 801a0c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a0c6:	931a      	str	r3, [sp, #104]	@ 0x68
 801a0c8:	4654      	mov	r4, sl
 801a0ca:	2205      	movs	r2, #5
 801a0cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a0d0:	484e      	ldr	r0, [pc, #312]	@ (801a20c <_svfiprintf_r+0x1e4>)
 801a0d2:	f7e6 f895 	bl	8000200 <memchr>
 801a0d6:	9a04      	ldr	r2, [sp, #16]
 801a0d8:	b9d8      	cbnz	r0, 801a112 <_svfiprintf_r+0xea>
 801a0da:	06d0      	lsls	r0, r2, #27
 801a0dc:	bf44      	itt	mi
 801a0de:	2320      	movmi	r3, #32
 801a0e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a0e4:	0711      	lsls	r1, r2, #28
 801a0e6:	bf44      	itt	mi
 801a0e8:	232b      	movmi	r3, #43	@ 0x2b
 801a0ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a0ee:	f89a 3000 	ldrb.w	r3, [sl]
 801a0f2:	2b2a      	cmp	r3, #42	@ 0x2a
 801a0f4:	d015      	beq.n	801a122 <_svfiprintf_r+0xfa>
 801a0f6:	9a07      	ldr	r2, [sp, #28]
 801a0f8:	4654      	mov	r4, sl
 801a0fa:	2000      	movs	r0, #0
 801a0fc:	f04f 0c0a 	mov.w	ip, #10
 801a100:	4621      	mov	r1, r4
 801a102:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a106:	3b30      	subs	r3, #48	@ 0x30
 801a108:	2b09      	cmp	r3, #9
 801a10a:	d94b      	bls.n	801a1a4 <_svfiprintf_r+0x17c>
 801a10c:	b1b0      	cbz	r0, 801a13c <_svfiprintf_r+0x114>
 801a10e:	9207      	str	r2, [sp, #28]
 801a110:	e014      	b.n	801a13c <_svfiprintf_r+0x114>
 801a112:	eba0 0308 	sub.w	r3, r0, r8
 801a116:	fa09 f303 	lsl.w	r3, r9, r3
 801a11a:	4313      	orrs	r3, r2
 801a11c:	9304      	str	r3, [sp, #16]
 801a11e:	46a2      	mov	sl, r4
 801a120:	e7d2      	b.n	801a0c8 <_svfiprintf_r+0xa0>
 801a122:	9b03      	ldr	r3, [sp, #12]
 801a124:	1d19      	adds	r1, r3, #4
 801a126:	681b      	ldr	r3, [r3, #0]
 801a128:	9103      	str	r1, [sp, #12]
 801a12a:	2b00      	cmp	r3, #0
 801a12c:	bfbb      	ittet	lt
 801a12e:	425b      	neglt	r3, r3
 801a130:	f042 0202 	orrlt.w	r2, r2, #2
 801a134:	9307      	strge	r3, [sp, #28]
 801a136:	9307      	strlt	r3, [sp, #28]
 801a138:	bfb8      	it	lt
 801a13a:	9204      	strlt	r2, [sp, #16]
 801a13c:	7823      	ldrb	r3, [r4, #0]
 801a13e:	2b2e      	cmp	r3, #46	@ 0x2e
 801a140:	d10a      	bne.n	801a158 <_svfiprintf_r+0x130>
 801a142:	7863      	ldrb	r3, [r4, #1]
 801a144:	2b2a      	cmp	r3, #42	@ 0x2a
 801a146:	d132      	bne.n	801a1ae <_svfiprintf_r+0x186>
 801a148:	9b03      	ldr	r3, [sp, #12]
 801a14a:	1d1a      	adds	r2, r3, #4
 801a14c:	681b      	ldr	r3, [r3, #0]
 801a14e:	9203      	str	r2, [sp, #12]
 801a150:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a154:	3402      	adds	r4, #2
 801a156:	9305      	str	r3, [sp, #20]
 801a158:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801a21c <_svfiprintf_r+0x1f4>
 801a15c:	7821      	ldrb	r1, [r4, #0]
 801a15e:	2203      	movs	r2, #3
 801a160:	4650      	mov	r0, sl
 801a162:	f7e6 f84d 	bl	8000200 <memchr>
 801a166:	b138      	cbz	r0, 801a178 <_svfiprintf_r+0x150>
 801a168:	9b04      	ldr	r3, [sp, #16]
 801a16a:	eba0 000a 	sub.w	r0, r0, sl
 801a16e:	2240      	movs	r2, #64	@ 0x40
 801a170:	4082      	lsls	r2, r0
 801a172:	4313      	orrs	r3, r2
 801a174:	3401      	adds	r4, #1
 801a176:	9304      	str	r3, [sp, #16]
 801a178:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a17c:	4824      	ldr	r0, [pc, #144]	@ (801a210 <_svfiprintf_r+0x1e8>)
 801a17e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a182:	2206      	movs	r2, #6
 801a184:	f7e6 f83c 	bl	8000200 <memchr>
 801a188:	2800      	cmp	r0, #0
 801a18a:	d036      	beq.n	801a1fa <_svfiprintf_r+0x1d2>
 801a18c:	4b21      	ldr	r3, [pc, #132]	@ (801a214 <_svfiprintf_r+0x1ec>)
 801a18e:	bb1b      	cbnz	r3, 801a1d8 <_svfiprintf_r+0x1b0>
 801a190:	9b03      	ldr	r3, [sp, #12]
 801a192:	3307      	adds	r3, #7
 801a194:	f023 0307 	bic.w	r3, r3, #7
 801a198:	3308      	adds	r3, #8
 801a19a:	9303      	str	r3, [sp, #12]
 801a19c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a19e:	4433      	add	r3, r6
 801a1a0:	9309      	str	r3, [sp, #36]	@ 0x24
 801a1a2:	e76a      	b.n	801a07a <_svfiprintf_r+0x52>
 801a1a4:	fb0c 3202 	mla	r2, ip, r2, r3
 801a1a8:	460c      	mov	r4, r1
 801a1aa:	2001      	movs	r0, #1
 801a1ac:	e7a8      	b.n	801a100 <_svfiprintf_r+0xd8>
 801a1ae:	2300      	movs	r3, #0
 801a1b0:	3401      	adds	r4, #1
 801a1b2:	9305      	str	r3, [sp, #20]
 801a1b4:	4619      	mov	r1, r3
 801a1b6:	f04f 0c0a 	mov.w	ip, #10
 801a1ba:	4620      	mov	r0, r4
 801a1bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a1c0:	3a30      	subs	r2, #48	@ 0x30
 801a1c2:	2a09      	cmp	r2, #9
 801a1c4:	d903      	bls.n	801a1ce <_svfiprintf_r+0x1a6>
 801a1c6:	2b00      	cmp	r3, #0
 801a1c8:	d0c6      	beq.n	801a158 <_svfiprintf_r+0x130>
 801a1ca:	9105      	str	r1, [sp, #20]
 801a1cc:	e7c4      	b.n	801a158 <_svfiprintf_r+0x130>
 801a1ce:	fb0c 2101 	mla	r1, ip, r1, r2
 801a1d2:	4604      	mov	r4, r0
 801a1d4:	2301      	movs	r3, #1
 801a1d6:	e7f0      	b.n	801a1ba <_svfiprintf_r+0x192>
 801a1d8:	ab03      	add	r3, sp, #12
 801a1da:	9300      	str	r3, [sp, #0]
 801a1dc:	462a      	mov	r2, r5
 801a1de:	4b0e      	ldr	r3, [pc, #56]	@ (801a218 <_svfiprintf_r+0x1f0>)
 801a1e0:	a904      	add	r1, sp, #16
 801a1e2:	4638      	mov	r0, r7
 801a1e4:	f3af 8000 	nop.w
 801a1e8:	1c42      	adds	r2, r0, #1
 801a1ea:	4606      	mov	r6, r0
 801a1ec:	d1d6      	bne.n	801a19c <_svfiprintf_r+0x174>
 801a1ee:	89ab      	ldrh	r3, [r5, #12]
 801a1f0:	065b      	lsls	r3, r3, #25
 801a1f2:	f53f af2d 	bmi.w	801a050 <_svfiprintf_r+0x28>
 801a1f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a1f8:	e72c      	b.n	801a054 <_svfiprintf_r+0x2c>
 801a1fa:	ab03      	add	r3, sp, #12
 801a1fc:	9300      	str	r3, [sp, #0]
 801a1fe:	462a      	mov	r2, r5
 801a200:	4b05      	ldr	r3, [pc, #20]	@ (801a218 <_svfiprintf_r+0x1f0>)
 801a202:	a904      	add	r1, sp, #16
 801a204:	4638      	mov	r0, r7
 801a206:	f000 f9bb 	bl	801a580 <_printf_i>
 801a20a:	e7ed      	b.n	801a1e8 <_svfiprintf_r+0x1c0>
 801a20c:	0801dc43 	.word	0x0801dc43
 801a210:	0801dc4d 	.word	0x0801dc4d
 801a214:	00000000 	.word	0x00000000
 801a218:	08019f71 	.word	0x08019f71
 801a21c:	0801dc49 	.word	0x0801dc49

0801a220 <__sfputc_r>:
 801a220:	6893      	ldr	r3, [r2, #8]
 801a222:	3b01      	subs	r3, #1
 801a224:	2b00      	cmp	r3, #0
 801a226:	b410      	push	{r4}
 801a228:	6093      	str	r3, [r2, #8]
 801a22a:	da08      	bge.n	801a23e <__sfputc_r+0x1e>
 801a22c:	6994      	ldr	r4, [r2, #24]
 801a22e:	42a3      	cmp	r3, r4
 801a230:	db01      	blt.n	801a236 <__sfputc_r+0x16>
 801a232:	290a      	cmp	r1, #10
 801a234:	d103      	bne.n	801a23e <__sfputc_r+0x1e>
 801a236:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a23a:	f7ff bc17 	b.w	8019a6c <__swbuf_r>
 801a23e:	6813      	ldr	r3, [r2, #0]
 801a240:	1c58      	adds	r0, r3, #1
 801a242:	6010      	str	r0, [r2, #0]
 801a244:	7019      	strb	r1, [r3, #0]
 801a246:	4608      	mov	r0, r1
 801a248:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a24c:	4770      	bx	lr

0801a24e <__sfputs_r>:
 801a24e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a250:	4606      	mov	r6, r0
 801a252:	460f      	mov	r7, r1
 801a254:	4614      	mov	r4, r2
 801a256:	18d5      	adds	r5, r2, r3
 801a258:	42ac      	cmp	r4, r5
 801a25a:	d101      	bne.n	801a260 <__sfputs_r+0x12>
 801a25c:	2000      	movs	r0, #0
 801a25e:	e007      	b.n	801a270 <__sfputs_r+0x22>
 801a260:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a264:	463a      	mov	r2, r7
 801a266:	4630      	mov	r0, r6
 801a268:	f7ff ffda 	bl	801a220 <__sfputc_r>
 801a26c:	1c43      	adds	r3, r0, #1
 801a26e:	d1f3      	bne.n	801a258 <__sfputs_r+0xa>
 801a270:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a274 <_vfiprintf_r>:
 801a274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a278:	460d      	mov	r5, r1
 801a27a:	b09d      	sub	sp, #116	@ 0x74
 801a27c:	4614      	mov	r4, r2
 801a27e:	4698      	mov	r8, r3
 801a280:	4606      	mov	r6, r0
 801a282:	b118      	cbz	r0, 801a28c <_vfiprintf_r+0x18>
 801a284:	6a03      	ldr	r3, [r0, #32]
 801a286:	b90b      	cbnz	r3, 801a28c <_vfiprintf_r+0x18>
 801a288:	f7ff fa3a 	bl	8019700 <__sinit>
 801a28c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a28e:	07d9      	lsls	r1, r3, #31
 801a290:	d405      	bmi.n	801a29e <_vfiprintf_r+0x2a>
 801a292:	89ab      	ldrh	r3, [r5, #12]
 801a294:	059a      	lsls	r2, r3, #22
 801a296:	d402      	bmi.n	801a29e <_vfiprintf_r+0x2a>
 801a298:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a29a:	f7ff fdd4 	bl	8019e46 <__retarget_lock_acquire_recursive>
 801a29e:	89ab      	ldrh	r3, [r5, #12]
 801a2a0:	071b      	lsls	r3, r3, #28
 801a2a2:	d501      	bpl.n	801a2a8 <_vfiprintf_r+0x34>
 801a2a4:	692b      	ldr	r3, [r5, #16]
 801a2a6:	b99b      	cbnz	r3, 801a2d0 <_vfiprintf_r+0x5c>
 801a2a8:	4629      	mov	r1, r5
 801a2aa:	4630      	mov	r0, r6
 801a2ac:	f7ff fc1c 	bl	8019ae8 <__swsetup_r>
 801a2b0:	b170      	cbz	r0, 801a2d0 <_vfiprintf_r+0x5c>
 801a2b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a2b4:	07dc      	lsls	r4, r3, #31
 801a2b6:	d504      	bpl.n	801a2c2 <_vfiprintf_r+0x4e>
 801a2b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a2bc:	b01d      	add	sp, #116	@ 0x74
 801a2be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a2c2:	89ab      	ldrh	r3, [r5, #12]
 801a2c4:	0598      	lsls	r0, r3, #22
 801a2c6:	d4f7      	bmi.n	801a2b8 <_vfiprintf_r+0x44>
 801a2c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a2ca:	f7ff fdbd 	bl	8019e48 <__retarget_lock_release_recursive>
 801a2ce:	e7f3      	b.n	801a2b8 <_vfiprintf_r+0x44>
 801a2d0:	2300      	movs	r3, #0
 801a2d2:	9309      	str	r3, [sp, #36]	@ 0x24
 801a2d4:	2320      	movs	r3, #32
 801a2d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a2da:	f8cd 800c 	str.w	r8, [sp, #12]
 801a2de:	2330      	movs	r3, #48	@ 0x30
 801a2e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a490 <_vfiprintf_r+0x21c>
 801a2e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a2e8:	f04f 0901 	mov.w	r9, #1
 801a2ec:	4623      	mov	r3, r4
 801a2ee:	469a      	mov	sl, r3
 801a2f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a2f4:	b10a      	cbz	r2, 801a2fa <_vfiprintf_r+0x86>
 801a2f6:	2a25      	cmp	r2, #37	@ 0x25
 801a2f8:	d1f9      	bne.n	801a2ee <_vfiprintf_r+0x7a>
 801a2fa:	ebba 0b04 	subs.w	fp, sl, r4
 801a2fe:	d00b      	beq.n	801a318 <_vfiprintf_r+0xa4>
 801a300:	465b      	mov	r3, fp
 801a302:	4622      	mov	r2, r4
 801a304:	4629      	mov	r1, r5
 801a306:	4630      	mov	r0, r6
 801a308:	f7ff ffa1 	bl	801a24e <__sfputs_r>
 801a30c:	3001      	adds	r0, #1
 801a30e:	f000 80a7 	beq.w	801a460 <_vfiprintf_r+0x1ec>
 801a312:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a314:	445a      	add	r2, fp
 801a316:	9209      	str	r2, [sp, #36]	@ 0x24
 801a318:	f89a 3000 	ldrb.w	r3, [sl]
 801a31c:	2b00      	cmp	r3, #0
 801a31e:	f000 809f 	beq.w	801a460 <_vfiprintf_r+0x1ec>
 801a322:	2300      	movs	r3, #0
 801a324:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a328:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a32c:	f10a 0a01 	add.w	sl, sl, #1
 801a330:	9304      	str	r3, [sp, #16]
 801a332:	9307      	str	r3, [sp, #28]
 801a334:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a338:	931a      	str	r3, [sp, #104]	@ 0x68
 801a33a:	4654      	mov	r4, sl
 801a33c:	2205      	movs	r2, #5
 801a33e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a342:	4853      	ldr	r0, [pc, #332]	@ (801a490 <_vfiprintf_r+0x21c>)
 801a344:	f7e5 ff5c 	bl	8000200 <memchr>
 801a348:	9a04      	ldr	r2, [sp, #16]
 801a34a:	b9d8      	cbnz	r0, 801a384 <_vfiprintf_r+0x110>
 801a34c:	06d1      	lsls	r1, r2, #27
 801a34e:	bf44      	itt	mi
 801a350:	2320      	movmi	r3, #32
 801a352:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a356:	0713      	lsls	r3, r2, #28
 801a358:	bf44      	itt	mi
 801a35a:	232b      	movmi	r3, #43	@ 0x2b
 801a35c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a360:	f89a 3000 	ldrb.w	r3, [sl]
 801a364:	2b2a      	cmp	r3, #42	@ 0x2a
 801a366:	d015      	beq.n	801a394 <_vfiprintf_r+0x120>
 801a368:	9a07      	ldr	r2, [sp, #28]
 801a36a:	4654      	mov	r4, sl
 801a36c:	2000      	movs	r0, #0
 801a36e:	f04f 0c0a 	mov.w	ip, #10
 801a372:	4621      	mov	r1, r4
 801a374:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a378:	3b30      	subs	r3, #48	@ 0x30
 801a37a:	2b09      	cmp	r3, #9
 801a37c:	d94b      	bls.n	801a416 <_vfiprintf_r+0x1a2>
 801a37e:	b1b0      	cbz	r0, 801a3ae <_vfiprintf_r+0x13a>
 801a380:	9207      	str	r2, [sp, #28]
 801a382:	e014      	b.n	801a3ae <_vfiprintf_r+0x13a>
 801a384:	eba0 0308 	sub.w	r3, r0, r8
 801a388:	fa09 f303 	lsl.w	r3, r9, r3
 801a38c:	4313      	orrs	r3, r2
 801a38e:	9304      	str	r3, [sp, #16]
 801a390:	46a2      	mov	sl, r4
 801a392:	e7d2      	b.n	801a33a <_vfiprintf_r+0xc6>
 801a394:	9b03      	ldr	r3, [sp, #12]
 801a396:	1d19      	adds	r1, r3, #4
 801a398:	681b      	ldr	r3, [r3, #0]
 801a39a:	9103      	str	r1, [sp, #12]
 801a39c:	2b00      	cmp	r3, #0
 801a39e:	bfbb      	ittet	lt
 801a3a0:	425b      	neglt	r3, r3
 801a3a2:	f042 0202 	orrlt.w	r2, r2, #2
 801a3a6:	9307      	strge	r3, [sp, #28]
 801a3a8:	9307      	strlt	r3, [sp, #28]
 801a3aa:	bfb8      	it	lt
 801a3ac:	9204      	strlt	r2, [sp, #16]
 801a3ae:	7823      	ldrb	r3, [r4, #0]
 801a3b0:	2b2e      	cmp	r3, #46	@ 0x2e
 801a3b2:	d10a      	bne.n	801a3ca <_vfiprintf_r+0x156>
 801a3b4:	7863      	ldrb	r3, [r4, #1]
 801a3b6:	2b2a      	cmp	r3, #42	@ 0x2a
 801a3b8:	d132      	bne.n	801a420 <_vfiprintf_r+0x1ac>
 801a3ba:	9b03      	ldr	r3, [sp, #12]
 801a3bc:	1d1a      	adds	r2, r3, #4
 801a3be:	681b      	ldr	r3, [r3, #0]
 801a3c0:	9203      	str	r2, [sp, #12]
 801a3c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a3c6:	3402      	adds	r4, #2
 801a3c8:	9305      	str	r3, [sp, #20]
 801a3ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a4a0 <_vfiprintf_r+0x22c>
 801a3ce:	7821      	ldrb	r1, [r4, #0]
 801a3d0:	2203      	movs	r2, #3
 801a3d2:	4650      	mov	r0, sl
 801a3d4:	f7e5 ff14 	bl	8000200 <memchr>
 801a3d8:	b138      	cbz	r0, 801a3ea <_vfiprintf_r+0x176>
 801a3da:	9b04      	ldr	r3, [sp, #16]
 801a3dc:	eba0 000a 	sub.w	r0, r0, sl
 801a3e0:	2240      	movs	r2, #64	@ 0x40
 801a3e2:	4082      	lsls	r2, r0
 801a3e4:	4313      	orrs	r3, r2
 801a3e6:	3401      	adds	r4, #1
 801a3e8:	9304      	str	r3, [sp, #16]
 801a3ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a3ee:	4829      	ldr	r0, [pc, #164]	@ (801a494 <_vfiprintf_r+0x220>)
 801a3f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a3f4:	2206      	movs	r2, #6
 801a3f6:	f7e5 ff03 	bl	8000200 <memchr>
 801a3fa:	2800      	cmp	r0, #0
 801a3fc:	d03f      	beq.n	801a47e <_vfiprintf_r+0x20a>
 801a3fe:	4b26      	ldr	r3, [pc, #152]	@ (801a498 <_vfiprintf_r+0x224>)
 801a400:	bb1b      	cbnz	r3, 801a44a <_vfiprintf_r+0x1d6>
 801a402:	9b03      	ldr	r3, [sp, #12]
 801a404:	3307      	adds	r3, #7
 801a406:	f023 0307 	bic.w	r3, r3, #7
 801a40a:	3308      	adds	r3, #8
 801a40c:	9303      	str	r3, [sp, #12]
 801a40e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a410:	443b      	add	r3, r7
 801a412:	9309      	str	r3, [sp, #36]	@ 0x24
 801a414:	e76a      	b.n	801a2ec <_vfiprintf_r+0x78>
 801a416:	fb0c 3202 	mla	r2, ip, r2, r3
 801a41a:	460c      	mov	r4, r1
 801a41c:	2001      	movs	r0, #1
 801a41e:	e7a8      	b.n	801a372 <_vfiprintf_r+0xfe>
 801a420:	2300      	movs	r3, #0
 801a422:	3401      	adds	r4, #1
 801a424:	9305      	str	r3, [sp, #20]
 801a426:	4619      	mov	r1, r3
 801a428:	f04f 0c0a 	mov.w	ip, #10
 801a42c:	4620      	mov	r0, r4
 801a42e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a432:	3a30      	subs	r2, #48	@ 0x30
 801a434:	2a09      	cmp	r2, #9
 801a436:	d903      	bls.n	801a440 <_vfiprintf_r+0x1cc>
 801a438:	2b00      	cmp	r3, #0
 801a43a:	d0c6      	beq.n	801a3ca <_vfiprintf_r+0x156>
 801a43c:	9105      	str	r1, [sp, #20]
 801a43e:	e7c4      	b.n	801a3ca <_vfiprintf_r+0x156>
 801a440:	fb0c 2101 	mla	r1, ip, r1, r2
 801a444:	4604      	mov	r4, r0
 801a446:	2301      	movs	r3, #1
 801a448:	e7f0      	b.n	801a42c <_vfiprintf_r+0x1b8>
 801a44a:	ab03      	add	r3, sp, #12
 801a44c:	9300      	str	r3, [sp, #0]
 801a44e:	462a      	mov	r2, r5
 801a450:	4b12      	ldr	r3, [pc, #72]	@ (801a49c <_vfiprintf_r+0x228>)
 801a452:	a904      	add	r1, sp, #16
 801a454:	4630      	mov	r0, r6
 801a456:	f3af 8000 	nop.w
 801a45a:	4607      	mov	r7, r0
 801a45c:	1c78      	adds	r0, r7, #1
 801a45e:	d1d6      	bne.n	801a40e <_vfiprintf_r+0x19a>
 801a460:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a462:	07d9      	lsls	r1, r3, #31
 801a464:	d405      	bmi.n	801a472 <_vfiprintf_r+0x1fe>
 801a466:	89ab      	ldrh	r3, [r5, #12]
 801a468:	059a      	lsls	r2, r3, #22
 801a46a:	d402      	bmi.n	801a472 <_vfiprintf_r+0x1fe>
 801a46c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a46e:	f7ff fceb 	bl	8019e48 <__retarget_lock_release_recursive>
 801a472:	89ab      	ldrh	r3, [r5, #12]
 801a474:	065b      	lsls	r3, r3, #25
 801a476:	f53f af1f 	bmi.w	801a2b8 <_vfiprintf_r+0x44>
 801a47a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a47c:	e71e      	b.n	801a2bc <_vfiprintf_r+0x48>
 801a47e:	ab03      	add	r3, sp, #12
 801a480:	9300      	str	r3, [sp, #0]
 801a482:	462a      	mov	r2, r5
 801a484:	4b05      	ldr	r3, [pc, #20]	@ (801a49c <_vfiprintf_r+0x228>)
 801a486:	a904      	add	r1, sp, #16
 801a488:	4630      	mov	r0, r6
 801a48a:	f000 f879 	bl	801a580 <_printf_i>
 801a48e:	e7e4      	b.n	801a45a <_vfiprintf_r+0x1e6>
 801a490:	0801dc43 	.word	0x0801dc43
 801a494:	0801dc4d 	.word	0x0801dc4d
 801a498:	00000000 	.word	0x00000000
 801a49c:	0801a24f 	.word	0x0801a24f
 801a4a0:	0801dc49 	.word	0x0801dc49

0801a4a4 <_printf_common>:
 801a4a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a4a8:	4616      	mov	r6, r2
 801a4aa:	4698      	mov	r8, r3
 801a4ac:	688a      	ldr	r2, [r1, #8]
 801a4ae:	690b      	ldr	r3, [r1, #16]
 801a4b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a4b4:	4293      	cmp	r3, r2
 801a4b6:	bfb8      	it	lt
 801a4b8:	4613      	movlt	r3, r2
 801a4ba:	6033      	str	r3, [r6, #0]
 801a4bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801a4c0:	4607      	mov	r7, r0
 801a4c2:	460c      	mov	r4, r1
 801a4c4:	b10a      	cbz	r2, 801a4ca <_printf_common+0x26>
 801a4c6:	3301      	adds	r3, #1
 801a4c8:	6033      	str	r3, [r6, #0]
 801a4ca:	6823      	ldr	r3, [r4, #0]
 801a4cc:	0699      	lsls	r1, r3, #26
 801a4ce:	bf42      	ittt	mi
 801a4d0:	6833      	ldrmi	r3, [r6, #0]
 801a4d2:	3302      	addmi	r3, #2
 801a4d4:	6033      	strmi	r3, [r6, #0]
 801a4d6:	6825      	ldr	r5, [r4, #0]
 801a4d8:	f015 0506 	ands.w	r5, r5, #6
 801a4dc:	d106      	bne.n	801a4ec <_printf_common+0x48>
 801a4de:	f104 0a19 	add.w	sl, r4, #25
 801a4e2:	68e3      	ldr	r3, [r4, #12]
 801a4e4:	6832      	ldr	r2, [r6, #0]
 801a4e6:	1a9b      	subs	r3, r3, r2
 801a4e8:	42ab      	cmp	r3, r5
 801a4ea:	dc26      	bgt.n	801a53a <_printf_common+0x96>
 801a4ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801a4f0:	6822      	ldr	r2, [r4, #0]
 801a4f2:	3b00      	subs	r3, #0
 801a4f4:	bf18      	it	ne
 801a4f6:	2301      	movne	r3, #1
 801a4f8:	0692      	lsls	r2, r2, #26
 801a4fa:	d42b      	bmi.n	801a554 <_printf_common+0xb0>
 801a4fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801a500:	4641      	mov	r1, r8
 801a502:	4638      	mov	r0, r7
 801a504:	47c8      	blx	r9
 801a506:	3001      	adds	r0, #1
 801a508:	d01e      	beq.n	801a548 <_printf_common+0xa4>
 801a50a:	6823      	ldr	r3, [r4, #0]
 801a50c:	6922      	ldr	r2, [r4, #16]
 801a50e:	f003 0306 	and.w	r3, r3, #6
 801a512:	2b04      	cmp	r3, #4
 801a514:	bf02      	ittt	eq
 801a516:	68e5      	ldreq	r5, [r4, #12]
 801a518:	6833      	ldreq	r3, [r6, #0]
 801a51a:	1aed      	subeq	r5, r5, r3
 801a51c:	68a3      	ldr	r3, [r4, #8]
 801a51e:	bf0c      	ite	eq
 801a520:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a524:	2500      	movne	r5, #0
 801a526:	4293      	cmp	r3, r2
 801a528:	bfc4      	itt	gt
 801a52a:	1a9b      	subgt	r3, r3, r2
 801a52c:	18ed      	addgt	r5, r5, r3
 801a52e:	2600      	movs	r6, #0
 801a530:	341a      	adds	r4, #26
 801a532:	42b5      	cmp	r5, r6
 801a534:	d11a      	bne.n	801a56c <_printf_common+0xc8>
 801a536:	2000      	movs	r0, #0
 801a538:	e008      	b.n	801a54c <_printf_common+0xa8>
 801a53a:	2301      	movs	r3, #1
 801a53c:	4652      	mov	r2, sl
 801a53e:	4641      	mov	r1, r8
 801a540:	4638      	mov	r0, r7
 801a542:	47c8      	blx	r9
 801a544:	3001      	adds	r0, #1
 801a546:	d103      	bne.n	801a550 <_printf_common+0xac>
 801a548:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a54c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a550:	3501      	adds	r5, #1
 801a552:	e7c6      	b.n	801a4e2 <_printf_common+0x3e>
 801a554:	18e1      	adds	r1, r4, r3
 801a556:	1c5a      	adds	r2, r3, #1
 801a558:	2030      	movs	r0, #48	@ 0x30
 801a55a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801a55e:	4422      	add	r2, r4
 801a560:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801a564:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801a568:	3302      	adds	r3, #2
 801a56a:	e7c7      	b.n	801a4fc <_printf_common+0x58>
 801a56c:	2301      	movs	r3, #1
 801a56e:	4622      	mov	r2, r4
 801a570:	4641      	mov	r1, r8
 801a572:	4638      	mov	r0, r7
 801a574:	47c8      	blx	r9
 801a576:	3001      	adds	r0, #1
 801a578:	d0e6      	beq.n	801a548 <_printf_common+0xa4>
 801a57a:	3601      	adds	r6, #1
 801a57c:	e7d9      	b.n	801a532 <_printf_common+0x8e>
	...

0801a580 <_printf_i>:
 801a580:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a584:	7e0f      	ldrb	r7, [r1, #24]
 801a586:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a588:	2f78      	cmp	r7, #120	@ 0x78
 801a58a:	4691      	mov	r9, r2
 801a58c:	4680      	mov	r8, r0
 801a58e:	460c      	mov	r4, r1
 801a590:	469a      	mov	sl, r3
 801a592:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801a596:	d807      	bhi.n	801a5a8 <_printf_i+0x28>
 801a598:	2f62      	cmp	r7, #98	@ 0x62
 801a59a:	d80a      	bhi.n	801a5b2 <_printf_i+0x32>
 801a59c:	2f00      	cmp	r7, #0
 801a59e:	f000 80d1 	beq.w	801a744 <_printf_i+0x1c4>
 801a5a2:	2f58      	cmp	r7, #88	@ 0x58
 801a5a4:	f000 80b8 	beq.w	801a718 <_printf_i+0x198>
 801a5a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a5ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801a5b0:	e03a      	b.n	801a628 <_printf_i+0xa8>
 801a5b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801a5b6:	2b15      	cmp	r3, #21
 801a5b8:	d8f6      	bhi.n	801a5a8 <_printf_i+0x28>
 801a5ba:	a101      	add	r1, pc, #4	@ (adr r1, 801a5c0 <_printf_i+0x40>)
 801a5bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801a5c0:	0801a619 	.word	0x0801a619
 801a5c4:	0801a62d 	.word	0x0801a62d
 801a5c8:	0801a5a9 	.word	0x0801a5a9
 801a5cc:	0801a5a9 	.word	0x0801a5a9
 801a5d0:	0801a5a9 	.word	0x0801a5a9
 801a5d4:	0801a5a9 	.word	0x0801a5a9
 801a5d8:	0801a62d 	.word	0x0801a62d
 801a5dc:	0801a5a9 	.word	0x0801a5a9
 801a5e0:	0801a5a9 	.word	0x0801a5a9
 801a5e4:	0801a5a9 	.word	0x0801a5a9
 801a5e8:	0801a5a9 	.word	0x0801a5a9
 801a5ec:	0801a72b 	.word	0x0801a72b
 801a5f0:	0801a657 	.word	0x0801a657
 801a5f4:	0801a6e5 	.word	0x0801a6e5
 801a5f8:	0801a5a9 	.word	0x0801a5a9
 801a5fc:	0801a5a9 	.word	0x0801a5a9
 801a600:	0801a74d 	.word	0x0801a74d
 801a604:	0801a5a9 	.word	0x0801a5a9
 801a608:	0801a657 	.word	0x0801a657
 801a60c:	0801a5a9 	.word	0x0801a5a9
 801a610:	0801a5a9 	.word	0x0801a5a9
 801a614:	0801a6ed 	.word	0x0801a6ed
 801a618:	6833      	ldr	r3, [r6, #0]
 801a61a:	1d1a      	adds	r2, r3, #4
 801a61c:	681b      	ldr	r3, [r3, #0]
 801a61e:	6032      	str	r2, [r6, #0]
 801a620:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a624:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a628:	2301      	movs	r3, #1
 801a62a:	e09c      	b.n	801a766 <_printf_i+0x1e6>
 801a62c:	6833      	ldr	r3, [r6, #0]
 801a62e:	6820      	ldr	r0, [r4, #0]
 801a630:	1d19      	adds	r1, r3, #4
 801a632:	6031      	str	r1, [r6, #0]
 801a634:	0606      	lsls	r6, r0, #24
 801a636:	d501      	bpl.n	801a63c <_printf_i+0xbc>
 801a638:	681d      	ldr	r5, [r3, #0]
 801a63a:	e003      	b.n	801a644 <_printf_i+0xc4>
 801a63c:	0645      	lsls	r5, r0, #25
 801a63e:	d5fb      	bpl.n	801a638 <_printf_i+0xb8>
 801a640:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a644:	2d00      	cmp	r5, #0
 801a646:	da03      	bge.n	801a650 <_printf_i+0xd0>
 801a648:	232d      	movs	r3, #45	@ 0x2d
 801a64a:	426d      	negs	r5, r5
 801a64c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a650:	4858      	ldr	r0, [pc, #352]	@ (801a7b4 <_printf_i+0x234>)
 801a652:	230a      	movs	r3, #10
 801a654:	e011      	b.n	801a67a <_printf_i+0xfa>
 801a656:	6821      	ldr	r1, [r4, #0]
 801a658:	6833      	ldr	r3, [r6, #0]
 801a65a:	0608      	lsls	r0, r1, #24
 801a65c:	f853 5b04 	ldr.w	r5, [r3], #4
 801a660:	d402      	bmi.n	801a668 <_printf_i+0xe8>
 801a662:	0649      	lsls	r1, r1, #25
 801a664:	bf48      	it	mi
 801a666:	b2ad      	uxthmi	r5, r5
 801a668:	2f6f      	cmp	r7, #111	@ 0x6f
 801a66a:	4852      	ldr	r0, [pc, #328]	@ (801a7b4 <_printf_i+0x234>)
 801a66c:	6033      	str	r3, [r6, #0]
 801a66e:	bf14      	ite	ne
 801a670:	230a      	movne	r3, #10
 801a672:	2308      	moveq	r3, #8
 801a674:	2100      	movs	r1, #0
 801a676:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a67a:	6866      	ldr	r6, [r4, #4]
 801a67c:	60a6      	str	r6, [r4, #8]
 801a67e:	2e00      	cmp	r6, #0
 801a680:	db05      	blt.n	801a68e <_printf_i+0x10e>
 801a682:	6821      	ldr	r1, [r4, #0]
 801a684:	432e      	orrs	r6, r5
 801a686:	f021 0104 	bic.w	r1, r1, #4
 801a68a:	6021      	str	r1, [r4, #0]
 801a68c:	d04b      	beq.n	801a726 <_printf_i+0x1a6>
 801a68e:	4616      	mov	r6, r2
 801a690:	fbb5 f1f3 	udiv	r1, r5, r3
 801a694:	fb03 5711 	mls	r7, r3, r1, r5
 801a698:	5dc7      	ldrb	r7, [r0, r7]
 801a69a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a69e:	462f      	mov	r7, r5
 801a6a0:	42bb      	cmp	r3, r7
 801a6a2:	460d      	mov	r5, r1
 801a6a4:	d9f4      	bls.n	801a690 <_printf_i+0x110>
 801a6a6:	2b08      	cmp	r3, #8
 801a6a8:	d10b      	bne.n	801a6c2 <_printf_i+0x142>
 801a6aa:	6823      	ldr	r3, [r4, #0]
 801a6ac:	07df      	lsls	r7, r3, #31
 801a6ae:	d508      	bpl.n	801a6c2 <_printf_i+0x142>
 801a6b0:	6923      	ldr	r3, [r4, #16]
 801a6b2:	6861      	ldr	r1, [r4, #4]
 801a6b4:	4299      	cmp	r1, r3
 801a6b6:	bfde      	ittt	le
 801a6b8:	2330      	movle	r3, #48	@ 0x30
 801a6ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a6be:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801a6c2:	1b92      	subs	r2, r2, r6
 801a6c4:	6122      	str	r2, [r4, #16]
 801a6c6:	f8cd a000 	str.w	sl, [sp]
 801a6ca:	464b      	mov	r3, r9
 801a6cc:	aa03      	add	r2, sp, #12
 801a6ce:	4621      	mov	r1, r4
 801a6d0:	4640      	mov	r0, r8
 801a6d2:	f7ff fee7 	bl	801a4a4 <_printf_common>
 801a6d6:	3001      	adds	r0, #1
 801a6d8:	d14a      	bne.n	801a770 <_printf_i+0x1f0>
 801a6da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a6de:	b004      	add	sp, #16
 801a6e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a6e4:	6823      	ldr	r3, [r4, #0]
 801a6e6:	f043 0320 	orr.w	r3, r3, #32
 801a6ea:	6023      	str	r3, [r4, #0]
 801a6ec:	4832      	ldr	r0, [pc, #200]	@ (801a7b8 <_printf_i+0x238>)
 801a6ee:	2778      	movs	r7, #120	@ 0x78
 801a6f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a6f4:	6823      	ldr	r3, [r4, #0]
 801a6f6:	6831      	ldr	r1, [r6, #0]
 801a6f8:	061f      	lsls	r7, r3, #24
 801a6fa:	f851 5b04 	ldr.w	r5, [r1], #4
 801a6fe:	d402      	bmi.n	801a706 <_printf_i+0x186>
 801a700:	065f      	lsls	r7, r3, #25
 801a702:	bf48      	it	mi
 801a704:	b2ad      	uxthmi	r5, r5
 801a706:	6031      	str	r1, [r6, #0]
 801a708:	07d9      	lsls	r1, r3, #31
 801a70a:	bf44      	itt	mi
 801a70c:	f043 0320 	orrmi.w	r3, r3, #32
 801a710:	6023      	strmi	r3, [r4, #0]
 801a712:	b11d      	cbz	r5, 801a71c <_printf_i+0x19c>
 801a714:	2310      	movs	r3, #16
 801a716:	e7ad      	b.n	801a674 <_printf_i+0xf4>
 801a718:	4826      	ldr	r0, [pc, #152]	@ (801a7b4 <_printf_i+0x234>)
 801a71a:	e7e9      	b.n	801a6f0 <_printf_i+0x170>
 801a71c:	6823      	ldr	r3, [r4, #0]
 801a71e:	f023 0320 	bic.w	r3, r3, #32
 801a722:	6023      	str	r3, [r4, #0]
 801a724:	e7f6      	b.n	801a714 <_printf_i+0x194>
 801a726:	4616      	mov	r6, r2
 801a728:	e7bd      	b.n	801a6a6 <_printf_i+0x126>
 801a72a:	6833      	ldr	r3, [r6, #0]
 801a72c:	6825      	ldr	r5, [r4, #0]
 801a72e:	6961      	ldr	r1, [r4, #20]
 801a730:	1d18      	adds	r0, r3, #4
 801a732:	6030      	str	r0, [r6, #0]
 801a734:	062e      	lsls	r6, r5, #24
 801a736:	681b      	ldr	r3, [r3, #0]
 801a738:	d501      	bpl.n	801a73e <_printf_i+0x1be>
 801a73a:	6019      	str	r1, [r3, #0]
 801a73c:	e002      	b.n	801a744 <_printf_i+0x1c4>
 801a73e:	0668      	lsls	r0, r5, #25
 801a740:	d5fb      	bpl.n	801a73a <_printf_i+0x1ba>
 801a742:	8019      	strh	r1, [r3, #0]
 801a744:	2300      	movs	r3, #0
 801a746:	6123      	str	r3, [r4, #16]
 801a748:	4616      	mov	r6, r2
 801a74a:	e7bc      	b.n	801a6c6 <_printf_i+0x146>
 801a74c:	6833      	ldr	r3, [r6, #0]
 801a74e:	1d1a      	adds	r2, r3, #4
 801a750:	6032      	str	r2, [r6, #0]
 801a752:	681e      	ldr	r6, [r3, #0]
 801a754:	6862      	ldr	r2, [r4, #4]
 801a756:	2100      	movs	r1, #0
 801a758:	4630      	mov	r0, r6
 801a75a:	f7e5 fd51 	bl	8000200 <memchr>
 801a75e:	b108      	cbz	r0, 801a764 <_printf_i+0x1e4>
 801a760:	1b80      	subs	r0, r0, r6
 801a762:	6060      	str	r0, [r4, #4]
 801a764:	6863      	ldr	r3, [r4, #4]
 801a766:	6123      	str	r3, [r4, #16]
 801a768:	2300      	movs	r3, #0
 801a76a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a76e:	e7aa      	b.n	801a6c6 <_printf_i+0x146>
 801a770:	6923      	ldr	r3, [r4, #16]
 801a772:	4632      	mov	r2, r6
 801a774:	4649      	mov	r1, r9
 801a776:	4640      	mov	r0, r8
 801a778:	47d0      	blx	sl
 801a77a:	3001      	adds	r0, #1
 801a77c:	d0ad      	beq.n	801a6da <_printf_i+0x15a>
 801a77e:	6823      	ldr	r3, [r4, #0]
 801a780:	079b      	lsls	r3, r3, #30
 801a782:	d413      	bmi.n	801a7ac <_printf_i+0x22c>
 801a784:	68e0      	ldr	r0, [r4, #12]
 801a786:	9b03      	ldr	r3, [sp, #12]
 801a788:	4298      	cmp	r0, r3
 801a78a:	bfb8      	it	lt
 801a78c:	4618      	movlt	r0, r3
 801a78e:	e7a6      	b.n	801a6de <_printf_i+0x15e>
 801a790:	2301      	movs	r3, #1
 801a792:	4632      	mov	r2, r6
 801a794:	4649      	mov	r1, r9
 801a796:	4640      	mov	r0, r8
 801a798:	47d0      	blx	sl
 801a79a:	3001      	adds	r0, #1
 801a79c:	d09d      	beq.n	801a6da <_printf_i+0x15a>
 801a79e:	3501      	adds	r5, #1
 801a7a0:	68e3      	ldr	r3, [r4, #12]
 801a7a2:	9903      	ldr	r1, [sp, #12]
 801a7a4:	1a5b      	subs	r3, r3, r1
 801a7a6:	42ab      	cmp	r3, r5
 801a7a8:	dcf2      	bgt.n	801a790 <_printf_i+0x210>
 801a7aa:	e7eb      	b.n	801a784 <_printf_i+0x204>
 801a7ac:	2500      	movs	r5, #0
 801a7ae:	f104 0619 	add.w	r6, r4, #25
 801a7b2:	e7f5      	b.n	801a7a0 <_printf_i+0x220>
 801a7b4:	0801dc54 	.word	0x0801dc54
 801a7b8:	0801dc65 	.word	0x0801dc65

0801a7bc <__sflush_r>:
 801a7bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a7c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a7c4:	0716      	lsls	r6, r2, #28
 801a7c6:	4605      	mov	r5, r0
 801a7c8:	460c      	mov	r4, r1
 801a7ca:	d454      	bmi.n	801a876 <__sflush_r+0xba>
 801a7cc:	684b      	ldr	r3, [r1, #4]
 801a7ce:	2b00      	cmp	r3, #0
 801a7d0:	dc02      	bgt.n	801a7d8 <__sflush_r+0x1c>
 801a7d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801a7d4:	2b00      	cmp	r3, #0
 801a7d6:	dd48      	ble.n	801a86a <__sflush_r+0xae>
 801a7d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a7da:	2e00      	cmp	r6, #0
 801a7dc:	d045      	beq.n	801a86a <__sflush_r+0xae>
 801a7de:	2300      	movs	r3, #0
 801a7e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801a7e4:	682f      	ldr	r7, [r5, #0]
 801a7e6:	6a21      	ldr	r1, [r4, #32]
 801a7e8:	602b      	str	r3, [r5, #0]
 801a7ea:	d030      	beq.n	801a84e <__sflush_r+0x92>
 801a7ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801a7ee:	89a3      	ldrh	r3, [r4, #12]
 801a7f0:	0759      	lsls	r1, r3, #29
 801a7f2:	d505      	bpl.n	801a800 <__sflush_r+0x44>
 801a7f4:	6863      	ldr	r3, [r4, #4]
 801a7f6:	1ad2      	subs	r2, r2, r3
 801a7f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a7fa:	b10b      	cbz	r3, 801a800 <__sflush_r+0x44>
 801a7fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801a7fe:	1ad2      	subs	r2, r2, r3
 801a800:	2300      	movs	r3, #0
 801a802:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a804:	6a21      	ldr	r1, [r4, #32]
 801a806:	4628      	mov	r0, r5
 801a808:	47b0      	blx	r6
 801a80a:	1c43      	adds	r3, r0, #1
 801a80c:	89a3      	ldrh	r3, [r4, #12]
 801a80e:	d106      	bne.n	801a81e <__sflush_r+0x62>
 801a810:	6829      	ldr	r1, [r5, #0]
 801a812:	291d      	cmp	r1, #29
 801a814:	d82b      	bhi.n	801a86e <__sflush_r+0xb2>
 801a816:	4a2a      	ldr	r2, [pc, #168]	@ (801a8c0 <__sflush_r+0x104>)
 801a818:	40ca      	lsrs	r2, r1
 801a81a:	07d6      	lsls	r6, r2, #31
 801a81c:	d527      	bpl.n	801a86e <__sflush_r+0xb2>
 801a81e:	2200      	movs	r2, #0
 801a820:	6062      	str	r2, [r4, #4]
 801a822:	04d9      	lsls	r1, r3, #19
 801a824:	6922      	ldr	r2, [r4, #16]
 801a826:	6022      	str	r2, [r4, #0]
 801a828:	d504      	bpl.n	801a834 <__sflush_r+0x78>
 801a82a:	1c42      	adds	r2, r0, #1
 801a82c:	d101      	bne.n	801a832 <__sflush_r+0x76>
 801a82e:	682b      	ldr	r3, [r5, #0]
 801a830:	b903      	cbnz	r3, 801a834 <__sflush_r+0x78>
 801a832:	6560      	str	r0, [r4, #84]	@ 0x54
 801a834:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a836:	602f      	str	r7, [r5, #0]
 801a838:	b1b9      	cbz	r1, 801a86a <__sflush_r+0xae>
 801a83a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a83e:	4299      	cmp	r1, r3
 801a840:	d002      	beq.n	801a848 <__sflush_r+0x8c>
 801a842:	4628      	mov	r0, r5
 801a844:	f7ff fb42 	bl	8019ecc <_free_r>
 801a848:	2300      	movs	r3, #0
 801a84a:	6363      	str	r3, [r4, #52]	@ 0x34
 801a84c:	e00d      	b.n	801a86a <__sflush_r+0xae>
 801a84e:	2301      	movs	r3, #1
 801a850:	4628      	mov	r0, r5
 801a852:	47b0      	blx	r6
 801a854:	4602      	mov	r2, r0
 801a856:	1c50      	adds	r0, r2, #1
 801a858:	d1c9      	bne.n	801a7ee <__sflush_r+0x32>
 801a85a:	682b      	ldr	r3, [r5, #0]
 801a85c:	2b00      	cmp	r3, #0
 801a85e:	d0c6      	beq.n	801a7ee <__sflush_r+0x32>
 801a860:	2b1d      	cmp	r3, #29
 801a862:	d001      	beq.n	801a868 <__sflush_r+0xac>
 801a864:	2b16      	cmp	r3, #22
 801a866:	d11e      	bne.n	801a8a6 <__sflush_r+0xea>
 801a868:	602f      	str	r7, [r5, #0]
 801a86a:	2000      	movs	r0, #0
 801a86c:	e022      	b.n	801a8b4 <__sflush_r+0xf8>
 801a86e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a872:	b21b      	sxth	r3, r3
 801a874:	e01b      	b.n	801a8ae <__sflush_r+0xf2>
 801a876:	690f      	ldr	r7, [r1, #16]
 801a878:	2f00      	cmp	r7, #0
 801a87a:	d0f6      	beq.n	801a86a <__sflush_r+0xae>
 801a87c:	0793      	lsls	r3, r2, #30
 801a87e:	680e      	ldr	r6, [r1, #0]
 801a880:	bf08      	it	eq
 801a882:	694b      	ldreq	r3, [r1, #20]
 801a884:	600f      	str	r7, [r1, #0]
 801a886:	bf18      	it	ne
 801a888:	2300      	movne	r3, #0
 801a88a:	eba6 0807 	sub.w	r8, r6, r7
 801a88e:	608b      	str	r3, [r1, #8]
 801a890:	f1b8 0f00 	cmp.w	r8, #0
 801a894:	dde9      	ble.n	801a86a <__sflush_r+0xae>
 801a896:	6a21      	ldr	r1, [r4, #32]
 801a898:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a89a:	4643      	mov	r3, r8
 801a89c:	463a      	mov	r2, r7
 801a89e:	4628      	mov	r0, r5
 801a8a0:	47b0      	blx	r6
 801a8a2:	2800      	cmp	r0, #0
 801a8a4:	dc08      	bgt.n	801a8b8 <__sflush_r+0xfc>
 801a8a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a8aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a8ae:	81a3      	strh	r3, [r4, #12]
 801a8b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a8b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a8b8:	4407      	add	r7, r0
 801a8ba:	eba8 0800 	sub.w	r8, r8, r0
 801a8be:	e7e7      	b.n	801a890 <__sflush_r+0xd4>
 801a8c0:	20400001 	.word	0x20400001

0801a8c4 <_fflush_r>:
 801a8c4:	b538      	push	{r3, r4, r5, lr}
 801a8c6:	690b      	ldr	r3, [r1, #16]
 801a8c8:	4605      	mov	r5, r0
 801a8ca:	460c      	mov	r4, r1
 801a8cc:	b913      	cbnz	r3, 801a8d4 <_fflush_r+0x10>
 801a8ce:	2500      	movs	r5, #0
 801a8d0:	4628      	mov	r0, r5
 801a8d2:	bd38      	pop	{r3, r4, r5, pc}
 801a8d4:	b118      	cbz	r0, 801a8de <_fflush_r+0x1a>
 801a8d6:	6a03      	ldr	r3, [r0, #32]
 801a8d8:	b90b      	cbnz	r3, 801a8de <_fflush_r+0x1a>
 801a8da:	f7fe ff11 	bl	8019700 <__sinit>
 801a8de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a8e2:	2b00      	cmp	r3, #0
 801a8e4:	d0f3      	beq.n	801a8ce <_fflush_r+0xa>
 801a8e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a8e8:	07d0      	lsls	r0, r2, #31
 801a8ea:	d404      	bmi.n	801a8f6 <_fflush_r+0x32>
 801a8ec:	0599      	lsls	r1, r3, #22
 801a8ee:	d402      	bmi.n	801a8f6 <_fflush_r+0x32>
 801a8f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a8f2:	f7ff faa8 	bl	8019e46 <__retarget_lock_acquire_recursive>
 801a8f6:	4628      	mov	r0, r5
 801a8f8:	4621      	mov	r1, r4
 801a8fa:	f7ff ff5f 	bl	801a7bc <__sflush_r>
 801a8fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a900:	07da      	lsls	r2, r3, #31
 801a902:	4605      	mov	r5, r0
 801a904:	d4e4      	bmi.n	801a8d0 <_fflush_r+0xc>
 801a906:	89a3      	ldrh	r3, [r4, #12]
 801a908:	059b      	lsls	r3, r3, #22
 801a90a:	d4e1      	bmi.n	801a8d0 <_fflush_r+0xc>
 801a90c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a90e:	f7ff fa9b 	bl	8019e48 <__retarget_lock_release_recursive>
 801a912:	e7dd      	b.n	801a8d0 <_fflush_r+0xc>

0801a914 <fiprintf>:
 801a914:	b40e      	push	{r1, r2, r3}
 801a916:	b503      	push	{r0, r1, lr}
 801a918:	4601      	mov	r1, r0
 801a91a:	ab03      	add	r3, sp, #12
 801a91c:	4805      	ldr	r0, [pc, #20]	@ (801a934 <fiprintf+0x20>)
 801a91e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a922:	6800      	ldr	r0, [r0, #0]
 801a924:	9301      	str	r3, [sp, #4]
 801a926:	f7ff fca5 	bl	801a274 <_vfiprintf_r>
 801a92a:	b002      	add	sp, #8
 801a92c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a930:	b003      	add	sp, #12
 801a932:	4770      	bx	lr
 801a934:	20002e38 	.word	0x20002e38

0801a938 <__swhatbuf_r>:
 801a938:	b570      	push	{r4, r5, r6, lr}
 801a93a:	460c      	mov	r4, r1
 801a93c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a940:	2900      	cmp	r1, #0
 801a942:	b096      	sub	sp, #88	@ 0x58
 801a944:	4615      	mov	r5, r2
 801a946:	461e      	mov	r6, r3
 801a948:	da0d      	bge.n	801a966 <__swhatbuf_r+0x2e>
 801a94a:	89a3      	ldrh	r3, [r4, #12]
 801a94c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a950:	f04f 0100 	mov.w	r1, #0
 801a954:	bf14      	ite	ne
 801a956:	2340      	movne	r3, #64	@ 0x40
 801a958:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a95c:	2000      	movs	r0, #0
 801a95e:	6031      	str	r1, [r6, #0]
 801a960:	602b      	str	r3, [r5, #0]
 801a962:	b016      	add	sp, #88	@ 0x58
 801a964:	bd70      	pop	{r4, r5, r6, pc}
 801a966:	466a      	mov	r2, sp
 801a968:	f000 f848 	bl	801a9fc <_fstat_r>
 801a96c:	2800      	cmp	r0, #0
 801a96e:	dbec      	blt.n	801a94a <__swhatbuf_r+0x12>
 801a970:	9901      	ldr	r1, [sp, #4]
 801a972:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a976:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a97a:	4259      	negs	r1, r3
 801a97c:	4159      	adcs	r1, r3
 801a97e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a982:	e7eb      	b.n	801a95c <__swhatbuf_r+0x24>

0801a984 <__smakebuf_r>:
 801a984:	898b      	ldrh	r3, [r1, #12]
 801a986:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a988:	079d      	lsls	r5, r3, #30
 801a98a:	4606      	mov	r6, r0
 801a98c:	460c      	mov	r4, r1
 801a98e:	d507      	bpl.n	801a9a0 <__smakebuf_r+0x1c>
 801a990:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a994:	6023      	str	r3, [r4, #0]
 801a996:	6123      	str	r3, [r4, #16]
 801a998:	2301      	movs	r3, #1
 801a99a:	6163      	str	r3, [r4, #20]
 801a99c:	b003      	add	sp, #12
 801a99e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a9a0:	ab01      	add	r3, sp, #4
 801a9a2:	466a      	mov	r2, sp
 801a9a4:	f7ff ffc8 	bl	801a938 <__swhatbuf_r>
 801a9a8:	9f00      	ldr	r7, [sp, #0]
 801a9aa:	4605      	mov	r5, r0
 801a9ac:	4639      	mov	r1, r7
 801a9ae:	4630      	mov	r0, r6
 801a9b0:	f7fe fc74 	bl	801929c <_malloc_r>
 801a9b4:	b948      	cbnz	r0, 801a9ca <__smakebuf_r+0x46>
 801a9b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a9ba:	059a      	lsls	r2, r3, #22
 801a9bc:	d4ee      	bmi.n	801a99c <__smakebuf_r+0x18>
 801a9be:	f023 0303 	bic.w	r3, r3, #3
 801a9c2:	f043 0302 	orr.w	r3, r3, #2
 801a9c6:	81a3      	strh	r3, [r4, #12]
 801a9c8:	e7e2      	b.n	801a990 <__smakebuf_r+0xc>
 801a9ca:	89a3      	ldrh	r3, [r4, #12]
 801a9cc:	6020      	str	r0, [r4, #0]
 801a9ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a9d2:	81a3      	strh	r3, [r4, #12]
 801a9d4:	9b01      	ldr	r3, [sp, #4]
 801a9d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a9da:	b15b      	cbz	r3, 801a9f4 <__smakebuf_r+0x70>
 801a9dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a9e0:	4630      	mov	r0, r6
 801a9e2:	f000 f81d 	bl	801aa20 <_isatty_r>
 801a9e6:	b128      	cbz	r0, 801a9f4 <__smakebuf_r+0x70>
 801a9e8:	89a3      	ldrh	r3, [r4, #12]
 801a9ea:	f023 0303 	bic.w	r3, r3, #3
 801a9ee:	f043 0301 	orr.w	r3, r3, #1
 801a9f2:	81a3      	strh	r3, [r4, #12]
 801a9f4:	89a3      	ldrh	r3, [r4, #12]
 801a9f6:	431d      	orrs	r5, r3
 801a9f8:	81a5      	strh	r5, [r4, #12]
 801a9fa:	e7cf      	b.n	801a99c <__smakebuf_r+0x18>

0801a9fc <_fstat_r>:
 801a9fc:	b538      	push	{r3, r4, r5, lr}
 801a9fe:	4d07      	ldr	r5, [pc, #28]	@ (801aa1c <_fstat_r+0x20>)
 801aa00:	2300      	movs	r3, #0
 801aa02:	4604      	mov	r4, r0
 801aa04:	4608      	mov	r0, r1
 801aa06:	4611      	mov	r1, r2
 801aa08:	602b      	str	r3, [r5, #0]
 801aa0a:	f7e8 f9d3 	bl	8002db4 <_fstat>
 801aa0e:	1c43      	adds	r3, r0, #1
 801aa10:	d102      	bne.n	801aa18 <_fstat_r+0x1c>
 801aa12:	682b      	ldr	r3, [r5, #0]
 801aa14:	b103      	cbz	r3, 801aa18 <_fstat_r+0x1c>
 801aa16:	6023      	str	r3, [r4, #0]
 801aa18:	bd38      	pop	{r3, r4, r5, pc}
 801aa1a:	bf00      	nop
 801aa1c:	200114b0 	.word	0x200114b0

0801aa20 <_isatty_r>:
 801aa20:	b538      	push	{r3, r4, r5, lr}
 801aa22:	4d06      	ldr	r5, [pc, #24]	@ (801aa3c <_isatty_r+0x1c>)
 801aa24:	2300      	movs	r3, #0
 801aa26:	4604      	mov	r4, r0
 801aa28:	4608      	mov	r0, r1
 801aa2a:	602b      	str	r3, [r5, #0]
 801aa2c:	f7e8 f9d2 	bl	8002dd4 <_isatty>
 801aa30:	1c43      	adds	r3, r0, #1
 801aa32:	d102      	bne.n	801aa3a <_isatty_r+0x1a>
 801aa34:	682b      	ldr	r3, [r5, #0]
 801aa36:	b103      	cbz	r3, 801aa3a <_isatty_r+0x1a>
 801aa38:	6023      	str	r3, [r4, #0]
 801aa3a:	bd38      	pop	{r3, r4, r5, pc}
 801aa3c:	200114b0 	.word	0x200114b0

0801aa40 <abort>:
 801aa40:	b508      	push	{r3, lr}
 801aa42:	2006      	movs	r0, #6
 801aa44:	f000 f82c 	bl	801aaa0 <raise>
 801aa48:	2001      	movs	r0, #1
 801aa4a:	f7e8 f963 	bl	8002d14 <_exit>

0801aa4e <_raise_r>:
 801aa4e:	291f      	cmp	r1, #31
 801aa50:	b538      	push	{r3, r4, r5, lr}
 801aa52:	4605      	mov	r5, r0
 801aa54:	460c      	mov	r4, r1
 801aa56:	d904      	bls.n	801aa62 <_raise_r+0x14>
 801aa58:	2316      	movs	r3, #22
 801aa5a:	6003      	str	r3, [r0, #0]
 801aa5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801aa60:	bd38      	pop	{r3, r4, r5, pc}
 801aa62:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801aa64:	b112      	cbz	r2, 801aa6c <_raise_r+0x1e>
 801aa66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801aa6a:	b94b      	cbnz	r3, 801aa80 <_raise_r+0x32>
 801aa6c:	4628      	mov	r0, r5
 801aa6e:	f000 f831 	bl	801aad4 <_getpid_r>
 801aa72:	4622      	mov	r2, r4
 801aa74:	4601      	mov	r1, r0
 801aa76:	4628      	mov	r0, r5
 801aa78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801aa7c:	f000 b818 	b.w	801aab0 <_kill_r>
 801aa80:	2b01      	cmp	r3, #1
 801aa82:	d00a      	beq.n	801aa9a <_raise_r+0x4c>
 801aa84:	1c59      	adds	r1, r3, #1
 801aa86:	d103      	bne.n	801aa90 <_raise_r+0x42>
 801aa88:	2316      	movs	r3, #22
 801aa8a:	6003      	str	r3, [r0, #0]
 801aa8c:	2001      	movs	r0, #1
 801aa8e:	e7e7      	b.n	801aa60 <_raise_r+0x12>
 801aa90:	2100      	movs	r1, #0
 801aa92:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801aa96:	4620      	mov	r0, r4
 801aa98:	4798      	blx	r3
 801aa9a:	2000      	movs	r0, #0
 801aa9c:	e7e0      	b.n	801aa60 <_raise_r+0x12>
	...

0801aaa0 <raise>:
 801aaa0:	4b02      	ldr	r3, [pc, #8]	@ (801aaac <raise+0xc>)
 801aaa2:	4601      	mov	r1, r0
 801aaa4:	6818      	ldr	r0, [r3, #0]
 801aaa6:	f7ff bfd2 	b.w	801aa4e <_raise_r>
 801aaaa:	bf00      	nop
 801aaac:	20002e38 	.word	0x20002e38

0801aab0 <_kill_r>:
 801aab0:	b538      	push	{r3, r4, r5, lr}
 801aab2:	4d07      	ldr	r5, [pc, #28]	@ (801aad0 <_kill_r+0x20>)
 801aab4:	2300      	movs	r3, #0
 801aab6:	4604      	mov	r4, r0
 801aab8:	4608      	mov	r0, r1
 801aaba:	4611      	mov	r1, r2
 801aabc:	602b      	str	r3, [r5, #0]
 801aabe:	f7e8 f919 	bl	8002cf4 <_kill>
 801aac2:	1c43      	adds	r3, r0, #1
 801aac4:	d102      	bne.n	801aacc <_kill_r+0x1c>
 801aac6:	682b      	ldr	r3, [r5, #0]
 801aac8:	b103      	cbz	r3, 801aacc <_kill_r+0x1c>
 801aaca:	6023      	str	r3, [r4, #0]
 801aacc:	bd38      	pop	{r3, r4, r5, pc}
 801aace:	bf00      	nop
 801aad0:	200114b0 	.word	0x200114b0

0801aad4 <_getpid_r>:
 801aad4:	f7e8 b906 	b.w	8002ce4 <_getpid>

0801aad8 <atan2>:
 801aad8:	f000 bb32 	b.w	801b140 <__ieee754_atan2>

0801aadc <sqrt>:
 801aadc:	b538      	push	{r3, r4, r5, lr}
 801aade:	ed2d 8b02 	vpush	{d8}
 801aae2:	ec55 4b10 	vmov	r4, r5, d0
 801aae6:	f000 f8cf 	bl	801ac88 <__ieee754_sqrt>
 801aaea:	4622      	mov	r2, r4
 801aaec:	462b      	mov	r3, r5
 801aaee:	4620      	mov	r0, r4
 801aaf0:	4629      	mov	r1, r5
 801aaf2:	eeb0 8a40 	vmov.f32	s16, s0
 801aaf6:	eef0 8a60 	vmov.f32	s17, s1
 801aafa:	f7e6 f82f 	bl	8000b5c <__aeabi_dcmpun>
 801aafe:	b990      	cbnz	r0, 801ab26 <sqrt+0x4a>
 801ab00:	2200      	movs	r2, #0
 801ab02:	2300      	movs	r3, #0
 801ab04:	4620      	mov	r0, r4
 801ab06:	4629      	mov	r1, r5
 801ab08:	f7e6 f800 	bl	8000b0c <__aeabi_dcmplt>
 801ab0c:	b158      	cbz	r0, 801ab26 <sqrt+0x4a>
 801ab0e:	f7ff f96f 	bl	8019df0 <__errno>
 801ab12:	2321      	movs	r3, #33	@ 0x21
 801ab14:	6003      	str	r3, [r0, #0]
 801ab16:	2200      	movs	r2, #0
 801ab18:	2300      	movs	r3, #0
 801ab1a:	4610      	mov	r0, r2
 801ab1c:	4619      	mov	r1, r3
 801ab1e:	f7e5 fead 	bl	800087c <__aeabi_ddiv>
 801ab22:	ec41 0b18 	vmov	d8, r0, r1
 801ab26:	eeb0 0a48 	vmov.f32	s0, s16
 801ab2a:	eef0 0a68 	vmov.f32	s1, s17
 801ab2e:	ecbd 8b02 	vpop	{d8}
 801ab32:	bd38      	pop	{r3, r4, r5, pc}
 801ab34:	0000      	movs	r0, r0
	...

0801ab38 <cos>:
 801ab38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ab3a:	ec53 2b10 	vmov	r2, r3, d0
 801ab3e:	4826      	ldr	r0, [pc, #152]	@ (801abd8 <cos+0xa0>)
 801ab40:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801ab44:	4281      	cmp	r1, r0
 801ab46:	d806      	bhi.n	801ab56 <cos+0x1e>
 801ab48:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801abd0 <cos+0x98>
 801ab4c:	b005      	add	sp, #20
 801ab4e:	f85d eb04 	ldr.w	lr, [sp], #4
 801ab52:	f000 b971 	b.w	801ae38 <__kernel_cos>
 801ab56:	4821      	ldr	r0, [pc, #132]	@ (801abdc <cos+0xa4>)
 801ab58:	4281      	cmp	r1, r0
 801ab5a:	d908      	bls.n	801ab6e <cos+0x36>
 801ab5c:	4610      	mov	r0, r2
 801ab5e:	4619      	mov	r1, r3
 801ab60:	f7e5 fbaa 	bl	80002b8 <__aeabi_dsub>
 801ab64:	ec41 0b10 	vmov	d0, r0, r1
 801ab68:	b005      	add	sp, #20
 801ab6a:	f85d fb04 	ldr.w	pc, [sp], #4
 801ab6e:	4668      	mov	r0, sp
 801ab70:	f000 fbae 	bl	801b2d0 <__ieee754_rem_pio2>
 801ab74:	f000 0003 	and.w	r0, r0, #3
 801ab78:	2801      	cmp	r0, #1
 801ab7a:	d00b      	beq.n	801ab94 <cos+0x5c>
 801ab7c:	2802      	cmp	r0, #2
 801ab7e:	d015      	beq.n	801abac <cos+0x74>
 801ab80:	b9d8      	cbnz	r0, 801abba <cos+0x82>
 801ab82:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ab86:	ed9d 0b00 	vldr	d0, [sp]
 801ab8a:	f000 f955 	bl	801ae38 <__kernel_cos>
 801ab8e:	ec51 0b10 	vmov	r0, r1, d0
 801ab92:	e7e7      	b.n	801ab64 <cos+0x2c>
 801ab94:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ab98:	ed9d 0b00 	vldr	d0, [sp]
 801ab9c:	f000 fa14 	bl	801afc8 <__kernel_sin>
 801aba0:	ec53 2b10 	vmov	r2, r3, d0
 801aba4:	4610      	mov	r0, r2
 801aba6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801abaa:	e7db      	b.n	801ab64 <cos+0x2c>
 801abac:	ed9d 1b02 	vldr	d1, [sp, #8]
 801abb0:	ed9d 0b00 	vldr	d0, [sp]
 801abb4:	f000 f940 	bl	801ae38 <__kernel_cos>
 801abb8:	e7f2      	b.n	801aba0 <cos+0x68>
 801abba:	ed9d 1b02 	vldr	d1, [sp, #8]
 801abbe:	ed9d 0b00 	vldr	d0, [sp]
 801abc2:	2001      	movs	r0, #1
 801abc4:	f000 fa00 	bl	801afc8 <__kernel_sin>
 801abc8:	e7e1      	b.n	801ab8e <cos+0x56>
 801abca:	bf00      	nop
 801abcc:	f3af 8000 	nop.w
	...
 801abd8:	3fe921fb 	.word	0x3fe921fb
 801abdc:	7fefffff 	.word	0x7fefffff

0801abe0 <sin>:
 801abe0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801abe2:	ec53 2b10 	vmov	r2, r3, d0
 801abe6:	4826      	ldr	r0, [pc, #152]	@ (801ac80 <sin+0xa0>)
 801abe8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801abec:	4281      	cmp	r1, r0
 801abee:	d807      	bhi.n	801ac00 <sin+0x20>
 801abf0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801ac78 <sin+0x98>
 801abf4:	2000      	movs	r0, #0
 801abf6:	b005      	add	sp, #20
 801abf8:	f85d eb04 	ldr.w	lr, [sp], #4
 801abfc:	f000 b9e4 	b.w	801afc8 <__kernel_sin>
 801ac00:	4820      	ldr	r0, [pc, #128]	@ (801ac84 <sin+0xa4>)
 801ac02:	4281      	cmp	r1, r0
 801ac04:	d908      	bls.n	801ac18 <sin+0x38>
 801ac06:	4610      	mov	r0, r2
 801ac08:	4619      	mov	r1, r3
 801ac0a:	f7e5 fb55 	bl	80002b8 <__aeabi_dsub>
 801ac0e:	ec41 0b10 	vmov	d0, r0, r1
 801ac12:	b005      	add	sp, #20
 801ac14:	f85d fb04 	ldr.w	pc, [sp], #4
 801ac18:	4668      	mov	r0, sp
 801ac1a:	f000 fb59 	bl	801b2d0 <__ieee754_rem_pio2>
 801ac1e:	f000 0003 	and.w	r0, r0, #3
 801ac22:	2801      	cmp	r0, #1
 801ac24:	d00c      	beq.n	801ac40 <sin+0x60>
 801ac26:	2802      	cmp	r0, #2
 801ac28:	d011      	beq.n	801ac4e <sin+0x6e>
 801ac2a:	b9e8      	cbnz	r0, 801ac68 <sin+0x88>
 801ac2c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ac30:	ed9d 0b00 	vldr	d0, [sp]
 801ac34:	2001      	movs	r0, #1
 801ac36:	f000 f9c7 	bl	801afc8 <__kernel_sin>
 801ac3a:	ec51 0b10 	vmov	r0, r1, d0
 801ac3e:	e7e6      	b.n	801ac0e <sin+0x2e>
 801ac40:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ac44:	ed9d 0b00 	vldr	d0, [sp]
 801ac48:	f000 f8f6 	bl	801ae38 <__kernel_cos>
 801ac4c:	e7f5      	b.n	801ac3a <sin+0x5a>
 801ac4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ac52:	ed9d 0b00 	vldr	d0, [sp]
 801ac56:	2001      	movs	r0, #1
 801ac58:	f000 f9b6 	bl	801afc8 <__kernel_sin>
 801ac5c:	ec53 2b10 	vmov	r2, r3, d0
 801ac60:	4610      	mov	r0, r2
 801ac62:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801ac66:	e7d2      	b.n	801ac0e <sin+0x2e>
 801ac68:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ac6c:	ed9d 0b00 	vldr	d0, [sp]
 801ac70:	f000 f8e2 	bl	801ae38 <__kernel_cos>
 801ac74:	e7f2      	b.n	801ac5c <sin+0x7c>
 801ac76:	bf00      	nop
	...
 801ac80:	3fe921fb 	.word	0x3fe921fb
 801ac84:	7fefffff 	.word	0x7fefffff

0801ac88 <__ieee754_sqrt>:
 801ac88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac8c:	4a66      	ldr	r2, [pc, #408]	@ (801ae28 <__ieee754_sqrt+0x1a0>)
 801ac8e:	ec55 4b10 	vmov	r4, r5, d0
 801ac92:	43aa      	bics	r2, r5
 801ac94:	462b      	mov	r3, r5
 801ac96:	4621      	mov	r1, r4
 801ac98:	d110      	bne.n	801acbc <__ieee754_sqrt+0x34>
 801ac9a:	4622      	mov	r2, r4
 801ac9c:	4620      	mov	r0, r4
 801ac9e:	4629      	mov	r1, r5
 801aca0:	f7e5 fcc2 	bl	8000628 <__aeabi_dmul>
 801aca4:	4602      	mov	r2, r0
 801aca6:	460b      	mov	r3, r1
 801aca8:	4620      	mov	r0, r4
 801acaa:	4629      	mov	r1, r5
 801acac:	f7e5 fb06 	bl	80002bc <__adddf3>
 801acb0:	4604      	mov	r4, r0
 801acb2:	460d      	mov	r5, r1
 801acb4:	ec45 4b10 	vmov	d0, r4, r5
 801acb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801acbc:	2d00      	cmp	r5, #0
 801acbe:	dc0e      	bgt.n	801acde <__ieee754_sqrt+0x56>
 801acc0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801acc4:	4322      	orrs	r2, r4
 801acc6:	d0f5      	beq.n	801acb4 <__ieee754_sqrt+0x2c>
 801acc8:	b19d      	cbz	r5, 801acf2 <__ieee754_sqrt+0x6a>
 801acca:	4622      	mov	r2, r4
 801accc:	4620      	mov	r0, r4
 801acce:	4629      	mov	r1, r5
 801acd0:	f7e5 faf2 	bl	80002b8 <__aeabi_dsub>
 801acd4:	4602      	mov	r2, r0
 801acd6:	460b      	mov	r3, r1
 801acd8:	f7e5 fdd0 	bl	800087c <__aeabi_ddiv>
 801acdc:	e7e8      	b.n	801acb0 <__ieee754_sqrt+0x28>
 801acde:	152a      	asrs	r2, r5, #20
 801ace0:	d115      	bne.n	801ad0e <__ieee754_sqrt+0x86>
 801ace2:	2000      	movs	r0, #0
 801ace4:	e009      	b.n	801acfa <__ieee754_sqrt+0x72>
 801ace6:	0acb      	lsrs	r3, r1, #11
 801ace8:	3a15      	subs	r2, #21
 801acea:	0549      	lsls	r1, r1, #21
 801acec:	2b00      	cmp	r3, #0
 801acee:	d0fa      	beq.n	801ace6 <__ieee754_sqrt+0x5e>
 801acf0:	e7f7      	b.n	801ace2 <__ieee754_sqrt+0x5a>
 801acf2:	462a      	mov	r2, r5
 801acf4:	e7fa      	b.n	801acec <__ieee754_sqrt+0x64>
 801acf6:	005b      	lsls	r3, r3, #1
 801acf8:	3001      	adds	r0, #1
 801acfa:	02dc      	lsls	r4, r3, #11
 801acfc:	d5fb      	bpl.n	801acf6 <__ieee754_sqrt+0x6e>
 801acfe:	1e44      	subs	r4, r0, #1
 801ad00:	1b12      	subs	r2, r2, r4
 801ad02:	f1c0 0420 	rsb	r4, r0, #32
 801ad06:	fa21 f404 	lsr.w	r4, r1, r4
 801ad0a:	4323      	orrs	r3, r4
 801ad0c:	4081      	lsls	r1, r0
 801ad0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801ad12:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801ad16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801ad1a:	07d2      	lsls	r2, r2, #31
 801ad1c:	bf5c      	itt	pl
 801ad1e:	005b      	lslpl	r3, r3, #1
 801ad20:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801ad24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ad28:	bf58      	it	pl
 801ad2a:	0049      	lslpl	r1, r1, #1
 801ad2c:	2600      	movs	r6, #0
 801ad2e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801ad32:	107f      	asrs	r7, r7, #1
 801ad34:	0049      	lsls	r1, r1, #1
 801ad36:	2016      	movs	r0, #22
 801ad38:	4632      	mov	r2, r6
 801ad3a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801ad3e:	1915      	adds	r5, r2, r4
 801ad40:	429d      	cmp	r5, r3
 801ad42:	bfde      	ittt	le
 801ad44:	192a      	addle	r2, r5, r4
 801ad46:	1b5b      	suble	r3, r3, r5
 801ad48:	1936      	addle	r6, r6, r4
 801ad4a:	0fcd      	lsrs	r5, r1, #31
 801ad4c:	3801      	subs	r0, #1
 801ad4e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801ad52:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801ad56:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801ad5a:	d1f0      	bne.n	801ad3e <__ieee754_sqrt+0xb6>
 801ad5c:	4605      	mov	r5, r0
 801ad5e:	2420      	movs	r4, #32
 801ad60:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801ad64:	4293      	cmp	r3, r2
 801ad66:	eb0c 0e00 	add.w	lr, ip, r0
 801ad6a:	dc02      	bgt.n	801ad72 <__ieee754_sqrt+0xea>
 801ad6c:	d113      	bne.n	801ad96 <__ieee754_sqrt+0x10e>
 801ad6e:	458e      	cmp	lr, r1
 801ad70:	d811      	bhi.n	801ad96 <__ieee754_sqrt+0x10e>
 801ad72:	f1be 0f00 	cmp.w	lr, #0
 801ad76:	eb0e 000c 	add.w	r0, lr, ip
 801ad7a:	da3f      	bge.n	801adfc <__ieee754_sqrt+0x174>
 801ad7c:	2800      	cmp	r0, #0
 801ad7e:	db3d      	blt.n	801adfc <__ieee754_sqrt+0x174>
 801ad80:	f102 0801 	add.w	r8, r2, #1
 801ad84:	1a9b      	subs	r3, r3, r2
 801ad86:	458e      	cmp	lr, r1
 801ad88:	bf88      	it	hi
 801ad8a:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 801ad8e:	eba1 010e 	sub.w	r1, r1, lr
 801ad92:	4465      	add	r5, ip
 801ad94:	4642      	mov	r2, r8
 801ad96:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801ad9a:	3c01      	subs	r4, #1
 801ad9c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801ada0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801ada4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801ada8:	d1dc      	bne.n	801ad64 <__ieee754_sqrt+0xdc>
 801adaa:	4319      	orrs	r1, r3
 801adac:	d01b      	beq.n	801ade6 <__ieee754_sqrt+0x15e>
 801adae:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801ae2c <__ieee754_sqrt+0x1a4>
 801adb2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801ae30 <__ieee754_sqrt+0x1a8>
 801adb6:	e9da 0100 	ldrd	r0, r1, [sl]
 801adba:	e9db 2300 	ldrd	r2, r3, [fp]
 801adbe:	f7e5 fa7b 	bl	80002b8 <__aeabi_dsub>
 801adc2:	e9da 8900 	ldrd	r8, r9, [sl]
 801adc6:	4602      	mov	r2, r0
 801adc8:	460b      	mov	r3, r1
 801adca:	4640      	mov	r0, r8
 801adcc:	4649      	mov	r1, r9
 801adce:	f7e5 fea7 	bl	8000b20 <__aeabi_dcmple>
 801add2:	b140      	cbz	r0, 801ade6 <__ieee754_sqrt+0x15e>
 801add4:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 801add8:	e9da 0100 	ldrd	r0, r1, [sl]
 801addc:	e9db 2300 	ldrd	r2, r3, [fp]
 801ade0:	d10e      	bne.n	801ae00 <__ieee754_sqrt+0x178>
 801ade2:	3601      	adds	r6, #1
 801ade4:	4625      	mov	r5, r4
 801ade6:	1073      	asrs	r3, r6, #1
 801ade8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801adec:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801adf0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801adf4:	086b      	lsrs	r3, r5, #1
 801adf6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801adfa:	e759      	b.n	801acb0 <__ieee754_sqrt+0x28>
 801adfc:	4690      	mov	r8, r2
 801adfe:	e7c1      	b.n	801ad84 <__ieee754_sqrt+0xfc>
 801ae00:	f7e5 fa5c 	bl	80002bc <__adddf3>
 801ae04:	e9da 8900 	ldrd	r8, r9, [sl]
 801ae08:	4602      	mov	r2, r0
 801ae0a:	460b      	mov	r3, r1
 801ae0c:	4640      	mov	r0, r8
 801ae0e:	4649      	mov	r1, r9
 801ae10:	f7e5 fe7c 	bl	8000b0c <__aeabi_dcmplt>
 801ae14:	b120      	cbz	r0, 801ae20 <__ieee754_sqrt+0x198>
 801ae16:	1cab      	adds	r3, r5, #2
 801ae18:	bf08      	it	eq
 801ae1a:	3601      	addeq	r6, #1
 801ae1c:	3502      	adds	r5, #2
 801ae1e:	e7e2      	b.n	801ade6 <__ieee754_sqrt+0x15e>
 801ae20:	1c6b      	adds	r3, r5, #1
 801ae22:	f023 0501 	bic.w	r5, r3, #1
 801ae26:	e7de      	b.n	801ade6 <__ieee754_sqrt+0x15e>
 801ae28:	7ff00000 	.word	0x7ff00000
 801ae2c:	0801dd80 	.word	0x0801dd80
 801ae30:	0801dd78 	.word	0x0801dd78
 801ae34:	00000000 	.word	0x00000000

0801ae38 <__kernel_cos>:
 801ae38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae3c:	ec57 6b10 	vmov	r6, r7, d0
 801ae40:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801ae44:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801ae48:	ed8d 1b00 	vstr	d1, [sp]
 801ae4c:	d206      	bcs.n	801ae5c <__kernel_cos+0x24>
 801ae4e:	4630      	mov	r0, r6
 801ae50:	4639      	mov	r1, r7
 801ae52:	f7e5 fe99 	bl	8000b88 <__aeabi_d2iz>
 801ae56:	2800      	cmp	r0, #0
 801ae58:	f000 8088 	beq.w	801af6c <__kernel_cos+0x134>
 801ae5c:	4632      	mov	r2, r6
 801ae5e:	463b      	mov	r3, r7
 801ae60:	4630      	mov	r0, r6
 801ae62:	4639      	mov	r1, r7
 801ae64:	f7e5 fbe0 	bl	8000628 <__aeabi_dmul>
 801ae68:	4b51      	ldr	r3, [pc, #324]	@ (801afb0 <__kernel_cos+0x178>)
 801ae6a:	2200      	movs	r2, #0
 801ae6c:	4604      	mov	r4, r0
 801ae6e:	460d      	mov	r5, r1
 801ae70:	f7e5 fbda 	bl	8000628 <__aeabi_dmul>
 801ae74:	a340      	add	r3, pc, #256	@ (adr r3, 801af78 <__kernel_cos+0x140>)
 801ae76:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae7a:	4682      	mov	sl, r0
 801ae7c:	468b      	mov	fp, r1
 801ae7e:	4620      	mov	r0, r4
 801ae80:	4629      	mov	r1, r5
 801ae82:	f7e5 fbd1 	bl	8000628 <__aeabi_dmul>
 801ae86:	a33e      	add	r3, pc, #248	@ (adr r3, 801af80 <__kernel_cos+0x148>)
 801ae88:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae8c:	f7e5 fa16 	bl	80002bc <__adddf3>
 801ae90:	4622      	mov	r2, r4
 801ae92:	462b      	mov	r3, r5
 801ae94:	f7e5 fbc8 	bl	8000628 <__aeabi_dmul>
 801ae98:	a33b      	add	r3, pc, #236	@ (adr r3, 801af88 <__kernel_cos+0x150>)
 801ae9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae9e:	f7e5 fa0b 	bl	80002b8 <__aeabi_dsub>
 801aea2:	4622      	mov	r2, r4
 801aea4:	462b      	mov	r3, r5
 801aea6:	f7e5 fbbf 	bl	8000628 <__aeabi_dmul>
 801aeaa:	a339      	add	r3, pc, #228	@ (adr r3, 801af90 <__kernel_cos+0x158>)
 801aeac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aeb0:	f7e5 fa04 	bl	80002bc <__adddf3>
 801aeb4:	4622      	mov	r2, r4
 801aeb6:	462b      	mov	r3, r5
 801aeb8:	f7e5 fbb6 	bl	8000628 <__aeabi_dmul>
 801aebc:	a336      	add	r3, pc, #216	@ (adr r3, 801af98 <__kernel_cos+0x160>)
 801aebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aec2:	f7e5 f9f9 	bl	80002b8 <__aeabi_dsub>
 801aec6:	4622      	mov	r2, r4
 801aec8:	462b      	mov	r3, r5
 801aeca:	f7e5 fbad 	bl	8000628 <__aeabi_dmul>
 801aece:	a334      	add	r3, pc, #208	@ (adr r3, 801afa0 <__kernel_cos+0x168>)
 801aed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aed4:	f7e5 f9f2 	bl	80002bc <__adddf3>
 801aed8:	4622      	mov	r2, r4
 801aeda:	462b      	mov	r3, r5
 801aedc:	f7e5 fba4 	bl	8000628 <__aeabi_dmul>
 801aee0:	4622      	mov	r2, r4
 801aee2:	462b      	mov	r3, r5
 801aee4:	f7e5 fba0 	bl	8000628 <__aeabi_dmul>
 801aee8:	e9dd 2300 	ldrd	r2, r3, [sp]
 801aeec:	4604      	mov	r4, r0
 801aeee:	460d      	mov	r5, r1
 801aef0:	4630      	mov	r0, r6
 801aef2:	4639      	mov	r1, r7
 801aef4:	f7e5 fb98 	bl	8000628 <__aeabi_dmul>
 801aef8:	460b      	mov	r3, r1
 801aefa:	4602      	mov	r2, r0
 801aefc:	4629      	mov	r1, r5
 801aefe:	4620      	mov	r0, r4
 801af00:	f7e5 f9da 	bl	80002b8 <__aeabi_dsub>
 801af04:	4b2b      	ldr	r3, [pc, #172]	@ (801afb4 <__kernel_cos+0x17c>)
 801af06:	4598      	cmp	r8, r3
 801af08:	4606      	mov	r6, r0
 801af0a:	460f      	mov	r7, r1
 801af0c:	d810      	bhi.n	801af30 <__kernel_cos+0xf8>
 801af0e:	4602      	mov	r2, r0
 801af10:	460b      	mov	r3, r1
 801af12:	4650      	mov	r0, sl
 801af14:	4659      	mov	r1, fp
 801af16:	f7e5 f9cf 	bl	80002b8 <__aeabi_dsub>
 801af1a:	460b      	mov	r3, r1
 801af1c:	4926      	ldr	r1, [pc, #152]	@ (801afb8 <__kernel_cos+0x180>)
 801af1e:	4602      	mov	r2, r0
 801af20:	2000      	movs	r0, #0
 801af22:	f7e5 f9c9 	bl	80002b8 <__aeabi_dsub>
 801af26:	ec41 0b10 	vmov	d0, r0, r1
 801af2a:	b003      	add	sp, #12
 801af2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801af30:	4b22      	ldr	r3, [pc, #136]	@ (801afbc <__kernel_cos+0x184>)
 801af32:	4921      	ldr	r1, [pc, #132]	@ (801afb8 <__kernel_cos+0x180>)
 801af34:	4598      	cmp	r8, r3
 801af36:	bf8c      	ite	hi
 801af38:	4d21      	ldrhi	r5, [pc, #132]	@ (801afc0 <__kernel_cos+0x188>)
 801af3a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801af3e:	2400      	movs	r4, #0
 801af40:	4622      	mov	r2, r4
 801af42:	462b      	mov	r3, r5
 801af44:	2000      	movs	r0, #0
 801af46:	f7e5 f9b7 	bl	80002b8 <__aeabi_dsub>
 801af4a:	4622      	mov	r2, r4
 801af4c:	4680      	mov	r8, r0
 801af4e:	4689      	mov	r9, r1
 801af50:	462b      	mov	r3, r5
 801af52:	4650      	mov	r0, sl
 801af54:	4659      	mov	r1, fp
 801af56:	f7e5 f9af 	bl	80002b8 <__aeabi_dsub>
 801af5a:	4632      	mov	r2, r6
 801af5c:	463b      	mov	r3, r7
 801af5e:	f7e5 f9ab 	bl	80002b8 <__aeabi_dsub>
 801af62:	4602      	mov	r2, r0
 801af64:	460b      	mov	r3, r1
 801af66:	4640      	mov	r0, r8
 801af68:	4649      	mov	r1, r9
 801af6a:	e7da      	b.n	801af22 <__kernel_cos+0xea>
 801af6c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801afa8 <__kernel_cos+0x170>
 801af70:	e7db      	b.n	801af2a <__kernel_cos+0xf2>
 801af72:	bf00      	nop
 801af74:	f3af 8000 	nop.w
 801af78:	be8838d4 	.word	0xbe8838d4
 801af7c:	bda8fae9 	.word	0xbda8fae9
 801af80:	bdb4b1c4 	.word	0xbdb4b1c4
 801af84:	3e21ee9e 	.word	0x3e21ee9e
 801af88:	809c52ad 	.word	0x809c52ad
 801af8c:	3e927e4f 	.word	0x3e927e4f
 801af90:	19cb1590 	.word	0x19cb1590
 801af94:	3efa01a0 	.word	0x3efa01a0
 801af98:	16c15177 	.word	0x16c15177
 801af9c:	3f56c16c 	.word	0x3f56c16c
 801afa0:	5555554c 	.word	0x5555554c
 801afa4:	3fa55555 	.word	0x3fa55555
 801afa8:	00000000 	.word	0x00000000
 801afac:	3ff00000 	.word	0x3ff00000
 801afb0:	3fe00000 	.word	0x3fe00000
 801afb4:	3fd33332 	.word	0x3fd33332
 801afb8:	3ff00000 	.word	0x3ff00000
 801afbc:	3fe90000 	.word	0x3fe90000
 801afc0:	3fd20000 	.word	0x3fd20000
 801afc4:	00000000 	.word	0x00000000

0801afc8 <__kernel_sin>:
 801afc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801afcc:	ec55 4b10 	vmov	r4, r5, d0
 801afd0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801afd4:	b085      	sub	sp, #20
 801afd6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801afda:	ed8d 1b02 	vstr	d1, [sp, #8]
 801afde:	4680      	mov	r8, r0
 801afe0:	d205      	bcs.n	801afee <__kernel_sin+0x26>
 801afe2:	4620      	mov	r0, r4
 801afe4:	4629      	mov	r1, r5
 801afe6:	f7e5 fdcf 	bl	8000b88 <__aeabi_d2iz>
 801afea:	2800      	cmp	r0, #0
 801afec:	d052      	beq.n	801b094 <__kernel_sin+0xcc>
 801afee:	4622      	mov	r2, r4
 801aff0:	462b      	mov	r3, r5
 801aff2:	4620      	mov	r0, r4
 801aff4:	4629      	mov	r1, r5
 801aff6:	f7e5 fb17 	bl	8000628 <__aeabi_dmul>
 801affa:	4682      	mov	sl, r0
 801affc:	468b      	mov	fp, r1
 801affe:	4602      	mov	r2, r0
 801b000:	460b      	mov	r3, r1
 801b002:	4620      	mov	r0, r4
 801b004:	4629      	mov	r1, r5
 801b006:	f7e5 fb0f 	bl	8000628 <__aeabi_dmul>
 801b00a:	a342      	add	r3, pc, #264	@ (adr r3, 801b114 <__kernel_sin+0x14c>)
 801b00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b010:	e9cd 0100 	strd	r0, r1, [sp]
 801b014:	4650      	mov	r0, sl
 801b016:	4659      	mov	r1, fp
 801b018:	f7e5 fb06 	bl	8000628 <__aeabi_dmul>
 801b01c:	a33f      	add	r3, pc, #252	@ (adr r3, 801b11c <__kernel_sin+0x154>)
 801b01e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b022:	f7e5 f949 	bl	80002b8 <__aeabi_dsub>
 801b026:	4652      	mov	r2, sl
 801b028:	465b      	mov	r3, fp
 801b02a:	f7e5 fafd 	bl	8000628 <__aeabi_dmul>
 801b02e:	a33d      	add	r3, pc, #244	@ (adr r3, 801b124 <__kernel_sin+0x15c>)
 801b030:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b034:	f7e5 f942 	bl	80002bc <__adddf3>
 801b038:	4652      	mov	r2, sl
 801b03a:	465b      	mov	r3, fp
 801b03c:	f7e5 faf4 	bl	8000628 <__aeabi_dmul>
 801b040:	a33a      	add	r3, pc, #232	@ (adr r3, 801b12c <__kernel_sin+0x164>)
 801b042:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b046:	f7e5 f937 	bl	80002b8 <__aeabi_dsub>
 801b04a:	4652      	mov	r2, sl
 801b04c:	465b      	mov	r3, fp
 801b04e:	f7e5 faeb 	bl	8000628 <__aeabi_dmul>
 801b052:	a338      	add	r3, pc, #224	@ (adr r3, 801b134 <__kernel_sin+0x16c>)
 801b054:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b058:	f7e5 f930 	bl	80002bc <__adddf3>
 801b05c:	4606      	mov	r6, r0
 801b05e:	460f      	mov	r7, r1
 801b060:	f1b8 0f00 	cmp.w	r8, #0
 801b064:	d11b      	bne.n	801b09e <__kernel_sin+0xd6>
 801b066:	4602      	mov	r2, r0
 801b068:	460b      	mov	r3, r1
 801b06a:	4650      	mov	r0, sl
 801b06c:	4659      	mov	r1, fp
 801b06e:	f7e5 fadb 	bl	8000628 <__aeabi_dmul>
 801b072:	a325      	add	r3, pc, #148	@ (adr r3, 801b108 <__kernel_sin+0x140>)
 801b074:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b078:	f7e5 f91e 	bl	80002b8 <__aeabi_dsub>
 801b07c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b080:	f7e5 fad2 	bl	8000628 <__aeabi_dmul>
 801b084:	4602      	mov	r2, r0
 801b086:	460b      	mov	r3, r1
 801b088:	4620      	mov	r0, r4
 801b08a:	4629      	mov	r1, r5
 801b08c:	f7e5 f916 	bl	80002bc <__adddf3>
 801b090:	4604      	mov	r4, r0
 801b092:	460d      	mov	r5, r1
 801b094:	ec45 4b10 	vmov	d0, r4, r5
 801b098:	b005      	add	sp, #20
 801b09a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b09e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b0a2:	4b1b      	ldr	r3, [pc, #108]	@ (801b110 <__kernel_sin+0x148>)
 801b0a4:	2200      	movs	r2, #0
 801b0a6:	f7e5 fabf 	bl	8000628 <__aeabi_dmul>
 801b0aa:	4632      	mov	r2, r6
 801b0ac:	4680      	mov	r8, r0
 801b0ae:	4689      	mov	r9, r1
 801b0b0:	463b      	mov	r3, r7
 801b0b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b0b6:	f7e5 fab7 	bl	8000628 <__aeabi_dmul>
 801b0ba:	4602      	mov	r2, r0
 801b0bc:	460b      	mov	r3, r1
 801b0be:	4640      	mov	r0, r8
 801b0c0:	4649      	mov	r1, r9
 801b0c2:	f7e5 f8f9 	bl	80002b8 <__aeabi_dsub>
 801b0c6:	4652      	mov	r2, sl
 801b0c8:	465b      	mov	r3, fp
 801b0ca:	f7e5 faad 	bl	8000628 <__aeabi_dmul>
 801b0ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801b0d2:	f7e5 f8f1 	bl	80002b8 <__aeabi_dsub>
 801b0d6:	a30c      	add	r3, pc, #48	@ (adr r3, 801b108 <__kernel_sin+0x140>)
 801b0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0dc:	4606      	mov	r6, r0
 801b0de:	460f      	mov	r7, r1
 801b0e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b0e4:	f7e5 faa0 	bl	8000628 <__aeabi_dmul>
 801b0e8:	4602      	mov	r2, r0
 801b0ea:	460b      	mov	r3, r1
 801b0ec:	4630      	mov	r0, r6
 801b0ee:	4639      	mov	r1, r7
 801b0f0:	f7e5 f8e4 	bl	80002bc <__adddf3>
 801b0f4:	4602      	mov	r2, r0
 801b0f6:	460b      	mov	r3, r1
 801b0f8:	4620      	mov	r0, r4
 801b0fa:	4629      	mov	r1, r5
 801b0fc:	f7e5 f8dc 	bl	80002b8 <__aeabi_dsub>
 801b100:	e7c6      	b.n	801b090 <__kernel_sin+0xc8>
 801b102:	bf00      	nop
 801b104:	f3af 8000 	nop.w
 801b108:	55555549 	.word	0x55555549
 801b10c:	3fc55555 	.word	0x3fc55555
 801b110:	3fe00000 	.word	0x3fe00000
 801b114:	5acfd57c 	.word	0x5acfd57c
 801b118:	3de5d93a 	.word	0x3de5d93a
 801b11c:	8a2b9ceb 	.word	0x8a2b9ceb
 801b120:	3e5ae5e6 	.word	0x3e5ae5e6
 801b124:	57b1fe7d 	.word	0x57b1fe7d
 801b128:	3ec71de3 	.word	0x3ec71de3
 801b12c:	19c161d5 	.word	0x19c161d5
 801b130:	3f2a01a0 	.word	0x3f2a01a0
 801b134:	1110f8a6 	.word	0x1110f8a6
 801b138:	3f811111 	.word	0x3f811111
 801b13c:	00000000 	.word	0x00000000

0801b140 <__ieee754_atan2>:
 801b140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b144:	ec57 6b11 	vmov	r6, r7, d1
 801b148:	4273      	negs	r3, r6
 801b14a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 801b2c8 <__ieee754_atan2+0x188>
 801b14e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801b152:	4333      	orrs	r3, r6
 801b154:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801b158:	4543      	cmp	r3, r8
 801b15a:	ec51 0b10 	vmov	r0, r1, d0
 801b15e:	4635      	mov	r5, r6
 801b160:	d809      	bhi.n	801b176 <__ieee754_atan2+0x36>
 801b162:	4244      	negs	r4, r0
 801b164:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801b168:	4304      	orrs	r4, r0
 801b16a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801b16e:	4544      	cmp	r4, r8
 801b170:	468e      	mov	lr, r1
 801b172:	4681      	mov	r9, r0
 801b174:	d907      	bls.n	801b186 <__ieee754_atan2+0x46>
 801b176:	4632      	mov	r2, r6
 801b178:	463b      	mov	r3, r7
 801b17a:	f7e5 f89f 	bl	80002bc <__adddf3>
 801b17e:	ec41 0b10 	vmov	d0, r0, r1
 801b182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b186:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801b18a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801b18e:	4334      	orrs	r4, r6
 801b190:	d103      	bne.n	801b19a <__ieee754_atan2+0x5a>
 801b192:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b196:	f000 ba97 	b.w	801b6c8 <atan>
 801b19a:	17bc      	asrs	r4, r7, #30
 801b19c:	f004 0402 	and.w	r4, r4, #2
 801b1a0:	ea53 0909 	orrs.w	r9, r3, r9
 801b1a4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801b1a8:	d107      	bne.n	801b1ba <__ieee754_atan2+0x7a>
 801b1aa:	2c02      	cmp	r4, #2
 801b1ac:	d05f      	beq.n	801b26e <__ieee754_atan2+0x12e>
 801b1ae:	2c03      	cmp	r4, #3
 801b1b0:	d1e5      	bne.n	801b17e <__ieee754_atan2+0x3e>
 801b1b2:	a143      	add	r1, pc, #268	@ (adr r1, 801b2c0 <__ieee754_atan2+0x180>)
 801b1b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b1b8:	e7e1      	b.n	801b17e <__ieee754_atan2+0x3e>
 801b1ba:	4315      	orrs	r5, r2
 801b1bc:	d106      	bne.n	801b1cc <__ieee754_atan2+0x8c>
 801b1be:	f1be 0f00 	cmp.w	lr, #0
 801b1c2:	db5f      	blt.n	801b284 <__ieee754_atan2+0x144>
 801b1c4:	a136      	add	r1, pc, #216	@ (adr r1, 801b2a0 <__ieee754_atan2+0x160>)
 801b1c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b1ca:	e7d8      	b.n	801b17e <__ieee754_atan2+0x3e>
 801b1cc:	4542      	cmp	r2, r8
 801b1ce:	d10f      	bne.n	801b1f0 <__ieee754_atan2+0xb0>
 801b1d0:	4293      	cmp	r3, r2
 801b1d2:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801b1d6:	d107      	bne.n	801b1e8 <__ieee754_atan2+0xa8>
 801b1d8:	2c02      	cmp	r4, #2
 801b1da:	d84c      	bhi.n	801b276 <__ieee754_atan2+0x136>
 801b1dc:	4b36      	ldr	r3, [pc, #216]	@ (801b2b8 <__ieee754_atan2+0x178>)
 801b1de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801b1e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b1e6:	e7ca      	b.n	801b17e <__ieee754_atan2+0x3e>
 801b1e8:	2c02      	cmp	r4, #2
 801b1ea:	d848      	bhi.n	801b27e <__ieee754_atan2+0x13e>
 801b1ec:	4b33      	ldr	r3, [pc, #204]	@ (801b2bc <__ieee754_atan2+0x17c>)
 801b1ee:	e7f6      	b.n	801b1de <__ieee754_atan2+0x9e>
 801b1f0:	4543      	cmp	r3, r8
 801b1f2:	d0e4      	beq.n	801b1be <__ieee754_atan2+0x7e>
 801b1f4:	1a9b      	subs	r3, r3, r2
 801b1f6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801b1fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 801b1fe:	da1e      	bge.n	801b23e <__ieee754_atan2+0xfe>
 801b200:	2f00      	cmp	r7, #0
 801b202:	da01      	bge.n	801b208 <__ieee754_atan2+0xc8>
 801b204:	323c      	adds	r2, #60	@ 0x3c
 801b206:	db1e      	blt.n	801b246 <__ieee754_atan2+0x106>
 801b208:	4632      	mov	r2, r6
 801b20a:	463b      	mov	r3, r7
 801b20c:	f7e5 fb36 	bl	800087c <__aeabi_ddiv>
 801b210:	ec41 0b10 	vmov	d0, r0, r1
 801b214:	f000 fbf0 	bl	801b9f8 <fabs>
 801b218:	f000 fa56 	bl	801b6c8 <atan>
 801b21c:	ec51 0b10 	vmov	r0, r1, d0
 801b220:	2c01      	cmp	r4, #1
 801b222:	d013      	beq.n	801b24c <__ieee754_atan2+0x10c>
 801b224:	2c02      	cmp	r4, #2
 801b226:	d015      	beq.n	801b254 <__ieee754_atan2+0x114>
 801b228:	2c00      	cmp	r4, #0
 801b22a:	d0a8      	beq.n	801b17e <__ieee754_atan2+0x3e>
 801b22c:	a318      	add	r3, pc, #96	@ (adr r3, 801b290 <__ieee754_atan2+0x150>)
 801b22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b232:	f7e5 f841 	bl	80002b8 <__aeabi_dsub>
 801b236:	a318      	add	r3, pc, #96	@ (adr r3, 801b298 <__ieee754_atan2+0x158>)
 801b238:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b23c:	e014      	b.n	801b268 <__ieee754_atan2+0x128>
 801b23e:	a118      	add	r1, pc, #96	@ (adr r1, 801b2a0 <__ieee754_atan2+0x160>)
 801b240:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b244:	e7ec      	b.n	801b220 <__ieee754_atan2+0xe0>
 801b246:	2000      	movs	r0, #0
 801b248:	2100      	movs	r1, #0
 801b24a:	e7e9      	b.n	801b220 <__ieee754_atan2+0xe0>
 801b24c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b250:	4619      	mov	r1, r3
 801b252:	e794      	b.n	801b17e <__ieee754_atan2+0x3e>
 801b254:	a30e      	add	r3, pc, #56	@ (adr r3, 801b290 <__ieee754_atan2+0x150>)
 801b256:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b25a:	f7e5 f82d 	bl	80002b8 <__aeabi_dsub>
 801b25e:	4602      	mov	r2, r0
 801b260:	460b      	mov	r3, r1
 801b262:	a10d      	add	r1, pc, #52	@ (adr r1, 801b298 <__ieee754_atan2+0x158>)
 801b264:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b268:	f7e5 f826 	bl	80002b8 <__aeabi_dsub>
 801b26c:	e787      	b.n	801b17e <__ieee754_atan2+0x3e>
 801b26e:	a10a      	add	r1, pc, #40	@ (adr r1, 801b298 <__ieee754_atan2+0x158>)
 801b270:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b274:	e783      	b.n	801b17e <__ieee754_atan2+0x3e>
 801b276:	a10c      	add	r1, pc, #48	@ (adr r1, 801b2a8 <__ieee754_atan2+0x168>)
 801b278:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b27c:	e77f      	b.n	801b17e <__ieee754_atan2+0x3e>
 801b27e:	2000      	movs	r0, #0
 801b280:	2100      	movs	r1, #0
 801b282:	e77c      	b.n	801b17e <__ieee754_atan2+0x3e>
 801b284:	a10a      	add	r1, pc, #40	@ (adr r1, 801b2b0 <__ieee754_atan2+0x170>)
 801b286:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b28a:	e778      	b.n	801b17e <__ieee754_atan2+0x3e>
 801b28c:	f3af 8000 	nop.w
 801b290:	33145c07 	.word	0x33145c07
 801b294:	3ca1a626 	.word	0x3ca1a626
 801b298:	54442d18 	.word	0x54442d18
 801b29c:	400921fb 	.word	0x400921fb
 801b2a0:	54442d18 	.word	0x54442d18
 801b2a4:	3ff921fb 	.word	0x3ff921fb
 801b2a8:	54442d18 	.word	0x54442d18
 801b2ac:	3fe921fb 	.word	0x3fe921fb
 801b2b0:	54442d18 	.word	0x54442d18
 801b2b4:	bff921fb 	.word	0xbff921fb
 801b2b8:	0801dda0 	.word	0x0801dda0
 801b2bc:	0801dd88 	.word	0x0801dd88
 801b2c0:	54442d18 	.word	0x54442d18
 801b2c4:	c00921fb 	.word	0xc00921fb
 801b2c8:	7ff00000 	.word	0x7ff00000
 801b2cc:	00000000 	.word	0x00000000

0801b2d0 <__ieee754_rem_pio2>:
 801b2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2d4:	ec57 6b10 	vmov	r6, r7, d0
 801b2d8:	4bc5      	ldr	r3, [pc, #788]	@ (801b5f0 <__ieee754_rem_pio2+0x320>)
 801b2da:	b08d      	sub	sp, #52	@ 0x34
 801b2dc:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801b2e0:	4598      	cmp	r8, r3
 801b2e2:	4604      	mov	r4, r0
 801b2e4:	9704      	str	r7, [sp, #16]
 801b2e6:	d807      	bhi.n	801b2f8 <__ieee754_rem_pio2+0x28>
 801b2e8:	2200      	movs	r2, #0
 801b2ea:	2300      	movs	r3, #0
 801b2ec:	ed80 0b00 	vstr	d0, [r0]
 801b2f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801b2f4:	2500      	movs	r5, #0
 801b2f6:	e028      	b.n	801b34a <__ieee754_rem_pio2+0x7a>
 801b2f8:	4bbe      	ldr	r3, [pc, #760]	@ (801b5f4 <__ieee754_rem_pio2+0x324>)
 801b2fa:	4598      	cmp	r8, r3
 801b2fc:	d878      	bhi.n	801b3f0 <__ieee754_rem_pio2+0x120>
 801b2fe:	9b04      	ldr	r3, [sp, #16]
 801b300:	4dbd      	ldr	r5, [pc, #756]	@ (801b5f8 <__ieee754_rem_pio2+0x328>)
 801b302:	2b00      	cmp	r3, #0
 801b304:	4630      	mov	r0, r6
 801b306:	a3ac      	add	r3, pc, #688	@ (adr r3, 801b5b8 <__ieee754_rem_pio2+0x2e8>)
 801b308:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b30c:	4639      	mov	r1, r7
 801b30e:	dd38      	ble.n	801b382 <__ieee754_rem_pio2+0xb2>
 801b310:	f7e4 ffd2 	bl	80002b8 <__aeabi_dsub>
 801b314:	45a8      	cmp	r8, r5
 801b316:	4606      	mov	r6, r0
 801b318:	460f      	mov	r7, r1
 801b31a:	d01a      	beq.n	801b352 <__ieee754_rem_pio2+0x82>
 801b31c:	a3a8      	add	r3, pc, #672	@ (adr r3, 801b5c0 <__ieee754_rem_pio2+0x2f0>)
 801b31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b322:	f7e4 ffc9 	bl	80002b8 <__aeabi_dsub>
 801b326:	4602      	mov	r2, r0
 801b328:	460b      	mov	r3, r1
 801b32a:	4680      	mov	r8, r0
 801b32c:	4689      	mov	r9, r1
 801b32e:	4630      	mov	r0, r6
 801b330:	4639      	mov	r1, r7
 801b332:	f7e4 ffc1 	bl	80002b8 <__aeabi_dsub>
 801b336:	a3a2      	add	r3, pc, #648	@ (adr r3, 801b5c0 <__ieee754_rem_pio2+0x2f0>)
 801b338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b33c:	f7e4 ffbc 	bl	80002b8 <__aeabi_dsub>
 801b340:	e9c4 8900 	strd	r8, r9, [r4]
 801b344:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b348:	2501      	movs	r5, #1
 801b34a:	4628      	mov	r0, r5
 801b34c:	b00d      	add	sp, #52	@ 0x34
 801b34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b352:	a39d      	add	r3, pc, #628	@ (adr r3, 801b5c8 <__ieee754_rem_pio2+0x2f8>)
 801b354:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b358:	f7e4 ffae 	bl	80002b8 <__aeabi_dsub>
 801b35c:	a39c      	add	r3, pc, #624	@ (adr r3, 801b5d0 <__ieee754_rem_pio2+0x300>)
 801b35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b362:	4606      	mov	r6, r0
 801b364:	460f      	mov	r7, r1
 801b366:	f7e4 ffa7 	bl	80002b8 <__aeabi_dsub>
 801b36a:	4602      	mov	r2, r0
 801b36c:	460b      	mov	r3, r1
 801b36e:	4680      	mov	r8, r0
 801b370:	4689      	mov	r9, r1
 801b372:	4630      	mov	r0, r6
 801b374:	4639      	mov	r1, r7
 801b376:	f7e4 ff9f 	bl	80002b8 <__aeabi_dsub>
 801b37a:	a395      	add	r3, pc, #596	@ (adr r3, 801b5d0 <__ieee754_rem_pio2+0x300>)
 801b37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b380:	e7dc      	b.n	801b33c <__ieee754_rem_pio2+0x6c>
 801b382:	f7e4 ff9b 	bl	80002bc <__adddf3>
 801b386:	45a8      	cmp	r8, r5
 801b388:	4606      	mov	r6, r0
 801b38a:	460f      	mov	r7, r1
 801b38c:	d018      	beq.n	801b3c0 <__ieee754_rem_pio2+0xf0>
 801b38e:	a38c      	add	r3, pc, #560	@ (adr r3, 801b5c0 <__ieee754_rem_pio2+0x2f0>)
 801b390:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b394:	f7e4 ff92 	bl	80002bc <__adddf3>
 801b398:	4602      	mov	r2, r0
 801b39a:	460b      	mov	r3, r1
 801b39c:	4680      	mov	r8, r0
 801b39e:	4689      	mov	r9, r1
 801b3a0:	4630      	mov	r0, r6
 801b3a2:	4639      	mov	r1, r7
 801b3a4:	f7e4 ff88 	bl	80002b8 <__aeabi_dsub>
 801b3a8:	a385      	add	r3, pc, #532	@ (adr r3, 801b5c0 <__ieee754_rem_pio2+0x2f0>)
 801b3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3ae:	f7e4 ff85 	bl	80002bc <__adddf3>
 801b3b2:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801b3b6:	e9c4 8900 	strd	r8, r9, [r4]
 801b3ba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b3be:	e7c4      	b.n	801b34a <__ieee754_rem_pio2+0x7a>
 801b3c0:	a381      	add	r3, pc, #516	@ (adr r3, 801b5c8 <__ieee754_rem_pio2+0x2f8>)
 801b3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3c6:	f7e4 ff79 	bl	80002bc <__adddf3>
 801b3ca:	a381      	add	r3, pc, #516	@ (adr r3, 801b5d0 <__ieee754_rem_pio2+0x300>)
 801b3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3d0:	4606      	mov	r6, r0
 801b3d2:	460f      	mov	r7, r1
 801b3d4:	f7e4 ff72 	bl	80002bc <__adddf3>
 801b3d8:	4602      	mov	r2, r0
 801b3da:	460b      	mov	r3, r1
 801b3dc:	4680      	mov	r8, r0
 801b3de:	4689      	mov	r9, r1
 801b3e0:	4630      	mov	r0, r6
 801b3e2:	4639      	mov	r1, r7
 801b3e4:	f7e4 ff68 	bl	80002b8 <__aeabi_dsub>
 801b3e8:	a379      	add	r3, pc, #484	@ (adr r3, 801b5d0 <__ieee754_rem_pio2+0x300>)
 801b3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3ee:	e7de      	b.n	801b3ae <__ieee754_rem_pio2+0xde>
 801b3f0:	4b82      	ldr	r3, [pc, #520]	@ (801b5fc <__ieee754_rem_pio2+0x32c>)
 801b3f2:	4598      	cmp	r8, r3
 801b3f4:	f200 80d1 	bhi.w	801b59a <__ieee754_rem_pio2+0x2ca>
 801b3f8:	f000 fafe 	bl	801b9f8 <fabs>
 801b3fc:	ec57 6b10 	vmov	r6, r7, d0
 801b400:	a375      	add	r3, pc, #468	@ (adr r3, 801b5d8 <__ieee754_rem_pio2+0x308>)
 801b402:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b406:	4630      	mov	r0, r6
 801b408:	4639      	mov	r1, r7
 801b40a:	f7e5 f90d 	bl	8000628 <__aeabi_dmul>
 801b40e:	4b7c      	ldr	r3, [pc, #496]	@ (801b600 <__ieee754_rem_pio2+0x330>)
 801b410:	2200      	movs	r2, #0
 801b412:	f7e4 ff53 	bl	80002bc <__adddf3>
 801b416:	f7e5 fbb7 	bl	8000b88 <__aeabi_d2iz>
 801b41a:	4605      	mov	r5, r0
 801b41c:	f7e5 f89a 	bl	8000554 <__aeabi_i2d>
 801b420:	4602      	mov	r2, r0
 801b422:	460b      	mov	r3, r1
 801b424:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801b428:	a363      	add	r3, pc, #396	@ (adr r3, 801b5b8 <__ieee754_rem_pio2+0x2e8>)
 801b42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b42e:	f7e5 f8fb 	bl	8000628 <__aeabi_dmul>
 801b432:	4602      	mov	r2, r0
 801b434:	460b      	mov	r3, r1
 801b436:	4630      	mov	r0, r6
 801b438:	4639      	mov	r1, r7
 801b43a:	f7e4 ff3d 	bl	80002b8 <__aeabi_dsub>
 801b43e:	a360      	add	r3, pc, #384	@ (adr r3, 801b5c0 <__ieee754_rem_pio2+0x2f0>)
 801b440:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b444:	4682      	mov	sl, r0
 801b446:	468b      	mov	fp, r1
 801b448:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b44c:	f7e5 f8ec 	bl	8000628 <__aeabi_dmul>
 801b450:	2d1f      	cmp	r5, #31
 801b452:	4606      	mov	r6, r0
 801b454:	460f      	mov	r7, r1
 801b456:	dc0c      	bgt.n	801b472 <__ieee754_rem_pio2+0x1a2>
 801b458:	4b6a      	ldr	r3, [pc, #424]	@ (801b604 <__ieee754_rem_pio2+0x334>)
 801b45a:	1e6a      	subs	r2, r5, #1
 801b45c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b460:	4543      	cmp	r3, r8
 801b462:	d006      	beq.n	801b472 <__ieee754_rem_pio2+0x1a2>
 801b464:	4632      	mov	r2, r6
 801b466:	463b      	mov	r3, r7
 801b468:	4650      	mov	r0, sl
 801b46a:	4659      	mov	r1, fp
 801b46c:	f7e4 ff24 	bl	80002b8 <__aeabi_dsub>
 801b470:	e00e      	b.n	801b490 <__ieee754_rem_pio2+0x1c0>
 801b472:	463b      	mov	r3, r7
 801b474:	4632      	mov	r2, r6
 801b476:	4650      	mov	r0, sl
 801b478:	4659      	mov	r1, fp
 801b47a:	f7e4 ff1d 	bl	80002b8 <__aeabi_dsub>
 801b47e:	ea4f 5328 	mov.w	r3, r8, asr #20
 801b482:	9305      	str	r3, [sp, #20]
 801b484:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801b488:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801b48c:	2b10      	cmp	r3, #16
 801b48e:	dc02      	bgt.n	801b496 <__ieee754_rem_pio2+0x1c6>
 801b490:	e9c4 0100 	strd	r0, r1, [r4]
 801b494:	e039      	b.n	801b50a <__ieee754_rem_pio2+0x23a>
 801b496:	a34c      	add	r3, pc, #304	@ (adr r3, 801b5c8 <__ieee754_rem_pio2+0x2f8>)
 801b498:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b49c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b4a0:	f7e5 f8c2 	bl	8000628 <__aeabi_dmul>
 801b4a4:	4606      	mov	r6, r0
 801b4a6:	460f      	mov	r7, r1
 801b4a8:	4602      	mov	r2, r0
 801b4aa:	460b      	mov	r3, r1
 801b4ac:	4650      	mov	r0, sl
 801b4ae:	4659      	mov	r1, fp
 801b4b0:	f7e4 ff02 	bl	80002b8 <__aeabi_dsub>
 801b4b4:	4602      	mov	r2, r0
 801b4b6:	460b      	mov	r3, r1
 801b4b8:	4680      	mov	r8, r0
 801b4ba:	4689      	mov	r9, r1
 801b4bc:	4650      	mov	r0, sl
 801b4be:	4659      	mov	r1, fp
 801b4c0:	f7e4 fefa 	bl	80002b8 <__aeabi_dsub>
 801b4c4:	4632      	mov	r2, r6
 801b4c6:	463b      	mov	r3, r7
 801b4c8:	f7e4 fef6 	bl	80002b8 <__aeabi_dsub>
 801b4cc:	a340      	add	r3, pc, #256	@ (adr r3, 801b5d0 <__ieee754_rem_pio2+0x300>)
 801b4ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b4d2:	4606      	mov	r6, r0
 801b4d4:	460f      	mov	r7, r1
 801b4d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b4da:	f7e5 f8a5 	bl	8000628 <__aeabi_dmul>
 801b4de:	4632      	mov	r2, r6
 801b4e0:	463b      	mov	r3, r7
 801b4e2:	f7e4 fee9 	bl	80002b8 <__aeabi_dsub>
 801b4e6:	4602      	mov	r2, r0
 801b4e8:	460b      	mov	r3, r1
 801b4ea:	4606      	mov	r6, r0
 801b4ec:	460f      	mov	r7, r1
 801b4ee:	4640      	mov	r0, r8
 801b4f0:	4649      	mov	r1, r9
 801b4f2:	f7e4 fee1 	bl	80002b8 <__aeabi_dsub>
 801b4f6:	9a05      	ldr	r2, [sp, #20]
 801b4f8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801b4fc:	1ad3      	subs	r3, r2, r3
 801b4fe:	2b31      	cmp	r3, #49	@ 0x31
 801b500:	dc20      	bgt.n	801b544 <__ieee754_rem_pio2+0x274>
 801b502:	e9c4 0100 	strd	r0, r1, [r4]
 801b506:	46c2      	mov	sl, r8
 801b508:	46cb      	mov	fp, r9
 801b50a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801b50e:	4650      	mov	r0, sl
 801b510:	4642      	mov	r2, r8
 801b512:	464b      	mov	r3, r9
 801b514:	4659      	mov	r1, fp
 801b516:	f7e4 fecf 	bl	80002b8 <__aeabi_dsub>
 801b51a:	463b      	mov	r3, r7
 801b51c:	4632      	mov	r2, r6
 801b51e:	f7e4 fecb 	bl	80002b8 <__aeabi_dsub>
 801b522:	9b04      	ldr	r3, [sp, #16]
 801b524:	2b00      	cmp	r3, #0
 801b526:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b52a:	f6bf af0e 	bge.w	801b34a <__ieee754_rem_pio2+0x7a>
 801b52e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801b532:	6063      	str	r3, [r4, #4]
 801b534:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b538:	f8c4 8000 	str.w	r8, [r4]
 801b53c:	60a0      	str	r0, [r4, #8]
 801b53e:	60e3      	str	r3, [r4, #12]
 801b540:	426d      	negs	r5, r5
 801b542:	e702      	b.n	801b34a <__ieee754_rem_pio2+0x7a>
 801b544:	a326      	add	r3, pc, #152	@ (adr r3, 801b5e0 <__ieee754_rem_pio2+0x310>)
 801b546:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b54a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b54e:	f7e5 f86b 	bl	8000628 <__aeabi_dmul>
 801b552:	4606      	mov	r6, r0
 801b554:	460f      	mov	r7, r1
 801b556:	4602      	mov	r2, r0
 801b558:	460b      	mov	r3, r1
 801b55a:	4640      	mov	r0, r8
 801b55c:	4649      	mov	r1, r9
 801b55e:	f7e4 feab 	bl	80002b8 <__aeabi_dsub>
 801b562:	4602      	mov	r2, r0
 801b564:	460b      	mov	r3, r1
 801b566:	4682      	mov	sl, r0
 801b568:	468b      	mov	fp, r1
 801b56a:	4640      	mov	r0, r8
 801b56c:	4649      	mov	r1, r9
 801b56e:	f7e4 fea3 	bl	80002b8 <__aeabi_dsub>
 801b572:	4632      	mov	r2, r6
 801b574:	463b      	mov	r3, r7
 801b576:	f7e4 fe9f 	bl	80002b8 <__aeabi_dsub>
 801b57a:	a31b      	add	r3, pc, #108	@ (adr r3, 801b5e8 <__ieee754_rem_pio2+0x318>)
 801b57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b580:	4606      	mov	r6, r0
 801b582:	460f      	mov	r7, r1
 801b584:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b588:	f7e5 f84e 	bl	8000628 <__aeabi_dmul>
 801b58c:	4632      	mov	r2, r6
 801b58e:	463b      	mov	r3, r7
 801b590:	f7e4 fe92 	bl	80002b8 <__aeabi_dsub>
 801b594:	4606      	mov	r6, r0
 801b596:	460f      	mov	r7, r1
 801b598:	e764      	b.n	801b464 <__ieee754_rem_pio2+0x194>
 801b59a:	4b1b      	ldr	r3, [pc, #108]	@ (801b608 <__ieee754_rem_pio2+0x338>)
 801b59c:	4598      	cmp	r8, r3
 801b59e:	d935      	bls.n	801b60c <__ieee754_rem_pio2+0x33c>
 801b5a0:	4632      	mov	r2, r6
 801b5a2:	463b      	mov	r3, r7
 801b5a4:	4630      	mov	r0, r6
 801b5a6:	4639      	mov	r1, r7
 801b5a8:	f7e4 fe86 	bl	80002b8 <__aeabi_dsub>
 801b5ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b5b0:	e9c4 0100 	strd	r0, r1, [r4]
 801b5b4:	e69e      	b.n	801b2f4 <__ieee754_rem_pio2+0x24>
 801b5b6:	bf00      	nop
 801b5b8:	54400000 	.word	0x54400000
 801b5bc:	3ff921fb 	.word	0x3ff921fb
 801b5c0:	1a626331 	.word	0x1a626331
 801b5c4:	3dd0b461 	.word	0x3dd0b461
 801b5c8:	1a600000 	.word	0x1a600000
 801b5cc:	3dd0b461 	.word	0x3dd0b461
 801b5d0:	2e037073 	.word	0x2e037073
 801b5d4:	3ba3198a 	.word	0x3ba3198a
 801b5d8:	6dc9c883 	.word	0x6dc9c883
 801b5dc:	3fe45f30 	.word	0x3fe45f30
 801b5e0:	2e000000 	.word	0x2e000000
 801b5e4:	3ba3198a 	.word	0x3ba3198a
 801b5e8:	252049c1 	.word	0x252049c1
 801b5ec:	397b839a 	.word	0x397b839a
 801b5f0:	3fe921fb 	.word	0x3fe921fb
 801b5f4:	4002d97b 	.word	0x4002d97b
 801b5f8:	3ff921fb 	.word	0x3ff921fb
 801b5fc:	413921fb 	.word	0x413921fb
 801b600:	3fe00000 	.word	0x3fe00000
 801b604:	0801ddb8 	.word	0x0801ddb8
 801b608:	7fefffff 	.word	0x7fefffff
 801b60c:	ea4f 5528 	mov.w	r5, r8, asr #20
 801b610:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801b614:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801b618:	4630      	mov	r0, r6
 801b61a:	460f      	mov	r7, r1
 801b61c:	f7e5 fab4 	bl	8000b88 <__aeabi_d2iz>
 801b620:	f7e4 ff98 	bl	8000554 <__aeabi_i2d>
 801b624:	4602      	mov	r2, r0
 801b626:	460b      	mov	r3, r1
 801b628:	4630      	mov	r0, r6
 801b62a:	4639      	mov	r1, r7
 801b62c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801b630:	f7e4 fe42 	bl	80002b8 <__aeabi_dsub>
 801b634:	4b22      	ldr	r3, [pc, #136]	@ (801b6c0 <__ieee754_rem_pio2+0x3f0>)
 801b636:	2200      	movs	r2, #0
 801b638:	f7e4 fff6 	bl	8000628 <__aeabi_dmul>
 801b63c:	460f      	mov	r7, r1
 801b63e:	4606      	mov	r6, r0
 801b640:	f7e5 faa2 	bl	8000b88 <__aeabi_d2iz>
 801b644:	f7e4 ff86 	bl	8000554 <__aeabi_i2d>
 801b648:	4602      	mov	r2, r0
 801b64a:	460b      	mov	r3, r1
 801b64c:	4630      	mov	r0, r6
 801b64e:	4639      	mov	r1, r7
 801b650:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801b654:	f7e4 fe30 	bl	80002b8 <__aeabi_dsub>
 801b658:	4b19      	ldr	r3, [pc, #100]	@ (801b6c0 <__ieee754_rem_pio2+0x3f0>)
 801b65a:	2200      	movs	r2, #0
 801b65c:	f7e4 ffe4 	bl	8000628 <__aeabi_dmul>
 801b660:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801b664:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801b668:	f04f 0803 	mov.w	r8, #3
 801b66c:	2600      	movs	r6, #0
 801b66e:	2700      	movs	r7, #0
 801b670:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801b674:	4632      	mov	r2, r6
 801b676:	463b      	mov	r3, r7
 801b678:	46c2      	mov	sl, r8
 801b67a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801b67e:	f7e5 fa3b 	bl	8000af8 <__aeabi_dcmpeq>
 801b682:	2800      	cmp	r0, #0
 801b684:	d1f4      	bne.n	801b670 <__ieee754_rem_pio2+0x3a0>
 801b686:	4b0f      	ldr	r3, [pc, #60]	@ (801b6c4 <__ieee754_rem_pio2+0x3f4>)
 801b688:	9301      	str	r3, [sp, #4]
 801b68a:	2302      	movs	r3, #2
 801b68c:	9300      	str	r3, [sp, #0]
 801b68e:	462a      	mov	r2, r5
 801b690:	4653      	mov	r3, sl
 801b692:	4621      	mov	r1, r4
 801b694:	a806      	add	r0, sp, #24
 801b696:	f000 f9b7 	bl	801ba08 <__kernel_rem_pio2>
 801b69a:	9b04      	ldr	r3, [sp, #16]
 801b69c:	2b00      	cmp	r3, #0
 801b69e:	4605      	mov	r5, r0
 801b6a0:	f6bf ae53 	bge.w	801b34a <__ieee754_rem_pio2+0x7a>
 801b6a4:	e9d4 2100 	ldrd	r2, r1, [r4]
 801b6a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b6ac:	e9c4 2300 	strd	r2, r3, [r4]
 801b6b0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801b6b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b6b8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801b6bc:	e740      	b.n	801b540 <__ieee754_rem_pio2+0x270>
 801b6be:	bf00      	nop
 801b6c0:	41700000 	.word	0x41700000
 801b6c4:	0801de38 	.word	0x0801de38

0801b6c8 <atan>:
 801b6c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b6cc:	ec55 4b10 	vmov	r4, r5, d0
 801b6d0:	4bbf      	ldr	r3, [pc, #764]	@ (801b9d0 <atan+0x308>)
 801b6d2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801b6d6:	429e      	cmp	r6, r3
 801b6d8:	46ab      	mov	fp, r5
 801b6da:	d918      	bls.n	801b70e <atan+0x46>
 801b6dc:	4bbd      	ldr	r3, [pc, #756]	@ (801b9d4 <atan+0x30c>)
 801b6de:	429e      	cmp	r6, r3
 801b6e0:	d801      	bhi.n	801b6e6 <atan+0x1e>
 801b6e2:	d109      	bne.n	801b6f8 <atan+0x30>
 801b6e4:	b144      	cbz	r4, 801b6f8 <atan+0x30>
 801b6e6:	4622      	mov	r2, r4
 801b6e8:	462b      	mov	r3, r5
 801b6ea:	4620      	mov	r0, r4
 801b6ec:	4629      	mov	r1, r5
 801b6ee:	f7e4 fde5 	bl	80002bc <__adddf3>
 801b6f2:	4604      	mov	r4, r0
 801b6f4:	460d      	mov	r5, r1
 801b6f6:	e006      	b.n	801b706 <atan+0x3e>
 801b6f8:	f1bb 0f00 	cmp.w	fp, #0
 801b6fc:	f340 812b 	ble.w	801b956 <atan+0x28e>
 801b700:	a597      	add	r5, pc, #604	@ (adr r5, 801b960 <atan+0x298>)
 801b702:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b706:	ec45 4b10 	vmov	d0, r4, r5
 801b70a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b70e:	4bb2      	ldr	r3, [pc, #712]	@ (801b9d8 <atan+0x310>)
 801b710:	429e      	cmp	r6, r3
 801b712:	d813      	bhi.n	801b73c <atan+0x74>
 801b714:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801b718:	429e      	cmp	r6, r3
 801b71a:	d80c      	bhi.n	801b736 <atan+0x6e>
 801b71c:	a392      	add	r3, pc, #584	@ (adr r3, 801b968 <atan+0x2a0>)
 801b71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b722:	4620      	mov	r0, r4
 801b724:	4629      	mov	r1, r5
 801b726:	f7e4 fdc9 	bl	80002bc <__adddf3>
 801b72a:	4bac      	ldr	r3, [pc, #688]	@ (801b9dc <atan+0x314>)
 801b72c:	2200      	movs	r2, #0
 801b72e:	f7e5 fa0b 	bl	8000b48 <__aeabi_dcmpgt>
 801b732:	2800      	cmp	r0, #0
 801b734:	d1e7      	bne.n	801b706 <atan+0x3e>
 801b736:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801b73a:	e029      	b.n	801b790 <atan+0xc8>
 801b73c:	f000 f95c 	bl	801b9f8 <fabs>
 801b740:	4ba7      	ldr	r3, [pc, #668]	@ (801b9e0 <atan+0x318>)
 801b742:	429e      	cmp	r6, r3
 801b744:	ec55 4b10 	vmov	r4, r5, d0
 801b748:	f200 80bc 	bhi.w	801b8c4 <atan+0x1fc>
 801b74c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801b750:	429e      	cmp	r6, r3
 801b752:	f200 809e 	bhi.w	801b892 <atan+0x1ca>
 801b756:	4622      	mov	r2, r4
 801b758:	462b      	mov	r3, r5
 801b75a:	4620      	mov	r0, r4
 801b75c:	4629      	mov	r1, r5
 801b75e:	f7e4 fdad 	bl	80002bc <__adddf3>
 801b762:	4b9e      	ldr	r3, [pc, #632]	@ (801b9dc <atan+0x314>)
 801b764:	2200      	movs	r2, #0
 801b766:	f7e4 fda7 	bl	80002b8 <__aeabi_dsub>
 801b76a:	2200      	movs	r2, #0
 801b76c:	4606      	mov	r6, r0
 801b76e:	460f      	mov	r7, r1
 801b770:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801b774:	4620      	mov	r0, r4
 801b776:	4629      	mov	r1, r5
 801b778:	f7e4 fda0 	bl	80002bc <__adddf3>
 801b77c:	4602      	mov	r2, r0
 801b77e:	460b      	mov	r3, r1
 801b780:	4630      	mov	r0, r6
 801b782:	4639      	mov	r1, r7
 801b784:	f7e5 f87a 	bl	800087c <__aeabi_ddiv>
 801b788:	f04f 0a00 	mov.w	sl, #0
 801b78c:	4604      	mov	r4, r0
 801b78e:	460d      	mov	r5, r1
 801b790:	4622      	mov	r2, r4
 801b792:	462b      	mov	r3, r5
 801b794:	4620      	mov	r0, r4
 801b796:	4629      	mov	r1, r5
 801b798:	f7e4 ff46 	bl	8000628 <__aeabi_dmul>
 801b79c:	4602      	mov	r2, r0
 801b79e:	460b      	mov	r3, r1
 801b7a0:	4680      	mov	r8, r0
 801b7a2:	4689      	mov	r9, r1
 801b7a4:	f7e4 ff40 	bl	8000628 <__aeabi_dmul>
 801b7a8:	a371      	add	r3, pc, #452	@ (adr r3, 801b970 <atan+0x2a8>)
 801b7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7ae:	4606      	mov	r6, r0
 801b7b0:	460f      	mov	r7, r1
 801b7b2:	f7e4 ff39 	bl	8000628 <__aeabi_dmul>
 801b7b6:	a370      	add	r3, pc, #448	@ (adr r3, 801b978 <atan+0x2b0>)
 801b7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7bc:	f7e4 fd7e 	bl	80002bc <__adddf3>
 801b7c0:	4632      	mov	r2, r6
 801b7c2:	463b      	mov	r3, r7
 801b7c4:	f7e4 ff30 	bl	8000628 <__aeabi_dmul>
 801b7c8:	a36d      	add	r3, pc, #436	@ (adr r3, 801b980 <atan+0x2b8>)
 801b7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7ce:	f7e4 fd75 	bl	80002bc <__adddf3>
 801b7d2:	4632      	mov	r2, r6
 801b7d4:	463b      	mov	r3, r7
 801b7d6:	f7e4 ff27 	bl	8000628 <__aeabi_dmul>
 801b7da:	a36b      	add	r3, pc, #428	@ (adr r3, 801b988 <atan+0x2c0>)
 801b7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7e0:	f7e4 fd6c 	bl	80002bc <__adddf3>
 801b7e4:	4632      	mov	r2, r6
 801b7e6:	463b      	mov	r3, r7
 801b7e8:	f7e4 ff1e 	bl	8000628 <__aeabi_dmul>
 801b7ec:	a368      	add	r3, pc, #416	@ (adr r3, 801b990 <atan+0x2c8>)
 801b7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7f2:	f7e4 fd63 	bl	80002bc <__adddf3>
 801b7f6:	4632      	mov	r2, r6
 801b7f8:	463b      	mov	r3, r7
 801b7fa:	f7e4 ff15 	bl	8000628 <__aeabi_dmul>
 801b7fe:	a366      	add	r3, pc, #408	@ (adr r3, 801b998 <atan+0x2d0>)
 801b800:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b804:	f7e4 fd5a 	bl	80002bc <__adddf3>
 801b808:	4642      	mov	r2, r8
 801b80a:	464b      	mov	r3, r9
 801b80c:	f7e4 ff0c 	bl	8000628 <__aeabi_dmul>
 801b810:	a363      	add	r3, pc, #396	@ (adr r3, 801b9a0 <atan+0x2d8>)
 801b812:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b816:	4680      	mov	r8, r0
 801b818:	4689      	mov	r9, r1
 801b81a:	4630      	mov	r0, r6
 801b81c:	4639      	mov	r1, r7
 801b81e:	f7e4 ff03 	bl	8000628 <__aeabi_dmul>
 801b822:	a361      	add	r3, pc, #388	@ (adr r3, 801b9a8 <atan+0x2e0>)
 801b824:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b828:	f7e4 fd46 	bl	80002b8 <__aeabi_dsub>
 801b82c:	4632      	mov	r2, r6
 801b82e:	463b      	mov	r3, r7
 801b830:	f7e4 fefa 	bl	8000628 <__aeabi_dmul>
 801b834:	a35e      	add	r3, pc, #376	@ (adr r3, 801b9b0 <atan+0x2e8>)
 801b836:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b83a:	f7e4 fd3d 	bl	80002b8 <__aeabi_dsub>
 801b83e:	4632      	mov	r2, r6
 801b840:	463b      	mov	r3, r7
 801b842:	f7e4 fef1 	bl	8000628 <__aeabi_dmul>
 801b846:	a35c      	add	r3, pc, #368	@ (adr r3, 801b9b8 <atan+0x2f0>)
 801b848:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b84c:	f7e4 fd34 	bl	80002b8 <__aeabi_dsub>
 801b850:	4632      	mov	r2, r6
 801b852:	463b      	mov	r3, r7
 801b854:	f7e4 fee8 	bl	8000628 <__aeabi_dmul>
 801b858:	a359      	add	r3, pc, #356	@ (adr r3, 801b9c0 <atan+0x2f8>)
 801b85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b85e:	f7e4 fd2b 	bl	80002b8 <__aeabi_dsub>
 801b862:	4632      	mov	r2, r6
 801b864:	463b      	mov	r3, r7
 801b866:	f7e4 fedf 	bl	8000628 <__aeabi_dmul>
 801b86a:	4602      	mov	r2, r0
 801b86c:	460b      	mov	r3, r1
 801b86e:	4640      	mov	r0, r8
 801b870:	4649      	mov	r1, r9
 801b872:	f7e4 fd23 	bl	80002bc <__adddf3>
 801b876:	4622      	mov	r2, r4
 801b878:	462b      	mov	r3, r5
 801b87a:	f7e4 fed5 	bl	8000628 <__aeabi_dmul>
 801b87e:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 801b882:	4602      	mov	r2, r0
 801b884:	460b      	mov	r3, r1
 801b886:	d148      	bne.n	801b91a <atan+0x252>
 801b888:	4620      	mov	r0, r4
 801b88a:	4629      	mov	r1, r5
 801b88c:	f7e4 fd14 	bl	80002b8 <__aeabi_dsub>
 801b890:	e72f      	b.n	801b6f2 <atan+0x2a>
 801b892:	4b52      	ldr	r3, [pc, #328]	@ (801b9dc <atan+0x314>)
 801b894:	2200      	movs	r2, #0
 801b896:	4620      	mov	r0, r4
 801b898:	4629      	mov	r1, r5
 801b89a:	f7e4 fd0d 	bl	80002b8 <__aeabi_dsub>
 801b89e:	4b4f      	ldr	r3, [pc, #316]	@ (801b9dc <atan+0x314>)
 801b8a0:	4606      	mov	r6, r0
 801b8a2:	460f      	mov	r7, r1
 801b8a4:	2200      	movs	r2, #0
 801b8a6:	4620      	mov	r0, r4
 801b8a8:	4629      	mov	r1, r5
 801b8aa:	f7e4 fd07 	bl	80002bc <__adddf3>
 801b8ae:	4602      	mov	r2, r0
 801b8b0:	460b      	mov	r3, r1
 801b8b2:	4630      	mov	r0, r6
 801b8b4:	4639      	mov	r1, r7
 801b8b6:	f7e4 ffe1 	bl	800087c <__aeabi_ddiv>
 801b8ba:	f04f 0a01 	mov.w	sl, #1
 801b8be:	4604      	mov	r4, r0
 801b8c0:	460d      	mov	r5, r1
 801b8c2:	e765      	b.n	801b790 <atan+0xc8>
 801b8c4:	4b47      	ldr	r3, [pc, #284]	@ (801b9e4 <atan+0x31c>)
 801b8c6:	429e      	cmp	r6, r3
 801b8c8:	d21c      	bcs.n	801b904 <atan+0x23c>
 801b8ca:	4b47      	ldr	r3, [pc, #284]	@ (801b9e8 <atan+0x320>)
 801b8cc:	2200      	movs	r2, #0
 801b8ce:	4620      	mov	r0, r4
 801b8d0:	4629      	mov	r1, r5
 801b8d2:	f7e4 fcf1 	bl	80002b8 <__aeabi_dsub>
 801b8d6:	4b44      	ldr	r3, [pc, #272]	@ (801b9e8 <atan+0x320>)
 801b8d8:	4606      	mov	r6, r0
 801b8da:	460f      	mov	r7, r1
 801b8dc:	2200      	movs	r2, #0
 801b8de:	4620      	mov	r0, r4
 801b8e0:	4629      	mov	r1, r5
 801b8e2:	f7e4 fea1 	bl	8000628 <__aeabi_dmul>
 801b8e6:	4b3d      	ldr	r3, [pc, #244]	@ (801b9dc <atan+0x314>)
 801b8e8:	2200      	movs	r2, #0
 801b8ea:	f7e4 fce7 	bl	80002bc <__adddf3>
 801b8ee:	4602      	mov	r2, r0
 801b8f0:	460b      	mov	r3, r1
 801b8f2:	4630      	mov	r0, r6
 801b8f4:	4639      	mov	r1, r7
 801b8f6:	f7e4 ffc1 	bl	800087c <__aeabi_ddiv>
 801b8fa:	f04f 0a02 	mov.w	sl, #2
 801b8fe:	4604      	mov	r4, r0
 801b900:	460d      	mov	r5, r1
 801b902:	e745      	b.n	801b790 <atan+0xc8>
 801b904:	4622      	mov	r2, r4
 801b906:	462b      	mov	r3, r5
 801b908:	4938      	ldr	r1, [pc, #224]	@ (801b9ec <atan+0x324>)
 801b90a:	2000      	movs	r0, #0
 801b90c:	f7e4 ffb6 	bl	800087c <__aeabi_ddiv>
 801b910:	f04f 0a03 	mov.w	sl, #3
 801b914:	4604      	mov	r4, r0
 801b916:	460d      	mov	r5, r1
 801b918:	e73a      	b.n	801b790 <atan+0xc8>
 801b91a:	4b35      	ldr	r3, [pc, #212]	@ (801b9f0 <atan+0x328>)
 801b91c:	4e35      	ldr	r6, [pc, #212]	@ (801b9f4 <atan+0x32c>)
 801b91e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801b922:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b926:	f7e4 fcc7 	bl	80002b8 <__aeabi_dsub>
 801b92a:	4622      	mov	r2, r4
 801b92c:	462b      	mov	r3, r5
 801b92e:	f7e4 fcc3 	bl	80002b8 <__aeabi_dsub>
 801b932:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801b936:	4602      	mov	r2, r0
 801b938:	460b      	mov	r3, r1
 801b93a:	e9d6 0100 	ldrd	r0, r1, [r6]
 801b93e:	f7e4 fcbb 	bl	80002b8 <__aeabi_dsub>
 801b942:	f1bb 0f00 	cmp.w	fp, #0
 801b946:	4604      	mov	r4, r0
 801b948:	460d      	mov	r5, r1
 801b94a:	f6bf aedc 	bge.w	801b706 <atan+0x3e>
 801b94e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b952:	461d      	mov	r5, r3
 801b954:	e6d7      	b.n	801b706 <atan+0x3e>
 801b956:	a51c      	add	r5, pc, #112	@ (adr r5, 801b9c8 <atan+0x300>)
 801b958:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b95c:	e6d3      	b.n	801b706 <atan+0x3e>
 801b95e:	bf00      	nop
 801b960:	54442d18 	.word	0x54442d18
 801b964:	3ff921fb 	.word	0x3ff921fb
 801b968:	8800759c 	.word	0x8800759c
 801b96c:	7e37e43c 	.word	0x7e37e43c
 801b970:	e322da11 	.word	0xe322da11
 801b974:	3f90ad3a 	.word	0x3f90ad3a
 801b978:	24760deb 	.word	0x24760deb
 801b97c:	3fa97b4b 	.word	0x3fa97b4b
 801b980:	a0d03d51 	.word	0xa0d03d51
 801b984:	3fb10d66 	.word	0x3fb10d66
 801b988:	c54c206e 	.word	0xc54c206e
 801b98c:	3fb745cd 	.word	0x3fb745cd
 801b990:	920083ff 	.word	0x920083ff
 801b994:	3fc24924 	.word	0x3fc24924
 801b998:	5555550d 	.word	0x5555550d
 801b99c:	3fd55555 	.word	0x3fd55555
 801b9a0:	2c6a6c2f 	.word	0x2c6a6c2f
 801b9a4:	bfa2b444 	.word	0xbfa2b444
 801b9a8:	52defd9a 	.word	0x52defd9a
 801b9ac:	3fadde2d 	.word	0x3fadde2d
 801b9b0:	af749a6d 	.word	0xaf749a6d
 801b9b4:	3fb3b0f2 	.word	0x3fb3b0f2
 801b9b8:	fe231671 	.word	0xfe231671
 801b9bc:	3fbc71c6 	.word	0x3fbc71c6
 801b9c0:	9998ebc4 	.word	0x9998ebc4
 801b9c4:	3fc99999 	.word	0x3fc99999
 801b9c8:	54442d18 	.word	0x54442d18
 801b9cc:	bff921fb 	.word	0xbff921fb
 801b9d0:	440fffff 	.word	0x440fffff
 801b9d4:	7ff00000 	.word	0x7ff00000
 801b9d8:	3fdbffff 	.word	0x3fdbffff
 801b9dc:	3ff00000 	.word	0x3ff00000
 801b9e0:	3ff2ffff 	.word	0x3ff2ffff
 801b9e4:	40038000 	.word	0x40038000
 801b9e8:	3ff80000 	.word	0x3ff80000
 801b9ec:	bff00000 	.word	0xbff00000
 801b9f0:	0801df40 	.word	0x0801df40
 801b9f4:	0801df60 	.word	0x0801df60

0801b9f8 <fabs>:
 801b9f8:	ec51 0b10 	vmov	r0, r1, d0
 801b9fc:	4602      	mov	r2, r0
 801b9fe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801ba02:	ec43 2b10 	vmov	d0, r2, r3
 801ba06:	4770      	bx	lr

0801ba08 <__kernel_rem_pio2>:
 801ba08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ba0c:	ed2d 8b02 	vpush	{d8}
 801ba10:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801ba14:	f112 0f14 	cmn.w	r2, #20
 801ba18:	9306      	str	r3, [sp, #24]
 801ba1a:	9104      	str	r1, [sp, #16]
 801ba1c:	4bc2      	ldr	r3, [pc, #776]	@ (801bd28 <__kernel_rem_pio2+0x320>)
 801ba1e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801ba20:	9008      	str	r0, [sp, #32]
 801ba22:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ba26:	9300      	str	r3, [sp, #0]
 801ba28:	9b06      	ldr	r3, [sp, #24]
 801ba2a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801ba2e:	bfa8      	it	ge
 801ba30:	1ed4      	subge	r4, r2, #3
 801ba32:	9305      	str	r3, [sp, #20]
 801ba34:	bfb2      	itee	lt
 801ba36:	2400      	movlt	r4, #0
 801ba38:	2318      	movge	r3, #24
 801ba3a:	fb94 f4f3 	sdivge	r4, r4, r3
 801ba3e:	f06f 0317 	mvn.w	r3, #23
 801ba42:	fb04 3303 	mla	r3, r4, r3, r3
 801ba46:	eb03 0b02 	add.w	fp, r3, r2
 801ba4a:	9b00      	ldr	r3, [sp, #0]
 801ba4c:	9a05      	ldr	r2, [sp, #20]
 801ba4e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801bd18 <__kernel_rem_pio2+0x310>
 801ba52:	eb03 0802 	add.w	r8, r3, r2
 801ba56:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801ba58:	1aa7      	subs	r7, r4, r2
 801ba5a:	ae20      	add	r6, sp, #128	@ 0x80
 801ba5c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801ba60:	2500      	movs	r5, #0
 801ba62:	4545      	cmp	r5, r8
 801ba64:	dd12      	ble.n	801ba8c <__kernel_rem_pio2+0x84>
 801ba66:	9b06      	ldr	r3, [sp, #24]
 801ba68:	aa20      	add	r2, sp, #128	@ 0x80
 801ba6a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801ba6e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801ba72:	2700      	movs	r7, #0
 801ba74:	9b00      	ldr	r3, [sp, #0]
 801ba76:	429f      	cmp	r7, r3
 801ba78:	dc2e      	bgt.n	801bad8 <__kernel_rem_pio2+0xd0>
 801ba7a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801bd18 <__kernel_rem_pio2+0x310>
 801ba7e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ba82:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ba86:	46a8      	mov	r8, r5
 801ba88:	2600      	movs	r6, #0
 801ba8a:	e01b      	b.n	801bac4 <__kernel_rem_pio2+0xbc>
 801ba8c:	42ef      	cmn	r7, r5
 801ba8e:	d407      	bmi.n	801baa0 <__kernel_rem_pio2+0x98>
 801ba90:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801ba94:	f7e4 fd5e 	bl	8000554 <__aeabi_i2d>
 801ba98:	e8e6 0102 	strd	r0, r1, [r6], #8
 801ba9c:	3501      	adds	r5, #1
 801ba9e:	e7e0      	b.n	801ba62 <__kernel_rem_pio2+0x5a>
 801baa0:	ec51 0b18 	vmov	r0, r1, d8
 801baa4:	e7f8      	b.n	801ba98 <__kernel_rem_pio2+0x90>
 801baa6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801baaa:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801baae:	f7e4 fdbb 	bl	8000628 <__aeabi_dmul>
 801bab2:	4602      	mov	r2, r0
 801bab4:	460b      	mov	r3, r1
 801bab6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801baba:	f7e4 fbff 	bl	80002bc <__adddf3>
 801babe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bac2:	3601      	adds	r6, #1
 801bac4:	9b05      	ldr	r3, [sp, #20]
 801bac6:	429e      	cmp	r6, r3
 801bac8:	dded      	ble.n	801baa6 <__kernel_rem_pio2+0x9e>
 801baca:	ed9d 7b02 	vldr	d7, [sp, #8]
 801bace:	3701      	adds	r7, #1
 801bad0:	ecaa 7b02 	vstmia	sl!, {d7}
 801bad4:	3508      	adds	r5, #8
 801bad6:	e7cd      	b.n	801ba74 <__kernel_rem_pio2+0x6c>
 801bad8:	9b00      	ldr	r3, [sp, #0]
 801bada:	f8dd 8000 	ldr.w	r8, [sp]
 801bade:	aa0c      	add	r2, sp, #48	@ 0x30
 801bae0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801bae4:	930a      	str	r3, [sp, #40]	@ 0x28
 801bae6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801bae8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801baec:	9309      	str	r3, [sp, #36]	@ 0x24
 801baee:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801baf2:	930b      	str	r3, [sp, #44]	@ 0x2c
 801baf4:	ab98      	add	r3, sp, #608	@ 0x260
 801baf6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801bafa:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801bafe:	ed8d 7b02 	vstr	d7, [sp, #8]
 801bb02:	ac0c      	add	r4, sp, #48	@ 0x30
 801bb04:	ab70      	add	r3, sp, #448	@ 0x1c0
 801bb06:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801bb0a:	46a1      	mov	r9, r4
 801bb0c:	46c2      	mov	sl, r8
 801bb0e:	f1ba 0f00 	cmp.w	sl, #0
 801bb12:	dc77      	bgt.n	801bc04 <__kernel_rem_pio2+0x1fc>
 801bb14:	4658      	mov	r0, fp
 801bb16:	ed9d 0b02 	vldr	d0, [sp, #8]
 801bb1a:	f000 fac5 	bl	801c0a8 <scalbn>
 801bb1e:	ec57 6b10 	vmov	r6, r7, d0
 801bb22:	2200      	movs	r2, #0
 801bb24:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801bb28:	4630      	mov	r0, r6
 801bb2a:	4639      	mov	r1, r7
 801bb2c:	f7e4 fd7c 	bl	8000628 <__aeabi_dmul>
 801bb30:	ec41 0b10 	vmov	d0, r0, r1
 801bb34:	f000 fb34 	bl	801c1a0 <floor>
 801bb38:	4b7c      	ldr	r3, [pc, #496]	@ (801bd2c <__kernel_rem_pio2+0x324>)
 801bb3a:	ec51 0b10 	vmov	r0, r1, d0
 801bb3e:	2200      	movs	r2, #0
 801bb40:	f7e4 fd72 	bl	8000628 <__aeabi_dmul>
 801bb44:	4602      	mov	r2, r0
 801bb46:	460b      	mov	r3, r1
 801bb48:	4630      	mov	r0, r6
 801bb4a:	4639      	mov	r1, r7
 801bb4c:	f7e4 fbb4 	bl	80002b8 <__aeabi_dsub>
 801bb50:	460f      	mov	r7, r1
 801bb52:	4606      	mov	r6, r0
 801bb54:	f7e5 f818 	bl	8000b88 <__aeabi_d2iz>
 801bb58:	9002      	str	r0, [sp, #8]
 801bb5a:	f7e4 fcfb 	bl	8000554 <__aeabi_i2d>
 801bb5e:	4602      	mov	r2, r0
 801bb60:	460b      	mov	r3, r1
 801bb62:	4630      	mov	r0, r6
 801bb64:	4639      	mov	r1, r7
 801bb66:	f7e4 fba7 	bl	80002b8 <__aeabi_dsub>
 801bb6a:	f1bb 0f00 	cmp.w	fp, #0
 801bb6e:	4606      	mov	r6, r0
 801bb70:	460f      	mov	r7, r1
 801bb72:	dd6c      	ble.n	801bc4e <__kernel_rem_pio2+0x246>
 801bb74:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801bb78:	ab0c      	add	r3, sp, #48	@ 0x30
 801bb7a:	9d02      	ldr	r5, [sp, #8]
 801bb7c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801bb80:	f1cb 0018 	rsb	r0, fp, #24
 801bb84:	fa43 f200 	asr.w	r2, r3, r0
 801bb88:	4415      	add	r5, r2
 801bb8a:	4082      	lsls	r2, r0
 801bb8c:	1a9b      	subs	r3, r3, r2
 801bb8e:	aa0c      	add	r2, sp, #48	@ 0x30
 801bb90:	9502      	str	r5, [sp, #8]
 801bb92:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801bb96:	f1cb 0217 	rsb	r2, fp, #23
 801bb9a:	fa43 f902 	asr.w	r9, r3, r2
 801bb9e:	f1b9 0f00 	cmp.w	r9, #0
 801bba2:	dd64      	ble.n	801bc6e <__kernel_rem_pio2+0x266>
 801bba4:	9b02      	ldr	r3, [sp, #8]
 801bba6:	2200      	movs	r2, #0
 801bba8:	3301      	adds	r3, #1
 801bbaa:	9302      	str	r3, [sp, #8]
 801bbac:	4615      	mov	r5, r2
 801bbae:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801bbb2:	4590      	cmp	r8, r2
 801bbb4:	f300 80a1 	bgt.w	801bcfa <__kernel_rem_pio2+0x2f2>
 801bbb8:	f1bb 0f00 	cmp.w	fp, #0
 801bbbc:	dd07      	ble.n	801bbce <__kernel_rem_pio2+0x1c6>
 801bbbe:	f1bb 0f01 	cmp.w	fp, #1
 801bbc2:	f000 80c1 	beq.w	801bd48 <__kernel_rem_pio2+0x340>
 801bbc6:	f1bb 0f02 	cmp.w	fp, #2
 801bbca:	f000 80c8 	beq.w	801bd5e <__kernel_rem_pio2+0x356>
 801bbce:	f1b9 0f02 	cmp.w	r9, #2
 801bbd2:	d14c      	bne.n	801bc6e <__kernel_rem_pio2+0x266>
 801bbd4:	4632      	mov	r2, r6
 801bbd6:	463b      	mov	r3, r7
 801bbd8:	4955      	ldr	r1, [pc, #340]	@ (801bd30 <__kernel_rem_pio2+0x328>)
 801bbda:	2000      	movs	r0, #0
 801bbdc:	f7e4 fb6c 	bl	80002b8 <__aeabi_dsub>
 801bbe0:	4606      	mov	r6, r0
 801bbe2:	460f      	mov	r7, r1
 801bbe4:	2d00      	cmp	r5, #0
 801bbe6:	d042      	beq.n	801bc6e <__kernel_rem_pio2+0x266>
 801bbe8:	4658      	mov	r0, fp
 801bbea:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801bd20 <__kernel_rem_pio2+0x318>
 801bbee:	f000 fa5b 	bl	801c0a8 <scalbn>
 801bbf2:	4630      	mov	r0, r6
 801bbf4:	4639      	mov	r1, r7
 801bbf6:	ec53 2b10 	vmov	r2, r3, d0
 801bbfa:	f7e4 fb5d 	bl	80002b8 <__aeabi_dsub>
 801bbfe:	4606      	mov	r6, r0
 801bc00:	460f      	mov	r7, r1
 801bc02:	e034      	b.n	801bc6e <__kernel_rem_pio2+0x266>
 801bc04:	4b4b      	ldr	r3, [pc, #300]	@ (801bd34 <__kernel_rem_pio2+0x32c>)
 801bc06:	2200      	movs	r2, #0
 801bc08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bc0c:	f7e4 fd0c 	bl	8000628 <__aeabi_dmul>
 801bc10:	f7e4 ffba 	bl	8000b88 <__aeabi_d2iz>
 801bc14:	f7e4 fc9e 	bl	8000554 <__aeabi_i2d>
 801bc18:	4b47      	ldr	r3, [pc, #284]	@ (801bd38 <__kernel_rem_pio2+0x330>)
 801bc1a:	2200      	movs	r2, #0
 801bc1c:	4606      	mov	r6, r0
 801bc1e:	460f      	mov	r7, r1
 801bc20:	f7e4 fd02 	bl	8000628 <__aeabi_dmul>
 801bc24:	4602      	mov	r2, r0
 801bc26:	460b      	mov	r3, r1
 801bc28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bc2c:	f7e4 fb44 	bl	80002b8 <__aeabi_dsub>
 801bc30:	f7e4 ffaa 	bl	8000b88 <__aeabi_d2iz>
 801bc34:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801bc38:	f849 0b04 	str.w	r0, [r9], #4
 801bc3c:	4639      	mov	r1, r7
 801bc3e:	4630      	mov	r0, r6
 801bc40:	f7e4 fb3c 	bl	80002bc <__adddf3>
 801bc44:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801bc48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bc4c:	e75f      	b.n	801bb0e <__kernel_rem_pio2+0x106>
 801bc4e:	d107      	bne.n	801bc60 <__kernel_rem_pio2+0x258>
 801bc50:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801bc54:	aa0c      	add	r2, sp, #48	@ 0x30
 801bc56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801bc5a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801bc5e:	e79e      	b.n	801bb9e <__kernel_rem_pio2+0x196>
 801bc60:	4b36      	ldr	r3, [pc, #216]	@ (801bd3c <__kernel_rem_pio2+0x334>)
 801bc62:	2200      	movs	r2, #0
 801bc64:	f7e4 ff66 	bl	8000b34 <__aeabi_dcmpge>
 801bc68:	2800      	cmp	r0, #0
 801bc6a:	d143      	bne.n	801bcf4 <__kernel_rem_pio2+0x2ec>
 801bc6c:	4681      	mov	r9, r0
 801bc6e:	2200      	movs	r2, #0
 801bc70:	2300      	movs	r3, #0
 801bc72:	4630      	mov	r0, r6
 801bc74:	4639      	mov	r1, r7
 801bc76:	f7e4 ff3f 	bl	8000af8 <__aeabi_dcmpeq>
 801bc7a:	2800      	cmp	r0, #0
 801bc7c:	f000 80c1 	beq.w	801be02 <__kernel_rem_pio2+0x3fa>
 801bc80:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801bc84:	2200      	movs	r2, #0
 801bc86:	9900      	ldr	r1, [sp, #0]
 801bc88:	428b      	cmp	r3, r1
 801bc8a:	da70      	bge.n	801bd6e <__kernel_rem_pio2+0x366>
 801bc8c:	2a00      	cmp	r2, #0
 801bc8e:	f000 808b 	beq.w	801bda8 <__kernel_rem_pio2+0x3a0>
 801bc92:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801bc96:	ab0c      	add	r3, sp, #48	@ 0x30
 801bc98:	f1ab 0b18 	sub.w	fp, fp, #24
 801bc9c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801bca0:	2b00      	cmp	r3, #0
 801bca2:	d0f6      	beq.n	801bc92 <__kernel_rem_pio2+0x28a>
 801bca4:	4658      	mov	r0, fp
 801bca6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801bd20 <__kernel_rem_pio2+0x318>
 801bcaa:	f000 f9fd 	bl	801c0a8 <scalbn>
 801bcae:	f108 0301 	add.w	r3, r8, #1
 801bcb2:	00da      	lsls	r2, r3, #3
 801bcb4:	9205      	str	r2, [sp, #20]
 801bcb6:	ec55 4b10 	vmov	r4, r5, d0
 801bcba:	aa70      	add	r2, sp, #448	@ 0x1c0
 801bcbc:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801bd34 <__kernel_rem_pio2+0x32c>
 801bcc0:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801bcc4:	4646      	mov	r6, r8
 801bcc6:	f04f 0a00 	mov.w	sl, #0
 801bcca:	2e00      	cmp	r6, #0
 801bccc:	f280 80d1 	bge.w	801be72 <__kernel_rem_pio2+0x46a>
 801bcd0:	4644      	mov	r4, r8
 801bcd2:	2c00      	cmp	r4, #0
 801bcd4:	f2c0 80ff 	blt.w	801bed6 <__kernel_rem_pio2+0x4ce>
 801bcd8:	4b19      	ldr	r3, [pc, #100]	@ (801bd40 <__kernel_rem_pio2+0x338>)
 801bcda:	461f      	mov	r7, r3
 801bcdc:	ab70      	add	r3, sp, #448	@ 0x1c0
 801bcde:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801bce2:	9306      	str	r3, [sp, #24]
 801bce4:	f04f 0a00 	mov.w	sl, #0
 801bce8:	f04f 0b00 	mov.w	fp, #0
 801bcec:	2600      	movs	r6, #0
 801bcee:	eba8 0504 	sub.w	r5, r8, r4
 801bcf2:	e0e4      	b.n	801bebe <__kernel_rem_pio2+0x4b6>
 801bcf4:	f04f 0902 	mov.w	r9, #2
 801bcf8:	e754      	b.n	801bba4 <__kernel_rem_pio2+0x19c>
 801bcfa:	f854 3b04 	ldr.w	r3, [r4], #4
 801bcfe:	bb0d      	cbnz	r5, 801bd44 <__kernel_rem_pio2+0x33c>
 801bd00:	b123      	cbz	r3, 801bd0c <__kernel_rem_pio2+0x304>
 801bd02:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801bd06:	f844 3c04 	str.w	r3, [r4, #-4]
 801bd0a:	2301      	movs	r3, #1
 801bd0c:	3201      	adds	r2, #1
 801bd0e:	461d      	mov	r5, r3
 801bd10:	e74f      	b.n	801bbb2 <__kernel_rem_pio2+0x1aa>
 801bd12:	bf00      	nop
 801bd14:	f3af 8000 	nop.w
	...
 801bd24:	3ff00000 	.word	0x3ff00000
 801bd28:	0801dfc0 	.word	0x0801dfc0
 801bd2c:	40200000 	.word	0x40200000
 801bd30:	3ff00000 	.word	0x3ff00000
 801bd34:	3e700000 	.word	0x3e700000
 801bd38:	41700000 	.word	0x41700000
 801bd3c:	3fe00000 	.word	0x3fe00000
 801bd40:	0801df80 	.word	0x0801df80
 801bd44:	1acb      	subs	r3, r1, r3
 801bd46:	e7de      	b.n	801bd06 <__kernel_rem_pio2+0x2fe>
 801bd48:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801bd4c:	ab0c      	add	r3, sp, #48	@ 0x30
 801bd4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bd52:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801bd56:	a90c      	add	r1, sp, #48	@ 0x30
 801bd58:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801bd5c:	e737      	b.n	801bbce <__kernel_rem_pio2+0x1c6>
 801bd5e:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801bd62:	ab0c      	add	r3, sp, #48	@ 0x30
 801bd64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bd68:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801bd6c:	e7f3      	b.n	801bd56 <__kernel_rem_pio2+0x34e>
 801bd6e:	a90c      	add	r1, sp, #48	@ 0x30
 801bd70:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801bd74:	3b01      	subs	r3, #1
 801bd76:	430a      	orrs	r2, r1
 801bd78:	e785      	b.n	801bc86 <__kernel_rem_pio2+0x27e>
 801bd7a:	3401      	adds	r4, #1
 801bd7c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801bd80:	2a00      	cmp	r2, #0
 801bd82:	d0fa      	beq.n	801bd7a <__kernel_rem_pio2+0x372>
 801bd84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801bd86:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801bd8a:	eb0d 0503 	add.w	r5, sp, r3
 801bd8e:	9b06      	ldr	r3, [sp, #24]
 801bd90:	aa20      	add	r2, sp, #128	@ 0x80
 801bd92:	4443      	add	r3, r8
 801bd94:	f108 0701 	add.w	r7, r8, #1
 801bd98:	3d98      	subs	r5, #152	@ 0x98
 801bd9a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801bd9e:	4444      	add	r4, r8
 801bda0:	42bc      	cmp	r4, r7
 801bda2:	da04      	bge.n	801bdae <__kernel_rem_pio2+0x3a6>
 801bda4:	46a0      	mov	r8, r4
 801bda6:	e6a2      	b.n	801baee <__kernel_rem_pio2+0xe6>
 801bda8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801bdaa:	2401      	movs	r4, #1
 801bdac:	e7e6      	b.n	801bd7c <__kernel_rem_pio2+0x374>
 801bdae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bdb0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801bdb4:	f7e4 fbce 	bl	8000554 <__aeabi_i2d>
 801bdb8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801c078 <__kernel_rem_pio2+0x670>
 801bdbc:	e8e6 0102 	strd	r0, r1, [r6], #8
 801bdc0:	ed8d 7b02 	vstr	d7, [sp, #8]
 801bdc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801bdc8:	46b2      	mov	sl, r6
 801bdca:	f04f 0800 	mov.w	r8, #0
 801bdce:	9b05      	ldr	r3, [sp, #20]
 801bdd0:	4598      	cmp	r8, r3
 801bdd2:	dd05      	ble.n	801bde0 <__kernel_rem_pio2+0x3d8>
 801bdd4:	ed9d 7b02 	vldr	d7, [sp, #8]
 801bdd8:	3701      	adds	r7, #1
 801bdda:	eca5 7b02 	vstmia	r5!, {d7}
 801bdde:	e7df      	b.n	801bda0 <__kernel_rem_pio2+0x398>
 801bde0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801bde4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801bde8:	f7e4 fc1e 	bl	8000628 <__aeabi_dmul>
 801bdec:	4602      	mov	r2, r0
 801bdee:	460b      	mov	r3, r1
 801bdf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bdf4:	f7e4 fa62 	bl	80002bc <__adddf3>
 801bdf8:	f108 0801 	add.w	r8, r8, #1
 801bdfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801be00:	e7e5      	b.n	801bdce <__kernel_rem_pio2+0x3c6>
 801be02:	f1cb 0000 	rsb	r0, fp, #0
 801be06:	ec47 6b10 	vmov	d0, r6, r7
 801be0a:	f000 f94d 	bl	801c0a8 <scalbn>
 801be0e:	ec55 4b10 	vmov	r4, r5, d0
 801be12:	4b9b      	ldr	r3, [pc, #620]	@ (801c080 <__kernel_rem_pio2+0x678>)
 801be14:	2200      	movs	r2, #0
 801be16:	4620      	mov	r0, r4
 801be18:	4629      	mov	r1, r5
 801be1a:	f7e4 fe8b 	bl	8000b34 <__aeabi_dcmpge>
 801be1e:	b300      	cbz	r0, 801be62 <__kernel_rem_pio2+0x45a>
 801be20:	4b98      	ldr	r3, [pc, #608]	@ (801c084 <__kernel_rem_pio2+0x67c>)
 801be22:	2200      	movs	r2, #0
 801be24:	4620      	mov	r0, r4
 801be26:	4629      	mov	r1, r5
 801be28:	f7e4 fbfe 	bl	8000628 <__aeabi_dmul>
 801be2c:	f7e4 feac 	bl	8000b88 <__aeabi_d2iz>
 801be30:	4606      	mov	r6, r0
 801be32:	f7e4 fb8f 	bl	8000554 <__aeabi_i2d>
 801be36:	4b92      	ldr	r3, [pc, #584]	@ (801c080 <__kernel_rem_pio2+0x678>)
 801be38:	2200      	movs	r2, #0
 801be3a:	f7e4 fbf5 	bl	8000628 <__aeabi_dmul>
 801be3e:	460b      	mov	r3, r1
 801be40:	4602      	mov	r2, r0
 801be42:	4629      	mov	r1, r5
 801be44:	4620      	mov	r0, r4
 801be46:	f7e4 fa37 	bl	80002b8 <__aeabi_dsub>
 801be4a:	f7e4 fe9d 	bl	8000b88 <__aeabi_d2iz>
 801be4e:	ab0c      	add	r3, sp, #48	@ 0x30
 801be50:	f10b 0b18 	add.w	fp, fp, #24
 801be54:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801be58:	f108 0801 	add.w	r8, r8, #1
 801be5c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801be60:	e720      	b.n	801bca4 <__kernel_rem_pio2+0x29c>
 801be62:	4620      	mov	r0, r4
 801be64:	4629      	mov	r1, r5
 801be66:	f7e4 fe8f 	bl	8000b88 <__aeabi_d2iz>
 801be6a:	ab0c      	add	r3, sp, #48	@ 0x30
 801be6c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801be70:	e718      	b.n	801bca4 <__kernel_rem_pio2+0x29c>
 801be72:	ab0c      	add	r3, sp, #48	@ 0x30
 801be74:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801be78:	f7e4 fb6c 	bl	8000554 <__aeabi_i2d>
 801be7c:	4622      	mov	r2, r4
 801be7e:	462b      	mov	r3, r5
 801be80:	f7e4 fbd2 	bl	8000628 <__aeabi_dmul>
 801be84:	4652      	mov	r2, sl
 801be86:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801be8a:	465b      	mov	r3, fp
 801be8c:	4620      	mov	r0, r4
 801be8e:	4629      	mov	r1, r5
 801be90:	f7e4 fbca 	bl	8000628 <__aeabi_dmul>
 801be94:	3e01      	subs	r6, #1
 801be96:	4604      	mov	r4, r0
 801be98:	460d      	mov	r5, r1
 801be9a:	e716      	b.n	801bcca <__kernel_rem_pio2+0x2c2>
 801be9c:	9906      	ldr	r1, [sp, #24]
 801be9e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801bea2:	9106      	str	r1, [sp, #24]
 801bea4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801bea8:	f7e4 fbbe 	bl	8000628 <__aeabi_dmul>
 801beac:	4602      	mov	r2, r0
 801beae:	460b      	mov	r3, r1
 801beb0:	4650      	mov	r0, sl
 801beb2:	4659      	mov	r1, fp
 801beb4:	f7e4 fa02 	bl	80002bc <__adddf3>
 801beb8:	3601      	adds	r6, #1
 801beba:	4682      	mov	sl, r0
 801bebc:	468b      	mov	fp, r1
 801bebe:	9b00      	ldr	r3, [sp, #0]
 801bec0:	429e      	cmp	r6, r3
 801bec2:	dc01      	bgt.n	801bec8 <__kernel_rem_pio2+0x4c0>
 801bec4:	42ae      	cmp	r6, r5
 801bec6:	dde9      	ble.n	801be9c <__kernel_rem_pio2+0x494>
 801bec8:	ab48      	add	r3, sp, #288	@ 0x120
 801beca:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801bece:	e9c5 ab00 	strd	sl, fp, [r5]
 801bed2:	3c01      	subs	r4, #1
 801bed4:	e6fd      	b.n	801bcd2 <__kernel_rem_pio2+0x2ca>
 801bed6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801bed8:	2b02      	cmp	r3, #2
 801beda:	dc0b      	bgt.n	801bef4 <__kernel_rem_pio2+0x4ec>
 801bedc:	2b00      	cmp	r3, #0
 801bede:	dc35      	bgt.n	801bf4c <__kernel_rem_pio2+0x544>
 801bee0:	d059      	beq.n	801bf96 <__kernel_rem_pio2+0x58e>
 801bee2:	9b02      	ldr	r3, [sp, #8]
 801bee4:	f003 0007 	and.w	r0, r3, #7
 801bee8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801beec:	ecbd 8b02 	vpop	{d8}
 801bef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bef4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801bef6:	2b03      	cmp	r3, #3
 801bef8:	d1f3      	bne.n	801bee2 <__kernel_rem_pio2+0x4da>
 801befa:	9b05      	ldr	r3, [sp, #20]
 801befc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801bf00:	eb0d 0403 	add.w	r4, sp, r3
 801bf04:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801bf08:	4625      	mov	r5, r4
 801bf0a:	46c2      	mov	sl, r8
 801bf0c:	f1ba 0f00 	cmp.w	sl, #0
 801bf10:	dc69      	bgt.n	801bfe6 <__kernel_rem_pio2+0x5de>
 801bf12:	4645      	mov	r5, r8
 801bf14:	2d01      	cmp	r5, #1
 801bf16:	f300 8087 	bgt.w	801c028 <__kernel_rem_pio2+0x620>
 801bf1a:	9c05      	ldr	r4, [sp, #20]
 801bf1c:	ab48      	add	r3, sp, #288	@ 0x120
 801bf1e:	441c      	add	r4, r3
 801bf20:	2000      	movs	r0, #0
 801bf22:	2100      	movs	r1, #0
 801bf24:	f1b8 0f01 	cmp.w	r8, #1
 801bf28:	f300 809c 	bgt.w	801c064 <__kernel_rem_pio2+0x65c>
 801bf2c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801bf30:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801bf34:	f1b9 0f00 	cmp.w	r9, #0
 801bf38:	f040 80a6 	bne.w	801c088 <__kernel_rem_pio2+0x680>
 801bf3c:	9b04      	ldr	r3, [sp, #16]
 801bf3e:	e9c3 5600 	strd	r5, r6, [r3]
 801bf42:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801bf46:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801bf4a:	e7ca      	b.n	801bee2 <__kernel_rem_pio2+0x4da>
 801bf4c:	9d05      	ldr	r5, [sp, #20]
 801bf4e:	ab48      	add	r3, sp, #288	@ 0x120
 801bf50:	441d      	add	r5, r3
 801bf52:	4644      	mov	r4, r8
 801bf54:	2000      	movs	r0, #0
 801bf56:	2100      	movs	r1, #0
 801bf58:	2c00      	cmp	r4, #0
 801bf5a:	da35      	bge.n	801bfc8 <__kernel_rem_pio2+0x5c0>
 801bf5c:	f1b9 0f00 	cmp.w	r9, #0
 801bf60:	d038      	beq.n	801bfd4 <__kernel_rem_pio2+0x5cc>
 801bf62:	4602      	mov	r2, r0
 801bf64:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801bf68:	9c04      	ldr	r4, [sp, #16]
 801bf6a:	e9c4 2300 	strd	r2, r3, [r4]
 801bf6e:	4602      	mov	r2, r0
 801bf70:	460b      	mov	r3, r1
 801bf72:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801bf76:	f7e4 f99f 	bl	80002b8 <__aeabi_dsub>
 801bf7a:	ad4a      	add	r5, sp, #296	@ 0x128
 801bf7c:	2401      	movs	r4, #1
 801bf7e:	45a0      	cmp	r8, r4
 801bf80:	da2b      	bge.n	801bfda <__kernel_rem_pio2+0x5d2>
 801bf82:	f1b9 0f00 	cmp.w	r9, #0
 801bf86:	d002      	beq.n	801bf8e <__kernel_rem_pio2+0x586>
 801bf88:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801bf8c:	4619      	mov	r1, r3
 801bf8e:	9b04      	ldr	r3, [sp, #16]
 801bf90:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801bf94:	e7a5      	b.n	801bee2 <__kernel_rem_pio2+0x4da>
 801bf96:	9c05      	ldr	r4, [sp, #20]
 801bf98:	ab48      	add	r3, sp, #288	@ 0x120
 801bf9a:	441c      	add	r4, r3
 801bf9c:	2000      	movs	r0, #0
 801bf9e:	2100      	movs	r1, #0
 801bfa0:	f1b8 0f00 	cmp.w	r8, #0
 801bfa4:	da09      	bge.n	801bfba <__kernel_rem_pio2+0x5b2>
 801bfa6:	f1b9 0f00 	cmp.w	r9, #0
 801bfaa:	d002      	beq.n	801bfb2 <__kernel_rem_pio2+0x5aa>
 801bfac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801bfb0:	4619      	mov	r1, r3
 801bfb2:	9b04      	ldr	r3, [sp, #16]
 801bfb4:	e9c3 0100 	strd	r0, r1, [r3]
 801bfb8:	e793      	b.n	801bee2 <__kernel_rem_pio2+0x4da>
 801bfba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801bfbe:	f7e4 f97d 	bl	80002bc <__adddf3>
 801bfc2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801bfc6:	e7eb      	b.n	801bfa0 <__kernel_rem_pio2+0x598>
 801bfc8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801bfcc:	f7e4 f976 	bl	80002bc <__adddf3>
 801bfd0:	3c01      	subs	r4, #1
 801bfd2:	e7c1      	b.n	801bf58 <__kernel_rem_pio2+0x550>
 801bfd4:	4602      	mov	r2, r0
 801bfd6:	460b      	mov	r3, r1
 801bfd8:	e7c6      	b.n	801bf68 <__kernel_rem_pio2+0x560>
 801bfda:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801bfde:	f7e4 f96d 	bl	80002bc <__adddf3>
 801bfe2:	3401      	adds	r4, #1
 801bfe4:	e7cb      	b.n	801bf7e <__kernel_rem_pio2+0x576>
 801bfe6:	ed35 7b02 	vldmdb	r5!, {d7}
 801bfea:	ed8d 7b00 	vstr	d7, [sp]
 801bfee:	ed95 7b02 	vldr	d7, [r5, #8]
 801bff2:	e9dd 0100 	ldrd	r0, r1, [sp]
 801bff6:	ec53 2b17 	vmov	r2, r3, d7
 801bffa:	ed8d 7b06 	vstr	d7, [sp, #24]
 801bffe:	f7e4 f95d 	bl	80002bc <__adddf3>
 801c002:	4602      	mov	r2, r0
 801c004:	460b      	mov	r3, r1
 801c006:	4606      	mov	r6, r0
 801c008:	460f      	mov	r7, r1
 801c00a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c00e:	f7e4 f953 	bl	80002b8 <__aeabi_dsub>
 801c012:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801c016:	f7e4 f951 	bl	80002bc <__adddf3>
 801c01a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801c01e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801c022:	e9c5 6700 	strd	r6, r7, [r5]
 801c026:	e771      	b.n	801bf0c <__kernel_rem_pio2+0x504>
 801c028:	ed34 7b02 	vldmdb	r4!, {d7}
 801c02c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801c030:	ec51 0b17 	vmov	r0, r1, d7
 801c034:	4652      	mov	r2, sl
 801c036:	465b      	mov	r3, fp
 801c038:	ed8d 7b00 	vstr	d7, [sp]
 801c03c:	f7e4 f93e 	bl	80002bc <__adddf3>
 801c040:	4602      	mov	r2, r0
 801c042:	460b      	mov	r3, r1
 801c044:	4606      	mov	r6, r0
 801c046:	460f      	mov	r7, r1
 801c048:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c04c:	f7e4 f934 	bl	80002b8 <__aeabi_dsub>
 801c050:	4652      	mov	r2, sl
 801c052:	465b      	mov	r3, fp
 801c054:	f7e4 f932 	bl	80002bc <__adddf3>
 801c058:	3d01      	subs	r5, #1
 801c05a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801c05e:	e9c4 6700 	strd	r6, r7, [r4]
 801c062:	e757      	b.n	801bf14 <__kernel_rem_pio2+0x50c>
 801c064:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801c068:	f7e4 f928 	bl	80002bc <__adddf3>
 801c06c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801c070:	e758      	b.n	801bf24 <__kernel_rem_pio2+0x51c>
 801c072:	bf00      	nop
 801c074:	f3af 8000 	nop.w
	...
 801c080:	41700000 	.word	0x41700000
 801c084:	3e700000 	.word	0x3e700000
 801c088:	9b04      	ldr	r3, [sp, #16]
 801c08a:	9a04      	ldr	r2, [sp, #16]
 801c08c:	601d      	str	r5, [r3, #0]
 801c08e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801c092:	605c      	str	r4, [r3, #4]
 801c094:	609f      	str	r7, [r3, #8]
 801c096:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801c09a:	60d3      	str	r3, [r2, #12]
 801c09c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801c0a0:	6110      	str	r0, [r2, #16]
 801c0a2:	6153      	str	r3, [r2, #20]
 801c0a4:	e71d      	b.n	801bee2 <__kernel_rem_pio2+0x4da>
 801c0a6:	bf00      	nop

0801c0a8 <scalbn>:
 801c0a8:	b570      	push	{r4, r5, r6, lr}
 801c0aa:	ec55 4b10 	vmov	r4, r5, d0
 801c0ae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801c0b2:	4606      	mov	r6, r0
 801c0b4:	462b      	mov	r3, r5
 801c0b6:	b991      	cbnz	r1, 801c0de <scalbn+0x36>
 801c0b8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801c0bc:	4323      	orrs	r3, r4
 801c0be:	d03b      	beq.n	801c138 <scalbn+0x90>
 801c0c0:	4b33      	ldr	r3, [pc, #204]	@ (801c190 <scalbn+0xe8>)
 801c0c2:	4620      	mov	r0, r4
 801c0c4:	4629      	mov	r1, r5
 801c0c6:	2200      	movs	r2, #0
 801c0c8:	f7e4 faae 	bl	8000628 <__aeabi_dmul>
 801c0cc:	4b31      	ldr	r3, [pc, #196]	@ (801c194 <scalbn+0xec>)
 801c0ce:	429e      	cmp	r6, r3
 801c0d0:	4604      	mov	r4, r0
 801c0d2:	460d      	mov	r5, r1
 801c0d4:	da0f      	bge.n	801c0f6 <scalbn+0x4e>
 801c0d6:	a326      	add	r3, pc, #152	@ (adr r3, 801c170 <scalbn+0xc8>)
 801c0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c0dc:	e01e      	b.n	801c11c <scalbn+0x74>
 801c0de:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801c0e2:	4291      	cmp	r1, r2
 801c0e4:	d10b      	bne.n	801c0fe <scalbn+0x56>
 801c0e6:	4622      	mov	r2, r4
 801c0e8:	4620      	mov	r0, r4
 801c0ea:	4629      	mov	r1, r5
 801c0ec:	f7e4 f8e6 	bl	80002bc <__adddf3>
 801c0f0:	4604      	mov	r4, r0
 801c0f2:	460d      	mov	r5, r1
 801c0f4:	e020      	b.n	801c138 <scalbn+0x90>
 801c0f6:	460b      	mov	r3, r1
 801c0f8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801c0fc:	3936      	subs	r1, #54	@ 0x36
 801c0fe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801c102:	4296      	cmp	r6, r2
 801c104:	dd0d      	ble.n	801c122 <scalbn+0x7a>
 801c106:	2d00      	cmp	r5, #0
 801c108:	a11b      	add	r1, pc, #108	@ (adr r1, 801c178 <scalbn+0xd0>)
 801c10a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c10e:	da02      	bge.n	801c116 <scalbn+0x6e>
 801c110:	a11b      	add	r1, pc, #108	@ (adr r1, 801c180 <scalbn+0xd8>)
 801c112:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c116:	a318      	add	r3, pc, #96	@ (adr r3, 801c178 <scalbn+0xd0>)
 801c118:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c11c:	f7e4 fa84 	bl	8000628 <__aeabi_dmul>
 801c120:	e7e6      	b.n	801c0f0 <scalbn+0x48>
 801c122:	1872      	adds	r2, r6, r1
 801c124:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801c128:	428a      	cmp	r2, r1
 801c12a:	dcec      	bgt.n	801c106 <scalbn+0x5e>
 801c12c:	2a00      	cmp	r2, #0
 801c12e:	dd06      	ble.n	801c13e <scalbn+0x96>
 801c130:	f36f 531e 	bfc	r3, #20, #11
 801c134:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801c138:	ec45 4b10 	vmov	d0, r4, r5
 801c13c:	bd70      	pop	{r4, r5, r6, pc}
 801c13e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801c142:	da08      	bge.n	801c156 <scalbn+0xae>
 801c144:	2d00      	cmp	r5, #0
 801c146:	a10a      	add	r1, pc, #40	@ (adr r1, 801c170 <scalbn+0xc8>)
 801c148:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c14c:	dac3      	bge.n	801c0d6 <scalbn+0x2e>
 801c14e:	a10e      	add	r1, pc, #56	@ (adr r1, 801c188 <scalbn+0xe0>)
 801c150:	e9d1 0100 	ldrd	r0, r1, [r1]
 801c154:	e7bf      	b.n	801c0d6 <scalbn+0x2e>
 801c156:	3236      	adds	r2, #54	@ 0x36
 801c158:	f36f 531e 	bfc	r3, #20, #11
 801c15c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801c160:	4620      	mov	r0, r4
 801c162:	4b0d      	ldr	r3, [pc, #52]	@ (801c198 <scalbn+0xf0>)
 801c164:	4629      	mov	r1, r5
 801c166:	2200      	movs	r2, #0
 801c168:	e7d8      	b.n	801c11c <scalbn+0x74>
 801c16a:	bf00      	nop
 801c16c:	f3af 8000 	nop.w
 801c170:	c2f8f359 	.word	0xc2f8f359
 801c174:	01a56e1f 	.word	0x01a56e1f
 801c178:	8800759c 	.word	0x8800759c
 801c17c:	7e37e43c 	.word	0x7e37e43c
 801c180:	8800759c 	.word	0x8800759c
 801c184:	fe37e43c 	.word	0xfe37e43c
 801c188:	c2f8f359 	.word	0xc2f8f359
 801c18c:	81a56e1f 	.word	0x81a56e1f
 801c190:	43500000 	.word	0x43500000
 801c194:	ffff3cb0 	.word	0xffff3cb0
 801c198:	3c900000 	.word	0x3c900000
 801c19c:	00000000 	.word	0x00000000

0801c1a0 <floor>:
 801c1a0:	ec51 0b10 	vmov	r0, r1, d0
 801c1a4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801c1a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c1ac:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801c1b0:	2e13      	cmp	r6, #19
 801c1b2:	460c      	mov	r4, r1
 801c1b4:	4605      	mov	r5, r0
 801c1b6:	4680      	mov	r8, r0
 801c1b8:	dc34      	bgt.n	801c224 <floor+0x84>
 801c1ba:	2e00      	cmp	r6, #0
 801c1bc:	da17      	bge.n	801c1ee <floor+0x4e>
 801c1be:	a332      	add	r3, pc, #200	@ (adr r3, 801c288 <floor+0xe8>)
 801c1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c1c4:	f7e4 f87a 	bl	80002bc <__adddf3>
 801c1c8:	2200      	movs	r2, #0
 801c1ca:	2300      	movs	r3, #0
 801c1cc:	f7e4 fcbc 	bl	8000b48 <__aeabi_dcmpgt>
 801c1d0:	b150      	cbz	r0, 801c1e8 <floor+0x48>
 801c1d2:	2c00      	cmp	r4, #0
 801c1d4:	da55      	bge.n	801c282 <floor+0xe2>
 801c1d6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801c1da:	432c      	orrs	r4, r5
 801c1dc:	2500      	movs	r5, #0
 801c1de:	42ac      	cmp	r4, r5
 801c1e0:	4c2b      	ldr	r4, [pc, #172]	@ (801c290 <floor+0xf0>)
 801c1e2:	bf08      	it	eq
 801c1e4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801c1e8:	4621      	mov	r1, r4
 801c1ea:	4628      	mov	r0, r5
 801c1ec:	e023      	b.n	801c236 <floor+0x96>
 801c1ee:	4f29      	ldr	r7, [pc, #164]	@ (801c294 <floor+0xf4>)
 801c1f0:	4137      	asrs	r7, r6
 801c1f2:	ea01 0307 	and.w	r3, r1, r7
 801c1f6:	4303      	orrs	r3, r0
 801c1f8:	d01d      	beq.n	801c236 <floor+0x96>
 801c1fa:	a323      	add	r3, pc, #140	@ (adr r3, 801c288 <floor+0xe8>)
 801c1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c200:	f7e4 f85c 	bl	80002bc <__adddf3>
 801c204:	2200      	movs	r2, #0
 801c206:	2300      	movs	r3, #0
 801c208:	f7e4 fc9e 	bl	8000b48 <__aeabi_dcmpgt>
 801c20c:	2800      	cmp	r0, #0
 801c20e:	d0eb      	beq.n	801c1e8 <floor+0x48>
 801c210:	2c00      	cmp	r4, #0
 801c212:	bfbe      	ittt	lt
 801c214:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801c218:	4133      	asrlt	r3, r6
 801c21a:	18e4      	addlt	r4, r4, r3
 801c21c:	ea24 0407 	bic.w	r4, r4, r7
 801c220:	2500      	movs	r5, #0
 801c222:	e7e1      	b.n	801c1e8 <floor+0x48>
 801c224:	2e33      	cmp	r6, #51	@ 0x33
 801c226:	dd0a      	ble.n	801c23e <floor+0x9e>
 801c228:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801c22c:	d103      	bne.n	801c236 <floor+0x96>
 801c22e:	4602      	mov	r2, r0
 801c230:	460b      	mov	r3, r1
 801c232:	f7e4 f843 	bl	80002bc <__adddf3>
 801c236:	ec41 0b10 	vmov	d0, r0, r1
 801c23a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c23e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801c242:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801c246:	40df      	lsrs	r7, r3
 801c248:	4207      	tst	r7, r0
 801c24a:	d0f4      	beq.n	801c236 <floor+0x96>
 801c24c:	a30e      	add	r3, pc, #56	@ (adr r3, 801c288 <floor+0xe8>)
 801c24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c252:	f7e4 f833 	bl	80002bc <__adddf3>
 801c256:	2200      	movs	r2, #0
 801c258:	2300      	movs	r3, #0
 801c25a:	f7e4 fc75 	bl	8000b48 <__aeabi_dcmpgt>
 801c25e:	2800      	cmp	r0, #0
 801c260:	d0c2      	beq.n	801c1e8 <floor+0x48>
 801c262:	2c00      	cmp	r4, #0
 801c264:	da0a      	bge.n	801c27c <floor+0xdc>
 801c266:	2e14      	cmp	r6, #20
 801c268:	d101      	bne.n	801c26e <floor+0xce>
 801c26a:	3401      	adds	r4, #1
 801c26c:	e006      	b.n	801c27c <floor+0xdc>
 801c26e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801c272:	2301      	movs	r3, #1
 801c274:	40b3      	lsls	r3, r6
 801c276:	441d      	add	r5, r3
 801c278:	4545      	cmp	r5, r8
 801c27a:	d3f6      	bcc.n	801c26a <floor+0xca>
 801c27c:	ea25 0507 	bic.w	r5, r5, r7
 801c280:	e7b2      	b.n	801c1e8 <floor+0x48>
 801c282:	2500      	movs	r5, #0
 801c284:	462c      	mov	r4, r5
 801c286:	e7af      	b.n	801c1e8 <floor+0x48>
 801c288:	8800759c 	.word	0x8800759c
 801c28c:	7e37e43c 	.word	0x7e37e43c
 801c290:	bff00000 	.word	0xbff00000
 801c294:	000fffff 	.word	0x000fffff

0801c298 <_init>:
 801c298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c29a:	bf00      	nop
 801c29c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c29e:	bc08      	pop	{r3}
 801c2a0:	469e      	mov	lr, r3
 801c2a2:	4770      	bx	lr

0801c2a4 <_fini>:
 801c2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c2a6:	bf00      	nop
 801c2a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c2aa:	bc08      	pop	{r3}
 801c2ac:	469e      	mov	lr, r3
 801c2ae:	4770      	bx	lr
