{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702901418122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702901418122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 17:10:18 2023 " "Processing started: Mon Dec 18 17:10:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702901418122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702901418122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab11 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab11 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702901418122 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1702901418481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Behavioral " "Found design unit 1: decode-Behavioral" {  } { { "decode.vhd" "" { Text "D:/FA21BCE006/Lab11/decode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "D:/FA21BCE006/Lab11/decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-bhv " "Found design unit 1: fetch-bhv" {  } { { "fetch.vhd" "" { Text "D:/FA21BCE006/Lab11/fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "D:/FA21BCE006/Lab11/fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "D:/FA21BCE006/Lab11/my_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_components-body " "Found design unit 2: my_components-body" {  } { { "my_components.vhd" "" { Text "D:/FA21BCE006/Lab11/my_components.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper-behv " "Found design unit 1: wrapper-behv" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behv " "Found design unit 1: control-behv" {  } { { "control.vhd" "" { Text "D:/FA21BCE006/Lab11/control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/FA21BCE006/Lab11/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behv " "Found design unit 1: memory-behv" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-behv " "Found design unit 1: execute-behv" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702901418809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702901418856 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[0\] wrapper.vhd(121) " "Inferred latch for \"hexout\[0\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[1\] wrapper.vhd(121) " "Inferred latch for \"hexout\[1\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[2\] wrapper.vhd(121) " "Inferred latch for \"hexout\[2\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[3\] wrapper.vhd(121) " "Inferred latch for \"hexout\[3\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[4\] wrapper.vhd(121) " "Inferred latch for \"hexout\[4\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[5\] wrapper.vhd(121) " "Inferred latch for \"hexout\[5\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[6\] wrapper.vhd(121) " "Inferred latch for \"hexout\[6\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[7\] wrapper.vhd(121) " "Inferred latch for \"hexout\[7\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[8\] wrapper.vhd(121) " "Inferred latch for \"hexout\[8\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[9\] wrapper.vhd(121) " "Inferred latch for \"hexout\[9\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[10\] wrapper.vhd(121) " "Inferred latch for \"hexout\[10\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[11\] wrapper.vhd(121) " "Inferred latch for \"hexout\[11\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[12\] wrapper.vhd(121) " "Inferred latch for \"hexout\[12\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[13\] wrapper.vhd(121) " "Inferred latch for \"hexout\[13\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[14\] wrapper.vhd(121) " "Inferred latch for \"hexout\[14\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[15\] wrapper.vhd(121) " "Inferred latch for \"hexout\[15\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[16\] wrapper.vhd(121) " "Inferred latch for \"hexout\[16\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[17\] wrapper.vhd(121) " "Inferred latch for \"hexout\[17\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[18\] wrapper.vhd(121) " "Inferred latch for \"hexout\[18\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[19\] wrapper.vhd(121) " "Inferred latch for \"hexout\[19\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[20\] wrapper.vhd(121) " "Inferred latch for \"hexout\[20\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[21\] wrapper.vhd(121) " "Inferred latch for \"hexout\[21\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[22\] wrapper.vhd(121) " "Inferred latch for \"hexout\[22\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[23\] wrapper.vhd(121) " "Inferred latch for \"hexout\[23\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[24\] wrapper.vhd(121) " "Inferred latch for \"hexout\[24\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[25\] wrapper.vhd(121) " "Inferred latch for \"hexout\[25\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[26\] wrapper.vhd(121) " "Inferred latch for \"hexout\[26\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[27\] wrapper.vhd(121) " "Inferred latch for \"hexout\[27\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[28\] wrapper.vhd(121) " "Inferred latch for \"hexout\[28\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[29\] wrapper.vhd(121) " "Inferred latch for \"hexout\[29\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[30\] wrapper.vhd(121) " "Inferred latch for \"hexout\[30\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[31\] wrapper.vhd(121) " "Inferred latch for \"hexout\[31\]\" at wrapper.vhd(121)" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418872 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:Step1 " "Elaborating entity \"fetch\" for hierarchy \"fetch:Step1\"" {  } { { "wrapper.vhd" "Step1" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702901418888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:Step2 " "Elaborating entity \"decode\" for hierarchy \"decode:Step2\"" {  } { { "wrapper.vhd" "Step2" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702901418888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Step3 " "Elaborating entity \"control\" for hierarchy \"control:Step3\"" {  } { { "wrapper.vhd" "Step3" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702901418888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:Step4 " "Elaborating entity \"execute\" for hierarchy \"execute:Step4\"" {  } { { "wrapper.vhd" "Step4" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702901418903 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUSrc execute.vhd(29) " "VHDL Process Statement warning at execute.vhd(29): signal \"ALUSrc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt execute.vhd(30) " "VHDL Process Statement warning at execute.vhd(30): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate execute.vhd(32) " "VHDL Process Statement warning at execute.vhd(32): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUOp execute.vhd(36) " "VHDL Process Statement warning at execute.vhd(36): signal \"ALUOp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs execute.vhd(38) " "VHDL Process Statement warning at execute.vhd(38): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs execute.vhd(42) " "VHDL Process Statement warning at execute.vhd(42): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt execute.vhd(42) " "VHDL Process Statement warning at execute.vhd(42): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate execute.vhd(51) " "VHDL Process Statement warning at execute.vhd(51): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs execute.vhd(53) " "VHDL Process Statement warning at execute.vhd(53): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs execute.vhd(55) " "VHDL Process Statement warning at execute.vhd(55): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt execute.vhd(55) " "VHDL Process Statement warning at execute.vhd(55): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate execute.vhd(65) " "VHDL Process Statement warning at execute.vhd(65): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beq_control execute.vhd(67) " "VHDL Process Statement warning at execute.vhd(67): signal \"beq_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero execute.vhd(24) " "VHDL Process Statement warning at execute.vhd(24): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero execute.vhd(24) " "Inferred latch for \"zero\" at execute.vhd(24)" {  } { { "execute.vhd" "" { Text "D:/FA21BCE006/Lab11/execute.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|wrapper|execute:Step4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Step5 " "Elaborating entity \"memory\" for hierarchy \"memory:Step5\"" {  } { { "wrapper.vhd" "Step5" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702901418903 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_data memory.vhd(25) " "VHDL Process Statement warning at memory.vhd(25): signal \"write_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readData memory.vhd(30) " "VHDL Process Statement warning at memory.vhd(30): inferring latch(es) for signal or variable \"readData\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[0\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[0\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[1\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[1\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[2\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[2\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[3\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[3\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[4\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[4\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[5\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[5\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[6\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[6\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[7\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[7\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[8\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[8\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[9\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[9\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[10\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[10\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[11\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[11\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[12\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[12\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[13\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[13\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[14\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[14\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[15\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[15\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[16\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[16\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[17\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[17\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[18\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[18\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[19\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[19\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[20\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[20\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[21\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[21\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[22\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[22\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[23\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[23\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[24\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[24\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[25\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[25\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[26\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[26\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[27\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[27\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[28\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[28\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[29\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[29\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[30\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[30\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_Read:readData\[31\] memory.vhd(34) " "Inferred latch for \"datamem_Read:readData\[31\]\" at memory.vhd(34)" {  } { { "memory.vhd" "" { Text "D:/FA21BCE006/Lab11/memory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702901418903 "|memory"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fetch:Step1\|mem " "RAM logic \"fetch:Step1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fetch.vhd" "mem" { Text "D:/FA21BCE006/Lab11/fetch.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1702901419262 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1702901419262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[3\] " "LATCH primitive \"hexout\[3\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[2\] " "LATCH primitive \"hexout\[2\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[1\] " "LATCH primitive \"hexout\[1\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[0\] " "LATCH primitive \"hexout\[0\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[7\] " "LATCH primitive \"hexout\[7\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[6\] " "LATCH primitive \"hexout\[6\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[5\] " "LATCH primitive \"hexout\[5\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[4\] " "LATCH primitive \"hexout\[4\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[11\] " "LATCH primitive \"hexout\[11\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[10\] " "LATCH primitive \"hexout\[10\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[9\] " "LATCH primitive \"hexout\[9\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[8\] " "LATCH primitive \"hexout\[8\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[15\] " "LATCH primitive \"hexout\[15\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[14\] " "LATCH primitive \"hexout\[14\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[13\] " "LATCH primitive \"hexout\[13\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[12\] " "LATCH primitive \"hexout\[12\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[19\] " "LATCH primitive \"hexout\[19\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[18\] " "LATCH primitive \"hexout\[18\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[17\] " "LATCH primitive \"hexout\[17\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[16\] " "LATCH primitive \"hexout\[16\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[23\] " "LATCH primitive \"hexout\[23\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[22\] " "LATCH primitive \"hexout\[22\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[21\] " "LATCH primitive \"hexout\[21\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[20\] " "LATCH primitive \"hexout\[20\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[27\] " "LATCH primitive \"hexout\[27\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[26\] " "LATCH primitive \"hexout\[26\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[25\] " "LATCH primitive \"hexout\[25\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[24\] " "LATCH primitive \"hexout\[24\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[31\] " "LATCH primitive \"hexout\[31\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[30\] " "LATCH primitive \"hexout\[30\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[29\] " "LATCH primitive \"hexout\[29\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexout\[28\] " "LATCH primitive \"hexout\[28\]\" is permanently enabled" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1702901419341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[0\] " "Latch memory:Step5\|\\datamem_Read:readData\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[1\] " "Latch memory:Step5\|\\datamem_Read:readData\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[2\] " "Latch memory:Step5\|\\datamem_Read:readData\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[3\] " "Latch memory:Step5\|\\datamem_Read:readData\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[4\] " "Latch memory:Step5\|\\datamem_Read:readData\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[5\] " "Latch memory:Step5\|\\datamem_Read:readData\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[6\] " "Latch memory:Step5\|\\datamem_Read:readData\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[7\] " "Latch memory:Step5\|\\datamem_Read:readData\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[8\] " "Latch memory:Step5\|\\datamem_Read:readData\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[9\] " "Latch memory:Step5\|\\datamem_Read:readData\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[10\] " "Latch memory:Step5\|\\datamem_Read:readData\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[11\] " "Latch memory:Step5\|\\datamem_Read:readData\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[12\] " "Latch memory:Step5\|\\datamem_Read:readData\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[13\] " "Latch memory:Step5\|\\datamem_Read:readData\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[14\] " "Latch memory:Step5\|\\datamem_Read:readData\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[15\] " "Latch memory:Step5\|\\datamem_Read:readData\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[16\] " "Latch memory:Step5\|\\datamem_Read:readData\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[17\] " "Latch memory:Step5\|\\datamem_Read:readData\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[18\] " "Latch memory:Step5\|\\datamem_Read:readData\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[19\] " "Latch memory:Step5\|\\datamem_Read:readData\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[20\] " "Latch memory:Step5\|\\datamem_Read:readData\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[21\] " "Latch memory:Step5\|\\datamem_Read:readData\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[22\] " "Latch memory:Step5\|\\datamem_Read:readData\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[23\] " "Latch memory:Step5\|\\datamem_Read:readData\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[24\] " "Latch memory:Step5\|\\datamem_Read:readData\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[25\] " "Latch memory:Step5\|\\datamem_Read:readData\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[26\] " "Latch memory:Step5\|\\datamem_Read:readData\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[27\] " "Latch memory:Step5\|\\datamem_Read:readData\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[28\] " "Latch memory:Step5\|\\datamem_Read:readData\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[29\] " "Latch memory:Step5\|\\datamem_Read:readData\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[30\] " "Latch memory:Step5\|\\datamem_Read:readData\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:Step5\|\\datamem_Read:readData\[31\] " "Latch memory:Step5\|\\datamem_Read:readData\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_reset " "Ports D and ENA on the latch are fed by the same signal TOP_reset" {  } { { "wrapper.vhd" "" { Text "D:/FA21BCE006/Lab11/wrapper.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702901420137 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702901420137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1702901421184 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1702901421543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1702901421746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702901421746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3017 " "Implemented 3017 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702901422012 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702901422012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2920 " "Implemented 2920 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702901422012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702901422012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702901422027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 17:10:22 2023 " "Processing ended: Mon Dec 18 17:10:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702901422027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702901422027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702901422027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702901422027 ""}
