
microSD_F469.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d5a0  080001b4  080001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  0800d754  0800d754  0000e754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d860  0800d860  0000f028  2**0
                  CONTENTS
  4 .ARM          00000008  0800d860  0800d860  0000e860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d868  0800d868  0000f028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d868  0800d868  0000e868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d86c  0800d86c  0000e86c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000028  20000000  0800d870  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f028  2**0
                  CONTENTS
 10 .bss          00000dd4  20000028  20000028  0000f028  2**2
                  ALLOC
 11 ._user_heap_stack 00000c04  20000dfc  20000dfc  0000f028  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f028  2**0
                  CONTENTS, READONLY
 13 .debug_info   000290c8  00000000  00000000  0000f058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000500d  00000000  00000000  00038120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002398  00000000  00000000  0003d130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001bcc  00000000  00000000  0003f4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030fce  00000000  00000000  00041094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002facf  00000000  00000000  00072062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011398d  00000000  00000000  000a1b31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001b54be  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000099bc  00000000  00000000  001b5504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000092  00000000  00000000  001beec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b4 <__do_global_dtors_aux>:
 80001b4:	b510      	push	{r4, lr}
 80001b6:	4c05      	ldr	r4, [pc, #20]	@ (80001cc <__do_global_dtors_aux+0x18>)
 80001b8:	7823      	ldrb	r3, [r4, #0]
 80001ba:	b933      	cbnz	r3, 80001ca <__do_global_dtors_aux+0x16>
 80001bc:	4b04      	ldr	r3, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x1c>)
 80001be:	b113      	cbz	r3, 80001c6 <__do_global_dtors_aux+0x12>
 80001c0:	4804      	ldr	r0, [pc, #16]	@ (80001d4 <__do_global_dtors_aux+0x20>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	2301      	movs	r3, #1
 80001c8:	7023      	strb	r3, [r4, #0]
 80001ca:	bd10      	pop	{r4, pc}
 80001cc:	20000028 	.word	0x20000028
 80001d0:	00000000 	.word	0x00000000
 80001d4:	0800d73c 	.word	0x0800d73c

080001d8 <frame_dummy>:
 80001d8:	b508      	push	{r3, lr}
 80001da:	4b03      	ldr	r3, [pc, #12]	@ (80001e8 <frame_dummy+0x10>)
 80001dc:	b11b      	cbz	r3, 80001e6 <frame_dummy+0xe>
 80001de:	4903      	ldr	r1, [pc, #12]	@ (80001ec <frame_dummy+0x14>)
 80001e0:	4803      	ldr	r0, [pc, #12]	@ (80001f0 <frame_dummy+0x18>)
 80001e2:	f3af 8000 	nop.w
 80001e6:	bd08      	pop	{r3, pc}
 80001e8:	00000000 	.word	0x00000000
 80001ec:	2000002c 	.word	0x2000002c
 80001f0:	0800d73c 	.word	0x0800d73c

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b96a 	b.w	80004f0 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	460c      	mov	r4, r1
 800023c:	2b00      	cmp	r3, #0
 800023e:	d14e      	bne.n	80002de <__udivmoddi4+0xaa>
 8000240:	4694      	mov	ip, r2
 8000242:	458c      	cmp	ip, r1
 8000244:	4686      	mov	lr, r0
 8000246:	fab2 f282 	clz	r2, r2
 800024a:	d962      	bls.n	8000312 <__udivmoddi4+0xde>
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0320 	rsb	r3, r2, #32
 8000252:	4091      	lsls	r1, r2
 8000254:	fa20 f303 	lsr.w	r3, r0, r3
 8000258:	fa0c fc02 	lsl.w	ip, ip, r2
 800025c:	4319      	orrs	r1, r3
 800025e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000262:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000266:	fa1f f68c 	uxth.w	r6, ip
 800026a:	fbb1 f4f7 	udiv	r4, r1, r7
 800026e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000272:	fb07 1114 	mls	r1, r7, r4, r1
 8000276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027a:	fb04 f106 	mul.w	r1, r4, r6
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f104 30ff 	add.w	r0, r4, #4294967295
 800028a:	f080 8112 	bcs.w	80004b2 <__udivmoddi4+0x27e>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 810f 	bls.w	80004b2 <__udivmoddi4+0x27e>
 8000294:	3c02      	subs	r4, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a59      	subs	r1, r3, r1
 800029a:	fa1f f38e 	uxth.w	r3, lr
 800029e:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a2:	fb07 1110 	mls	r1, r7, r0, r1
 80002a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002aa:	fb00 f606 	mul.w	r6, r0, r6
 80002ae:	429e      	cmp	r6, r3
 80002b0:	d90a      	bls.n	80002c8 <__udivmoddi4+0x94>
 80002b2:	eb1c 0303 	adds.w	r3, ip, r3
 80002b6:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ba:	f080 80fc 	bcs.w	80004b6 <__udivmoddi4+0x282>
 80002be:	429e      	cmp	r6, r3
 80002c0:	f240 80f9 	bls.w	80004b6 <__udivmoddi4+0x282>
 80002c4:	4463      	add	r3, ip
 80002c6:	3802      	subs	r0, #2
 80002c8:	1b9b      	subs	r3, r3, r6
 80002ca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa6>
 80002d2:	40d3      	lsrs	r3, r2
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xba>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb4>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa6>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x150>
 80002f6:	42a3      	cmp	r3, r4
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xcc>
 80002fa:	4290      	cmp	r0, r2
 80002fc:	f0c0 80f0 	bcc.w	80004e0 <__udivmoddi4+0x2ac>
 8000300:	1a86      	subs	r6, r0, r2
 8000302:	eb64 0303 	sbc.w	r3, r4, r3
 8000306:	2001      	movs	r0, #1
 8000308:	2d00      	cmp	r5, #0
 800030a:	d0e6      	beq.n	80002da <__udivmoddi4+0xa6>
 800030c:	e9c5 6300 	strd	r6, r3, [r5]
 8000310:	e7e3      	b.n	80002da <__udivmoddi4+0xa6>
 8000312:	2a00      	cmp	r2, #0
 8000314:	f040 8090 	bne.w	8000438 <__udivmoddi4+0x204>
 8000318:	eba1 040c 	sub.w	r4, r1, ip
 800031c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000320:	fa1f f78c 	uxth.w	r7, ip
 8000324:	2101      	movs	r1, #1
 8000326:	fbb4 f6f8 	udiv	r6, r4, r8
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb08 4416 	mls	r4, r8, r6, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb07 f006 	mul.w	r0, r7, r6
 800033a:	4298      	cmp	r0, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x11c>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 34ff 	add.w	r4, r6, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x11a>
 8000348:	4298      	cmp	r0, r3
 800034a:	f200 80cd 	bhi.w	80004e8 <__udivmoddi4+0x2b4>
 800034e:	4626      	mov	r6, r4
 8000350:	1a1c      	subs	r4, r3, r0
 8000352:	fa1f f38e 	uxth.w	r3, lr
 8000356:	fbb4 f0f8 	udiv	r0, r4, r8
 800035a:	fb08 4410 	mls	r4, r8, r0, r4
 800035e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000362:	fb00 f707 	mul.w	r7, r0, r7
 8000366:	429f      	cmp	r7, r3
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x148>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x146>
 8000374:	429f      	cmp	r7, r3
 8000376:	f200 80b0 	bhi.w	80004da <__udivmoddi4+0x2a6>
 800037a:	4620      	mov	r0, r4
 800037c:	1bdb      	subs	r3, r3, r7
 800037e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x9c>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa20 fc06 	lsr.w	ip, r0, r6
 8000394:	fa04 f301 	lsl.w	r3, r4, r1
 8000398:	ea43 030c 	orr.w	r3, r3, ip
 800039c:	40f4      	lsrs	r4, r6
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	0c38      	lsrs	r0, r7, #16
 80003a4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a8:	fbb4 fef0 	udiv	lr, r4, r0
 80003ac:	fa1f fc87 	uxth.w	ip, r7
 80003b0:	fb00 441e 	mls	r4, r0, lr, r4
 80003b4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b8:	fb0e f90c 	mul.w	r9, lr, ip
 80003bc:	45a1      	cmp	r9, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d90a      	bls.n	80003da <__udivmoddi4+0x1a6>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ca:	f080 8084 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80003ce:	45a1      	cmp	r9, r4
 80003d0:	f240 8081 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80003d4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d8:	443c      	add	r4, r7
 80003da:	eba4 0409 	sub.w	r4, r4, r9
 80003de:	fa1f f983 	uxth.w	r9, r3
 80003e2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003e6:	fb00 4413 	mls	r4, r0, r3, r4
 80003ea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ee:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d907      	bls.n	8000406 <__udivmoddi4+0x1d2>
 80003f6:	193c      	adds	r4, r7, r4
 80003f8:	f103 30ff 	add.w	r0, r3, #4294967295
 80003fc:	d267      	bcs.n	80004ce <__udivmoddi4+0x29a>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d965      	bls.n	80004ce <__udivmoddi4+0x29a>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040a:	fba0 9302 	umull	r9, r3, r0, r2
 800040e:	eba4 040c 	sub.w	r4, r4, ip
 8000412:	429c      	cmp	r4, r3
 8000414:	46ce      	mov	lr, r9
 8000416:	469c      	mov	ip, r3
 8000418:	d351      	bcc.n	80004be <__udivmoddi4+0x28a>
 800041a:	d04e      	beq.n	80004ba <__udivmoddi4+0x286>
 800041c:	b155      	cbz	r5, 8000434 <__udivmoddi4+0x200>
 800041e:	ebb8 030e 	subs.w	r3, r8, lr
 8000422:	eb64 040c 	sbc.w	r4, r4, ip
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	40cb      	lsrs	r3, r1
 800042c:	431e      	orrs	r6, r3
 800042e:	40cc      	lsrs	r4, r1
 8000430:	e9c5 6400 	strd	r6, r4, [r5]
 8000434:	2100      	movs	r1, #0
 8000436:	e750      	b.n	80002da <__udivmoddi4+0xa6>
 8000438:	f1c2 0320 	rsb	r3, r2, #32
 800043c:	fa20 f103 	lsr.w	r1, r0, r3
 8000440:	fa0c fc02 	lsl.w	ip, ip, r2
 8000444:	fa24 f303 	lsr.w	r3, r4, r3
 8000448:	4094      	lsls	r4, r2
 800044a:	430c      	orrs	r4, r1
 800044c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000450:	fa00 fe02 	lsl.w	lr, r0, r2
 8000454:	fa1f f78c 	uxth.w	r7, ip
 8000458:	fbb3 f0f8 	udiv	r0, r3, r8
 800045c:	fb08 3110 	mls	r1, r8, r0, r3
 8000460:	0c23      	lsrs	r3, r4, #16
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f107 	mul.w	r1, r0, r7
 800046a:	4299      	cmp	r1, r3
 800046c:	d908      	bls.n	8000480 <__udivmoddi4+0x24c>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 36ff 	add.w	r6, r0, #4294967295
 8000476:	d22c      	bcs.n	80004d2 <__udivmoddi4+0x29e>
 8000478:	4299      	cmp	r1, r3
 800047a:	d92a      	bls.n	80004d2 <__udivmoddi4+0x29e>
 800047c:	3802      	subs	r0, #2
 800047e:	4463      	add	r3, ip
 8000480:	1a5b      	subs	r3, r3, r1
 8000482:	b2a4      	uxth	r4, r4
 8000484:	fbb3 f1f8 	udiv	r1, r3, r8
 8000488:	fb08 3311 	mls	r3, r8, r1, r3
 800048c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000490:	fb01 f307 	mul.w	r3, r1, r7
 8000494:	42a3      	cmp	r3, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x276>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a0:	d213      	bcs.n	80004ca <__udivmoddi4+0x296>
 80004a2:	42a3      	cmp	r3, r4
 80004a4:	d911      	bls.n	80004ca <__udivmoddi4+0x296>
 80004a6:	3902      	subs	r1, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	1ae4      	subs	r4, r4, r3
 80004ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b0:	e739      	b.n	8000326 <__udivmoddi4+0xf2>
 80004b2:	4604      	mov	r4, r0
 80004b4:	e6f0      	b.n	8000298 <__udivmoddi4+0x64>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e706      	b.n	80002c8 <__udivmoddi4+0x94>
 80004ba:	45c8      	cmp	r8, r9
 80004bc:	d2ae      	bcs.n	800041c <__udivmoddi4+0x1e8>
 80004be:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c2:	eb63 0c07 	sbc.w	ip, r3, r7
 80004c6:	3801      	subs	r0, #1
 80004c8:	e7a8      	b.n	800041c <__udivmoddi4+0x1e8>
 80004ca:	4631      	mov	r1, r6
 80004cc:	e7ed      	b.n	80004aa <__udivmoddi4+0x276>
 80004ce:	4603      	mov	r3, r0
 80004d0:	e799      	b.n	8000406 <__udivmoddi4+0x1d2>
 80004d2:	4630      	mov	r0, r6
 80004d4:	e7d4      	b.n	8000480 <__udivmoddi4+0x24c>
 80004d6:	46d6      	mov	lr, sl
 80004d8:	e77f      	b.n	80003da <__udivmoddi4+0x1a6>
 80004da:	4463      	add	r3, ip
 80004dc:	3802      	subs	r0, #2
 80004de:	e74d      	b.n	800037c <__udivmoddi4+0x148>
 80004e0:	4606      	mov	r6, r0
 80004e2:	4623      	mov	r3, r4
 80004e4:	4608      	mov	r0, r1
 80004e6:	e70f      	b.n	8000308 <__udivmoddi4+0xd4>
 80004e8:	3e02      	subs	r6, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	e730      	b.n	8000350 <__udivmoddi4+0x11c>
 80004ee:	bf00      	nop

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f001 fd10 	bl	8001f1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f886 	bl	800060c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000500:	f000 f8f6 	bl	80006f0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000504:	f000 fd28 	bl	8000f58 <MX_GPIO_Init>
  MX_DMA_Init();
 8000508:	f000 fcae 	bl	8000e68 <MX_DMA_Init>
  MX_CRC_Init();
 800050c:	f000 f91c 	bl	8000748 <MX_CRC_Init>
  MX_DMA2D_Init();
 8000510:	f000 f92e 	bl	8000770 <MX_DMA2D_Init>
  MX_DSIHOST_DSI_Init();
 8000514:	f000 f95e 	bl	80007d4 <MX_DSIHOST_DSI_Init>
  MX_FMC_Init();
 8000518:	f000 fcce 	bl	8000eb8 <MX_FMC_Init>
  MX_I2C1_Init();
 800051c:	f000 fa5a 	bl	80009d4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000520:	f000 fa86 	bl	8000a30 <MX_I2C2_Init>
  MX_LTDC_Init();
 8000524:	f000 fab2 	bl	8000a8c <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8000528:	f000 fb2e 	bl	8000b88 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 800052c:	f000 fb58 	bl	8000be0 <MX_SAI1_Init>
  MX_SDIO_SD_Init();
 8000530:	f000 fbb4 	bl	8000c9c <MX_SDIO_SD_Init>
  MX_TIM1_Init();
 8000534:	f000 fbd2 	bl	8000cdc <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8000538:	f000 fc20 	bl	8000d7c <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 800053c:	f000 fc48 	bl	8000dd0 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8000540:	f00a fcc6 	bl	800aed0 <MX_FATFS_Init>
  MX_USB_OTG_FS_HCD_Init();
 8000544:	f000 fc6e 	bl	8000e24 <MX_USB_OTG_FS_HCD_Init>
  /* USER CODE BEGIN 2 */

	if(res = f_mount(&SDFatFS, (TCHAR const*)SDPath, 0) != FR_OK)
 8000548:	2200      	movs	r2, #0
 800054a:	4929      	ldr	r1, [pc, #164]	@ (80005f0 <main+0xfc>)
 800054c:	4829      	ldr	r0, [pc, #164]	@ (80005f4 <main+0x100>)
 800054e:	f00c fc4f 	bl	800cdf0 <f_mount>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	bf14      	ite	ne
 8000558:	2301      	movne	r3, #1
 800055a:	2300      	moveq	r3, #0
 800055c:	b2db      	uxtb	r3, r3
 800055e:	461a      	mov	r2, r3
 8000560:	4b25      	ldr	r3, [pc, #148]	@ (80005f8 <main+0x104>)
 8000562:	701a      	strb	r2, [r3, #0]
 8000564:	4b24      	ldr	r3, [pc, #144]	@ (80005f8 <main+0x104>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d002      	beq.n	8000572 <main+0x7e>
	{
		Error_Handler();
 800056c:	f000 fe92 	bl	8001294 <Error_Handler>
 8000570:	e033      	b.n	80005da <main+0xe6>
			Error_Handler();
		}
		else*/
		{
			//Open file for writing (Create)
            		if(res = f_open(&SDFile, "STM32.TXT", FA_CREATE_ALWAYS | FA_WRITE) != FR_OK)
 8000572:	220a      	movs	r2, #10
 8000574:	4921      	ldr	r1, [pc, #132]	@ (80005fc <main+0x108>)
 8000576:	4822      	ldr	r0, [pc, #136]	@ (8000600 <main+0x10c>)
 8000578:	f00c fc80 	bl	800ce7c <f_open>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	bf14      	ite	ne
 8000582:	2301      	movne	r3, #1
 8000584:	2300      	moveq	r3, #0
 8000586:	b2db      	uxtb	r3, r3
 8000588:	461a      	mov	r2, r3
 800058a:	4b1b      	ldr	r3, [pc, #108]	@ (80005f8 <main+0x104>)
 800058c:	701a      	strb	r2, [r3, #0]
 800058e:	4b1a      	ldr	r3, [pc, #104]	@ (80005f8 <main+0x104>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d002      	beq.n	800059c <main+0xa8>
            		{
            			Error_Handler();
 8000596:	f000 fe7d 	bl	8001294 <Error_Handler>
 800059a:	e01e      	b.n	80005da <main+0xe6>
            		}
            		else
            		{
            			//Write to the text file
            			res = f_write(&SDFile, wtext, strlen((char *)wtext), (void *)&byteswritten);
 800059c:	4819      	ldr	r0, [pc, #100]	@ (8000604 <main+0x110>)
 800059e:	f7ff fe29 	bl	80001f4 <strlen>
 80005a2:	4602      	mov	r2, r0
 80005a4:	4b18      	ldr	r3, [pc, #96]	@ (8000608 <main+0x114>)
 80005a6:	4917      	ldr	r1, [pc, #92]	@ (8000604 <main+0x110>)
 80005a8:	4815      	ldr	r0, [pc, #84]	@ (8000600 <main+0x10c>)
 80005aa:	f00c fe21 	bl	800d1f0 <f_write>
 80005ae:	4603      	mov	r3, r0
 80005b0:	461a      	mov	r2, r3
 80005b2:	4b11      	ldr	r3, [pc, #68]	@ (80005f8 <main+0x104>)
 80005b4:	701a      	strb	r2, [r3, #0]
            			if((byteswritten == 0) || (res != FR_OK))
 80005b6:	4b14      	ldr	r3, [pc, #80]	@ (8000608 <main+0x114>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d003      	beq.n	80005c6 <main+0xd2>
 80005be:	4b0e      	ldr	r3, [pc, #56]	@ (80005f8 <main+0x104>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d002      	beq.n	80005cc <main+0xd8>
            			{
            				Error_Handler();
 80005c6:	f000 fe65 	bl	8001294 <Error_Handler>
 80005ca:	e006      	b.n	80005da <main+0xe6>
            			}
            			else
            			{
            				res = f_close(&SDFile);
 80005cc:	480c      	ldr	r0, [pc, #48]	@ (8000600 <main+0x10c>)
 80005ce:	f00d f802 	bl	800d5d6 <f_close>
 80005d2:	4603      	mov	r3, r0
 80005d4:	461a      	mov	r2, r3
 80005d6:	4b08      	ldr	r3, [pc, #32]	@ (80005f8 <main+0x104>)
 80005d8:	701a      	strb	r2, [r3, #0]
            			}
            		}
		}
	}
	res = f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
 80005da:	2200      	movs	r2, #0
 80005dc:	2100      	movs	r1, #0
 80005de:	4805      	ldr	r0, [pc, #20]	@ (80005f4 <main+0x100>)
 80005e0:	f00c fc06 	bl	800cdf0 <f_mount>
 80005e4:	4603      	mov	r3, r0
 80005e6:	461a      	mov	r2, r3
 80005e8:	4b03      	ldr	r3, [pc, #12]	@ (80005f8 <main+0x104>)
 80005ea:	701a      	strb	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80005ec:	bf00      	nop
 80005ee:	e7fd      	b.n	80005ec <main+0xf8>
 80005f0:	2000095c 	.word	0x2000095c
 80005f4:	20000960 	.word	0x20000960
 80005f8:	200008fc 	.word	0x200008fc
 80005fc:	0800d754 	.word	0x0800d754
 8000600:	20000b90 	.word	0x20000b90
 8000604:	20000000 	.word	0x20000000
 8000608:	20000900 	.word	0x20000900

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b094      	sub	sp, #80	@ 0x50
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 031c 	add.w	r3, r7, #28
 8000616:	2234      	movs	r2, #52	@ 0x34
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f00d f861 	bl	800d6e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	f107 0308 	add.w	r3, r7, #8
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000630:	2300      	movs	r3, #0
 8000632:	607b      	str	r3, [r7, #4]
 8000634:	4b2c      	ldr	r3, [pc, #176]	@ (80006e8 <SystemClock_Config+0xdc>)
 8000636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000638:	4a2b      	ldr	r2, [pc, #172]	@ (80006e8 <SystemClock_Config+0xdc>)
 800063a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800063e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000640:	4b29      	ldr	r3, [pc, #164]	@ (80006e8 <SystemClock_Config+0xdc>)
 8000642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800064c:	2300      	movs	r3, #0
 800064e:	603b      	str	r3, [r7, #0]
 8000650:	4b26      	ldr	r3, [pc, #152]	@ (80006ec <SystemClock_Config+0xe0>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a25      	ldr	r2, [pc, #148]	@ (80006ec <SystemClock_Config+0xe0>)
 8000656:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800065a:	6013      	str	r3, [r2, #0]
 800065c:	4b23      	ldr	r3, [pc, #140]	@ (80006ec <SystemClock_Config+0xe0>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000664:	603b      	str	r3, [r7, #0]
 8000666:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000668:	2301      	movs	r3, #1
 800066a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800066c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000670:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000672:	2302      	movs	r3, #2
 8000674:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000676:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800067a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800067c:	2304      	movs	r3, #4
 800067e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000680:	23b4      	movs	r3, #180	@ 0xb4
 8000682:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000684:	2302      	movs	r3, #2
 8000686:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8000688:	2306      	movs	r3, #6
 800068a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 6;
 800068c:	2306      	movs	r3, #6
 800068e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000690:	f107 031c 	add.w	r3, r7, #28
 8000694:	4618      	mov	r0, r3
 8000696:	f006 fb93 	bl	8006dc0 <HAL_RCC_OscConfig>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006a0:	f000 fdf8 	bl	8001294 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006a4:	f005 fdea 	bl	800627c <HAL_PWREx_EnableOverDrive>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80006ae:	f000 fdf1 	bl	8001294 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b2:	230f      	movs	r3, #15
 80006b4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b6:	2302      	movs	r3, #2
 80006b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006be:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006c8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006ca:	f107 0308 	add.w	r3, r7, #8
 80006ce:	2105      	movs	r1, #5
 80006d0:	4618      	mov	r0, r3
 80006d2:	f005 fee5 	bl	80064a0 <HAL_RCC_ClockConfig>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80006dc:	f000 fdda 	bl	8001294 <Error_Handler>
  }
}
 80006e0:	bf00      	nop
 80006e2:	3750      	adds	r7, #80	@ 0x50
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40023800 	.word	0x40023800
 80006ec:	40007000 	.word	0x40007000

080006f0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b090      	sub	sp, #64	@ 0x40
 80006f4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	223c      	movs	r2, #60	@ 0x3c
 80006fa:	2100      	movs	r1, #0
 80006fc:	4618      	mov	r0, r3
 80006fe:	f00c fff0 	bl	800d6e2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI_PLLSAI|RCC_PERIPHCLK_SDIO
 8000702:	f44f 73c6 	mov.w	r3, #396	@ 0x18c
 8000706:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_CLK48|RCC_PERIPHCLK_LTDC;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 144;
 8000708:	2390      	movs	r3, #144	@ 0x90
 800070a:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800070c:	2302      	movs	r3, #2
 800070e:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000710:	2302      	movs	r3, #2
 8000712:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV6;
 8000714:	2306      	movs	r3, #6
 8000716:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000718:	2301      	movs	r3, #1
 800071a:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800071c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000720:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8000722:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000726:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8000728:	2300      	movs	r3, #0
 800072a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800072c:	1d3b      	adds	r3, r7, #4
 800072e:	4618      	mov	r0, r3
 8000730:	f006 f908 	bl	8006944 <HAL_RCCEx_PeriphCLKConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 800073a:	f000 fdab 	bl	8001294 <Error_Handler>
  }
}
 800073e:	bf00      	nop
 8000740:	3740      	adds	r7, #64	@ 0x40
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
	...

08000748 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800074c:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <MX_CRC_Init+0x20>)
 800074e:	4a07      	ldr	r2, [pc, #28]	@ (800076c <MX_CRC_Init+0x24>)
 8000750:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000752:	4805      	ldr	r0, [pc, #20]	@ (8000768 <MX_CRC_Init+0x20>)
 8000754:	f001 fd2a 	bl	80021ac <HAL_CRC_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800075e:	f000 fd99 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	20000044 	.word	0x20000044
 800076c:	40023000 	.word	0x40023000

08000770 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000774:	4b15      	ldr	r3, [pc, #84]	@ (80007cc <MX_DMA2D_Init+0x5c>)
 8000776:	4a16      	ldr	r2, [pc, #88]	@ (80007d0 <MX_DMA2D_Init+0x60>)
 8000778:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800077a:	4b14      	ldr	r3, [pc, #80]	@ (80007cc <MX_DMA2D_Init+0x5c>)
 800077c:	2200      	movs	r2, #0
 800077e:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000780:	4b12      	ldr	r3, [pc, #72]	@ (80007cc <MX_DMA2D_Init+0x5c>)
 8000782:	2200      	movs	r2, #0
 8000784:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000786:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <MX_DMA2D_Init+0x5c>)
 8000788:	2200      	movs	r2, #0
 800078a:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 800078c:	4b0f      	ldr	r3, [pc, #60]	@ (80007cc <MX_DMA2D_Init+0x5c>)
 800078e:	2200      	movs	r2, #0
 8000790:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000792:	4b0e      	ldr	r3, [pc, #56]	@ (80007cc <MX_DMA2D_Init+0x5c>)
 8000794:	2200      	movs	r2, #0
 8000796:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000798:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <MX_DMA2D_Init+0x5c>)
 800079a:	2200      	movs	r2, #0
 800079c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800079e:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <MX_DMA2D_Init+0x5c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80007a4:	4809      	ldr	r0, [pc, #36]	@ (80007cc <MX_DMA2D_Init+0x5c>)
 80007a6:	f002 f8bb 	bl	8002920 <HAL_DMA2D_Init>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80007b0:	f000 fd70 	bl	8001294 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80007b4:	2101      	movs	r1, #1
 80007b6:	4805      	ldr	r0, [pc, #20]	@ (80007cc <MX_DMA2D_Init+0x5c>)
 80007b8:	f002 fa0c 	bl	8002bd4 <HAL_DMA2D_ConfigLayer>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80007c2:	f000 fd67 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	2000004c 	.word	0x2000004c
 80007d0:	4002b000 	.word	0x4002b000

080007d4 <MX_DSIHOST_DSI_Init>:
  * @brief DSIHOST Initialization Function
  * @param None
  * @retval None
  */
static void MX_DSIHOST_DSI_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b0aa      	sub	sp, #168	@ 0xa8
 80007d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */

  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 80007da:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]
 80007e4:	609a      	str	r2, [r3, #8]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 80007e6:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80007ea:	2224      	movs	r2, #36	@ 0x24
 80007ec:	2100      	movs	r1, #0
 80007ee:	4618      	mov	r0, r3
 80007f0:	f00c ff77 	bl	800d6e2 <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 80007f4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
 8000802:	611a      	str	r2, [r3, #16]
 8000804:	615a      	str	r2, [r3, #20]
  DSI_LPCmdTypeDef LPCmd = {0};
 8000806:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800080a:	2234      	movs	r2, #52	@ 0x34
 800080c:	2100      	movs	r1, #0
 800080e:	4618      	mov	r0, r3
 8000810:	f00c ff67 	bl	800d6e2 <memset>
  DSI_CmdCfgTypeDef CmdCfg = {0};
 8000814:	463b      	mov	r3, r7
 8000816:	222c      	movs	r2, #44	@ 0x2c
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f00c ff61 	bl	800d6e2 <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 8000820:	4b6a      	ldr	r3, [pc, #424]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 8000822:	4a6b      	ldr	r2, [pc, #428]	@ (80009d0 <MX_DSIHOST_DSI_Init+0x1fc>)
 8000824:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 8000826:	4b69      	ldr	r3, [pc, #420]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 8000828:	2200      	movs	r2, #0
 800082a:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 4;
 800082c:	4b67      	ldr	r3, [pc, #412]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 800082e:	2204      	movs	r2, #4
 8000830:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8000832:	4b66      	ldr	r3, [pc, #408]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 8000834:	2201      	movs	r2, #1
 8000836:	60da      	str	r2, [r3, #12]
  PLLInit.PLLNDIV = 125;
 8000838:	237d      	movs	r3, #125	@ 0x7d
 800083a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  PLLInit.PLLIDF = DSI_PLL_IN_DIV2;
 800083e:	2302      	movs	r3, #2
 8000840:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 8000844:	2300      	movs	r3, #0
 8000846:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 800084a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800084e:	4619      	mov	r1, r3
 8000850:	485e      	ldr	r0, [pc, #376]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 8000852:	f002 fa51 	bl	8002cf8 <HAL_DSI_Init>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_DSIHOST_DSI_Init+0x8c>
  {
    Error_Handler();
 800085c:	f000 fd1a 	bl	8001294 <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 8000860:	2301      	movs	r3, #1
 8000862:	67bb      	str	r3, [r7, #120]	@ 0x78
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	67fb      	str	r3, [r7, #124]	@ 0x7c
  HostTimeouts.LowPowerReceptionTimeout = 0;
 8000868:	2300      	movs	r3, #0
 800086a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  HostTimeouts.HighSpeedReadTimeout = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  HostTimeouts.LowPowerReadTimeout = 0;
 8000874:	2300      	movs	r3, #0
 8000876:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  HostTimeouts.HighSpeedWriteTimeout = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 8000880:	2300      	movs	r3, #0
 8000882:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  HostTimeouts.LowPowerWriteTimeout = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  HostTimeouts.BTATimeout = 0;
 800088c:	2300      	movs	r3, #0
 800088e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 8000892:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000896:	4619      	mov	r1, r3
 8000898:	484c      	ldr	r0, [pc, #304]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 800089a:	f002 ff41 	bl	8003720 <HAL_DSI_ConfigHostTimeouts>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_DSIHOST_DSI_Init+0xd4>
  {
    Error_Handler();
 80008a4:	f000 fcf6 	bl	8001294 <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 28;
 80008a8:	231c      	movs	r3, #28
 80008aa:	663b      	str	r3, [r7, #96]	@ 0x60
  PhyTimings.ClockLaneLP2HSTime = 33;
 80008ac:	2321      	movs	r3, #33	@ 0x21
 80008ae:	667b      	str	r3, [r7, #100]	@ 0x64
  PhyTimings.DataLaneHS2LPTime = 15;
 80008b0:	230f      	movs	r3, #15
 80008b2:	66bb      	str	r3, [r7, #104]	@ 0x68
  PhyTimings.DataLaneLP2HSTime = 25;
 80008b4:	2319      	movs	r3, #25
 80008b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  PhyTimings.DataLaneMaxReadTime = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	673b      	str	r3, [r7, #112]	@ 0x70
  PhyTimings.StopWaitTime = 10;
 80008bc:	230a      	movs	r3, #10
 80008be:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 80008c0:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80008c4:	4619      	mov	r1, r3
 80008c6:	4841      	ldr	r0, [pc, #260]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 80008c8:	f002 fec0 	bl	800364c <HAL_DSI_ConfigPhyTimer>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_DSIHOST_DSI_Init+0x102>
  {
    Error_Handler();
 80008d2:	f000 fcdf 	bl	8001294 <Error_Handler>
  }
  if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 80008d6:	2104      	movs	r1, #4
 80008d8:	483c      	ldr	r0, [pc, #240]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 80008da:	f002 fe8f 	bl	80035fc <HAL_DSI_ConfigFlowControl>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_DSIHOST_DSI_Init+0x114>
  {
    Error_Handler();
 80008e4:	f000 fcd6 	bl	8001294 <Error_Handler>
  }
  if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 80008e8:	f242 7110 	movw	r1, #10000	@ 0x2710
 80008ec:	4837      	ldr	r0, [pc, #220]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 80008ee:	f002 ffdd 	bl	80038ac <HAL_DSI_SetLowPowerRXFilter>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_DSIHOST_DSI_Init+0x128>
  {
    Error_Handler();
 80008f8:	f000 fccc 	bl	8001294 <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_NONE) != HAL_OK)
 80008fc:	2100      	movs	r1, #0
 80008fe:	4833      	ldr	r0, [pc, #204]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 8000900:	f002 fb7a 	bl	8002ff8 <HAL_DSI_ConfigErrorMonitor>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_DSIHOST_DSI_Init+0x13a>
  {
    Error_Handler();
 800090a:	f000 fcc3 	bl	8001294 <Error_Handler>
  }
  LPCmd.LPGenShortWriteNoP = DSI_LP_GSW0P_ENABLE;
 800090e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000912:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LPCmd.LPGenShortWriteOneP = DSI_LP_GSW1P_ENABLE;
 8000914:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000918:	633b      	str	r3, [r7, #48]	@ 0x30
  LPCmd.LPGenShortWriteTwoP = DSI_LP_GSW2P_ENABLE;
 800091a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800091e:	637b      	str	r3, [r7, #52]	@ 0x34
  LPCmd.LPGenShortReadNoP = DSI_LP_GSR0P_ENABLE;
 8000920:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000924:	63bb      	str	r3, [r7, #56]	@ 0x38
  LPCmd.LPGenShortReadOneP = DSI_LP_GSR1P_ENABLE;
 8000926:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800092a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LPCmd.LPGenShortReadTwoP = DSI_LP_GSR2P_ENABLE;
 800092c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000930:	643b      	str	r3, [r7, #64]	@ 0x40
  LPCmd.LPGenLongWrite = DSI_LP_GLW_ENABLE;
 8000932:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000936:	647b      	str	r3, [r7, #68]	@ 0x44
  LPCmd.LPDcsShortWriteNoP = DSI_LP_DSW0P_ENABLE;
 8000938:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800093c:	64bb      	str	r3, [r7, #72]	@ 0x48
  LPCmd.LPDcsShortWriteOneP = DSI_LP_DSW1P_ENABLE;
 800093e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000942:	64fb      	str	r3, [r7, #76]	@ 0x4c
  LPCmd.LPDcsShortReadNoP = DSI_LP_DSR0P_ENABLE;
 8000944:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000948:	653b      	str	r3, [r7, #80]	@ 0x50
  LPCmd.LPDcsLongWrite = DSI_LP_DLW_ENABLE;
 800094a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800094e:	657b      	str	r3, [r7, #84]	@ 0x54
  LPCmd.LPMaxReadPacket = DSI_LP_MRDP_ENABLE;
 8000950:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000954:	65bb      	str	r3, [r7, #88]	@ 0x58
  LPCmd.AcknowledgeRequest = DSI_ACKNOWLEDGE_DISABLE;
 8000956:	2300      	movs	r3, #0
 8000958:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DSI_ConfigCommand(&hdsi, &LPCmd) != HAL_OK)
 800095a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800095e:	4619      	mov	r1, r3
 8000960:	481a      	ldr	r0, [pc, #104]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 8000962:	f002 fded 	bl	8003540 <HAL_DSI_ConfigCommand>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_DSIHOST_DSI_Init+0x19c>
  {
    Error_Handler();
 800096c:	f000 fc92 	bl	8001294 <Error_Handler>
  }
  CmdCfg.VirtualChannelID = 0;
 8000970:	2300      	movs	r3, #0
 8000972:	603b      	str	r3, [r7, #0]
  CmdCfg.ColorCoding = DSI_RGB888;
 8000974:	2305      	movs	r3, #5
 8000976:	607b      	str	r3, [r7, #4]
  CmdCfg.CommandSize = 200;
 8000978:	23c8      	movs	r3, #200	@ 0xc8
 800097a:	60bb      	str	r3, [r7, #8]
  CmdCfg.TearingEffectSource = DSI_TE_EXTERNAL;
 800097c:	2310      	movs	r3, #16
 800097e:	60fb      	str	r3, [r7, #12]
  CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 8000980:	2300      	movs	r3, #0
 8000982:	613b      	str	r3, [r7, #16]
  CmdCfg.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 8000984:	2304      	movs	r3, #4
 8000986:	617b      	str	r3, [r7, #20]
  CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 8000988:	2302      	movs	r3, #2
 800098a:	61bb      	str	r3, [r7, #24]
  CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 800098c:	2300      	movs	r3, #0
 800098e:	61fb      	str	r3, [r7, #28]
  CmdCfg.VSyncPol = DSI_VSYNC_FALLING;
 8000990:	2300      	movs	r3, #0
 8000992:	623b      	str	r3, [r7, #32]
  CmdCfg.AutomaticRefresh = DSI_AR_ENABLE;
 8000994:	2340      	movs	r3, #64	@ 0x40
 8000996:	627b      	str	r3, [r7, #36]	@ 0x24
  CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_ENABLE;
 8000998:	2301      	movs	r3, #1
 800099a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg) != HAL_OK)
 800099c:	463b      	mov	r3, r7
 800099e:	4619      	mov	r1, r3
 80009a0:	480a      	ldr	r0, [pc, #40]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 80009a2:	f002 fcf5 	bl	8003390 <HAL_DSI_ConfigAdaptedCommandMode>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_DSIHOST_DSI_Init+0x1dc>
  {
    Error_Handler();
 80009ac:	f000 fc72 	bl	8001294 <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 80009b0:	2100      	movs	r1, #0
 80009b2:	4806      	ldr	r0, [pc, #24]	@ (80009cc <MX_DSIHOST_DSI_Init+0x1f8>)
 80009b4:	f002 fcc4 	bl	8003340 <HAL_DSI_SetGenericVCID>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_DSIHOST_DSI_Init+0x1ee>
  {
    Error_Handler();
 80009be:	f000 fc69 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */

  /* USER CODE END DSIHOST_Init 2 */

}
 80009c2:	bf00      	nop
 80009c4:	37a8      	adds	r7, #168	@ 0xa8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	2000008c 	.word	0x2000008c
 80009d0:	40016c00 	.word	0x40016c00

080009d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009d8:	4b12      	ldr	r3, [pc, #72]	@ (8000a24 <MX_I2C1_Init+0x50>)
 80009da:	4a13      	ldr	r2, [pc, #76]	@ (8000a28 <MX_I2C1_Init+0x54>)
 80009dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80009de:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <MX_I2C1_Init+0x50>)
 80009e0:	4a12      	ldr	r2, [pc, #72]	@ (8000a2c <MX_I2C1_Init+0x58>)
 80009e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a24 <MX_I2C1_Init+0x50>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <MX_I2C1_Init+0x50>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a24 <MX_I2C1_Init+0x50>)
 80009f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000a24 <MX_I2C1_Init+0x50>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009fe:	4b09      	ldr	r3, [pc, #36]	@ (8000a24 <MX_I2C1_Init+0x50>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a04:	4b07      	ldr	r3, [pc, #28]	@ (8000a24 <MX_I2C1_Init+0x50>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a0a:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <MX_I2C1_Init+0x50>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a10:	4804      	ldr	r0, [pc, #16]	@ (8000a24 <MX_I2C1_Init+0x50>)
 8000a12:	f004 ff87 	bl	8005924 <HAL_I2C_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a1c:	f000 fc3a 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	200000a8 	.word	0x200000a8
 8000a28:	40005400 	.word	0x40005400
 8000a2c:	000186a0 	.word	0x000186a0

08000a30 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a34:	4b12      	ldr	r3, [pc, #72]	@ (8000a80 <MX_I2C2_Init+0x50>)
 8000a36:	4a13      	ldr	r2, [pc, #76]	@ (8000a84 <MX_I2C2_Init+0x54>)
 8000a38:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000a3a:	4b11      	ldr	r3, [pc, #68]	@ (8000a80 <MX_I2C2_Init+0x50>)
 8000a3c:	4a12      	ldr	r2, [pc, #72]	@ (8000a88 <MX_I2C2_Init+0x58>)
 8000a3e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a40:	4b0f      	ldr	r3, [pc, #60]	@ (8000a80 <MX_I2C2_Init+0x50>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	@ (8000a80 <MX_I2C2_Init+0x50>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <MX_I2C2_Init+0x50>)
 8000a4e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a52:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a54:	4b0a      	ldr	r3, [pc, #40]	@ (8000a80 <MX_I2C2_Init+0x50>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000a5a:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <MX_I2C2_Init+0x50>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a60:	4b07      	ldr	r3, [pc, #28]	@ (8000a80 <MX_I2C2_Init+0x50>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a66:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <MX_I2C2_Init+0x50>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a6c:	4804      	ldr	r0, [pc, #16]	@ (8000a80 <MX_I2C2_Init+0x50>)
 8000a6e:	f004 ff59 	bl	8005924 <HAL_I2C_Init>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000a78:	f000 fc0c 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	200000fc 	.word	0x200000fc
 8000a84:	40005800 	.word	0x40005800
 8000a88:	000186a0 	.word	0x000186a0

08000a8c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08e      	sub	sp, #56	@ 0x38
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000a92:	1d3b      	adds	r3, r7, #4
 8000a94:	2234      	movs	r2, #52	@ 0x34
 8000a96:	2100      	movs	r1, #0
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f00c fe22 	bl	800d6e2 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000a9e:	4b38      	ldr	r3, [pc, #224]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000aa0:	4a38      	ldr	r2, [pc, #224]	@ (8000b84 <MX_LTDC_Init+0xf8>)
 8000aa2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000aa4:	4b36      	ldr	r3, [pc, #216]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000aaa:	4b35      	ldr	r3, [pc, #212]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000ab0:	4b33      	ldr	r3, [pc, #204]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000ab6:	4b32      	ldr	r3, [pc, #200]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 0;
 8000abc:	4b30      	ldr	r3, [pc, #192]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 0;
 8000ac2:	4b2f      	ldr	r3, [pc, #188]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 1;
 8000ac8:	4b2d      	ldr	r3, [pc, #180]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000aca:	2201      	movs	r2, #1
 8000acc:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 1;
 8000ace:	4b2c      	ldr	r3, [pc, #176]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 201;
 8000ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000ad6:	22c9      	movs	r2, #201	@ 0xc9
 8000ad8:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 481;
 8000ada:	4b29      	ldr	r3, [pc, #164]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000adc:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8000ae0:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 202;
 8000ae2:	4b27      	ldr	r3, [pc, #156]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000ae4:	22ca      	movs	r2, #202	@ 0xca
 8000ae6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 482;
 8000ae8:	4b25      	ldr	r3, [pc, #148]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000aea:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8000aee:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000af0:	4b23      	ldr	r3, [pc, #140]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000af8:	4b21      	ldr	r3, [pc, #132]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000b00:	4b1f      	ldr	r3, [pc, #124]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000b08:	481d      	ldr	r0, [pc, #116]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000b0a:	f005 f84f 	bl	8005bac <HAL_LTDC_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_LTDC_Init+0x8c>
  {
    Error_Handler();
 8000b14:	f000 fbbe 	bl	8001294 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 200;
 8000b1c:	23c8      	movs	r3, #200	@ 0xc8
 8000b1e:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000b20:	2300      	movs	r3, #0
 8000b22:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 480;
 8000b24:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000b28:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000b2e:	23ff      	movs	r3, #255	@ 0xff
 8000b30:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000b36:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000b3a:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000b3c:	2307      	movs	r3, #7
 8000b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000b40:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000b44:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 200;
 8000b46:	23c8      	movs	r3, #200	@ 0xc8
 8000b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 480;
 8000b4a:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000b4e:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000b56:	2300      	movs	r3, #0
 8000b58:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000b62:	1d3b      	adds	r3, r7, #4
 8000b64:	2200      	movs	r2, #0
 8000b66:	4619      	mov	r1, r3
 8000b68:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <MX_LTDC_Init+0xf4>)
 8000b6a:	f005 f9b1 	bl	8005ed0 <HAL_LTDC_ConfigLayer>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_LTDC_Init+0xec>
  {
    Error_Handler();
 8000b74:	f000 fb8e 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	3738      	adds	r7, #56	@ 0x38
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000150 	.word	0x20000150
 8000b84:	40016800 	.word	0x40016800

08000b88 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <MX_QUADSPI_Init+0x50>)
 8000b8e:	4a13      	ldr	r2, [pc, #76]	@ (8000bdc <MX_QUADSPI_Init+0x54>)
 8000b90:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000b92:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <MX_QUADSPI_Init+0x50>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000b98:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd8 <MX_QUADSPI_Init+0x50>)
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <MX_QUADSPI_Init+0x50>)
 8000ba0:	2210      	movs	r2, #16
 8000ba2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd8 <MX_QUADSPI_Init+0x50>)
 8000ba6:	2218      	movs	r2, #24
 8000ba8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_5_CYCLE;
 8000baa:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd8 <MX_QUADSPI_Init+0x50>)
 8000bac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bb0:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000bb2:	4b09      	ldr	r3, [pc, #36]	@ (8000bd8 <MX_QUADSPI_Init+0x50>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000bb8:	4b07      	ldr	r3, [pc, #28]	@ (8000bd8 <MX_QUADSPI_Init+0x50>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000bbe:	4b06      	ldr	r3, [pc, #24]	@ (8000bd8 <MX_QUADSPI_Init+0x50>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000bc4:	4804      	ldr	r0, [pc, #16]	@ (8000bd8 <MX_QUADSPI_Init+0x50>)
 8000bc6:	f005 fba9 	bl	800631c <HAL_QSPI_Init>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000bd0:	f000 fb60 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000bd4:	bf00      	nop
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	200001f8 	.word	0x200001f8
 8000bdc:	a0001000 	.word	0xa0001000

08000be0 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000be4:	4b2a      	ldr	r3, [pc, #168]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000be6:	4a2b      	ldr	r2, [pc, #172]	@ (8000c94 <MX_SAI1_Init+0xb4>)
 8000be8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000bea:	4b29      	ldr	r3, [pc, #164]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000bf0:	4b27      	ldr	r3, [pc, #156]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8000bf6:	4b26      	ldr	r3, [pc, #152]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000bf8:	2240      	movs	r2, #64	@ 0x40
 8000bfa:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000bfc:	4b24      	ldr	r3, [pc, #144]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000c02:	4b23      	ldr	r3, [pc, #140]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000c08:	4b21      	ldr	r3, [pc, #132]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000c0e:	4b20      	ldr	r3, [pc, #128]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000c14:	4b1e      	ldr	r3, [pc, #120]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000c1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.ClockSource = SAI_CLKSOURCE_PLLSAI;
 8000c20:	4b1b      	ldr	r3, [pc, #108]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000c26:	4b1a      	ldr	r3, [pc, #104]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c28:	4a1b      	ldr	r2, [pc, #108]	@ (8000c98 <MX_SAI1_Init+0xb8>)
 8000c2a:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000c2c:	4b18      	ldr	r3, [pc, #96]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000c32:	4b17      	ldr	r3, [pc, #92]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000c38:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000c3e:	4b14      	ldr	r3, [pc, #80]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000c44:	4b12      	ldr	r3, [pc, #72]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c46:	2208      	movs	r2, #8
 8000c48:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000c4a:	4b11      	ldr	r3, [pc, #68]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000c50:	4b0f      	ldr	r3, [pc, #60]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000c56:	4b0e      	ldr	r3, [pc, #56]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000c62:	4b0b      	ldr	r3, [pc, #44]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000c68:	4b09      	ldr	r3, [pc, #36]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000c6e:	4b08      	ldr	r3, [pc, #32]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000c74:	4b06      	ldr	r3, [pc, #24]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000c7a:	4805      	ldr	r0, [pc, #20]	@ (8000c90 <MX_SAI1_Init+0xb0>)
 8000c7c:	f006 fb24 	bl	80072c8 <HAL_SAI_Init>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_SAI1_Init+0xaa>
  {
    Error_Handler();
 8000c86:	f000 fb05 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	20000244 	.word	0x20000244
 8000c94:	40015804 	.word	0x40015804
 8000c98:	0002ee00 	.word	0x0002ee00

08000c9c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <MX_SDIO_SD_Init+0x38>)
 8000ca2:	4a0d      	ldr	r2, [pc, #52]	@ (8000cd8 <MX_SDIO_SD_Init+0x3c>)
 8000ca4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd4 <MX_SDIO_SD_Init+0x38>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000cac:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <MX_SDIO_SD_Init+0x38>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000cb2:	4b08      	ldr	r3, [pc, #32]	@ (8000cd4 <MX_SDIO_SD_Init+0x38>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <MX_SDIO_SD_Init+0x38>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000cbe:	4b05      	ldr	r3, [pc, #20]	@ (8000cd4 <MX_SDIO_SD_Init+0x38>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000cc4:	4b03      	ldr	r3, [pc, #12]	@ (8000cd4 <MX_SDIO_SD_Init+0x38>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000cca:	bf00      	nop
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	200002cc 	.word	0x200002cc
 8000cd8:	40012c00 	.word	0x40012c00

08000cdc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ce2:	f107 0308 	add.w	r3, r7, #8
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]
 8000cee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf0:	463b      	mov	r3, r7
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d74 <MX_TIM1_Init+0x98>)
 8000cfa:	4a1f      	ldr	r2, [pc, #124]	@ (8000d78 <MX_TIM1_Init+0x9c>)
 8000cfc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8000d74 <MX_TIM1_Init+0x98>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d04:	4b1b      	ldr	r3, [pc, #108]	@ (8000d74 <MX_TIM1_Init+0x98>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000d0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000d74 <MX_TIM1_Init+0x98>)
 8000d0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d10:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d12:	4b18      	ldr	r3, [pc, #96]	@ (8000d74 <MX_TIM1_Init+0x98>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d18:	4b16      	ldr	r3, [pc, #88]	@ (8000d74 <MX_TIM1_Init+0x98>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d1e:	4b15      	ldr	r3, [pc, #84]	@ (8000d74 <MX_TIM1_Init+0x98>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d24:	4813      	ldr	r0, [pc, #76]	@ (8000d74 <MX_TIM1_Init+0x98>)
 8000d26:	f007 fe47 	bl	80089b8 <HAL_TIM_Base_Init>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000d30:	f000 fab0 	bl	8001294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d3a:	f107 0308 	add.w	r3, r7, #8
 8000d3e:	4619      	mov	r1, r3
 8000d40:	480c      	ldr	r0, [pc, #48]	@ (8000d74 <MX_TIM1_Init+0x98>)
 8000d42:	f007 ffe9 	bl	8008d18 <HAL_TIM_ConfigClockSource>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000d4c:	f000 faa2 	bl	8001294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d50:	2300      	movs	r3, #0
 8000d52:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d54:	2300      	movs	r3, #0
 8000d56:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d58:	463b      	mov	r3, r7
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4805      	ldr	r0, [pc, #20]	@ (8000d74 <MX_TIM1_Init+0x98>)
 8000d5e:	f008 fa11 	bl	8009184 <HAL_TIMEx_MasterConfigSynchronization>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000d68:	f000 fa94 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d6c:	bf00      	nop
 8000d6e:	3718      	adds	r7, #24
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20000410 	.word	0x20000410
 8000d78:	40010000 	.word	0x40010000

08000d7c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d80:	4b11      	ldr	r3, [pc, #68]	@ (8000dc8 <MX_USART3_UART_Init+0x4c>)
 8000d82:	4a12      	ldr	r2, [pc, #72]	@ (8000dcc <MX_USART3_UART_Init+0x50>)
 8000d84:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d86:	4b10      	ldr	r3, [pc, #64]	@ (8000dc8 <MX_USART3_UART_Init+0x4c>)
 8000d88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d8c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <MX_USART3_UART_Init+0x4c>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d94:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <MX_USART3_UART_Init+0x4c>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc8 <MX_USART3_UART_Init+0x4c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000da0:	4b09      	ldr	r3, [pc, #36]	@ (8000dc8 <MX_USART3_UART_Init+0x4c>)
 8000da2:	220c      	movs	r2, #12
 8000da4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000da6:	4b08      	ldr	r3, [pc, #32]	@ (8000dc8 <MX_USART3_UART_Init+0x4c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dac:	4b06      	ldr	r3, [pc, #24]	@ (8000dc8 <MX_USART3_UART_Init+0x4c>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000db2:	4805      	ldr	r0, [pc, #20]	@ (8000dc8 <MX_USART3_UART_Init+0x4c>)
 8000db4:	f008 fa76 	bl	80092a4 <HAL_UART_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000dbe:	f000 fa69 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000458 	.word	0x20000458
 8000dcc:	40004800 	.word	0x40004800

08000dd0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000dd4:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <MX_USART6_UART_Init+0x4c>)
 8000dd6:	4a12      	ldr	r2, [pc, #72]	@ (8000e20 <MX_USART6_UART_Init+0x50>)
 8000dd8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000dda:	4b10      	ldr	r3, [pc, #64]	@ (8000e1c <MX_USART6_UART_Init+0x4c>)
 8000ddc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000de0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000de2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e1c <MX_USART6_UART_Init+0x4c>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000de8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <MX_USART6_UART_Init+0x4c>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000dee:	4b0b      	ldr	r3, [pc, #44]	@ (8000e1c <MX_USART6_UART_Init+0x4c>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000df4:	4b09      	ldr	r3, [pc, #36]	@ (8000e1c <MX_USART6_UART_Init+0x4c>)
 8000df6:	220c      	movs	r2, #12
 8000df8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dfa:	4b08      	ldr	r3, [pc, #32]	@ (8000e1c <MX_USART6_UART_Init+0x4c>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e00:	4b06      	ldr	r3, [pc, #24]	@ (8000e1c <MX_USART6_UART_Init+0x4c>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000e06:	4805      	ldr	r0, [pc, #20]	@ (8000e1c <MX_USART6_UART_Init+0x4c>)
 8000e08:	f008 fa4c 	bl	80092a4 <HAL_UART_Init>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000e12:	f000 fa3f 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	200004a0 	.word	0x200004a0
 8000e20:	40011400 	.word	0x40011400

08000e24 <MX_USB_OTG_FS_HCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_HCD_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000e28:	4b0e      	ldr	r3, [pc, #56]	@ (8000e64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8000e2a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000e2e:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8000e30:	4b0c      	ldr	r3, [pc, #48]	@ (8000e64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8000e32:	2208      	movs	r2, #8
 8000e34:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8000e36:	4b0b      	ldr	r3, [pc, #44]	@ (8000e64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8000e38:	2201      	movs	r2, #1
 8000e3a:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000e3c:	4b09      	ldr	r3, [pc, #36]	@ (8000e64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8000e42:	4b08      	ldr	r3, [pc, #32]	@ (8000e64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8000e44:	2202      	movs	r2, #2
 8000e46:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000e48:	4b06      	ldr	r3, [pc, #24]	@ (8000e64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8000e4e:	4805      	ldr	r0, [pc, #20]	@ (8000e64 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8000e50:	f002 ff37 	bl	8003cc2 <HAL_HCD_Init>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_USB_OTG_FS_HCD_Init+0x3a>
  {
    Error_Handler();
 8000e5a:	f000 fa1b 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	200004e8 	.word	0x200004e8

08000e68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e6e:	2300      	movs	r3, #0
 8000e70:	607b      	str	r3, [r7, #4]
 8000e72:	4b10      	ldr	r3, [pc, #64]	@ (8000eb4 <MX_DMA_Init+0x4c>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	4a0f      	ldr	r2, [pc, #60]	@ (8000eb4 <MX_DMA_Init+0x4c>)
 8000e78:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb4 <MX_DMA_Init+0x4c>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	203b      	movs	r0, #59	@ 0x3b
 8000e90:	f001 f962 	bl	8002158 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000e94:	203b      	movs	r0, #59	@ 0x3b
 8000e96:	f001 f97b 	bl	8002190 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	2045      	movs	r0, #69	@ 0x45
 8000ea0:	f001 f95a 	bl	8002158 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000ea4:	2045      	movs	r0, #69	@ 0x45
 8000ea6:	f001 f973 	bl	8002190 <HAL_NVIC_EnableIRQ>

}
 8000eaa:	bf00      	nop
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40023800 	.word	0x40023800

08000eb8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
 8000eca:	611a      	str	r2, [r3, #16]
 8000ecc:	615a      	str	r2, [r3, #20]
 8000ece:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000ed0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000ed2:	4a20      	ldr	r2, [pc, #128]	@ (8000f54 <MX_FMC_Init+0x9c>)
 8000ed4:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000ed6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000edc:	4b1c      	ldr	r3, [pc, #112]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000ee4:	2204      	movs	r2, #4
 8000ee6:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8000ee8:	4b19      	ldr	r3, [pc, #100]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000eea:	2220      	movs	r2, #32
 8000eec:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000eee:	4b18      	ldr	r3, [pc, #96]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000ef0:	2240      	movs	r2, #64	@ 0x40
 8000ef2:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000ef4:	4b16      	ldr	r3, [pc, #88]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000ef6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000efa:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000efc:	4b14      	ldr	r3, [pc, #80]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000f02:	4b13      	ldr	r3, [pc, #76]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000f04:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f08:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8000f0a:	4b11      	ldr	r3, [pc, #68]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000f0c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f10:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000f12:	4b0f      	ldr	r3, [pc, #60]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000f1c:	2307      	movs	r3, #7
 8000f1e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000f20:	2304      	movs	r3, #4
 8000f22:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000f24:	2307      	movs	r3, #7
 8000f26:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000f30:	2302      	movs	r3, #2
 8000f32:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	4619      	mov	r1, r3
 8000f38:	4805      	ldr	r0, [pc, #20]	@ (8000f50 <MX_FMC_Init+0x98>)
 8000f3a:	f007 fd09 	bl	8008950 <HAL_SDRAM_Init>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000f44:	f000 f9a6 	bl	8001294 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000f48:	bf00      	nop
 8000f4a:	3720      	adds	r7, #32
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	200008c8 	.word	0x200008c8
 8000f54:	a0000140 	.word	0xa0000140

08000f58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b090      	sub	sp, #64	@ 0x40
 8000f5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	609a      	str	r2, [r3, #8]
 8000f6a:	60da      	str	r2, [r3, #12]
 8000f6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f72:	4bae      	ldr	r3, [pc, #696]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4aad      	ldr	r2, [pc, #692]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000f78:	f043 0310 	orr.w	r3, r3, #16
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4bab      	ldr	r3, [pc, #684]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0310 	and.w	r3, r3, #16
 8000f86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f8e:	4ba7      	ldr	r3, [pc, #668]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4aa6      	ldr	r2, [pc, #664]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000f94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4ba4      	ldr	r3, [pc, #656]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fa2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	623b      	str	r3, [r7, #32]
 8000faa:	4ba0      	ldr	r3, [pc, #640]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a9f      	ldr	r2, [pc, #636]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b9d      	ldr	r3, [pc, #628]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	623b      	str	r3, [r7, #32]
 8000fc0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61fb      	str	r3, [r7, #28]
 8000fc6:	4b99      	ldr	r3, [pc, #612]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	4a98      	ldr	r2, [pc, #608]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000fcc:	f043 0304 	orr.w	r3, r3, #4
 8000fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd2:	4b96      	ldr	r3, [pc, #600]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	f003 0304 	and.w	r3, r3, #4
 8000fda:	61fb      	str	r3, [r7, #28]
 8000fdc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61bb      	str	r3, [r7, #24]
 8000fe2:	4b92      	ldr	r3, [pc, #584]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	4a91      	ldr	r2, [pc, #580]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fee:	4b8f      	ldr	r3, [pc, #572]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	61bb      	str	r3, [r7, #24]
 8000ff8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]
 8000ffe:	4b8b      	ldr	r3, [pc, #556]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	4a8a      	ldr	r2, [pc, #552]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001004:	f043 0308 	orr.w	r3, r3, #8
 8001008:	6313      	str	r3, [r2, #48]	@ 0x30
 800100a:	4b88      	ldr	r3, [pc, #544]	@ (800122c <MX_GPIO_Init+0x2d4>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	f003 0308 	and.w	r3, r3, #8
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
 800101a:	4b84      	ldr	r3, [pc, #528]	@ (800122c <MX_GPIO_Init+0x2d4>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	4a83      	ldr	r2, [pc, #524]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001020:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001024:	6313      	str	r3, [r2, #48]	@ 0x30
 8001026:	4b81      	ldr	r3, [pc, #516]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	4b7d      	ldr	r3, [pc, #500]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103a:	4a7c      	ldr	r2, [pc, #496]	@ (800122c <MX_GPIO_Init+0x2d4>)
 800103c:	f043 0320 	orr.w	r3, r3, #32
 8001040:	6313      	str	r3, [r2, #48]	@ 0x30
 8001042:	4b7a      	ldr	r3, [pc, #488]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001046:	f003 0320 	and.w	r3, r3, #32
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	4b76      	ldr	r3, [pc, #472]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	4a75      	ldr	r2, [pc, #468]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001058:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800105c:	6313      	str	r3, [r2, #48]	@ 0x30
 800105e:	4b73      	ldr	r3, [pc, #460]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	4b6f      	ldr	r3, [pc, #444]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	4a6e      	ldr	r2, [pc, #440]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001074:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001078:	6313      	str	r3, [r2, #48]	@ 0x30
 800107a:	4b6c      	ldr	r3, [pc, #432]	@ (800122c <MX_GPIO_Init+0x2d4>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001086:	2300      	movs	r3, #0
 8001088:	603b      	str	r3, [r7, #0]
 800108a:	4b68      	ldr	r3, [pc, #416]	@ (800122c <MX_GPIO_Init+0x2d4>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	4a67      	ldr	r2, [pc, #412]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001090:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001094:	6313      	str	r3, [r2, #48]	@ 0x30
 8001096:	4b65      	ldr	r3, [pc, #404]	@ (800122c <MX_GPIO_Init+0x2d4>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800109e:	603b      	str	r3, [r7, #0]
 80010a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SPKR_HP_Pin|AUDIO_RST_Pin, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	210c      	movs	r1, #12
 80010a6:	4862      	ldr	r0, [pc, #392]	@ (8001230 <MX_GPIO_Init+0x2d8>)
 80010a8:	f002 fdf2 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 80010ac:	2200      	movs	r2, #0
 80010ae:	2130      	movs	r1, #48	@ 0x30
 80010b0:	4860      	ldr	r0, [pc, #384]	@ (8001234 <MX_GPIO_Init+0x2dc>)
 80010b2:	f002 fded 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2108      	movs	r1, #8
 80010ba:	485f      	ldr	r0, [pc, #380]	@ (8001238 <MX_GPIO_Init+0x2e0>)
 80010bc:	f002 fde8 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2140      	movs	r1, #64	@ 0x40
 80010c4:	485d      	ldr	r0, [pc, #372]	@ (800123c <MX_GPIO_Init+0x2e4>)
 80010c6:	f002 fde3 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OTG_FS1_PowerSwitchOn_Pin|EXT_RESET_Pin, GPIO_PIN_RESET);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2105      	movs	r1, #5
 80010ce:	485c      	ldr	r0, [pc, #368]	@ (8001240 <MX_GPIO_Init+0x2e8>)
 80010d0:	f002 fdde 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_7, GPIO_PIN_RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2180      	movs	r1, #128	@ 0x80
 80010d8:	485a      	ldr	r0, [pc, #360]	@ (8001244 <MX_GPIO_Init+0x2ec>)
 80010da:	f002 fdd9 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	2108      	movs	r1, #8
 80010e2:	4859      	ldr	r0, [pc, #356]	@ (8001248 <MX_GPIO_Init+0x2f0>)
 80010e4:	f002 fdd4 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPKR_HP_Pin AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = SPKR_HP_Pin|AUDIO_RST_Pin;
 80010e8:	230c      	movs	r3, #12
 80010ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ec:	2301      	movs	r3, #1
 80010ee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f4:	2300      	movs	r3, #0
 80010f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010fc:	4619      	mov	r1, r3
 80010fe:	484c      	ldr	r0, [pc, #304]	@ (8001230 <MX_GPIO_Init+0x2d8>)
 8001100:	f002 fc02 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_CK_Pin */
  GPIO_InitStruct.Pin = I2S3_CK_Pin;
 8001104:	2308      	movs	r3, #8
 8001106:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001108:	2302      	movs	r3, #2
 800110a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001110:	2300      	movs	r3, #0
 8001112:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001114:	2306      	movs	r3, #6
 8001116:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(I2S3_CK_GPIO_Port, &GPIO_InitStruct);
 8001118:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800111c:	4619      	mov	r1, r3
 800111e:	4848      	ldr	r0, [pc, #288]	@ (8001240 <MX_GPIO_Init+0x2e8>)
 8001120:	f002 fbf2 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS1_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS1_OverCurrent_Pin;
 8001124:	2380      	movs	r3, #128	@ 0x80
 8001126:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001128:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800112c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS1_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001132:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001136:	4619      	mov	r1, r3
 8001138:	4841      	ldr	r0, [pc, #260]	@ (8001240 <MX_GPIO_Init+0x2e8>)
 800113a:	f002 fbe5 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin;
 800113e:	2330      	movs	r3, #48	@ 0x30
 8001140:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001142:	2311      	movs	r3, #17
 8001144:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114a:	2300      	movs	r3, #0
 800114c:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800114e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001152:	4619      	mov	r1, r3
 8001154:	4837      	ldr	r0, [pc, #220]	@ (8001234 <MX_GPIO_Init+0x2dc>)
 8001156:	f002 fbd7 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED4_Pin */
  GPIO_InitStruct.Pin = LED4_Pin;
 800115a:	2308      	movs	r3, #8
 800115c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800115e:	2311      	movs	r3, #17
 8001160:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001166:	2300      	movs	r3, #0
 8001168:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 800116a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800116e:	4619      	mov	r1, r3
 8001170:	4831      	ldr	r0, [pc, #196]	@ (8001238 <MX_GPIO_Init+0x2e0>)
 8001172:	f002 fbc9 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001176:	2340      	movs	r3, #64	@ 0x40
 8001178:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800117a:	2311      	movs	r3, #17
 800117c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001182:	2300      	movs	r3, #0
 8001184:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001186:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800118a:	4619      	mov	r1, r3
 800118c:	482b      	ldr	r0, [pc, #172]	@ (800123c <MX_GPIO_Init+0x2e4>)
 800118e:	f002 fbbb 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS1_PowerSwitchOn_Pin EXT_RESET_Pin */
  GPIO_InitStruct.Pin = OTG_FS1_PowerSwitchOn_Pin|EXT_RESET_Pin;
 8001192:	2305      	movs	r3, #5
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011a6:	4619      	mov	r1, r3
 80011a8:	4825      	ldr	r0, [pc, #148]	@ (8001240 <MX_GPIO_Init+0x2e8>)
 80011aa:	f002 fbad 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CK_Pin */
  GPIO_InitStruct.Pin = MIC_CK_Pin;
 80011ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b4:	2302      	movs	r3, #2
 80011b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011bc:	2300      	movs	r3, #0
 80011be:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80011c0:	2302      	movs	r3, #2
 80011c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(MIC_CK_GPIO_Port, &GPIO_InitStruct);
 80011c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011c8:	4619      	mov	r1, r3
 80011ca:	481a      	ldr	r0, [pc, #104]	@ (8001234 <MX_GPIO_Init+0x2dc>)
 80011cc:	f002 fb9c 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80011d0:	2304      	movs	r3, #4
 80011d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d4:	2300      	movs	r3, #0
 80011d6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80011dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011e0:	4619      	mov	r1, r3
 80011e2:	4816      	ldr	r0, [pc, #88]	@ (800123c <MX_GPIO_Init+0x2e4>)
 80011e4:	f002 fb90 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 80011e8:	2320      	movs	r3, #32
 80011ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ec:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80011f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011fa:	4619      	mov	r1, r3
 80011fc:	4813      	ldr	r0, [pc, #76]	@ (800124c <MX_GPIO_Init+0x2f4>)
 80011fe:	f002 fb83 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001202:	2380      	movs	r3, #128	@ 0x80
 8001204:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001206:	2301      	movs	r3, #1
 8001208:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120e:	2300      	movs	r3, #0
 8001210:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001212:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001216:	4619      	mov	r1, r3
 8001218:	480a      	ldr	r0, [pc, #40]	@ (8001244 <MX_GPIO_Init+0x2ec>)
 800121a:	f002 fb75 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 800121e:	2308      	movs	r3, #8
 8001220:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001222:	2301      	movs	r3, #1
 8001224:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	e012      	b.n	8001250 <MX_GPIO_Init+0x2f8>
 800122a:	bf00      	nop
 800122c:	40023800 	.word	0x40023800
 8001230:	40021000 	.word	0x40021000
 8001234:	40020c00 	.word	0x40020c00
 8001238:	40022800 	.word	0x40022800
 800123c:	40021800 	.word	0x40021800
 8001240:	40020400 	.word	0x40020400
 8001244:	40021c00 	.word	0x40021c00
 8001248:	40020000 	.word	0x40020000
 800124c:	40022400 	.word	0x40022400
 8001250:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001252:	2300      	movs	r3, #0
 8001254:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001256:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800125a:	4619      	mov	r1, r3
 800125c:	4803      	ldr	r0, [pc, #12]	@ (800126c <MX_GPIO_Init+0x314>)
 800125e:	f002 fb53 	bl	8003908 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001262:	bf00      	nop
 8001264:	3740      	adds	r7, #64	@ 0x40
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40020000 	.word	0x40020000

08001270 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a04      	ldr	r2, [pc, #16]	@ (8001290 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d101      	bne.n	8001286 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001282:	f000 fe6d 	bl	8001f60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40001000 	.word	0x40001000

08001294 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	HAL_UART_Transmit(&huart3, "ERROR: ", 7, 100);
 8001298:	2364      	movs	r3, #100	@ 0x64
 800129a:	2207      	movs	r2, #7
 800129c:	4906      	ldr	r1, [pc, #24]	@ (80012b8 <Error_Handler+0x24>)
 800129e:	4807      	ldr	r0, [pc, #28]	@ (80012bc <Error_Handler+0x28>)
 80012a0:	f008 f850 	bl	8009344 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, &res, 1, 100);
 80012a4:	2364      	movs	r3, #100	@ 0x64
 80012a6:	2201      	movs	r2, #1
 80012a8:	4905      	ldr	r1, [pc, #20]	@ (80012c0 <Error_Handler+0x2c>)
 80012aa:	4804      	ldr	r0, [pc, #16]	@ (80012bc <Error_Handler+0x28>)
 80012ac:	f008 f84a 	bl	8009344 <HAL_UART_Transmit>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012b0:	b672      	cpsid	i
}
 80012b2:	bf00      	nop

	__disable_irq();
	while (1)
 80012b4:	bf00      	nop
 80012b6:	e7fd      	b.n	80012b4 <Error_Handler+0x20>
 80012b8:	0800d760 	.word	0x0800d760
 80012bc:	20000458 	.word	0x20000458
 80012c0:	200008fc 	.word	0x200008fc

080012c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	4b13      	ldr	r3, [pc, #76]	@ (800131c <HAL_MspInit+0x58>)
 80012d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d2:	4a12      	ldr	r2, [pc, #72]	@ (800131c <HAL_MspInit+0x58>)
 80012d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80012da:	4b10      	ldr	r3, [pc, #64]	@ (800131c <HAL_MspInit+0x58>)
 80012dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	603b      	str	r3, [r7, #0]
 80012ea:	4b0c      	ldr	r3, [pc, #48]	@ (800131c <HAL_MspInit+0x58>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ee:	4a0b      	ldr	r2, [pc, #44]	@ (800131c <HAL_MspInit+0x58>)
 80012f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012f6:	4b09      	ldr	r3, [pc, #36]	@ (800131c <HAL_MspInit+0x58>)
 80012f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012fe:	603b      	str	r3, [r7, #0]
 8001300:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	2100      	movs	r1, #0
 8001306:	2005      	movs	r0, #5
 8001308:	f000 ff26 	bl	8002158 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800130c:	2005      	movs	r0, #5
 800130e:	f000 ff3f 	bl	8002190 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40023800 	.word	0x40023800

08001320 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a0b      	ldr	r2, [pc, #44]	@ (800135c <HAL_CRC_MspInit+0x3c>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d10d      	bne.n	800134e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	4b0a      	ldr	r3, [pc, #40]	@ (8001360 <HAL_CRC_MspInit+0x40>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	4a09      	ldr	r2, [pc, #36]	@ (8001360 <HAL_CRC_MspInit+0x40>)
 800133c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001340:	6313      	str	r3, [r2, #48]	@ 0x30
 8001342:	4b07      	ldr	r3, [pc, #28]	@ (8001360 <HAL_CRC_MspInit+0x40>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001346:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 800134e:	bf00      	nop
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	40023000 	.word	0x40023000
 8001360:	40023800 	.word	0x40023800

08001364 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a0e      	ldr	r2, [pc, #56]	@ (80013ac <HAL_DMA2D_MspInit+0x48>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d115      	bne.n	80013a2 <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	4b0d      	ldr	r3, [pc, #52]	@ (80013b0 <HAL_DMA2D_MspInit+0x4c>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	4a0c      	ldr	r2, [pc, #48]	@ (80013b0 <HAL_DMA2D_MspInit+0x4c>)
 8001380:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001384:	6313      	str	r3, [r2, #48]	@ 0x30
 8001386:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <HAL_DMA2D_MspInit+0x4c>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 8001392:	2200      	movs	r2, #0
 8001394:	2100      	movs	r1, #0
 8001396:	205a      	movs	r0, #90	@ 0x5a
 8001398:	f000 fede 	bl	8002158 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800139c:	205a      	movs	r0, #90	@ 0x5a
 800139e:	f000 fef7 	bl	8002190 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DMA2D_MspInit 1 */

  }

}
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	4002b000 	.word	0x4002b000
 80013b0:	40023800 	.word	0x40023800

080013b4 <HAL_DSI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	@ 0x28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  if(hdsi->Instance==DSI)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001448 <HAL_DSI_MspInit+0x94>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d133      	bne.n	800143e <HAL_DSI_MspInit+0x8a>
  {
  /* USER CODE BEGIN DSI_MspInit 0 */

  /* USER CODE END DSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
 80013da:	4b1c      	ldr	r3, [pc, #112]	@ (800144c <HAL_DSI_MspInit+0x98>)
 80013dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013de:	4a1b      	ldr	r2, [pc, #108]	@ (800144c <HAL_DSI_MspInit+0x98>)
 80013e0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80013e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013e6:	4b19      	ldr	r3, [pc, #100]	@ (800144c <HAL_DSI_MspInit+0x98>)
 80013e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80013ee:	613b      	str	r3, [r7, #16]
 80013f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	4b15      	ldr	r3, [pc, #84]	@ (800144c <HAL_DSI_MspInit+0x98>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	4a14      	ldr	r2, [pc, #80]	@ (800144c <HAL_DSI_MspInit+0x98>)
 80013fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001400:	6313      	str	r3, [r2, #48]	@ 0x30
 8001402:	4b12      	ldr	r3, [pc, #72]	@ (800144c <HAL_DSI_MspInit+0x98>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	68fb      	ldr	r3, [r7, #12]
    /**DSIHOST GPIO Configuration
    PJ2     ------> DSIHOST_TE
    */
    GPIO_InitStruct.Pin = DSI_TE_Pin;
 800140e:	2304      	movs	r3, #4
 8001410:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001412:	2302      	movs	r3, #2
 8001414:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800141a:	2303      	movs	r3, #3
 800141c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 800141e:	230d      	movs	r3, #13
 8001420:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DSI_TE_GPIO_Port, &GPIO_InitStruct);
 8001422:	f107 0314 	add.w	r3, r7, #20
 8001426:	4619      	mov	r1, r3
 8001428:	4809      	ldr	r0, [pc, #36]	@ (8001450 <HAL_DSI_MspInit+0x9c>)
 800142a:	f002 fa6d 	bl	8003908 <HAL_GPIO_Init>

    /* DSI interrupt Init */
    HAL_NVIC_SetPriority(DSI_IRQn, 0, 0);
 800142e:	2200      	movs	r2, #0
 8001430:	2100      	movs	r1, #0
 8001432:	205c      	movs	r0, #92	@ 0x5c
 8001434:	f000 fe90 	bl	8002158 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DSI_IRQn);
 8001438:	205c      	movs	r0, #92	@ 0x5c
 800143a:	f000 fea9 	bl	8002190 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DSI_MspInit 1 */

  }

}
 800143e:	bf00      	nop
 8001440:	3728      	adds	r7, #40	@ 0x28
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40016c00 	.word	0x40016c00
 800144c:	40023800 	.word	0x40023800
 8001450:	40022400 	.word	0x40022400

08001454 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08c      	sub	sp, #48	@ 0x30
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145c:	f107 031c 	add.w	r3, r7, #28
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a32      	ldr	r2, [pc, #200]	@ (800153c <HAL_I2C_MspInit+0xe8>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d12d      	bne.n	80014d2 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	61bb      	str	r3, [r7, #24]
 800147a:	4b31      	ldr	r3, [pc, #196]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	4a30      	ldr	r2, [pc, #192]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 8001480:	f043 0302 	orr.w	r3, r3, #2
 8001484:	6313      	str	r3, [r2, #48]	@ 0x30
 8001486:	4b2e      	ldr	r3, [pc, #184]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	61bb      	str	r3, [r7, #24]
 8001490:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001492:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001496:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001498:	2312      	movs	r3, #18
 800149a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800149c:	2301      	movs	r3, #1
 800149e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a0:	2303      	movs	r3, #3
 80014a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014a4:	2304      	movs	r3, #4
 80014a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a8:	f107 031c 	add.w	r3, r7, #28
 80014ac:	4619      	mov	r1, r3
 80014ae:	4825      	ldr	r0, [pc, #148]	@ (8001544 <HAL_I2C_MspInit+0xf0>)
 80014b0:	f002 fa2a 	bl	8003908 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]
 80014b8:	4b21      	ldr	r3, [pc, #132]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 80014ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014bc:	4a20      	ldr	r2, [pc, #128]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 80014be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80014c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 80014c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014cc:	617b      	str	r3, [r7, #20]
 80014ce:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80014d0:	e030      	b.n	8001534 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001548 <HAL_I2C_MspInit+0xf4>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d12b      	bne.n	8001534 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80014dc:	2300      	movs	r3, #0
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	4b17      	ldr	r3, [pc, #92]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 80014e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e4:	4a16      	ldr	r2, [pc, #88]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 80014e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ec:	4b14      	ldr	r3, [pc, #80]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 80014ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014f4:	613b      	str	r3, [r7, #16]
 80014f6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 80014f8:	2330      	movs	r3, #48	@ 0x30
 80014fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014fc:	2312      	movs	r3, #18
 80014fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001500:	2301      	movs	r3, #1
 8001502:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001504:	2303      	movs	r3, #3
 8001506:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001508:	2304      	movs	r3, #4
 800150a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800150c:	f107 031c 	add.w	r3, r7, #28
 8001510:	4619      	mov	r1, r3
 8001512:	480e      	ldr	r0, [pc, #56]	@ (800154c <HAL_I2C_MspInit+0xf8>)
 8001514:	f002 f9f8 	bl	8003908 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001518:	2300      	movs	r3, #0
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	4b08      	ldr	r3, [pc, #32]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 800151e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001520:	4a07      	ldr	r2, [pc, #28]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 8001522:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001526:	6413      	str	r3, [r2, #64]	@ 0x40
 8001528:	4b05      	ldr	r3, [pc, #20]	@ (8001540 <HAL_I2C_MspInit+0xec>)
 800152a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	68fb      	ldr	r3, [r7, #12]
}
 8001534:	bf00      	nop
 8001536:	3730      	adds	r7, #48	@ 0x30
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40005400 	.word	0x40005400
 8001540:	40023800 	.word	0x40023800
 8001544:	40020400 	.word	0x40020400
 8001548:	40005800 	.word	0x40005800
 800154c:	40021c00 	.word	0x40021c00

08001550 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  if(hltdc->Instance==LTDC)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a0e      	ldr	r2, [pc, #56]	@ (8001598 <HAL_LTDC_MspInit+0x48>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d115      	bne.n	800158e <HAL_LTDC_MspInit+0x3e>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	60fb      	str	r3, [r7, #12]
 8001566:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <HAL_LTDC_MspInit+0x4c>)
 8001568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156a:	4a0c      	ldr	r2, [pc, #48]	@ (800159c <HAL_LTDC_MspInit+0x4c>)
 800156c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001570:	6453      	str	r3, [r2, #68]	@ 0x44
 8001572:	4b0a      	ldr	r3, [pc, #40]	@ (800159c <HAL_LTDC_MspInit+0x4c>)
 8001574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001576:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 800157e:	2200      	movs	r2, #0
 8001580:	2100      	movs	r1, #0
 8001582:	2058      	movs	r0, #88	@ 0x58
 8001584:	f000 fde8 	bl	8002158 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001588:	2058      	movs	r0, #88	@ 0x58
 800158a:	f000 fe01 	bl	8002190 <HAL_NVIC_EnableIRQ>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 800158e:	bf00      	nop
 8001590:	3710      	adds	r7, #16
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40016800 	.word	0x40016800
 800159c:	40023800 	.word	0x40023800

080015a0 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b08a      	sub	sp, #40	@ 0x28
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]
 80015b6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a31      	ldr	r2, [pc, #196]	@ (8001684 <HAL_QSPI_MspInit+0xe4>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d15b      	bne.n	800167a <HAL_QSPI_MspInit+0xda>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	613b      	str	r3, [r7, #16]
 80015c6:	4b30      	ldr	r3, [pc, #192]	@ (8001688 <HAL_QSPI_MspInit+0xe8>)
 80015c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015ca:	4a2f      	ldr	r2, [pc, #188]	@ (8001688 <HAL_QSPI_MspInit+0xe8>)
 80015cc:	f043 0302 	orr.w	r3, r3, #2
 80015d0:	6393      	str	r3, [r2, #56]	@ 0x38
 80015d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001688 <HAL_QSPI_MspInit+0xe8>)
 80015d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	613b      	str	r3, [r7, #16]
 80015dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	4b29      	ldr	r3, [pc, #164]	@ (8001688 <HAL_QSPI_MspInit+0xe8>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	4a28      	ldr	r2, [pc, #160]	@ (8001688 <HAL_QSPI_MspInit+0xe8>)
 80015e8:	f043 0302 	orr.w	r3, r3, #2
 80015ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ee:	4b26      	ldr	r3, [pc, #152]	@ (8001688 <HAL_QSPI_MspInit+0xe8>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	60bb      	str	r3, [r7, #8]
 80015fe:	4b22      	ldr	r3, [pc, #136]	@ (8001688 <HAL_QSPI_MspInit+0xe8>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	4a21      	ldr	r2, [pc, #132]	@ (8001688 <HAL_QSPI_MspInit+0xe8>)
 8001604:	f043 0320 	orr.w	r3, r3, #32
 8001608:	6313      	str	r3, [r2, #48]	@ 0x30
 800160a:	4b1f      	ldr	r3, [pc, #124]	@ (8001688 <HAL_QSPI_MspInit+0xe8>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	f003 0320 	and.w	r3, r3, #32
 8001612:	60bb      	str	r3, [r7, #8]
 8001614:	68bb      	ldr	r3, [r7, #8]
    PF6     ------> QUADSPI_BK1_IO3
    PF10     ------> QUADSPI_CLK
    PF9     ------> QUADSPI_BK1_IO1
    PF8     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin;
 8001616:	2340      	movs	r3, #64	@ 0x40
 8001618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161a:	2302      	movs	r3, #2
 800161c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001622:	2303      	movs	r3, #3
 8001624:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 8001626:	230a      	movs	r3, #10
 8001628:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(QSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 800162a:	f107 0314 	add.w	r3, r7, #20
 800162e:	4619      	mov	r1, r3
 8001630:	4816      	ldr	r0, [pc, #88]	@ (800168c <HAL_QSPI_MspInit+0xec>)
 8001632:	f002 f969 	bl	8003908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin|QSPI_BK1_IO3_Pin|QSPI_CLK_Pin;
 8001636:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800163a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163c:	2302      	movs	r3, #2
 800163e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001644:	2303      	movs	r3, #3
 8001646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001648:	2309      	movs	r3, #9
 800164a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	4619      	mov	r1, r3
 8001652:	480f      	ldr	r0, [pc, #60]	@ (8001690 <HAL_QSPI_MspInit+0xf0>)
 8001654:	f002 f958 	bl	8003908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO1_Pin|QSPI_BK1_IO0_Pin;
 8001658:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800165c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165e:	2302      	movs	r3, #2
 8001660:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001666:	2303      	movs	r3, #3
 8001668:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 800166a:	230a      	movs	r3, #10
 800166c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	4619      	mov	r1, r3
 8001674:	4806      	ldr	r0, [pc, #24]	@ (8001690 <HAL_QSPI_MspInit+0xf0>)
 8001676:	f002 f947 	bl	8003908 <HAL_GPIO_Init>

  /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 800167a:	bf00      	nop
 800167c:	3728      	adds	r7, #40	@ 0x28
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	a0001000 	.word	0xa0001000
 8001688:	40023800 	.word	0x40023800
 800168c:	40020400 	.word	0x40020400
 8001690:	40021400 	.word	0x40021400

08001694 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b08a      	sub	sp, #40	@ 0x28
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a68      	ldr	r2, [pc, #416]	@ (8001854 <HAL_SD_MspInit+0x1c0>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	f040 80c9 	bne.w	800184a <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80016b8:	2300      	movs	r3, #0
 80016ba:	613b      	str	r3, [r7, #16]
 80016bc:	4b66      	ldr	r3, [pc, #408]	@ (8001858 <HAL_SD_MspInit+0x1c4>)
 80016be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c0:	4a65      	ldr	r2, [pc, #404]	@ (8001858 <HAL_SD_MspInit+0x1c4>)
 80016c2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80016c8:	4b63      	ldr	r3, [pc, #396]	@ (8001858 <HAL_SD_MspInit+0x1c4>)
 80016ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016d0:	613b      	str	r3, [r7, #16]
 80016d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d4:	2300      	movs	r3, #0
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	4b5f      	ldr	r3, [pc, #380]	@ (8001858 <HAL_SD_MspInit+0x1c4>)
 80016da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016dc:	4a5e      	ldr	r2, [pc, #376]	@ (8001858 <HAL_SD_MspInit+0x1c4>)
 80016de:	f043 0304 	orr.w	r3, r3, #4
 80016e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e4:	4b5c      	ldr	r3, [pc, #368]	@ (8001858 <HAL_SD_MspInit+0x1c4>)
 80016e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e8:	f003 0304 	and.w	r3, r3, #4
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f0:	2300      	movs	r3, #0
 80016f2:	60bb      	str	r3, [r7, #8]
 80016f4:	4b58      	ldr	r3, [pc, #352]	@ (8001858 <HAL_SD_MspInit+0x1c4>)
 80016f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f8:	4a57      	ldr	r2, [pc, #348]	@ (8001858 <HAL_SD_MspInit+0x1c4>)
 80016fa:	f043 0308 	orr.w	r3, r3, #8
 80016fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001700:	4b55      	ldr	r3, [pc, #340]	@ (8001858 <HAL_SD_MspInit+0x1c4>)
 8001702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001704:	f003 0308 	and.w	r3, r3, #8
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PD2     ------> SDIO_CMD
    PC9     ------> SDIO_D1
    PC8     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = uSD_CLK_Pin|uSD_D3_Pin|uSD_D2_Pin|uSD_D1_Pin
 800170c:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001710:	617b      	str	r3, [r7, #20]
                          |uSD_D0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001712:	2302      	movs	r3, #2
 8001714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800171a:	2303      	movs	r3, #3
 800171c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800171e:	230c      	movs	r3, #12
 8001720:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	4619      	mov	r1, r3
 8001728:	484c      	ldr	r0, [pc, #304]	@ (800185c <HAL_SD_MspInit+0x1c8>)
 800172a:	f002 f8ed 	bl	8003908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = uSD_CMD_Pin;
 800172e:	2304      	movs	r3, #4
 8001730:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001732:	2302      	movs	r3, #2
 8001734:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	2300      	movs	r3, #0
 8001738:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173a:	2303      	movs	r3, #3
 800173c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800173e:	230c      	movs	r3, #12
 8001740:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001742:	f107 0314 	add.w	r3, r7, #20
 8001746:	4619      	mov	r1, r3
 8001748:	4845      	ldr	r0, [pc, #276]	@ (8001860 <HAL_SD_MspInit+0x1cc>)
 800174a:	f002 f8dd 	bl	8003908 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800174e:	4b45      	ldr	r3, [pc, #276]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 8001750:	4a45      	ldr	r2, [pc, #276]	@ (8001868 <HAL_SD_MspInit+0x1d4>)
 8001752:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001754:	4b43      	ldr	r3, [pc, #268]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 8001756:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800175a:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800175c:	4b41      	ldr	r3, [pc, #260]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 800175e:	2200      	movs	r2, #0
 8001760:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001762:	4b40      	ldr	r3, [pc, #256]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 8001764:	2200      	movs	r2, #0
 8001766:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001768:	4b3e      	ldr	r3, [pc, #248]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 800176a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800176e:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001770:	4b3c      	ldr	r3, [pc, #240]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 8001772:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001776:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001778:	4b3a      	ldr	r3, [pc, #232]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 800177a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800177e:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001780:	4b38      	ldr	r3, [pc, #224]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 8001782:	2220      	movs	r2, #32
 8001784:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001786:	4b37      	ldr	r3, [pc, #220]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 8001788:	2200      	movs	r2, #0
 800178a:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800178c:	4b35      	ldr	r3, [pc, #212]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 800178e:	2204      	movs	r2, #4
 8001790:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001792:	4b34      	ldr	r3, [pc, #208]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 8001794:	2203      	movs	r2, #3
 8001796:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001798:	4b32      	ldr	r3, [pc, #200]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 800179a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800179e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80017a0:	4b30      	ldr	r3, [pc, #192]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 80017a2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80017a6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80017a8:	482e      	ldr	r0, [pc, #184]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 80017aa:	f000 fd1b 	bl	80021e4 <HAL_DMA_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 80017b4:	f7ff fd6e 	bl	8001294 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a2a      	ldr	r2, [pc, #168]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 80017bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80017be:	4a29      	ldr	r2, [pc, #164]	@ (8001864 <HAL_SD_MspInit+0x1d0>)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80017c4:	4b29      	ldr	r3, [pc, #164]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 80017c6:	4a2a      	ldr	r2, [pc, #168]	@ (8001870 <HAL_SD_MspInit+0x1dc>)
 80017c8:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80017ca:	4b28      	ldr	r3, [pc, #160]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 80017cc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80017d0:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017d2:	4b26      	ldr	r3, [pc, #152]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 80017d4:	2240      	movs	r2, #64	@ 0x40
 80017d6:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017d8:	4b24      	ldr	r3, [pc, #144]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 80017da:	2200      	movs	r2, #0
 80017dc:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017de:	4b23      	ldr	r3, [pc, #140]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 80017e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017e4:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017e6:	4b21      	ldr	r3, [pc, #132]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 80017e8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80017ec:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017ee:	4b1f      	ldr	r3, [pc, #124]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 80017f0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017f4:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80017f6:	4b1d      	ldr	r3, [pc, #116]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 80017f8:	2220      	movs	r2, #32
 80017fa:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017fc:	4b1b      	ldr	r3, [pc, #108]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 80017fe:	2200      	movs	r2, #0
 8001800:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001802:	4b1a      	ldr	r3, [pc, #104]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 8001804:	2204      	movs	r2, #4
 8001806:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001808:	4b18      	ldr	r3, [pc, #96]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 800180a:	2203      	movs	r2, #3
 800180c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800180e:	4b17      	ldr	r3, [pc, #92]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 8001810:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001814:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001816:	4b15      	ldr	r3, [pc, #84]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 8001818:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800181c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800181e:	4813      	ldr	r0, [pc, #76]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 8001820:	f000 fce0 	bl	80021e4 <HAL_DMA_Init>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 800182a:	f7ff fd33 	bl	8001294 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a0e      	ldr	r2, [pc, #56]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 8001832:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001834:	4a0d      	ldr	r2, [pc, #52]	@ (800186c <HAL_SD_MspInit+0x1d8>)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800183a:	2200      	movs	r2, #0
 800183c:	2100      	movs	r1, #0
 800183e:	2031      	movs	r0, #49	@ 0x31
 8001840:	f000 fc8a 	bl	8002158 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001844:	2031      	movs	r0, #49	@ 0x31
 8001846:	f000 fca3 	bl	8002190 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDIO_MspInit 1 */

  }

}
 800184a:	bf00      	nop
 800184c:	3728      	adds	r7, #40	@ 0x28
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40012c00 	.word	0x40012c00
 8001858:	40023800 	.word	0x40023800
 800185c:	40020800 	.word	0x40020800
 8001860:	40020c00 	.word	0x40020c00
 8001864:	20000350 	.word	0x20000350
 8001868:	40026458 	.word	0x40026458
 800186c:	200003b0 	.word	0x200003b0
 8001870:	400264a0 	.word	0x400264a0

08001874 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a0b      	ldr	r2, [pc, #44]	@ (80018b0 <HAL_TIM_Base_MspInit+0x3c>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d10d      	bne.n	80018a2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	4b0a      	ldr	r3, [pc, #40]	@ (80018b4 <HAL_TIM_Base_MspInit+0x40>)
 800188c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800188e:	4a09      	ldr	r2, [pc, #36]	@ (80018b4 <HAL_TIM_Base_MspInit+0x40>)
 8001890:	f043 0301 	orr.w	r3, r3, #1
 8001894:	6453      	str	r3, [r2, #68]	@ 0x44
 8001896:	4b07      	ldr	r3, [pc, #28]	@ (80018b4 <HAL_TIM_Base_MspInit+0x40>)
 8001898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80018a2:	bf00      	nop
 80018a4:	3714      	adds	r7, #20
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	40010000 	.word	0x40010000
 80018b4:	40023800 	.word	0x40023800

080018b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08c      	sub	sp, #48	@ 0x30
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 031c 	add.w	r3, r7, #28
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a33      	ldr	r2, [pc, #204]	@ (80019a4 <HAL_UART_MspInit+0xec>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d12d      	bne.n	8001936 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	61bb      	str	r3, [r7, #24]
 80018de:	4b32      	ldr	r3, [pc, #200]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e2:	4a31      	ldr	r2, [pc, #196]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 80018e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ea:	4b2f      	ldr	r3, [pc, #188]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018f2:	61bb      	str	r3, [r7, #24]
 80018f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	4b2b      	ldr	r3, [pc, #172]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	4a2a      	ldr	r2, [pc, #168]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 8001900:	f043 0302 	orr.w	r3, r3, #2
 8001904:	6313      	str	r3, [r2, #48]	@ 0x30
 8001906:	4b28      	ldr	r3, [pc, #160]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001912:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001916:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800191c:	2301      	movs	r3, #1
 800191e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001920:	2303      	movs	r3, #3
 8001922:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001924:	2307      	movs	r3, #7
 8001926:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001928:	f107 031c 	add.w	r3, r7, #28
 800192c:	4619      	mov	r1, r3
 800192e:	481f      	ldr	r0, [pc, #124]	@ (80019ac <HAL_UART_MspInit+0xf4>)
 8001930:	f001 ffea 	bl	8003908 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001934:	e031      	b.n	800199a <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART6)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a1d      	ldr	r2, [pc, #116]	@ (80019b0 <HAL_UART_MspInit+0xf8>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d12c      	bne.n	800199a <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001940:	2300      	movs	r3, #0
 8001942:	613b      	str	r3, [r7, #16]
 8001944:	4b18      	ldr	r3, [pc, #96]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 8001946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001948:	4a17      	ldr	r2, [pc, #92]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 800194a:	f043 0320 	orr.w	r3, r3, #32
 800194e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001950:	4b15      	ldr	r3, [pc, #84]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 8001952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001954:	f003 0320 	and.w	r3, r3, #32
 8001958:	613b      	str	r3, [r7, #16]
 800195a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800195c:	2300      	movs	r3, #0
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 8001962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001964:	4a10      	ldr	r2, [pc, #64]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 8001966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800196a:	6313      	str	r3, [r2, #48]	@ 0x30
 800196c:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <HAL_UART_MspInit+0xf0>)
 800196e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_USART6_TX_Pin|USART6_RX_Pin;
 8001978:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 800197c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197e:	2302      	movs	r3, #2
 8001980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001986:	2303      	movs	r3, #3
 8001988:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800198a:	2308      	movs	r3, #8
 800198c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800198e:	f107 031c 	add.w	r3, r7, #28
 8001992:	4619      	mov	r1, r3
 8001994:	4807      	ldr	r0, [pc, #28]	@ (80019b4 <HAL_UART_MspInit+0xfc>)
 8001996:	f001 ffb7 	bl	8003908 <HAL_GPIO_Init>
}
 800199a:	bf00      	nop
 800199c:	3730      	adds	r7, #48	@ 0x30
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40004800 	.word	0x40004800
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40020400 	.word	0x40020400
 80019b0:	40011400 	.word	0x40011400
 80019b4:	40021800 	.word	0x40021800

080019b8 <HAL_HCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hhcd: HCD handle pointer
* @retval None
*/
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	@ 0x28
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 0314 	add.w	r3, r7, #20
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  if(hhcd->Instance==USB_OTG_FS)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019d8:	d147      	bne.n	8001a6a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
 80019de:	4b25      	ldr	r3, [pc, #148]	@ (8001a74 <HAL_HCD_MspInit+0xbc>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	4a24      	ldr	r2, [pc, #144]	@ (8001a74 <HAL_HCD_MspInit+0xbc>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ea:	4b22      	ldr	r3, [pc, #136]	@ (8001a74 <HAL_HCD_MspInit+0xbc>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    PA9     ------> USB_OTG_FS_VBUS
    */
    GPIO_InitStruct.Pin = USB_FS1_P_Pin|USB_FS1_N_Pin|USB_FS1_ID_Pin;
 80019f6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80019fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a04:	2303      	movs	r3, #3
 8001a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a08:	230a      	movs	r3, #10
 8001a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	4619      	mov	r1, r3
 8001a12:	4819      	ldr	r0, [pc, #100]	@ (8001a78 <HAL_HCD_MspInit+0xc0>)
 8001a14:	f001 ff78 	bl	8003908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_FS1_Pin;
 8001a18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS1_GPIO_Port, &GPIO_InitStruct);
 8001a26:	f107 0314 	add.w	r3, r7, #20
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4812      	ldr	r0, [pc, #72]	@ (8001a78 <HAL_HCD_MspInit+0xc0>)
 8001a2e:	f001 ff6b 	bl	8003908 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001a32:	4b10      	ldr	r3, [pc, #64]	@ (8001a74 <HAL_HCD_MspInit+0xbc>)
 8001a34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a36:	4a0f      	ldr	r2, [pc, #60]	@ (8001a74 <HAL_HCD_MspInit+0xbc>)
 8001a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a3c:	6353      	str	r3, [r2, #52]	@ 0x34
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	4b0c      	ldr	r3, [pc, #48]	@ (8001a74 <HAL_HCD_MspInit+0xbc>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a46:	4a0b      	ldr	r2, [pc, #44]	@ (8001a74 <HAL_HCD_MspInit+0xbc>)
 8001a48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a4e:	4b09      	ldr	r3, [pc, #36]	@ (8001a74 <HAL_HCD_MspInit+0xbc>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	2043      	movs	r0, #67	@ 0x43
 8001a60:	f000 fb7a 	bl	8002158 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001a64:	2043      	movs	r0, #67	@ 0x43
 8001a66:	f000 fb93 	bl	8002190 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001a6a:	bf00      	nop
 8001a6c:	3728      	adds	r7, #40	@ 0x28
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40023800 	.word	0x40023800
 8001a78:	40020000 	.word	0x40020000

08001a7c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001a82:	1d3b      	adds	r3, r7, #4
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001a90:	4b44      	ldr	r3, [pc, #272]	@ (8001ba4 <HAL_FMC_MspInit+0x128>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	f040 8081 	bne.w	8001b9c <HAL_FMC_MspInit+0x120>
    return;
  }
  FMC_Initialized = 1;
 8001a9a:	4b42      	ldr	r3, [pc, #264]	@ (8001ba4 <HAL_FMC_MspInit+0x128>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	603b      	str	r3, [r7, #0]
 8001aa4:	4b40      	ldr	r3, [pc, #256]	@ (8001ba8 <HAL_FMC_MspInit+0x12c>)
 8001aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aa8:	4a3f      	ldr	r2, [pc, #252]	@ (8001ba8 <HAL_FMC_MspInit+0x12c>)
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	6393      	str	r3, [r2, #56]	@ 0x38
 8001ab0:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba8 <HAL_FMC_MspInit+0x12c>)
 8001ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	603b      	str	r3, [r7, #0]
 8001aba:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|D5_Pin|D6_Pin
 8001abc:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001ac0:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D11_Pin|D4_Pin|D7_Pin
                          |D9_Pin|D12_Pin|D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aca:	2303      	movs	r3, #3
 8001acc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ace:	230c      	movs	r3, #12
 8001ad0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ad2:	1d3b      	adds	r3, r7, #4
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4835      	ldr	r0, [pc, #212]	@ (8001bac <HAL_FMC_MspInit+0x130>)
 8001ad8:	f001 ff16 	bl	8003908 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNCAS_Pin|SDCLK_Pin|A11_Pin|A10_Pin
 8001adc:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001ae0:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aea:	2303      	movs	r3, #3
 8001aec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001aee:	230c      	movs	r3, #12
 8001af0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001af2:	1d3b      	adds	r3, r7, #4
 8001af4:	4619      	mov	r1, r3
 8001af6:	482e      	ldr	r0, [pc, #184]	@ (8001bb0 <HAL_FMC_MspInit+0x134>)
 8001af8:	f001 ff06 	bl	8003908 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|D3_Pin|D1_Pin|D15_Pin
 8001afc:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001b00:	607b      	str	r3, [r7, #4]
                          |D0_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b02:	2302      	movs	r3, #2
 8001b04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b0e:	230c      	movs	r3, #12
 8001b10:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b12:	1d3b      	adds	r3, r7, #4
 8001b14:	4619      	mov	r1, r3
 8001b16:	4827      	ldr	r0, [pc, #156]	@ (8001bb4 <HAL_FMC_MspInit+0x138>)
 8001b18:	f001 fef6 	bl	8003908 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_NBL2_Pin|D27_Pin|D26_Pin|FMC_NBL3_Pin
 8001b1c:	f240 63ff 	movw	r3, #1791	@ 0x6ff
 8001b20:	607b      	str	r3, [r7, #4]
                          |D29_Pin|D31_Pin|D28_Pin|D25_Pin
                          |D30_Pin|D24_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b22:	2302      	movs	r3, #2
 8001b24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b2e:	230c      	movs	r3, #12
 8001b30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001b32:	1d3b      	adds	r3, r7, #4
 8001b34:	4619      	mov	r1, r3
 8001b36:	4820      	ldr	r0, [pc, #128]	@ (8001bb8 <HAL_FMC_MspInit+0x13c>)
 8001b38:	f001 fee6 	bl	8003908 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001b3c:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001b40:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|A6_Pin|A9_Pin
                          |A7_Pin|A8_Pin|SDNMT48LC4M32B2B5_6A_RAS_RAS___Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b42:	2302      	movs	r3, #2
 8001b44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b4e:	230c      	movs	r3, #12
 8001b50:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b52:	1d3b      	adds	r3, r7, #4
 8001b54:	4619      	mov	r1, r3
 8001b56:	4819      	ldr	r0, [pc, #100]	@ (8001bbc <HAL_FMC_MspInit+0x140>)
 8001b58:	f001 fed6 	bl	8003908 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D23_Pin|D21_Pin|D22_Pin|SDNE0_Pin
 8001b5c:	f64f 730c 	movw	r3, #65292	@ 0xff0c
 8001b60:	607b      	str	r3, [r7, #4]
                          |SDCKE0_Pin|D20_Pin|D17_Pin|D19_Pin
                          |D16_Pin|D18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b62:	2302      	movs	r3, #2
 8001b64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b66:	2300      	movs	r3, #0
 8001b68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b6e:	230c      	movs	r3, #12
 8001b70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001b72:	1d3b      	adds	r3, r7, #4
 8001b74:	4619      	mov	r1, r3
 8001b76:	4812      	ldr	r0, [pc, #72]	@ (8001bc0 <HAL_FMC_MspInit+0x144>)
 8001b78:	f001 fec6 	bl	8003908 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b80:	2302      	movs	r3, #2
 8001b82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b8c:	230c      	movs	r3, #12
 8001b8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001b90:	1d3b      	adds	r3, r7, #4
 8001b92:	4619      	mov	r1, r3
 8001b94:	480b      	ldr	r0, [pc, #44]	@ (8001bc4 <HAL_FMC_MspInit+0x148>)
 8001b96:	f001 feb7 	bl	8003908 <HAL_GPIO_Init>
 8001b9a:	e000      	b.n	8001b9e <HAL_FMC_MspInit+0x122>
    return;
 8001b9c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000904 	.word	0x20000904
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	40021800 	.word	0x40021800
 8001bb4:	40020c00 	.word	0x40020c00
 8001bb8:	40022000 	.word	0x40022000
 8001bbc:	40021400 	.word	0x40021400
 8001bc0:	40021c00 	.word	0x40021c00
 8001bc4:	40020800 	.word	0x40020800

08001bc8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001bd0:	f7ff ff54 	bl	8001a7c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001bd4:	bf00      	nop
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b088      	sub	sp, #32
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a26      	ldr	r2, [pc, #152]	@ (8001c84 <HAL_SAI_MspInit+0xa8>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d146      	bne.n	8001c7c <HAL_SAI_MspInit+0xa0>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8001bee:	4b26      	ldr	r3, [pc, #152]	@ (8001c88 <HAL_SAI_MspInit+0xac>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d10d      	bne.n	8001c12 <HAL_SAI_MspInit+0x36>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	4b24      	ldr	r3, [pc, #144]	@ (8001c8c <HAL_SAI_MspInit+0xb0>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfe:	4a23      	ldr	r2, [pc, #140]	@ (8001c8c <HAL_SAI_MspInit+0xb0>)
 8001c00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c06:	4b21      	ldr	r3, [pc, #132]	@ (8001c8c <HAL_SAI_MspInit+0xb0>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c0e:	60bb      	str	r3, [r7, #8]
 8001c10:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 8001c12:	4b1d      	ldr	r3, [pc, #116]	@ (8001c88 <HAL_SAI_MspInit+0xac>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	3301      	adds	r3, #1
 8001c18:	4a1b      	ldr	r2, [pc, #108]	@ (8001c88 <HAL_SAI_MspInit+0xac>)
 8001c1a:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PD6     ------> SAI1_SD_A
    PG7     ------> SAI1_MCLK_A
    */
    GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_SCKA_Pin;
 8001c1c:	2330      	movs	r3, #48	@ 0x30
 8001c1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c20:	2302      	movs	r3, #2
 8001c22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001c2c:	2306      	movs	r3, #6
 8001c2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c30:	f107 030c 	add.w	r3, r7, #12
 8001c34:	4619      	mov	r1, r3
 8001c36:	4816      	ldr	r0, [pc, #88]	@ (8001c90 <HAL_SAI_MspInit+0xb4>)
 8001c38:	f001 fe66 	bl	8003908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MIC_DATA_Pin;
 8001c3c:	2340      	movs	r3, #64	@ 0x40
 8001c3e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	2302      	movs	r3, #2
 8001c42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001c4c:	2306      	movs	r3, #6
 8001c4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MIC_DATA_GPIO_Port, &GPIO_InitStruct);
 8001c50:	f107 030c 	add.w	r3, r7, #12
 8001c54:	4619      	mov	r1, r3
 8001c56:	480f      	ldr	r0, [pc, #60]	@ (8001c94 <HAL_SAI_MspInit+0xb8>)
 8001c58:	f001 fe56 	bl	8003908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCLKA_Pin;
 8001c5c:	2380      	movs	r3, #128	@ 0x80
 8001c5e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c60:	2302      	movs	r3, #2
 8001c62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001c6c:	2306      	movs	r3, #6
 8001c6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SAI1_MCLKA_GPIO_Port, &GPIO_InitStruct);
 8001c70:	f107 030c 	add.w	r3, r7, #12
 8001c74:	4619      	mov	r1, r3
 8001c76:	4808      	ldr	r0, [pc, #32]	@ (8001c98 <HAL_SAI_MspInit+0xbc>)
 8001c78:	f001 fe46 	bl	8003908 <HAL_GPIO_Init>

    }
}
 8001c7c:	bf00      	nop
 8001c7e:	3720      	adds	r7, #32
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40015804 	.word	0x40015804
 8001c88:	20000908 	.word	0x20000908
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40021000 	.word	0x40021000
 8001c94:	40020c00 	.word	0x40020c00
 8001c98:	40021800 	.word	0x40021800

08001c9c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08e      	sub	sp, #56	@ 0x38
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001cac:	2300      	movs	r3, #0
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	4b33      	ldr	r3, [pc, #204]	@ (8001d80 <HAL_InitTick+0xe4>)
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb4:	4a32      	ldr	r2, [pc, #200]	@ (8001d80 <HAL_InitTick+0xe4>)
 8001cb6:	f043 0310 	orr.w	r3, r3, #16
 8001cba:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cbc:	4b30      	ldr	r3, [pc, #192]	@ (8001d80 <HAL_InitTick+0xe4>)
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc0:	f003 0310 	and.w	r3, r3, #16
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cc8:	f107 0210 	add.w	r2, r7, #16
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	4611      	mov	r1, r2
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f004 fe04 	bl	80068e0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001cd8:	6a3b      	ldr	r3, [r7, #32]
 8001cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d103      	bne.n	8001cea <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ce2:	f004 fdd5 	bl	8006890 <HAL_RCC_GetPCLK1Freq>
 8001ce6:	6378      	str	r0, [r7, #52]	@ 0x34
 8001ce8:	e004      	b.n	8001cf4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001cea:	f004 fdd1 	bl	8006890 <HAL_RCC_GetPCLK1Freq>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cf6:	4a23      	ldr	r2, [pc, #140]	@ (8001d84 <HAL_InitTick+0xe8>)
 8001cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cfc:	0c9b      	lsrs	r3, r3, #18
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001d02:	4b21      	ldr	r3, [pc, #132]	@ (8001d88 <HAL_InitTick+0xec>)
 8001d04:	4a21      	ldr	r2, [pc, #132]	@ (8001d8c <HAL_InitTick+0xf0>)
 8001d06:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001d08:	4b1f      	ldr	r3, [pc, #124]	@ (8001d88 <HAL_InitTick+0xec>)
 8001d0a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d0e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001d10:	4a1d      	ldr	r2, [pc, #116]	@ (8001d88 <HAL_InitTick+0xec>)
 8001d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d14:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001d16:	4b1c      	ldr	r3, [pc, #112]	@ (8001d88 <HAL_InitTick+0xec>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d88 <HAL_InitTick+0xec>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d22:	4b19      	ldr	r3, [pc, #100]	@ (8001d88 <HAL_InitTick+0xec>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001d28:	4817      	ldr	r0, [pc, #92]	@ (8001d88 <HAL_InitTick+0xec>)
 8001d2a:	f006 fe45 	bl	80089b8 <HAL_TIM_Base_Init>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001d34:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d11b      	bne.n	8001d74 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001d3c:	4812      	ldr	r0, [pc, #72]	@ (8001d88 <HAL_InitTick+0xec>)
 8001d3e:	f006 fe8b 	bl	8008a58 <HAL_TIM_Base_Start_IT>
 8001d42:	4603      	mov	r3, r0
 8001d44:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001d48:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d111      	bne.n	8001d74 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d50:	2036      	movs	r0, #54	@ 0x36
 8001d52:	f000 fa1d 	bl	8002190 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b0f      	cmp	r3, #15
 8001d5a:	d808      	bhi.n	8001d6e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	6879      	ldr	r1, [r7, #4]
 8001d60:	2036      	movs	r0, #54	@ 0x36
 8001d62:	f000 f9f9 	bl	8002158 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d66:	4a0a      	ldr	r2, [pc, #40]	@ (8001d90 <HAL_InitTick+0xf4>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6013      	str	r3, [r2, #0]
 8001d6c:	e002      	b.n	8001d74 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001d74:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3738      	adds	r7, #56	@ 0x38
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40023800 	.word	0x40023800
 8001d84:	431bde83 	.word	0x431bde83
 8001d88:	2000090c 	.word	0x2000090c
 8001d8c:	40001000 	.word	0x40001000
 8001d90:	20000020 	.word	0x20000020

08001d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <NMI_Handler+0x4>

08001d9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001da0:	bf00      	nop
 8001da2:	e7fd      	b.n	8001da0 <HardFault_Handler+0x4>

08001da4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001da8:	bf00      	nop
 8001daa:	e7fd      	b.n	8001da8 <MemManage_Handler+0x4>

08001dac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <BusFault_Handler+0x4>

08001db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db8:	bf00      	nop
 8001dba:	e7fd      	b.n	8001db8 <UsageFault_Handler+0x4>

08001dbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001de6:	b480      	push	{r7}
 8001de8:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
	...

08001e04 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001e08:	4802      	ldr	r0, [pc, #8]	@ (8001e14 <SDIO_IRQHandler+0x10>)
 8001e0a:	f005 fef9 	bl	8007c00 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	200002cc 	.word	0x200002cc

08001e18 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e1c:	4802      	ldr	r0, [pc, #8]	@ (8001e28 <TIM6_DAC_IRQHandler+0x10>)
 8001e1e:	f006 fe8b 	bl	8008b38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	2000090c 	.word	0x2000090c

08001e2c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001e30:	4802      	ldr	r0, [pc, #8]	@ (8001e3c <DMA2_Stream3_IRQHandler+0x10>)
 8001e32:	f000 faff 	bl	8002434 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000350 	.word	0x20000350

08001e40 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001e44:	4802      	ldr	r0, [pc, #8]	@ (8001e50 <OTG_FS_IRQHandler+0x10>)
 8001e46:	f001 ffa3 	bl	8003d90 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200004e8 	.word	0x200004e8

08001e54 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001e58:	4802      	ldr	r0, [pc, #8]	@ (8001e64 <DMA2_Stream6_IRQHandler+0x10>)
 8001e5a:	f000 faeb 	bl	8002434 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	200003b0 	.word	0x200003b0

08001e68 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001e6c:	4802      	ldr	r0, [pc, #8]	@ (8001e78 <LTDC_IRQHandler+0x10>)
 8001e6e:	f003 ff6d 	bl	8005d4c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000150 	.word	0x20000150

08001e7c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001e80:	4802      	ldr	r0, [pc, #8]	@ (8001e8c <DMA2D_IRQHandler+0x10>)
 8001e82:	f000 fd96 	bl	80029b2 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	2000004c 	.word	0x2000004c

08001e90 <DSI_IRQHandler>:

/**
  * @brief This function handles DSI global interrupt.
  */
void DSI_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DSI_IRQn 0 */

  /* USER CODE END DSI_IRQn 0 */
  HAL_DSI_IRQHandler(&hdsi);
 8001e94:	4802      	ldr	r0, [pc, #8]	@ (8001ea0 <DSI_IRQHandler+0x10>)
 8001e96:	f001 f96c 	bl	8003172 <HAL_DSI_IRQHandler>
  /* USER CODE BEGIN DSI_IRQn 1 */

  /* USER CODE END DSI_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	2000008c 	.word	0x2000008c

08001ea4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ea8:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <SystemInit+0x20>)
 8001eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eae:	4a05      	ldr	r2, [pc, #20]	@ (8001ec4 <SystemInit+0x20>)
 8001eb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001eb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ec8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f00 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ecc:	f7ff ffea 	bl	8001ea4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ed0:	480c      	ldr	r0, [pc, #48]	@ (8001f04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ed2:	490d      	ldr	r1, [pc, #52]	@ (8001f08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8001f0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ed6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ed8:	e002      	b.n	8001ee0 <LoopCopyDataInit>

08001eda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001edc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ede:	3304      	adds	r3, #4

08001ee0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee4:	d3f9      	bcc.n	8001eda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ee8:	4c0a      	ldr	r4, [pc, #40]	@ (8001f14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001eea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eec:	e001      	b.n	8001ef2 <LoopFillZerobss>

08001eee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef0:	3204      	adds	r2, #4

08001ef2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef4:	d3fb      	bcc.n	8001eee <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001ef6:	f00b fbfd 	bl	800d6f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001efa:	f7fe fafb 	bl	80004f4 <main>
  bx  lr    
 8001efe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f00:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001f04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f08:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8001f0c:	0800d870 	.word	0x0800d870
  ldr r2, =_sbss
 8001f10:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8001f14:	20000dfc 	.word	0x20000dfc

08001f18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f18:	e7fe      	b.n	8001f18 <ADC_IRQHandler>
	...

08001f1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f20:	4b0e      	ldr	r3, [pc, #56]	@ (8001f5c <HAL_Init+0x40>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a0d      	ldr	r2, [pc, #52]	@ (8001f5c <HAL_Init+0x40>)
 8001f26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f5c <HAL_Init+0x40>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a0a      	ldr	r2, [pc, #40]	@ (8001f5c <HAL_Init+0x40>)
 8001f32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f38:	4b08      	ldr	r3, [pc, #32]	@ (8001f5c <HAL_Init+0x40>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a07      	ldr	r2, [pc, #28]	@ (8001f5c <HAL_Init+0x40>)
 8001f3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f44:	2003      	movs	r0, #3
 8001f46:	f000 f8fc 	bl	8002142 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f4a:	200f      	movs	r0, #15
 8001f4c:	f7ff fea6 	bl	8001c9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f50:	f7ff f9b8 	bl	80012c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40023c00 	.word	0x40023c00

08001f60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f64:	4b06      	ldr	r3, [pc, #24]	@ (8001f80 <HAL_IncTick+0x20>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	461a      	mov	r2, r3
 8001f6a:	4b06      	ldr	r3, [pc, #24]	@ (8001f84 <HAL_IncTick+0x24>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4413      	add	r3, r2
 8001f70:	4a04      	ldr	r2, [pc, #16]	@ (8001f84 <HAL_IncTick+0x24>)
 8001f72:	6013      	str	r3, [r2, #0]
}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	20000024 	.word	0x20000024
 8001f84:	20000954 	.word	0x20000954

08001f88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f8c:	4b03      	ldr	r3, [pc, #12]	@ (8001f9c <HAL_GetTick+0x14>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	20000954 	.word	0x20000954

08001fa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fa8:	f7ff ffee 	bl	8001f88 <HAL_GetTick>
 8001fac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fb8:	d005      	beq.n	8001fc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fba:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe4 <HAL_Delay+0x44>)
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fc6:	bf00      	nop
 8001fc8:	f7ff ffde 	bl	8001f88 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d8f7      	bhi.n	8001fc8 <HAL_Delay+0x28>
  {
  }
}
 8001fd8:	bf00      	nop
 8001fda:	bf00      	nop
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000024 	.word	0x20000024

08001fe8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800202c <__NVIC_SetPriorityGrouping+0x44>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ffe:	68ba      	ldr	r2, [r7, #8]
 8002000:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002004:	4013      	ands	r3, r2
 8002006:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002010:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002014:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002018:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800201a:	4a04      	ldr	r2, [pc, #16]	@ (800202c <__NVIC_SetPriorityGrouping+0x44>)
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	60d3      	str	r3, [r2, #12]
}
 8002020:	bf00      	nop
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002034:	4b04      	ldr	r3, [pc, #16]	@ (8002048 <__NVIC_GetPriorityGrouping+0x18>)
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	0a1b      	lsrs	r3, r3, #8
 800203a:	f003 0307 	and.w	r3, r3, #7
}
 800203e:	4618      	mov	r0, r3
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	e000ed00 	.word	0xe000ed00

0800204c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205a:	2b00      	cmp	r3, #0
 800205c:	db0b      	blt.n	8002076 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	f003 021f 	and.w	r2, r3, #31
 8002064:	4907      	ldr	r1, [pc, #28]	@ (8002084 <__NVIC_EnableIRQ+0x38>)
 8002066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206a:	095b      	lsrs	r3, r3, #5
 800206c:	2001      	movs	r0, #1
 800206e:	fa00 f202 	lsl.w	r2, r0, r2
 8002072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002076:	bf00      	nop
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	e000e100 	.word	0xe000e100

08002088 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	4603      	mov	r3, r0
 8002090:	6039      	str	r1, [r7, #0]
 8002092:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002098:	2b00      	cmp	r3, #0
 800209a:	db0a      	blt.n	80020b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	b2da      	uxtb	r2, r3
 80020a0:	490c      	ldr	r1, [pc, #48]	@ (80020d4 <__NVIC_SetPriority+0x4c>)
 80020a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a6:	0112      	lsls	r2, r2, #4
 80020a8:	b2d2      	uxtb	r2, r2
 80020aa:	440b      	add	r3, r1
 80020ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020b0:	e00a      	b.n	80020c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	4908      	ldr	r1, [pc, #32]	@ (80020d8 <__NVIC_SetPriority+0x50>)
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	f003 030f 	and.w	r3, r3, #15
 80020be:	3b04      	subs	r3, #4
 80020c0:	0112      	lsls	r2, r2, #4
 80020c2:	b2d2      	uxtb	r2, r2
 80020c4:	440b      	add	r3, r1
 80020c6:	761a      	strb	r2, [r3, #24]
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr
 80020d4:	e000e100 	.word	0xe000e100
 80020d8:	e000ed00 	.word	0xe000ed00

080020dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020dc:	b480      	push	{r7}
 80020de:	b089      	sub	sp, #36	@ 0x24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f003 0307 	and.w	r3, r3, #7
 80020ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	f1c3 0307 	rsb	r3, r3, #7
 80020f6:	2b04      	cmp	r3, #4
 80020f8:	bf28      	it	cs
 80020fa:	2304      	movcs	r3, #4
 80020fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	3304      	adds	r3, #4
 8002102:	2b06      	cmp	r3, #6
 8002104:	d902      	bls.n	800210c <NVIC_EncodePriority+0x30>
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	3b03      	subs	r3, #3
 800210a:	e000      	b.n	800210e <NVIC_EncodePriority+0x32>
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002110:	f04f 32ff 	mov.w	r2, #4294967295
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	fa02 f303 	lsl.w	r3, r2, r3
 800211a:	43da      	mvns	r2, r3
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	401a      	ands	r2, r3
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002124:	f04f 31ff 	mov.w	r1, #4294967295
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	fa01 f303 	lsl.w	r3, r1, r3
 800212e:	43d9      	mvns	r1, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002134:	4313      	orrs	r3, r2
         );
}
 8002136:	4618      	mov	r0, r3
 8002138:	3724      	adds	r7, #36	@ 0x24
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b082      	sub	sp, #8
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f7ff ff4c 	bl	8001fe8 <__NVIC_SetPriorityGrouping>
}
 8002150:	bf00      	nop
 8002152:	3708      	adds	r7, #8
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	4603      	mov	r3, r0
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
 8002164:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800216a:	f7ff ff61 	bl	8002030 <__NVIC_GetPriorityGrouping>
 800216e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	68b9      	ldr	r1, [r7, #8]
 8002174:	6978      	ldr	r0, [r7, #20]
 8002176:	f7ff ffb1 	bl	80020dc <NVIC_EncodePriority>
 800217a:	4602      	mov	r2, r0
 800217c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002180:	4611      	mov	r1, r2
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff ff80 	bl	8002088 <__NVIC_SetPriority>
}
 8002188:	bf00      	nop
 800218a:	3718      	adds	r7, #24
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800219a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff ff54 	bl	800204c <__NVIC_EnableIRQ>
}
 80021a4:	bf00      	nop
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e00e      	b.n	80021dc <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	795b      	ldrb	r3, [r3, #5]
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d105      	bne.n	80021d4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f7ff f8a6 	bl	8001320 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80021ec:	2300      	movs	r3, #0
 80021ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80021f0:	f7ff feca 	bl	8001f88 <HAL_GetTick>
 80021f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d101      	bne.n	8002200 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e099      	b.n	8002334 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2202      	movs	r2, #2
 8002204:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f022 0201 	bic.w	r2, r2, #1
 800221e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002220:	e00f      	b.n	8002242 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002222:	f7ff feb1 	bl	8001f88 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b05      	cmp	r3, #5
 800222e:	d908      	bls.n	8002242 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2220      	movs	r2, #32
 8002234:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2203      	movs	r2, #3
 800223a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e078      	b.n	8002334 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0301 	and.w	r3, r3, #1
 800224c:	2b00      	cmp	r3, #0
 800224e:	d1e8      	bne.n	8002222 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002258:	697a      	ldr	r2, [r7, #20]
 800225a:	4b38      	ldr	r3, [pc, #224]	@ (800233c <HAL_DMA_Init+0x158>)
 800225c:	4013      	ands	r3, r2
 800225e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800226e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800227a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002286:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a1b      	ldr	r3, [r3, #32]
 800228c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800228e:	697a      	ldr	r2, [r7, #20]
 8002290:	4313      	orrs	r3, r2
 8002292:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002298:	2b04      	cmp	r3, #4
 800229a:	d107      	bne.n	80022ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a4:	4313      	orrs	r3, r2
 80022a6:	697a      	ldr	r2, [r7, #20]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	697a      	ldr	r2, [r7, #20]
 80022b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	f023 0307 	bic.w	r3, r3, #7
 80022c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c8:	697a      	ldr	r2, [r7, #20]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	d117      	bne.n	8002306 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022da:	697a      	ldr	r2, [r7, #20]
 80022dc:	4313      	orrs	r3, r2
 80022de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00e      	beq.n	8002306 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f000 fa9d 	bl	8002828 <DMA_CheckFifoParam>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d008      	beq.n	8002306 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2240      	movs	r2, #64	@ 0x40
 80022f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2201      	movs	r2, #1
 80022fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002302:	2301      	movs	r3, #1
 8002304:	e016      	b.n	8002334 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 fa54 	bl	80027bc <DMA_CalcBaseAndBitshift>
 8002314:	4603      	mov	r3, r0
 8002316:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800231c:	223f      	movs	r2, #63	@ 0x3f
 800231e:	409a      	lsls	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	f010803f 	.word	0xf010803f

08002340 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
 800234c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800234e:	2300      	movs	r3, #0
 8002350:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002356:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800235e:	2b01      	cmp	r3, #1
 8002360:	d101      	bne.n	8002366 <HAL_DMA_Start_IT+0x26>
 8002362:	2302      	movs	r3, #2
 8002364:	e040      	b.n	80023e8 <HAL_DMA_Start_IT+0xa8>
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2201      	movs	r2, #1
 800236a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b01      	cmp	r3, #1
 8002378:	d12f      	bne.n	80023da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2202      	movs	r2, #2
 800237e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2200      	movs	r2, #0
 8002386:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	68b9      	ldr	r1, [r7, #8]
 800238e:	68f8      	ldr	r0, [r7, #12]
 8002390:	f000 f9e6 	bl	8002760 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002398:	223f      	movs	r2, #63	@ 0x3f
 800239a:	409a      	lsls	r2, r3
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 0216 	orr.w	r2, r2, #22
 80023ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d007      	beq.n	80023c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f042 0208 	orr.w	r2, r2, #8
 80023c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f042 0201 	orr.w	r2, r2, #1
 80023d6:	601a      	str	r2, [r3, #0]
 80023d8:	e005      	b.n	80023e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80023e2:	2302      	movs	r3, #2
 80023e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80023e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3718      	adds	r7, #24
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b02      	cmp	r3, #2
 8002402:	d004      	beq.n	800240e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2280      	movs	r2, #128	@ 0x80
 8002408:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e00c      	b.n	8002428 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2205      	movs	r2, #5
 8002412:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f022 0201 	bic.w	r2, r2, #1
 8002424:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	4618      	mov	r0, r3
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800243c:	2300      	movs	r3, #0
 800243e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002440:	4b8e      	ldr	r3, [pc, #568]	@ (800267c <HAL_DMA_IRQHandler+0x248>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a8e      	ldr	r2, [pc, #568]	@ (8002680 <HAL_DMA_IRQHandler+0x24c>)
 8002446:	fba2 2303 	umull	r2, r3, r2, r3
 800244a:	0a9b      	lsrs	r3, r3, #10
 800244c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002452:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800245e:	2208      	movs	r2, #8
 8002460:	409a      	lsls	r2, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	4013      	ands	r3, r2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d01a      	beq.n	80024a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b00      	cmp	r3, #0
 8002476:	d013      	beq.n	80024a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f022 0204 	bic.w	r2, r2, #4
 8002486:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800248c:	2208      	movs	r2, #8
 800248e:	409a      	lsls	r2, r3
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002498:	f043 0201 	orr.w	r2, r3, #1
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a4:	2201      	movs	r2, #1
 80024a6:	409a      	lsls	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4013      	ands	r3, r2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d012      	beq.n	80024d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d00b      	beq.n	80024d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c2:	2201      	movs	r2, #1
 80024c4:	409a      	lsls	r2, r3
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ce:	f043 0202 	orr.w	r2, r3, #2
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024da:	2204      	movs	r2, #4
 80024dc:	409a      	lsls	r2, r3
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	4013      	ands	r3, r2
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d012      	beq.n	800250c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00b      	beq.n	800250c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f8:	2204      	movs	r2, #4
 80024fa:	409a      	lsls	r2, r3
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002504:	f043 0204 	orr.w	r2, r3, #4
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002510:	2210      	movs	r2, #16
 8002512:	409a      	lsls	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	4013      	ands	r3, r2
 8002518:	2b00      	cmp	r3, #0
 800251a:	d043      	beq.n	80025a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0308 	and.w	r3, r3, #8
 8002526:	2b00      	cmp	r3, #0
 8002528:	d03c      	beq.n	80025a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800252e:	2210      	movs	r2, #16
 8002530:	409a      	lsls	r2, r3
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002540:	2b00      	cmp	r3, #0
 8002542:	d018      	beq.n	8002576 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d108      	bne.n	8002564 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002556:	2b00      	cmp	r3, #0
 8002558:	d024      	beq.n	80025a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	4798      	blx	r3
 8002562:	e01f      	b.n	80025a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002568:	2b00      	cmp	r3, #0
 800256a:	d01b      	beq.n	80025a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	4798      	blx	r3
 8002574:	e016      	b.n	80025a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002580:	2b00      	cmp	r3, #0
 8002582:	d107      	bne.n	8002594 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f022 0208 	bic.w	r2, r2, #8
 8002592:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a8:	2220      	movs	r2, #32
 80025aa:	409a      	lsls	r2, r3
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	4013      	ands	r3, r2
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f000 808f 	beq.w	80026d4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0310 	and.w	r3, r3, #16
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f000 8087 	beq.w	80026d4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ca:	2220      	movs	r2, #32
 80025cc:	409a      	lsls	r2, r3
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b05      	cmp	r3, #5
 80025dc:	d136      	bne.n	800264c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f022 0216 	bic.w	r2, r2, #22
 80025ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	695a      	ldr	r2, [r3, #20]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002602:	2b00      	cmp	r3, #0
 8002604:	d103      	bne.n	800260e <HAL_DMA_IRQHandler+0x1da>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800260a:	2b00      	cmp	r3, #0
 800260c:	d007      	beq.n	800261e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 0208 	bic.w	r2, r2, #8
 800261c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002622:	223f      	movs	r2, #63	@ 0x3f
 8002624:	409a      	lsls	r2, r3
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2201      	movs	r2, #1
 800262e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800263e:	2b00      	cmp	r3, #0
 8002640:	d07e      	beq.n	8002740 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	4798      	blx	r3
        }
        return;
 800264a:	e079      	b.n	8002740 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d01d      	beq.n	8002696 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d10d      	bne.n	8002684 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800266c:	2b00      	cmp	r3, #0
 800266e:	d031      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	4798      	blx	r3
 8002678:	e02c      	b.n	80026d4 <HAL_DMA_IRQHandler+0x2a0>
 800267a:	bf00      	nop
 800267c:	2000001c 	.word	0x2000001c
 8002680:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002688:	2b00      	cmp	r3, #0
 800268a:	d023      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	4798      	blx	r3
 8002694:	e01e      	b.n	80026d4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d10f      	bne.n	80026c4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 0210 	bic.w	r2, r2, #16
 80026b2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d003      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d032      	beq.n	8002742 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d022      	beq.n	800272e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2205      	movs	r2, #5
 80026ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 0201 	bic.w	r2, r2, #1
 80026fe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	3301      	adds	r3, #1
 8002704:	60bb      	str	r3, [r7, #8]
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	429a      	cmp	r2, r3
 800270a:	d307      	bcc.n	800271c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1f2      	bne.n	8002700 <HAL_DMA_IRQHandler+0x2cc>
 800271a:	e000      	b.n	800271e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800271c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2201      	movs	r2, #1
 8002722:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002732:	2b00      	cmp	r3, #0
 8002734:	d005      	beq.n	8002742 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	4798      	blx	r3
 800273e:	e000      	b.n	8002742 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002740:	bf00      	nop
    }
  }
}
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002754:	4618      	mov	r0, r3
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
 800276c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800277c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b40      	cmp	r3, #64	@ 0x40
 800278c:	d108      	bne.n	80027a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68ba      	ldr	r2, [r7, #8]
 800279c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800279e:	e007      	b.n	80027b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68ba      	ldr	r2, [r7, #8]
 80027a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	60da      	str	r2, [r3, #12]
}
 80027b0:	bf00      	nop
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	3b10      	subs	r3, #16
 80027cc:	4a14      	ldr	r2, [pc, #80]	@ (8002820 <DMA_CalcBaseAndBitshift+0x64>)
 80027ce:	fba2 2303 	umull	r2, r3, r2, r3
 80027d2:	091b      	lsrs	r3, r3, #4
 80027d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80027d6:	4a13      	ldr	r2, [pc, #76]	@ (8002824 <DMA_CalcBaseAndBitshift+0x68>)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4413      	add	r3, r2
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	461a      	mov	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2b03      	cmp	r3, #3
 80027e8:	d909      	bls.n	80027fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80027f2:	f023 0303 	bic.w	r3, r3, #3
 80027f6:	1d1a      	adds	r2, r3, #4
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80027fc:	e007      	b.n	800280e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002806:	f023 0303 	bic.w	r3, r3, #3
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002812:	4618      	mov	r0, r3
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	aaaaaaab 	.word	0xaaaaaaab
 8002824:	0800d7c4 	.word	0x0800d7c4

08002828 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002830:	2300      	movs	r3, #0
 8002832:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002838:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	699b      	ldr	r3, [r3, #24]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d11f      	bne.n	8002882 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	2b03      	cmp	r3, #3
 8002846:	d856      	bhi.n	80028f6 <DMA_CheckFifoParam+0xce>
 8002848:	a201      	add	r2, pc, #4	@ (adr r2, 8002850 <DMA_CheckFifoParam+0x28>)
 800284a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284e:	bf00      	nop
 8002850:	08002861 	.word	0x08002861
 8002854:	08002873 	.word	0x08002873
 8002858:	08002861 	.word	0x08002861
 800285c:	080028f7 	.word	0x080028f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002864:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d046      	beq.n	80028fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002870:	e043      	b.n	80028fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002876:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800287a:	d140      	bne.n	80028fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002880:	e03d      	b.n	80028fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800288a:	d121      	bne.n	80028d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	2b03      	cmp	r3, #3
 8002890:	d837      	bhi.n	8002902 <DMA_CheckFifoParam+0xda>
 8002892:	a201      	add	r2, pc, #4	@ (adr r2, 8002898 <DMA_CheckFifoParam+0x70>)
 8002894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002898:	080028a9 	.word	0x080028a9
 800289c:	080028af 	.word	0x080028af
 80028a0:	080028a9 	.word	0x080028a9
 80028a4:	080028c1 	.word	0x080028c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	73fb      	strb	r3, [r7, #15]
      break;
 80028ac:	e030      	b.n	8002910 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d025      	beq.n	8002906 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028be:	e022      	b.n	8002906 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80028c8:	d11f      	bne.n	800290a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80028ce:	e01c      	b.n	800290a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d903      	bls.n	80028de <DMA_CheckFifoParam+0xb6>
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	2b03      	cmp	r3, #3
 80028da:	d003      	beq.n	80028e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80028dc:	e018      	b.n	8002910 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	73fb      	strb	r3, [r7, #15]
      break;
 80028e2:	e015      	b.n	8002910 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d00e      	beq.n	800290e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	73fb      	strb	r3, [r7, #15]
      break;
 80028f4:	e00b      	b.n	800290e <DMA_CheckFifoParam+0xe6>
      break;
 80028f6:	bf00      	nop
 80028f8:	e00a      	b.n	8002910 <DMA_CheckFifoParam+0xe8>
      break;
 80028fa:	bf00      	nop
 80028fc:	e008      	b.n	8002910 <DMA_CheckFifoParam+0xe8>
      break;
 80028fe:	bf00      	nop
 8002900:	e006      	b.n	8002910 <DMA_CheckFifoParam+0xe8>
      break;
 8002902:	bf00      	nop
 8002904:	e004      	b.n	8002910 <DMA_CheckFifoParam+0xe8>
      break;
 8002906:	bf00      	nop
 8002908:	e002      	b.n	8002910 <DMA_CheckFifoParam+0xe8>
      break;   
 800290a:	bf00      	nop
 800290c:	e000      	b.n	8002910 <DMA_CheckFifoParam+0xe8>
      break;
 800290e:	bf00      	nop
    }
  } 
  
  return status; 
 8002910:	7bfb      	ldrb	r3, [r7, #15]
}
 8002912:	4618      	mov	r0, r3
 8002914:	3714      	adds	r7, #20
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop

08002920 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e03b      	b.n	80029aa <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d106      	bne.n	800294c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f7fe fd0c 	bl	8001364 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2202      	movs	r2, #2
 8002950:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002970:	f023 0107 	bic.w	r1, r3, #7
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	430a      	orrs	r2, r1
 800297e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800298a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	68d1      	ldr	r1, [r2, #12]
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6812      	ldr	r2, [r2, #0]
 8002996:	430b      	orrs	r3, r1
 8002998:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b084      	sub	sp, #16
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d026      	beq.n	8002a22 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d021      	beq.n	8002a22 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029ec:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029f2:	f043 0201 	orr.w	r2, r3, #1
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2201      	movs	r2, #1
 8002a00:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2204      	movs	r2, #4
 8002a06:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	695b      	ldr	r3, [r3, #20]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f003 0320 	and.w	r3, r3, #32
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d026      	beq.n	8002a7a <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d021      	beq.n	8002a7a <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a44:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	2220      	movs	r2, #32
 8002a4c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a52:	f043 0202 	orr.w	r2, r3, #2
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2204      	movs	r2, #4
 8002a5e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d003      	beq.n	8002a7a <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f003 0308 	and.w	r3, r3, #8
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d026      	beq.n	8002ad2 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d021      	beq.n	8002ad2 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a9c:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2208      	movs	r2, #8
 8002aa4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aaa:	f043 0204 	orr.w	r2, r3, #4
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2204      	movs	r2, #4
 8002ab6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d013      	beq.n	8002b04 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00e      	beq.n	8002b04 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002af4:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2204      	movs	r2, #4
 8002afc:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f853 	bl	8002baa <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d024      	beq.n	8002b58 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d01f      	beq.n	8002b58 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002b26:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2202      	movs	r2, #2
 8002b2e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	691b      	ldr	r3, [r3, #16]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f003 0310 	and.w	r3, r3, #16
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d01f      	beq.n	8002ba2 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d01a      	beq.n	8002ba2 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002b7a:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2210      	movs	r2, #16
 8002b82:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f000 f80e 	bl	8002bbe <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8002ba2:	bf00      	nop
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b083      	sub	sp, #12
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8002bb2:	bf00      	nop
 8002bb4:	370c      	adds	r7, #12
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr

08002bbe <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	b083      	sub	sp, #12
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8002bc6:	bf00      	nop
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
	...

08002bd4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b087      	sub	sp, #28
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d101      	bne.n	8002bf4 <HAL_DMA2D_ConfigLayer+0x20>
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	e079      	b.n	8002ce8 <HAL_DMA2D_ConfigLayer+0x114>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2202      	movs	r2, #2
 8002c00:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	011b      	lsls	r3, r3, #4
 8002c08:	3318      	adds	r3, #24
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	685a      	ldr	r2, [r3, #4]
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	041b      	lsls	r3, r3, #16
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002c1e:	4b35      	ldr	r3, [pc, #212]	@ (8002cf4 <HAL_DMA2D_ConfigLayer+0x120>)
 8002c20:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b0a      	cmp	r3, #10
 8002c28:	d003      	beq.n	8002c32 <HAL_DMA2D_ConfigLayer+0x5e>
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	2b09      	cmp	r3, #9
 8002c30:	d107      	bne.n	8002c42 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8002c3a:	697a      	ldr	r2, [r7, #20]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	617b      	str	r3, [r7, #20]
 8002c40:	e005      	b.n	8002c4e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	061b      	lsls	r3, r3, #24
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d120      	bne.n	8002c96 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	ea02 0103 	and.w	r1, r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	6812      	ldr	r2, [r2, #0]
 8002c74:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	2b0a      	cmp	r3, #10
 8002c7c:	d003      	beq.n	8002c86 <HAL_DMA2D_ConfigLayer+0xb2>
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b09      	cmp	r3, #9
 8002c84:	d127      	bne.n	8002cd6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	68da      	ldr	r2, [r3, #12]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8002c92:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c94:	e01f      	b.n	8002cd6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	69da      	ldr	r2, [r3, #28]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	43db      	mvns	r3, r3
 8002ca0:	ea02 0103 	and.w	r1, r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	6812      	ldr	r2, [r2, #0]
 8002cb6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	2b0a      	cmp	r3, #10
 8002cbe:	d003      	beq.n	8002cc8 <HAL_DMA2D_ConfigLayer+0xf4>
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b09      	cmp	r3, #9
 8002cc6:	d106      	bne.n	8002cd6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	68da      	ldr	r2, [r3, #12]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8002cd4:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	371c      	adds	r7, #28
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	ff03000f 	.word	0xff03000f

08002cf8 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b08a      	sub	sp, #40	@ 0x28
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d101      	bne.n	8002d0c <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e16e      	b.n	8002fea <HAL_DSI_Init+0x2f2>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	7c5b      	ldrb	r3, [r3, #17]
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d102      	bne.n	8002d1c <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7fe fb4c 	bl	80013b4 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2203      	movs	r2, #3
 8002d20:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8002d22:	2300      	movs	r3, #0
 8002d24:	61bb      	str	r3, [r7, #24]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	@ 0x430
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002d36:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f8d3 3430 	ldr.w	r3, [r3, #1072]	@ 0x430
 8002d42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d46:	61bb      	str	r3, [r7, #24]
 8002d48:	69bb      	ldr	r3, [r7, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d4a:	f7ff f91d 	bl	8001f88 <HAL_GetTick>
 8002d4e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8002d50:	e009      	b.n	8002d66 <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002d52:	f7ff f919 	bl	8001f88 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d60:	d901      	bls.n	8002d66 <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e141      	b.n	8002fea <HAL_DSI_Init+0x2f2>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8002d6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d0ed      	beq.n	8002d52 <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f8d3 3430 	ldr.w	r3, [r3, #1072]	@ 0x430
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	6812      	ldr	r2, [r2, #0]
 8002d82:	f423 335e 	bic.w	r3, r3, #227328	@ 0x37800
 8002d86:	f423 73fe 	bic.w	r3, r3, #508	@ 0x1fc
 8002d8a:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f8d3 1430 	ldr.w	r1, [r3, #1072]	@ 0x430
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8002da2:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8002daa:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f8d3 2430 	ldr.w	r2, [r3, #1072]	@ 0x430
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f042 0201 	orr.w	r2, r2, #1
 8002dca:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f8d3 3430 	ldr.w	r3, [r3, #1072]	@ 0x430
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	617b      	str	r3, [r7, #20]
 8002ddc:	697b      	ldr	r3, [r7, #20]

  /* Requires min of 400us delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 8002dde:	2001      	movs	r0, #1
 8002de0:	f7ff f8de 	bl	8001fa0 <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 8002de4:	f7ff f8d0 	bl	8001f88 <HAL_GetTick>
 8002de8:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8002dea:	e009      	b.n	8002e00 <HAL_DSI_Init+0x108>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002dec:	f7ff f8cc 	bl	8001f88 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002dfa:	d901      	bls.n	8002e00 <HAL_DSI_Init+0x108>
    {
      return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e0f4      	b.n	8002fea <HAL_DSI_Init+0x2f2>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8002e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d0ed      	beq.n	8002dec <HAL_DSI_Init+0xf4>
    }
  }

  __HAL_DSI_ENABLE(hdsi);
 8002e10:	2300      	movs	r3, #0
 8002e12:	613b      	str	r3, [r7, #16]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685a      	ldr	r2, [r3, #4]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f042 0201 	orr.w	r2, r2, #1
 8002e22:	605a      	str	r2, [r3, #4]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	613b      	str	r3, [r7, #16]
 8002e30:	693b      	ldr	r3, [r7, #16]

  /************************ Set the DSI clock parameters ************************/
  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e40:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6899      	ldr	r1, [r3, #8]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	430a      	orrs	r2, r1
 8002e52:	609a      	str	r2, [r3, #8]

  /*************************** Set the PHY parameters ***************************/
  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= DSI_PCTLR_DEN;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f042 0202 	orr.w	r2, r2, #2
 8002e64:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  hdsi->Instance->PCTLR |= DSI_PCTLR_CKE;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f042 0204 	orr.w	r2, r2, #4
 8002e78:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0


  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 0203 	bic.w	r2, r2, #3
 8002e8c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	68da      	ldr	r2, [r3, #12]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ea6:	f7ff f86f 	bl	8001f88 <HAL_GetTick>
 8002eaa:	6278      	str	r0, [r7, #36]	@ 0x24
  if ((hdsi->Instance->PCONFR & DSI_PCONFR_NL) == DSI_ONE_DATA_LANE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002eb4:	f003 0303 	and.w	r3, r3, #3
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d123      	bne.n	8002f04 <HAL_DSI_Init+0x20c>
  {
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | DSI_PSR_PSSC))
 8002ebc:	e00c      	b.n	8002ed8 <HAL_DSI_Init+0x1e0>
    {
      if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002ebe:	f7ff f863 	bl	8001f88 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ecc:	d904      	bls.n	8002ed8 <HAL_DSI_Init+0x1e0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hdsi);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	741a      	strb	r2, [r3, #16]

        return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e088      	b.n	8002fea <HAL_DSI_Init+0x2f2>
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | DSI_PSR_PSSC))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002ee0:	f003 0314 	and.w	r3, r3, #20
 8002ee4:	2b14      	cmp	r3, #20
 8002ee6:	d1ea      	bne.n	8002ebe <HAL_DSI_Init+0x1c6>
 8002ee8:	e014      	b.n	8002f14 <HAL_DSI_Init+0x21c>
  else
  {
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSS1 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | \
                                                                                    DSI_PSR_PSS1 | DSI_PSR_PSSC))
    {
      if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002eea:	f7ff f84d 	bl	8001f88 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ef8:	d904      	bls.n	8002f04 <HAL_DSI_Init+0x20c>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hdsi);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	741a      	strb	r2, [r3, #16]

        return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e072      	b.n	8002fea <HAL_DSI_Init+0x2f2>
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSS1 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | \
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002f0c:	f003 0394 	and.w	r3, r3, #148	@ 0x94
 8002f10:	2b94      	cmp	r3, #148	@ 0x94
 8002f12:	d1ea      	bne.n	8002eea <HAL_DSI_Init+0x1f2>
  }

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d002      	beq.n	8002f22 <HAL_DSI_Init+0x22a>
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	e000      	b.n	8002f24 <HAL_DSI_Init+0x22c>
 8002f22:	2301      	movs	r3, #1
 8002f24:	623b      	str	r3, [r7, #32]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8002f26:	6a3b      	ldr	r3, [r7, #32]
 8002f28:	4a32      	ldr	r2, [pc, #200]	@ (8002ff4 <HAL_DSI_Init+0x2fc>)
 8002f2a:	fb03 f202 	mul.w	r2, r3, r2
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f003 0303 	and.w	r3, r3, #3
 8002f36:	409a      	lsls	r2, r3
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8002f40:	fb01 f303 	mul.w	r3, r1, r3
 8002f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f48:	61fb      	str	r3, [r7, #28]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f8d3 2418 	ldr.w	r2, [r3, #1048]	@ 0x418
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002f5a:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f8d3 1418 	ldr.w	r1, [r3, #1048]	@ 0x418
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	69fa      	ldr	r2, [r7, #28]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  hdsi->ErrorMsk = 0U;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	619a      	str	r2, [r3, #24]

  __HAL_DSI_DISABLE(hdsi);
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f022 0201 	bic.w	r2, r2, #1
 8002f9e:	605a      	str	r2, [r3, #4]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	60fb      	str	r3, [r7, #12]
 8002fac:	68fb      	ldr	r3, [r7, #12]

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f022 0203 	bic.w	r2, r2, #3
 8002fbe:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	431a      	orrs	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f042 0201 	orr.w	r2, r2, #1
 8002fd8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3728      	adds	r7, #40	@ 0x28
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	003d0900 	.word	0x003d0900

08002ff8 <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @arg DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	7c1b      	ldrb	r3, [r3, #16]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d101      	bne.n	800300e <HAL_DSI_ConfigErrorMonitor+0x16>
 800300a:	2302      	movs	r3, #2
 800300c:	e0ab      	b.n	8003166 <HAL_DSI_ConfigErrorMonitor+0x16e>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	741a      	strb	r2, [r3, #16]

  hdsi->Instance->IER[0U] = 0U;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2200      	movs	r2, #0
 800301a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2200      	movs	r2, #0
 8003024:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	619a      	str	r2, [r3, #24]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00b      	beq.n	8003050 <HAL_DSI_ConfigErrorMonitor+0x58>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	6812      	ldr	r2, [r2, #0]
 8003044:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 8003048:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 800304c:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d009      	beq.n	800306e <HAL_DSI_ConfigErrorMonitor+0x76>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f442 12f8 	orr.w	r2, r2, #2031616	@ 0x1f0000
 800306a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	f003 0304 	and.w	r3, r3, #4
 8003074:	2b00      	cmp	r3, #0
 8003076:	d009      	beq.n	800308c <HAL_DSI_ConfigErrorMonitor+0x94>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f042 0201 	orr.w	r2, r2, #1
 8003088:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	f003 0308 	and.w	r3, r3, #8
 8003092:	2b00      	cmp	r3, #0
 8003094:	d009      	beq.n	80030aa <HAL_DSI_ConfigErrorMonitor+0xb2>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f042 0202 	orr.w	r2, r2, #2
 80030a6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	f003 0310 	and.w	r3, r3, #16
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d009      	beq.n	80030c8 <HAL_DSI_ConfigErrorMonitor+0xd0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f042 020c 	orr.w	r2, r2, #12
 80030c4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	f003 0320 	and.w	r3, r3, #32
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d009      	beq.n	80030e6 <HAL_DSI_ConfigErrorMonitor+0xee>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 0210 	orr.w	r2, r2, #16
 80030e2:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d009      	beq.n	8003104 <HAL_DSI_ConfigErrorMonitor+0x10c>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f042 0220 	orr.w	r2, r2, #32
 8003100:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800310a:	2b00      	cmp	r3, #0
 800310c:	d009      	beq.n	8003122 <HAL_DSI_ConfigErrorMonitor+0x12a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800311e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003128:	2b00      	cmp	r3, #0
 800312a:	d009      	beq.n	8003140 <HAL_DSI_ConfigErrorMonitor+0x148>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800313c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003146:	2b00      	cmp	r3, #0
 8003148:	d009      	beq.n	800315e <HAL_DSI_ConfigErrorMonitor+0x166>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 52f8 	orr.w	r2, r2, #7936	@ 0x1f00
 800315a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr

08003172 <HAL_DSI_IRQHandler>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi)
{
 8003172:	b580      	push	{r7, lr}
 8003174:	b084      	sub	sp, #16
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  uint32_t ErrorStatus0;
  uint32_t ErrorStatus1;

  /* Tearing Effect Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00f      	beq.n	80031aa <HAL_DSI_IRQHandler+0x38>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_TE) != 0U)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d007      	beq.n	80031aa <HAL_DSI_IRQHandler+0x38>
    {
      /* Clear the Tearing Effect Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_TE);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2201      	movs	r2, #1
 80031a0:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Tearing Effect callback */
      hdsi->TearingEffectCallback(hdsi);
#else
      /*Call legacy Tearing Effect callback*/
      HAL_DSI_TearingEffectCallback(hdsi);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f8ad 	bl	8003304 <HAL_DSI_TearingEffectCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* End of Refresh Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_ER) != 0U)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 80031b2:	f003 0302 	and.w	r3, r3, #2
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00f      	beq.n	80031da <HAL_DSI_IRQHandler+0x68>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_ER) != 0U)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d007      	beq.n	80031da <HAL_DSI_IRQHandler+0x68>
    {
      /* Clear the End of Refresh Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2202      	movs	r2, #2
 80031d0:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered End of refresh callback */
      hdsi->EndOfRefreshCallback(hdsi);
#else
      /*Call Legacy End of refresh callback */
      HAL_DSI_EndOfRefreshCallback(hdsi);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 f89f 	bl	8003318 <HAL_DSI_EndOfRefreshCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* Error Interrupts management ***********************************************/
  if (hdsi->ErrorMsk != 0U)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f000 808c 	beq.w	80032fc <HAL_DSI_IRQHandler+0x18a>
  {
    ErrorStatus0 = hdsi->Instance->ISR[0U];
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80031ec:	60fb      	str	r3, [r7, #12]
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	4013      	ands	r3, r2
 80031fa:	60fb      	str	r3, [r7, #12]
    ErrorStatus1 = hdsi->Instance->ISR[1U];
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003204:	60bb      	str	r3, [r7, #8]
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	4013      	ands	r3, r2
 8003212:	60bb      	str	r3, [r7, #8]

    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	b29b      	uxth	r3, r3
 8003218:	2b00      	cmp	r3, #0
 800321a:	d005      	beq.n	8003228 <HAL_DSI_IRQHandler+0xb6>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ACK;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	f043 0201 	orr.w	r2, r3, #1
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus0 & DSI_ERROR_PHY_MASK) != 0U)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d005      	beq.n	800323e <HAL_DSI_IRQHandler+0xcc>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PHY;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	f043 0202 	orr.w	r2, r3, #2
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_TX_MASK) != 0U)
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	2b00      	cmp	r3, #0
 8003246:	d005      	beq.n	8003254 <HAL_DSI_IRQHandler+0xe2>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_TX;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	f043 0204 	orr.w	r2, r3, #4
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_RX_MASK) != 0U)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d005      	beq.n	800326a <HAL_DSI_IRQHandler+0xf8>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_RX;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	f043 0208 	orr.w	r2, r3, #8
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_ECC_MASK) != 0U)
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	f003 030c 	and.w	r3, r3, #12
 8003270:	2b00      	cmp	r3, #0
 8003272:	d005      	beq.n	8003280 <HAL_DSI_IRQHandler+0x10e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ECC;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	695b      	ldr	r3, [r3, #20]
 8003278:	f043 0210 	orr.w	r2, r3, #16
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_CRC_MASK) != 0U)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	f003 0310 	and.w	r3, r3, #16
 8003286:	2b00      	cmp	r3, #0
 8003288:	d005      	beq.n	8003296 <HAL_DSI_IRQHandler+0x124>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_CRC;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	695b      	ldr	r3, [r3, #20]
 800328e:	f043 0220 	orr.w	r2, r3, #32
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_PSE_MASK) != 0U)
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	f003 0320 	and.w	r3, r3, #32
 800329c:	2b00      	cmp	r3, #0
 800329e:	d005      	beq.n	80032ac <HAL_DSI_IRQHandler+0x13a>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PSE;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	695b      	ldr	r3, [r3, #20]
 80032a4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_EOT_MASK) != 0U)
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d005      	beq.n	80032c2 <HAL_DSI_IRQHandler+0x150>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_EOT;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_OVF_MASK) != 0U)
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d005      	beq.n	80032d8 <HAL_DSI_IRQHandler+0x166>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_OVF;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_GEN_MASK) != 0U)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d005      	beq.n	80032ee <HAL_DSI_IRQHandler+0x17c>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_GEN;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	615a      	str	r2, [r3, #20]
    }

    /* Check only selected errors */
    if (hdsi->ErrorCode != HAL_DSI_ERROR_NONE)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d002      	beq.n	80032fc <HAL_DSI_IRQHandler+0x18a>
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Error callback */
      hdsi->ErrorCallback(hdsi);
#else
      /*Call Legacy Error callback */
      HAL_DSI_ErrorCallback(hdsi);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 f818 	bl	800332c <HAL_DSI_ErrorCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }
}
 80032fc:	bf00      	nop
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_DSI_TearingEffectCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_TearingEffectCallback(DSI_HandleTypeDef *hdsi)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_TearingEffectCallback could be implemented in the user file
   */
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <HAL_DSI_EndOfRefreshCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_EndOfRefreshCallback(DSI_HandleTypeDef *hdsi)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_EndOfRefreshCallback could be implemented in the user file
   */
}
 8003320:	bf00      	nop
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <HAL_DSI_ErrorCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_ErrorCallback(DSI_HandleTypeDef *hdsi)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_ErrorCallback could be implemented in the user file
   */
}
 8003334:	bf00      	nop
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	7c1b      	ldrb	r3, [r3, #16]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_DSI_SetGenericVCID+0x16>
 8003352:	2302      	movs	r3, #2
 8003354:	e016      	b.n	8003384 <HAL_DSI_SetGenericVCID+0x44>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	741a      	strb	r2, [r3, #16]

  /* Update the GVCID register */
  hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 0203 	bic.w	r2, r2, #3
 800336a:	631a      	str	r2, [r3, #48]	@ 0x30
  hdsi->Instance->GVCIDR |= VirtualChannelID;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	430a      	orrs	r2, r1
 800337a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <HAL_DSI_ConfigAdaptedCommandMode>:
  * @param  CmdCfg  pointer to a DSI_CmdCfgTypeDef structure that contains
  *                 the DSI command mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigAdaptedCommandMode(DSI_HandleTypeDef *hdsi, DSI_CmdCfgTypeDef *CmdCfg)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	7c1b      	ldrb	r3, [r3, #16]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_DSI_ConfigAdaptedCommandMode+0x16>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e0c5      	b.n	8003532 <HAL_DSI_ConfigAdaptedCommandMode+0x1a2>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_DE_POLARITY(CmdCfg->DEPolarity));
  assert_param(IS_DSI_VSYNC_POLARITY(CmdCfg->VSPolarity));
  assert_param(IS_DSI_HSYNC_POLARITY(CmdCfg->HSPolarity));

  /* Select command mode by setting CMDM and DSIM bits */
  hdsi->Instance->MCR |= DSI_MCR_CMDM;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f042 0201 	orr.w	r2, r2, #1
 80033ba:	635a      	str	r2, [r3, #52]	@ 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	@ 0x400
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f022 0201 	bic.w	r2, r2, #1
 80033cc:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdsi->Instance->WCFGR |= DSI_WCFGR_DSIM;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f8d3 2400 	ldr.w	r2, [r3, #1024]	@ 0x400
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f042 0201 	orr.w	r2, r2, #1
 80033e0:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68da      	ldr	r2, [r3, #12]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0203 	bic.w	r2, r2, #3
 80033f2:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= CmdCfg->VirtualChannelID;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	68d9      	ldr	r1, [r3, #12]
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695a      	ldr	r2, [r3, #20]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0207 	bic.w	r2, r2, #7
 8003414:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (CmdCfg->DEPolarity | CmdCfg->VSPolarity | CmdCfg->HSPolarity);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	6959      	ldr	r1, [r3, #20]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	69da      	ldr	r2, [r3, #28]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	431a      	orrs	r2, r3
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	431a      	orrs	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	430a      	orrs	r2, r1
 8003432:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	691a      	ldr	r2, [r3, #16]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f022 020f 	bic.w	r2, r2, #15
 8003442:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= CmdCfg->ColorCoding;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	6919      	ldr	r1, [r3, #16]
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	430a      	orrs	r2, r1
 8003454:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	@ 0x400
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 020e 	bic.w	r2, r2, #14
 8003466:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdsi->Instance->WCFGR |= ((CmdCfg->ColorCoding) << 1U);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f8d3 1400 	ldr.w	r1, [r3, #1024]	@ 0x400
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	005a      	lsls	r2, r3, #1
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

  /* Configure the maximum allowed size for write memory command */
  hdsi->Instance->LCCR &= ~DSI_LCCR_CMDSIZE;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6812      	ldr	r2, [r2, #0]
 800348c:	0c1b      	lsrs	r3, r3, #16
 800348e:	041b      	lsls	r3, r3, #16
 8003490:	6653      	str	r3, [r2, #100]	@ 0x64
  hdsi->Instance->LCCR |= CmdCfg->CommandSize;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	430a      	orrs	r2, r1
 80034a2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Configure the tearing effect source and polarity and select the refresh mode */
  hdsi->Instance->WCFGR &= ~(DSI_WCFGR_TESRC | DSI_WCFGR_TEPOL | DSI_WCFGR_AR | DSI_WCFGR_VSPOL);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f8d3 2400 	ldr.w	r2, [r3, #1024]	@ 0x400
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80034b4:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f8d3 1400 	ldr.w	r1, [r3, #1024]	@ 0x400
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	68da      	ldr	r2, [r3, #12]
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	431a      	orrs	r2, r3
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ce:	431a      	orrs	r2, r3
                            CmdCfg->VSyncPol);
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	6a1b      	ldr	r3, [r3, #32]
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 80034d4:	431a      	orrs	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

  /* Configure the tearing effect acknowledge request */
  hdsi->Instance->CMCR &= ~DSI_CMCR_TEARE;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0201 	bic.w	r2, r2, #1
 80034ee:	669a      	str	r2, [r3, #104]	@ 0x68
  hdsi->Instance->CMCR |= CmdCfg->TEAcknowledgeRequest;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	430a      	orrs	r2, r1
 8003500:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Enable the Tearing Effect interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_TE);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f042 0201 	orr.w	r2, r2, #1
 8003512:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408

  /* Enable the End of Refresh interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_ER);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0202 	orr.w	r2, r2, #2
 8003526:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	370c      	adds	r7, #12
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
	...

08003540 <HAL_DSI_ConfigCommand>:
  * @param  LPCmd  pointer to a DSI_LPCmdTypeDef structure that contains
  *                the DSI command transmission mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigCommand(DSI_HandleTypeDef *hdsi, DSI_LPCmdTypeDef *LPCmd)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	7c1b      	ldrb	r3, [r3, #16]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d101      	bne.n	8003556 <HAL_DSI_ConfigCommand+0x16>
 8003552:	2302      	movs	r3, #2
 8003554:	e049      	b.n	80035ea <HAL_DSI_ConfigCommand+0xaa>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_LP_DLW(LPCmd->LPDcsLongWrite));
  assert_param(IS_DSI_LP_MRDP(LPCmd->LPMaxReadPacket));
  assert_param(IS_DSI_ACK_REQUEST(LPCmd->AcknowledgeRequest));

  /* Select High-speed or Low-power for command transmission */
  hdsi->Instance->CMCR &= ~(DSI_CMCR_GSW0TX | \
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	4b24      	ldr	r3, [pc, #144]	@ (80035f8 <HAL_DSI_ConfigCommand+0xb8>)
 8003568:	400b      	ands	r3, r1
 800356a:	6693      	str	r3, [r2, #104]	@ 0x68
                            DSI_CMCR_DSW0TX | \
                            DSI_CMCR_DSW1TX | \
                            DSI_CMCR_DSR0TX | \
                            DSI_CMCR_DLWTX  | \
                            DSI_CMCR_MRDPS);
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
                           LPCmd->LPGenShortWriteOneP | \
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	685b      	ldr	r3, [r3, #4]
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 800357a:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortWriteTwoP | \
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	689b      	ldr	r3, [r3, #8]
                           LPCmd->LPGenShortWriteOneP | \
 8003580:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadNoP   | \
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	68db      	ldr	r3, [r3, #12]
                           LPCmd->LPGenShortWriteTwoP | \
 8003586:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadOneP  | \
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	691b      	ldr	r3, [r3, #16]
                           LPCmd->LPGenShortReadNoP   | \
 800358c:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadTwoP  | \
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	695b      	ldr	r3, [r3, #20]
                           LPCmd->LPGenShortReadOneP  | \
 8003592:	431a      	orrs	r2, r3
                           LPCmd->LPGenLongWrite      | \
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	699b      	ldr	r3, [r3, #24]
                           LPCmd->LPGenShortReadTwoP  | \
 8003598:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteNoP  | \
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	69db      	ldr	r3, [r3, #28]
                           LPCmd->LPGenLongWrite      | \
 800359e:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteOneP | \
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	6a1b      	ldr	r3, [r3, #32]
                           LPCmd->LPDcsShortWriteNoP  | \
 80035a4:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortReadNoP   | \
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           LPCmd->LPDcsShortWriteOneP | \
 80035aa:	431a      	orrs	r2, r3
                           LPCmd->LPDcsLongWrite      | \
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                           LPCmd->LPDcsShortReadNoP   | \
 80035b0:	431a      	orrs	r2, r3
                           LPCmd->LPMaxReadPacket);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                           LPCmd->LPDcsLongWrite      | \
 80035b6:	431a      	orrs	r2, r3
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	430a      	orrs	r2, r1
 80035be:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Configure the acknowledge request after each packet transmission */
  hdsi->Instance->CMCR &= ~DSI_CMCR_ARE;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0202 	bic.w	r2, r2, #2
 80035ce:	669a      	str	r2, [r3, #104]	@ 0x68
  hdsi->Instance->CMCR |= LPCmd->AcknowledgeRequest;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	430a      	orrs	r2, r1
 80035e0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	fef080ff 	.word	0xfef080ff

080035fc <HAL_DSI_ConfigFlowControl>:
  * @param  FlowControl  flow control feature(s) to be enabled.
  *                      This parameter can be any combination of @arg DSI_FlowControl.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	7c1b      	ldrb	r3, [r3, #16]
 800360a:	2b01      	cmp	r3, #1
 800360c:	d101      	bne.n	8003612 <HAL_DSI_ConfigFlowControl+0x16>
 800360e:	2302      	movs	r3, #2
 8003610:	e016      	b.n	8003640 <HAL_DSI_ConfigFlowControl+0x44>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f022 021f 	bic.w	r2, r2, #31
 8003626:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdsi->Instance->PCR |= FlowControl;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	430a      	orrs	r2, r1
 8003636:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	7c1b      	ldrb	r3, [r3, #16]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d101      	bne.n	8003662 <HAL_DSI_ConfigPhyTimer+0x16>
 800365e:	2302      	movs	r3, #2
 8003660:	e058      	b.n	8003714 <HAL_DSI_ConfigPhyTimer+0xc8>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2201      	movs	r2, #1
 8003666:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	4293      	cmp	r3, r2
 8003672:	bf38      	it	cc
 8003674:	4613      	movcc	r3, r2
 8003676:	60fb      	str	r3, [r7, #12]
     Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f002 22fc 	and.w	r2, r2, #4227922944	@ 0xfc00fc00
 8003688:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	041a      	lsls	r2, r3, #16
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	431a      	orrs	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 80036b6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f8d3 109c 	ldr.w	r1, [r3, #156]	@ 0x9c
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	691a      	ldr	r2, [r3, #16]
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	041b      	lsls	r3, r3, #16
 80036cc:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80036d4:	431a      	orrs	r2, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	430a      	orrs	r2, r1
 80036dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 80036f0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	695b      	ldr	r3, [r3, #20]
 8003700:	021a      	lsls	r2, r3, #8
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	430a      	orrs	r2, r1
 8003708:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003712:	2300      	movs	r3, #0
}
 8003714:	4618      	mov	r0, r3
 8003716:	3714      	adds	r7, #20
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	7c1b      	ldrb	r3, [r3, #16]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d101      	bne.n	8003736 <HAL_DSI_ConfigHostTimeouts+0x16>
 8003732:	2302      	movs	r3, #2
 8003734:	e0b4      	b.n	80038a0 <HAL_DSI_ConfigHostTimeouts+0x180>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2201      	movs	r2, #1
 800373a:	741a      	strb	r2, [r3, #16]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689a      	ldr	r2, [r3, #8]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800374a:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6899      	ldr	r1, [r3, #8]
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	021a      	lsls	r2, r3, #8
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	430a      	orrs	r2, r1
 800375e:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	b292      	uxth	r2, r2
 800376c:	679a      	str	r2, [r3, #120]	@ 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	6f99      	ldr	r1, [r3, #120]	@ 0x78
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	041a      	lsls	r2, r3, #16
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	430a      	orrs	r2, r1
 8003780:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003788:	687a      	ldr	r2, [r7, #4]
 800378a:	6812      	ldr	r2, [r2, #0]
 800378c:	0c1b      	lsrs	r3, r3, #16
 800378e:	041b      	lsls	r3, r3, #16
 8003790:	6793      	str	r3, [r2, #120]	@ 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	6f99      	ldr	r1, [r3, #120]	@ 0x78
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	689a      	ldr	r2, [r3, #8]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	430a      	orrs	r2, r1
 80037a2:	679a      	str	r2, [r3, #120]	@ 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	6812      	ldr	r2, [r2, #0]
 80037ae:	0c1b      	lsrs	r3, r3, #16
 80037b0:	041b      	lsls	r3, r3, #16
 80037b2:	67d3      	str	r3, [r2, #124]	@ 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68da      	ldr	r2, [r3, #12]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	430a      	orrs	r2, r1
 80037c4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6812      	ldr	r2, [r2, #0]
 80037d2:	0c1b      	lsrs	r3, r3, #16
 80037d4:	041b      	lsls	r3, r3, #16
 80037d6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	691a      	ldr	r2, [r3, #16]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6812      	ldr	r2, [r2, #0]
 80037fc:	0c1b      	lsrs	r3, r3, #16
 80037fe:	041b      	lsls	r3, r3, #16
 8003800:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	695a      	ldr	r2, [r3, #20]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800382a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	699a      	ldr	r2, [r3, #24]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	6812      	ldr	r2, [r2, #0]
 8003850:	0c1b      	lsrs	r3, r3, #16
 8003852:	041b      	lsls	r3, r3, #16
 8003854:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	69da      	ldr	r2, [r3, #28]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	430a      	orrs	r2, r1
 800386a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6812      	ldr	r2, [r2, #0]
 800387a:	0c1b      	lsrs	r3, r3, #16
 800387c:	041b      	lsls	r3, r3, #16
 800387e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	6a1a      	ldr	r2, [r3, #32]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	430a      	orrs	r2, r1
 8003894:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <HAL_DSI_SetLowPowerRXFilter>:
  *               the configuration information for the DSI.
  * @param  Frequency  cutoff frequency of low-pass filter at the input of LPRX
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	7c1b      	ldrb	r3, [r3, #16]
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d101      	bne.n	80038c2 <HAL_DSI_SetLowPowerRXFilter+0x16>
 80038be:	2302      	movs	r3, #2
 80038c0:	e01b      	b.n	80038fa <HAL_DSI_SetLowPowerRXFilter+0x4e>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2201      	movs	r2, #1
 80038c6:	741a      	strb	r2, [r3, #16]

  /* Low-Power RX low-pass Filtering Tuning */
  hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f8d3 241c 	ldr.w	r2, [r3, #1052]	@ 0x41c
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f022 62c0 	bic.w	r2, r2, #100663296	@ 0x6000000
 80038d8:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
  hdsi->Instance->WPCR[1U] |= Frequency << 25U;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f8d3 141c 	ldr.w	r1, [r3, #1052]	@ 0x41c
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	065a      	lsls	r2, r3, #25
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	430a      	orrs	r2, r1
 80038ee:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
	...

08003908 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003908:	b480      	push	{r7}
 800390a:	b089      	sub	sp, #36	@ 0x24
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003912:	2300      	movs	r3, #0
 8003914:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003916:	2300      	movs	r3, #0
 8003918:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800391a:	2300      	movs	r3, #0
 800391c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800391e:	2300      	movs	r3, #0
 8003920:	61fb      	str	r3, [r7, #28]
 8003922:	e177      	b.n	8003c14 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003924:	2201      	movs	r2, #1
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	fa02 f303 	lsl.w	r3, r2, r3
 800392c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	697a      	ldr	r2, [r7, #20]
 8003934:	4013      	ands	r3, r2
 8003936:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	429a      	cmp	r2, r3
 800393e:	f040 8166 	bne.w	8003c0e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f003 0303 	and.w	r3, r3, #3
 800394a:	2b01      	cmp	r3, #1
 800394c:	d005      	beq.n	800395a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003956:	2b02      	cmp	r3, #2
 8003958:	d130      	bne.n	80039bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	005b      	lsls	r3, r3, #1
 8003964:	2203      	movs	r2, #3
 8003966:	fa02 f303 	lsl.w	r3, r2, r3
 800396a:	43db      	mvns	r3, r3
 800396c:	69ba      	ldr	r2, [r7, #24]
 800396e:	4013      	ands	r3, r2
 8003970:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	68da      	ldr	r2, [r3, #12]
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	fa02 f303 	lsl.w	r3, r2, r3
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	4313      	orrs	r3, r2
 8003982:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003990:	2201      	movs	r2, #1
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	43db      	mvns	r3, r3
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	4013      	ands	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	091b      	lsrs	r3, r3, #4
 80039a6:	f003 0201 	and.w	r2, r3, #1
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	fa02 f303 	lsl.w	r3, r2, r3
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f003 0303 	and.w	r3, r3, #3
 80039c4:	2b03      	cmp	r3, #3
 80039c6:	d017      	beq.n	80039f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	2203      	movs	r2, #3
 80039d4:	fa02 f303 	lsl.w	r3, r2, r3
 80039d8:	43db      	mvns	r3, r3
 80039da:	69ba      	ldr	r2, [r7, #24]
 80039dc:	4013      	ands	r3, r2
 80039de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f003 0303 	and.w	r3, r3, #3
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d123      	bne.n	8003a4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	08da      	lsrs	r2, r3, #3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	3208      	adds	r2, #8
 8003a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	f003 0307 	and.w	r3, r3, #7
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	220f      	movs	r2, #15
 8003a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a20:	43db      	mvns	r3, r3
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	4013      	ands	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	691a      	ldr	r2, [r3, #16]
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	f003 0307 	and.w	r3, r3, #7
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	08da      	lsrs	r2, r3, #3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	3208      	adds	r2, #8
 8003a46:	69b9      	ldr	r1, [r7, #24]
 8003a48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	005b      	lsls	r3, r3, #1
 8003a56:	2203      	movs	r2, #3
 8003a58:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5c:	43db      	mvns	r3, r3
 8003a5e:	69ba      	ldr	r2, [r7, #24]
 8003a60:	4013      	ands	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f003 0203 	and.w	r2, r3, #3
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f000 80c0 	beq.w	8003c0e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60fb      	str	r3, [r7, #12]
 8003a92:	4b66      	ldr	r3, [pc, #408]	@ (8003c2c <HAL_GPIO_Init+0x324>)
 8003a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a96:	4a65      	ldr	r2, [pc, #404]	@ (8003c2c <HAL_GPIO_Init+0x324>)
 8003a98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a9e:	4b63      	ldr	r3, [pc, #396]	@ (8003c2c <HAL_GPIO_Init+0x324>)
 8003aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003aaa:	4a61      	ldr	r2, [pc, #388]	@ (8003c30 <HAL_GPIO_Init+0x328>)
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	089b      	lsrs	r3, r3, #2
 8003ab0:	3302      	adds	r3, #2
 8003ab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	f003 0303 	and.w	r3, r3, #3
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	220f      	movs	r2, #15
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	4013      	ands	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a58      	ldr	r2, [pc, #352]	@ (8003c34 <HAL_GPIO_Init+0x32c>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d037      	beq.n	8003b46 <HAL_GPIO_Init+0x23e>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a57      	ldr	r2, [pc, #348]	@ (8003c38 <HAL_GPIO_Init+0x330>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d031      	beq.n	8003b42 <HAL_GPIO_Init+0x23a>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a56      	ldr	r2, [pc, #344]	@ (8003c3c <HAL_GPIO_Init+0x334>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d02b      	beq.n	8003b3e <HAL_GPIO_Init+0x236>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a55      	ldr	r2, [pc, #340]	@ (8003c40 <HAL_GPIO_Init+0x338>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d025      	beq.n	8003b3a <HAL_GPIO_Init+0x232>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a54      	ldr	r2, [pc, #336]	@ (8003c44 <HAL_GPIO_Init+0x33c>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d01f      	beq.n	8003b36 <HAL_GPIO_Init+0x22e>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a53      	ldr	r2, [pc, #332]	@ (8003c48 <HAL_GPIO_Init+0x340>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d019      	beq.n	8003b32 <HAL_GPIO_Init+0x22a>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a52      	ldr	r2, [pc, #328]	@ (8003c4c <HAL_GPIO_Init+0x344>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d013      	beq.n	8003b2e <HAL_GPIO_Init+0x226>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a51      	ldr	r2, [pc, #324]	@ (8003c50 <HAL_GPIO_Init+0x348>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d00d      	beq.n	8003b2a <HAL_GPIO_Init+0x222>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a50      	ldr	r2, [pc, #320]	@ (8003c54 <HAL_GPIO_Init+0x34c>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d007      	beq.n	8003b26 <HAL_GPIO_Init+0x21e>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a4f      	ldr	r2, [pc, #316]	@ (8003c58 <HAL_GPIO_Init+0x350>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d101      	bne.n	8003b22 <HAL_GPIO_Init+0x21a>
 8003b1e:	2309      	movs	r3, #9
 8003b20:	e012      	b.n	8003b48 <HAL_GPIO_Init+0x240>
 8003b22:	230a      	movs	r3, #10
 8003b24:	e010      	b.n	8003b48 <HAL_GPIO_Init+0x240>
 8003b26:	2308      	movs	r3, #8
 8003b28:	e00e      	b.n	8003b48 <HAL_GPIO_Init+0x240>
 8003b2a:	2307      	movs	r3, #7
 8003b2c:	e00c      	b.n	8003b48 <HAL_GPIO_Init+0x240>
 8003b2e:	2306      	movs	r3, #6
 8003b30:	e00a      	b.n	8003b48 <HAL_GPIO_Init+0x240>
 8003b32:	2305      	movs	r3, #5
 8003b34:	e008      	b.n	8003b48 <HAL_GPIO_Init+0x240>
 8003b36:	2304      	movs	r3, #4
 8003b38:	e006      	b.n	8003b48 <HAL_GPIO_Init+0x240>
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e004      	b.n	8003b48 <HAL_GPIO_Init+0x240>
 8003b3e:	2302      	movs	r3, #2
 8003b40:	e002      	b.n	8003b48 <HAL_GPIO_Init+0x240>
 8003b42:	2301      	movs	r3, #1
 8003b44:	e000      	b.n	8003b48 <HAL_GPIO_Init+0x240>
 8003b46:	2300      	movs	r3, #0
 8003b48:	69fa      	ldr	r2, [r7, #28]
 8003b4a:	f002 0203 	and.w	r2, r2, #3
 8003b4e:	0092      	lsls	r2, r2, #2
 8003b50:	4093      	lsls	r3, r2
 8003b52:	69ba      	ldr	r2, [r7, #24]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b58:	4935      	ldr	r1, [pc, #212]	@ (8003c30 <HAL_GPIO_Init+0x328>)
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	089b      	lsrs	r3, r3, #2
 8003b5e:	3302      	adds	r3, #2
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b66:	4b3d      	ldr	r3, [pc, #244]	@ (8003c5c <HAL_GPIO_Init+0x354>)
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	4013      	ands	r3, r2
 8003b74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b8a:	4a34      	ldr	r2, [pc, #208]	@ (8003c5c <HAL_GPIO_Init+0x354>)
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b90:	4b32      	ldr	r3, [pc, #200]	@ (8003c5c <HAL_GPIO_Init+0x354>)
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bb4:	4a29      	ldr	r2, [pc, #164]	@ (8003c5c <HAL_GPIO_Init+0x354>)
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bba:	4b28      	ldr	r3, [pc, #160]	@ (8003c5c <HAL_GPIO_Init+0x354>)
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	43db      	mvns	r3, r3
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d003      	beq.n	8003bde <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bde:	4a1f      	ldr	r2, [pc, #124]	@ (8003c5c <HAL_GPIO_Init+0x354>)
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003be4:	4b1d      	ldr	r3, [pc, #116]	@ (8003c5c <HAL_GPIO_Init+0x354>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	43db      	mvns	r3, r3
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d003      	beq.n	8003c08 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c08:	4a14      	ldr	r2, [pc, #80]	@ (8003c5c <HAL_GPIO_Init+0x354>)
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	3301      	adds	r3, #1
 8003c12:	61fb      	str	r3, [r7, #28]
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	2b0f      	cmp	r3, #15
 8003c18:	f67f ae84 	bls.w	8003924 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c1c:	bf00      	nop
 8003c1e:	bf00      	nop
 8003c20:	3724      	adds	r7, #36	@ 0x24
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	40023800 	.word	0x40023800
 8003c30:	40013800 	.word	0x40013800
 8003c34:	40020000 	.word	0x40020000
 8003c38:	40020400 	.word	0x40020400
 8003c3c:	40020800 	.word	0x40020800
 8003c40:	40020c00 	.word	0x40020c00
 8003c44:	40021000 	.word	0x40021000
 8003c48:	40021400 	.word	0x40021400
 8003c4c:	40021800 	.word	0x40021800
 8003c50:	40021c00 	.word	0x40021c00
 8003c54:	40022000 	.word	0x40022000
 8003c58:	40022400 	.word	0x40022400
 8003c5c:	40013c00 	.word	0x40013c00

08003c60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	460b      	mov	r3, r1
 8003c6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	691a      	ldr	r2, [r3, #16]
 8003c70:	887b      	ldrh	r3, [r7, #2]
 8003c72:	4013      	ands	r3, r2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d002      	beq.n	8003c7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	73fb      	strb	r3, [r7, #15]
 8003c7c:	e001      	b.n	8003c82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3714      	adds	r7, #20
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr

08003c90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	460b      	mov	r3, r1
 8003c9a:	807b      	strh	r3, [r7, #2]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ca0:	787b      	ldrb	r3, [r7, #1]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ca6:	887a      	ldrh	r2, [r7, #2]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003cac:	e003      	b.n	8003cb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cae:	887b      	ldrh	r3, [r7, #2]
 8003cb0:	041a      	lsls	r2, r3, #16
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	619a      	str	r2, [r3, #24]
}
 8003cb6:	bf00      	nop
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr

08003cc2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b086      	sub	sp, #24
 8003cc6:	af02      	add	r7, sp, #8
 8003cc8:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d101      	bne.n	8003cd4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e059      	b.n	8003d88 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d106      	bne.n	8003cf4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f7fd fe62 	bl	80019b8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2203      	movs	r2, #3
 8003cf8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d02:	d102      	bne.n	8003d0a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f006 fd30 	bl	800a774 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6818      	ldr	r0, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	7c1a      	ldrb	r2, [r3, #16]
 8003d1c:	f88d 2000 	strb.w	r2, [sp]
 8003d20:	3304      	adds	r3, #4
 8003d22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d24:	f006 fcc2 	bl	800a6ac <USB_CoreInit>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d005      	beq.n	8003d3a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2202      	movs	r2, #2
 8003d32:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e026      	b.n	8003d88 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2101      	movs	r1, #1
 8003d40:	4618      	mov	r0, r3
 8003d42:	f006 fd28 	bl	800a796 <USB_SetCurrentMode>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d005      	beq.n	8003d58 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e017      	b.n	8003d88 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6818      	ldr	r0, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	7c1a      	ldrb	r2, [r3, #16]
 8003d60:	f88d 2000 	strb.w	r2, [sp]
 8003d64:	3304      	adds	r3, #4
 8003d66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d68:	f006 fe8c 	bl	800aa84 <USB_HostInit>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d005      	beq.n	8003d7e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2202      	movs	r2, #2
 8003d76:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e004      	b.n	8003d88 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f006 fe2d 	bl	800aa06 <USB_GetMode>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	f040 80fb 	bne.w	8003faa <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f006 fdf0 	bl	800a99e <USB_ReadInterrupts>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f000 80f1 	beq.w	8003fa8 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f006 fde7 	bl	800a99e <USB_ReadInterrupts>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003dda:	d104      	bne.n	8003de6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003de4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f006 fdd7 	bl	800a99e <USB_ReadInterrupts>
 8003df0:	4603      	mov	r3, r0
 8003df2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003df6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dfa:	d104      	bne.n	8003e06 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003e04:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f006 fdc7 	bl	800a99e <USB_ReadInterrupts>
 8003e10:	4603      	mov	r3, r0
 8003e12:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e1a:	d104      	bne.n	8003e26 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003e24:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f006 fdb7 	bl	800a99e <USB_ReadInterrupts>
 8003e30:	4603      	mov	r3, r0
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d103      	bne.n	8003e42 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2202      	movs	r2, #2
 8003e40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4618      	mov	r0, r3
 8003e48:	f006 fda9 	bl	800a99e <USB_ReadInterrupts>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e56:	d120      	bne.n	8003e9a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003e60:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d113      	bne.n	8003e9a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003e72:	2110      	movs	r1, #16
 8003e74:	6938      	ldr	r0, [r7, #16]
 8003e76:	f006 fcda 	bl	800a82e <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003e7a:	6938      	ldr	r0, [r7, #16]
 8003e7c:	f006 fd09 	bl	800a892 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	7a5b      	ldrb	r3, [r3, #9]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d105      	bne.n	8003e94 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2101      	movs	r1, #1
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f006 feb0 	bl	800abf4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 f89f 	bl	8003fd8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f006 fd7d 	bl	800a99e <USB_ReadInterrupts>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003eaa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003eae:	d102      	bne.n	8003eb6 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f001 fcc4 	bl	800583e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f006 fd6f 	bl	800a99e <USB_ReadInterrupts>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b08      	cmp	r3, #8
 8003ec8:	d106      	bne.n	8003ed8 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 f870 	bl	8003fb0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2208      	movs	r2, #8
 8003ed6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f006 fd5e 	bl	800a99e <USB_ReadInterrupts>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ee8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003eec:	d139      	bne.n	8003f62 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f006 febb 	bl	800ac6e <USB_HC_ReadInterrupt>
 8003ef8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003efa:	2300      	movs	r3, #0
 8003efc:	617b      	str	r3, [r7, #20]
 8003efe:	e025      	b.n	8003f4c <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f003 030f 	and.w	r3, r3, #15
 8003f06:	68ba      	ldr	r2, [r7, #8]
 8003f08:	fa22 f303 	lsr.w	r3, r2, r3
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d018      	beq.n	8003f46 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	015a      	lsls	r2, r3, #5
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f2a:	d106      	bne.n	8003f3a <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	4619      	mov	r1, r3
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 f87c 	bl	8004030 <HCD_HC_IN_IRQHandler>
 8003f38:	e005      	b.n	8003f46 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	4619      	mov	r1, r3
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 fede 	bl	8004d02 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	3301      	adds	r3, #1
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	795b      	ldrb	r3, [r3, #5]
 8003f50:	461a      	mov	r2, r3
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d3d3      	bcc.n	8003f00 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f006 fd19 	bl	800a99e <USB_ReadInterrupts>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	f003 0310 	and.w	r3, r3, #16
 8003f72:	2b10      	cmp	r3, #16
 8003f74:	d101      	bne.n	8003f7a <HAL_HCD_IRQHandler+0x1ea>
 8003f76:	2301      	movs	r3, #1
 8003f78:	e000      	b.n	8003f7c <HAL_HCD_IRQHandler+0x1ec>
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d014      	beq.n	8003faa <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	699a      	ldr	r2, [r3, #24]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0210 	bic.w	r2, r2, #16
 8003f8e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f001 fb75 	bl	8005680 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	699a      	ldr	r2, [r3, #24]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f042 0210 	orr.w	r2, r2, #16
 8003fa4:	619a      	str	r2, [r3, #24]
 8003fa6:	e000      	b.n	8003faa <HAL_HCD_IRQHandler+0x21a>
      return;
 8003fa8:	bf00      	nop
    }
  }
}
 8003faa:	3718      	adds	r7, #24
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_SOF_Callback could be implemented in the user file
   */
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <HAL_HCD_Connect_Callback>:
  * @brief Connection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Connect_Callback could be implemented in the user file
   */
}
 8003fcc:	bf00      	nop
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <HAL_HCD_Disconnect_Callback>:
  * @brief  Disconnection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <HAL_HCD_HC_NotifyURBChange_Callback>:
  *            URB_ERROR/
  *            URB_STALL/
  * @retval None
  */
__weak void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	460b      	mov	r3, r1
 800401e:	70fb      	strb	r3, [r7, #3]
 8004020:	4613      	mov	r3, r2
 8004022:	70bb      	strb	r3, [r7, #2]
  UNUSED(urb_state);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_HC_NotifyURBChange_Callback could be implemented in the user file
   */
}
 8004024:	bf00      	nop
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	460b      	mov	r3, r1
 800403a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	78fa      	ldrb	r2, [r7, #3]
 800404c:	4611      	mov	r1, r2
 800404e:	4618      	mov	r0, r3
 8004050:	f006 fcb8 	bl	800a9c4 <USB_ReadChInterrupts>
 8004054:	4603      	mov	r3, r0
 8004056:	f003 0304 	and.w	r3, r3, #4
 800405a:	2b04      	cmp	r3, #4
 800405c:	d11a      	bne.n	8004094 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800405e:	78fb      	ldrb	r3, [r7, #3]
 8004060:	015a      	lsls	r2, r3, #5
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	4413      	add	r3, r2
 8004066:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800406a:	461a      	mov	r2, r3
 800406c:	2304      	movs	r3, #4
 800406e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004070:	78fa      	ldrb	r2, [r7, #3]
 8004072:	6879      	ldr	r1, [r7, #4]
 8004074:	4613      	mov	r3, r2
 8004076:	011b      	lsls	r3, r3, #4
 8004078:	1a9b      	subs	r3, r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	440b      	add	r3, r1
 800407e:	334d      	adds	r3, #77	@ 0x4d
 8004080:	2207      	movs	r2, #7
 8004082:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	78fa      	ldrb	r2, [r7, #3]
 800408a:	4611      	mov	r1, r2
 800408c:	4618      	mov	r0, r3
 800408e:	f006 fdff 	bl	800ac90 <USB_HC_Halt>
 8004092:	e09e      	b.n	80041d2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	78fa      	ldrb	r2, [r7, #3]
 800409a:	4611      	mov	r1, r2
 800409c:	4618      	mov	r0, r3
 800409e:	f006 fc91 	bl	800a9c4 <USB_ReadChInterrupts>
 80040a2:	4603      	mov	r3, r0
 80040a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040ac:	d11b      	bne.n	80040e6 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80040ae:	78fb      	ldrb	r3, [r7, #3]
 80040b0:	015a      	lsls	r2, r3, #5
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	4413      	add	r3, r2
 80040b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040ba:	461a      	mov	r2, r3
 80040bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80040c0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80040c2:	78fa      	ldrb	r2, [r7, #3]
 80040c4:	6879      	ldr	r1, [r7, #4]
 80040c6:	4613      	mov	r3, r2
 80040c8:	011b      	lsls	r3, r3, #4
 80040ca:	1a9b      	subs	r3, r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	440b      	add	r3, r1
 80040d0:	334d      	adds	r3, #77	@ 0x4d
 80040d2:	2208      	movs	r2, #8
 80040d4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	78fa      	ldrb	r2, [r7, #3]
 80040dc:	4611      	mov	r1, r2
 80040de:	4618      	mov	r0, r3
 80040e0:	f006 fdd6 	bl	800ac90 <USB_HC_Halt>
 80040e4:	e075      	b.n	80041d2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	78fa      	ldrb	r2, [r7, #3]
 80040ec:	4611      	mov	r1, r2
 80040ee:	4618      	mov	r0, r3
 80040f0:	f006 fc68 	bl	800a9c4 <USB_ReadChInterrupts>
 80040f4:	4603      	mov	r3, r0
 80040f6:	f003 0308 	and.w	r3, r3, #8
 80040fa:	2b08      	cmp	r3, #8
 80040fc:	d11a      	bne.n	8004134 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80040fe:	78fb      	ldrb	r3, [r7, #3]
 8004100:	015a      	lsls	r2, r3, #5
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	4413      	add	r3, r2
 8004106:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800410a:	461a      	mov	r2, r3
 800410c:	2308      	movs	r3, #8
 800410e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004110:	78fa      	ldrb	r2, [r7, #3]
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	4613      	mov	r3, r2
 8004116:	011b      	lsls	r3, r3, #4
 8004118:	1a9b      	subs	r3, r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	440b      	add	r3, r1
 800411e:	334d      	adds	r3, #77	@ 0x4d
 8004120:	2206      	movs	r2, #6
 8004122:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	78fa      	ldrb	r2, [r7, #3]
 800412a:	4611      	mov	r1, r2
 800412c:	4618      	mov	r0, r3
 800412e:	f006 fdaf 	bl	800ac90 <USB_HC_Halt>
 8004132:	e04e      	b.n	80041d2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	78fa      	ldrb	r2, [r7, #3]
 800413a:	4611      	mov	r1, r2
 800413c:	4618      	mov	r0, r3
 800413e:	f006 fc41 	bl	800a9c4 <USB_ReadChInterrupts>
 8004142:	4603      	mov	r3, r0
 8004144:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800414c:	d11b      	bne.n	8004186 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800414e:	78fb      	ldrb	r3, [r7, #3]
 8004150:	015a      	lsls	r2, r3, #5
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	4413      	add	r3, r2
 8004156:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800415a:	461a      	mov	r2, r3
 800415c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004160:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004162:	78fa      	ldrb	r2, [r7, #3]
 8004164:	6879      	ldr	r1, [r7, #4]
 8004166:	4613      	mov	r3, r2
 8004168:	011b      	lsls	r3, r3, #4
 800416a:	1a9b      	subs	r3, r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	440b      	add	r3, r1
 8004170:	334d      	adds	r3, #77	@ 0x4d
 8004172:	2209      	movs	r2, #9
 8004174:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	78fa      	ldrb	r2, [r7, #3]
 800417c:	4611      	mov	r1, r2
 800417e:	4618      	mov	r0, r3
 8004180:	f006 fd86 	bl	800ac90 <USB_HC_Halt>
 8004184:	e025      	b.n	80041d2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	78fa      	ldrb	r2, [r7, #3]
 800418c:	4611      	mov	r1, r2
 800418e:	4618      	mov	r0, r3
 8004190:	f006 fc18 	bl	800a9c4 <USB_ReadChInterrupts>
 8004194:	4603      	mov	r3, r0
 8004196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800419a:	2b80      	cmp	r3, #128	@ 0x80
 800419c:	d119      	bne.n	80041d2 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800419e:	78fb      	ldrb	r3, [r7, #3]
 80041a0:	015a      	lsls	r2, r3, #5
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	4413      	add	r3, r2
 80041a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041aa:	461a      	mov	r2, r3
 80041ac:	2380      	movs	r3, #128	@ 0x80
 80041ae:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80041b0:	78fa      	ldrb	r2, [r7, #3]
 80041b2:	6879      	ldr	r1, [r7, #4]
 80041b4:	4613      	mov	r3, r2
 80041b6:	011b      	lsls	r3, r3, #4
 80041b8:	1a9b      	subs	r3, r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	440b      	add	r3, r1
 80041be:	334d      	adds	r3, #77	@ 0x4d
 80041c0:	2207      	movs	r2, #7
 80041c2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	78fa      	ldrb	r2, [r7, #3]
 80041ca:	4611      	mov	r1, r2
 80041cc:	4618      	mov	r0, r3
 80041ce:	f006 fd5f 	bl	800ac90 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	78fa      	ldrb	r2, [r7, #3]
 80041d8:	4611      	mov	r1, r2
 80041da:	4618      	mov	r0, r3
 80041dc:	f006 fbf2 	bl	800a9c4 <USB_ReadChInterrupts>
 80041e0:	4603      	mov	r3, r0
 80041e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041ea:	d112      	bne.n	8004212 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	78fa      	ldrb	r2, [r7, #3]
 80041f2:	4611      	mov	r1, r2
 80041f4:	4618      	mov	r0, r3
 80041f6:	f006 fd4b 	bl	800ac90 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80041fa:	78fb      	ldrb	r3, [r7, #3]
 80041fc:	015a      	lsls	r2, r3, #5
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	4413      	add	r3, r2
 8004202:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004206:	461a      	mov	r2, r3
 8004208:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800420c:	6093      	str	r3, [r2, #8]
 800420e:	f000 bd75 	b.w	8004cfc <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	78fa      	ldrb	r2, [r7, #3]
 8004218:	4611      	mov	r1, r2
 800421a:	4618      	mov	r0, r3
 800421c:	f006 fbd2 	bl	800a9c4 <USB_ReadChInterrupts>
 8004220:	4603      	mov	r3, r0
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b01      	cmp	r3, #1
 8004228:	f040 8128 	bne.w	800447c <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800422c:	78fb      	ldrb	r3, [r7, #3]
 800422e:	015a      	lsls	r2, r3, #5
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	4413      	add	r3, r2
 8004234:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004238:	461a      	mov	r2, r3
 800423a:	2320      	movs	r3, #32
 800423c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800423e:	78fa      	ldrb	r2, [r7, #3]
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	4613      	mov	r3, r2
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	1a9b      	subs	r3, r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	440b      	add	r3, r1
 800424c:	331b      	adds	r3, #27
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d119      	bne.n	8004288 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004254:	78fa      	ldrb	r2, [r7, #3]
 8004256:	6879      	ldr	r1, [r7, #4]
 8004258:	4613      	mov	r3, r2
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	1a9b      	subs	r3, r3, r2
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	440b      	add	r3, r1
 8004262:	331b      	adds	r3, #27
 8004264:	2200      	movs	r2, #0
 8004266:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004268:	78fb      	ldrb	r3, [r7, #3]
 800426a:	015a      	lsls	r2, r3, #5
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	4413      	add	r3, r2
 8004270:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	78fa      	ldrb	r2, [r7, #3]
 8004278:	0151      	lsls	r1, r2, #5
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	440a      	add	r2, r1
 800427e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004282:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004286:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	799b      	ldrb	r3, [r3, #6]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d01b      	beq.n	80042c8 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004290:	78fa      	ldrb	r2, [r7, #3]
 8004292:	6879      	ldr	r1, [r7, #4]
 8004294:	4613      	mov	r3, r2
 8004296:	011b      	lsls	r3, r3, #4
 8004298:	1a9b      	subs	r3, r3, r2
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	440b      	add	r3, r1
 800429e:	3330      	adds	r3, #48	@ 0x30
 80042a0:	6819      	ldr	r1, [r3, #0]
 80042a2:	78fb      	ldrb	r3, [r7, #3]
 80042a4:	015a      	lsls	r2, r3, #5
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	4413      	add	r3, r2
 80042aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042b4:	78fa      	ldrb	r2, [r7, #3]
 80042b6:	1ac9      	subs	r1, r1, r3
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	4613      	mov	r3, r2
 80042bc:	011b      	lsls	r3, r3, #4
 80042be:	1a9b      	subs	r3, r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	4403      	add	r3, r0
 80042c4:	3338      	adds	r3, #56	@ 0x38
 80042c6:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80042c8:	78fa      	ldrb	r2, [r7, #3]
 80042ca:	6879      	ldr	r1, [r7, #4]
 80042cc:	4613      	mov	r3, r2
 80042ce:	011b      	lsls	r3, r3, #4
 80042d0:	1a9b      	subs	r3, r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	440b      	add	r3, r1
 80042d6:	334d      	adds	r3, #77	@ 0x4d
 80042d8:	2201      	movs	r2, #1
 80042da:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80042dc:	78fa      	ldrb	r2, [r7, #3]
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	4613      	mov	r3, r2
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	1a9b      	subs	r3, r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	3344      	adds	r3, #68	@ 0x44
 80042ec:	2200      	movs	r2, #0
 80042ee:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80042f0:	78fb      	ldrb	r3, [r7, #3]
 80042f2:	015a      	lsls	r2, r3, #5
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	4413      	add	r3, r2
 80042f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042fc:	461a      	mov	r2, r3
 80042fe:	2301      	movs	r3, #1
 8004300:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004302:	78fa      	ldrb	r2, [r7, #3]
 8004304:	6879      	ldr	r1, [r7, #4]
 8004306:	4613      	mov	r3, r2
 8004308:	011b      	lsls	r3, r3, #4
 800430a:	1a9b      	subs	r3, r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	440b      	add	r3, r1
 8004310:	3326      	adds	r3, #38	@ 0x26
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00a      	beq.n	800432e <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004318:	78fa      	ldrb	r2, [r7, #3]
 800431a:	6879      	ldr	r1, [r7, #4]
 800431c:	4613      	mov	r3, r2
 800431e:	011b      	lsls	r3, r3, #4
 8004320:	1a9b      	subs	r3, r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	440b      	add	r3, r1
 8004326:	3326      	adds	r3, #38	@ 0x26
 8004328:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800432a:	2b02      	cmp	r3, #2
 800432c:	d110      	bne.n	8004350 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	78fa      	ldrb	r2, [r7, #3]
 8004334:	4611      	mov	r1, r2
 8004336:	4618      	mov	r0, r3
 8004338:	f006 fcaa 	bl	800ac90 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800433c:	78fb      	ldrb	r3, [r7, #3]
 800433e:	015a      	lsls	r2, r3, #5
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	4413      	add	r3, r2
 8004344:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004348:	461a      	mov	r2, r3
 800434a:	2310      	movs	r3, #16
 800434c:	6093      	str	r3, [r2, #8]
 800434e:	e03d      	b.n	80043cc <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004350:	78fa      	ldrb	r2, [r7, #3]
 8004352:	6879      	ldr	r1, [r7, #4]
 8004354:	4613      	mov	r3, r2
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	1a9b      	subs	r3, r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	3326      	adds	r3, #38	@ 0x26
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	2b03      	cmp	r3, #3
 8004364:	d00a      	beq.n	800437c <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004366:	78fa      	ldrb	r2, [r7, #3]
 8004368:	6879      	ldr	r1, [r7, #4]
 800436a:	4613      	mov	r3, r2
 800436c:	011b      	lsls	r3, r3, #4
 800436e:	1a9b      	subs	r3, r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	440b      	add	r3, r1
 8004374:	3326      	adds	r3, #38	@ 0x26
 8004376:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004378:	2b01      	cmp	r3, #1
 800437a:	d127      	bne.n	80043cc <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800437c:	78fb      	ldrb	r3, [r7, #3]
 800437e:	015a      	lsls	r2, r3, #5
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	4413      	add	r3, r2
 8004384:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	78fa      	ldrb	r2, [r7, #3]
 800438c:	0151      	lsls	r1, r2, #5
 800438e:	693a      	ldr	r2, [r7, #16]
 8004390:	440a      	add	r2, r1
 8004392:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004396:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800439a:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800439c:	78fa      	ldrb	r2, [r7, #3]
 800439e:	6879      	ldr	r1, [r7, #4]
 80043a0:	4613      	mov	r3, r2
 80043a2:	011b      	lsls	r3, r3, #4
 80043a4:	1a9b      	subs	r3, r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	440b      	add	r3, r1
 80043aa:	334c      	adds	r3, #76	@ 0x4c
 80043ac:	2201      	movs	r2, #1
 80043ae:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80043b0:	78fa      	ldrb	r2, [r7, #3]
 80043b2:	6879      	ldr	r1, [r7, #4]
 80043b4:	4613      	mov	r3, r2
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	1a9b      	subs	r3, r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	440b      	add	r3, r1
 80043be:	334c      	adds	r3, #76	@ 0x4c
 80043c0:	781a      	ldrb	r2, [r3, #0]
 80043c2:	78fb      	ldrb	r3, [r7, #3]
 80043c4:	4619      	mov	r1, r3
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f7ff fe24 	bl	8004014 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	799b      	ldrb	r3, [r3, #6]
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d13b      	bne.n	800444c <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80043d4:	78fa      	ldrb	r2, [r7, #3]
 80043d6:	6879      	ldr	r1, [r7, #4]
 80043d8:	4613      	mov	r3, r2
 80043da:	011b      	lsls	r3, r3, #4
 80043dc:	1a9b      	subs	r3, r3, r2
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	440b      	add	r3, r1
 80043e2:	3338      	adds	r3, #56	@ 0x38
 80043e4:	6819      	ldr	r1, [r3, #0]
 80043e6:	78fa      	ldrb	r2, [r7, #3]
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	4613      	mov	r3, r2
 80043ec:	011b      	lsls	r3, r3, #4
 80043ee:	1a9b      	subs	r3, r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	4403      	add	r3, r0
 80043f4:	3328      	adds	r3, #40	@ 0x28
 80043f6:	881b      	ldrh	r3, [r3, #0]
 80043f8:	440b      	add	r3, r1
 80043fa:	1e59      	subs	r1, r3, #1
 80043fc:	78fa      	ldrb	r2, [r7, #3]
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	4613      	mov	r3, r2
 8004402:	011b      	lsls	r3, r3, #4
 8004404:	1a9b      	subs	r3, r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4403      	add	r3, r0
 800440a:	3328      	adds	r3, #40	@ 0x28
 800440c:	881b      	ldrh	r3, [r3, #0]
 800440e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b00      	cmp	r3, #0
 8004418:	f000 8470 	beq.w	8004cfc <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800441c:	78fa      	ldrb	r2, [r7, #3]
 800441e:	6879      	ldr	r1, [r7, #4]
 8004420:	4613      	mov	r3, r2
 8004422:	011b      	lsls	r3, r3, #4
 8004424:	1a9b      	subs	r3, r3, r2
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	440b      	add	r3, r1
 800442a:	333c      	adds	r3, #60	@ 0x3c
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	78fa      	ldrb	r2, [r7, #3]
 8004430:	f083 0301 	eor.w	r3, r3, #1
 8004434:	b2d8      	uxtb	r0, r3
 8004436:	6879      	ldr	r1, [r7, #4]
 8004438:	4613      	mov	r3, r2
 800443a:	011b      	lsls	r3, r3, #4
 800443c:	1a9b      	subs	r3, r3, r2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	440b      	add	r3, r1
 8004442:	333c      	adds	r3, #60	@ 0x3c
 8004444:	4602      	mov	r2, r0
 8004446:	701a      	strb	r2, [r3, #0]
 8004448:	f000 bc58 	b.w	8004cfc <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800444c:	78fa      	ldrb	r2, [r7, #3]
 800444e:	6879      	ldr	r1, [r7, #4]
 8004450:	4613      	mov	r3, r2
 8004452:	011b      	lsls	r3, r3, #4
 8004454:	1a9b      	subs	r3, r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	440b      	add	r3, r1
 800445a:	333c      	adds	r3, #60	@ 0x3c
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	78fa      	ldrb	r2, [r7, #3]
 8004460:	f083 0301 	eor.w	r3, r3, #1
 8004464:	b2d8      	uxtb	r0, r3
 8004466:	6879      	ldr	r1, [r7, #4]
 8004468:	4613      	mov	r3, r2
 800446a:	011b      	lsls	r3, r3, #4
 800446c:	1a9b      	subs	r3, r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	440b      	add	r3, r1
 8004472:	333c      	adds	r3, #60	@ 0x3c
 8004474:	4602      	mov	r2, r0
 8004476:	701a      	strb	r2, [r3, #0]
 8004478:	f000 bc40 	b.w	8004cfc <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	78fa      	ldrb	r2, [r7, #3]
 8004482:	4611      	mov	r1, r2
 8004484:	4618      	mov	r0, r3
 8004486:	f006 fa9d 	bl	800a9c4 <USB_ReadChInterrupts>
 800448a:	4603      	mov	r3, r0
 800448c:	f003 0320 	and.w	r3, r3, #32
 8004490:	2b20      	cmp	r3, #32
 8004492:	d131      	bne.n	80044f8 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004494:	78fb      	ldrb	r3, [r7, #3]
 8004496:	015a      	lsls	r2, r3, #5
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	4413      	add	r3, r2
 800449c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044a0:	461a      	mov	r2, r3
 80044a2:	2320      	movs	r3, #32
 80044a4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80044a6:	78fa      	ldrb	r2, [r7, #3]
 80044a8:	6879      	ldr	r1, [r7, #4]
 80044aa:	4613      	mov	r3, r2
 80044ac:	011b      	lsls	r3, r3, #4
 80044ae:	1a9b      	subs	r3, r3, r2
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	440b      	add	r3, r1
 80044b4:	331a      	adds	r3, #26
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	f040 841f 	bne.w	8004cfc <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80044be:	78fa      	ldrb	r2, [r7, #3]
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	4613      	mov	r3, r2
 80044c4:	011b      	lsls	r3, r3, #4
 80044c6:	1a9b      	subs	r3, r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	440b      	add	r3, r1
 80044cc:	331b      	adds	r3, #27
 80044ce:	2201      	movs	r2, #1
 80044d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80044d2:	78fa      	ldrb	r2, [r7, #3]
 80044d4:	6879      	ldr	r1, [r7, #4]
 80044d6:	4613      	mov	r3, r2
 80044d8:	011b      	lsls	r3, r3, #4
 80044da:	1a9b      	subs	r3, r3, r2
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	440b      	add	r3, r1
 80044e0:	334d      	adds	r3, #77	@ 0x4d
 80044e2:	2203      	movs	r2, #3
 80044e4:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	78fa      	ldrb	r2, [r7, #3]
 80044ec:	4611      	mov	r1, r2
 80044ee:	4618      	mov	r0, r3
 80044f0:	f006 fbce 	bl	800ac90 <USB_HC_Halt>
 80044f4:	f000 bc02 	b.w	8004cfc <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	78fa      	ldrb	r2, [r7, #3]
 80044fe:	4611      	mov	r1, r2
 8004500:	4618      	mov	r0, r3
 8004502:	f006 fa5f 	bl	800a9c4 <USB_ReadChInterrupts>
 8004506:	4603      	mov	r3, r0
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b02      	cmp	r3, #2
 800450e:	f040 8305 	bne.w	8004b1c <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004512:	78fb      	ldrb	r3, [r7, #3]
 8004514:	015a      	lsls	r2, r3, #5
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	4413      	add	r3, r2
 800451a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800451e:	461a      	mov	r2, r3
 8004520:	2302      	movs	r3, #2
 8004522:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004524:	78fa      	ldrb	r2, [r7, #3]
 8004526:	6879      	ldr	r1, [r7, #4]
 8004528:	4613      	mov	r3, r2
 800452a:	011b      	lsls	r3, r3, #4
 800452c:	1a9b      	subs	r3, r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	440b      	add	r3, r1
 8004532:	334d      	adds	r3, #77	@ 0x4d
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d114      	bne.n	8004564 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800453a:	78fa      	ldrb	r2, [r7, #3]
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	4613      	mov	r3, r2
 8004540:	011b      	lsls	r3, r3, #4
 8004542:	1a9b      	subs	r3, r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	440b      	add	r3, r1
 8004548:	334d      	adds	r3, #77	@ 0x4d
 800454a:	2202      	movs	r2, #2
 800454c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800454e:	78fa      	ldrb	r2, [r7, #3]
 8004550:	6879      	ldr	r1, [r7, #4]
 8004552:	4613      	mov	r3, r2
 8004554:	011b      	lsls	r3, r3, #4
 8004556:	1a9b      	subs	r3, r3, r2
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	440b      	add	r3, r1
 800455c:	334c      	adds	r3, #76	@ 0x4c
 800455e:	2201      	movs	r2, #1
 8004560:	701a      	strb	r2, [r3, #0]
 8004562:	e2cc      	b.n	8004afe <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004564:	78fa      	ldrb	r2, [r7, #3]
 8004566:	6879      	ldr	r1, [r7, #4]
 8004568:	4613      	mov	r3, r2
 800456a:	011b      	lsls	r3, r3, #4
 800456c:	1a9b      	subs	r3, r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	440b      	add	r3, r1
 8004572:	334d      	adds	r3, #77	@ 0x4d
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	2b06      	cmp	r3, #6
 8004578:	d114      	bne.n	80045a4 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800457a:	78fa      	ldrb	r2, [r7, #3]
 800457c:	6879      	ldr	r1, [r7, #4]
 800457e:	4613      	mov	r3, r2
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	1a9b      	subs	r3, r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	440b      	add	r3, r1
 8004588:	334d      	adds	r3, #77	@ 0x4d
 800458a:	2202      	movs	r2, #2
 800458c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800458e:	78fa      	ldrb	r2, [r7, #3]
 8004590:	6879      	ldr	r1, [r7, #4]
 8004592:	4613      	mov	r3, r2
 8004594:	011b      	lsls	r3, r3, #4
 8004596:	1a9b      	subs	r3, r3, r2
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	440b      	add	r3, r1
 800459c:	334c      	adds	r3, #76	@ 0x4c
 800459e:	2205      	movs	r2, #5
 80045a0:	701a      	strb	r2, [r3, #0]
 80045a2:	e2ac      	b.n	8004afe <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80045a4:	78fa      	ldrb	r2, [r7, #3]
 80045a6:	6879      	ldr	r1, [r7, #4]
 80045a8:	4613      	mov	r3, r2
 80045aa:	011b      	lsls	r3, r3, #4
 80045ac:	1a9b      	subs	r3, r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	440b      	add	r3, r1
 80045b2:	334d      	adds	r3, #77	@ 0x4d
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	2b07      	cmp	r3, #7
 80045b8:	d00b      	beq.n	80045d2 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80045ba:	78fa      	ldrb	r2, [r7, #3]
 80045bc:	6879      	ldr	r1, [r7, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	011b      	lsls	r3, r3, #4
 80045c2:	1a9b      	subs	r3, r3, r2
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	440b      	add	r3, r1
 80045c8:	334d      	adds	r3, #77	@ 0x4d
 80045ca:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80045cc:	2b09      	cmp	r3, #9
 80045ce:	f040 80a6 	bne.w	800471e <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80045d2:	78fa      	ldrb	r2, [r7, #3]
 80045d4:	6879      	ldr	r1, [r7, #4]
 80045d6:	4613      	mov	r3, r2
 80045d8:	011b      	lsls	r3, r3, #4
 80045da:	1a9b      	subs	r3, r3, r2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	440b      	add	r3, r1
 80045e0:	334d      	adds	r3, #77	@ 0x4d
 80045e2:	2202      	movs	r2, #2
 80045e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80045e6:	78fa      	ldrb	r2, [r7, #3]
 80045e8:	6879      	ldr	r1, [r7, #4]
 80045ea:	4613      	mov	r3, r2
 80045ec:	011b      	lsls	r3, r3, #4
 80045ee:	1a9b      	subs	r3, r3, r2
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	440b      	add	r3, r1
 80045f4:	3344      	adds	r3, #68	@ 0x44
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	1c59      	adds	r1, r3, #1
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	4613      	mov	r3, r2
 80045fe:	011b      	lsls	r3, r3, #4
 8004600:	1a9b      	subs	r3, r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	4403      	add	r3, r0
 8004606:	3344      	adds	r3, #68	@ 0x44
 8004608:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800460a:	78fa      	ldrb	r2, [r7, #3]
 800460c:	6879      	ldr	r1, [r7, #4]
 800460e:	4613      	mov	r3, r2
 8004610:	011b      	lsls	r3, r3, #4
 8004612:	1a9b      	subs	r3, r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	440b      	add	r3, r1
 8004618:	3344      	adds	r3, #68	@ 0x44
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2b02      	cmp	r3, #2
 800461e:	d943      	bls.n	80046a8 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004620:	78fa      	ldrb	r2, [r7, #3]
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	4613      	mov	r3, r2
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	1a9b      	subs	r3, r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	3344      	adds	r3, #68	@ 0x44
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004634:	78fa      	ldrb	r2, [r7, #3]
 8004636:	6879      	ldr	r1, [r7, #4]
 8004638:	4613      	mov	r3, r2
 800463a:	011b      	lsls	r3, r3, #4
 800463c:	1a9b      	subs	r3, r3, r2
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	440b      	add	r3, r1
 8004642:	331a      	adds	r3, #26
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	2b01      	cmp	r3, #1
 8004648:	d123      	bne.n	8004692 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800464a:	78fa      	ldrb	r2, [r7, #3]
 800464c:	6879      	ldr	r1, [r7, #4]
 800464e:	4613      	mov	r3, r2
 8004650:	011b      	lsls	r3, r3, #4
 8004652:	1a9b      	subs	r3, r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	440b      	add	r3, r1
 8004658:	331b      	adds	r3, #27
 800465a:	2200      	movs	r2, #0
 800465c:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800465e:	78fa      	ldrb	r2, [r7, #3]
 8004660:	6879      	ldr	r1, [r7, #4]
 8004662:	4613      	mov	r3, r2
 8004664:	011b      	lsls	r3, r3, #4
 8004666:	1a9b      	subs	r3, r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	440b      	add	r3, r1
 800466c:	331c      	adds	r3, #28
 800466e:	2200      	movs	r2, #0
 8004670:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004672:	78fb      	ldrb	r3, [r7, #3]
 8004674:	015a      	lsls	r2, r3, #5
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4413      	add	r3, r2
 800467a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	78fa      	ldrb	r2, [r7, #3]
 8004682:	0151      	lsls	r1, r2, #5
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	440a      	add	r2, r1
 8004688:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800468c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004690:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004692:	78fa      	ldrb	r2, [r7, #3]
 8004694:	6879      	ldr	r1, [r7, #4]
 8004696:	4613      	mov	r3, r2
 8004698:	011b      	lsls	r3, r3, #4
 800469a:	1a9b      	subs	r3, r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	440b      	add	r3, r1
 80046a0:	334c      	adds	r3, #76	@ 0x4c
 80046a2:	2204      	movs	r2, #4
 80046a4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80046a6:	e229      	b.n	8004afc <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046a8:	78fa      	ldrb	r2, [r7, #3]
 80046aa:	6879      	ldr	r1, [r7, #4]
 80046ac:	4613      	mov	r3, r2
 80046ae:	011b      	lsls	r3, r3, #4
 80046b0:	1a9b      	subs	r3, r3, r2
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	440b      	add	r3, r1
 80046b6:	334c      	adds	r3, #76	@ 0x4c
 80046b8:	2202      	movs	r2, #2
 80046ba:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80046bc:	78fa      	ldrb	r2, [r7, #3]
 80046be:	6879      	ldr	r1, [r7, #4]
 80046c0:	4613      	mov	r3, r2
 80046c2:	011b      	lsls	r3, r3, #4
 80046c4:	1a9b      	subs	r3, r3, r2
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	440b      	add	r3, r1
 80046ca:	3326      	adds	r3, #38	@ 0x26
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00b      	beq.n	80046ea <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80046d2:	78fa      	ldrb	r2, [r7, #3]
 80046d4:	6879      	ldr	r1, [r7, #4]
 80046d6:	4613      	mov	r3, r2
 80046d8:	011b      	lsls	r3, r3, #4
 80046da:	1a9b      	subs	r3, r3, r2
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	440b      	add	r3, r1
 80046e0:	3326      	adds	r3, #38	@ 0x26
 80046e2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	f040 8209 	bne.w	8004afc <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80046ea:	78fb      	ldrb	r3, [r7, #3]
 80046ec:	015a      	lsls	r2, r3, #5
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	4413      	add	r3, r2
 80046f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004700:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004708:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800470a:	78fb      	ldrb	r3, [r7, #3]
 800470c:	015a      	lsls	r2, r3, #5
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	4413      	add	r3, r2
 8004712:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004716:	461a      	mov	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800471c:	e1ee      	b.n	8004afc <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800471e:	78fa      	ldrb	r2, [r7, #3]
 8004720:	6879      	ldr	r1, [r7, #4]
 8004722:	4613      	mov	r3, r2
 8004724:	011b      	lsls	r3, r3, #4
 8004726:	1a9b      	subs	r3, r3, r2
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	440b      	add	r3, r1
 800472c:	334d      	adds	r3, #77	@ 0x4d
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	2b05      	cmp	r3, #5
 8004732:	f040 80c8 	bne.w	80048c6 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004736:	78fa      	ldrb	r2, [r7, #3]
 8004738:	6879      	ldr	r1, [r7, #4]
 800473a:	4613      	mov	r3, r2
 800473c:	011b      	lsls	r3, r3, #4
 800473e:	1a9b      	subs	r3, r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	440b      	add	r3, r1
 8004744:	334d      	adds	r3, #77	@ 0x4d
 8004746:	2202      	movs	r2, #2
 8004748:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800474a:	78fa      	ldrb	r2, [r7, #3]
 800474c:	6879      	ldr	r1, [r7, #4]
 800474e:	4613      	mov	r3, r2
 8004750:	011b      	lsls	r3, r3, #4
 8004752:	1a9b      	subs	r3, r3, r2
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	440b      	add	r3, r1
 8004758:	331b      	adds	r3, #27
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	2b01      	cmp	r3, #1
 800475e:	f040 81ce 	bne.w	8004afe <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004762:	78fa      	ldrb	r2, [r7, #3]
 8004764:	6879      	ldr	r1, [r7, #4]
 8004766:	4613      	mov	r3, r2
 8004768:	011b      	lsls	r3, r3, #4
 800476a:	1a9b      	subs	r3, r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	440b      	add	r3, r1
 8004770:	3326      	adds	r3, #38	@ 0x26
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	2b03      	cmp	r3, #3
 8004776:	d16b      	bne.n	8004850 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004778:	78fa      	ldrb	r2, [r7, #3]
 800477a:	6879      	ldr	r1, [r7, #4]
 800477c:	4613      	mov	r3, r2
 800477e:	011b      	lsls	r3, r3, #4
 8004780:	1a9b      	subs	r3, r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	440b      	add	r3, r1
 8004786:	3348      	adds	r3, #72	@ 0x48
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	1c59      	adds	r1, r3, #1
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	4613      	mov	r3, r2
 8004790:	011b      	lsls	r3, r3, #4
 8004792:	1a9b      	subs	r3, r3, r2
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	4403      	add	r3, r0
 8004798:	3348      	adds	r3, #72	@ 0x48
 800479a:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800479c:	78fa      	ldrb	r2, [r7, #3]
 800479e:	6879      	ldr	r1, [r7, #4]
 80047a0:	4613      	mov	r3, r2
 80047a2:	011b      	lsls	r3, r3, #4
 80047a4:	1a9b      	subs	r3, r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	440b      	add	r3, r1
 80047aa:	3348      	adds	r3, #72	@ 0x48
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d943      	bls.n	800483a <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80047b2:	78fa      	ldrb	r2, [r7, #3]
 80047b4:	6879      	ldr	r1, [r7, #4]
 80047b6:	4613      	mov	r3, r2
 80047b8:	011b      	lsls	r3, r3, #4
 80047ba:	1a9b      	subs	r3, r3, r2
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	440b      	add	r3, r1
 80047c0:	3348      	adds	r3, #72	@ 0x48
 80047c2:	2200      	movs	r2, #0
 80047c4:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80047c6:	78fa      	ldrb	r2, [r7, #3]
 80047c8:	6879      	ldr	r1, [r7, #4]
 80047ca:	4613      	mov	r3, r2
 80047cc:	011b      	lsls	r3, r3, #4
 80047ce:	1a9b      	subs	r3, r3, r2
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	440b      	add	r3, r1
 80047d4:	331b      	adds	r3, #27
 80047d6:	2200      	movs	r2, #0
 80047d8:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80047da:	78fa      	ldrb	r2, [r7, #3]
 80047dc:	6879      	ldr	r1, [r7, #4]
 80047de:	4613      	mov	r3, r2
 80047e0:	011b      	lsls	r3, r3, #4
 80047e2:	1a9b      	subs	r3, r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	440b      	add	r3, r1
 80047e8:	3344      	adds	r3, #68	@ 0x44
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d809      	bhi.n	8004804 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80047f0:	78fa      	ldrb	r2, [r7, #3]
 80047f2:	6879      	ldr	r1, [r7, #4]
 80047f4:	4613      	mov	r3, r2
 80047f6:	011b      	lsls	r3, r3, #4
 80047f8:	1a9b      	subs	r3, r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	440b      	add	r3, r1
 80047fe:	331c      	adds	r3, #28
 8004800:	2201      	movs	r2, #1
 8004802:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004804:	78fb      	ldrb	r3, [r7, #3]
 8004806:	015a      	lsls	r2, r3, #5
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	4413      	add	r3, r2
 800480c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	78fa      	ldrb	r2, [r7, #3]
 8004814:	0151      	lsls	r1, r2, #5
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	440a      	add	r2, r1
 800481a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800481e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004822:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004824:	78fa      	ldrb	r2, [r7, #3]
 8004826:	6879      	ldr	r1, [r7, #4]
 8004828:	4613      	mov	r3, r2
 800482a:	011b      	lsls	r3, r3, #4
 800482c:	1a9b      	subs	r3, r3, r2
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	334c      	adds	r3, #76	@ 0x4c
 8004834:	2204      	movs	r2, #4
 8004836:	701a      	strb	r2, [r3, #0]
 8004838:	e014      	b.n	8004864 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800483a:	78fa      	ldrb	r2, [r7, #3]
 800483c:	6879      	ldr	r1, [r7, #4]
 800483e:	4613      	mov	r3, r2
 8004840:	011b      	lsls	r3, r3, #4
 8004842:	1a9b      	subs	r3, r3, r2
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	440b      	add	r3, r1
 8004848:	334c      	adds	r3, #76	@ 0x4c
 800484a:	2202      	movs	r2, #2
 800484c:	701a      	strb	r2, [r3, #0]
 800484e:	e009      	b.n	8004864 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004850:	78fa      	ldrb	r2, [r7, #3]
 8004852:	6879      	ldr	r1, [r7, #4]
 8004854:	4613      	mov	r3, r2
 8004856:	011b      	lsls	r3, r3, #4
 8004858:	1a9b      	subs	r3, r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	440b      	add	r3, r1
 800485e:	334c      	adds	r3, #76	@ 0x4c
 8004860:	2202      	movs	r2, #2
 8004862:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004864:	78fa      	ldrb	r2, [r7, #3]
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	4613      	mov	r3, r2
 800486a:	011b      	lsls	r3, r3, #4
 800486c:	1a9b      	subs	r3, r3, r2
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	440b      	add	r3, r1
 8004872:	3326      	adds	r3, #38	@ 0x26
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00b      	beq.n	8004892 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800487a:	78fa      	ldrb	r2, [r7, #3]
 800487c:	6879      	ldr	r1, [r7, #4]
 800487e:	4613      	mov	r3, r2
 8004880:	011b      	lsls	r3, r3, #4
 8004882:	1a9b      	subs	r3, r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	440b      	add	r3, r1
 8004888:	3326      	adds	r3, #38	@ 0x26
 800488a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800488c:	2b02      	cmp	r3, #2
 800488e:	f040 8136 	bne.w	8004afe <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004892:	78fb      	ldrb	r3, [r7, #3]
 8004894:	015a      	lsls	r2, r3, #5
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	4413      	add	r3, r2
 800489a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80048a8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80048b0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80048b2:	78fb      	ldrb	r3, [r7, #3]
 80048b4:	015a      	lsls	r2, r3, #5
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	4413      	add	r3, r2
 80048ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048be:	461a      	mov	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6013      	str	r3, [r2, #0]
 80048c4:	e11b      	b.n	8004afe <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80048c6:	78fa      	ldrb	r2, [r7, #3]
 80048c8:	6879      	ldr	r1, [r7, #4]
 80048ca:	4613      	mov	r3, r2
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	1a9b      	subs	r3, r3, r2
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	440b      	add	r3, r1
 80048d4:	334d      	adds	r3, #77	@ 0x4d
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	2b03      	cmp	r3, #3
 80048da:	f040 8081 	bne.w	80049e0 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80048de:	78fa      	ldrb	r2, [r7, #3]
 80048e0:	6879      	ldr	r1, [r7, #4]
 80048e2:	4613      	mov	r3, r2
 80048e4:	011b      	lsls	r3, r3, #4
 80048e6:	1a9b      	subs	r3, r3, r2
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	440b      	add	r3, r1
 80048ec:	334d      	adds	r3, #77	@ 0x4d
 80048ee:	2202      	movs	r2, #2
 80048f0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80048f2:	78fa      	ldrb	r2, [r7, #3]
 80048f4:	6879      	ldr	r1, [r7, #4]
 80048f6:	4613      	mov	r3, r2
 80048f8:	011b      	lsls	r3, r3, #4
 80048fa:	1a9b      	subs	r3, r3, r2
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	440b      	add	r3, r1
 8004900:	331b      	adds	r3, #27
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	2b01      	cmp	r3, #1
 8004906:	f040 80fa 	bne.w	8004afe <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800490a:	78fa      	ldrb	r2, [r7, #3]
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	4613      	mov	r3, r2
 8004910:	011b      	lsls	r3, r3, #4
 8004912:	1a9b      	subs	r3, r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	440b      	add	r3, r1
 8004918:	334c      	adds	r3, #76	@ 0x4c
 800491a:	2202      	movs	r2, #2
 800491c:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800491e:	78fb      	ldrb	r3, [r7, #3]
 8004920:	015a      	lsls	r2, r3, #5
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	4413      	add	r3, r2
 8004926:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	78fa      	ldrb	r2, [r7, #3]
 800492e:	0151      	lsls	r1, r2, #5
 8004930:	693a      	ldr	r2, [r7, #16]
 8004932:	440a      	add	r2, r1
 8004934:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004938:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800493c:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800493e:	78fb      	ldrb	r3, [r7, #3]
 8004940:	015a      	lsls	r2, r3, #5
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	4413      	add	r3, r2
 8004946:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	78fa      	ldrb	r2, [r7, #3]
 800494e:	0151      	lsls	r1, r2, #5
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	440a      	add	r2, r1
 8004954:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004958:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800495c:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800495e:	78fb      	ldrb	r3, [r7, #3]
 8004960:	015a      	lsls	r2, r3, #5
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	4413      	add	r3, r2
 8004966:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	78fa      	ldrb	r2, [r7, #3]
 800496e:	0151      	lsls	r1, r2, #5
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	440a      	add	r2, r1
 8004974:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004978:	f023 0320 	bic.w	r3, r3, #32
 800497c:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800497e:	78fa      	ldrb	r2, [r7, #3]
 8004980:	6879      	ldr	r1, [r7, #4]
 8004982:	4613      	mov	r3, r2
 8004984:	011b      	lsls	r3, r3, #4
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	3326      	adds	r3, #38	@ 0x26
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00b      	beq.n	80049ac <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004994:	78fa      	ldrb	r2, [r7, #3]
 8004996:	6879      	ldr	r1, [r7, #4]
 8004998:	4613      	mov	r3, r2
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	1a9b      	subs	r3, r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	440b      	add	r3, r1
 80049a2:	3326      	adds	r3, #38	@ 0x26
 80049a4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	f040 80a9 	bne.w	8004afe <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80049ac:	78fb      	ldrb	r3, [r7, #3]
 80049ae:	015a      	lsls	r2, r3, #5
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	4413      	add	r3, r2
 80049b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80049c2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80049ca:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80049cc:	78fb      	ldrb	r3, [r7, #3]
 80049ce:	015a      	lsls	r2, r3, #5
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	4413      	add	r3, r2
 80049d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049d8:	461a      	mov	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6013      	str	r3, [r2, #0]
 80049de:	e08e      	b.n	8004afe <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80049e0:	78fa      	ldrb	r2, [r7, #3]
 80049e2:	6879      	ldr	r1, [r7, #4]
 80049e4:	4613      	mov	r3, r2
 80049e6:	011b      	lsls	r3, r3, #4
 80049e8:	1a9b      	subs	r3, r3, r2
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	440b      	add	r3, r1
 80049ee:	334d      	adds	r3, #77	@ 0x4d
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d143      	bne.n	8004a7e <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049f6:	78fa      	ldrb	r2, [r7, #3]
 80049f8:	6879      	ldr	r1, [r7, #4]
 80049fa:	4613      	mov	r3, r2
 80049fc:	011b      	lsls	r3, r3, #4
 80049fe:	1a9b      	subs	r3, r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	440b      	add	r3, r1
 8004a04:	334d      	adds	r3, #77	@ 0x4d
 8004a06:	2202      	movs	r2, #2
 8004a08:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004a0a:	78fa      	ldrb	r2, [r7, #3]
 8004a0c:	6879      	ldr	r1, [r7, #4]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	011b      	lsls	r3, r3, #4
 8004a12:	1a9b      	subs	r3, r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	440b      	add	r3, r1
 8004a18:	334c      	adds	r3, #76	@ 0x4c
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a1e:	78fa      	ldrb	r2, [r7, #3]
 8004a20:	6879      	ldr	r1, [r7, #4]
 8004a22:	4613      	mov	r3, r2
 8004a24:	011b      	lsls	r3, r3, #4
 8004a26:	1a9b      	subs	r3, r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	440b      	add	r3, r1
 8004a2c:	3326      	adds	r3, #38	@ 0x26
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00a      	beq.n	8004a4a <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004a34:	78fa      	ldrb	r2, [r7, #3]
 8004a36:	6879      	ldr	r1, [r7, #4]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	011b      	lsls	r3, r3, #4
 8004a3c:	1a9b      	subs	r3, r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	440b      	add	r3, r1
 8004a42:	3326      	adds	r3, #38	@ 0x26
 8004a44:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d159      	bne.n	8004afe <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004a4a:	78fb      	ldrb	r3, [r7, #3]
 8004a4c:	015a      	lsls	r2, r3, #5
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	4413      	add	r3, r2
 8004a52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004a60:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a68:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004a6a:	78fb      	ldrb	r3, [r7, #3]
 8004a6c:	015a      	lsls	r2, r3, #5
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	4413      	add	r3, r2
 8004a72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a76:	461a      	mov	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6013      	str	r3, [r2, #0]
 8004a7c:	e03f      	b.n	8004afe <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004a7e:	78fa      	ldrb	r2, [r7, #3]
 8004a80:	6879      	ldr	r1, [r7, #4]
 8004a82:	4613      	mov	r3, r2
 8004a84:	011b      	lsls	r3, r3, #4
 8004a86:	1a9b      	subs	r3, r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	440b      	add	r3, r1
 8004a8c:	334d      	adds	r3, #77	@ 0x4d
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d126      	bne.n	8004ae2 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a94:	78fa      	ldrb	r2, [r7, #3]
 8004a96:	6879      	ldr	r1, [r7, #4]
 8004a98:	4613      	mov	r3, r2
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	1a9b      	subs	r3, r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	440b      	add	r3, r1
 8004aa2:	334d      	adds	r3, #77	@ 0x4d
 8004aa4:	2202      	movs	r2, #2
 8004aa6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004aa8:	78fa      	ldrb	r2, [r7, #3]
 8004aaa:	6879      	ldr	r1, [r7, #4]
 8004aac:	4613      	mov	r3, r2
 8004aae:	011b      	lsls	r3, r3, #4
 8004ab0:	1a9b      	subs	r3, r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	440b      	add	r3, r1
 8004ab6:	3344      	adds	r3, #68	@ 0x44
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	1c59      	adds	r1, r3, #1
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	011b      	lsls	r3, r3, #4
 8004ac2:	1a9b      	subs	r3, r3, r2
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	4403      	add	r3, r0
 8004ac8:	3344      	adds	r3, #68	@ 0x44
 8004aca:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004acc:	78fa      	ldrb	r2, [r7, #3]
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	011b      	lsls	r3, r3, #4
 8004ad4:	1a9b      	subs	r3, r3, r2
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	440b      	add	r3, r1
 8004ada:	334c      	adds	r3, #76	@ 0x4c
 8004adc:	2204      	movs	r2, #4
 8004ade:	701a      	strb	r2, [r3, #0]
 8004ae0:	e00d      	b.n	8004afe <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004ae2:	78fa      	ldrb	r2, [r7, #3]
 8004ae4:	6879      	ldr	r1, [r7, #4]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	011b      	lsls	r3, r3, #4
 8004aea:	1a9b      	subs	r3, r3, r2
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	440b      	add	r3, r1
 8004af0:	334d      	adds	r3, #77	@ 0x4d
 8004af2:	781b      	ldrb	r3, [r3, #0]
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	f000 8100 	beq.w	8004cfa <HCD_HC_IN_IRQHandler+0xcca>
 8004afa:	e000      	b.n	8004afe <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004afc:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004afe:	78fa      	ldrb	r2, [r7, #3]
 8004b00:	6879      	ldr	r1, [r7, #4]
 8004b02:	4613      	mov	r3, r2
 8004b04:	011b      	lsls	r3, r3, #4
 8004b06:	1a9b      	subs	r3, r3, r2
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	440b      	add	r3, r1
 8004b0c:	334c      	adds	r3, #76	@ 0x4c
 8004b0e:	781a      	ldrb	r2, [r3, #0]
 8004b10:	78fb      	ldrb	r3, [r7, #3]
 8004b12:	4619      	mov	r1, r3
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f7ff fa7d 	bl	8004014 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004b1a:	e0ef      	b.n	8004cfc <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	78fa      	ldrb	r2, [r7, #3]
 8004b22:	4611      	mov	r1, r2
 8004b24:	4618      	mov	r0, r3
 8004b26:	f005 ff4d 	bl	800a9c4 <USB_ReadChInterrupts>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b30:	2b40      	cmp	r3, #64	@ 0x40
 8004b32:	d12f      	bne.n	8004b94 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004b34:	78fb      	ldrb	r3, [r7, #3]
 8004b36:	015a      	lsls	r2, r3, #5
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b40:	461a      	mov	r2, r3
 8004b42:	2340      	movs	r3, #64	@ 0x40
 8004b44:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004b46:	78fa      	ldrb	r2, [r7, #3]
 8004b48:	6879      	ldr	r1, [r7, #4]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	011b      	lsls	r3, r3, #4
 8004b4e:	1a9b      	subs	r3, r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	440b      	add	r3, r1
 8004b54:	334d      	adds	r3, #77	@ 0x4d
 8004b56:	2205      	movs	r2, #5
 8004b58:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004b5a:	78fa      	ldrb	r2, [r7, #3]
 8004b5c:	6879      	ldr	r1, [r7, #4]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	011b      	lsls	r3, r3, #4
 8004b62:	1a9b      	subs	r3, r3, r2
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	440b      	add	r3, r1
 8004b68:	331a      	adds	r3, #26
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d109      	bne.n	8004b84 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004b70:	78fa      	ldrb	r2, [r7, #3]
 8004b72:	6879      	ldr	r1, [r7, #4]
 8004b74:	4613      	mov	r3, r2
 8004b76:	011b      	lsls	r3, r3, #4
 8004b78:	1a9b      	subs	r3, r3, r2
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	440b      	add	r3, r1
 8004b7e:	3344      	adds	r3, #68	@ 0x44
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	78fa      	ldrb	r2, [r7, #3]
 8004b8a:	4611      	mov	r1, r2
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f006 f87f 	bl	800ac90 <USB_HC_Halt>
 8004b92:	e0b3      	b.n	8004cfc <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	78fa      	ldrb	r2, [r7, #3]
 8004b9a:	4611      	mov	r1, r2
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f005 ff11 	bl	800a9c4 <USB_ReadChInterrupts>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	f003 0310 	and.w	r3, r3, #16
 8004ba8:	2b10      	cmp	r3, #16
 8004baa:	f040 80a7 	bne.w	8004cfc <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004bae:	78fa      	ldrb	r2, [r7, #3]
 8004bb0:	6879      	ldr	r1, [r7, #4]
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	1a9b      	subs	r3, r3, r2
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	440b      	add	r3, r1
 8004bbc:	3326      	adds	r3, #38	@ 0x26
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	2b03      	cmp	r3, #3
 8004bc2:	d11b      	bne.n	8004bfc <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004bc4:	78fa      	ldrb	r2, [r7, #3]
 8004bc6:	6879      	ldr	r1, [r7, #4]
 8004bc8:	4613      	mov	r3, r2
 8004bca:	011b      	lsls	r3, r3, #4
 8004bcc:	1a9b      	subs	r3, r3, r2
 8004bce:	009b      	lsls	r3, r3, #2
 8004bd0:	440b      	add	r3, r1
 8004bd2:	3344      	adds	r3, #68	@ 0x44
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004bd8:	78fa      	ldrb	r2, [r7, #3]
 8004bda:	6879      	ldr	r1, [r7, #4]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	011b      	lsls	r3, r3, #4
 8004be0:	1a9b      	subs	r3, r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	440b      	add	r3, r1
 8004be6:	334d      	adds	r3, #77	@ 0x4d
 8004be8:	2204      	movs	r2, #4
 8004bea:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	78fa      	ldrb	r2, [r7, #3]
 8004bf2:	4611      	mov	r1, r2
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f006 f84b 	bl	800ac90 <USB_HC_Halt>
 8004bfa:	e03f      	b.n	8004c7c <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004bfc:	78fa      	ldrb	r2, [r7, #3]
 8004bfe:	6879      	ldr	r1, [r7, #4]
 8004c00:	4613      	mov	r3, r2
 8004c02:	011b      	lsls	r3, r3, #4
 8004c04:	1a9b      	subs	r3, r3, r2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	440b      	add	r3, r1
 8004c0a:	3326      	adds	r3, #38	@ 0x26
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d00a      	beq.n	8004c28 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004c12:	78fa      	ldrb	r2, [r7, #3]
 8004c14:	6879      	ldr	r1, [r7, #4]
 8004c16:	4613      	mov	r3, r2
 8004c18:	011b      	lsls	r3, r3, #4
 8004c1a:	1a9b      	subs	r3, r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	440b      	add	r3, r1
 8004c20:	3326      	adds	r3, #38	@ 0x26
 8004c22:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d129      	bne.n	8004c7c <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004c28:	78fa      	ldrb	r2, [r7, #3]
 8004c2a:	6879      	ldr	r1, [r7, #4]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	011b      	lsls	r3, r3, #4
 8004c30:	1a9b      	subs	r3, r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	3344      	adds	r3, #68	@ 0x44
 8004c38:	2200      	movs	r2, #0
 8004c3a:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	799b      	ldrb	r3, [r3, #6]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00a      	beq.n	8004c5a <HCD_HC_IN_IRQHandler+0xc2a>
 8004c44:	78fa      	ldrb	r2, [r7, #3]
 8004c46:	6879      	ldr	r1, [r7, #4]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	1a9b      	subs	r3, r3, r2
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	440b      	add	r3, r1
 8004c52:	331b      	adds	r3, #27
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d110      	bne.n	8004c7c <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004c5a:	78fa      	ldrb	r2, [r7, #3]
 8004c5c:	6879      	ldr	r1, [r7, #4]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	1a9b      	subs	r3, r3, r2
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	440b      	add	r3, r1
 8004c68:	334d      	adds	r3, #77	@ 0x4d
 8004c6a:	2204      	movs	r2, #4
 8004c6c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	78fa      	ldrb	r2, [r7, #3]
 8004c74:	4611      	mov	r1, r2
 8004c76:	4618      	mov	r0, r3
 8004c78:	f006 f80a 	bl	800ac90 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004c7c:	78fa      	ldrb	r2, [r7, #3]
 8004c7e:	6879      	ldr	r1, [r7, #4]
 8004c80:	4613      	mov	r3, r2
 8004c82:	011b      	lsls	r3, r3, #4
 8004c84:	1a9b      	subs	r3, r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	440b      	add	r3, r1
 8004c8a:	331b      	adds	r3, #27
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d129      	bne.n	8004ce6 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004c92:	78fa      	ldrb	r2, [r7, #3]
 8004c94:	6879      	ldr	r1, [r7, #4]
 8004c96:	4613      	mov	r3, r2
 8004c98:	011b      	lsls	r3, r3, #4
 8004c9a:	1a9b      	subs	r3, r3, r2
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	440b      	add	r3, r1
 8004ca0:	331b      	adds	r3, #27
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004ca6:	78fb      	ldrb	r3, [r7, #3]
 8004ca8:	015a      	lsls	r2, r3, #5
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	4413      	add	r3, r2
 8004cae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	78fa      	ldrb	r2, [r7, #3]
 8004cb6:	0151      	lsls	r1, r2, #5
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	440a      	add	r2, r1
 8004cbc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004cc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cc4:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004cc6:	78fb      	ldrb	r3, [r7, #3]
 8004cc8:	015a      	lsls	r2, r3, #5
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	4413      	add	r3, r2
 8004cce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	78fa      	ldrb	r2, [r7, #3]
 8004cd6:	0151      	lsls	r1, r2, #5
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	440a      	add	r2, r1
 8004cdc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ce0:	f043 0320 	orr.w	r3, r3, #32
 8004ce4:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004ce6:	78fb      	ldrb	r3, [r7, #3]
 8004ce8:	015a      	lsls	r2, r3, #5
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	4413      	add	r3, r2
 8004cee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	2310      	movs	r3, #16
 8004cf6:	6093      	str	r3, [r2, #8]
 8004cf8:	e000      	b.n	8004cfc <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004cfa:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004cfc:	3718      	adds	r7, #24
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004d02:	b580      	push	{r7, lr}
 8004d04:	b086      	sub	sp, #24
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	78fa      	ldrb	r2, [r7, #3]
 8004d1e:	4611      	mov	r1, r2
 8004d20:	4618      	mov	r0, r3
 8004d22:	f005 fe4f 	bl	800a9c4 <USB_ReadChInterrupts>
 8004d26:	4603      	mov	r3, r0
 8004d28:	f003 0304 	and.w	r3, r3, #4
 8004d2c:	2b04      	cmp	r3, #4
 8004d2e:	d11b      	bne.n	8004d68 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004d30:	78fb      	ldrb	r3, [r7, #3]
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	2304      	movs	r3, #4
 8004d40:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004d42:	78fa      	ldrb	r2, [r7, #3]
 8004d44:	6879      	ldr	r1, [r7, #4]
 8004d46:	4613      	mov	r3, r2
 8004d48:	011b      	lsls	r3, r3, #4
 8004d4a:	1a9b      	subs	r3, r3, r2
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	440b      	add	r3, r1
 8004d50:	334d      	adds	r3, #77	@ 0x4d
 8004d52:	2207      	movs	r2, #7
 8004d54:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	78fa      	ldrb	r2, [r7, #3]
 8004d5c:	4611      	mov	r1, r2
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f005 ff96 	bl	800ac90 <USB_HC_Halt>
 8004d64:	f000 bc89 	b.w	800567a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	78fa      	ldrb	r2, [r7, #3]
 8004d6e:	4611      	mov	r1, r2
 8004d70:	4618      	mov	r0, r3
 8004d72:	f005 fe27 	bl	800a9c4 <USB_ReadChInterrupts>
 8004d76:	4603      	mov	r3, r0
 8004d78:	f003 0320 	and.w	r3, r3, #32
 8004d7c:	2b20      	cmp	r3, #32
 8004d7e:	f040 8082 	bne.w	8004e86 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004d82:	78fb      	ldrb	r3, [r7, #3]
 8004d84:	015a      	lsls	r2, r3, #5
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	4413      	add	r3, r2
 8004d8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d8e:	461a      	mov	r2, r3
 8004d90:	2320      	movs	r3, #32
 8004d92:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004d94:	78fa      	ldrb	r2, [r7, #3]
 8004d96:	6879      	ldr	r1, [r7, #4]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	011b      	lsls	r3, r3, #4
 8004d9c:	1a9b      	subs	r3, r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	440b      	add	r3, r1
 8004da2:	3319      	adds	r3, #25
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d124      	bne.n	8004df4 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004daa:	78fa      	ldrb	r2, [r7, #3]
 8004dac:	6879      	ldr	r1, [r7, #4]
 8004dae:	4613      	mov	r3, r2
 8004db0:	011b      	lsls	r3, r3, #4
 8004db2:	1a9b      	subs	r3, r3, r2
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	440b      	add	r3, r1
 8004db8:	3319      	adds	r3, #25
 8004dba:	2200      	movs	r2, #0
 8004dbc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004dbe:	78fa      	ldrb	r2, [r7, #3]
 8004dc0:	6879      	ldr	r1, [r7, #4]
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	011b      	lsls	r3, r3, #4
 8004dc6:	1a9b      	subs	r3, r3, r2
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	440b      	add	r3, r1
 8004dcc:	334c      	adds	r3, #76	@ 0x4c
 8004dce:	2202      	movs	r2, #2
 8004dd0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004dd2:	78fa      	ldrb	r2, [r7, #3]
 8004dd4:	6879      	ldr	r1, [r7, #4]
 8004dd6:	4613      	mov	r3, r2
 8004dd8:	011b      	lsls	r3, r3, #4
 8004dda:	1a9b      	subs	r3, r3, r2
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	440b      	add	r3, r1
 8004de0:	334d      	adds	r3, #77	@ 0x4d
 8004de2:	2203      	movs	r2, #3
 8004de4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	78fa      	ldrb	r2, [r7, #3]
 8004dec:	4611      	mov	r1, r2
 8004dee:	4618      	mov	r0, r3
 8004df0:	f005 ff4e 	bl	800ac90 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004df4:	78fa      	ldrb	r2, [r7, #3]
 8004df6:	6879      	ldr	r1, [r7, #4]
 8004df8:	4613      	mov	r3, r2
 8004dfa:	011b      	lsls	r3, r3, #4
 8004dfc:	1a9b      	subs	r3, r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	440b      	add	r3, r1
 8004e02:	331a      	adds	r3, #26
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	f040 8437 	bne.w	800567a <HCD_HC_OUT_IRQHandler+0x978>
 8004e0c:	78fa      	ldrb	r2, [r7, #3]
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	4613      	mov	r3, r2
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	1a9b      	subs	r3, r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	331b      	adds	r3, #27
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f040 842b 	bne.w	800567a <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004e24:	78fa      	ldrb	r2, [r7, #3]
 8004e26:	6879      	ldr	r1, [r7, #4]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	1a9b      	subs	r3, r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	440b      	add	r3, r1
 8004e32:	3326      	adds	r3, #38	@ 0x26
 8004e34:	781b      	ldrb	r3, [r3, #0]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d009      	beq.n	8004e4e <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004e3a:	78fa      	ldrb	r2, [r7, #3]
 8004e3c:	6879      	ldr	r1, [r7, #4]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	011b      	lsls	r3, r3, #4
 8004e42:	1a9b      	subs	r3, r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	440b      	add	r3, r1
 8004e48:	331b      	adds	r3, #27
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004e4e:	78fa      	ldrb	r2, [r7, #3]
 8004e50:	6879      	ldr	r1, [r7, #4]
 8004e52:	4613      	mov	r3, r2
 8004e54:	011b      	lsls	r3, r3, #4
 8004e56:	1a9b      	subs	r3, r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	440b      	add	r3, r1
 8004e5c:	334d      	adds	r3, #77	@ 0x4d
 8004e5e:	2203      	movs	r2, #3
 8004e60:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	78fa      	ldrb	r2, [r7, #3]
 8004e68:	4611      	mov	r1, r2
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f005 ff10 	bl	800ac90 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004e70:	78fa      	ldrb	r2, [r7, #3]
 8004e72:	6879      	ldr	r1, [r7, #4]
 8004e74:	4613      	mov	r3, r2
 8004e76:	011b      	lsls	r3, r3, #4
 8004e78:	1a9b      	subs	r3, r3, r2
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	440b      	add	r3, r1
 8004e7e:	3344      	adds	r3, #68	@ 0x44
 8004e80:	2200      	movs	r2, #0
 8004e82:	601a      	str	r2, [r3, #0]
 8004e84:	e3f9      	b.n	800567a <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	78fa      	ldrb	r2, [r7, #3]
 8004e8c:	4611      	mov	r1, r2
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f005 fd98 	bl	800a9c4 <USB_ReadChInterrupts>
 8004e94:	4603      	mov	r3, r0
 8004e96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e9e:	d111      	bne.n	8004ec4 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004ea0:	78fb      	ldrb	r3, [r7, #3]
 8004ea2:	015a      	lsls	r2, r3, #5
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	4413      	add	r3, r2
 8004ea8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004eac:	461a      	mov	r2, r3
 8004eae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004eb2:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	78fa      	ldrb	r2, [r7, #3]
 8004eba:	4611      	mov	r1, r2
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f005 fee7 	bl	800ac90 <USB_HC_Halt>
 8004ec2:	e3da      	b.n	800567a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	78fa      	ldrb	r2, [r7, #3]
 8004eca:	4611      	mov	r1, r2
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f005 fd79 	bl	800a9c4 <USB_ReadChInterrupts>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d168      	bne.n	8004fae <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004edc:	78fa      	ldrb	r2, [r7, #3]
 8004ede:	6879      	ldr	r1, [r7, #4]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	011b      	lsls	r3, r3, #4
 8004ee4:	1a9b      	subs	r3, r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	440b      	add	r3, r1
 8004eea:	3344      	adds	r3, #68	@ 0x44
 8004eec:	2200      	movs	r2, #0
 8004eee:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	78fa      	ldrb	r2, [r7, #3]
 8004ef6:	4611      	mov	r1, r2
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f005 fd63 	bl	800a9c4 <USB_ReadChInterrupts>
 8004efe:	4603      	mov	r3, r0
 8004f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f04:	2b40      	cmp	r3, #64	@ 0x40
 8004f06:	d112      	bne.n	8004f2e <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004f08:	78fa      	ldrb	r2, [r7, #3]
 8004f0a:	6879      	ldr	r1, [r7, #4]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	011b      	lsls	r3, r3, #4
 8004f10:	1a9b      	subs	r3, r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	440b      	add	r3, r1
 8004f16:	3319      	adds	r3, #25
 8004f18:	2201      	movs	r2, #1
 8004f1a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004f1c:	78fb      	ldrb	r3, [r7, #3]
 8004f1e:	015a      	lsls	r2, r3, #5
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	4413      	add	r3, r2
 8004f24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f28:	461a      	mov	r2, r3
 8004f2a:	2340      	movs	r3, #64	@ 0x40
 8004f2c:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004f2e:	78fa      	ldrb	r2, [r7, #3]
 8004f30:	6879      	ldr	r1, [r7, #4]
 8004f32:	4613      	mov	r3, r2
 8004f34:	011b      	lsls	r3, r3, #4
 8004f36:	1a9b      	subs	r3, r3, r2
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	440b      	add	r3, r1
 8004f3c:	331b      	adds	r3, #27
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d019      	beq.n	8004f78 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004f44:	78fa      	ldrb	r2, [r7, #3]
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	4613      	mov	r3, r2
 8004f4a:	011b      	lsls	r3, r3, #4
 8004f4c:	1a9b      	subs	r3, r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	440b      	add	r3, r1
 8004f52:	331b      	adds	r3, #27
 8004f54:	2200      	movs	r2, #0
 8004f56:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004f58:	78fb      	ldrb	r3, [r7, #3]
 8004f5a:	015a      	lsls	r2, r3, #5
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	4413      	add	r3, r2
 8004f60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	78fa      	ldrb	r2, [r7, #3]
 8004f68:	0151      	lsls	r1, r2, #5
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	440a      	add	r2, r1
 8004f6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004f72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f76:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004f78:	78fb      	ldrb	r3, [r7, #3]
 8004f7a:	015a      	lsls	r2, r3, #5
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	4413      	add	r3, r2
 8004f80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f84:	461a      	mov	r2, r3
 8004f86:	2301      	movs	r3, #1
 8004f88:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004f8a:	78fa      	ldrb	r2, [r7, #3]
 8004f8c:	6879      	ldr	r1, [r7, #4]
 8004f8e:	4613      	mov	r3, r2
 8004f90:	011b      	lsls	r3, r3, #4
 8004f92:	1a9b      	subs	r3, r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	440b      	add	r3, r1
 8004f98:	334d      	adds	r3, #77	@ 0x4d
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	78fa      	ldrb	r2, [r7, #3]
 8004fa4:	4611      	mov	r1, r2
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f005 fe72 	bl	800ac90 <USB_HC_Halt>
 8004fac:	e365      	b.n	800567a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	78fa      	ldrb	r2, [r7, #3]
 8004fb4:	4611      	mov	r1, r2
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f005 fd04 	bl	800a9c4 <USB_ReadChInterrupts>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fc2:	2b40      	cmp	r3, #64	@ 0x40
 8004fc4:	d139      	bne.n	800503a <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004fc6:	78fa      	ldrb	r2, [r7, #3]
 8004fc8:	6879      	ldr	r1, [r7, #4]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	011b      	lsls	r3, r3, #4
 8004fce:	1a9b      	subs	r3, r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	440b      	add	r3, r1
 8004fd4:	334d      	adds	r3, #77	@ 0x4d
 8004fd6:	2205      	movs	r2, #5
 8004fd8:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004fda:	78fa      	ldrb	r2, [r7, #3]
 8004fdc:	6879      	ldr	r1, [r7, #4]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	011b      	lsls	r3, r3, #4
 8004fe2:	1a9b      	subs	r3, r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	440b      	add	r3, r1
 8004fe8:	331a      	adds	r3, #26
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d109      	bne.n	8005004 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004ff0:	78fa      	ldrb	r2, [r7, #3]
 8004ff2:	6879      	ldr	r1, [r7, #4]
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	011b      	lsls	r3, r3, #4
 8004ff8:	1a9b      	subs	r3, r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	440b      	add	r3, r1
 8004ffe:	3319      	adds	r3, #25
 8005000:	2201      	movs	r2, #1
 8005002:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8005004:	78fa      	ldrb	r2, [r7, #3]
 8005006:	6879      	ldr	r1, [r7, #4]
 8005008:	4613      	mov	r3, r2
 800500a:	011b      	lsls	r3, r3, #4
 800500c:	1a9b      	subs	r3, r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	440b      	add	r3, r1
 8005012:	3344      	adds	r3, #68	@ 0x44
 8005014:	2200      	movs	r2, #0
 8005016:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	78fa      	ldrb	r2, [r7, #3]
 800501e:	4611      	mov	r1, r2
 8005020:	4618      	mov	r0, r3
 8005022:	f005 fe35 	bl	800ac90 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005026:	78fb      	ldrb	r3, [r7, #3]
 8005028:	015a      	lsls	r2, r3, #5
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	4413      	add	r3, r2
 800502e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005032:	461a      	mov	r2, r3
 8005034:	2340      	movs	r3, #64	@ 0x40
 8005036:	6093      	str	r3, [r2, #8]
 8005038:	e31f      	b.n	800567a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	78fa      	ldrb	r2, [r7, #3]
 8005040:	4611      	mov	r1, r2
 8005042:	4618      	mov	r0, r3
 8005044:	f005 fcbe 	bl	800a9c4 <USB_ReadChInterrupts>
 8005048:	4603      	mov	r3, r0
 800504a:	f003 0308 	and.w	r3, r3, #8
 800504e:	2b08      	cmp	r3, #8
 8005050:	d11a      	bne.n	8005088 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8005052:	78fb      	ldrb	r3, [r7, #3]
 8005054:	015a      	lsls	r2, r3, #5
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	4413      	add	r3, r2
 800505a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800505e:	461a      	mov	r2, r3
 8005060:	2308      	movs	r3, #8
 8005062:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8005064:	78fa      	ldrb	r2, [r7, #3]
 8005066:	6879      	ldr	r1, [r7, #4]
 8005068:	4613      	mov	r3, r2
 800506a:	011b      	lsls	r3, r3, #4
 800506c:	1a9b      	subs	r3, r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	440b      	add	r3, r1
 8005072:	334d      	adds	r3, #77	@ 0x4d
 8005074:	2206      	movs	r2, #6
 8005076:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	78fa      	ldrb	r2, [r7, #3]
 800507e:	4611      	mov	r1, r2
 8005080:	4618      	mov	r0, r3
 8005082:	f005 fe05 	bl	800ac90 <USB_HC_Halt>
 8005086:	e2f8      	b.n	800567a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	78fa      	ldrb	r2, [r7, #3]
 800508e:	4611      	mov	r1, r2
 8005090:	4618      	mov	r0, r3
 8005092:	f005 fc97 	bl	800a9c4 <USB_ReadChInterrupts>
 8005096:	4603      	mov	r3, r0
 8005098:	f003 0310 	and.w	r3, r3, #16
 800509c:	2b10      	cmp	r3, #16
 800509e:	d144      	bne.n	800512a <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80050a0:	78fa      	ldrb	r2, [r7, #3]
 80050a2:	6879      	ldr	r1, [r7, #4]
 80050a4:	4613      	mov	r3, r2
 80050a6:	011b      	lsls	r3, r3, #4
 80050a8:	1a9b      	subs	r3, r3, r2
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	440b      	add	r3, r1
 80050ae:	3344      	adds	r3, #68	@ 0x44
 80050b0:	2200      	movs	r2, #0
 80050b2:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80050b4:	78fa      	ldrb	r2, [r7, #3]
 80050b6:	6879      	ldr	r1, [r7, #4]
 80050b8:	4613      	mov	r3, r2
 80050ba:	011b      	lsls	r3, r3, #4
 80050bc:	1a9b      	subs	r3, r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	440b      	add	r3, r1
 80050c2:	334d      	adds	r3, #77	@ 0x4d
 80050c4:	2204      	movs	r2, #4
 80050c6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80050c8:	78fa      	ldrb	r2, [r7, #3]
 80050ca:	6879      	ldr	r1, [r7, #4]
 80050cc:	4613      	mov	r3, r2
 80050ce:	011b      	lsls	r3, r3, #4
 80050d0:	1a9b      	subs	r3, r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	440b      	add	r3, r1
 80050d6:	3319      	adds	r3, #25
 80050d8:	781b      	ldrb	r3, [r3, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d114      	bne.n	8005108 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80050de:	78fa      	ldrb	r2, [r7, #3]
 80050e0:	6879      	ldr	r1, [r7, #4]
 80050e2:	4613      	mov	r3, r2
 80050e4:	011b      	lsls	r3, r3, #4
 80050e6:	1a9b      	subs	r3, r3, r2
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	440b      	add	r3, r1
 80050ec:	3318      	adds	r3, #24
 80050ee:	781b      	ldrb	r3, [r3, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d109      	bne.n	8005108 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80050f4:	78fa      	ldrb	r2, [r7, #3]
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	4613      	mov	r3, r2
 80050fa:	011b      	lsls	r3, r3, #4
 80050fc:	1a9b      	subs	r3, r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	440b      	add	r3, r1
 8005102:	3319      	adds	r3, #25
 8005104:	2201      	movs	r2, #1
 8005106:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	78fa      	ldrb	r2, [r7, #3]
 800510e:	4611      	mov	r1, r2
 8005110:	4618      	mov	r0, r3
 8005112:	f005 fdbd 	bl	800ac90 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005116:	78fb      	ldrb	r3, [r7, #3]
 8005118:	015a      	lsls	r2, r3, #5
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	4413      	add	r3, r2
 800511e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005122:	461a      	mov	r2, r3
 8005124:	2310      	movs	r3, #16
 8005126:	6093      	str	r3, [r2, #8]
 8005128:	e2a7      	b.n	800567a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	78fa      	ldrb	r2, [r7, #3]
 8005130:	4611      	mov	r1, r2
 8005132:	4618      	mov	r0, r3
 8005134:	f005 fc46 	bl	800a9c4 <USB_ReadChInterrupts>
 8005138:	4603      	mov	r3, r0
 800513a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800513e:	2b80      	cmp	r3, #128	@ 0x80
 8005140:	f040 8083 	bne.w	800524a <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	799b      	ldrb	r3, [r3, #6]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d111      	bne.n	8005170 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800514c:	78fa      	ldrb	r2, [r7, #3]
 800514e:	6879      	ldr	r1, [r7, #4]
 8005150:	4613      	mov	r3, r2
 8005152:	011b      	lsls	r3, r3, #4
 8005154:	1a9b      	subs	r3, r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	440b      	add	r3, r1
 800515a:	334d      	adds	r3, #77	@ 0x4d
 800515c:	2207      	movs	r2, #7
 800515e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	78fa      	ldrb	r2, [r7, #3]
 8005166:	4611      	mov	r1, r2
 8005168:	4618      	mov	r0, r3
 800516a:	f005 fd91 	bl	800ac90 <USB_HC_Halt>
 800516e:	e062      	b.n	8005236 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8005170:	78fa      	ldrb	r2, [r7, #3]
 8005172:	6879      	ldr	r1, [r7, #4]
 8005174:	4613      	mov	r3, r2
 8005176:	011b      	lsls	r3, r3, #4
 8005178:	1a9b      	subs	r3, r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	440b      	add	r3, r1
 800517e:	3344      	adds	r3, #68	@ 0x44
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	1c59      	adds	r1, r3, #1
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	4613      	mov	r3, r2
 8005188:	011b      	lsls	r3, r3, #4
 800518a:	1a9b      	subs	r3, r3, r2
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	4403      	add	r3, r0
 8005190:	3344      	adds	r3, #68	@ 0x44
 8005192:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005194:	78fa      	ldrb	r2, [r7, #3]
 8005196:	6879      	ldr	r1, [r7, #4]
 8005198:	4613      	mov	r3, r2
 800519a:	011b      	lsls	r3, r3, #4
 800519c:	1a9b      	subs	r3, r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	440b      	add	r3, r1
 80051a2:	3344      	adds	r3, #68	@ 0x44
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d922      	bls.n	80051f0 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80051aa:	78fa      	ldrb	r2, [r7, #3]
 80051ac:	6879      	ldr	r1, [r7, #4]
 80051ae:	4613      	mov	r3, r2
 80051b0:	011b      	lsls	r3, r3, #4
 80051b2:	1a9b      	subs	r3, r3, r2
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	440b      	add	r3, r1
 80051b8:	3344      	adds	r3, #68	@ 0x44
 80051ba:	2200      	movs	r2, #0
 80051bc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80051be:	78fa      	ldrb	r2, [r7, #3]
 80051c0:	6879      	ldr	r1, [r7, #4]
 80051c2:	4613      	mov	r3, r2
 80051c4:	011b      	lsls	r3, r3, #4
 80051c6:	1a9b      	subs	r3, r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	440b      	add	r3, r1
 80051cc:	334c      	adds	r3, #76	@ 0x4c
 80051ce:	2204      	movs	r2, #4
 80051d0:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80051d2:	78fa      	ldrb	r2, [r7, #3]
 80051d4:	6879      	ldr	r1, [r7, #4]
 80051d6:	4613      	mov	r3, r2
 80051d8:	011b      	lsls	r3, r3, #4
 80051da:	1a9b      	subs	r3, r3, r2
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	440b      	add	r3, r1
 80051e0:	334c      	adds	r3, #76	@ 0x4c
 80051e2:	781a      	ldrb	r2, [r3, #0]
 80051e4:	78fb      	ldrb	r3, [r7, #3]
 80051e6:	4619      	mov	r1, r3
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f7fe ff13 	bl	8004014 <HAL_HCD_HC_NotifyURBChange_Callback>
 80051ee:	e022      	b.n	8005236 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80051f0:	78fa      	ldrb	r2, [r7, #3]
 80051f2:	6879      	ldr	r1, [r7, #4]
 80051f4:	4613      	mov	r3, r2
 80051f6:	011b      	lsls	r3, r3, #4
 80051f8:	1a9b      	subs	r3, r3, r2
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	440b      	add	r3, r1
 80051fe:	334c      	adds	r3, #76	@ 0x4c
 8005200:	2202      	movs	r2, #2
 8005202:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005204:	78fb      	ldrb	r3, [r7, #3]
 8005206:	015a      	lsls	r2, r3, #5
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	4413      	add	r3, r2
 800520c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800521a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005222:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005224:	78fb      	ldrb	r3, [r7, #3]
 8005226:	015a      	lsls	r2, r3, #5
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	4413      	add	r3, r2
 800522c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005230:	461a      	mov	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005236:	78fb      	ldrb	r3, [r7, #3]
 8005238:	015a      	lsls	r2, r3, #5
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	4413      	add	r3, r2
 800523e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005242:	461a      	mov	r2, r3
 8005244:	2380      	movs	r3, #128	@ 0x80
 8005246:	6093      	str	r3, [r2, #8]
 8005248:	e217      	b.n	800567a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	78fa      	ldrb	r2, [r7, #3]
 8005250:	4611      	mov	r1, r2
 8005252:	4618      	mov	r0, r3
 8005254:	f005 fbb6 	bl	800a9c4 <USB_ReadChInterrupts>
 8005258:	4603      	mov	r3, r0
 800525a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800525e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005262:	d11b      	bne.n	800529c <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005264:	78fa      	ldrb	r2, [r7, #3]
 8005266:	6879      	ldr	r1, [r7, #4]
 8005268:	4613      	mov	r3, r2
 800526a:	011b      	lsls	r3, r3, #4
 800526c:	1a9b      	subs	r3, r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	440b      	add	r3, r1
 8005272:	334d      	adds	r3, #77	@ 0x4d
 8005274:	2209      	movs	r2, #9
 8005276:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	78fa      	ldrb	r2, [r7, #3]
 800527e:	4611      	mov	r1, r2
 8005280:	4618      	mov	r0, r3
 8005282:	f005 fd05 	bl	800ac90 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005286:	78fb      	ldrb	r3, [r7, #3]
 8005288:	015a      	lsls	r2, r3, #5
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	4413      	add	r3, r2
 800528e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005292:	461a      	mov	r2, r3
 8005294:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005298:	6093      	str	r3, [r2, #8]
 800529a:	e1ee      	b.n	800567a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	78fa      	ldrb	r2, [r7, #3]
 80052a2:	4611      	mov	r1, r2
 80052a4:	4618      	mov	r0, r3
 80052a6:	f005 fb8d 	bl	800a9c4 <USB_ReadChInterrupts>
 80052aa:	4603      	mov	r3, r0
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	f040 81df 	bne.w	8005674 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80052b6:	78fb      	ldrb	r3, [r7, #3]
 80052b8:	015a      	lsls	r2, r3, #5
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	4413      	add	r3, r2
 80052be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052c2:	461a      	mov	r2, r3
 80052c4:	2302      	movs	r3, #2
 80052c6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80052c8:	78fa      	ldrb	r2, [r7, #3]
 80052ca:	6879      	ldr	r1, [r7, #4]
 80052cc:	4613      	mov	r3, r2
 80052ce:	011b      	lsls	r3, r3, #4
 80052d0:	1a9b      	subs	r3, r3, r2
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	440b      	add	r3, r1
 80052d6:	334d      	adds	r3, #77	@ 0x4d
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	f040 8093 	bne.w	8005406 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80052e0:	78fa      	ldrb	r2, [r7, #3]
 80052e2:	6879      	ldr	r1, [r7, #4]
 80052e4:	4613      	mov	r3, r2
 80052e6:	011b      	lsls	r3, r3, #4
 80052e8:	1a9b      	subs	r3, r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	440b      	add	r3, r1
 80052ee:	334d      	adds	r3, #77	@ 0x4d
 80052f0:	2202      	movs	r2, #2
 80052f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80052f4:	78fa      	ldrb	r2, [r7, #3]
 80052f6:	6879      	ldr	r1, [r7, #4]
 80052f8:	4613      	mov	r3, r2
 80052fa:	011b      	lsls	r3, r3, #4
 80052fc:	1a9b      	subs	r3, r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	440b      	add	r3, r1
 8005302:	334c      	adds	r3, #76	@ 0x4c
 8005304:	2201      	movs	r2, #1
 8005306:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005308:	78fa      	ldrb	r2, [r7, #3]
 800530a:	6879      	ldr	r1, [r7, #4]
 800530c:	4613      	mov	r3, r2
 800530e:	011b      	lsls	r3, r3, #4
 8005310:	1a9b      	subs	r3, r3, r2
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	440b      	add	r3, r1
 8005316:	3326      	adds	r3, #38	@ 0x26
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	2b02      	cmp	r3, #2
 800531c:	d00b      	beq.n	8005336 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800531e:	78fa      	ldrb	r2, [r7, #3]
 8005320:	6879      	ldr	r1, [r7, #4]
 8005322:	4613      	mov	r3, r2
 8005324:	011b      	lsls	r3, r3, #4
 8005326:	1a9b      	subs	r3, r3, r2
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	440b      	add	r3, r1
 800532c:	3326      	adds	r3, #38	@ 0x26
 800532e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005330:	2b03      	cmp	r3, #3
 8005332:	f040 8190 	bne.w	8005656 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	799b      	ldrb	r3, [r3, #6]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d115      	bne.n	800536a <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800533e:	78fa      	ldrb	r2, [r7, #3]
 8005340:	6879      	ldr	r1, [r7, #4]
 8005342:	4613      	mov	r3, r2
 8005344:	011b      	lsls	r3, r3, #4
 8005346:	1a9b      	subs	r3, r3, r2
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	440b      	add	r3, r1
 800534c:	333d      	adds	r3, #61	@ 0x3d
 800534e:	781b      	ldrb	r3, [r3, #0]
 8005350:	78fa      	ldrb	r2, [r7, #3]
 8005352:	f083 0301 	eor.w	r3, r3, #1
 8005356:	b2d8      	uxtb	r0, r3
 8005358:	6879      	ldr	r1, [r7, #4]
 800535a:	4613      	mov	r3, r2
 800535c:	011b      	lsls	r3, r3, #4
 800535e:	1a9b      	subs	r3, r3, r2
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	440b      	add	r3, r1
 8005364:	333d      	adds	r3, #61	@ 0x3d
 8005366:	4602      	mov	r2, r0
 8005368:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	799b      	ldrb	r3, [r3, #6]
 800536e:	2b01      	cmp	r3, #1
 8005370:	f040 8171 	bne.w	8005656 <HCD_HC_OUT_IRQHandler+0x954>
 8005374:	78fa      	ldrb	r2, [r7, #3]
 8005376:	6879      	ldr	r1, [r7, #4]
 8005378:	4613      	mov	r3, r2
 800537a:	011b      	lsls	r3, r3, #4
 800537c:	1a9b      	subs	r3, r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	440b      	add	r3, r1
 8005382:	3334      	adds	r3, #52	@ 0x34
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2b00      	cmp	r3, #0
 8005388:	f000 8165 	beq.w	8005656 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800538c:	78fa      	ldrb	r2, [r7, #3]
 800538e:	6879      	ldr	r1, [r7, #4]
 8005390:	4613      	mov	r3, r2
 8005392:	011b      	lsls	r3, r3, #4
 8005394:	1a9b      	subs	r3, r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	440b      	add	r3, r1
 800539a:	3334      	adds	r3, #52	@ 0x34
 800539c:	6819      	ldr	r1, [r3, #0]
 800539e:	78fa      	ldrb	r2, [r7, #3]
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	4613      	mov	r3, r2
 80053a4:	011b      	lsls	r3, r3, #4
 80053a6:	1a9b      	subs	r3, r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	4403      	add	r3, r0
 80053ac:	3328      	adds	r3, #40	@ 0x28
 80053ae:	881b      	ldrh	r3, [r3, #0]
 80053b0:	440b      	add	r3, r1
 80053b2:	1e59      	subs	r1, r3, #1
 80053b4:	78fa      	ldrb	r2, [r7, #3]
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	4613      	mov	r3, r2
 80053ba:	011b      	lsls	r3, r3, #4
 80053bc:	1a9b      	subs	r3, r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	4403      	add	r3, r0
 80053c2:	3328      	adds	r3, #40	@ 0x28
 80053c4:	881b      	ldrh	r3, [r3, #0]
 80053c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80053ca:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	f000 813f 	beq.w	8005656 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80053d8:	78fa      	ldrb	r2, [r7, #3]
 80053da:	6879      	ldr	r1, [r7, #4]
 80053dc:	4613      	mov	r3, r2
 80053de:	011b      	lsls	r3, r3, #4
 80053e0:	1a9b      	subs	r3, r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	440b      	add	r3, r1
 80053e6:	333d      	adds	r3, #61	@ 0x3d
 80053e8:	781b      	ldrb	r3, [r3, #0]
 80053ea:	78fa      	ldrb	r2, [r7, #3]
 80053ec:	f083 0301 	eor.w	r3, r3, #1
 80053f0:	b2d8      	uxtb	r0, r3
 80053f2:	6879      	ldr	r1, [r7, #4]
 80053f4:	4613      	mov	r3, r2
 80053f6:	011b      	lsls	r3, r3, #4
 80053f8:	1a9b      	subs	r3, r3, r2
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	440b      	add	r3, r1
 80053fe:	333d      	adds	r3, #61	@ 0x3d
 8005400:	4602      	mov	r2, r0
 8005402:	701a      	strb	r2, [r3, #0]
 8005404:	e127      	b.n	8005656 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005406:	78fa      	ldrb	r2, [r7, #3]
 8005408:	6879      	ldr	r1, [r7, #4]
 800540a:	4613      	mov	r3, r2
 800540c:	011b      	lsls	r3, r3, #4
 800540e:	1a9b      	subs	r3, r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	440b      	add	r3, r1
 8005414:	334d      	adds	r3, #77	@ 0x4d
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	2b03      	cmp	r3, #3
 800541a:	d120      	bne.n	800545e <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800541c:	78fa      	ldrb	r2, [r7, #3]
 800541e:	6879      	ldr	r1, [r7, #4]
 8005420:	4613      	mov	r3, r2
 8005422:	011b      	lsls	r3, r3, #4
 8005424:	1a9b      	subs	r3, r3, r2
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	440b      	add	r3, r1
 800542a:	334d      	adds	r3, #77	@ 0x4d
 800542c:	2202      	movs	r2, #2
 800542e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005430:	78fa      	ldrb	r2, [r7, #3]
 8005432:	6879      	ldr	r1, [r7, #4]
 8005434:	4613      	mov	r3, r2
 8005436:	011b      	lsls	r3, r3, #4
 8005438:	1a9b      	subs	r3, r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	440b      	add	r3, r1
 800543e:	331b      	adds	r3, #27
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	2b01      	cmp	r3, #1
 8005444:	f040 8107 	bne.w	8005656 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005448:	78fa      	ldrb	r2, [r7, #3]
 800544a:	6879      	ldr	r1, [r7, #4]
 800544c:	4613      	mov	r3, r2
 800544e:	011b      	lsls	r3, r3, #4
 8005450:	1a9b      	subs	r3, r3, r2
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	440b      	add	r3, r1
 8005456:	334c      	adds	r3, #76	@ 0x4c
 8005458:	2202      	movs	r2, #2
 800545a:	701a      	strb	r2, [r3, #0]
 800545c:	e0fb      	b.n	8005656 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800545e:	78fa      	ldrb	r2, [r7, #3]
 8005460:	6879      	ldr	r1, [r7, #4]
 8005462:	4613      	mov	r3, r2
 8005464:	011b      	lsls	r3, r3, #4
 8005466:	1a9b      	subs	r3, r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	440b      	add	r3, r1
 800546c:	334d      	adds	r3, #77	@ 0x4d
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	2b04      	cmp	r3, #4
 8005472:	d13a      	bne.n	80054ea <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005474:	78fa      	ldrb	r2, [r7, #3]
 8005476:	6879      	ldr	r1, [r7, #4]
 8005478:	4613      	mov	r3, r2
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	1a9b      	subs	r3, r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	440b      	add	r3, r1
 8005482:	334d      	adds	r3, #77	@ 0x4d
 8005484:	2202      	movs	r2, #2
 8005486:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005488:	78fa      	ldrb	r2, [r7, #3]
 800548a:	6879      	ldr	r1, [r7, #4]
 800548c:	4613      	mov	r3, r2
 800548e:	011b      	lsls	r3, r3, #4
 8005490:	1a9b      	subs	r3, r3, r2
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	440b      	add	r3, r1
 8005496:	334c      	adds	r3, #76	@ 0x4c
 8005498:	2202      	movs	r2, #2
 800549a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800549c:	78fa      	ldrb	r2, [r7, #3]
 800549e:	6879      	ldr	r1, [r7, #4]
 80054a0:	4613      	mov	r3, r2
 80054a2:	011b      	lsls	r3, r3, #4
 80054a4:	1a9b      	subs	r3, r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	440b      	add	r3, r1
 80054aa:	331b      	adds	r3, #27
 80054ac:	781b      	ldrb	r3, [r3, #0]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	f040 80d1 	bne.w	8005656 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80054b4:	78fa      	ldrb	r2, [r7, #3]
 80054b6:	6879      	ldr	r1, [r7, #4]
 80054b8:	4613      	mov	r3, r2
 80054ba:	011b      	lsls	r3, r3, #4
 80054bc:	1a9b      	subs	r3, r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	440b      	add	r3, r1
 80054c2:	331b      	adds	r3, #27
 80054c4:	2200      	movs	r2, #0
 80054c6:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80054c8:	78fb      	ldrb	r3, [r7, #3]
 80054ca:	015a      	lsls	r2, r3, #5
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	4413      	add	r3, r2
 80054d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	78fa      	ldrb	r2, [r7, #3]
 80054d8:	0151      	lsls	r1, r2, #5
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	440a      	add	r2, r1
 80054de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80054e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054e6:	6053      	str	r3, [r2, #4]
 80054e8:	e0b5      	b.n	8005656 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80054ea:	78fa      	ldrb	r2, [r7, #3]
 80054ec:	6879      	ldr	r1, [r7, #4]
 80054ee:	4613      	mov	r3, r2
 80054f0:	011b      	lsls	r3, r3, #4
 80054f2:	1a9b      	subs	r3, r3, r2
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	440b      	add	r3, r1
 80054f8:	334d      	adds	r3, #77	@ 0x4d
 80054fa:	781b      	ldrb	r3, [r3, #0]
 80054fc:	2b05      	cmp	r3, #5
 80054fe:	d114      	bne.n	800552a <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005500:	78fa      	ldrb	r2, [r7, #3]
 8005502:	6879      	ldr	r1, [r7, #4]
 8005504:	4613      	mov	r3, r2
 8005506:	011b      	lsls	r3, r3, #4
 8005508:	1a9b      	subs	r3, r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	440b      	add	r3, r1
 800550e:	334d      	adds	r3, #77	@ 0x4d
 8005510:	2202      	movs	r2, #2
 8005512:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8005514:	78fa      	ldrb	r2, [r7, #3]
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	4613      	mov	r3, r2
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	1a9b      	subs	r3, r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	440b      	add	r3, r1
 8005522:	334c      	adds	r3, #76	@ 0x4c
 8005524:	2202      	movs	r2, #2
 8005526:	701a      	strb	r2, [r3, #0]
 8005528:	e095      	b.n	8005656 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800552a:	78fa      	ldrb	r2, [r7, #3]
 800552c:	6879      	ldr	r1, [r7, #4]
 800552e:	4613      	mov	r3, r2
 8005530:	011b      	lsls	r3, r3, #4
 8005532:	1a9b      	subs	r3, r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	440b      	add	r3, r1
 8005538:	334d      	adds	r3, #77	@ 0x4d
 800553a:	781b      	ldrb	r3, [r3, #0]
 800553c:	2b06      	cmp	r3, #6
 800553e:	d114      	bne.n	800556a <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005540:	78fa      	ldrb	r2, [r7, #3]
 8005542:	6879      	ldr	r1, [r7, #4]
 8005544:	4613      	mov	r3, r2
 8005546:	011b      	lsls	r3, r3, #4
 8005548:	1a9b      	subs	r3, r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	440b      	add	r3, r1
 800554e:	334d      	adds	r3, #77	@ 0x4d
 8005550:	2202      	movs	r2, #2
 8005552:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005554:	78fa      	ldrb	r2, [r7, #3]
 8005556:	6879      	ldr	r1, [r7, #4]
 8005558:	4613      	mov	r3, r2
 800555a:	011b      	lsls	r3, r3, #4
 800555c:	1a9b      	subs	r3, r3, r2
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	440b      	add	r3, r1
 8005562:	334c      	adds	r3, #76	@ 0x4c
 8005564:	2205      	movs	r2, #5
 8005566:	701a      	strb	r2, [r3, #0]
 8005568:	e075      	b.n	8005656 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800556a:	78fa      	ldrb	r2, [r7, #3]
 800556c:	6879      	ldr	r1, [r7, #4]
 800556e:	4613      	mov	r3, r2
 8005570:	011b      	lsls	r3, r3, #4
 8005572:	1a9b      	subs	r3, r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	440b      	add	r3, r1
 8005578:	334d      	adds	r3, #77	@ 0x4d
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	2b07      	cmp	r3, #7
 800557e:	d00a      	beq.n	8005596 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005580:	78fa      	ldrb	r2, [r7, #3]
 8005582:	6879      	ldr	r1, [r7, #4]
 8005584:	4613      	mov	r3, r2
 8005586:	011b      	lsls	r3, r3, #4
 8005588:	1a9b      	subs	r3, r3, r2
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	440b      	add	r3, r1
 800558e:	334d      	adds	r3, #77	@ 0x4d
 8005590:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005592:	2b09      	cmp	r3, #9
 8005594:	d170      	bne.n	8005678 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005596:	78fa      	ldrb	r2, [r7, #3]
 8005598:	6879      	ldr	r1, [r7, #4]
 800559a:	4613      	mov	r3, r2
 800559c:	011b      	lsls	r3, r3, #4
 800559e:	1a9b      	subs	r3, r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	440b      	add	r3, r1
 80055a4:	334d      	adds	r3, #77	@ 0x4d
 80055a6:	2202      	movs	r2, #2
 80055a8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80055aa:	78fa      	ldrb	r2, [r7, #3]
 80055ac:	6879      	ldr	r1, [r7, #4]
 80055ae:	4613      	mov	r3, r2
 80055b0:	011b      	lsls	r3, r3, #4
 80055b2:	1a9b      	subs	r3, r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	440b      	add	r3, r1
 80055b8:	3344      	adds	r3, #68	@ 0x44
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	1c59      	adds	r1, r3, #1
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	4613      	mov	r3, r2
 80055c2:	011b      	lsls	r3, r3, #4
 80055c4:	1a9b      	subs	r3, r3, r2
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	4403      	add	r3, r0
 80055ca:	3344      	adds	r3, #68	@ 0x44
 80055cc:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80055ce:	78fa      	ldrb	r2, [r7, #3]
 80055d0:	6879      	ldr	r1, [r7, #4]
 80055d2:	4613      	mov	r3, r2
 80055d4:	011b      	lsls	r3, r3, #4
 80055d6:	1a9b      	subs	r3, r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	440b      	add	r3, r1
 80055dc:	3344      	adds	r3, #68	@ 0x44
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	d914      	bls.n	800560e <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80055e4:	78fa      	ldrb	r2, [r7, #3]
 80055e6:	6879      	ldr	r1, [r7, #4]
 80055e8:	4613      	mov	r3, r2
 80055ea:	011b      	lsls	r3, r3, #4
 80055ec:	1a9b      	subs	r3, r3, r2
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	440b      	add	r3, r1
 80055f2:	3344      	adds	r3, #68	@ 0x44
 80055f4:	2200      	movs	r2, #0
 80055f6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80055f8:	78fa      	ldrb	r2, [r7, #3]
 80055fa:	6879      	ldr	r1, [r7, #4]
 80055fc:	4613      	mov	r3, r2
 80055fe:	011b      	lsls	r3, r3, #4
 8005600:	1a9b      	subs	r3, r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	440b      	add	r3, r1
 8005606:	334c      	adds	r3, #76	@ 0x4c
 8005608:	2204      	movs	r2, #4
 800560a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800560c:	e022      	b.n	8005654 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800560e:	78fa      	ldrb	r2, [r7, #3]
 8005610:	6879      	ldr	r1, [r7, #4]
 8005612:	4613      	mov	r3, r2
 8005614:	011b      	lsls	r3, r3, #4
 8005616:	1a9b      	subs	r3, r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	440b      	add	r3, r1
 800561c:	334c      	adds	r3, #76	@ 0x4c
 800561e:	2202      	movs	r2, #2
 8005620:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005622:	78fb      	ldrb	r3, [r7, #3]
 8005624:	015a      	lsls	r2, r3, #5
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	4413      	add	r3, r2
 800562a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005638:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005640:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005642:	78fb      	ldrb	r3, [r7, #3]
 8005644:	015a      	lsls	r2, r3, #5
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	4413      	add	r3, r2
 800564a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800564e:	461a      	mov	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005654:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005656:	78fa      	ldrb	r2, [r7, #3]
 8005658:	6879      	ldr	r1, [r7, #4]
 800565a:	4613      	mov	r3, r2
 800565c:	011b      	lsls	r3, r3, #4
 800565e:	1a9b      	subs	r3, r3, r2
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	440b      	add	r3, r1
 8005664:	334c      	adds	r3, #76	@ 0x4c
 8005666:	781a      	ldrb	r2, [r3, #0]
 8005668:	78fb      	ldrb	r3, [r7, #3]
 800566a:	4619      	mov	r1, r3
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f7fe fcd1 	bl	8004014 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005672:	e002      	b.n	800567a <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005674:	bf00      	nop
 8005676:	e000      	b.n	800567a <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005678:	bf00      	nop
  }
}
 800567a:	3718      	adds	r7, #24
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b08a      	sub	sp, #40	@ 0x28
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800568e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005690:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6a1b      	ldr	r3, [r3, #32]
 8005698:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	f003 030f 	and.w	r3, r3, #15
 80056a0:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80056a2:	69fb      	ldr	r3, [r7, #28]
 80056a4:	0c5b      	lsrs	r3, r3, #17
 80056a6:	f003 030f 	and.w	r3, r3, #15
 80056aa:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	091b      	lsrs	r3, r3, #4
 80056b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056b4:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d004      	beq.n	80056c6 <HCD_RXQLVL_IRQHandler+0x46>
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	2b05      	cmp	r3, #5
 80056c0:	f000 80b6 	beq.w	8005830 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80056c4:	e0b7      	b.n	8005836 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	f000 80b3 	beq.w	8005834 <HCD_RXQLVL_IRQHandler+0x1b4>
 80056ce:	6879      	ldr	r1, [r7, #4]
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	4613      	mov	r3, r2
 80056d4:	011b      	lsls	r3, r3, #4
 80056d6:	1a9b      	subs	r3, r3, r2
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	440b      	add	r3, r1
 80056dc:	332c      	adds	r3, #44	@ 0x2c
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 80a7 	beq.w	8005834 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80056e6:	6879      	ldr	r1, [r7, #4]
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	4613      	mov	r3, r2
 80056ec:	011b      	lsls	r3, r3, #4
 80056ee:	1a9b      	subs	r3, r3, r2
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	440b      	add	r3, r1
 80056f4:	3338      	adds	r3, #56	@ 0x38
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	18d1      	adds	r1, r2, r3
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	69ba      	ldr	r2, [r7, #24]
 8005700:	4613      	mov	r3, r2
 8005702:	011b      	lsls	r3, r3, #4
 8005704:	1a9b      	subs	r3, r3, r2
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	4403      	add	r3, r0
 800570a:	3334      	adds	r3, #52	@ 0x34
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4299      	cmp	r1, r3
 8005710:	f200 8083 	bhi.w	800581a <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6818      	ldr	r0, [r3, #0]
 8005718:	6879      	ldr	r1, [r7, #4]
 800571a:	69ba      	ldr	r2, [r7, #24]
 800571c:	4613      	mov	r3, r2
 800571e:	011b      	lsls	r3, r3, #4
 8005720:	1a9b      	subs	r3, r3, r2
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	440b      	add	r3, r1
 8005726:	332c      	adds	r3, #44	@ 0x2c
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	693a      	ldr	r2, [r7, #16]
 800572c:	b292      	uxth	r2, r2
 800572e:	4619      	mov	r1, r3
 8005730:	f005 f8dd 	bl	800a8ee <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005734:	6879      	ldr	r1, [r7, #4]
 8005736:	69ba      	ldr	r2, [r7, #24]
 8005738:	4613      	mov	r3, r2
 800573a:	011b      	lsls	r3, r3, #4
 800573c:	1a9b      	subs	r3, r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	440b      	add	r3, r1
 8005742:	332c      	adds	r3, #44	@ 0x2c
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	18d1      	adds	r1, r2, r3
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	69ba      	ldr	r2, [r7, #24]
 800574e:	4613      	mov	r3, r2
 8005750:	011b      	lsls	r3, r3, #4
 8005752:	1a9b      	subs	r3, r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4403      	add	r3, r0
 8005758:	332c      	adds	r3, #44	@ 0x2c
 800575a:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800575c:	6879      	ldr	r1, [r7, #4]
 800575e:	69ba      	ldr	r2, [r7, #24]
 8005760:	4613      	mov	r3, r2
 8005762:	011b      	lsls	r3, r3, #4
 8005764:	1a9b      	subs	r3, r3, r2
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	440b      	add	r3, r1
 800576a:	3338      	adds	r3, #56	@ 0x38
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	18d1      	adds	r1, r2, r3
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	69ba      	ldr	r2, [r7, #24]
 8005776:	4613      	mov	r3, r2
 8005778:	011b      	lsls	r3, r3, #4
 800577a:	1a9b      	subs	r3, r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4403      	add	r3, r0
 8005780:	3338      	adds	r3, #56	@ 0x38
 8005782:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	015a      	lsls	r2, r3, #5
 8005788:	6a3b      	ldr	r3, [r7, #32]
 800578a:	4413      	add	r3, r2
 800578c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005790:	691b      	ldr	r3, [r3, #16]
 8005792:	0cdb      	lsrs	r3, r3, #19
 8005794:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005798:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800579a:	6879      	ldr	r1, [r7, #4]
 800579c:	69ba      	ldr	r2, [r7, #24]
 800579e:	4613      	mov	r3, r2
 80057a0:	011b      	lsls	r3, r3, #4
 80057a2:	1a9b      	subs	r3, r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	440b      	add	r3, r1
 80057a8:	3328      	adds	r3, #40	@ 0x28
 80057aa:	881b      	ldrh	r3, [r3, #0]
 80057ac:	461a      	mov	r2, r3
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d13f      	bne.n	8005834 <HCD_RXQLVL_IRQHandler+0x1b4>
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d03c      	beq.n	8005834 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	015a      	lsls	r2, r3, #5
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	4413      	add	r3, r2
 80057c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80057d0:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80057d8:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	015a      	lsls	r2, r3, #5
 80057de:	6a3b      	ldr	r3, [r7, #32]
 80057e0:	4413      	add	r3, r2
 80057e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057e6:	461a      	mov	r2, r3
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80057ec:	6879      	ldr	r1, [r7, #4]
 80057ee:	69ba      	ldr	r2, [r7, #24]
 80057f0:	4613      	mov	r3, r2
 80057f2:	011b      	lsls	r3, r3, #4
 80057f4:	1a9b      	subs	r3, r3, r2
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	440b      	add	r3, r1
 80057fa:	333c      	adds	r3, #60	@ 0x3c
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	f083 0301 	eor.w	r3, r3, #1
 8005802:	b2d8      	uxtb	r0, r3
 8005804:	6879      	ldr	r1, [r7, #4]
 8005806:	69ba      	ldr	r2, [r7, #24]
 8005808:	4613      	mov	r3, r2
 800580a:	011b      	lsls	r3, r3, #4
 800580c:	1a9b      	subs	r3, r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	440b      	add	r3, r1
 8005812:	333c      	adds	r3, #60	@ 0x3c
 8005814:	4602      	mov	r2, r0
 8005816:	701a      	strb	r2, [r3, #0]
      break;
 8005818:	e00c      	b.n	8005834 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800581a:	6879      	ldr	r1, [r7, #4]
 800581c:	69ba      	ldr	r2, [r7, #24]
 800581e:	4613      	mov	r3, r2
 8005820:	011b      	lsls	r3, r3, #4
 8005822:	1a9b      	subs	r3, r3, r2
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	440b      	add	r3, r1
 8005828:	334c      	adds	r3, #76	@ 0x4c
 800582a:	2204      	movs	r2, #4
 800582c:	701a      	strb	r2, [r3, #0]
      break;
 800582e:	e001      	b.n	8005834 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005830:	bf00      	nop
 8005832:	e000      	b.n	8005836 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005834:	bf00      	nop
  }
}
 8005836:	bf00      	nop
 8005838:	3728      	adds	r7, #40	@ 0x28
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800583e:	b580      	push	{r7, lr}
 8005840:	b086      	sub	sp, #24
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800586a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	2b02      	cmp	r3, #2
 8005874:	d10b      	bne.n	800588e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	2b01      	cmp	r3, #1
 800587e:	d102      	bne.n	8005886 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f7fe fb9f 	bl	8003fc4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	f043 0302 	orr.w	r3, r3, #2
 800588c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f003 0308 	and.w	r3, r3, #8
 8005894:	2b08      	cmp	r3, #8
 8005896:	d132      	bne.n	80058fe <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	f043 0308 	orr.w	r3, r3, #8
 800589e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f003 0304 	and.w	r3, r3, #4
 80058a6:	2b04      	cmp	r3, #4
 80058a8:	d126      	bne.n	80058f8 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	7a5b      	ldrb	r3, [r3, #9]
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d113      	bne.n	80058da <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80058b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80058bc:	d106      	bne.n	80058cc <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2102      	movs	r1, #2
 80058c4:	4618      	mov	r0, r3
 80058c6:	f005 f995 	bl	800abf4 <USB_InitFSLSPClkSel>
 80058ca:	e011      	b.n	80058f0 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2101      	movs	r1, #1
 80058d2:	4618      	mov	r0, r3
 80058d4:	f005 f98e 	bl	800abf4 <USB_InitFSLSPClkSel>
 80058d8:	e00a      	b.n	80058f0 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	79db      	ldrb	r3, [r3, #7]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d106      	bne.n	80058f0 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80058e8:	461a      	mov	r2, r3
 80058ea:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80058ee:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f7fe fb7b 	bl	8003fec <HAL_HCD_PortEnabled_Callback>
 80058f6:	e002      	b.n	80058fe <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f7fe fb81 	bl	8004000 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f003 0320 	and.w	r3, r3, #32
 8005904:	2b20      	cmp	r3, #32
 8005906:	d103      	bne.n	8005910 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	f043 0320 	orr.w	r3, r3, #32
 800590e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005916:	461a      	mov	r2, r3
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	6013      	str	r3, [r2, #0]
}
 800591c:	bf00      	nop
 800591e:	3718      	adds	r7, #24
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d101      	bne.n	8005936 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e12b      	b.n	8005b8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800593c:	b2db      	uxtb	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d106      	bne.n	8005950 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f7fb fd82 	bl	8001454 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2224      	movs	r2, #36	@ 0x24
 8005954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f022 0201 	bic.w	r2, r2, #1
 8005966:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005976:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005986:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005988:	f000 ff82 	bl	8006890 <HAL_RCC_GetPCLK1Freq>
 800598c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	4a81      	ldr	r2, [pc, #516]	@ (8005b98 <HAL_I2C_Init+0x274>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d807      	bhi.n	80059a8 <HAL_I2C_Init+0x84>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	4a80      	ldr	r2, [pc, #512]	@ (8005b9c <HAL_I2C_Init+0x278>)
 800599c:	4293      	cmp	r3, r2
 800599e:	bf94      	ite	ls
 80059a0:	2301      	movls	r3, #1
 80059a2:	2300      	movhi	r3, #0
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	e006      	b.n	80059b6 <HAL_I2C_Init+0x92>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	4a7d      	ldr	r2, [pc, #500]	@ (8005ba0 <HAL_I2C_Init+0x27c>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	bf94      	ite	ls
 80059b0:	2301      	movls	r3, #1
 80059b2:	2300      	movhi	r3, #0
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e0e7      	b.n	8005b8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	4a78      	ldr	r2, [pc, #480]	@ (8005ba4 <HAL_I2C_Init+0x280>)
 80059c2:	fba2 2303 	umull	r2, r3, r2, r3
 80059c6:	0c9b      	lsrs	r3, r3, #18
 80059c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	430a      	orrs	r2, r1
 80059dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	6a1b      	ldr	r3, [r3, #32]
 80059e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	4a6a      	ldr	r2, [pc, #424]	@ (8005b98 <HAL_I2C_Init+0x274>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d802      	bhi.n	80059f8 <HAL_I2C_Init+0xd4>
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	3301      	adds	r3, #1
 80059f6:	e009      	b.n	8005a0c <HAL_I2C_Init+0xe8>
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80059fe:	fb02 f303 	mul.w	r3, r2, r3
 8005a02:	4a69      	ldr	r2, [pc, #420]	@ (8005ba8 <HAL_I2C_Init+0x284>)
 8005a04:	fba2 2303 	umull	r2, r3, r2, r3
 8005a08:	099b      	lsrs	r3, r3, #6
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	687a      	ldr	r2, [r7, #4]
 8005a0e:	6812      	ldr	r2, [r2, #0]
 8005a10:	430b      	orrs	r3, r1
 8005a12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	69db      	ldr	r3, [r3, #28]
 8005a1a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005a1e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	495c      	ldr	r1, [pc, #368]	@ (8005b98 <HAL_I2C_Init+0x274>)
 8005a28:	428b      	cmp	r3, r1
 8005a2a:	d819      	bhi.n	8005a60 <HAL_I2C_Init+0x13c>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	1e59      	subs	r1, r3, #1
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	005b      	lsls	r3, r3, #1
 8005a36:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a3a:	1c59      	adds	r1, r3, #1
 8005a3c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005a40:	400b      	ands	r3, r1
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00a      	beq.n	8005a5c <HAL_I2C_Init+0x138>
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	1e59      	subs	r1, r3, #1
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	005b      	lsls	r3, r3, #1
 8005a50:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a54:	3301      	adds	r3, #1
 8005a56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a5a:	e051      	b.n	8005b00 <HAL_I2C_Init+0x1dc>
 8005a5c:	2304      	movs	r3, #4
 8005a5e:	e04f      	b.n	8005b00 <HAL_I2C_Init+0x1dc>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d111      	bne.n	8005a8c <HAL_I2C_Init+0x168>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	1e58      	subs	r0, r3, #1
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6859      	ldr	r1, [r3, #4]
 8005a70:	460b      	mov	r3, r1
 8005a72:	005b      	lsls	r3, r3, #1
 8005a74:	440b      	add	r3, r1
 8005a76:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	bf0c      	ite	eq
 8005a84:	2301      	moveq	r3, #1
 8005a86:	2300      	movne	r3, #0
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	e012      	b.n	8005ab2 <HAL_I2C_Init+0x18e>
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	1e58      	subs	r0, r3, #1
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6859      	ldr	r1, [r3, #4]
 8005a94:	460b      	mov	r3, r1
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	440b      	add	r3, r1
 8005a9a:	0099      	lsls	r1, r3, #2
 8005a9c:	440b      	add	r3, r1
 8005a9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005aa2:	3301      	adds	r3, #1
 8005aa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	bf0c      	ite	eq
 8005aac:	2301      	moveq	r3, #1
 8005aae:	2300      	movne	r3, #0
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d001      	beq.n	8005aba <HAL_I2C_Init+0x196>
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e022      	b.n	8005b00 <HAL_I2C_Init+0x1dc>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d10e      	bne.n	8005ae0 <HAL_I2C_Init+0x1bc>
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	1e58      	subs	r0, r3, #1
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6859      	ldr	r1, [r3, #4]
 8005aca:	460b      	mov	r3, r1
 8005acc:	005b      	lsls	r3, r3, #1
 8005ace:	440b      	add	r3, r1
 8005ad0:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ada:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ade:	e00f      	b.n	8005b00 <HAL_I2C_Init+0x1dc>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	1e58      	subs	r0, r3, #1
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6859      	ldr	r1, [r3, #4]
 8005ae8:	460b      	mov	r3, r1
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	440b      	add	r3, r1
 8005aee:	0099      	lsls	r1, r3, #2
 8005af0:	440b      	add	r3, r1
 8005af2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005af6:	3301      	adds	r3, #1
 8005af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005afc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005b00:	6879      	ldr	r1, [r7, #4]
 8005b02:	6809      	ldr	r1, [r1, #0]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	69da      	ldr	r2, [r3, #28]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	431a      	orrs	r2, r3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	430a      	orrs	r2, r1
 8005b22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005b2e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	6911      	ldr	r1, [r2, #16]
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	68d2      	ldr	r2, [r2, #12]
 8005b3a:	4311      	orrs	r1, r2
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	6812      	ldr	r2, [r2, #0]
 8005b40:	430b      	orrs	r3, r1
 8005b42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	695a      	ldr	r2, [r3, #20]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	431a      	orrs	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	430a      	orrs	r2, r1
 8005b5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f042 0201 	orr.w	r2, r2, #1
 8005b6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2220      	movs	r2, #32
 8005b7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3710      	adds	r7, #16
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	000186a0 	.word	0x000186a0
 8005b9c:	001e847f 	.word	0x001e847f
 8005ba0:	003d08ff 	.word	0x003d08ff
 8005ba4:	431bde83 	.word	0x431bde83
 8005ba8:	10624dd3 	.word	0x10624dd3

08005bac <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b084      	sub	sp, #16
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d101      	bne.n	8005bbe <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e0bf      	b.n	8005d3e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d106      	bne.n	8005bd8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f7fb fcbc 	bl	8001550 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2202      	movs	r2, #2
 8005bdc:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	699a      	ldr	r2, [r3, #24]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8005bee:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	6999      	ldr	r1, [r3, #24]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	685a      	ldr	r2, [r3, #4]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005c04:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6899      	ldr	r1, [r3, #8]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	4b4a      	ldr	r3, [pc, #296]	@ (8005d48 <HAL_LTDC_Init+0x19c>)
 8005c20:	400b      	ands	r3, r1
 8005c22:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	041b      	lsls	r3, r3, #16
 8005c2a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	6899      	ldr	r1, [r3, #8]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	699a      	ldr	r2, [r3, #24]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	431a      	orrs	r2, r3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	68d9      	ldr	r1, [r3, #12]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	4b3e      	ldr	r3, [pc, #248]	@ (8005d48 <HAL_LTDC_Init+0x19c>)
 8005c4e:	400b      	ands	r3, r1
 8005c50:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	69db      	ldr	r3, [r3, #28]
 8005c56:	041b      	lsls	r3, r3, #16
 8005c58:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	68d9      	ldr	r1, [r3, #12]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a1a      	ldr	r2, [r3, #32]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	431a      	orrs	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	430a      	orrs	r2, r1
 8005c6e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	6919      	ldr	r1, [r3, #16]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	4b33      	ldr	r3, [pc, #204]	@ (8005d48 <HAL_LTDC_Init+0x19c>)
 8005c7c:	400b      	ands	r3, r1
 8005c7e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c84:	041b      	lsls	r3, r3, #16
 8005c86:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	6919      	ldr	r1, [r3, #16]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	431a      	orrs	r2, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	430a      	orrs	r2, r1
 8005c9c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6959      	ldr	r1, [r3, #20]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	4b27      	ldr	r3, [pc, #156]	@ (8005d48 <HAL_LTDC_Init+0x19c>)
 8005caa:	400b      	ands	r3, r1
 8005cac:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb2:	041b      	lsls	r3, r3, #16
 8005cb4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6959      	ldr	r1, [r3, #20]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	431a      	orrs	r2, r3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005cd2:	021b      	lsls	r3, r3, #8
 8005cd4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005cdc:	041b      	lsls	r3, r3, #16
 8005cde:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005cee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8005d02:	431a      	orrs	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	430a      	orrs	r2, r1
 8005d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f042 0206 	orr.w	r2, r2, #6
 8005d1a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	699a      	ldr	r2, [r3, #24]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f042 0201 	orr.w	r2, r2, #1
 8005d2a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	f000f800 	.word	0xf000f800

08005d4c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d5a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d62:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f003 0304 	and.w	r3, r3, #4
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d023      	beq.n	8005db6 <HAL_LTDC_IRQHandler+0x6a>
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	f003 0304 	and.w	r3, r3, #4
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d01e      	beq.n	8005db6 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f022 0204 	bic.w	r2, r2, #4
 8005d86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2204      	movs	r2, #4
 8005d8e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005d96:	f043 0201 	orr.w	r2, r3, #1
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2204      	movs	r2, #4
 8005da4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 f86f 	bl	8005e94 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f003 0302 	and.w	r3, r3, #2
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d023      	beq.n	8005e08 <HAL_LTDC_IRQHandler+0xbc>
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	f003 0302 	and.w	r3, r3, #2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d01e      	beq.n	8005e08 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 0202 	bic.w	r2, r2, #2
 8005dd8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2202      	movs	r2, #2
 8005de0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005de8:	f043 0202 	orr.w	r2, r3, #2
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2204      	movs	r2, #4
 8005df6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 f846 	bl	8005e94 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f003 0301 	and.w	r3, r3, #1
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d01b      	beq.n	8005e4a <HAL_LTDC_IRQHandler+0xfe>
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	f003 0301 	and.w	r3, r3, #1
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d016      	beq.n	8005e4a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f022 0201 	bic.w	r2, r2, #1
 8005e2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2201      	movs	r2, #1
 8005e32:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 f82f 	bl	8005ea8 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	f003 0308 	and.w	r3, r3, #8
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d01b      	beq.n	8005e8c <HAL_LTDC_IRQHandler+0x140>
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	f003 0308 	and.w	r3, r3, #8
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d016      	beq.n	8005e8c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f022 0208 	bic.w	r2, r2, #8
 8005e6c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	2208      	movs	r2, #8
 8005e74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 f818 	bl	8005ebc <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8005e8c:	bf00      	nop
 8005e8e:	3710      	adds	r7, #16
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8005eb0:	bf00      	nop
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005ed0:	b5b0      	push	{r4, r5, r7, lr}
 8005ed2:	b084      	sub	sp, #16
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d101      	bne.n	8005eea <HAL_LTDC_ConfigLayer+0x1a>
 8005ee6:	2302      	movs	r3, #2
 8005ee8:	e02c      	b.n	8005f44 <HAL_LTDC_ConfigLayer+0x74>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2201      	movs	r2, #1
 8005eee:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2202      	movs	r2, #2
 8005ef6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005efa:	68fa      	ldr	r2, [r7, #12]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2134      	movs	r1, #52	@ 0x34
 8005f00:	fb01 f303 	mul.w	r3, r1, r3
 8005f04:	4413      	add	r3, r2
 8005f06:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	4614      	mov	r4, r2
 8005f0e:	461d      	mov	r5, r3
 8005f10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f1c:	682b      	ldr	r3, [r5, #0]
 8005f1e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	68b9      	ldr	r1, [r7, #8]
 8005f24:	68f8      	ldr	r0, [r7, #12]
 8005f26:	f000 f811 	bl	8005f4c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2201      	movs	r2, #1
 8005f36:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3710      	adds	r7, #16
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bdb0      	pop	{r4, r5, r7, pc}

08005f4c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b089      	sub	sp, #36	@ 0x24
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	0c1b      	lsrs	r3, r3, #16
 8005f64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f68:	4413      	add	r3, r2
 8005f6a:	041b      	lsls	r3, r3, #16
 8005f6c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	461a      	mov	r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	01db      	lsls	r3, r3, #7
 8005f78:	4413      	add	r3, r2
 8005f7a:	3384      	adds	r3, #132	@ 0x84
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	68fa      	ldr	r2, [r7, #12]
 8005f80:	6812      	ldr	r2, [r2, #0]
 8005f82:	4611      	mov	r1, r2
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	01d2      	lsls	r2, r2, #7
 8005f88:	440a      	add	r2, r1
 8005f8a:	3284      	adds	r2, #132	@ 0x84
 8005f8c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005f90:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	0c1b      	lsrs	r3, r3, #16
 8005f9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005fa2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005fa4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4619      	mov	r1, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	01db      	lsls	r3, r3, #7
 8005fb0:	440b      	add	r3, r1
 8005fb2:	3384      	adds	r3, #132	@ 0x84
 8005fb4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005fba:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	68da      	ldr	r2, [r3, #12]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005fca:	4413      	add	r3, r2
 8005fcc:	041b      	lsls	r3, r3, #16
 8005fce:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	01db      	lsls	r3, r3, #7
 8005fda:	4413      	add	r3, r2
 8005fdc:	3384      	adds	r3, #132	@ 0x84
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	6812      	ldr	r2, [r2, #0]
 8005fe4:	4611      	mov	r1, r2
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	01d2      	lsls	r2, r2, #7
 8005fea:	440a      	add	r2, r1
 8005fec:	3284      	adds	r2, #132	@ 0x84
 8005fee:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005ff2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	689a      	ldr	r2, [r3, #8]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006002:	4413      	add	r3, r2
 8006004:	1c5a      	adds	r2, r3, #1
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4619      	mov	r1, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	01db      	lsls	r3, r3, #7
 8006010:	440b      	add	r3, r1
 8006012:	3384      	adds	r3, #132	@ 0x84
 8006014:	4619      	mov	r1, r3
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	4313      	orrs	r3, r2
 800601a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	461a      	mov	r2, r3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	01db      	lsls	r3, r3, #7
 8006026:	4413      	add	r3, r2
 8006028:	3384      	adds	r3, #132	@ 0x84
 800602a:	691b      	ldr	r3, [r3, #16]
 800602c:	68fa      	ldr	r2, [r7, #12]
 800602e:	6812      	ldr	r2, [r2, #0]
 8006030:	4611      	mov	r1, r2
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	01d2      	lsls	r2, r2, #7
 8006036:	440a      	add	r2, r1
 8006038:	3284      	adds	r2, #132	@ 0x84
 800603a:	f023 0307 	bic.w	r3, r3, #7
 800603e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	461a      	mov	r2, r3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	01db      	lsls	r3, r3, #7
 800604a:	4413      	add	r3, r2
 800604c:	3384      	adds	r3, #132	@ 0x84
 800604e:	461a      	mov	r2, r3
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	691b      	ldr	r3, [r3, #16]
 8006054:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800605c:	021b      	lsls	r3, r3, #8
 800605e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006066:	041b      	lsls	r3, r3, #16
 8006068:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	061b      	lsls	r3, r3, #24
 8006070:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	461a      	mov	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	01db      	lsls	r3, r3, #7
 800607c:	4413      	add	r3, r2
 800607e:	3384      	adds	r3, #132	@ 0x84
 8006080:	699b      	ldr	r3, [r3, #24]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	461a      	mov	r2, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	01db      	lsls	r3, r3, #7
 800608c:	4413      	add	r3, r2
 800608e:	3384      	adds	r3, #132	@ 0x84
 8006090:	461a      	mov	r2, r3
 8006092:	2300      	movs	r3, #0
 8006094:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800609c:	461a      	mov	r2, r3
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	431a      	orrs	r2, r3
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	431a      	orrs	r2, r3
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4619      	mov	r1, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	01db      	lsls	r3, r3, #7
 80060b0:	440b      	add	r3, r1
 80060b2:	3384      	adds	r3, #132	@ 0x84
 80060b4:	4619      	mov	r1, r3
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	461a      	mov	r2, r3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	01db      	lsls	r3, r3, #7
 80060c6:	4413      	add	r3, r2
 80060c8:	3384      	adds	r3, #132	@ 0x84
 80060ca:	695b      	ldr	r3, [r3, #20]
 80060cc:	68fa      	ldr	r2, [r7, #12]
 80060ce:	6812      	ldr	r2, [r2, #0]
 80060d0:	4611      	mov	r1, r2
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	01d2      	lsls	r2, r2, #7
 80060d6:	440a      	add	r2, r1
 80060d8:	3284      	adds	r2, #132	@ 0x84
 80060da:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80060de:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	461a      	mov	r2, r3
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	01db      	lsls	r3, r3, #7
 80060ea:	4413      	add	r3, r2
 80060ec:	3384      	adds	r3, #132	@ 0x84
 80060ee:	461a      	mov	r2, r3
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	461a      	mov	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	01db      	lsls	r3, r3, #7
 8006100:	4413      	add	r3, r2
 8006102:	3384      	adds	r3, #132	@ 0x84
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	6812      	ldr	r2, [r2, #0]
 800610a:	4611      	mov	r1, r2
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	01d2      	lsls	r2, r2, #7
 8006110:	440a      	add	r2, r1
 8006112:	3284      	adds	r2, #132	@ 0x84
 8006114:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006118:	f023 0307 	bic.w	r3, r3, #7
 800611c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	69da      	ldr	r2, [r3, #28]
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	6a1b      	ldr	r3, [r3, #32]
 8006126:	68f9      	ldr	r1, [r7, #12]
 8006128:	6809      	ldr	r1, [r1, #0]
 800612a:	4608      	mov	r0, r1
 800612c:	6879      	ldr	r1, [r7, #4]
 800612e:	01c9      	lsls	r1, r1, #7
 8006130:	4401      	add	r1, r0
 8006132:	3184      	adds	r1, #132	@ 0x84
 8006134:	4313      	orrs	r3, r2
 8006136:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	461a      	mov	r2, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	01db      	lsls	r3, r3, #7
 8006142:	4413      	add	r3, r2
 8006144:	3384      	adds	r3, #132	@ 0x84
 8006146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	461a      	mov	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	01db      	lsls	r3, r3, #7
 8006152:	4413      	add	r3, r2
 8006154:	3384      	adds	r3, #132	@ 0x84
 8006156:	461a      	mov	r2, r3
 8006158:	2300      	movs	r3, #0
 800615a:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	461a      	mov	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	01db      	lsls	r3, r3, #7
 8006166:	4413      	add	r3, r2
 8006168:	3384      	adds	r3, #132	@ 0x84
 800616a:	461a      	mov	r2, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006170:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d102      	bne.n	8006180 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800617a:	2304      	movs	r3, #4
 800617c:	61fb      	str	r3, [r7, #28]
 800617e:	e01b      	b.n	80061b8 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	691b      	ldr	r3, [r3, #16]
 8006184:	2b01      	cmp	r3, #1
 8006186:	d102      	bne.n	800618e <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8006188:	2303      	movs	r3, #3
 800618a:	61fb      	str	r3, [r7, #28]
 800618c:	e014      	b.n	80061b8 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	2b04      	cmp	r3, #4
 8006194:	d00b      	beq.n	80061ae <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800619a:	2b02      	cmp	r3, #2
 800619c:	d007      	beq.n	80061ae <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80061a2:	2b03      	cmp	r3, #3
 80061a4:	d003      	beq.n	80061ae <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80061aa:	2b07      	cmp	r3, #7
 80061ac:	d102      	bne.n	80061b4 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80061ae:	2302      	movs	r3, #2
 80061b0:	61fb      	str	r3, [r7, #28]
 80061b2:	e001      	b.n	80061b8 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80061b4:	2301      	movs	r3, #1
 80061b6:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	461a      	mov	r2, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	01db      	lsls	r3, r3, #7
 80061c2:	4413      	add	r3, r2
 80061c4:	3384      	adds	r3, #132	@ 0x84
 80061c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	6812      	ldr	r2, [r2, #0]
 80061cc:	4611      	mov	r1, r2
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	01d2      	lsls	r2, r2, #7
 80061d2:	440a      	add	r2, r1
 80061d4:	3284      	adds	r2, #132	@ 0x84
 80061d6:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80061da:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e0:	69fa      	ldr	r2, [r7, #28]
 80061e2:	fb02 f303 	mul.w	r3, r2, r3
 80061e6:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	6859      	ldr	r1, [r3, #4]
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	1acb      	subs	r3, r1, r3
 80061f2:	69f9      	ldr	r1, [r7, #28]
 80061f4:	fb01 f303 	mul.w	r3, r1, r3
 80061f8:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80061fa:	68f9      	ldr	r1, [r7, #12]
 80061fc:	6809      	ldr	r1, [r1, #0]
 80061fe:	4608      	mov	r0, r1
 8006200:	6879      	ldr	r1, [r7, #4]
 8006202:	01c9      	lsls	r1, r1, #7
 8006204:	4401      	add	r1, r0
 8006206:	3184      	adds	r1, #132	@ 0x84
 8006208:	4313      	orrs	r3, r2
 800620a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	461a      	mov	r2, r3
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	01db      	lsls	r3, r3, #7
 8006216:	4413      	add	r3, r2
 8006218:	3384      	adds	r3, #132	@ 0x84
 800621a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800621c:	68fa      	ldr	r2, [r7, #12]
 800621e:	6812      	ldr	r2, [r2, #0]
 8006220:	4611      	mov	r1, r2
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	01d2      	lsls	r2, r2, #7
 8006226:	440a      	add	r2, r1
 8006228:	3284      	adds	r2, #132	@ 0x84
 800622a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800622e:	f023 0307 	bic.w	r3, r3, #7
 8006232:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	461a      	mov	r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	01db      	lsls	r3, r3, #7
 800623e:	4413      	add	r3, r2
 8006240:	3384      	adds	r3, #132	@ 0x84
 8006242:	461a      	mov	r2, r3
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006248:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	461a      	mov	r2, r3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	01db      	lsls	r3, r3, #7
 8006254:	4413      	add	r3, r2
 8006256:	3384      	adds	r3, #132	@ 0x84
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	6812      	ldr	r2, [r2, #0]
 800625e:	4611      	mov	r1, r2
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	01d2      	lsls	r2, r2, #7
 8006264:	440a      	add	r2, r1
 8006266:	3284      	adds	r2, #132	@ 0x84
 8006268:	f043 0301 	orr.w	r3, r3, #1
 800626c:	6013      	str	r3, [r2, #0]
}
 800626e:	bf00      	nop
 8006270:	3724      	adds	r7, #36	@ 0x24
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr
	...

0800627c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b082      	sub	sp, #8
 8006280:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006282:	2300      	movs	r3, #0
 8006284:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006286:	2300      	movs	r3, #0
 8006288:	603b      	str	r3, [r7, #0]
 800628a:	4b20      	ldr	r3, [pc, #128]	@ (800630c <HAL_PWREx_EnableOverDrive+0x90>)
 800628c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800628e:	4a1f      	ldr	r2, [pc, #124]	@ (800630c <HAL_PWREx_EnableOverDrive+0x90>)
 8006290:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006294:	6413      	str	r3, [r2, #64]	@ 0x40
 8006296:	4b1d      	ldr	r3, [pc, #116]	@ (800630c <HAL_PWREx_EnableOverDrive+0x90>)
 8006298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800629a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800629e:	603b      	str	r3, [r7, #0]
 80062a0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80062a2:	4b1b      	ldr	r3, [pc, #108]	@ (8006310 <HAL_PWREx_EnableOverDrive+0x94>)
 80062a4:	2201      	movs	r2, #1
 80062a6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80062a8:	f7fb fe6e 	bl	8001f88 <HAL_GetTick>
 80062ac:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80062ae:	e009      	b.n	80062c4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80062b0:	f7fb fe6a 	bl	8001f88 <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80062be:	d901      	bls.n	80062c4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80062c0:	2303      	movs	r3, #3
 80062c2:	e01f      	b.n	8006304 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80062c4:	4b13      	ldr	r3, [pc, #76]	@ (8006314 <HAL_PWREx_EnableOverDrive+0x98>)
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062d0:	d1ee      	bne.n	80062b0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80062d2:	4b11      	ldr	r3, [pc, #68]	@ (8006318 <HAL_PWREx_EnableOverDrive+0x9c>)
 80062d4:	2201      	movs	r2, #1
 80062d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80062d8:	f7fb fe56 	bl	8001f88 <HAL_GetTick>
 80062dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80062de:	e009      	b.n	80062f4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80062e0:	f7fb fe52 	bl	8001f88 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80062ee:	d901      	bls.n	80062f4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80062f0:	2303      	movs	r3, #3
 80062f2:	e007      	b.n	8006304 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80062f4:	4b07      	ldr	r3, [pc, #28]	@ (8006314 <HAL_PWREx_EnableOverDrive+0x98>)
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006300:	d1ee      	bne.n	80062e0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	3708      	adds	r7, #8
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}
 800630c:	40023800 	.word	0x40023800
 8006310:	420e0040 	.word	0x420e0040
 8006314:	40007000 	.word	0x40007000
 8006318:	420e0044 	.word	0x420e0044

0800631c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b086      	sub	sp, #24
 8006320:	af02      	add	r7, sp, #8
 8006322:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006324:	f7fb fe30 	bl	8001f88 <HAL_GetTick>
 8006328:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d101      	bne.n	8006334 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e069      	b.n	8006408 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800633a:	b2db      	uxtb	r3, r3
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10b      	bne.n	8006358 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f7fb f929 	bl	80015a0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800634e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f000 f85e 	bl	8006414 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	3b01      	subs	r3, #1
 8006368:	021a      	lsls	r2, r3, #8
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	430a      	orrs	r2, r1
 8006370:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006376:	9300      	str	r3, [sp, #0]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2200      	movs	r2, #0
 800637c:	2120      	movs	r1, #32
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 f856 	bl	8006430 <QSPI_WaitFlagStateUntilTimeout>
 8006384:	4603      	mov	r3, r0
 8006386:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8006388:	7afb      	ldrb	r3, [r7, #11]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d137      	bne.n	80063fe <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006398:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800639c:	687a      	ldr	r2, [r7, #4]
 800639e:	6852      	ldr	r2, [r2, #4]
 80063a0:	0611      	lsls	r1, r2, #24
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	68d2      	ldr	r2, [r2, #12]
 80063a6:	4311      	orrs	r1, r2
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	69d2      	ldr	r2, [r2, #28]
 80063ac:	4311      	orrs	r1, r2
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	6a12      	ldr	r2, [r2, #32]
 80063b2:	4311      	orrs	r1, r2
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	6812      	ldr	r2, [r2, #0]
 80063b8:	430b      	orrs	r3, r1
 80063ba:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	685a      	ldr	r2, [r3, #4]
 80063c2:	4b13      	ldr	r3, [pc, #76]	@ (8006410 <HAL_QSPI_Init+0xf4>)
 80063c4:	4013      	ands	r3, r2
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	6912      	ldr	r2, [r2, #16]
 80063ca:	0411      	lsls	r1, r2, #16
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	6952      	ldr	r2, [r2, #20]
 80063d0:	4311      	orrs	r1, r2
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	6992      	ldr	r2, [r2, #24]
 80063d6:	4311      	orrs	r1, r2
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	6812      	ldr	r2, [r2, #0]
 80063dc:	430b      	orrs	r3, r1
 80063de:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f042 0201 	orr.w	r2, r2, #1
 80063ee:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8006406:	7afb      	ldrb	r3, [r7, #11]
}
 8006408:	4618      	mov	r0, r3
 800640a:	3710      	adds	r7, #16
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}
 8006410:	ffe0f8fe 	.word	0xffe0f8fe

08006414 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	683a      	ldr	r2, [r7, #0]
 8006422:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8006424:	bf00      	nop
 8006426:	370c      	adds	r7, #12
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr

08006430 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	60f8      	str	r0, [r7, #12]
 8006438:	60b9      	str	r1, [r7, #8]
 800643a:	603b      	str	r3, [r7, #0]
 800643c:	4613      	mov	r3, r2
 800643e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006440:	e01a      	b.n	8006478 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006448:	d016      	beq.n	8006478 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800644a:	f7fb fd9d 	bl	8001f88 <HAL_GetTick>
 800644e:	4602      	mov	r2, r0
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	1ad3      	subs	r3, r2, r3
 8006454:	69ba      	ldr	r2, [r7, #24]
 8006456:	429a      	cmp	r2, r3
 8006458:	d302      	bcc.n	8006460 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d10b      	bne.n	8006478 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2204      	movs	r2, #4
 8006464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800646c:	f043 0201 	orr.w	r2, r3, #1
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e00e      	b.n	8006496 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	689a      	ldr	r2, [r3, #8]
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	4013      	ands	r3, r2
 8006482:	2b00      	cmp	r3, #0
 8006484:	bf14      	ite	ne
 8006486:	2301      	movne	r3, #1
 8006488:	2300      	moveq	r3, #0
 800648a:	b2db      	uxtb	r3, r3
 800648c:	461a      	mov	r2, r3
 800648e:	79fb      	ldrb	r3, [r7, #7]
 8006490:	429a      	cmp	r2, r3
 8006492:	d1d6      	bne.n	8006442 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006494:	2300      	movs	r3, #0
}
 8006496:	4618      	mov	r0, r3
 8006498:	3710      	adds	r7, #16
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}
	...

080064a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b084      	sub	sp, #16
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d101      	bne.n	80064b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e0cc      	b.n	800664e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80064b4:	4b68      	ldr	r3, [pc, #416]	@ (8006658 <HAL_RCC_ClockConfig+0x1b8>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 030f 	and.w	r3, r3, #15
 80064bc:	683a      	ldr	r2, [r7, #0]
 80064be:	429a      	cmp	r2, r3
 80064c0:	d90c      	bls.n	80064dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064c2:	4b65      	ldr	r3, [pc, #404]	@ (8006658 <HAL_RCC_ClockConfig+0x1b8>)
 80064c4:	683a      	ldr	r2, [r7, #0]
 80064c6:	b2d2      	uxtb	r2, r2
 80064c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064ca:	4b63      	ldr	r3, [pc, #396]	@ (8006658 <HAL_RCC_ClockConfig+0x1b8>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 030f 	and.w	r3, r3, #15
 80064d2:	683a      	ldr	r2, [r7, #0]
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d001      	beq.n	80064dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	e0b8      	b.n	800664e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 0302 	and.w	r3, r3, #2
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d020      	beq.n	800652a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f003 0304 	and.w	r3, r3, #4
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d005      	beq.n	8006500 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064f4:	4b59      	ldr	r3, [pc, #356]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	4a58      	ldr	r2, [pc, #352]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 80064fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80064fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 0308 	and.w	r3, r3, #8
 8006508:	2b00      	cmp	r3, #0
 800650a:	d005      	beq.n	8006518 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800650c:	4b53      	ldr	r3, [pc, #332]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	4a52      	ldr	r2, [pc, #328]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 8006512:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006516:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006518:	4b50      	ldr	r3, [pc, #320]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	494d      	ldr	r1, [pc, #308]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 8006526:	4313      	orrs	r3, r2
 8006528:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f003 0301 	and.w	r3, r3, #1
 8006532:	2b00      	cmp	r3, #0
 8006534:	d044      	beq.n	80065c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	2b01      	cmp	r3, #1
 800653c:	d107      	bne.n	800654e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800653e:	4b47      	ldr	r3, [pc, #284]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006546:	2b00      	cmp	r3, #0
 8006548:	d119      	bne.n	800657e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e07f      	b.n	800664e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	2b02      	cmp	r3, #2
 8006554:	d003      	beq.n	800655e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800655a:	2b03      	cmp	r3, #3
 800655c:	d107      	bne.n	800656e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800655e:	4b3f      	ldr	r3, [pc, #252]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d109      	bne.n	800657e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e06f      	b.n	800664e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800656e:	4b3b      	ldr	r3, [pc, #236]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	2b00      	cmp	r3, #0
 8006578:	d101      	bne.n	800657e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e067      	b.n	800664e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800657e:	4b37      	ldr	r3, [pc, #220]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	f023 0203 	bic.w	r2, r3, #3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	4934      	ldr	r1, [pc, #208]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 800658c:	4313      	orrs	r3, r2
 800658e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006590:	f7fb fcfa 	bl	8001f88 <HAL_GetTick>
 8006594:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006596:	e00a      	b.n	80065ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006598:	f7fb fcf6 	bl	8001f88 <HAL_GetTick>
 800659c:	4602      	mov	r2, r0
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d901      	bls.n	80065ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e04f      	b.n	800664e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065ae:	4b2b      	ldr	r3, [pc, #172]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	f003 020c 	and.w	r2, r3, #12
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	009b      	lsls	r3, r3, #2
 80065bc:	429a      	cmp	r2, r3
 80065be:	d1eb      	bne.n	8006598 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065c0:	4b25      	ldr	r3, [pc, #148]	@ (8006658 <HAL_RCC_ClockConfig+0x1b8>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 030f 	and.w	r3, r3, #15
 80065c8:	683a      	ldr	r2, [r7, #0]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d20c      	bcs.n	80065e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065ce:	4b22      	ldr	r3, [pc, #136]	@ (8006658 <HAL_RCC_ClockConfig+0x1b8>)
 80065d0:	683a      	ldr	r2, [r7, #0]
 80065d2:	b2d2      	uxtb	r2, r2
 80065d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065d6:	4b20      	ldr	r3, [pc, #128]	@ (8006658 <HAL_RCC_ClockConfig+0x1b8>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 030f 	and.w	r3, r3, #15
 80065de:	683a      	ldr	r2, [r7, #0]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d001      	beq.n	80065e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	e032      	b.n	800664e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 0304 	and.w	r3, r3, #4
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d008      	beq.n	8006606 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065f4:	4b19      	ldr	r3, [pc, #100]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	4916      	ldr	r1, [pc, #88]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 8006602:	4313      	orrs	r3, r2
 8006604:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f003 0308 	and.w	r3, r3, #8
 800660e:	2b00      	cmp	r3, #0
 8006610:	d009      	beq.n	8006626 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006612:	4b12      	ldr	r3, [pc, #72]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	00db      	lsls	r3, r3, #3
 8006620:	490e      	ldr	r1, [pc, #56]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 8006622:	4313      	orrs	r3, r2
 8006624:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006626:	f000 f821 	bl	800666c <HAL_RCC_GetSysClockFreq>
 800662a:	4602      	mov	r2, r0
 800662c:	4b0b      	ldr	r3, [pc, #44]	@ (800665c <HAL_RCC_ClockConfig+0x1bc>)
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	091b      	lsrs	r3, r3, #4
 8006632:	f003 030f 	and.w	r3, r3, #15
 8006636:	490a      	ldr	r1, [pc, #40]	@ (8006660 <HAL_RCC_ClockConfig+0x1c0>)
 8006638:	5ccb      	ldrb	r3, [r1, r3]
 800663a:	fa22 f303 	lsr.w	r3, r2, r3
 800663e:	4a09      	ldr	r2, [pc, #36]	@ (8006664 <HAL_RCC_ClockConfig+0x1c4>)
 8006640:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006642:	4b09      	ldr	r3, [pc, #36]	@ (8006668 <HAL_RCC_ClockConfig+0x1c8>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4618      	mov	r0, r3
 8006648:	f7fb fb28 	bl	8001c9c <HAL_InitTick>

  return HAL_OK;
 800664c:	2300      	movs	r3, #0
}
 800664e:	4618      	mov	r0, r3
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	40023c00 	.word	0x40023c00
 800665c:	40023800 	.word	0x40023800
 8006660:	0800d7ac 	.word	0x0800d7ac
 8006664:	2000001c 	.word	0x2000001c
 8006668:	20000020 	.word	0x20000020

0800666c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800666c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006670:	b094      	sub	sp, #80	@ 0x50
 8006672:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006674:	2300      	movs	r3, #0
 8006676:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006678:	2300      	movs	r3, #0
 800667a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006680:	2300      	movs	r3, #0
 8006682:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006684:	4b79      	ldr	r3, [pc, #484]	@ (800686c <HAL_RCC_GetSysClockFreq+0x200>)
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	f003 030c 	and.w	r3, r3, #12
 800668c:	2b08      	cmp	r3, #8
 800668e:	d00d      	beq.n	80066ac <HAL_RCC_GetSysClockFreq+0x40>
 8006690:	2b08      	cmp	r3, #8
 8006692:	f200 80e1 	bhi.w	8006858 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006696:	2b00      	cmp	r3, #0
 8006698:	d002      	beq.n	80066a0 <HAL_RCC_GetSysClockFreq+0x34>
 800669a:	2b04      	cmp	r3, #4
 800669c:	d003      	beq.n	80066a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800669e:	e0db      	b.n	8006858 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80066a0:	4b73      	ldr	r3, [pc, #460]	@ (8006870 <HAL_RCC_GetSysClockFreq+0x204>)
 80066a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80066a4:	e0db      	b.n	800685e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80066a6:	4b73      	ldr	r3, [pc, #460]	@ (8006874 <HAL_RCC_GetSysClockFreq+0x208>)
 80066a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80066aa:	e0d8      	b.n	800685e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80066ac:	4b6f      	ldr	r3, [pc, #444]	@ (800686c <HAL_RCC_GetSysClockFreq+0x200>)
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066b4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80066b6:	4b6d      	ldr	r3, [pc, #436]	@ (800686c <HAL_RCC_GetSysClockFreq+0x200>)
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d063      	beq.n	800678a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066c2:	4b6a      	ldr	r3, [pc, #424]	@ (800686c <HAL_RCC_GetSysClockFreq+0x200>)
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	099b      	lsrs	r3, r3, #6
 80066c8:	2200      	movs	r2, #0
 80066ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80066ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80066d6:	2300      	movs	r3, #0
 80066d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80066da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80066de:	4622      	mov	r2, r4
 80066e0:	462b      	mov	r3, r5
 80066e2:	f04f 0000 	mov.w	r0, #0
 80066e6:	f04f 0100 	mov.w	r1, #0
 80066ea:	0159      	lsls	r1, r3, #5
 80066ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80066f0:	0150      	lsls	r0, r2, #5
 80066f2:	4602      	mov	r2, r0
 80066f4:	460b      	mov	r3, r1
 80066f6:	4621      	mov	r1, r4
 80066f8:	1a51      	subs	r1, r2, r1
 80066fa:	6139      	str	r1, [r7, #16]
 80066fc:	4629      	mov	r1, r5
 80066fe:	eb63 0301 	sbc.w	r3, r3, r1
 8006702:	617b      	str	r3, [r7, #20]
 8006704:	f04f 0200 	mov.w	r2, #0
 8006708:	f04f 0300 	mov.w	r3, #0
 800670c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006710:	4659      	mov	r1, fp
 8006712:	018b      	lsls	r3, r1, #6
 8006714:	4651      	mov	r1, sl
 8006716:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800671a:	4651      	mov	r1, sl
 800671c:	018a      	lsls	r2, r1, #6
 800671e:	4651      	mov	r1, sl
 8006720:	ebb2 0801 	subs.w	r8, r2, r1
 8006724:	4659      	mov	r1, fp
 8006726:	eb63 0901 	sbc.w	r9, r3, r1
 800672a:	f04f 0200 	mov.w	r2, #0
 800672e:	f04f 0300 	mov.w	r3, #0
 8006732:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006736:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800673a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800673e:	4690      	mov	r8, r2
 8006740:	4699      	mov	r9, r3
 8006742:	4623      	mov	r3, r4
 8006744:	eb18 0303 	adds.w	r3, r8, r3
 8006748:	60bb      	str	r3, [r7, #8]
 800674a:	462b      	mov	r3, r5
 800674c:	eb49 0303 	adc.w	r3, r9, r3
 8006750:	60fb      	str	r3, [r7, #12]
 8006752:	f04f 0200 	mov.w	r2, #0
 8006756:	f04f 0300 	mov.w	r3, #0
 800675a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800675e:	4629      	mov	r1, r5
 8006760:	024b      	lsls	r3, r1, #9
 8006762:	4621      	mov	r1, r4
 8006764:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006768:	4621      	mov	r1, r4
 800676a:	024a      	lsls	r2, r1, #9
 800676c:	4610      	mov	r0, r2
 800676e:	4619      	mov	r1, r3
 8006770:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006772:	2200      	movs	r2, #0
 8006774:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006776:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006778:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800677c:	f7f9 fd42 	bl	8000204 <__aeabi_uldivmod>
 8006780:	4602      	mov	r2, r0
 8006782:	460b      	mov	r3, r1
 8006784:	4613      	mov	r3, r2
 8006786:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006788:	e058      	b.n	800683c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800678a:	4b38      	ldr	r3, [pc, #224]	@ (800686c <HAL_RCC_GetSysClockFreq+0x200>)
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	099b      	lsrs	r3, r3, #6
 8006790:	2200      	movs	r2, #0
 8006792:	4618      	mov	r0, r3
 8006794:	4611      	mov	r1, r2
 8006796:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800679a:	623b      	str	r3, [r7, #32]
 800679c:	2300      	movs	r3, #0
 800679e:	627b      	str	r3, [r7, #36]	@ 0x24
 80067a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80067a4:	4642      	mov	r2, r8
 80067a6:	464b      	mov	r3, r9
 80067a8:	f04f 0000 	mov.w	r0, #0
 80067ac:	f04f 0100 	mov.w	r1, #0
 80067b0:	0159      	lsls	r1, r3, #5
 80067b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067b6:	0150      	lsls	r0, r2, #5
 80067b8:	4602      	mov	r2, r0
 80067ba:	460b      	mov	r3, r1
 80067bc:	4641      	mov	r1, r8
 80067be:	ebb2 0a01 	subs.w	sl, r2, r1
 80067c2:	4649      	mov	r1, r9
 80067c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80067c8:	f04f 0200 	mov.w	r2, #0
 80067cc:	f04f 0300 	mov.w	r3, #0
 80067d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80067d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80067d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80067dc:	ebb2 040a 	subs.w	r4, r2, sl
 80067e0:	eb63 050b 	sbc.w	r5, r3, fp
 80067e4:	f04f 0200 	mov.w	r2, #0
 80067e8:	f04f 0300 	mov.w	r3, #0
 80067ec:	00eb      	lsls	r3, r5, #3
 80067ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067f2:	00e2      	lsls	r2, r4, #3
 80067f4:	4614      	mov	r4, r2
 80067f6:	461d      	mov	r5, r3
 80067f8:	4643      	mov	r3, r8
 80067fa:	18e3      	adds	r3, r4, r3
 80067fc:	603b      	str	r3, [r7, #0]
 80067fe:	464b      	mov	r3, r9
 8006800:	eb45 0303 	adc.w	r3, r5, r3
 8006804:	607b      	str	r3, [r7, #4]
 8006806:	f04f 0200 	mov.w	r2, #0
 800680a:	f04f 0300 	mov.w	r3, #0
 800680e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006812:	4629      	mov	r1, r5
 8006814:	028b      	lsls	r3, r1, #10
 8006816:	4621      	mov	r1, r4
 8006818:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800681c:	4621      	mov	r1, r4
 800681e:	028a      	lsls	r2, r1, #10
 8006820:	4610      	mov	r0, r2
 8006822:	4619      	mov	r1, r3
 8006824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006826:	2200      	movs	r2, #0
 8006828:	61bb      	str	r3, [r7, #24]
 800682a:	61fa      	str	r2, [r7, #28]
 800682c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006830:	f7f9 fce8 	bl	8000204 <__aeabi_uldivmod>
 8006834:	4602      	mov	r2, r0
 8006836:	460b      	mov	r3, r1
 8006838:	4613      	mov	r3, r2
 800683a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800683c:	4b0b      	ldr	r3, [pc, #44]	@ (800686c <HAL_RCC_GetSysClockFreq+0x200>)
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	0c1b      	lsrs	r3, r3, #16
 8006842:	f003 0303 	and.w	r3, r3, #3
 8006846:	3301      	adds	r3, #1
 8006848:	005b      	lsls	r3, r3, #1
 800684a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800684c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800684e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006850:	fbb2 f3f3 	udiv	r3, r2, r3
 8006854:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006856:	e002      	b.n	800685e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006858:	4b05      	ldr	r3, [pc, #20]	@ (8006870 <HAL_RCC_GetSysClockFreq+0x204>)
 800685a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800685c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800685e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006860:	4618      	mov	r0, r3
 8006862:	3750      	adds	r7, #80	@ 0x50
 8006864:	46bd      	mov	sp, r7
 8006866:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800686a:	bf00      	nop
 800686c:	40023800 	.word	0x40023800
 8006870:	00f42400 	.word	0x00f42400
 8006874:	007a1200 	.word	0x007a1200

08006878 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006878:	b480      	push	{r7}
 800687a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800687c:	4b03      	ldr	r3, [pc, #12]	@ (800688c <HAL_RCC_GetHCLKFreq+0x14>)
 800687e:	681b      	ldr	r3, [r3, #0]
}
 8006880:	4618      	mov	r0, r3
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	2000001c 	.word	0x2000001c

08006890 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006894:	f7ff fff0 	bl	8006878 <HAL_RCC_GetHCLKFreq>
 8006898:	4602      	mov	r2, r0
 800689a:	4b05      	ldr	r3, [pc, #20]	@ (80068b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	0a9b      	lsrs	r3, r3, #10
 80068a0:	f003 0307 	and.w	r3, r3, #7
 80068a4:	4903      	ldr	r1, [pc, #12]	@ (80068b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80068a6:	5ccb      	ldrb	r3, [r1, r3]
 80068a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	40023800 	.word	0x40023800
 80068b4:	0800d7bc 	.word	0x0800d7bc

080068b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80068bc:	f7ff ffdc 	bl	8006878 <HAL_RCC_GetHCLKFreq>
 80068c0:	4602      	mov	r2, r0
 80068c2:	4b05      	ldr	r3, [pc, #20]	@ (80068d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	0b5b      	lsrs	r3, r3, #13
 80068c8:	f003 0307 	and.w	r3, r3, #7
 80068cc:	4903      	ldr	r1, [pc, #12]	@ (80068dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80068ce:	5ccb      	ldrb	r3, [r1, r3]
 80068d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	40023800 	.word	0x40023800
 80068dc:	0800d7bc 	.word	0x0800d7bc

080068e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b083      	sub	sp, #12
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	220f      	movs	r2, #15
 80068ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80068f0:	4b12      	ldr	r3, [pc, #72]	@ (800693c <HAL_RCC_GetClockConfig+0x5c>)
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	f003 0203 	and.w	r2, r3, #3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80068fc:	4b0f      	ldr	r3, [pc, #60]	@ (800693c <HAL_RCC_GetClockConfig+0x5c>)
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006908:	4b0c      	ldr	r3, [pc, #48]	@ (800693c <HAL_RCC_GetClockConfig+0x5c>)
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006914:	4b09      	ldr	r3, [pc, #36]	@ (800693c <HAL_RCC_GetClockConfig+0x5c>)
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	08db      	lsrs	r3, r3, #3
 800691a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006922:	4b07      	ldr	r3, [pc, #28]	@ (8006940 <HAL_RCC_GetClockConfig+0x60>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f003 020f 	and.w	r2, r3, #15
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	601a      	str	r2, [r3, #0]
}
 800692e:	bf00      	nop
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	40023800 	.word	0x40023800
 8006940:	40023c00 	.word	0x40023c00

08006944 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b088      	sub	sp, #32
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800694c:	2300      	movs	r3, #0
 800694e:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 8006950:	2300      	movs	r3, #0
 8006952:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 8006954:	2300      	movs	r3, #0
 8006956:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 8006958:	2300      	movs	r3, #0
 800695a:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800695c:	2300      	movs	r3, #0
 800695e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00a      	beq.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800696c:	4b66      	ldr	r3, [pc, #408]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800696e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006972:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800697a:	4963      	ldr	r1, [pc, #396]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800697c:	4313      	orrs	r3, r2
 800697e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00a      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800698e:	4b5e      	ldr	r3, [pc, #376]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006990:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006994:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800699c:	495a      	ldr	r1, [pc, #360]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800699e:	4313      	orrs	r3, r2
 80069a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 0301 	and.w	r3, r3, #1
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d10b      	bne.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x84>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d105      	bne.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x84>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d075      	beq.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80069c8:	4b50      	ldr	r3, [pc, #320]	@ (8006b0c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80069ce:	f7fb fadb 	bl	8001f88 <HAL_GetTick>
 80069d2:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80069d4:	e008      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80069d6:	f7fb fad7 	bl	8001f88 <HAL_GetTick>
 80069da:	4602      	mov	r2, r0
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	2b02      	cmp	r3, #2
 80069e2:	d901      	bls.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80069e4:	2303      	movs	r3, #3
 80069e6:	e1dc      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80069e8:	4b47      	ldr	r3, [pc, #284]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1f0      	bne.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0301 	and.w	r3, r3, #1
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d009      	beq.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	019a      	lsls	r2, r3, #6
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	071b      	lsls	r3, r3, #28
 8006a0c:	493e      	ldr	r1, [pc, #248]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0302 	and.w	r3, r3, #2
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d01f      	beq.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006a20:	4b39      	ldr	r3, [pc, #228]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006a22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a26:	0f1b      	lsrs	r3, r3, #28
 8006a28:	f003 0307 	and.w	r3, r3, #7
 8006a2c:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	019a      	lsls	r2, r3, #6
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	061b      	lsls	r3, r3, #24
 8006a3a:	431a      	orrs	r2, r3
 8006a3c:	69bb      	ldr	r3, [r7, #24]
 8006a3e:	071b      	lsls	r3, r3, #28
 8006a40:	4931      	ldr	r1, [pc, #196]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006a48:	4b2f      	ldr	r3, [pc, #188]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006a4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a4e:	f023 021f 	bic.w	r2, r3, #31
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6a1b      	ldr	r3, [r3, #32]
 8006a56:	3b01      	subs	r3, #1
 8006a58:	492b      	ldr	r1, [pc, #172]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d00d      	beq.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	019a      	lsls	r2, r3, #6
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	061b      	lsls	r3, r3, #24
 8006a78:	431a      	orrs	r2, r3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	071b      	lsls	r3, r3, #28
 8006a80:	4921      	ldr	r1, [pc, #132]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006a82:	4313      	orrs	r3, r2
 8006a84:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006a88:	4b20      	ldr	r3, [pc, #128]	@ (8006b0c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006a8e:	f7fb fa7b 	bl	8001f88 <HAL_GetTick>
 8006a92:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006a94:	e008      	b.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006a96:	f7fb fa77 	bl	8001f88 <HAL_GetTick>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	69fb      	ldr	r3, [r7, #28]
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	d901      	bls.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006aa4:	2303      	movs	r3, #3
 8006aa6:	e17c      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006aa8:	4b17      	ldr	r3, [pc, #92]	@ (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d0f0      	beq.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0304 	and.w	r3, r3, #4
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d112      	bne.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d10c      	bne.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f000 80ce 	beq.w	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x332>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8006ade:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ae2:	f040 80c8 	bne.w	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8006b10 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006ae8:	2200      	movs	r2, #0
 8006aea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006aec:	f7fb fa4c 	bl	8001f88 <HAL_GetTick>
 8006af0:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006af2:	e00f      	b.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006af4:	f7fb fa48 	bl	8001f88 <HAL_GetTick>
 8006af8:	4602      	mov	r2, r0
 8006afa:	69fb      	ldr	r3, [r7, #28]
 8006afc:	1ad3      	subs	r3, r2, r3
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d908      	bls.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b02:	2303      	movs	r3, #3
 8006b04:	e14d      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8006b06:	bf00      	nop
 8006b08:	40023800 	.word	0x40023800
 8006b0c:	42470068 	.word	0x42470068
 8006b10:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006b14:	4ba5      	ldr	r3, [pc, #660]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b20:	d0e8      	beq.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 0304 	and.w	r3, r3, #4
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d02e      	beq.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8006b2e:	4b9f      	ldr	r3, [pc, #636]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b34:	0c1b      	lsrs	r3, r3, #16
 8006b36:	f003 0303 	and.w	r3, r3, #3
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	005b      	lsls	r3, r3, #1
 8006b3e:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006b40:	4b9a      	ldr	r3, [pc, #616]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b46:	0f1b      	lsrs	r3, r3, #28
 8006b48:	f003 0307 	and.w	r3, r3, #7
 8006b4c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	019a      	lsls	r2, r3, #6
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	085b      	lsrs	r3, r3, #1
 8006b58:	3b01      	subs	r3, #1
 8006b5a:	041b      	lsls	r3, r3, #16
 8006b5c:	431a      	orrs	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	061b      	lsls	r3, r3, #24
 8006b64:	431a      	orrs	r2, r3
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	071b      	lsls	r3, r3, #28
 8006b6a:	4990      	ldr	r1, [pc, #576]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006b72:	4b8e      	ldr	r3, [pc, #568]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b78:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b80:	3b01      	subs	r3, #1
 8006b82:	021b      	lsls	r3, r3, #8
 8006b84:	4989      	ldr	r1, [pc, #548]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b86:	4313      	orrs	r3, r2
 8006b88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f003 0308 	and.w	r3, r3, #8
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d02c      	beq.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8006b98:	4b84      	ldr	r3, [pc, #528]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b9e:	0c1b      	lsrs	r3, r3, #16
 8006ba0:	f003 0303 	and.w	r3, r3, #3
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	005b      	lsls	r3, r3, #1
 8006ba8:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006baa:	4b80      	ldr	r3, [pc, #512]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bb0:	0e1b      	lsrs	r3, r3, #24
 8006bb2:	f003 030f 	and.w	r3, r3, #15
 8006bb6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	019a      	lsls	r2, r3, #6
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	085b      	lsrs	r3, r3, #1
 8006bc2:	3b01      	subs	r3, #1
 8006bc4:	041b      	lsls	r3, r3, #16
 8006bc6:	431a      	orrs	r2, r3
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	061b      	lsls	r3, r3, #24
 8006bcc:	431a      	orrs	r2, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	69db      	ldr	r3, [r3, #28]
 8006bd2:	071b      	lsls	r3, r3, #28
 8006bd4:	4975      	ldr	r1, [pc, #468]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006bdc:	4b73      	ldr	r3, [pc, #460]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006bde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006be2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bea:	4970      	ldr	r1, [pc, #448]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006bec:	4313      	orrs	r3, r2
 8006bee:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d024      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x304>
        (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8006c02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c06:	d11f      	bne.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006c08:	4b68      	ldr	r3, [pc, #416]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c0e:	0e1b      	lsrs	r3, r3, #24
 8006c10:	f003 030f 	and.w	r3, r3, #15
 8006c14:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006c16:	4b65      	ldr	r3, [pc, #404]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c1c:	0f1b      	lsrs	r3, r3, #28
 8006c1e:	f003 0307 	and.w	r3, r3, #7
 8006c22:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	019a      	lsls	r2, r3, #6
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	695b      	ldr	r3, [r3, #20]
 8006c2e:	085b      	lsrs	r3, r3, #1
 8006c30:	3b01      	subs	r3, #1
 8006c32:	041b      	lsls	r3, r3, #16
 8006c34:	431a      	orrs	r2, r3
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	061b      	lsls	r3, r3, #24
 8006c3a:	431a      	orrs	r2, r3
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	071b      	lsls	r3, r3, #28
 8006c40:	495a      	ldr	r1, [pc, #360]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006c42:	4313      	orrs	r3, r2
 8006c44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006c48:	4b59      	ldr	r3, [pc, #356]	@ (8006db0 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c4e:	f7fb f99b 	bl	8001f88 <HAL_GetTick>
 8006c52:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006c54:	e008      	b.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006c56:	f7fb f997 	bl	8001f88 <HAL_GetTick>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	1ad3      	subs	r3, r2, r3
 8006c60:	2b02      	cmp	r3, #2
 8006c62:	d901      	bls.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c64:	2303      	movs	r3, #3
 8006c66:	e09c      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006c68:	4b50      	ldr	r3, [pc, #320]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c74:	d1ef      	bne.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 0320 	and.w	r3, r3, #32
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f000 8083 	beq.w	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c84:	2300      	movs	r3, #0
 8006c86:	60bb      	str	r3, [r7, #8]
 8006c88:	4b48      	ldr	r3, [pc, #288]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c8c:	4a47      	ldr	r2, [pc, #284]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c92:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c94:	4b45      	ldr	r3, [pc, #276]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c9c:	60bb      	str	r3, [r7, #8]
 8006c9e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006ca0:	4b44      	ldr	r3, [pc, #272]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a43      	ldr	r2, [pc, #268]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006ca6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006caa:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006cac:	f7fb f96c 	bl	8001f88 <HAL_GetTick>
 8006cb0:	61f8      	str	r0, [r7, #28]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006cb2:	e008      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006cb4:	f7fb f968 	bl	8001f88 <HAL_GetTick>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	1ad3      	subs	r3, r2, r3
 8006cbe:	2b02      	cmp	r3, #2
 8006cc0:	d901      	bls.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	e06d      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8006db4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d0f0      	beq.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006cd2:	4b36      	ldr	r3, [pc, #216]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cda:	61bb      	str	r3, [r7, #24]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d02f      	beq.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cea:	69ba      	ldr	r2, [r7, #24]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d028      	beq.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006cf0:	4b2e      	ldr	r3, [pc, #184]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cf8:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006cfa:	4b2f      	ldr	r3, [pc, #188]	@ (8006db8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006d00:	4b2d      	ldr	r3, [pc, #180]	@ (8006db8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006d02:	2200      	movs	r2, #0
 8006d04:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006d06:	4a29      	ldr	r2, [pc, #164]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006d0c:	4b27      	ldr	r3, [pc, #156]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d10:	f003 0301 	and.w	r3, r3, #1
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d114      	bne.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006d18:	f7fb f936 	bl	8001f88 <HAL_GetTick>
 8006d1c:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d1e:	e00a      	b.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d20:	f7fb f932 	bl	8001f88 <HAL_GetTick>
 8006d24:	4602      	mov	r2, r0
 8006d26:	69fb      	ldr	r3, [r7, #28]
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d901      	bls.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 8006d32:	2303      	movs	r3, #3
 8006d34:	e035      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d36:	4b1d      	ldr	r3, [pc, #116]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d3a:	f003 0302 	and.w	r3, r3, #2
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d0ee      	beq.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d4e:	d10d      	bne.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8006d50:	4b16      	ldr	r3, [pc, #88]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d5c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006d60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d64:	4911      	ldr	r1, [pc, #68]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006d66:	4313      	orrs	r3, r2
 8006d68:	608b      	str	r3, [r1, #8]
 8006d6a:	e005      	b.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8006d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	4a0e      	ldr	r2, [pc, #56]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006d72:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006d76:	6093      	str	r3, [r2, #8]
 8006d78:	4b0c      	ldr	r3, [pc, #48]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006d7a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d84:	4909      	ldr	r1, [pc, #36]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 0310 	and.w	r3, r3, #16
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d004      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8006d9c:	4b07      	ldr	r3, [pc, #28]	@ (8006dbc <HAL_RCCEx_PeriphCLKConfig+0x478>)
 8006d9e:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3720      	adds	r7, #32
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	40023800 	.word	0x40023800
 8006db0:	42470070 	.word	0x42470070
 8006db4:	40007000 	.word	0x40007000
 8006db8:	42470e40 	.word	0x42470e40
 8006dbc:	424711e0 	.word	0x424711e0

08006dc0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b086      	sub	sp, #24
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d101      	bne.n	8006dd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e273      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 0301 	and.w	r3, r3, #1
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d075      	beq.n	8006eca <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006dde:	4b88      	ldr	r3, [pc, #544]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f003 030c 	and.w	r3, r3, #12
 8006de6:	2b04      	cmp	r3, #4
 8006de8:	d00c      	beq.n	8006e04 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006dea:	4b85      	ldr	r3, [pc, #532]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f003 030c 	and.w	r3, r3, #12
        || \
 8006df2:	2b08      	cmp	r3, #8
 8006df4:	d112      	bne.n	8006e1c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006df6:	4b82      	ldr	r3, [pc, #520]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006dfe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e02:	d10b      	bne.n	8006e1c <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e04:	4b7e      	ldr	r3, [pc, #504]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d05b      	beq.n	8006ec8 <HAL_RCC_OscConfig+0x108>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d157      	bne.n	8006ec8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e24e      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e24:	d106      	bne.n	8006e34 <HAL_RCC_OscConfig+0x74>
 8006e26:	4b76      	ldr	r3, [pc, #472]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a75      	ldr	r2, [pc, #468]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e30:	6013      	str	r3, [r2, #0]
 8006e32:	e01d      	b.n	8006e70 <HAL_RCC_OscConfig+0xb0>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006e3c:	d10c      	bne.n	8006e58 <HAL_RCC_OscConfig+0x98>
 8006e3e:	4b70      	ldr	r3, [pc, #448]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a6f      	ldr	r2, [pc, #444]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e48:	6013      	str	r3, [r2, #0]
 8006e4a:	4b6d      	ldr	r3, [pc, #436]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a6c      	ldr	r2, [pc, #432]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e54:	6013      	str	r3, [r2, #0]
 8006e56:	e00b      	b.n	8006e70 <HAL_RCC_OscConfig+0xb0>
 8006e58:	4b69      	ldr	r3, [pc, #420]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a68      	ldr	r2, [pc, #416]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e62:	6013      	str	r3, [r2, #0]
 8006e64:	4b66      	ldr	r3, [pc, #408]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a65      	ldr	r2, [pc, #404]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d013      	beq.n	8006ea0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e78:	f7fb f886 	bl	8001f88 <HAL_GetTick>
 8006e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e7e:	e008      	b.n	8006e92 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e80:	f7fb f882 	bl	8001f88 <HAL_GetTick>
 8006e84:	4602      	mov	r2, r0
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	1ad3      	subs	r3, r2, r3
 8006e8a:	2b64      	cmp	r3, #100	@ 0x64
 8006e8c:	d901      	bls.n	8006e92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e8e:	2303      	movs	r3, #3
 8006e90:	e213      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e92:	4b5b      	ldr	r3, [pc, #364]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d0f0      	beq.n	8006e80 <HAL_RCC_OscConfig+0xc0>
 8006e9e:	e014      	b.n	8006eca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea0:	f7fb f872 	bl	8001f88 <HAL_GetTick>
 8006ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ea6:	e008      	b.n	8006eba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ea8:	f7fb f86e 	bl	8001f88 <HAL_GetTick>
 8006eac:	4602      	mov	r2, r0
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	2b64      	cmp	r3, #100	@ 0x64
 8006eb4:	d901      	bls.n	8006eba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	e1ff      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006eba:	4b51      	ldr	r3, [pc, #324]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d1f0      	bne.n	8006ea8 <HAL_RCC_OscConfig+0xe8>
 8006ec6:	e000      	b.n	8006eca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ec8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0302 	and.w	r3, r3, #2
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d063      	beq.n	8006f9e <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006ed6:	4b4a      	ldr	r3, [pc, #296]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f003 030c 	and.w	r3, r3, #12
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00b      	beq.n	8006efa <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006ee2:	4b47      	ldr	r3, [pc, #284]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	f003 030c 	and.w	r3, r3, #12
        || \
 8006eea:	2b08      	cmp	r3, #8
 8006eec:	d11c      	bne.n	8006f28 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006eee:	4b44      	ldr	r3, [pc, #272]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d116      	bne.n	8006f28 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006efa:	4b41      	ldr	r3, [pc, #260]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 0302 	and.w	r3, r3, #2
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d005      	beq.n	8006f12 <HAL_RCC_OscConfig+0x152>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d001      	beq.n	8006f12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e1d3      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f12:	4b3b      	ldr	r3, [pc, #236]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	00db      	lsls	r3, r3, #3
 8006f20:	4937      	ldr	r1, [pc, #220]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006f22:	4313      	orrs	r3, r2
 8006f24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f26:	e03a      	b.n	8006f9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d020      	beq.n	8006f72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f30:	4b34      	ldr	r3, [pc, #208]	@ (8007004 <HAL_RCC_OscConfig+0x244>)
 8006f32:	2201      	movs	r2, #1
 8006f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f36:	f7fb f827 	bl	8001f88 <HAL_GetTick>
 8006f3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f3c:	e008      	b.n	8006f50 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f3e:	f7fb f823 	bl	8001f88 <HAL_GetTick>
 8006f42:	4602      	mov	r2, r0
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	1ad3      	subs	r3, r2, r3
 8006f48:	2b02      	cmp	r3, #2
 8006f4a:	d901      	bls.n	8006f50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	e1b4      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f50:	4b2b      	ldr	r3, [pc, #172]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 0302 	and.w	r3, r3, #2
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d0f0      	beq.n	8006f3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f5c:	4b28      	ldr	r3, [pc, #160]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	691b      	ldr	r3, [r3, #16]
 8006f68:	00db      	lsls	r3, r3, #3
 8006f6a:	4925      	ldr	r1, [pc, #148]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	600b      	str	r3, [r1, #0]
 8006f70:	e015      	b.n	8006f9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f72:	4b24      	ldr	r3, [pc, #144]	@ (8007004 <HAL_RCC_OscConfig+0x244>)
 8006f74:	2200      	movs	r2, #0
 8006f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f78:	f7fb f806 	bl	8001f88 <HAL_GetTick>
 8006f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f7e:	e008      	b.n	8006f92 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f80:	f7fb f802 	bl	8001f88 <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d901      	bls.n	8006f92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e193      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f92:	4b1b      	ldr	r3, [pc, #108]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f003 0302 	and.w	r3, r3, #2
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1f0      	bne.n	8006f80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f003 0308 	and.w	r3, r3, #8
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d036      	beq.n	8007018 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	695b      	ldr	r3, [r3, #20]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d016      	beq.n	8006fe0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006fb2:	4b15      	ldr	r3, [pc, #84]	@ (8007008 <HAL_RCC_OscConfig+0x248>)
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fb8:	f7fa ffe6 	bl	8001f88 <HAL_GetTick>
 8006fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006fbe:	e008      	b.n	8006fd2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fc0:	f7fa ffe2 	bl	8001f88 <HAL_GetTick>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	2b02      	cmp	r3, #2
 8006fcc:	d901      	bls.n	8006fd2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e173      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8007000 <HAL_RCC_OscConfig+0x240>)
 8006fd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fd6:	f003 0302 	and.w	r3, r3, #2
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d0f0      	beq.n	8006fc0 <HAL_RCC_OscConfig+0x200>
 8006fde:	e01b      	b.n	8007018 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006fe0:	4b09      	ldr	r3, [pc, #36]	@ (8007008 <HAL_RCC_OscConfig+0x248>)
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fe6:	f7fa ffcf 	bl	8001f88 <HAL_GetTick>
 8006fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006fec:	e00e      	b.n	800700c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fee:	f7fa ffcb 	bl	8001f88 <HAL_GetTick>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	1ad3      	subs	r3, r2, r3
 8006ff8:	2b02      	cmp	r3, #2
 8006ffa:	d907      	bls.n	800700c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006ffc:	2303      	movs	r3, #3
 8006ffe:	e15c      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
 8007000:	40023800 	.word	0x40023800
 8007004:	42470000 	.word	0x42470000
 8007008:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800700c:	4b8a      	ldr	r3, [pc, #552]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 800700e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007010:	f003 0302 	and.w	r3, r3, #2
 8007014:	2b00      	cmp	r3, #0
 8007016:	d1ea      	bne.n	8006fee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 0304 	and.w	r3, r3, #4
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 8097 	beq.w	8007154 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007026:	2300      	movs	r3, #0
 8007028:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800702a:	4b83      	ldr	r3, [pc, #524]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 800702c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007032:	2b00      	cmp	r3, #0
 8007034:	d10f      	bne.n	8007056 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007036:	2300      	movs	r3, #0
 8007038:	60bb      	str	r3, [r7, #8]
 800703a:	4b7f      	ldr	r3, [pc, #508]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 800703c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703e:	4a7e      	ldr	r2, [pc, #504]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 8007040:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007044:	6413      	str	r3, [r2, #64]	@ 0x40
 8007046:	4b7c      	ldr	r3, [pc, #496]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 8007048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800704a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800704e:	60bb      	str	r3, [r7, #8]
 8007050:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007052:	2301      	movs	r3, #1
 8007054:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007056:	4b79      	ldr	r3, [pc, #484]	@ (800723c <HAL_RCC_OscConfig+0x47c>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800705e:	2b00      	cmp	r3, #0
 8007060:	d118      	bne.n	8007094 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007062:	4b76      	ldr	r3, [pc, #472]	@ (800723c <HAL_RCC_OscConfig+0x47c>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a75      	ldr	r2, [pc, #468]	@ (800723c <HAL_RCC_OscConfig+0x47c>)
 8007068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800706c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800706e:	f7fa ff8b 	bl	8001f88 <HAL_GetTick>
 8007072:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007074:	e008      	b.n	8007088 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007076:	f7fa ff87 	bl	8001f88 <HAL_GetTick>
 800707a:	4602      	mov	r2, r0
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	1ad3      	subs	r3, r2, r3
 8007080:	2b02      	cmp	r3, #2
 8007082:	d901      	bls.n	8007088 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007084:	2303      	movs	r3, #3
 8007086:	e118      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007088:	4b6c      	ldr	r3, [pc, #432]	@ (800723c <HAL_RCC_OscConfig+0x47c>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007090:	2b00      	cmp	r3, #0
 8007092:	d0f0      	beq.n	8007076 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	2b01      	cmp	r3, #1
 800709a:	d106      	bne.n	80070aa <HAL_RCC_OscConfig+0x2ea>
 800709c:	4b66      	ldr	r3, [pc, #408]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 800709e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070a0:	4a65      	ldr	r2, [pc, #404]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 80070a2:	f043 0301 	orr.w	r3, r3, #1
 80070a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80070a8:	e01c      	b.n	80070e4 <HAL_RCC_OscConfig+0x324>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	2b05      	cmp	r3, #5
 80070b0:	d10c      	bne.n	80070cc <HAL_RCC_OscConfig+0x30c>
 80070b2:	4b61      	ldr	r3, [pc, #388]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 80070b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070b6:	4a60      	ldr	r2, [pc, #384]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 80070b8:	f043 0304 	orr.w	r3, r3, #4
 80070bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80070be:	4b5e      	ldr	r3, [pc, #376]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 80070c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070c2:	4a5d      	ldr	r2, [pc, #372]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 80070c4:	f043 0301 	orr.w	r3, r3, #1
 80070c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80070ca:	e00b      	b.n	80070e4 <HAL_RCC_OscConfig+0x324>
 80070cc:	4b5a      	ldr	r3, [pc, #360]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 80070ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070d0:	4a59      	ldr	r2, [pc, #356]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 80070d2:	f023 0301 	bic.w	r3, r3, #1
 80070d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80070d8:	4b57      	ldr	r3, [pc, #348]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 80070da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070dc:	4a56      	ldr	r2, [pc, #344]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 80070de:	f023 0304 	bic.w	r3, r3, #4
 80070e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d015      	beq.n	8007118 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070ec:	f7fa ff4c 	bl	8001f88 <HAL_GetTick>
 80070f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070f2:	e00a      	b.n	800710a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070f4:	f7fa ff48 	bl	8001f88 <HAL_GetTick>
 80070f8:	4602      	mov	r2, r0
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007102:	4293      	cmp	r3, r2
 8007104:	d901      	bls.n	800710a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e0d7      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800710a:	4b4b      	ldr	r3, [pc, #300]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 800710c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800710e:	f003 0302 	and.w	r3, r3, #2
 8007112:	2b00      	cmp	r3, #0
 8007114:	d0ee      	beq.n	80070f4 <HAL_RCC_OscConfig+0x334>
 8007116:	e014      	b.n	8007142 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007118:	f7fa ff36 	bl	8001f88 <HAL_GetTick>
 800711c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800711e:	e00a      	b.n	8007136 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007120:	f7fa ff32 	bl	8001f88 <HAL_GetTick>
 8007124:	4602      	mov	r2, r0
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800712e:	4293      	cmp	r3, r2
 8007130:	d901      	bls.n	8007136 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007132:	2303      	movs	r3, #3
 8007134:	e0c1      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007136:	4b40      	ldr	r3, [pc, #256]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 8007138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800713a:	f003 0302 	and.w	r3, r3, #2
 800713e:	2b00      	cmp	r3, #0
 8007140:	d1ee      	bne.n	8007120 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007142:	7dfb      	ldrb	r3, [r7, #23]
 8007144:	2b01      	cmp	r3, #1
 8007146:	d105      	bne.n	8007154 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007148:	4b3b      	ldr	r3, [pc, #236]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 800714a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800714c:	4a3a      	ldr	r2, [pc, #232]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 800714e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007152:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	2b00      	cmp	r3, #0
 800715a:	f000 80ad 	beq.w	80072b8 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800715e:	4b36      	ldr	r3, [pc, #216]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	f003 030c 	and.w	r3, r3, #12
 8007166:	2b08      	cmp	r3, #8
 8007168:	d060      	beq.n	800722c <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	2b02      	cmp	r3, #2
 8007170:	d145      	bne.n	80071fe <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007172:	4b33      	ldr	r3, [pc, #204]	@ (8007240 <HAL_RCC_OscConfig+0x480>)
 8007174:	2200      	movs	r2, #0
 8007176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007178:	f7fa ff06 	bl	8001f88 <HAL_GetTick>
 800717c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800717e:	e008      	b.n	8007192 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007180:	f7fa ff02 	bl	8001f88 <HAL_GetTick>
 8007184:	4602      	mov	r2, r0
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	1ad3      	subs	r3, r2, r3
 800718a:	2b02      	cmp	r3, #2
 800718c:	d901      	bls.n	8007192 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800718e:	2303      	movs	r3, #3
 8007190:	e093      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007192:	4b29      	ldr	r3, [pc, #164]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1f0      	bne.n	8007180 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	69da      	ldr	r2, [r3, #28]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a1b      	ldr	r3, [r3, #32]
 80071a6:	431a      	orrs	r2, r3
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ac:	019b      	lsls	r3, r3, #6
 80071ae:	431a      	orrs	r2, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b4:	085b      	lsrs	r3, r3, #1
 80071b6:	3b01      	subs	r3, #1
 80071b8:	041b      	lsls	r3, r3, #16
 80071ba:	431a      	orrs	r2, r3
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c0:	061b      	lsls	r3, r3, #24
 80071c2:	431a      	orrs	r2, r3
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071c8:	071b      	lsls	r3, r3, #28
 80071ca:	491b      	ldr	r1, [pc, #108]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 80071cc:	4313      	orrs	r3, r2
 80071ce:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80071d0:	4b1b      	ldr	r3, [pc, #108]	@ (8007240 <HAL_RCC_OscConfig+0x480>)
 80071d2:	2201      	movs	r2, #1
 80071d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071d6:	f7fa fed7 	bl	8001f88 <HAL_GetTick>
 80071da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071dc:	e008      	b.n	80071f0 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071de:	f7fa fed3 	bl	8001f88 <HAL_GetTick>
 80071e2:	4602      	mov	r2, r0
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	1ad3      	subs	r3, r2, r3
 80071e8:	2b02      	cmp	r3, #2
 80071ea:	d901      	bls.n	80071f0 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 80071ec:	2303      	movs	r3, #3
 80071ee:	e064      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071f0:	4b11      	ldr	r3, [pc, #68]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d0f0      	beq.n	80071de <HAL_RCC_OscConfig+0x41e>
 80071fc:	e05c      	b.n	80072b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071fe:	4b10      	ldr	r3, [pc, #64]	@ (8007240 <HAL_RCC_OscConfig+0x480>)
 8007200:	2200      	movs	r2, #0
 8007202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007204:	f7fa fec0 	bl	8001f88 <HAL_GetTick>
 8007208:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800720a:	e008      	b.n	800721e <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800720c:	f7fa febc 	bl	8001f88 <HAL_GetTick>
 8007210:	4602      	mov	r2, r0
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	2b02      	cmp	r3, #2
 8007218:	d901      	bls.n	800721e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800721a:	2303      	movs	r3, #3
 800721c:	e04d      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800721e:	4b06      	ldr	r3, [pc, #24]	@ (8007238 <HAL_RCC_OscConfig+0x478>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007226:	2b00      	cmp	r3, #0
 8007228:	d1f0      	bne.n	800720c <HAL_RCC_OscConfig+0x44c>
 800722a:	e045      	b.n	80072b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	699b      	ldr	r3, [r3, #24]
 8007230:	2b01      	cmp	r3, #1
 8007232:	d107      	bne.n	8007244 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	e040      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
 8007238:	40023800 	.word	0x40023800
 800723c:	40007000 	.word	0x40007000
 8007240:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007244:	4b1f      	ldr	r3, [pc, #124]	@ (80072c4 <HAL_RCC_OscConfig+0x504>)
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	699b      	ldr	r3, [r3, #24]
 800724e:	2b01      	cmp	r3, #1
 8007250:	d030      	beq.n	80072b4 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800725c:	429a      	cmp	r2, r3
 800725e:	d129      	bne.n	80072b4 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800726a:	429a      	cmp	r2, r3
 800726c:	d122      	bne.n	80072b4 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800726e:	68fa      	ldr	r2, [r7, #12]
 8007270:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007274:	4013      	ands	r3, r2
 8007276:	687a      	ldr	r2, [r7, #4]
 8007278:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800727a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800727c:	4293      	cmp	r3, r2
 800727e:	d119      	bne.n	80072b4 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800728a:	085b      	lsrs	r3, r3, #1
 800728c:	3b01      	subs	r3, #1
 800728e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007290:	429a      	cmp	r2, r3
 8007292:	d10f      	bne.n	80072b4 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800729e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d107      	bne.n	80072b4 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072ae:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d001      	beq.n	80072b8 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	e000      	b.n	80072ba <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3718      	adds	r7, #24
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
 80072c2:	bf00      	nop
 80072c4:	40023800 	.word	0x40023800

080072c8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b086      	sub	sp, #24
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0U;
 80072d0:	2300      	movs	r3, #0
 80072d2:	60fb      	str	r3, [r7, #12]

  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t freq = 0U;
 80072d4:	2300      	movs	r3, #0
 80072d6:	60bb      	str	r3, [r7, #8]

  /* This variable is used to compute CKSTR bits of SAI CR1 according to
     ClockStrobing and AudioMode fields */
  uint32_t ckstr_bits = 0U;
 80072d8:	2300      	movs	r3, #0
 80072da:	617b      	str	r3, [r7, #20]
  uint32_t syncen_bits = 0U;
 80072dc:	2300      	movs	r3, #0
 80072de:	613b      	str	r3, [r7, #16]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d101      	bne.n	80072ea <HAL_SAI_Init+0x22>
  {
    return HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	e10c      	b.n	8007504 <HAL_SAI_Init+0x23c>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d106      	bne.n	8007304 <HAL_SAI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f7fa fc6c 	bl	8001bdc <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2202      	movs	r2, #2
 8007308:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 f903 	bl	8007518 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  SAI_BlockSynchroConfig(hsai);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 f938 	bl	8007588 <SAI_BlockSynchroConfig>

  /* Configure Master Clock using the following formula :
     MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
     FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
     MCKDIV[3:0] = SAI_CK_x / FS * 512 */
  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6a1b      	ldr	r3, [r3, #32]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d030      	beq.n	8007382 <HAL_SAI_Init+0xba>
  {
    /* Get SAI clock source based on Source clock selection from RCC */
    freq = SAI_GetInputClock(hsai);
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f000 f957 	bl	80075d4 <SAI_GetInputClock>
 8007326:	60b8      	str	r0, [r7, #8]

    /* (saiclocksource x 10) to keep Significant digits */
    tmpregisterGCR = (((freq * 10U) / ((hsai->Init.AudioFrequency) * 512U)));
 8007328:	68ba      	ldr	r2, [r7, #8]
 800732a:	4613      	mov	r3, r2
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	4413      	add	r3, r2
 8007330:	005b      	lsls	r3, r3, #1
 8007332:	461a      	mov	r2, r3
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6a1b      	ldr	r3, [r3, #32]
 8007338:	025b      	lsls	r3, r3, #9
 800733a:	fbb2 f3f3 	udiv	r3, r2, r3
 800733e:	60fb      	str	r3, [r7, #12]

    hsai->Init.Mckdiv = tmpregisterGCR / 10U;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	4a72      	ldr	r2, [pc, #456]	@ (800750c <HAL_SAI_Init+0x244>)
 8007344:	fba2 2303 	umull	r2, r3, r2, r3
 8007348:	08da      	lsrs	r2, r3, #3
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpregisterGCR % 10U) > 8U)
 800734e:	68f9      	ldr	r1, [r7, #12]
 8007350:	4b6e      	ldr	r3, [pc, #440]	@ (800750c <HAL_SAI_Init+0x244>)
 8007352:	fba3 2301 	umull	r2, r3, r3, r1
 8007356:	08da      	lsrs	r2, r3, #3
 8007358:	4613      	mov	r3, r2
 800735a:	009b      	lsls	r3, r3, #2
 800735c:	4413      	add	r3, r2
 800735e:	005b      	lsls	r3, r3, #1
 8007360:	1aca      	subs	r2, r1, r3
 8007362:	2a08      	cmp	r2, #8
 8007364:	d904      	bls.n	8007370 <HAL_SAI_Init+0xa8>
    {
      hsai->Init.Mckdiv += 1U;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800736a:	1c5a      	adds	r2, r3, #1
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007374:	2b04      	cmp	r3, #4
 8007376:	d104      	bne.n	8007382 <HAL_SAI_Init+0xba>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800737c:	085a      	lsrs	r2, r3, #1
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according to ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d003      	beq.n	8007392 <HAL_SAI_Init+0xca>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	2b02      	cmp	r3, #2
 8007390:	d109      	bne.n	80073a6 <HAL_SAI_Init+0xde>
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007396:	2b01      	cmp	r3, #1
 8007398:	d101      	bne.n	800739e <HAL_SAI_Init+0xd6>
 800739a:	2300      	movs	r3, #0
 800739c:	e001      	b.n	80073a2 <HAL_SAI_Init+0xda>
 800739e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073a2:	617b      	str	r3, [r7, #20]
 80073a4:	e008      	b.n	80073b8 <HAL_SAI_Init+0xf0>
  }
  else
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d102      	bne.n	80073b4 <HAL_SAI_Init+0xec>
 80073ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073b2:	e000      	b.n	80073b6 <HAL_SAI_Init+0xee>
 80073b4:	2300      	movs	r3, #0
 80073b6:	617b      	str	r3, [r7, #20]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  switch (hsai->Init.Synchro)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	2b03      	cmp	r3, #3
 80073be:	d811      	bhi.n	80073e4 <HAL_SAI_Init+0x11c>
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	d20b      	bcs.n	80073dc <HAL_SAI_Init+0x114>
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d002      	beq.n	80073ce <HAL_SAI_Init+0x106>
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d003      	beq.n	80073d4 <HAL_SAI_Init+0x10c>
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
    }
    break;
    default:
      break;
 80073cc:	e00a      	b.n	80073e4 <HAL_SAI_Init+0x11c>
      syncen_bits = 0U;
 80073ce:	2300      	movs	r3, #0
 80073d0:	613b      	str	r3, [r7, #16]
    break;
 80073d2:	e008      	b.n	80073e6 <HAL_SAI_Init+0x11e>
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80073d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80073d8:	613b      	str	r3, [r7, #16]
    break;
 80073da:	e004      	b.n	80073e6 <HAL_SAI_Init+0x11e>
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80073dc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80073e0:	613b      	str	r3, [r7, #16]
    break;
 80073e2:	e000      	b.n	80073e6 <HAL_SAI_Init+0x11e>
      break;
 80073e4:	bf00      	nop
  }

  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	6819      	ldr	r1, [r3, #0]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	4b47      	ldr	r3, [pc, #284]	@ (8007510 <HAL_SAI_Init+0x248>)
 80073f2:	400b      	ands	r3, r1
 80073f4:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	6819      	ldr	r1, [r3, #0]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	685a      	ldr	r2, [r3, #4]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007404:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800740a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007410:	431a      	orrs	r2, r3
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          ckstr_bits | syncen_bits |                             \
 800741e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800742a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007430:	051b      	lsls	r3, r3, #20
 8007432:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	430a      	orrs	r2, r1
 800743a:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	6812      	ldr	r2, [r2, #0]
 8007446:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800744a:	f023 030f 	bic.w	r3, r3, #15
 800744e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	6859      	ldr	r1, [r3, #4]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	699a      	ldr	r2, [r3, #24]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800745e:	431a      	orrs	r2, r3
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007464:	431a      	orrs	r2, r3
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	430a      	orrs	r2, r1
 800746c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	6899      	ldr	r1, [r3, #8]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	4b26      	ldr	r3, [pc, #152]	@ (8007514 <HAL_SAI_Init+0x24c>)
 800747a:	400b      	ands	r3, r1
 800747c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	6899      	ldr	r1, [r3, #8]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007488:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset     |
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800748e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSOffset     |
 8007494:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                           hsai->FrameInit.FSDefinition |
 800749a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8U));
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074a0:	3b01      	subs	r3, #1
 80074a2:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80074a4:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	430a      	orrs	r2, r1
 80074ac:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= ~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ | \
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68d9      	ldr	r1, [r3, #12]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80074bc:	400b      	ands	r3, r1
 80074be:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN);

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	68d9      	ldr	r1, [r3, #12]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074ce:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074d4:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 80074d6:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074dc:	3b01      	subs	r3, #1
 80074de:	021b      	lsls	r3, r3, #8
 80074e0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	430a      	orrs	r2, r1
 80074e8:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2201      	movs	r2, #1
 80074f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007502:	2300      	movs	r3, #0
}
 8007504:	4618      	mov	r0, r3
 8007506:	3718      	adds	r7, #24
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}
 800750c:	cccccccd 	.word	0xcccccccd
 8007510:	ff05c010 	.word	0xff05c010
 8007514:	fff88000 	.word	0xfff88000

08007518 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007518:	b480      	push	{r7}
 800751a:	b085      	sub	sp, #20
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8007520:	4b17      	ldr	r3, [pc, #92]	@ (8007580 <SAI_Disable+0x68>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a17      	ldr	r2, [pc, #92]	@ (8007584 <SAI_Disable+0x6c>)
 8007526:	fba2 2303 	umull	r2, r3, r2, r3
 800752a:	0b1b      	lsrs	r3, r3, #12
 800752c:	009b      	lsls	r3, r3, #2
 800752e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007530:	2300      	movs	r3, #0
 8007532:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007542:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0U)
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	1e5a      	subs	r2, r3, #1
 8007548:	60fa      	str	r2, [r7, #12]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10a      	bne.n	8007564 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007554:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      status = HAL_TIMEOUT;
 800755e:	2303      	movs	r3, #3
 8007560:	72fb      	strb	r3, [r7, #11]
      break;
 8007562:	e006      	b.n	8007572 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800756e:	2b00      	cmp	r3, #0
 8007570:	d1e8      	bne.n	8007544 <SAI_Disable+0x2c>

  return status;
 8007572:	7afb      	ldrb	r3, [r7, #11]
}
 8007574:	4618      	mov	r0, r3
 8007576:	3714      	adds	r7, #20
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr
 8007580:	2000001c 	.word	0x2000001c
 8007584:	95cbec1b 	.word	0x95cbec1b

08007588 <SAI_BlockSynchroConfig>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval SAI Clock Input
  */
void SAI_BlockSynchroConfig(const SAI_HandleTypeDef *hsai)
{
 8007588:	b480      	push	{r7}
 800758a:	b085      	sub	sp, #20
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  }
#endif /* STM32F446xx */
#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	68db      	ldr	r3, [r3, #12]
 8007594:	2b02      	cmp	r3, #2
 8007596:	d00c      	beq.n	80075b2 <SAI_BlockSynchroConfig+0x2a>
 8007598:	2b02      	cmp	r3, #2
 800759a:	d80d      	bhi.n	80075b8 <SAI_BlockSynchroConfig+0x30>
 800759c:	2b00      	cmp	r3, #0
 800759e:	d002      	beq.n	80075a6 <SAI_BlockSynchroConfig+0x1e>
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d003      	beq.n	80075ac <SAI_BlockSynchroConfig+0x24>
 80075a4:	e008      	b.n	80075b8 <SAI_BlockSynchroConfig+0x30>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0U;
 80075a6:	2300      	movs	r3, #0
 80075a8:	60fb      	str	r3, [r7, #12]
      break;
 80075aa:	e008      	b.n	80075be <SAI_BlockSynchroConfig+0x36>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80075ac:	2310      	movs	r3, #16
 80075ae:	60fb      	str	r3, [r7, #12]
      break;
 80075b0:	e005      	b.n	80075be <SAI_BlockSynchroConfig+0x36>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80075b2:	2320      	movs	r3, #32
 80075b4:	60fb      	str	r3, [r7, #12]
      break;
 80075b6:	e002      	b.n	80075be <SAI_BlockSynchroConfig+0x36>
    default:
      tmpregisterGCR = 0U;
 80075b8:	2300      	movs	r3, #0
 80075ba:	60fb      	str	r3, [r7, #12]
      break;
 80075bc:	bf00      	nop
  }
  SAI1->GCR = tmpregisterGCR;
 80075be:	4a04      	ldr	r2, [pc, #16]	@ (80075d0 <SAI_BlockSynchroConfig+0x48>)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	6013      	str	r3, [r2, #0]
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */
}
 80075c4:	bf00      	nop
 80075c6:	3714      	adds	r7, #20
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr
 80075d0:	40015800 	.word	0x40015800

080075d4 <SAI_GetInputClock>:
* @param  hsai pointer to a SAI_HandleTypeDef structure that contains
*               the configuration information for SAI module.
* @retval SAI Clock Input
*/
uint32_t SAI_GetInputClock(const SAI_HandleTypeDef *hsai)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b087      	sub	sp, #28
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t saiclocksource = 0U;
 80075dc:	2300      	movs	r3, #0
 80075de:	617b      	str	r3, [r7, #20]
    saiclocksource = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
  }
#endif /* STM32F446xx */
#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
  defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t vcoinput = 0U, tmpreg = 0U;
 80075e0:	2300      	movs	r3, #0
 80075e2:	613b      	str	r3, [r7, #16]
 80075e4:	2300      	movs	r3, #0
 80075e6:	60fb      	str	r3, [r7, #12]

  /* Check the SAI Block parameters */
  assert_param(IS_SAI_CLK_SOURCE(hsai->Init.ClockSource));

  /* SAI Block clock source selection */
  if (hsai->Instance == SAI1_Block_A)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a46      	ldr	r2, [pc, #280]	@ (8007708 <SAI_GetInputClock+0x134>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d10b      	bne.n	800760a <SAI_GetInputClock+0x36>
  {
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(hsai->Init.ClockSource);
 80075f2:	4b46      	ldr	r3, [pc, #280]	@ (800770c <SAI_GetInputClock+0x138>)
 80075f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075f8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	69db      	ldr	r3, [r3, #28]
 8007600:	4942      	ldr	r1, [pc, #264]	@ (800770c <SAI_GetInputClock+0x138>)
 8007602:	4313      	orrs	r3, r2
 8007604:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
 8007608:	e00b      	b.n	8007622 <SAI_GetInputClock+0x4e>
  }
  else
  {
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG((uint32_t)(hsai->Init.ClockSource << 2U));
 800760a:	4b40      	ldr	r3, [pc, #256]	@ (800770c <SAI_GetInputClock+0x138>)
 800760c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007610:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	69db      	ldr	r3, [r3, #28]
 8007618:	009b      	lsls	r3, r3, #2
 800761a:	493c      	ldr	r1, [pc, #240]	@ (800770c <SAI_GetInputClock+0x138>)
 800761c:	4313      	orrs	r3, r2
 800761e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /* VCO Input Clock value calculation */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007622:	4b3a      	ldr	r3, [pc, #232]	@ (800770c <SAI_GetInputClock+0x138>)
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800762a:	2b00      	cmp	r3, #0
 800762c:	d108      	bne.n	8007640 <SAI_GetInputClock+0x6c>
  {
    /* In Case the PLL Source is HSI (Internal Clock) */
    vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800762e:	4b37      	ldr	r3, [pc, #220]	@ (800770c <SAI_GetInputClock+0x138>)
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007636:	4a36      	ldr	r2, [pc, #216]	@ (8007710 <SAI_GetInputClock+0x13c>)
 8007638:	fbb2 f3f3 	udiv	r3, r2, r3
 800763c:	613b      	str	r3, [r7, #16]
 800763e:	e007      	b.n	8007650 <SAI_GetInputClock+0x7c>
  }
  else
  {
    /* In Case the PLL Source is HSE (External Clock) */
    vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007640:	4b32      	ldr	r3, [pc, #200]	@ (800770c <SAI_GetInputClock+0x138>)
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007648:	4a32      	ldr	r2, [pc, #200]	@ (8007714 <SAI_GetInputClock+0x140>)
 800764a:	fbb2 f3f3 	udiv	r3, r2, r3
 800764e:	613b      	str	r3, [r7, #16]
  {
    saiclocksource = EXTERNAL_CLOCK_VALUE;
  }
#else
  /* SAI_CLK_x : SAI Block Clock configuration for different clock sources selected */
  if (hsai->Init.ClockSource == SAI_CLKSOURCE_PLLSAI)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	69db      	ldr	r3, [r3, #28]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d121      	bne.n	800769c <SAI_GetInputClock+0xc8>
  {
    /* Configure the PLLI2S division factor */
    /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
    /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
    tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8007658:	4b2c      	ldr	r3, [pc, #176]	@ (800770c <SAI_GetInputClock+0x138>)
 800765a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800765e:	0e1b      	lsrs	r3, r3, #24
 8007660:	f003 030f 	and.w	r3, r3, #15
 8007664:	60fb      	str	r3, [r7, #12]
    saiclocksource = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U)) / (tmpreg);
 8007666:	4b29      	ldr	r3, [pc, #164]	@ (800770c <SAI_GetInputClock+0x138>)
 8007668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800766c:	099b      	lsrs	r3, r3, #6
 800766e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007672:	693a      	ldr	r2, [r7, #16]
 8007674:	fb03 f202 	mul.w	r2, r3, r2
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	fbb2 f3f3 	udiv	r3, r2, r3
 800767e:	617b      	str	r3, [r7, #20]

    /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
    tmpreg = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8007680:	4b22      	ldr	r3, [pc, #136]	@ (800770c <SAI_GetInputClock+0x138>)
 8007682:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007686:	0a1b      	lsrs	r3, r3, #8
 8007688:	f003 031f 	and.w	r3, r3, #31
 800768c:	3301      	adds	r3, #1
 800768e:	60fb      	str	r3, [r7, #12]
    saiclocksource = saiclocksource / (tmpreg);
 8007690:	697a      	ldr	r2, [r7, #20]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	fbb2 f3f3 	udiv	r3, r2, r3
 8007698:	617b      	str	r3, [r7, #20]
 800769a:	e02d      	b.n	80076f8 <SAI_GetInputClock+0x124>

  }
  else if (hsai->Init.ClockSource == SAI_CLKSOURCE_PLLI2S)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	69db      	ldr	r3, [r3, #28]
 80076a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076a4:	d120      	bne.n	80076e8 <SAI_GetInputClock+0x114>
  {
    /* Configure the PLLI2S division factor */
    /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
    /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
    /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
    tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 80076a6:	4b19      	ldr	r3, [pc, #100]	@ (800770c <SAI_GetInputClock+0x138>)
 80076a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076ac:	0e1b      	lsrs	r3, r3, #24
 80076ae:	f003 030f 	and.w	r3, r3, #15
 80076b2:	60fb      	str	r3, [r7, #12]
    saiclocksource = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg);
 80076b4:	4b15      	ldr	r3, [pc, #84]	@ (800770c <SAI_GetInputClock+0x138>)
 80076b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076ba:	099b      	lsrs	r3, r3, #6
 80076bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076c0:	693a      	ldr	r2, [r7, #16]
 80076c2:	fb03 f202 	mul.w	r2, r3, r2
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80076cc:	617b      	str	r3, [r7, #20]

    /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
    tmpreg = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 80076ce:	4b0f      	ldr	r3, [pc, #60]	@ (800770c <SAI_GetInputClock+0x138>)
 80076d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80076d4:	f003 031f 	and.w	r3, r3, #31
 80076d8:	3301      	adds	r3, #1
 80076da:	60fb      	str	r3, [r7, #12]
    saiclocksource = saiclocksource / (tmpreg);
 80076dc:	697a      	ldr	r2, [r7, #20]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076e4:	617b      	str	r3, [r7, #20]
 80076e6:	e007      	b.n	80076f8 <SAI_GetInputClock+0x124>
  }
  else /* sConfig->ClockSource == SAI_CLKSource_Ext */
  {
    /* Enable the External Clock selection */
    __HAL_RCC_I2S_CONFIG(RCC_I2SCLKSOURCE_EXT);
 80076e8:	4b08      	ldr	r3, [pc, #32]	@ (800770c <SAI_GetInputClock+0x138>)
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	4a07      	ldr	r2, [pc, #28]	@ (800770c <SAI_GetInputClock+0x138>)
 80076ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80076f2:	6093      	str	r3, [r2, #8]

    saiclocksource = EXTERNAL_CLOCK_VALUE;
 80076f4:	4b08      	ldr	r3, [pc, #32]	@ (8007718 <SAI_GetInputClock+0x144>)
 80076f6:	617b      	str	r3, [r7, #20]
  }
#endif /* STM32F413xx || STM32F423xx */
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */
  /* the return result is the value of SAI clock */
  return saiclocksource;
 80076f8:	697b      	ldr	r3, [r7, #20]
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	371c      	adds	r7, #28
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop
 8007708:	40015804 	.word	0x40015804
 800770c:	40023800 	.word	0x40023800
 8007710:	00f42400 	.word	0x00f42400
 8007714:	007a1200 	.word	0x007a1200
 8007718:	00bb8000 	.word	0x00bb8000

0800771c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b082      	sub	sp, #8
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d101      	bne.n	800772e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e022      	b.n	8007774 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d105      	bne.n	8007746 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f7f9 ffa7 	bl	8001694 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2203      	movs	r2, #3
 800774a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 f814 	bl	800777c <HAL_SD_InitCard>
 8007754:	4603      	mov	r3, r0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d001      	beq.n	800775e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e00a      	b.n	8007774 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2200      	movs	r2, #0
 8007768:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	3708      	adds	r7, #8
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}

0800777c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800777c:	b5b0      	push	{r4, r5, r7, lr}
 800777e:	b08e      	sub	sp, #56	@ 0x38
 8007780:	af04      	add	r7, sp, #16
 8007782:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007784:	2300      	movs	r3, #0
 8007786:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8007788:	2300      	movs	r3, #0
 800778a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800778c:	2300      	movs	r3, #0
 800778e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007790:	2300      	movs	r3, #0
 8007792:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007794:	2300      	movs	r3, #0
 8007796:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8007798:	2376      	movs	r3, #118	@ 0x76
 800779a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681d      	ldr	r5, [r3, #0]
 80077a0:	466c      	mov	r4, sp
 80077a2:	f107 0314 	add.w	r3, r7, #20
 80077a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80077aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80077ae:	f107 0308 	add.w	r3, r7, #8
 80077b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80077b4:	4628      	mov	r0, r5
 80077b6:	f002 fa47 	bl	8009c48 <SDIO_Init>
 80077ba:	4603      	mov	r3, r0
 80077bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 80077c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d001      	beq.n	80077cc <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e04f      	b.n	800786c <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80077cc:	4b29      	ldr	r3, [pc, #164]	@ (8007874 <HAL_SD_InitCard+0xf8>)
 80077ce:	2200      	movs	r2, #0
 80077d0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4618      	mov	r0, r3
 80077d8:	f002 fa7f 	bl	8009cda <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80077dc:	4b25      	ldr	r3, [pc, #148]	@ (8007874 <HAL_SD_InitCard+0xf8>)
 80077de:	2201      	movs	r2, #1
 80077e0:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80077e2:	2002      	movs	r0, #2
 80077e4:	f7fa fbdc 	bl	8001fa0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 ff55 	bl	8008698 <SD_PowerON>
 80077ee:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80077f0:	6a3b      	ldr	r3, [r7, #32]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d00b      	beq.n	800780e <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2201      	movs	r2, #1
 80077fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007802:	6a3b      	ldr	r3, [r7, #32]
 8007804:	431a      	orrs	r2, r3
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e02e      	b.n	800786c <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 fe74 	bl	80084fc <SD_InitCard>
 8007814:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007816:	6a3b      	ldr	r3, [r7, #32]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d00b      	beq.n	8007834 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007828:	6a3b      	ldr	r3, [r7, #32]
 800782a:	431a      	orrs	r2, r3
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	e01b      	b.n	800786c <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800783c:	4618      	mov	r0, r3
 800783e:	f002 fade 	bl	8009dfe <SDMMC_CmdBlockLength>
 8007842:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007844:	6a3b      	ldr	r3, [r7, #32]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d00f      	beq.n	800786a <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a0a      	ldr	r2, [pc, #40]	@ (8007878 <HAL_SD_InitCard+0xfc>)
 8007850:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007856:	6a3b      	ldr	r3, [r7, #32]
 8007858:	431a      	orrs	r2, r3
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2201      	movs	r2, #1
 8007862:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e000      	b.n	800786c <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 800786a:	2300      	movs	r3, #0
}
 800786c:	4618      	mov	r0, r3
 800786e:	3728      	adds	r7, #40	@ 0x28
 8007870:	46bd      	mov	sp, r7
 8007872:	bdb0      	pop	{r4, r5, r7, pc}
 8007874:	422580a0 	.word	0x422580a0
 8007878:	004005ff 	.word	0x004005ff

0800787c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b08c      	sub	sp, #48	@ 0x30
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]
 8007888:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d107      	bne.n	80078a4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007898:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e0be      	b.n	8007a22 <HAL_SD_ReadBlocks_DMA+0x1a6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	f040 80b7 	bne.w	8007a20 <HAL_SD_ReadBlocks_DMA+0x1a4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2200      	movs	r2, #0
 80078b6:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80078b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	441a      	add	r2, r3
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d907      	bls.n	80078d6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ca:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e0a5      	b.n	8007a22 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2203      	movs	r2, #3
 80078da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2200      	movs	r2, #0
 80078e4:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 80078f4:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078fa:	4a4c      	ldr	r2, [pc, #304]	@ (8007a2c <HAL_SD_ReadBlocks_DMA+0x1b0>)
 80078fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007902:	4a4b      	ldr	r2, [pc, #300]	@ (8007a30 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8007904:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800790a:	2200      	movs	r2, #0
 800790c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007912:	2200      	movs	r2, #0
 8007914:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007926:	689a      	ldr	r2, [r3, #8]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	430a      	orrs	r2, r1
 8007930:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	3380      	adds	r3, #128	@ 0x80
 800793c:	4619      	mov	r1, r3
 800793e:	68ba      	ldr	r2, [r7, #8]
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	025b      	lsls	r3, r3, #9
 8007944:	089b      	lsrs	r3, r3, #2
 8007946:	f7fa fcfb 	bl	8002340 <HAL_DMA_Start_IT>
 800794a:	4603      	mov	r3, r0
 800794c:	2b00      	cmp	r3, #0
 800794e:	d017      	beq.n	8007980 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800795e:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4a33      	ldr	r2, [pc, #204]	@ (8007a34 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8007966:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800796c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2201      	movs	r2, #1
 8007978:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e050      	b.n	8007a22 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8007980:	4b2d      	ldr	r3, [pc, #180]	@ (8007a38 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8007982:	2201      	movs	r2, #1
 8007984:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800798a:	2b01      	cmp	r3, #1
 800798c:	d002      	beq.n	8007994 <HAL_SD_ReadBlocks_DMA+0x118>
      {
        add *= 512U;
 800798e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007990:	025b      	lsls	r3, r3, #9
 8007992:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007994:	f04f 33ff 	mov.w	r3, #4294967295
 8007998:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	025b      	lsls	r3, r3, #9
 800799e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80079a0:	2390      	movs	r3, #144	@ 0x90
 80079a2:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80079a4:	2302      	movs	r3, #2
 80079a6:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80079a8:	2300      	movs	r3, #0
 80079aa:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80079ac:	2301      	movs	r3, #1
 80079ae:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f107 0210 	add.w	r2, r7, #16
 80079b8:	4611      	mov	r1, r2
 80079ba:	4618      	mov	r0, r3
 80079bc:	f002 f9f3 	bl	8009da6 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d90a      	bls.n	80079dc <HAL_SD_ReadBlocks_DMA+0x160>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2282      	movs	r2, #130	@ 0x82
 80079ca:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079d2:	4618      	mov	r0, r3
 80079d4:	f002 fa57 	bl	8009e86 <SDMMC_CmdReadMultiBlock>
 80079d8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80079da:	e009      	b.n	80079f0 <HAL_SD_ReadBlocks_DMA+0x174>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2281      	movs	r2, #129	@ 0x81
 80079e0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079e8:	4618      	mov	r0, r3
 80079ea:	f002 fa2a 	bl	8009e42 <SDMMC_CmdReadSingleBlock>
 80079ee:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80079f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d012      	beq.n	8007a1c <HAL_SD_ReadBlocks_DMA+0x1a0>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a0e      	ldr	r2, [pc, #56]	@ (8007a34 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80079fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a04:	431a      	orrs	r2, r3
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2200      	movs	r2, #0
 8007a16:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e002      	b.n	8007a22 <HAL_SD_ReadBlocks_DMA+0x1a6>
      }

      return HAL_OK;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	e000      	b.n	8007a22 <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8007a20:	2302      	movs	r3, #2
  }
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3730      	adds	r7, #48	@ 0x30
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	0800830b 	.word	0x0800830b
 8007a30:	0800837d 	.word	0x0800837d
 8007a34:	004005ff 	.word	0x004005ff
 8007a38:	4225858c 	.word	0x4225858c

08007a3c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b08c      	sub	sp, #48	@ 0x30
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	607a      	str	r2, [r7, #4]
 8007a48:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d107      	bne.n	8007a64 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a58:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	e0c1      	b.n	8007be8 <HAL_SD_WriteBlocks_DMA+0x1ac>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007a6a:	b2db      	uxtb	r3, r3
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	f040 80ba 	bne.w	8007be6 <HAL_SD_WriteBlocks_DMA+0x1aa>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2200      	movs	r2, #0
 8007a76:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007a78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	441a      	add	r2, r3
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d907      	bls.n	8007a96 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a8a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	e0a8      	b.n	8007be8 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2203      	movs	r2, #3
 8007a9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f042 021a 	orr.w	r2, r2, #26
 8007ab4:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007aba:	4a4d      	ldr	r2, [pc, #308]	@ (8007bf0 <HAL_SD_WriteBlocks_DMA+0x1b4>)
 8007abc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ac2:	4a4c      	ldr	r2, [pc, #304]	@ (8007bf4 <HAL_SD_WriteBlocks_DMA+0x1b8>)
 8007ac4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007aca:	2200      	movs	r2, #0
 8007acc:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ad2:	2b01      	cmp	r3, #1
 8007ad4:	d002      	beq.n	8007adc <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8007ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad8:	025b      	lsls	r3, r3, #9
 8007ada:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d90a      	bls.n	8007af8 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	22a0      	movs	r2, #160	@ 0xa0
 8007ae6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007aee:	4618      	mov	r0, r3
 8007af0:	f002 fa0d 	bl	8009f0e <SDMMC_CmdWriteMultiBlock>
 8007af4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007af6:	e009      	b.n	8007b0c <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2290      	movs	r2, #144	@ 0x90
 8007afc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b04:	4618      	mov	r0, r3
 8007b06:	f002 f9e0 	bl	8009eca <SDMMC_CmdWriteSingleBlock>
 8007b0a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d012      	beq.n	8007b38 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a38      	ldr	r2, [pc, #224]	@ (8007bf8 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8007b18:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b20:	431a      	orrs	r2, r3
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2201      	movs	r2, #1
 8007b2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2200      	movs	r2, #0
 8007b32:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007b34:	2301      	movs	r3, #1
 8007b36:	e057      	b.n	8007be8 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8007b38:	4b30      	ldr	r3, [pc, #192]	@ (8007bfc <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b42:	2240      	movs	r2, #64	@ 0x40
 8007b44:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b56:	689a      	ldr	r2, [r3, #8]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	430a      	orrs	r2, r1
 8007b60:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007b66:	68b9      	ldr	r1, [r7, #8]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	3380      	adds	r3, #128	@ 0x80
 8007b6e:	461a      	mov	r2, r3
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	025b      	lsls	r3, r3, #9
 8007b74:	089b      	lsrs	r3, r3, #2
 8007b76:	f7fa fbe3 	bl	8002340 <HAL_DMA_Start_IT>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d01a      	beq.n	8007bb6 <HAL_SD_WriteBlocks_DMA+0x17a>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f022 021a 	bic.w	r2, r2, #26
 8007b8e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a18      	ldr	r2, [pc, #96]	@ (8007bf8 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8007b96:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b9c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e018      	b.n	8007be8 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8007bba:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	025b      	lsls	r3, r3, #9
 8007bc0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007bc2:	2390      	movs	r3, #144	@ 0x90
 8007bc4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f107 0210 	add.w	r2, r7, #16
 8007bda:	4611      	mov	r1, r2
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f002 f8e2 	bl	8009da6 <SDIO_ConfigData>

      return HAL_OK;
 8007be2:	2300      	movs	r3, #0
 8007be4:	e000      	b.n	8007be8 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
  }
  else
  {
    return HAL_BUSY;
 8007be6:	2302      	movs	r3, #2
  }
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3730      	adds	r7, #48	@ 0x30
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}
 8007bf0:	080082e1 	.word	0x080082e1
 8007bf4:	0800837d 	.word	0x0800837d
 8007bf8:	004005ff 	.word	0x004005ff
 8007bfc:	4225858c 	.word	0x4225858c

08007c00 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b084      	sub	sp, #16
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c0c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d008      	beq.n	8007c2e <HAL_SD_IRQHandler+0x2e>
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f003 0308 	and.w	r3, r3, #8
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d003      	beq.n	8007c2e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 fdec 	bl	8008804 <SD_Read_IT>
 8007c2c:	e155      	b.n	8007eda <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	f000 808f 	beq.w	8007d5c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007c46:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c4e:	687a      	ldr	r2, [r7, #4]
 8007c50:	6812      	ldr	r2, [r2, #0]
 8007c52:	f423 4341 	bic.w	r3, r3, #49408	@ 0xc100
 8007c56:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8007c5a:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f022 0201 	bic.w	r2, r2, #1
 8007c6a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f003 0308 	and.w	r3, r3, #8
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d039      	beq.n	8007cea <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f003 0302 	and.w	r3, r3, #2
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d104      	bne.n	8007c8a <HAL_SD_IRQHandler+0x8a>
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f003 0320 	and.w	r3, r3, #32
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d011      	beq.n	8007cae <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f002 f960 	bl	8009f54 <SDMMC_CmdStopTransfer>
 8007c94:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d008      	beq.n	8007cae <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	431a      	orrs	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f000 f91f 	bl	8007eec <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007cb6:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	f003 0301 	and.w	r3, r3, #1
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d104      	bne.n	8007cda <HAL_SD_IRQHandler+0xda>
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f003 0302 	and.w	r3, r3, #2
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d003      	beq.n	8007ce2 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f003 f990 	bl	800b000 <HAL_SD_RxCpltCallback>
 8007ce0:	e0fb      	b.n	8007eda <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f003 f982 	bl	800afec <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007ce8:	e0f7      	b.n	8007eda <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f000 80f2 	beq.w	8007eda <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f003 0320 	and.w	r3, r3, #32
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d011      	beq.n	8007d24 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4618      	mov	r0, r3
 8007d06:	f002 f925 	bl	8009f54 <SDMMC_CmdStopTransfer>
 8007d0a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d008      	beq.n	8007d24 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	431a      	orrs	r2, r3
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f000 f8e4 	bl	8007eec <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f003 0301 	and.w	r3, r3, #1
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f040 80d5 	bne.w	8007eda <HAL_SD_IRQHandler+0x2da>
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f003 0302 	and.w	r3, r3, #2
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	f040 80cf 	bne.w	8007eda <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f022 0208 	bic.w	r2, r2, #8
 8007d4a:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2201      	movs	r2, #1
 8007d50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f003 f949 	bl	800afec <HAL_SD_TxCpltCallback>
}
 8007d5a:	e0be      	b.n	8007eda <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d008      	beq.n	8007d7c <HAL_SD_IRQHandler+0x17c>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f003 0308 	and.w	r3, r3, #8
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d003      	beq.n	8007d7c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f000 fd96 	bl	80088a6 <SD_Write_IT>
 8007d7a:	e0ae      	b.n	8007eda <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d82:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	f000 80a7 	beq.w	8007eda <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d005      	beq.n	8007da6 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9e:	f043 0202 	orr.w	r2, r3, #2
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dac:	f003 0308 	and.w	r3, r3, #8
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d005      	beq.n	8007dc0 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db8:	f043 0208 	orr.w	r2, r3, #8
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dc6:	f003 0320 	and.w	r3, r3, #32
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d005      	beq.n	8007dda <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd2:	f043 0220 	orr.w	r2, r3, #32
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007de0:	f003 0310 	and.w	r3, r3, #16
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d005      	beq.n	8007df4 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dec:	f043 0210 	orr.w	r2, r3, #16
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007dfc:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8007e0c:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4618      	mov	r0, r3
 8007e14:	f002 f89e 	bl	8009f54 <SDMMC_CmdStopTransfer>
 8007e18:	4602      	mov	r2, r0
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e1e:	431a      	orrs	r2, r3
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f003 0308 	and.w	r3, r3, #8
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d00a      	beq.n	8007e44 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2201      	movs	r2, #1
 8007e32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f000 f855 	bl	8007eec <HAL_SD_ErrorCallback>
}
 8007e42:	e04a      	b.n	8007eda <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d045      	beq.n	8007eda <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f003 0310 	and.w	r3, r3, #16
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d104      	bne.n	8007e62 <HAL_SD_IRQHandler+0x262>
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f003 0320 	and.w	r3, r3, #32
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d011      	beq.n	8007e86 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e66:	4a1f      	ldr	r2, [pc, #124]	@ (8007ee4 <HAL_SD_IRQHandler+0x2e4>)
 8007e68:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7fa fabe 	bl	80023f0 <HAL_DMA_Abort_IT>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d02f      	beq.n	8007eda <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f000 face 	bl	8008420 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007e84:	e029      	b.n	8007eda <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f003 0301 	and.w	r3, r3, #1
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d104      	bne.n	8007e9a <HAL_SD_IRQHandler+0x29a>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f003 0302 	and.w	r3, r3, #2
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d011      	beq.n	8007ebe <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e9e:	4a12      	ldr	r2, [pc, #72]	@ (8007ee8 <HAL_SD_IRQHandler+0x2e8>)
 8007ea0:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f7fa faa2 	bl	80023f0 <HAL_DMA_Abort_IT>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d013      	beq.n	8007eda <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f000 fae9 	bl	800848e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007ebc:	e00d      	b.n	8007eda <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f003 f880 	bl	800afd8 <HAL_SD_AbortCallback>
}
 8007ed8:	e7ff      	b.n	8007eda <HAL_SD_IRQHandler+0x2da>
 8007eda:	bf00      	nop
 8007edc:	3710      	adds	r7, #16
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	08008421 	.word	0x08008421
 8007ee8:	0800848f 	.word	0x0800848f

08007eec <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007ef4:	bf00      	nop
 8007ef6:	370c      	adds	r7, #12
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b083      	sub	sp, #12
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f0e:	0f9b      	lsrs	r3, r3, #30
 8007f10:	b2da      	uxtb	r2, r3
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f1a:	0e9b      	lsrs	r3, r3, #26
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	f003 030f 	and.w	r3, r3, #15
 8007f22:	b2da      	uxtb	r2, r3
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f2c:	0e1b      	lsrs	r3, r3, #24
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	f003 0303 	and.w	r3, r3, #3
 8007f34:	b2da      	uxtb	r2, r3
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f3e:	0c1b      	lsrs	r3, r3, #16
 8007f40:	b2da      	uxtb	r2, r3
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f4a:	0a1b      	lsrs	r3, r3, #8
 8007f4c:	b2da      	uxtb	r2, r3
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f56:	b2da      	uxtb	r2, r3
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007f60:	0d1b      	lsrs	r3, r3, #20
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007f6c:	0c1b      	lsrs	r3, r3, #16
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	f003 030f 	and.w	r3, r3, #15
 8007f74:	b2da      	uxtb	r2, r3
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007f7e:	0bdb      	lsrs	r3, r3, #15
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	f003 0301 	and.w	r3, r3, #1
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007f90:	0b9b      	lsrs	r3, r3, #14
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	f003 0301 	and.w	r3, r3, #1
 8007f98:	b2da      	uxtb	r2, r3
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fa2:	0b5b      	lsrs	r3, r3, #13
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	f003 0301 	and.w	r3, r3, #1
 8007faa:	b2da      	uxtb	r2, r3
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fb4:	0b1b      	lsrs	r3, r3, #12
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	f003 0301 	and.w	r3, r3, #1
 8007fbc:	b2da      	uxtb	r2, r3
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d163      	bne.n	8008098 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fd4:	009a      	lsls	r2, r3, #2
 8007fd6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007fda:	4013      	ands	r3, r2
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8007fe0:	0f92      	lsrs	r2, r2, #30
 8007fe2:	431a      	orrs	r2, r3
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fec:	0edb      	lsrs	r3, r3, #27
 8007fee:	b2db      	uxtb	r3, r3
 8007ff0:	f003 0307 	and.w	r3, r3, #7
 8007ff4:	b2da      	uxtb	r2, r3
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ffe:	0e1b      	lsrs	r3, r3, #24
 8008000:	b2db      	uxtb	r3, r3
 8008002:	f003 0307 	and.w	r3, r3, #7
 8008006:	b2da      	uxtb	r2, r3
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008010:	0d5b      	lsrs	r3, r3, #21
 8008012:	b2db      	uxtb	r3, r3
 8008014:	f003 0307 	and.w	r3, r3, #7
 8008018:	b2da      	uxtb	r2, r3
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008022:	0c9b      	lsrs	r3, r3, #18
 8008024:	b2db      	uxtb	r3, r3
 8008026:	f003 0307 	and.w	r3, r3, #7
 800802a:	b2da      	uxtb	r2, r3
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008034:	0bdb      	lsrs	r3, r3, #15
 8008036:	b2db      	uxtb	r3, r3
 8008038:	f003 0307 	and.w	r3, r3, #7
 800803c:	b2da      	uxtb	r2, r3
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	1c5a      	adds	r2, r3, #1
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	7e1b      	ldrb	r3, [r3, #24]
 8008050:	b2db      	uxtb	r3, r3
 8008052:	f003 0307 	and.w	r3, r3, #7
 8008056:	3302      	adds	r3, #2
 8008058:	2201      	movs	r2, #1
 800805a:	fa02 f303 	lsl.w	r3, r2, r3
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008062:	fb03 f202 	mul.w	r2, r3, r2
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	7a1b      	ldrb	r3, [r3, #8]
 800806e:	b2db      	uxtb	r3, r3
 8008070:	f003 030f 	and.w	r3, r3, #15
 8008074:	2201      	movs	r2, #1
 8008076:	409a      	lsls	r2, r3
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8008084:	0a52      	lsrs	r2, r2, #9
 8008086:	fb03 f202 	mul.w	r2, r3, r2
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008094:	661a      	str	r2, [r3, #96]	@ 0x60
 8008096:	e031      	b.n	80080fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800809c:	2b01      	cmp	r3, #1
 800809e:	d11d      	bne.n	80080dc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080a4:	041b      	lsls	r3, r3, #16
 80080a6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080ae:	0c1b      	lsrs	r3, r3, #16
 80080b0:	431a      	orrs	r2, r3
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	691b      	ldr	r3, [r3, #16]
 80080ba:	3301      	adds	r3, #1
 80080bc:	029a      	lsls	r2, r3, #10
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080d0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	661a      	str	r2, [r3, #96]	@ 0x60
 80080da:	e00f      	b.n	80080fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a58      	ldr	r2, [pc, #352]	@ (8008244 <HAL_SD_GetCardCSD+0x344>)
 80080e2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2201      	movs	r2, #1
 80080f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80080f8:	2301      	movs	r3, #1
 80080fa:	e09d      	b.n	8008238 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008100:	0b9b      	lsrs	r3, r3, #14
 8008102:	b2db      	uxtb	r3, r3
 8008104:	f003 0301 	and.w	r3, r3, #1
 8008108:	b2da      	uxtb	r2, r3
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008112:	09db      	lsrs	r3, r3, #7
 8008114:	b2db      	uxtb	r3, r3
 8008116:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800811a:	b2da      	uxtb	r2, r3
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008124:	b2db      	uxtb	r3, r3
 8008126:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800812a:	b2da      	uxtb	r2, r3
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008134:	0fdb      	lsrs	r3, r3, #31
 8008136:	b2da      	uxtb	r2, r3
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008140:	0f5b      	lsrs	r3, r3, #29
 8008142:	b2db      	uxtb	r3, r3
 8008144:	f003 0303 	and.w	r3, r3, #3
 8008148:	b2da      	uxtb	r2, r3
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008152:	0e9b      	lsrs	r3, r3, #26
 8008154:	b2db      	uxtb	r3, r3
 8008156:	f003 0307 	and.w	r3, r3, #7
 800815a:	b2da      	uxtb	r2, r3
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008164:	0d9b      	lsrs	r3, r3, #22
 8008166:	b2db      	uxtb	r3, r3
 8008168:	f003 030f 	and.w	r3, r3, #15
 800816c:	b2da      	uxtb	r2, r3
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008176:	0d5b      	lsrs	r3, r3, #21
 8008178:	b2db      	uxtb	r3, r3
 800817a:	f003 0301 	and.w	r3, r3, #1
 800817e:	b2da      	uxtb	r2, r3
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	2200      	movs	r2, #0
 800818a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008192:	0c1b      	lsrs	r3, r3, #16
 8008194:	b2db      	uxtb	r3, r3
 8008196:	f003 0301 	and.w	r3, r3, #1
 800819a:	b2da      	uxtb	r2, r3
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081a6:	0bdb      	lsrs	r3, r3, #15
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	f003 0301 	and.w	r3, r3, #1
 80081ae:	b2da      	uxtb	r2, r3
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081ba:	0b9b      	lsrs	r3, r3, #14
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	f003 0301 	and.w	r3, r3, #1
 80081c2:	b2da      	uxtb	r2, r3
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081ce:	0b5b      	lsrs	r3, r3, #13
 80081d0:	b2db      	uxtb	r3, r3
 80081d2:	f003 0301 	and.w	r3, r3, #1
 80081d6:	b2da      	uxtb	r2, r3
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081e2:	0b1b      	lsrs	r3, r3, #12
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	f003 0301 	and.w	r3, r3, #1
 80081ea:	b2da      	uxtb	r2, r3
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081f6:	0a9b      	lsrs	r3, r3, #10
 80081f8:	b2db      	uxtb	r3, r3
 80081fa:	f003 0303 	and.w	r3, r3, #3
 80081fe:	b2da      	uxtb	r2, r3
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800820a:	0a1b      	lsrs	r3, r3, #8
 800820c:	b2db      	uxtb	r3, r3
 800820e:	f003 0303 	and.w	r3, r3, #3
 8008212:	b2da      	uxtb	r2, r3
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800821e:	085b      	lsrs	r3, r3, #1
 8008220:	b2db      	uxtb	r3, r3
 8008222:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008226:	b2da      	uxtb	r2, r3
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	2201      	movs	r2, #1
 8008232:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8008236:	2300      	movs	r3, #0
}
 8008238:	4618      	mov	r0, r3
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr
 8008244:	004005ff 	.word	0x004005ff

08008248 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008292:	2300      	movs	r3, #0
}
 8008294:	4618      	mov	r0, r3
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b086      	sub	sp, #24
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80082a8:	2300      	movs	r3, #0
 80082aa:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80082ac:	f107 030c 	add.w	r3, r7, #12
 80082b0:	4619      	mov	r1, r3
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 fa7e 	bl	80087b4 <SD_SendStatus>
 80082b8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d005      	beq.n	80082cc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	431a      	orrs	r2, r3
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	0a5b      	lsrs	r3, r3, #9
 80082d0:	f003 030f 	and.w	r3, r3, #15
 80082d4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80082d6:	693b      	ldr	r3, [r7, #16]
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3718      	adds	r7, #24
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ec:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80082fc:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80082fe:	bf00      	nop
 8008300:	3714      	adds	r7, #20
 8008302:	46bd      	mov	sp, r7
 8008304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008308:	4770      	bx	lr

0800830a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800830a:	b580      	push	{r7, lr}
 800830c:	b084      	sub	sp, #16
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008316:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800831c:	2b82      	cmp	r3, #130	@ 0x82
 800831e:	d111      	bne.n	8008344 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4618      	mov	r0, r3
 8008326:	f001 fe15 	bl	8009f54 <SDMMC_CmdStopTransfer>
 800832a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d008      	beq.n	8008344 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	431a      	orrs	r2, r3
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f7ff fdd4 	bl	8007eec <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f022 0208 	bic.w	r2, r2, #8
 8008352:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f240 523a 	movw	r2, #1338	@ 0x53a
 800835c:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2201      	movs	r2, #1
 8008362:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2200      	movs	r2, #0
 800836a:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f002 fe47 	bl	800b000 <HAL_SD_RxCpltCallback>
#endif
}
 8008372:	bf00      	nop
 8008374:	3710      	adds	r7, #16
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
	...

0800837c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b086      	sub	sp, #24
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008388:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f7fa f9dc 	bl	8002748 <HAL_DMA_GetError>
 8008390:	4603      	mov	r3, r0
 8008392:	2b02      	cmp	r3, #2
 8008394:	d03e      	beq.n	8008414 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800839a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800839c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083a4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d002      	beq.n	80083b2 <SD_DMAError+0x36>
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d12d      	bne.n	800840e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a19      	ldr	r2, [pc, #100]	@ (800841c <SD_DMAError+0xa0>)
 80083b8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80083c8:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ce:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80083d6:	6978      	ldr	r0, [r7, #20]
 80083d8:	f7ff ff62 	bl	80082a0 <HAL_SD_GetCardState>
 80083dc:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	2b06      	cmp	r3, #6
 80083e2:	d002      	beq.n	80083ea <SD_DMAError+0x6e>
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	2b05      	cmp	r3, #5
 80083e8:	d10a      	bne.n	8008400 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f001 fdb0 	bl	8009f54 <SDMMC_CmdStopTransfer>
 80083f4:	4602      	mov	r2, r0
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083fa:	431a      	orrs	r2, r3
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	2201      	movs	r2, #1
 8008404:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	2200      	movs	r2, #0
 800840c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800840e:	6978      	ldr	r0, [r7, #20]
 8008410:	f7ff fd6c 	bl	8007eec <HAL_SD_ErrorCallback>
#endif
  }
}
 8008414:	bf00      	nop
 8008416:	3718      	adds	r7, #24
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}
 800841c:	004005ff 	.word	0x004005ff

08008420 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800842c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008436:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008438:	68f8      	ldr	r0, [r7, #12]
 800843a:	f7ff ff31 	bl	80082a0 <HAL_SD_GetCardState>
 800843e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2201      	movs	r2, #1
 8008444:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2200      	movs	r2, #0
 800844c:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	2b06      	cmp	r3, #6
 8008452:	d002      	beq.n	800845a <SD_DMATxAbort+0x3a>
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	2b05      	cmp	r3, #5
 8008458:	d10a      	bne.n	8008470 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4618      	mov	r0, r3
 8008460:	f001 fd78 	bl	8009f54 <SDMMC_CmdStopTransfer>
 8008464:	4602      	mov	r2, r0
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800846a:	431a      	orrs	r2, r3
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008474:	2b00      	cmp	r3, #0
 8008476:	d103      	bne.n	8008480 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008478:	68f8      	ldr	r0, [r7, #12]
 800847a:	f002 fdad 	bl	800afd8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800847e:	e002      	b.n	8008486 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008480:	68f8      	ldr	r0, [r7, #12]
 8008482:	f7ff fd33 	bl	8007eec <HAL_SD_ErrorCallback>
}
 8008486:	bf00      	nop
 8008488:	3710      	adds	r7, #16
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}

0800848e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800848e:	b580      	push	{r7, lr}
 8008490:	b084      	sub	sp, #16
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800849a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f240 523a 	movw	r2, #1338	@ 0x53a
 80084a4:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80084a6:	68f8      	ldr	r0, [r7, #12]
 80084a8:	f7ff fefa 	bl	80082a0 <HAL_SD_GetCardState>
 80084ac:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2201      	movs	r2, #1
 80084b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2200      	movs	r2, #0
 80084ba:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	2b06      	cmp	r3, #6
 80084c0:	d002      	beq.n	80084c8 <SD_DMARxAbort+0x3a>
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	2b05      	cmp	r3, #5
 80084c6:	d10a      	bne.n	80084de <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4618      	mov	r0, r3
 80084ce:	f001 fd41 	bl	8009f54 <SDMMC_CmdStopTransfer>
 80084d2:	4602      	mov	r2, r0
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084d8:	431a      	orrs	r2, r3
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d103      	bne.n	80084ee <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80084e6:	68f8      	ldr	r0, [r7, #12]
 80084e8:	f002 fd76 	bl	800afd8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80084ec:	e002      	b.n	80084f4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80084ee:	68f8      	ldr	r0, [r7, #12]
 80084f0:	f7ff fcfc 	bl	8007eec <HAL_SD_ErrorCallback>
}
 80084f4:	bf00      	nop
 80084f6:	3710      	adds	r7, #16
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80084fc:	b5b0      	push	{r4, r5, r7, lr}
 80084fe:	b094      	sub	sp, #80	@ 0x50
 8008500:	af04      	add	r7, sp, #16
 8008502:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008504:	2301      	movs	r3, #1
 8008506:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4618      	mov	r0, r3
 800850e:	f001 fbf2 	bl	8009cf6 <SDIO_GetPowerState>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d102      	bne.n	800851e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008518:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800851c:	e0b8      	b.n	8008690 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008522:	2b03      	cmp	r3, #3
 8008524:	d02f      	beq.n	8008586 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4618      	mov	r0, r3
 800852c:	f001 fdd9 	bl	800a0e2 <SDMMC_CmdSendCID>
 8008530:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008534:	2b00      	cmp	r3, #0
 8008536:	d001      	beq.n	800853c <SD_InitCard+0x40>
    {
      return errorstate;
 8008538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800853a:	e0a9      	b.n	8008690 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2100      	movs	r1, #0
 8008542:	4618      	mov	r0, r3
 8008544:	f001 fc1c 	bl	8009d80 <SDIO_GetResponse>
 8008548:	4602      	mov	r2, r0
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	2104      	movs	r1, #4
 8008554:	4618      	mov	r0, r3
 8008556:	f001 fc13 	bl	8009d80 <SDIO_GetResponse>
 800855a:	4602      	mov	r2, r0
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	2108      	movs	r1, #8
 8008566:	4618      	mov	r0, r3
 8008568:	f001 fc0a 	bl	8009d80 <SDIO_GetResponse>
 800856c:	4602      	mov	r2, r0
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	210c      	movs	r1, #12
 8008578:	4618      	mov	r0, r3
 800857a:	f001 fc01 	bl	8009d80 <SDIO_GetResponse>
 800857e:	4602      	mov	r2, r0
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800858a:	2b03      	cmp	r3, #3
 800858c:	d00d      	beq.n	80085aa <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f107 020e 	add.w	r2, r7, #14
 8008596:	4611      	mov	r1, r2
 8008598:	4618      	mov	r0, r3
 800859a:	f001 fddf 	bl	800a15c <SDMMC_CmdSetRelAdd>
 800859e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80085a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d001      	beq.n	80085aa <SD_InitCard+0xae>
    {
      return errorstate;
 80085a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085a8:	e072      	b.n	8008690 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ae:	2b03      	cmp	r3, #3
 80085b0:	d036      	beq.n	8008620 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80085b2:	89fb      	ldrh	r3, [r7, #14]
 80085b4:	461a      	mov	r2, r3
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085c2:	041b      	lsls	r3, r3, #16
 80085c4:	4619      	mov	r1, r3
 80085c6:	4610      	mov	r0, r2
 80085c8:	f001 fda9 	bl	800a11e <SDMMC_CmdSendCSD>
 80085cc:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80085ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d001      	beq.n	80085d8 <SD_InitCard+0xdc>
    {
      return errorstate;
 80085d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085d6:	e05b      	b.n	8008690 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	2100      	movs	r1, #0
 80085de:	4618      	mov	r0, r3
 80085e0:	f001 fbce 	bl	8009d80 <SDIO_GetResponse>
 80085e4:	4602      	mov	r2, r0
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	2104      	movs	r1, #4
 80085f0:	4618      	mov	r0, r3
 80085f2:	f001 fbc5 	bl	8009d80 <SDIO_GetResponse>
 80085f6:	4602      	mov	r2, r0
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	2108      	movs	r1, #8
 8008602:	4618      	mov	r0, r3
 8008604:	f001 fbbc 	bl	8009d80 <SDIO_GetResponse>
 8008608:	4602      	mov	r2, r0
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	210c      	movs	r1, #12
 8008614:	4618      	mov	r0, r3
 8008616:	f001 fbb3 	bl	8009d80 <SDIO_GetResponse>
 800861a:	4602      	mov	r2, r0
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2104      	movs	r1, #4
 8008626:	4618      	mov	r0, r3
 8008628:	f001 fbaa 	bl	8009d80 <SDIO_GetResponse>
 800862c:	4603      	mov	r3, r0
 800862e:	0d1a      	lsrs	r2, r3, #20
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008634:	f107 0310 	add.w	r3, r7, #16
 8008638:	4619      	mov	r1, r3
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f7ff fc60 	bl	8007f00 <HAL_SD_GetCardCSD>
 8008640:	4603      	mov	r3, r0
 8008642:	2b00      	cmp	r3, #0
 8008644:	d002      	beq.n	800864c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008646:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800864a:	e021      	b.n	8008690 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6819      	ldr	r1, [r3, #0]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008654:	041b      	lsls	r3, r3, #16
 8008656:	2200      	movs	r2, #0
 8008658:	461c      	mov	r4, r3
 800865a:	4615      	mov	r5, r2
 800865c:	4622      	mov	r2, r4
 800865e:	462b      	mov	r3, r5
 8008660:	4608      	mov	r0, r1
 8008662:	f001 fc99 	bl	8009f98 <SDMMC_CmdSelDesel>
 8008666:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800866a:	2b00      	cmp	r3, #0
 800866c:	d001      	beq.n	8008672 <SD_InitCard+0x176>
  {
    return errorstate;
 800866e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008670:	e00e      	b.n	8008690 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681d      	ldr	r5, [r3, #0]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	466c      	mov	r4, sp
 800867a:	f103 0210 	add.w	r2, r3, #16
 800867e:	ca07      	ldmia	r2, {r0, r1, r2}
 8008680:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008684:	3304      	adds	r3, #4
 8008686:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008688:	4628      	mov	r0, r5
 800868a:	f001 fadd 	bl	8009c48 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800868e:	2300      	movs	r3, #0
}
 8008690:	4618      	mov	r0, r3
 8008692:	3740      	adds	r7, #64	@ 0x40
 8008694:	46bd      	mov	sp, r7
 8008696:	bdb0      	pop	{r4, r5, r7, pc}

08008698 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b086      	sub	sp, #24
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086a0:	2300      	movs	r3, #0
 80086a2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80086a4:	2300      	movs	r3, #0
 80086a6:	617b      	str	r3, [r7, #20]
 80086a8:	2300      	movs	r3, #0
 80086aa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4618      	mov	r0, r3
 80086b2:	f001 fc94 	bl	8009fde <SDMMC_CmdGoIdleState>
 80086b6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d001      	beq.n	80086c2 <SD_PowerON+0x2a>
  {
    return errorstate;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	e072      	b.n	80087a8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4618      	mov	r0, r3
 80086c8:	f001 fca7 	bl	800a01a <SDMMC_CmdOperCond>
 80086cc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d00d      	beq.n	80086f0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4618      	mov	r0, r3
 80086e0:	f001 fc7d 	bl	8009fde <SDMMC_CmdGoIdleState>
 80086e4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d004      	beq.n	80086f6 <SD_PowerON+0x5e>
    {
      return errorstate;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	e05b      	b.n	80087a8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2201      	movs	r2, #1
 80086f4:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d137      	bne.n	800876e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2100      	movs	r1, #0
 8008704:	4618      	mov	r0, r3
 8008706:	f001 fca7 	bl	800a058 <SDMMC_CmdAppCommand>
 800870a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d02d      	beq.n	800876e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008712:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008716:	e047      	b.n	80087a8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2100      	movs	r1, #0
 800871e:	4618      	mov	r0, r3
 8008720:	f001 fc9a 	bl	800a058 <SDMMC_CmdAppCommand>
 8008724:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d001      	beq.n	8008730 <SD_PowerON+0x98>
    {
      return errorstate;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	e03b      	b.n	80087a8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	491e      	ldr	r1, [pc, #120]	@ (80087b0 <SD_PowerON+0x118>)
 8008736:	4618      	mov	r0, r3
 8008738:	f001 fcb0 	bl	800a09c <SDMMC_CmdAppOperCommand>
 800873c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d002      	beq.n	800874a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008744:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008748:	e02e      	b.n	80087a8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2100      	movs	r1, #0
 8008750:	4618      	mov	r0, r3
 8008752:	f001 fb15 	bl	8009d80 <SDIO_GetResponse>
 8008756:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	0fdb      	lsrs	r3, r3, #31
 800875c:	2b01      	cmp	r3, #1
 800875e:	d101      	bne.n	8008764 <SD_PowerON+0xcc>
 8008760:	2301      	movs	r3, #1
 8008762:	e000      	b.n	8008766 <SD_PowerON+0xce>
 8008764:	2300      	movs	r3, #0
 8008766:	613b      	str	r3, [r7, #16]

    count++;
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	3301      	adds	r3, #1
 800876c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008774:	4293      	cmp	r3, r2
 8008776:	d802      	bhi.n	800877e <SD_PowerON+0xe6>
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d0cc      	beq.n	8008718 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008784:	4293      	cmp	r3, r2
 8008786:	d902      	bls.n	800878e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008788:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800878c:	e00c      	b.n	80087a8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008794:	2b00      	cmp	r3, #0
 8008796:	d003      	beq.n	80087a0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2201      	movs	r2, #1
 800879c:	645a      	str	r2, [r3, #68]	@ 0x44
 800879e:	e002      	b.n	80087a6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2200      	movs	r2, #0
 80087a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80087a6:	2300      	movs	r3, #0
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	3718      	adds	r7, #24
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}
 80087b0:	c1100000 	.word	0xc1100000

080087b4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d102      	bne.n	80087ca <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80087c4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80087c8:	e018      	b.n	80087fc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087d2:	041b      	lsls	r3, r3, #16
 80087d4:	4619      	mov	r1, r3
 80087d6:	4610      	mov	r0, r2
 80087d8:	f001 fce1 	bl	800a19e <SDMMC_CmdSendStatus>
 80087dc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d001      	beq.n	80087e8 <SD_SendStatus+0x34>
  {
    return errorstate;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	e009      	b.n	80087fc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2100      	movs	r1, #0
 80087ee:	4618      	mov	r0, r3
 80087f0:	f001 fac6 	bl	8009d80 <SDIO_GetResponse>
 80087f4:	4602      	mov	r2, r0
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80087fa:	2300      	movs	r3, #0
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3710      	adds	r7, #16
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b086      	sub	sp, #24
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008810:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008816:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d03f      	beq.n	800889e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800881e:	2300      	movs	r3, #0
 8008820:	617b      	str	r3, [r7, #20]
 8008822:	e033      	b.n	800888c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4618      	mov	r0, r3
 800882a:	f001 fa38 	bl	8009c9e <SDIO_ReadFIFO>
 800882e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	b2da      	uxtb	r2, r3
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	3301      	adds	r3, #1
 800883c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	3b01      	subs	r3, #1
 8008842:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	0a1b      	lsrs	r3, r3, #8
 8008848:	b2da      	uxtb	r2, r3
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	3301      	adds	r3, #1
 8008852:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	3b01      	subs	r3, #1
 8008858:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	0c1b      	lsrs	r3, r3, #16
 800885e:	b2da      	uxtb	r2, r3
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	3301      	adds	r3, #1
 8008868:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	3b01      	subs	r3, #1
 800886e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	0e1b      	lsrs	r3, r3, #24
 8008874:	b2da      	uxtb	r2, r3
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	701a      	strb	r2, [r3, #0]
      tmp++;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	3301      	adds	r3, #1
 800887e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	3b01      	subs	r3, #1
 8008884:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	3301      	adds	r3, #1
 800888a:	617b      	str	r3, [r7, #20]
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	2b07      	cmp	r3, #7
 8008890:	d9c8      	bls.n	8008824 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	68fa      	ldr	r2, [r7, #12]
 8008896:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	693a      	ldr	r2, [r7, #16]
 800889c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800889e:	bf00      	nop
 80088a0:	3718      	adds	r7, #24
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}

080088a6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80088a6:	b580      	push	{r7, lr}
 80088a8:	b086      	sub	sp, #24
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a1b      	ldr	r3, [r3, #32]
 80088b2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088b8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d043      	beq.n	8008948 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80088c0:	2300      	movs	r3, #0
 80088c2:	617b      	str	r3, [r7, #20]
 80088c4:	e037      	b.n	8008936 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	781b      	ldrb	r3, [r3, #0]
 80088ca:	60bb      	str	r3, [r7, #8]
      tmp++;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	3301      	adds	r3, #1
 80088d0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	3b01      	subs	r3, #1
 80088d6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	781b      	ldrb	r3, [r3, #0]
 80088dc:	021a      	lsls	r2, r3, #8
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	4313      	orrs	r3, r2
 80088e2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	3301      	adds	r3, #1
 80088e8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	3b01      	subs	r3, #1
 80088ee:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	781b      	ldrb	r3, [r3, #0]
 80088f4:	041a      	lsls	r2, r3, #16
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	4313      	orrs	r3, r2
 80088fa:	60bb      	str	r3, [r7, #8]
      tmp++;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	3301      	adds	r3, #1
 8008900:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	3b01      	subs	r3, #1
 8008906:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	061a      	lsls	r2, r3, #24
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	4313      	orrs	r3, r2
 8008912:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	3301      	adds	r3, #1
 8008918:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	3b01      	subs	r3, #1
 800891e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f107 0208 	add.w	r2, r7, #8
 8008928:	4611      	mov	r1, r2
 800892a:	4618      	mov	r0, r3
 800892c:	f001 f9c4 	bl	8009cb8 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	3301      	adds	r3, #1
 8008934:	617b      	str	r3, [r7, #20]
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	2b07      	cmp	r3, #7
 800893a:	d9c4      	bls.n	80088c6 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	68fa      	ldr	r2, [r7, #12]
 8008940:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	693a      	ldr	r2, [r7, #16]
 8008946:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8008948:	bf00      	nop
 800894a:	3718      	adds	r7, #24
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b082      	sub	sp, #8
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d101      	bne.n	8008964 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8008960:	2301      	movs	r3, #1
 8008962:	e025      	b.n	80089b0 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800896a:	b2db      	uxtb	r3, r3
 800896c:	2b00      	cmp	r3, #0
 800896e:	d106      	bne.n	800897e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f7f9 f925 	bl	8001bc8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2202      	movs	r2, #2
 8008982:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	3304      	adds	r3, #4
 800898e:	4619      	mov	r1, r3
 8008990:	4610      	mov	r0, r2
 8008992:	f001 f893 	bl	8009abc <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6818      	ldr	r0, [r3, #0]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	461a      	mov	r2, r3
 80089a0:	6839      	ldr	r1, [r7, #0]
 80089a2:	f001 f8e8 	bl	8009b76 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2201      	movs	r2, #1
 80089aa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80089ae:	2300      	movs	r3, #0
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3708      	adds	r7, #8
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}

080089b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b082      	sub	sp, #8
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d101      	bne.n	80089ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	e041      	b.n	8008a4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d106      	bne.n	80089e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f7f8 ff48 	bl	8001874 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2202      	movs	r2, #2
 80089e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	3304      	adds	r3, #4
 80089f4:	4619      	mov	r1, r3
 80089f6:	4610      	mov	r0, r2
 80089f8:	f000 fa7e 	bl	8008ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2201      	movs	r2, #1
 8008a00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2201      	movs	r2, #1
 8008a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2201      	movs	r2, #1
 8008a10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2201      	movs	r2, #1
 8008a18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2201      	movs	r2, #1
 8008a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2201      	movs	r2, #1
 8008a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2201      	movs	r2, #1
 8008a38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2201      	movs	r2, #1
 8008a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008a4c:	2300      	movs	r3, #0
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3708      	adds	r7, #8
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
	...

08008a58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a66:	b2db      	uxtb	r3, r3
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d001      	beq.n	8008a70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	e04e      	b.n	8008b0e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2202      	movs	r2, #2
 8008a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	68da      	ldr	r2, [r3, #12]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f042 0201 	orr.w	r2, r2, #1
 8008a86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a23      	ldr	r2, [pc, #140]	@ (8008b1c <HAL_TIM_Base_Start_IT+0xc4>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d022      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x80>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a9a:	d01d      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x80>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4a1f      	ldr	r2, [pc, #124]	@ (8008b20 <HAL_TIM_Base_Start_IT+0xc8>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d018      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x80>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8008b24 <HAL_TIM_Base_Start_IT+0xcc>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d013      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x80>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a1c      	ldr	r2, [pc, #112]	@ (8008b28 <HAL_TIM_Base_Start_IT+0xd0>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d00e      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x80>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a1b      	ldr	r2, [pc, #108]	@ (8008b2c <HAL_TIM_Base_Start_IT+0xd4>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d009      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x80>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a19      	ldr	r2, [pc, #100]	@ (8008b30 <HAL_TIM_Base_Start_IT+0xd8>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d004      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x80>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a18      	ldr	r2, [pc, #96]	@ (8008b34 <HAL_TIM_Base_Start_IT+0xdc>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d111      	bne.n	8008afc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	f003 0307 	and.w	r3, r3, #7
 8008ae2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2b06      	cmp	r3, #6
 8008ae8:	d010      	beq.n	8008b0c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	681a      	ldr	r2, [r3, #0]
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f042 0201 	orr.w	r2, r2, #1
 8008af8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008afa:	e007      	b.n	8008b0c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f042 0201 	orr.w	r2, r2, #1
 8008b0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008b0c:	2300      	movs	r3, #0
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3714      	adds	r7, #20
 8008b12:	46bd      	mov	sp, r7
 8008b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b18:	4770      	bx	lr
 8008b1a:	bf00      	nop
 8008b1c:	40010000 	.word	0x40010000
 8008b20:	40000400 	.word	0x40000400
 8008b24:	40000800 	.word	0x40000800
 8008b28:	40000c00 	.word	0x40000c00
 8008b2c:	40010400 	.word	0x40010400
 8008b30:	40014000 	.word	0x40014000
 8008b34:	40001800 	.word	0x40001800

08008b38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b084      	sub	sp, #16
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	68db      	ldr	r3, [r3, #12]
 8008b46:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	691b      	ldr	r3, [r3, #16]
 8008b4e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	f003 0302 	and.w	r3, r3, #2
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d020      	beq.n	8008b9c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	f003 0302 	and.w	r3, r3, #2
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d01b      	beq.n	8008b9c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f06f 0202 	mvn.w	r2, #2
 8008b6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2201      	movs	r2, #1
 8008b72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	699b      	ldr	r3, [r3, #24]
 8008b7a:	f003 0303 	and.w	r3, r3, #3
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d003      	beq.n	8008b8a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f000 f999 	bl	8008eba <HAL_TIM_IC_CaptureCallback>
 8008b88:	e005      	b.n	8008b96 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 f98b 	bl	8008ea6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 f99c 	bl	8008ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	f003 0304 	and.w	r3, r3, #4
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d020      	beq.n	8008be8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f003 0304 	and.w	r3, r3, #4
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d01b      	beq.n	8008be8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f06f 0204 	mvn.w	r2, #4
 8008bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2202      	movs	r2, #2
 8008bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	699b      	ldr	r3, [r3, #24]
 8008bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d003      	beq.n	8008bd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 f973 	bl	8008eba <HAL_TIM_IC_CaptureCallback>
 8008bd4:	e005      	b.n	8008be2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 f965 	bl	8008ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f000 f976 	bl	8008ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2200      	movs	r2, #0
 8008be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	f003 0308 	and.w	r3, r3, #8
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d020      	beq.n	8008c34 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f003 0308 	and.w	r3, r3, #8
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d01b      	beq.n	8008c34 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f06f 0208 	mvn.w	r2, #8
 8008c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2204      	movs	r2, #4
 8008c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	69db      	ldr	r3, [r3, #28]
 8008c12:	f003 0303 	and.w	r3, r3, #3
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d003      	beq.n	8008c22 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f000 f94d 	bl	8008eba <HAL_TIM_IC_CaptureCallback>
 8008c20:	e005      	b.n	8008c2e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f000 f93f 	bl	8008ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f000 f950 	bl	8008ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2200      	movs	r2, #0
 8008c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	f003 0310 	and.w	r3, r3, #16
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d020      	beq.n	8008c80 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f003 0310 	and.w	r3, r3, #16
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d01b      	beq.n	8008c80 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f06f 0210 	mvn.w	r2, #16
 8008c50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2208      	movs	r2, #8
 8008c56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	69db      	ldr	r3, [r3, #28]
 8008c5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d003      	beq.n	8008c6e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 f927 	bl	8008eba <HAL_TIM_IC_CaptureCallback>
 8008c6c:	e005      	b.n	8008c7a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 f919 	bl	8008ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f000 f92a 	bl	8008ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	f003 0301 	and.w	r3, r3, #1
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00c      	beq.n	8008ca4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	f003 0301 	and.w	r3, r3, #1
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d007      	beq.n	8008ca4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f06f 0201 	mvn.w	r2, #1
 8008c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f7f8 fae6 	bl	8001270 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d00c      	beq.n	8008cc8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d007      	beq.n	8008cc8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008cc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 fae4 	bl	8009290 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d00c      	beq.n	8008cec <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d007      	beq.n	8008cec <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008ce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 f8fb 	bl	8008ee2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	f003 0320 	and.w	r3, r3, #32
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00c      	beq.n	8008d10 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	f003 0320 	and.w	r3, r3, #32
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d007      	beq.n	8008d10 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f06f 0220 	mvn.w	r2, #32
 8008d08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f000 fab6 	bl	800927c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d10:	bf00      	nop
 8008d12:	3710      	adds	r7, #16
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008d22:	2300      	movs	r3, #0
 8008d24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d2c:	2b01      	cmp	r3, #1
 8008d2e:	d101      	bne.n	8008d34 <HAL_TIM_ConfigClockSource+0x1c>
 8008d30:	2302      	movs	r3, #2
 8008d32:	e0b4      	b.n	8008e9e <HAL_TIM_ConfigClockSource+0x186>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2201      	movs	r2, #1
 8008d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2202      	movs	r2, #2
 8008d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	689b      	ldr	r3, [r3, #8]
 8008d4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008d52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	68ba      	ldr	r2, [r7, #8]
 8008d62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d6c:	d03e      	beq.n	8008dec <HAL_TIM_ConfigClockSource+0xd4>
 8008d6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d72:	f200 8087 	bhi.w	8008e84 <HAL_TIM_ConfigClockSource+0x16c>
 8008d76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d7a:	f000 8086 	beq.w	8008e8a <HAL_TIM_ConfigClockSource+0x172>
 8008d7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d82:	d87f      	bhi.n	8008e84 <HAL_TIM_ConfigClockSource+0x16c>
 8008d84:	2b70      	cmp	r3, #112	@ 0x70
 8008d86:	d01a      	beq.n	8008dbe <HAL_TIM_ConfigClockSource+0xa6>
 8008d88:	2b70      	cmp	r3, #112	@ 0x70
 8008d8a:	d87b      	bhi.n	8008e84 <HAL_TIM_ConfigClockSource+0x16c>
 8008d8c:	2b60      	cmp	r3, #96	@ 0x60
 8008d8e:	d050      	beq.n	8008e32 <HAL_TIM_ConfigClockSource+0x11a>
 8008d90:	2b60      	cmp	r3, #96	@ 0x60
 8008d92:	d877      	bhi.n	8008e84 <HAL_TIM_ConfigClockSource+0x16c>
 8008d94:	2b50      	cmp	r3, #80	@ 0x50
 8008d96:	d03c      	beq.n	8008e12 <HAL_TIM_ConfigClockSource+0xfa>
 8008d98:	2b50      	cmp	r3, #80	@ 0x50
 8008d9a:	d873      	bhi.n	8008e84 <HAL_TIM_ConfigClockSource+0x16c>
 8008d9c:	2b40      	cmp	r3, #64	@ 0x40
 8008d9e:	d058      	beq.n	8008e52 <HAL_TIM_ConfigClockSource+0x13a>
 8008da0:	2b40      	cmp	r3, #64	@ 0x40
 8008da2:	d86f      	bhi.n	8008e84 <HAL_TIM_ConfigClockSource+0x16c>
 8008da4:	2b30      	cmp	r3, #48	@ 0x30
 8008da6:	d064      	beq.n	8008e72 <HAL_TIM_ConfigClockSource+0x15a>
 8008da8:	2b30      	cmp	r3, #48	@ 0x30
 8008daa:	d86b      	bhi.n	8008e84 <HAL_TIM_ConfigClockSource+0x16c>
 8008dac:	2b20      	cmp	r3, #32
 8008dae:	d060      	beq.n	8008e72 <HAL_TIM_ConfigClockSource+0x15a>
 8008db0:	2b20      	cmp	r3, #32
 8008db2:	d867      	bhi.n	8008e84 <HAL_TIM_ConfigClockSource+0x16c>
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d05c      	beq.n	8008e72 <HAL_TIM_ConfigClockSource+0x15a>
 8008db8:	2b10      	cmp	r3, #16
 8008dba:	d05a      	beq.n	8008e72 <HAL_TIM_ConfigClockSource+0x15a>
 8008dbc:	e062      	b.n	8008e84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008dce:	f000 f9b9 	bl	8009144 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	689b      	ldr	r3, [r3, #8]
 8008dd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008de0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	68ba      	ldr	r2, [r7, #8]
 8008de8:	609a      	str	r2, [r3, #8]
      break;
 8008dea:	e04f      	b.n	8008e8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008dfc:	f000 f9a2 	bl	8009144 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	689a      	ldr	r2, [r3, #8]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008e0e:	609a      	str	r2, [r3, #8]
      break;
 8008e10:	e03c      	b.n	8008e8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e1e:	461a      	mov	r2, r3
 8008e20:	f000 f916 	bl	8009050 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	2150      	movs	r1, #80	@ 0x50
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f000 f96f 	bl	800910e <TIM_ITRx_SetConfig>
      break;
 8008e30:	e02c      	b.n	8008e8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e3e:	461a      	mov	r2, r3
 8008e40:	f000 f935 	bl	80090ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	2160      	movs	r1, #96	@ 0x60
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f000 f95f 	bl	800910e <TIM_ITRx_SetConfig>
      break;
 8008e50:	e01c      	b.n	8008e8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e5e:	461a      	mov	r2, r3
 8008e60:	f000 f8f6 	bl	8009050 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2140      	movs	r1, #64	@ 0x40
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f000 f94f 	bl	800910e <TIM_ITRx_SetConfig>
      break;
 8008e70:	e00c      	b.n	8008e8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4619      	mov	r1, r3
 8008e7c:	4610      	mov	r0, r2
 8008e7e:	f000 f946 	bl	800910e <TIM_ITRx_SetConfig>
      break;
 8008e82:	e003      	b.n	8008e8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008e84:	2301      	movs	r3, #1
 8008e86:	73fb      	strb	r3, [r7, #15]
      break;
 8008e88:	e000      	b.n	8008e8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008e8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2201      	movs	r2, #1
 8008e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2200      	movs	r2, #0
 8008e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3710      	adds	r7, #16
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}

08008ea6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ea6:	b480      	push	{r7}
 8008ea8:	b083      	sub	sp, #12
 8008eaa:	af00      	add	r7, sp, #0
 8008eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008eae:	bf00      	nop
 8008eb0:	370c      	adds	r7, #12
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb8:	4770      	bx	lr

08008eba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008eba:	b480      	push	{r7}
 8008ebc:	b083      	sub	sp, #12
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ec2:	bf00      	nop
 8008ec4:	370c      	adds	r7, #12
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr

08008ece <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008ece:	b480      	push	{r7}
 8008ed0:	b083      	sub	sp, #12
 8008ed2:	af00      	add	r7, sp, #0
 8008ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008ed6:	bf00      	nop
 8008ed8:	370c      	adds	r7, #12
 8008eda:	46bd      	mov	sp, r7
 8008edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee0:	4770      	bx	lr

08008ee2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008ee2:	b480      	push	{r7}
 8008ee4:	b083      	sub	sp, #12
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008eea:	bf00      	nop
 8008eec:	370c      	adds	r7, #12
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr
	...

08008ef8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b085      	sub	sp, #20
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
 8008f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	4a46      	ldr	r2, [pc, #280]	@ (8009024 <TIM_Base_SetConfig+0x12c>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d013      	beq.n	8008f38 <TIM_Base_SetConfig+0x40>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f16:	d00f      	beq.n	8008f38 <TIM_Base_SetConfig+0x40>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	4a43      	ldr	r2, [pc, #268]	@ (8009028 <TIM_Base_SetConfig+0x130>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d00b      	beq.n	8008f38 <TIM_Base_SetConfig+0x40>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	4a42      	ldr	r2, [pc, #264]	@ (800902c <TIM_Base_SetConfig+0x134>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d007      	beq.n	8008f38 <TIM_Base_SetConfig+0x40>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	4a41      	ldr	r2, [pc, #260]	@ (8009030 <TIM_Base_SetConfig+0x138>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d003      	beq.n	8008f38 <TIM_Base_SetConfig+0x40>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	4a40      	ldr	r2, [pc, #256]	@ (8009034 <TIM_Base_SetConfig+0x13c>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d108      	bne.n	8008f4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	685b      	ldr	r3, [r3, #4]
 8008f44:	68fa      	ldr	r2, [r7, #12]
 8008f46:	4313      	orrs	r3, r2
 8008f48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	4a35      	ldr	r2, [pc, #212]	@ (8009024 <TIM_Base_SetConfig+0x12c>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d02b      	beq.n	8008faa <TIM_Base_SetConfig+0xb2>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f58:	d027      	beq.n	8008faa <TIM_Base_SetConfig+0xb2>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	4a32      	ldr	r2, [pc, #200]	@ (8009028 <TIM_Base_SetConfig+0x130>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d023      	beq.n	8008faa <TIM_Base_SetConfig+0xb2>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	4a31      	ldr	r2, [pc, #196]	@ (800902c <TIM_Base_SetConfig+0x134>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d01f      	beq.n	8008faa <TIM_Base_SetConfig+0xb2>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4a30      	ldr	r2, [pc, #192]	@ (8009030 <TIM_Base_SetConfig+0x138>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d01b      	beq.n	8008faa <TIM_Base_SetConfig+0xb2>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	4a2f      	ldr	r2, [pc, #188]	@ (8009034 <TIM_Base_SetConfig+0x13c>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d017      	beq.n	8008faa <TIM_Base_SetConfig+0xb2>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	4a2e      	ldr	r2, [pc, #184]	@ (8009038 <TIM_Base_SetConfig+0x140>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d013      	beq.n	8008faa <TIM_Base_SetConfig+0xb2>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	4a2d      	ldr	r2, [pc, #180]	@ (800903c <TIM_Base_SetConfig+0x144>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d00f      	beq.n	8008faa <TIM_Base_SetConfig+0xb2>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	4a2c      	ldr	r2, [pc, #176]	@ (8009040 <TIM_Base_SetConfig+0x148>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d00b      	beq.n	8008faa <TIM_Base_SetConfig+0xb2>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	4a2b      	ldr	r2, [pc, #172]	@ (8009044 <TIM_Base_SetConfig+0x14c>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d007      	beq.n	8008faa <TIM_Base_SetConfig+0xb2>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	4a2a      	ldr	r2, [pc, #168]	@ (8009048 <TIM_Base_SetConfig+0x150>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d003      	beq.n	8008faa <TIM_Base_SetConfig+0xb2>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	4a29      	ldr	r2, [pc, #164]	@ (800904c <TIM_Base_SetConfig+0x154>)
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d108      	bne.n	8008fbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	68db      	ldr	r3, [r3, #12]
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	695b      	ldr	r3, [r3, #20]
 8008fc6:	4313      	orrs	r3, r2
 8008fc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	68fa      	ldr	r2, [r7, #12]
 8008fce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	689a      	ldr	r2, [r3, #8]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	681a      	ldr	r2, [r3, #0]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	4a10      	ldr	r2, [pc, #64]	@ (8009024 <TIM_Base_SetConfig+0x12c>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d003      	beq.n	8008ff0 <TIM_Base_SetConfig+0xf8>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	4a12      	ldr	r2, [pc, #72]	@ (8009034 <TIM_Base_SetConfig+0x13c>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d103      	bne.n	8008ff8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	691a      	ldr	r2, [r3, #16]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	691b      	ldr	r3, [r3, #16]
 8009002:	f003 0301 	and.w	r3, r3, #1
 8009006:	2b01      	cmp	r3, #1
 8009008:	d105      	bne.n	8009016 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	691b      	ldr	r3, [r3, #16]
 800900e:	f023 0201 	bic.w	r2, r3, #1
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	611a      	str	r2, [r3, #16]
  }
}
 8009016:	bf00      	nop
 8009018:	3714      	adds	r7, #20
 800901a:	46bd      	mov	sp, r7
 800901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009020:	4770      	bx	lr
 8009022:	bf00      	nop
 8009024:	40010000 	.word	0x40010000
 8009028:	40000400 	.word	0x40000400
 800902c:	40000800 	.word	0x40000800
 8009030:	40000c00 	.word	0x40000c00
 8009034:	40010400 	.word	0x40010400
 8009038:	40014000 	.word	0x40014000
 800903c:	40014400 	.word	0x40014400
 8009040:	40014800 	.word	0x40014800
 8009044:	40001800 	.word	0x40001800
 8009048:	40001c00 	.word	0x40001c00
 800904c:	40002000 	.word	0x40002000

08009050 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009050:	b480      	push	{r7}
 8009052:	b087      	sub	sp, #28
 8009054:	af00      	add	r7, sp, #0
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6a1b      	ldr	r3, [r3, #32]
 8009060:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	6a1b      	ldr	r3, [r3, #32]
 8009066:	f023 0201 	bic.w	r2, r3, #1
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	699b      	ldr	r3, [r3, #24]
 8009072:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800907a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	011b      	lsls	r3, r3, #4
 8009080:	693a      	ldr	r2, [r7, #16]
 8009082:	4313      	orrs	r3, r2
 8009084:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	f023 030a 	bic.w	r3, r3, #10
 800908c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800908e:	697a      	ldr	r2, [r7, #20]
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	4313      	orrs	r3, r2
 8009094:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	693a      	ldr	r2, [r7, #16]
 800909a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	697a      	ldr	r2, [r7, #20]
 80090a0:	621a      	str	r2, [r3, #32]
}
 80090a2:	bf00      	nop
 80090a4:	371c      	adds	r7, #28
 80090a6:	46bd      	mov	sp, r7
 80090a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ac:	4770      	bx	lr

080090ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80090ae:	b480      	push	{r7}
 80090b0:	b087      	sub	sp, #28
 80090b2:	af00      	add	r7, sp, #0
 80090b4:	60f8      	str	r0, [r7, #12]
 80090b6:	60b9      	str	r1, [r7, #8]
 80090b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	6a1b      	ldr	r3, [r3, #32]
 80090be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	6a1b      	ldr	r3, [r3, #32]
 80090c4:	f023 0210 	bic.w	r2, r3, #16
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	699b      	ldr	r3, [r3, #24]
 80090d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80090d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	031b      	lsls	r3, r3, #12
 80090de:	693a      	ldr	r2, [r7, #16]
 80090e0:	4313      	orrs	r3, r2
 80090e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80090ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	011b      	lsls	r3, r3, #4
 80090f0:	697a      	ldr	r2, [r7, #20]
 80090f2:	4313      	orrs	r3, r2
 80090f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	693a      	ldr	r2, [r7, #16]
 80090fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	697a      	ldr	r2, [r7, #20]
 8009100:	621a      	str	r2, [r3, #32]
}
 8009102:	bf00      	nop
 8009104:	371c      	adds	r7, #28
 8009106:	46bd      	mov	sp, r7
 8009108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910c:	4770      	bx	lr

0800910e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800910e:	b480      	push	{r7}
 8009110:	b085      	sub	sp, #20
 8009112:	af00      	add	r7, sp, #0
 8009114:	6078      	str	r0, [r7, #4]
 8009116:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009124:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009126:	683a      	ldr	r2, [r7, #0]
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	4313      	orrs	r3, r2
 800912c:	f043 0307 	orr.w	r3, r3, #7
 8009130:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	68fa      	ldr	r2, [r7, #12]
 8009136:	609a      	str	r2, [r3, #8]
}
 8009138:	bf00      	nop
 800913a:	3714      	adds	r7, #20
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009144:	b480      	push	{r7}
 8009146:	b087      	sub	sp, #28
 8009148:	af00      	add	r7, sp, #0
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	60b9      	str	r1, [r7, #8]
 800914e:	607a      	str	r2, [r7, #4]
 8009150:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	689b      	ldr	r3, [r3, #8]
 8009156:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800915e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	021a      	lsls	r2, r3, #8
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	431a      	orrs	r2, r3
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	4313      	orrs	r3, r2
 800916c:	697a      	ldr	r2, [r7, #20]
 800916e:	4313      	orrs	r3, r2
 8009170:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	697a      	ldr	r2, [r7, #20]
 8009176:	609a      	str	r2, [r3, #8]
}
 8009178:	bf00      	nop
 800917a:	371c      	adds	r7, #28
 800917c:	46bd      	mov	sp, r7
 800917e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009182:	4770      	bx	lr

08009184 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009184:	b480      	push	{r7}
 8009186:	b085      	sub	sp, #20
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009194:	2b01      	cmp	r3, #1
 8009196:	d101      	bne.n	800919c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009198:	2302      	movs	r3, #2
 800919a:	e05a      	b.n	8009252 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2201      	movs	r2, #1
 80091a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2202      	movs	r2, #2
 80091a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	689b      	ldr	r3, [r3, #8]
 80091ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	68fa      	ldr	r2, [r7, #12]
 80091ca:	4313      	orrs	r3, r2
 80091cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	68fa      	ldr	r2, [r7, #12]
 80091d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a21      	ldr	r2, [pc, #132]	@ (8009260 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d022      	beq.n	8009226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091e8:	d01d      	beq.n	8009226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4a1d      	ldr	r2, [pc, #116]	@ (8009264 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d018      	beq.n	8009226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a1b      	ldr	r2, [pc, #108]	@ (8009268 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d013      	beq.n	8009226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	4a1a      	ldr	r2, [pc, #104]	@ (800926c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d00e      	beq.n	8009226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4a18      	ldr	r2, [pc, #96]	@ (8009270 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d009      	beq.n	8009226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	4a17      	ldr	r2, [pc, #92]	@ (8009274 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009218:	4293      	cmp	r3, r2
 800921a:	d004      	beq.n	8009226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a15      	ldr	r2, [pc, #84]	@ (8009278 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d10c      	bne.n	8009240 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800922c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	68ba      	ldr	r2, [r7, #8]
 8009234:	4313      	orrs	r3, r2
 8009236:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	68ba      	ldr	r2, [r7, #8]
 800923e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2201      	movs	r2, #1
 8009244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2200      	movs	r2, #0
 800924c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	3714      	adds	r7, #20
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr
 800925e:	bf00      	nop
 8009260:	40010000 	.word	0x40010000
 8009264:	40000400 	.word	0x40000400
 8009268:	40000800 	.word	0x40000800
 800926c:	40000c00 	.word	0x40000c00
 8009270:	40010400 	.word	0x40010400
 8009274:	40014000 	.word	0x40014000
 8009278:	40001800 	.word	0x40001800

0800927c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009284:	bf00      	nop
 8009286:	370c      	adds	r7, #12
 8009288:	46bd      	mov	sp, r7
 800928a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928e:	4770      	bx	lr

08009290 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009290:	b480      	push	{r7}
 8009292:	b083      	sub	sp, #12
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009298:	bf00      	nop
 800929a:	370c      	adds	r7, #12
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr

080092a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b082      	sub	sp, #8
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d101      	bne.n	80092b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80092b2:	2301      	movs	r3, #1
 80092b4:	e042      	b.n	800933c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d106      	bne.n	80092d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2200      	movs	r2, #0
 80092c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f7f8 faf4 	bl	80018b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2224      	movs	r2, #36	@ 0x24
 80092d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	68da      	ldr	r2, [r3, #12]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80092e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f000 f973 	bl	80095d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	691a      	ldr	r2, [r3, #16]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80092fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	695a      	ldr	r2, [r3, #20]
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800930c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	68da      	ldr	r2, [r3, #12]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800931c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2200      	movs	r2, #0
 8009322:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2220      	movs	r2, #32
 8009328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2220      	movs	r2, #32
 8009330:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2200      	movs	r2, #0
 8009338:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800933a:	2300      	movs	r3, #0
}
 800933c:	4618      	mov	r0, r3
 800933e:	3708      	adds	r7, #8
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b08a      	sub	sp, #40	@ 0x28
 8009348:	af02      	add	r7, sp, #8
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	603b      	str	r3, [r7, #0]
 8009350:	4613      	mov	r3, r2
 8009352:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009354:	2300      	movs	r3, #0
 8009356:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800935e:	b2db      	uxtb	r3, r3
 8009360:	2b20      	cmp	r3, #32
 8009362:	d175      	bne.n	8009450 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d002      	beq.n	8009370 <HAL_UART_Transmit+0x2c>
 800936a:	88fb      	ldrh	r3, [r7, #6]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d101      	bne.n	8009374 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009370:	2301      	movs	r3, #1
 8009372:	e06e      	b.n	8009452 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2200      	movs	r2, #0
 8009378:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	2221      	movs	r2, #33	@ 0x21
 800937e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009382:	f7f8 fe01 	bl	8001f88 <HAL_GetTick>
 8009386:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	88fa      	ldrh	r2, [r7, #6]
 800938c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	88fa      	ldrh	r2, [r7, #6]
 8009392:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800939c:	d108      	bne.n	80093b0 <HAL_UART_Transmit+0x6c>
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	691b      	ldr	r3, [r3, #16]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d104      	bne.n	80093b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80093a6:	2300      	movs	r3, #0
 80093a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	61bb      	str	r3, [r7, #24]
 80093ae:	e003      	b.n	80093b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80093b4:	2300      	movs	r3, #0
 80093b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80093b8:	e02e      	b.n	8009418 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	9300      	str	r3, [sp, #0]
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	2200      	movs	r2, #0
 80093c2:	2180      	movs	r1, #128	@ 0x80
 80093c4:	68f8      	ldr	r0, [r7, #12]
 80093c6:	f000 f848 	bl	800945a <UART_WaitOnFlagUntilTimeout>
 80093ca:	4603      	mov	r3, r0
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d005      	beq.n	80093dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2220      	movs	r2, #32
 80093d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80093d8:	2303      	movs	r3, #3
 80093da:	e03a      	b.n	8009452 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80093dc:	69fb      	ldr	r3, [r7, #28]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d10b      	bne.n	80093fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80093e2:	69bb      	ldr	r3, [r7, #24]
 80093e4:	881b      	ldrh	r3, [r3, #0]
 80093e6:	461a      	mov	r2, r3
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80093f2:	69bb      	ldr	r3, [r7, #24]
 80093f4:	3302      	adds	r3, #2
 80093f6:	61bb      	str	r3, [r7, #24]
 80093f8:	e007      	b.n	800940a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80093fa:	69fb      	ldr	r3, [r7, #28]
 80093fc:	781a      	ldrb	r2, [r3, #0]
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009404:	69fb      	ldr	r3, [r7, #28]
 8009406:	3301      	adds	r3, #1
 8009408:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800940e:	b29b      	uxth	r3, r3
 8009410:	3b01      	subs	r3, #1
 8009412:	b29a      	uxth	r2, r3
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800941c:	b29b      	uxth	r3, r3
 800941e:	2b00      	cmp	r3, #0
 8009420:	d1cb      	bne.n	80093ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	9300      	str	r3, [sp, #0]
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	2200      	movs	r2, #0
 800942a:	2140      	movs	r1, #64	@ 0x40
 800942c:	68f8      	ldr	r0, [r7, #12]
 800942e:	f000 f814 	bl	800945a <UART_WaitOnFlagUntilTimeout>
 8009432:	4603      	mov	r3, r0
 8009434:	2b00      	cmp	r3, #0
 8009436:	d005      	beq.n	8009444 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2220      	movs	r2, #32
 800943c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009440:	2303      	movs	r3, #3
 8009442:	e006      	b.n	8009452 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2220      	movs	r2, #32
 8009448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800944c:	2300      	movs	r3, #0
 800944e:	e000      	b.n	8009452 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009450:	2302      	movs	r3, #2
  }
}
 8009452:	4618      	mov	r0, r3
 8009454:	3720      	adds	r7, #32
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800945a:	b580      	push	{r7, lr}
 800945c:	b086      	sub	sp, #24
 800945e:	af00      	add	r7, sp, #0
 8009460:	60f8      	str	r0, [r7, #12]
 8009462:	60b9      	str	r1, [r7, #8]
 8009464:	603b      	str	r3, [r7, #0]
 8009466:	4613      	mov	r3, r2
 8009468:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800946a:	e03b      	b.n	80094e4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800946c:	6a3b      	ldr	r3, [r7, #32]
 800946e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009472:	d037      	beq.n	80094e4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009474:	f7f8 fd88 	bl	8001f88 <HAL_GetTick>
 8009478:	4602      	mov	r2, r0
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	1ad3      	subs	r3, r2, r3
 800947e:	6a3a      	ldr	r2, [r7, #32]
 8009480:	429a      	cmp	r2, r3
 8009482:	d302      	bcc.n	800948a <UART_WaitOnFlagUntilTimeout+0x30>
 8009484:	6a3b      	ldr	r3, [r7, #32]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d101      	bne.n	800948e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800948a:	2303      	movs	r3, #3
 800948c:	e03a      	b.n	8009504 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	68db      	ldr	r3, [r3, #12]
 8009494:	f003 0304 	and.w	r3, r3, #4
 8009498:	2b00      	cmp	r3, #0
 800949a:	d023      	beq.n	80094e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	2b80      	cmp	r3, #128	@ 0x80
 80094a0:	d020      	beq.n	80094e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	2b40      	cmp	r3, #64	@ 0x40
 80094a6:	d01d      	beq.n	80094e4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f003 0308 	and.w	r3, r3, #8
 80094b2:	2b08      	cmp	r3, #8
 80094b4:	d116      	bne.n	80094e4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80094b6:	2300      	movs	r3, #0
 80094b8:	617b      	str	r3, [r7, #20]
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	617b      	str	r3, [r7, #20]
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	617b      	str	r3, [r7, #20]
 80094ca:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80094cc:	68f8      	ldr	r0, [r7, #12]
 80094ce:	f000 f81d 	bl	800950c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2208      	movs	r2, #8
 80094d6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2200      	movs	r2, #0
 80094dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80094e0:	2301      	movs	r3, #1
 80094e2:	e00f      	b.n	8009504 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	681a      	ldr	r2, [r3, #0]
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	4013      	ands	r3, r2
 80094ee:	68ba      	ldr	r2, [r7, #8]
 80094f0:	429a      	cmp	r2, r3
 80094f2:	bf0c      	ite	eq
 80094f4:	2301      	moveq	r3, #1
 80094f6:	2300      	movne	r3, #0
 80094f8:	b2db      	uxtb	r3, r3
 80094fa:	461a      	mov	r2, r3
 80094fc:	79fb      	ldrb	r3, [r7, #7]
 80094fe:	429a      	cmp	r2, r3
 8009500:	d0b4      	beq.n	800946c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009502:	2300      	movs	r3, #0
}
 8009504:	4618      	mov	r0, r3
 8009506:	3718      	adds	r7, #24
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}

0800950c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800950c:	b480      	push	{r7}
 800950e:	b095      	sub	sp, #84	@ 0x54
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	330c      	adds	r3, #12
 800951a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800951c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800951e:	e853 3f00 	ldrex	r3, [r3]
 8009522:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009526:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800952a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	330c      	adds	r3, #12
 8009532:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009534:	643a      	str	r2, [r7, #64]	@ 0x40
 8009536:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009538:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800953a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800953c:	e841 2300 	strex	r3, r2, [r1]
 8009540:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009544:	2b00      	cmp	r3, #0
 8009546:	d1e5      	bne.n	8009514 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	3314      	adds	r3, #20
 800954e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009550:	6a3b      	ldr	r3, [r7, #32]
 8009552:	e853 3f00 	ldrex	r3, [r3]
 8009556:	61fb      	str	r3, [r7, #28]
   return(result);
 8009558:	69fb      	ldr	r3, [r7, #28]
 800955a:	f023 0301 	bic.w	r3, r3, #1
 800955e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	3314      	adds	r3, #20
 8009566:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009568:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800956a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800956c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800956e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009570:	e841 2300 	strex	r3, r2, [r1]
 8009574:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009578:	2b00      	cmp	r3, #0
 800957a:	d1e5      	bne.n	8009548 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009580:	2b01      	cmp	r3, #1
 8009582:	d119      	bne.n	80095b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	330c      	adds	r3, #12
 800958a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	e853 3f00 	ldrex	r3, [r3]
 8009592:	60bb      	str	r3, [r7, #8]
   return(result);
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	f023 0310 	bic.w	r3, r3, #16
 800959a:	647b      	str	r3, [r7, #68]	@ 0x44
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	330c      	adds	r3, #12
 80095a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095a4:	61ba      	str	r2, [r7, #24]
 80095a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a8:	6979      	ldr	r1, [r7, #20]
 80095aa:	69ba      	ldr	r2, [r7, #24]
 80095ac:	e841 2300 	strex	r3, r2, [r1]
 80095b0:	613b      	str	r3, [r7, #16]
   return(result);
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d1e5      	bne.n	8009584 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2220      	movs	r2, #32
 80095bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2200      	movs	r2, #0
 80095c4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80095c6:	bf00      	nop
 80095c8:	3754      	adds	r7, #84	@ 0x54
 80095ca:	46bd      	mov	sp, r7
 80095cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d0:	4770      	bx	lr
	...

080095d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80095d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80095d8:	b0c0      	sub	sp, #256	@ 0x100
 80095da:	af00      	add	r7, sp, #0
 80095dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80095e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	691b      	ldr	r3, [r3, #16]
 80095e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80095ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095f0:	68d9      	ldr	r1, [r3, #12]
 80095f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095f6:	681a      	ldr	r2, [r3, #0]
 80095f8:	ea40 0301 	orr.w	r3, r0, r1
 80095fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80095fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009602:	689a      	ldr	r2, [r3, #8]
 8009604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009608:	691b      	ldr	r3, [r3, #16]
 800960a:	431a      	orrs	r2, r3
 800960c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009610:	695b      	ldr	r3, [r3, #20]
 8009612:	431a      	orrs	r2, r3
 8009614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009618:	69db      	ldr	r3, [r3, #28]
 800961a:	4313      	orrs	r3, r2
 800961c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800962c:	f021 010c 	bic.w	r1, r1, #12
 8009630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800963a:	430b      	orrs	r3, r1
 800963c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800963e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	695b      	ldr	r3, [r3, #20]
 8009646:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800964a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800964e:	6999      	ldr	r1, [r3, #24]
 8009650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009654:	681a      	ldr	r2, [r3, #0]
 8009656:	ea40 0301 	orr.w	r3, r0, r1
 800965a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800965c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009660:	681a      	ldr	r2, [r3, #0]
 8009662:	4b8f      	ldr	r3, [pc, #572]	@ (80098a0 <UART_SetConfig+0x2cc>)
 8009664:	429a      	cmp	r2, r3
 8009666:	d005      	beq.n	8009674 <UART_SetConfig+0xa0>
 8009668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800966c:	681a      	ldr	r2, [r3, #0]
 800966e:	4b8d      	ldr	r3, [pc, #564]	@ (80098a4 <UART_SetConfig+0x2d0>)
 8009670:	429a      	cmp	r2, r3
 8009672:	d104      	bne.n	800967e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009674:	f7fd f920 	bl	80068b8 <HAL_RCC_GetPCLK2Freq>
 8009678:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800967c:	e003      	b.n	8009686 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800967e:	f7fd f907 	bl	8006890 <HAL_RCC_GetPCLK1Freq>
 8009682:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800968a:	69db      	ldr	r3, [r3, #28]
 800968c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009690:	f040 810c 	bne.w	80098ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009694:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009698:	2200      	movs	r2, #0
 800969a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800969e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80096a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80096a6:	4622      	mov	r2, r4
 80096a8:	462b      	mov	r3, r5
 80096aa:	1891      	adds	r1, r2, r2
 80096ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80096ae:	415b      	adcs	r3, r3
 80096b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80096b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80096b6:	4621      	mov	r1, r4
 80096b8:	eb12 0801 	adds.w	r8, r2, r1
 80096bc:	4629      	mov	r1, r5
 80096be:	eb43 0901 	adc.w	r9, r3, r1
 80096c2:	f04f 0200 	mov.w	r2, #0
 80096c6:	f04f 0300 	mov.w	r3, #0
 80096ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80096ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80096d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80096d6:	4690      	mov	r8, r2
 80096d8:	4699      	mov	r9, r3
 80096da:	4623      	mov	r3, r4
 80096dc:	eb18 0303 	adds.w	r3, r8, r3
 80096e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80096e4:	462b      	mov	r3, r5
 80096e6:	eb49 0303 	adc.w	r3, r9, r3
 80096ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80096ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	2200      	movs	r2, #0
 80096f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80096fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80096fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009702:	460b      	mov	r3, r1
 8009704:	18db      	adds	r3, r3, r3
 8009706:	653b      	str	r3, [r7, #80]	@ 0x50
 8009708:	4613      	mov	r3, r2
 800970a:	eb42 0303 	adc.w	r3, r2, r3
 800970e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009710:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009714:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009718:	f7f6 fd74 	bl	8000204 <__aeabi_uldivmod>
 800971c:	4602      	mov	r2, r0
 800971e:	460b      	mov	r3, r1
 8009720:	4b61      	ldr	r3, [pc, #388]	@ (80098a8 <UART_SetConfig+0x2d4>)
 8009722:	fba3 2302 	umull	r2, r3, r3, r2
 8009726:	095b      	lsrs	r3, r3, #5
 8009728:	011c      	lsls	r4, r3, #4
 800972a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800972e:	2200      	movs	r2, #0
 8009730:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009734:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009738:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800973c:	4642      	mov	r2, r8
 800973e:	464b      	mov	r3, r9
 8009740:	1891      	adds	r1, r2, r2
 8009742:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009744:	415b      	adcs	r3, r3
 8009746:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009748:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800974c:	4641      	mov	r1, r8
 800974e:	eb12 0a01 	adds.w	sl, r2, r1
 8009752:	4649      	mov	r1, r9
 8009754:	eb43 0b01 	adc.w	fp, r3, r1
 8009758:	f04f 0200 	mov.w	r2, #0
 800975c:	f04f 0300 	mov.w	r3, #0
 8009760:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009764:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009768:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800976c:	4692      	mov	sl, r2
 800976e:	469b      	mov	fp, r3
 8009770:	4643      	mov	r3, r8
 8009772:	eb1a 0303 	adds.w	r3, sl, r3
 8009776:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800977a:	464b      	mov	r3, r9
 800977c:	eb4b 0303 	adc.w	r3, fp, r3
 8009780:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	2200      	movs	r2, #0
 800978c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009790:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009794:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009798:	460b      	mov	r3, r1
 800979a:	18db      	adds	r3, r3, r3
 800979c:	643b      	str	r3, [r7, #64]	@ 0x40
 800979e:	4613      	mov	r3, r2
 80097a0:	eb42 0303 	adc.w	r3, r2, r3
 80097a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80097a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80097aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80097ae:	f7f6 fd29 	bl	8000204 <__aeabi_uldivmod>
 80097b2:	4602      	mov	r2, r0
 80097b4:	460b      	mov	r3, r1
 80097b6:	4611      	mov	r1, r2
 80097b8:	4b3b      	ldr	r3, [pc, #236]	@ (80098a8 <UART_SetConfig+0x2d4>)
 80097ba:	fba3 2301 	umull	r2, r3, r3, r1
 80097be:	095b      	lsrs	r3, r3, #5
 80097c0:	2264      	movs	r2, #100	@ 0x64
 80097c2:	fb02 f303 	mul.w	r3, r2, r3
 80097c6:	1acb      	subs	r3, r1, r3
 80097c8:	00db      	lsls	r3, r3, #3
 80097ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80097ce:	4b36      	ldr	r3, [pc, #216]	@ (80098a8 <UART_SetConfig+0x2d4>)
 80097d0:	fba3 2302 	umull	r2, r3, r3, r2
 80097d4:	095b      	lsrs	r3, r3, #5
 80097d6:	005b      	lsls	r3, r3, #1
 80097d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80097dc:	441c      	add	r4, r3
 80097de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097e2:	2200      	movs	r2, #0
 80097e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80097e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80097ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80097f0:	4642      	mov	r2, r8
 80097f2:	464b      	mov	r3, r9
 80097f4:	1891      	adds	r1, r2, r2
 80097f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80097f8:	415b      	adcs	r3, r3
 80097fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009800:	4641      	mov	r1, r8
 8009802:	1851      	adds	r1, r2, r1
 8009804:	6339      	str	r1, [r7, #48]	@ 0x30
 8009806:	4649      	mov	r1, r9
 8009808:	414b      	adcs	r3, r1
 800980a:	637b      	str	r3, [r7, #52]	@ 0x34
 800980c:	f04f 0200 	mov.w	r2, #0
 8009810:	f04f 0300 	mov.w	r3, #0
 8009814:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009818:	4659      	mov	r1, fp
 800981a:	00cb      	lsls	r3, r1, #3
 800981c:	4651      	mov	r1, sl
 800981e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009822:	4651      	mov	r1, sl
 8009824:	00ca      	lsls	r2, r1, #3
 8009826:	4610      	mov	r0, r2
 8009828:	4619      	mov	r1, r3
 800982a:	4603      	mov	r3, r0
 800982c:	4642      	mov	r2, r8
 800982e:	189b      	adds	r3, r3, r2
 8009830:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009834:	464b      	mov	r3, r9
 8009836:	460a      	mov	r2, r1
 8009838:	eb42 0303 	adc.w	r3, r2, r3
 800983c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800984c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009850:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009854:	460b      	mov	r3, r1
 8009856:	18db      	adds	r3, r3, r3
 8009858:	62bb      	str	r3, [r7, #40]	@ 0x28
 800985a:	4613      	mov	r3, r2
 800985c:	eb42 0303 	adc.w	r3, r2, r3
 8009860:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009862:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009866:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800986a:	f7f6 fccb 	bl	8000204 <__aeabi_uldivmod>
 800986e:	4602      	mov	r2, r0
 8009870:	460b      	mov	r3, r1
 8009872:	4b0d      	ldr	r3, [pc, #52]	@ (80098a8 <UART_SetConfig+0x2d4>)
 8009874:	fba3 1302 	umull	r1, r3, r3, r2
 8009878:	095b      	lsrs	r3, r3, #5
 800987a:	2164      	movs	r1, #100	@ 0x64
 800987c:	fb01 f303 	mul.w	r3, r1, r3
 8009880:	1ad3      	subs	r3, r2, r3
 8009882:	00db      	lsls	r3, r3, #3
 8009884:	3332      	adds	r3, #50	@ 0x32
 8009886:	4a08      	ldr	r2, [pc, #32]	@ (80098a8 <UART_SetConfig+0x2d4>)
 8009888:	fba2 2303 	umull	r2, r3, r2, r3
 800988c:	095b      	lsrs	r3, r3, #5
 800988e:	f003 0207 	and.w	r2, r3, #7
 8009892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4422      	add	r2, r4
 800989a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800989c:	e106      	b.n	8009aac <UART_SetConfig+0x4d8>
 800989e:	bf00      	nop
 80098a0:	40011000 	.word	0x40011000
 80098a4:	40011400 	.word	0x40011400
 80098a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80098ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098b0:	2200      	movs	r2, #0
 80098b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80098b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80098ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80098be:	4642      	mov	r2, r8
 80098c0:	464b      	mov	r3, r9
 80098c2:	1891      	adds	r1, r2, r2
 80098c4:	6239      	str	r1, [r7, #32]
 80098c6:	415b      	adcs	r3, r3
 80098c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80098ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80098ce:	4641      	mov	r1, r8
 80098d0:	1854      	adds	r4, r2, r1
 80098d2:	4649      	mov	r1, r9
 80098d4:	eb43 0501 	adc.w	r5, r3, r1
 80098d8:	f04f 0200 	mov.w	r2, #0
 80098dc:	f04f 0300 	mov.w	r3, #0
 80098e0:	00eb      	lsls	r3, r5, #3
 80098e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80098e6:	00e2      	lsls	r2, r4, #3
 80098e8:	4614      	mov	r4, r2
 80098ea:	461d      	mov	r5, r3
 80098ec:	4643      	mov	r3, r8
 80098ee:	18e3      	adds	r3, r4, r3
 80098f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80098f4:	464b      	mov	r3, r9
 80098f6:	eb45 0303 	adc.w	r3, r5, r3
 80098fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80098fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	2200      	movs	r2, #0
 8009906:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800990a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800990e:	f04f 0200 	mov.w	r2, #0
 8009912:	f04f 0300 	mov.w	r3, #0
 8009916:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800991a:	4629      	mov	r1, r5
 800991c:	008b      	lsls	r3, r1, #2
 800991e:	4621      	mov	r1, r4
 8009920:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009924:	4621      	mov	r1, r4
 8009926:	008a      	lsls	r2, r1, #2
 8009928:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800992c:	f7f6 fc6a 	bl	8000204 <__aeabi_uldivmod>
 8009930:	4602      	mov	r2, r0
 8009932:	460b      	mov	r3, r1
 8009934:	4b60      	ldr	r3, [pc, #384]	@ (8009ab8 <UART_SetConfig+0x4e4>)
 8009936:	fba3 2302 	umull	r2, r3, r3, r2
 800993a:	095b      	lsrs	r3, r3, #5
 800993c:	011c      	lsls	r4, r3, #4
 800993e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009942:	2200      	movs	r2, #0
 8009944:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009948:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800994c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009950:	4642      	mov	r2, r8
 8009952:	464b      	mov	r3, r9
 8009954:	1891      	adds	r1, r2, r2
 8009956:	61b9      	str	r1, [r7, #24]
 8009958:	415b      	adcs	r3, r3
 800995a:	61fb      	str	r3, [r7, #28]
 800995c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009960:	4641      	mov	r1, r8
 8009962:	1851      	adds	r1, r2, r1
 8009964:	6139      	str	r1, [r7, #16]
 8009966:	4649      	mov	r1, r9
 8009968:	414b      	adcs	r3, r1
 800996a:	617b      	str	r3, [r7, #20]
 800996c:	f04f 0200 	mov.w	r2, #0
 8009970:	f04f 0300 	mov.w	r3, #0
 8009974:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009978:	4659      	mov	r1, fp
 800997a:	00cb      	lsls	r3, r1, #3
 800997c:	4651      	mov	r1, sl
 800997e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009982:	4651      	mov	r1, sl
 8009984:	00ca      	lsls	r2, r1, #3
 8009986:	4610      	mov	r0, r2
 8009988:	4619      	mov	r1, r3
 800998a:	4603      	mov	r3, r0
 800998c:	4642      	mov	r2, r8
 800998e:	189b      	adds	r3, r3, r2
 8009990:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009994:	464b      	mov	r3, r9
 8009996:	460a      	mov	r2, r1
 8009998:	eb42 0303 	adc.w	r3, r2, r3
 800999c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80099a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099a4:	685b      	ldr	r3, [r3, #4]
 80099a6:	2200      	movs	r2, #0
 80099a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80099aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80099ac:	f04f 0200 	mov.w	r2, #0
 80099b0:	f04f 0300 	mov.w	r3, #0
 80099b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80099b8:	4649      	mov	r1, r9
 80099ba:	008b      	lsls	r3, r1, #2
 80099bc:	4641      	mov	r1, r8
 80099be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80099c2:	4641      	mov	r1, r8
 80099c4:	008a      	lsls	r2, r1, #2
 80099c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80099ca:	f7f6 fc1b 	bl	8000204 <__aeabi_uldivmod>
 80099ce:	4602      	mov	r2, r0
 80099d0:	460b      	mov	r3, r1
 80099d2:	4611      	mov	r1, r2
 80099d4:	4b38      	ldr	r3, [pc, #224]	@ (8009ab8 <UART_SetConfig+0x4e4>)
 80099d6:	fba3 2301 	umull	r2, r3, r3, r1
 80099da:	095b      	lsrs	r3, r3, #5
 80099dc:	2264      	movs	r2, #100	@ 0x64
 80099de:	fb02 f303 	mul.w	r3, r2, r3
 80099e2:	1acb      	subs	r3, r1, r3
 80099e4:	011b      	lsls	r3, r3, #4
 80099e6:	3332      	adds	r3, #50	@ 0x32
 80099e8:	4a33      	ldr	r2, [pc, #204]	@ (8009ab8 <UART_SetConfig+0x4e4>)
 80099ea:	fba2 2303 	umull	r2, r3, r2, r3
 80099ee:	095b      	lsrs	r3, r3, #5
 80099f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80099f4:	441c      	add	r4, r3
 80099f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099fa:	2200      	movs	r2, #0
 80099fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80099fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8009a00:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009a04:	4642      	mov	r2, r8
 8009a06:	464b      	mov	r3, r9
 8009a08:	1891      	adds	r1, r2, r2
 8009a0a:	60b9      	str	r1, [r7, #8]
 8009a0c:	415b      	adcs	r3, r3
 8009a0e:	60fb      	str	r3, [r7, #12]
 8009a10:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009a14:	4641      	mov	r1, r8
 8009a16:	1851      	adds	r1, r2, r1
 8009a18:	6039      	str	r1, [r7, #0]
 8009a1a:	4649      	mov	r1, r9
 8009a1c:	414b      	adcs	r3, r1
 8009a1e:	607b      	str	r3, [r7, #4]
 8009a20:	f04f 0200 	mov.w	r2, #0
 8009a24:	f04f 0300 	mov.w	r3, #0
 8009a28:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009a2c:	4659      	mov	r1, fp
 8009a2e:	00cb      	lsls	r3, r1, #3
 8009a30:	4651      	mov	r1, sl
 8009a32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a36:	4651      	mov	r1, sl
 8009a38:	00ca      	lsls	r2, r1, #3
 8009a3a:	4610      	mov	r0, r2
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	4603      	mov	r3, r0
 8009a40:	4642      	mov	r2, r8
 8009a42:	189b      	adds	r3, r3, r2
 8009a44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a46:	464b      	mov	r3, r9
 8009a48:	460a      	mov	r2, r1
 8009a4a:	eb42 0303 	adc.w	r3, r2, r3
 8009a4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a54:	685b      	ldr	r3, [r3, #4]
 8009a56:	2200      	movs	r2, #0
 8009a58:	663b      	str	r3, [r7, #96]	@ 0x60
 8009a5a:	667a      	str	r2, [r7, #100]	@ 0x64
 8009a5c:	f04f 0200 	mov.w	r2, #0
 8009a60:	f04f 0300 	mov.w	r3, #0
 8009a64:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009a68:	4649      	mov	r1, r9
 8009a6a:	008b      	lsls	r3, r1, #2
 8009a6c:	4641      	mov	r1, r8
 8009a6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a72:	4641      	mov	r1, r8
 8009a74:	008a      	lsls	r2, r1, #2
 8009a76:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009a7a:	f7f6 fbc3 	bl	8000204 <__aeabi_uldivmod>
 8009a7e:	4602      	mov	r2, r0
 8009a80:	460b      	mov	r3, r1
 8009a82:	4b0d      	ldr	r3, [pc, #52]	@ (8009ab8 <UART_SetConfig+0x4e4>)
 8009a84:	fba3 1302 	umull	r1, r3, r3, r2
 8009a88:	095b      	lsrs	r3, r3, #5
 8009a8a:	2164      	movs	r1, #100	@ 0x64
 8009a8c:	fb01 f303 	mul.w	r3, r1, r3
 8009a90:	1ad3      	subs	r3, r2, r3
 8009a92:	011b      	lsls	r3, r3, #4
 8009a94:	3332      	adds	r3, #50	@ 0x32
 8009a96:	4a08      	ldr	r2, [pc, #32]	@ (8009ab8 <UART_SetConfig+0x4e4>)
 8009a98:	fba2 2303 	umull	r2, r3, r2, r3
 8009a9c:	095b      	lsrs	r3, r3, #5
 8009a9e:	f003 020f 	and.w	r2, r3, #15
 8009aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	4422      	add	r2, r4
 8009aaa:	609a      	str	r2, [r3, #8]
}
 8009aac:	bf00      	nop
 8009aae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009ab8:	51eb851f 	.word	0x51eb851f

08009abc <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b083      	sub	sp, #12
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d123      	bne.n	8009b16 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009ad6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009ada:	683a      	ldr	r2, [r7, #0]
 8009adc:	6851      	ldr	r1, [r2, #4]
 8009ade:	683a      	ldr	r2, [r7, #0]
 8009ae0:	6892      	ldr	r2, [r2, #8]
 8009ae2:	4311      	orrs	r1, r2
 8009ae4:	683a      	ldr	r2, [r7, #0]
 8009ae6:	68d2      	ldr	r2, [r2, #12]
 8009ae8:	4311      	orrs	r1, r2
 8009aea:	683a      	ldr	r2, [r7, #0]
 8009aec:	6912      	ldr	r2, [r2, #16]
 8009aee:	4311      	orrs	r1, r2
 8009af0:	683a      	ldr	r2, [r7, #0]
 8009af2:	6952      	ldr	r2, [r2, #20]
 8009af4:	4311      	orrs	r1, r2
 8009af6:	683a      	ldr	r2, [r7, #0]
 8009af8:	6992      	ldr	r2, [r2, #24]
 8009afa:	4311      	orrs	r1, r2
 8009afc:	683a      	ldr	r2, [r7, #0]
 8009afe:	69d2      	ldr	r2, [r2, #28]
 8009b00:	4311      	orrs	r1, r2
 8009b02:	683a      	ldr	r2, [r7, #0]
 8009b04:	6a12      	ldr	r2, [r2, #32]
 8009b06:	4311      	orrs	r1, r2
 8009b08:	683a      	ldr	r2, [r7, #0]
 8009b0a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009b0c:	430a      	orrs	r2, r1
 8009b0e:	431a      	orrs	r2, r3
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	601a      	str	r2, [r3, #0]
 8009b14:	e028      	b.n	8009b68 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	69d9      	ldr	r1, [r3, #28]
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	6a1b      	ldr	r3, [r3, #32]
 8009b26:	4319      	orrs	r1, r3
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b2c:	430b      	orrs	r3, r1
 8009b2e:	431a      	orrs	r2, r3
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	685b      	ldr	r3, [r3, #4]
 8009b38:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009b3c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009b40:	683a      	ldr	r2, [r7, #0]
 8009b42:	6851      	ldr	r1, [r2, #4]
 8009b44:	683a      	ldr	r2, [r7, #0]
 8009b46:	6892      	ldr	r2, [r2, #8]
 8009b48:	4311      	orrs	r1, r2
 8009b4a:	683a      	ldr	r2, [r7, #0]
 8009b4c:	68d2      	ldr	r2, [r2, #12]
 8009b4e:	4311      	orrs	r1, r2
 8009b50:	683a      	ldr	r2, [r7, #0]
 8009b52:	6912      	ldr	r2, [r2, #16]
 8009b54:	4311      	orrs	r1, r2
 8009b56:	683a      	ldr	r2, [r7, #0]
 8009b58:	6952      	ldr	r2, [r2, #20]
 8009b5a:	4311      	orrs	r1, r2
 8009b5c:	683a      	ldr	r2, [r7, #0]
 8009b5e:	6992      	ldr	r2, [r2, #24]
 8009b60:	430a      	orrs	r2, r1
 8009b62:	431a      	orrs	r2, r3
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8009b68:	2300      	movs	r3, #0
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	370c      	adds	r7, #12
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b74:	4770      	bx	lr

08009b76 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009b76:	b480      	push	{r7}
 8009b78:	b085      	sub	sp, #20
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	60f8      	str	r0, [r7, #12]
 8009b7e:	60b9      	str	r1, [r7, #8]
 8009b80:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d128      	bne.n	8009bda <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	689b      	ldr	r3, [r3, #8]
 8009b8c:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	1e59      	subs	r1, r3, #1
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	685b      	ldr	r3, [r3, #4]
 8009b9a:	3b01      	subs	r3, #1
 8009b9c:	011b      	lsls	r3, r3, #4
 8009b9e:	4319      	orrs	r1, r3
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	689b      	ldr	r3, [r3, #8]
 8009ba4:	3b01      	subs	r3, #1
 8009ba6:	021b      	lsls	r3, r3, #8
 8009ba8:	4319      	orrs	r1, r3
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	68db      	ldr	r3, [r3, #12]
 8009bae:	3b01      	subs	r3, #1
 8009bb0:	031b      	lsls	r3, r3, #12
 8009bb2:	4319      	orrs	r1, r3
 8009bb4:	68bb      	ldr	r3, [r7, #8]
 8009bb6:	691b      	ldr	r3, [r3, #16]
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	041b      	lsls	r3, r3, #16
 8009bbc:	4319      	orrs	r1, r3
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	695b      	ldr	r3, [r3, #20]
 8009bc2:	3b01      	subs	r3, #1
 8009bc4:	051b      	lsls	r3, r3, #20
 8009bc6:	4319      	orrs	r1, r3
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	699b      	ldr	r3, [r3, #24]
 8009bcc:	3b01      	subs	r3, #1
 8009bce:	061b      	lsls	r3, r3, #24
 8009bd0:	430b      	orrs	r3, r1
 8009bd2:	431a      	orrs	r2, r3
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	609a      	str	r2, [r3, #8]
 8009bd8:	e02f      	b.n	8009c3a <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	689b      	ldr	r3, [r3, #8]
 8009bde:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009be2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009be6:	68ba      	ldr	r2, [r7, #8]
 8009be8:	68d2      	ldr	r2, [r2, #12]
 8009bea:	3a01      	subs	r2, #1
 8009bec:	0311      	lsls	r1, r2, #12
 8009bee:	68ba      	ldr	r2, [r7, #8]
 8009bf0:	6952      	ldr	r2, [r2, #20]
 8009bf2:	3a01      	subs	r2, #1
 8009bf4:	0512      	lsls	r2, r2, #20
 8009bf6:	430a      	orrs	r2, r1
 8009bf8:	431a      	orrs	r2, r3
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	68db      	ldr	r3, [r3, #12]
 8009c02:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	1e59      	subs	r1, r3, #1
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	685b      	ldr	r3, [r3, #4]
 8009c10:	3b01      	subs	r3, #1
 8009c12:	011b      	lsls	r3, r3, #4
 8009c14:	4319      	orrs	r1, r3
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	689b      	ldr	r3, [r3, #8]
 8009c1a:	3b01      	subs	r3, #1
 8009c1c:	021b      	lsls	r3, r3, #8
 8009c1e:	4319      	orrs	r1, r3
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	691b      	ldr	r3, [r3, #16]
 8009c24:	3b01      	subs	r3, #1
 8009c26:	041b      	lsls	r3, r3, #16
 8009c28:	4319      	orrs	r1, r3
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	699b      	ldr	r3, [r3, #24]
 8009c2e:	3b01      	subs	r3, #1
 8009c30:	061b      	lsls	r3, r3, #24
 8009c32:	430b      	orrs	r3, r1
 8009c34:	431a      	orrs	r2, r3
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8009c3a:	2300      	movs	r3, #0
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	3714      	adds	r7, #20
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009c48:	b084      	sub	sp, #16
 8009c4a:	b480      	push	{r7}
 8009c4c:	b085      	sub	sp, #20
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	6078      	str	r0, [r7, #4]
 8009c52:	f107 001c 	add.w	r0, r7, #28
 8009c56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009c5e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009c60:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009c62:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8009c66:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009c6a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009c6e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8009c72:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009c74:	68fa      	ldr	r2, [r7, #12]
 8009c76:	4313      	orrs	r3, r2
 8009c78:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	685b      	ldr	r3, [r3, #4]
 8009c7e:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8009c82:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009c86:	68fa      	ldr	r2, [r7, #12]
 8009c88:	431a      	orrs	r2, r3
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009c8e:	2300      	movs	r3, #0
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3714      	adds	r7, #20
 8009c94:	46bd      	mov	sp, r7
 8009c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9a:	b004      	add	sp, #16
 8009c9c:	4770      	bx	lr

08009c9e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009c9e:	b480      	push	{r7}
 8009ca0:	b083      	sub	sp, #12
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	370c      	adds	r7, #12
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb6:	4770      	bx	lr

08009cb8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009cb8:	b480      	push	{r7}
 8009cba:	b083      	sub	sp, #12
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	681a      	ldr	r2, [r3, #0]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009ccc:	2300      	movs	r3, #0
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	370c      	adds	r7, #12
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd8:	4770      	bx	lr

08009cda <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009cda:	b480      	push	{r7}
 8009cdc:	b083      	sub	sp, #12
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2203      	movs	r2, #3
 8009ce6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009ce8:	2300      	movs	r3, #0
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	370c      	adds	r7, #12
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf4:	4770      	bx	lr

08009cf6 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009cf6:	b480      	push	{r7}
 8009cf8:	b083      	sub	sp, #12
 8009cfa:	af00      	add	r7, sp, #0
 8009cfc:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f003 0303 	and.w	r3, r3, #3
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	370c      	adds	r7, #12
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d10:	4770      	bx	lr

08009d12 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009d12:	b480      	push	{r7}
 8009d14:	b085      	sub	sp, #20
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	6078      	str	r0, [r7, #4]
 8009d1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009d30:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009d36:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009d3c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009d3e:	68fa      	ldr	r2, [r7, #12]
 8009d40:	4313      	orrs	r3, r2
 8009d42:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	68db      	ldr	r3, [r3, #12]
 8009d48:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009d4c:	f023 030f 	bic.w	r3, r3, #15
 8009d50:	68fa      	ldr	r2, [r7, #12]
 8009d52:	431a      	orrs	r2, r3
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009d58:	2300      	movs	r3, #0
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	3714      	adds	r7, #20
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr

08009d66 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8009d66:	b480      	push	{r7}
 8009d68:	b083      	sub	sp, #12
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	691b      	ldr	r3, [r3, #16]
 8009d72:	b2db      	uxtb	r3, r3
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	370c      	adds	r7, #12
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr

08009d80 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009d80:	b480      	push	{r7}
 8009d82:	b085      	sub	sp, #20
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	3314      	adds	r3, #20
 8009d8e:	461a      	mov	r2, r3
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	4413      	add	r3, r2
 8009d94:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
}  
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	3714      	adds	r7, #20
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da4:	4770      	bx	lr

08009da6 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009da6:	b480      	push	{r7}
 8009da8:	b085      	sub	sp, #20
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	6078      	str	r0, [r7, #4]
 8009dae:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009db0:	2300      	movs	r3, #0
 8009db2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	681a      	ldr	r2, [r3, #0]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	685a      	ldr	r2, [r3, #4]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009dcc:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009dd2:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009dd8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009dda:	68fa      	ldr	r2, [r7, #12]
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009de4:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	431a      	orrs	r2, r3
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009df0:	2300      	movs	r3, #0

}
 8009df2:	4618      	mov	r0, r3
 8009df4:	3714      	adds	r7, #20
 8009df6:	46bd      	mov	sp, r7
 8009df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfc:	4770      	bx	lr

08009dfe <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8009dfe:	b580      	push	{r7, lr}
 8009e00:	b088      	sub	sp, #32
 8009e02:	af00      	add	r7, sp, #0
 8009e04:	6078      	str	r0, [r7, #4]
 8009e06:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009e0c:	2310      	movs	r3, #16
 8009e0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e10:	2340      	movs	r3, #64	@ 0x40
 8009e12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e14:	2300      	movs	r3, #0
 8009e16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e1e:	f107 0308 	add.w	r3, r7, #8
 8009e22:	4619      	mov	r1, r3
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f7ff ff74 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e2e:	2110      	movs	r1, #16
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f000 f9d7 	bl	800a1e4 <SDMMC_GetCmdResp1>
 8009e36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e38:	69fb      	ldr	r3, [r7, #28]
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3720      	adds	r7, #32
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}

08009e42 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009e42:	b580      	push	{r7, lr}
 8009e44:	b088      	sub	sp, #32
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
 8009e4a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009e50:	2311      	movs	r3, #17
 8009e52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e54:	2340      	movs	r3, #64	@ 0x40
 8009e56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e60:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e62:	f107 0308 	add.w	r3, r7, #8
 8009e66:	4619      	mov	r1, r3
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f7ff ff52 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e72:	2111      	movs	r1, #17
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f000 f9b5 	bl	800a1e4 <SDMMC_GetCmdResp1>
 8009e7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e7c:	69fb      	ldr	r3, [r7, #28]
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	3720      	adds	r7, #32
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}

08009e86 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009e86:	b580      	push	{r7, lr}
 8009e88:	b088      	sub	sp, #32
 8009e8a:	af00      	add	r7, sp, #0
 8009e8c:	6078      	str	r0, [r7, #4]
 8009e8e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009e94:	2312      	movs	r3, #18
 8009e96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e98:	2340      	movs	r3, #64	@ 0x40
 8009e9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ea0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ea4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ea6:	f107 0308 	add.w	r3, r7, #8
 8009eaa:	4619      	mov	r1, r3
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f7ff ff30 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009eb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009eb6:	2112      	movs	r1, #18
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 f993 	bl	800a1e4 <SDMMC_GetCmdResp1>
 8009ebe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ec0:	69fb      	ldr	r3, [r7, #28]
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3720      	adds	r7, #32
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}

08009eca <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009eca:	b580      	push	{r7, lr}
 8009ecc:	b088      	sub	sp, #32
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	6078      	str	r0, [r7, #4]
 8009ed2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009ed8:	2318      	movs	r3, #24
 8009eda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009edc:	2340      	movs	r3, #64	@ 0x40
 8009ede:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ee4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ee8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009eea:	f107 0308 	add.w	r3, r7, #8
 8009eee:	4619      	mov	r1, r3
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f7ff ff0e 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009efa:	2118      	movs	r1, #24
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f000 f971 	bl	800a1e4 <SDMMC_GetCmdResp1>
 8009f02:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f04:	69fb      	ldr	r3, [r7, #28]
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3720      	adds	r7, #32
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}

08009f0e <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009f0e:	b580      	push	{r7, lr}
 8009f10:	b088      	sub	sp, #32
 8009f12:	af00      	add	r7, sp, #0
 8009f14:	6078      	str	r0, [r7, #4]
 8009f16:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009f1c:	2319      	movs	r3, #25
 8009f1e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f20:	2340      	movs	r3, #64	@ 0x40
 8009f22:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f24:	2300      	movs	r3, #0
 8009f26:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f2c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f2e:	f107 0308 	add.w	r3, r7, #8
 8009f32:	4619      	mov	r1, r3
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f7ff feec 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009f3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f3e:	2119      	movs	r1, #25
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 f94f 	bl	800a1e4 <SDMMC_GetCmdResp1>
 8009f46:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f48:	69fb      	ldr	r3, [r7, #28]
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	3720      	adds	r7, #32
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}
	...

08009f54 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b088      	sub	sp, #32
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009f60:	230c      	movs	r3, #12
 8009f62:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f64:	2340      	movs	r3, #64	@ 0x40
 8009f66:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f68:	2300      	movs	r3, #0
 8009f6a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f70:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f72:	f107 0308 	add.w	r3, r7, #8
 8009f76:	4619      	mov	r1, r3
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f7ff feca 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009f7e:	4a05      	ldr	r2, [pc, #20]	@ (8009f94 <SDMMC_CmdStopTransfer+0x40>)
 8009f80:	210c      	movs	r1, #12
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 f92e 	bl	800a1e4 <SDMMC_GetCmdResp1>
 8009f88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f8a:	69fb      	ldr	r3, [r7, #28]
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3720      	adds	r7, #32
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}
 8009f94:	05f5e100 	.word	0x05f5e100

08009f98 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b08a      	sub	sp, #40	@ 0x28
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	60f8      	str	r0, [r7, #12]
 8009fa0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009fa8:	2307      	movs	r3, #7
 8009faa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009fac:	2340      	movs	r3, #64	@ 0x40
 8009fae:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009fb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fb8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009fba:	f107 0310 	add.w	r3, r7, #16
 8009fbe:	4619      	mov	r1, r3
 8009fc0:	68f8      	ldr	r0, [r7, #12]
 8009fc2:	f7ff fea6 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009fca:	2107      	movs	r1, #7
 8009fcc:	68f8      	ldr	r0, [r7, #12]
 8009fce:	f000 f909 	bl	800a1e4 <SDMMC_GetCmdResp1>
 8009fd2:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8009fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	3728      	adds	r7, #40	@ 0x28
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}

08009fde <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8009fde:	b580      	push	{r7, lr}
 8009fe0:	b088      	sub	sp, #32
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009fea:	2300      	movs	r3, #0
 8009fec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ff6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ffa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ffc:	f107 0308 	add.w	r3, r7, #8
 800a000:	4619      	mov	r1, r3
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f7ff fe85 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f000 fb23 	bl	800a654 <SDMMC_GetCmdError>
 800a00e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a010:	69fb      	ldr	r3, [r7, #28]
}
 800a012:	4618      	mov	r0, r3
 800a014:	3720      	adds	r7, #32
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}

0800a01a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800a01a:	b580      	push	{r7, lr}
 800a01c:	b088      	sub	sp, #32
 800a01e:	af00      	add	r7, sp, #0
 800a020:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a022:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800a026:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a028:	2308      	movs	r3, #8
 800a02a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a02c:	2340      	movs	r3, #64	@ 0x40
 800a02e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a030:	2300      	movs	r3, #0
 800a032:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a034:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a038:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a03a:	f107 0308 	add.w	r3, r7, #8
 800a03e:	4619      	mov	r1, r3
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f7ff fe66 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f000 fab6 	bl	800a5b8 <SDMMC_GetCmdResp7>
 800a04c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a04e:	69fb      	ldr	r3, [r7, #28]
}
 800a050:	4618      	mov	r0, r3
 800a052:	3720      	adds	r7, #32
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}

0800a058 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b088      	sub	sp, #32
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
 800a060:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a066:	2337      	movs	r3, #55	@ 0x37
 800a068:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a06a:	2340      	movs	r3, #64	@ 0x40
 800a06c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a06e:	2300      	movs	r3, #0
 800a070:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a072:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a076:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a078:	f107 0308 	add.w	r3, r7, #8
 800a07c:	4619      	mov	r1, r3
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f7ff fe47 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800a084:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a088:	2137      	movs	r1, #55	@ 0x37
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f000 f8aa 	bl	800a1e4 <SDMMC_GetCmdResp1>
 800a090:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a092:	69fb      	ldr	r3, [r7, #28]
}
 800a094:	4618      	mov	r0, r3
 800a096:	3720      	adds	r7, #32
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b088      	sub	sp, #32
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a0ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a0b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a0b2:	2329      	movs	r3, #41	@ 0x29
 800a0b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a0b6:	2340      	movs	r3, #64	@ 0x40
 800a0b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a0be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a0c4:	f107 0308 	add.w	r3, r7, #8
 800a0c8:	4619      	mov	r1, r3
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f7ff fe21 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f000 f9bd 	bl	800a450 <SDMMC_GetCmdResp3>
 800a0d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a0d8:	69fb      	ldr	r3, [r7, #28]
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3720      	adds	r7, #32
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}

0800a0e2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b088      	sub	sp, #32
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a0ee:	2302      	movs	r3, #2
 800a0f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a0f2:	23c0      	movs	r3, #192	@ 0xc0
 800a0f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a0fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a100:	f107 0308 	add.w	r3, r7, #8
 800a104:	4619      	mov	r1, r3
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f7ff fe03 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f000 f957 	bl	800a3c0 <SDMMC_GetCmdResp2>
 800a112:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a114:	69fb      	ldr	r3, [r7, #28]
}
 800a116:	4618      	mov	r0, r3
 800a118:	3720      	adds	r7, #32
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}

0800a11e <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a11e:	b580      	push	{r7, lr}
 800a120:	b088      	sub	sp, #32
 800a122:	af00      	add	r7, sp, #0
 800a124:	6078      	str	r0, [r7, #4]
 800a126:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a12c:	2309      	movs	r3, #9
 800a12e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a130:	23c0      	movs	r3, #192	@ 0xc0
 800a132:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a134:	2300      	movs	r3, #0
 800a136:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a138:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a13c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a13e:	f107 0308 	add.w	r3, r7, #8
 800a142:	4619      	mov	r1, r3
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f7ff fde4 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	f000 f938 	bl	800a3c0 <SDMMC_GetCmdResp2>
 800a150:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a152:	69fb      	ldr	r3, [r7, #28]
}
 800a154:	4618      	mov	r0, r3
 800a156:	3720      	adds	r7, #32
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}

0800a15c <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b088      	sub	sp, #32
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
 800a164:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a166:	2300      	movs	r3, #0
 800a168:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a16a:	2303      	movs	r3, #3
 800a16c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a16e:	2340      	movs	r3, #64	@ 0x40
 800a170:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a172:	2300      	movs	r3, #0
 800a174:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a176:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a17a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a17c:	f107 0308 	add.w	r3, r7, #8
 800a180:	4619      	mov	r1, r3
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f7ff fdc5 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a188:	683a      	ldr	r2, [r7, #0]
 800a18a:	2103      	movs	r1, #3
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 f99d 	bl	800a4cc <SDMMC_GetCmdResp6>
 800a192:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a194:	69fb      	ldr	r3, [r7, #28]
}
 800a196:	4618      	mov	r0, r3
 800a198:	3720      	adds	r7, #32
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}

0800a19e <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a19e:	b580      	push	{r7, lr}
 800a1a0:	b088      	sub	sp, #32
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	6078      	str	r0, [r7, #4]
 800a1a6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a1ac:	230d      	movs	r3, #13
 800a1ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a1b0:	2340      	movs	r3, #64	@ 0x40
 800a1b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a1b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a1be:	f107 0308 	add.w	r3, r7, #8
 800a1c2:	4619      	mov	r1, r3
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f7ff fda4 	bl	8009d12 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800a1ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1ce:	210d      	movs	r1, #13
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 f807 	bl	800a1e4 <SDMMC_GetCmdResp1>
 800a1d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a1d8:	69fb      	ldr	r3, [r7, #28]
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3720      	adds	r7, #32
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
	...

0800a1e4 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b088      	sub	sp, #32
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	460b      	mov	r3, r1
 800a1ee:	607a      	str	r2, [r7, #4]
 800a1f0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a1f2:	4b70      	ldr	r3, [pc, #448]	@ (800a3b4 <SDMMC_GetCmdResp1+0x1d0>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	4a70      	ldr	r2, [pc, #448]	@ (800a3b8 <SDMMC_GetCmdResp1+0x1d4>)
 800a1f8:	fba2 2303 	umull	r2, r3, r2, r3
 800a1fc:	0a5a      	lsrs	r2, r3, #9
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	fb02 f303 	mul.w	r3, r2, r3
 800a204:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a206:	69fb      	ldr	r3, [r7, #28]
 800a208:	1e5a      	subs	r2, r3, #1
 800a20a:	61fa      	str	r2, [r7, #28]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d102      	bne.n	800a216 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a210:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a214:	e0c9      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a21a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a21c:	69bb      	ldr	r3, [r7, #24]
 800a21e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a222:	2b00      	cmp	r3, #0
 800a224:	d0ef      	beq.n	800a206 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a226:	69bb      	ldr	r3, [r7, #24]
 800a228:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d1ea      	bne.n	800a206 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a234:	f003 0304 	and.w	r3, r3, #4
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d004      	beq.n	800a246 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	2204      	movs	r2, #4
 800a240:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a242:	2304      	movs	r3, #4
 800a244:	e0b1      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a24a:	f003 0301 	and.w	r3, r3, #1
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d004      	beq.n	800a25c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	2201      	movs	r2, #1
 800a256:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a258:	2301      	movs	r3, #1
 800a25a:	e0a6      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	22c5      	movs	r2, #197	@ 0xc5
 800a260:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a262:	68f8      	ldr	r0, [r7, #12]
 800a264:	f7ff fd7f 	bl	8009d66 <SDIO_GetCommandResponse>
 800a268:	4603      	mov	r3, r0
 800a26a:	461a      	mov	r2, r3
 800a26c:	7afb      	ldrb	r3, [r7, #11]
 800a26e:	4293      	cmp	r3, r2
 800a270:	d001      	beq.n	800a276 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a272:	2301      	movs	r3, #1
 800a274:	e099      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a276:	2100      	movs	r1, #0
 800a278:	68f8      	ldr	r0, [r7, #12]
 800a27a:	f7ff fd81 	bl	8009d80 <SDIO_GetResponse>
 800a27e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a280:	697a      	ldr	r2, [r7, #20]
 800a282:	4b4e      	ldr	r3, [pc, #312]	@ (800a3bc <SDMMC_GetCmdResp1+0x1d8>)
 800a284:	4013      	ands	r3, r2
 800a286:	2b00      	cmp	r3, #0
 800a288:	d101      	bne.n	800a28e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a28a:	2300      	movs	r3, #0
 800a28c:	e08d      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	2b00      	cmp	r3, #0
 800a292:	da02      	bge.n	800a29a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a294:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a298:	e087      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d001      	beq.n	800a2a8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a2a4:	2340      	movs	r3, #64	@ 0x40
 800a2a6:	e080      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d001      	beq.n	800a2b6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a2b2:	2380      	movs	r3, #128	@ 0x80
 800a2b4:	e079      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a2b6:	697b      	ldr	r3, [r7, #20]
 800a2b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d002      	beq.n	800a2c6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a2c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a2c4:	e071      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d002      	beq.n	800a2d6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a2d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a2d4:	e069      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d002      	beq.n	800a2e6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a2e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2e4:	e061      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d002      	beq.n	800a2f6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a2f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a2f4:	e059      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d002      	beq.n	800a306 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a300:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a304:	e051      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d002      	beq.n	800a316 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a310:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a314:	e049      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a316:	697b      	ldr	r3, [r7, #20]
 800a318:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d002      	beq.n	800a326 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a320:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a324:	e041      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d002      	beq.n	800a336 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a330:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a334:	e039      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d002      	beq.n	800a346 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a340:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a344:	e031      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d002      	beq.n	800a356 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a350:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a354:	e029      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a356:	697b      	ldr	r3, [r7, #20]
 800a358:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d002      	beq.n	800a366 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a360:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a364:	e021      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d002      	beq.n	800a376 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a370:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a374:	e019      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d002      	beq.n	800a386 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a380:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a384:	e011      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d002      	beq.n	800a396 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a390:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a394:	e009      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	f003 0308 	and.w	r3, r3, #8
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d002      	beq.n	800a3a6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a3a0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a3a4:	e001      	b.n	800a3aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a3a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	3720      	adds	r7, #32
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
 800a3b2:	bf00      	nop
 800a3b4:	2000001c 	.word	0x2000001c
 800a3b8:	10624dd3 	.word	0x10624dd3
 800a3bc:	fdffe008 	.word	0xfdffe008

0800a3c0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b085      	sub	sp, #20
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a3c8:	4b1f      	ldr	r3, [pc, #124]	@ (800a448 <SDMMC_GetCmdResp2+0x88>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a1f      	ldr	r2, [pc, #124]	@ (800a44c <SDMMC_GetCmdResp2+0x8c>)
 800a3ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a3d2:	0a5b      	lsrs	r3, r3, #9
 800a3d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3d8:	fb02 f303 	mul.w	r3, r2, r3
 800a3dc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	1e5a      	subs	r2, r3, #1
 800a3e2:	60fa      	str	r2, [r7, #12]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d102      	bne.n	800a3ee <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a3e8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a3ec:	e026      	b.n	800a43c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3f2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a3f4:	68bb      	ldr	r3, [r7, #8]
 800a3f6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d0ef      	beq.n	800a3de <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a404:	2b00      	cmp	r3, #0
 800a406:	d1ea      	bne.n	800a3de <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a40c:	f003 0304 	and.w	r3, r3, #4
 800a410:	2b00      	cmp	r3, #0
 800a412:	d004      	beq.n	800a41e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2204      	movs	r2, #4
 800a418:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a41a:	2304      	movs	r3, #4
 800a41c:	e00e      	b.n	800a43c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a422:	f003 0301 	and.w	r3, r3, #1
 800a426:	2b00      	cmp	r3, #0
 800a428:	d004      	beq.n	800a434 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2201      	movs	r2, #1
 800a42e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a430:	2301      	movs	r3, #1
 800a432:	e003      	b.n	800a43c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	22c5      	movs	r2, #197	@ 0xc5
 800a438:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a43a:	2300      	movs	r3, #0
}
 800a43c:	4618      	mov	r0, r3
 800a43e:	3714      	adds	r7, #20
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr
 800a448:	2000001c 	.word	0x2000001c
 800a44c:	10624dd3 	.word	0x10624dd3

0800a450 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a450:	b480      	push	{r7}
 800a452:	b085      	sub	sp, #20
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a458:	4b1a      	ldr	r3, [pc, #104]	@ (800a4c4 <SDMMC_GetCmdResp3+0x74>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	4a1a      	ldr	r2, [pc, #104]	@ (800a4c8 <SDMMC_GetCmdResp3+0x78>)
 800a45e:	fba2 2303 	umull	r2, r3, r2, r3
 800a462:	0a5b      	lsrs	r3, r3, #9
 800a464:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a468:	fb02 f303 	mul.w	r3, r2, r3
 800a46c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	1e5a      	subs	r2, r3, #1
 800a472:	60fa      	str	r2, [r7, #12]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d102      	bne.n	800a47e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a478:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a47c:	e01b      	b.n	800a4b6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a482:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a484:	68bb      	ldr	r3, [r7, #8]
 800a486:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d0ef      	beq.n	800a46e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a48e:	68bb      	ldr	r3, [r7, #8]
 800a490:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a494:	2b00      	cmp	r3, #0
 800a496:	d1ea      	bne.n	800a46e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a49c:	f003 0304 	and.w	r3, r3, #4
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d004      	beq.n	800a4ae <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2204      	movs	r2, #4
 800a4a8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a4aa:	2304      	movs	r3, #4
 800a4ac:	e003      	b.n	800a4b6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	22c5      	movs	r2, #197	@ 0xc5
 800a4b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a4b4:	2300      	movs	r3, #0
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3714      	adds	r7, #20
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c0:	4770      	bx	lr
 800a4c2:	bf00      	nop
 800a4c4:	2000001c 	.word	0x2000001c
 800a4c8:	10624dd3 	.word	0x10624dd3

0800a4cc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b088      	sub	sp, #32
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	60f8      	str	r0, [r7, #12]
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	607a      	str	r2, [r7, #4]
 800a4d8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a4da:	4b35      	ldr	r3, [pc, #212]	@ (800a5b0 <SDMMC_GetCmdResp6+0xe4>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	4a35      	ldr	r2, [pc, #212]	@ (800a5b4 <SDMMC_GetCmdResp6+0xe8>)
 800a4e0:	fba2 2303 	umull	r2, r3, r2, r3
 800a4e4:	0a5b      	lsrs	r3, r3, #9
 800a4e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4ea:	fb02 f303 	mul.w	r3, r2, r3
 800a4ee:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a4f0:	69fb      	ldr	r3, [r7, #28]
 800a4f2:	1e5a      	subs	r2, r3, #1
 800a4f4:	61fa      	str	r2, [r7, #28]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d102      	bne.n	800a500 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a4fa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a4fe:	e052      	b.n	800a5a6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a504:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a506:	69bb      	ldr	r3, [r7, #24]
 800a508:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d0ef      	beq.n	800a4f0 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a510:	69bb      	ldr	r3, [r7, #24]
 800a512:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a516:	2b00      	cmp	r3, #0
 800a518:	d1ea      	bne.n	800a4f0 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a51e:	f003 0304 	and.w	r3, r3, #4
 800a522:	2b00      	cmp	r3, #0
 800a524:	d004      	beq.n	800a530 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	2204      	movs	r2, #4
 800a52a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a52c:	2304      	movs	r3, #4
 800a52e:	e03a      	b.n	800a5a6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a534:	f003 0301 	and.w	r3, r3, #1
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d004      	beq.n	800a546 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	2201      	movs	r2, #1
 800a540:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a542:	2301      	movs	r3, #1
 800a544:	e02f      	b.n	800a5a6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a546:	68f8      	ldr	r0, [r7, #12]
 800a548:	f7ff fc0d 	bl	8009d66 <SDIO_GetCommandResponse>
 800a54c:	4603      	mov	r3, r0
 800a54e:	461a      	mov	r2, r3
 800a550:	7afb      	ldrb	r3, [r7, #11]
 800a552:	4293      	cmp	r3, r2
 800a554:	d001      	beq.n	800a55a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a556:	2301      	movs	r3, #1
 800a558:	e025      	b.n	800a5a6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	22c5      	movs	r2, #197	@ 0xc5
 800a55e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a560:	2100      	movs	r1, #0
 800a562:	68f8      	ldr	r0, [r7, #12]
 800a564:	f7ff fc0c 	bl	8009d80 <SDIO_GetResponse>
 800a568:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a570:	2b00      	cmp	r3, #0
 800a572:	d106      	bne.n	800a582 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	0c1b      	lsrs	r3, r3, #16
 800a578:	b29a      	uxth	r2, r3
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a57e:	2300      	movs	r3, #0
 800a580:	e011      	b.n	800a5a6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d002      	beq.n	800a592 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a58c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a590:	e009      	b.n	800a5a6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d002      	beq.n	800a5a2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a59c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a5a0:	e001      	b.n	800a5a6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a5a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3720      	adds	r7, #32
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}
 800a5ae:	bf00      	nop
 800a5b0:	2000001c 	.word	0x2000001c
 800a5b4:	10624dd3 	.word	0x10624dd3

0800a5b8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b085      	sub	sp, #20
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a5c0:	4b22      	ldr	r3, [pc, #136]	@ (800a64c <SDMMC_GetCmdResp7+0x94>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	4a22      	ldr	r2, [pc, #136]	@ (800a650 <SDMMC_GetCmdResp7+0x98>)
 800a5c6:	fba2 2303 	umull	r2, r3, r2, r3
 800a5ca:	0a5b      	lsrs	r3, r3, #9
 800a5cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5d0:	fb02 f303 	mul.w	r3, r2, r3
 800a5d4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	1e5a      	subs	r2, r3, #1
 800a5da:	60fa      	str	r2, [r7, #12]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d102      	bne.n	800a5e6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a5e0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a5e4:	e02c      	b.n	800a640 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5ea:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d0ef      	beq.n	800a5d6 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a5f6:	68bb      	ldr	r3, [r7, #8]
 800a5f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d1ea      	bne.n	800a5d6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a604:	f003 0304 	and.w	r3, r3, #4
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d004      	beq.n	800a616 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2204      	movs	r2, #4
 800a610:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a612:	2304      	movs	r3, #4
 800a614:	e014      	b.n	800a640 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a61a:	f003 0301 	and.w	r3, r3, #1
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d004      	beq.n	800a62c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2201      	movs	r2, #1
 800a626:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a628:	2301      	movs	r3, #1
 800a62a:	e009      	b.n	800a640 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a634:	2b00      	cmp	r3, #0
 800a636:	d002      	beq.n	800a63e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2240      	movs	r2, #64	@ 0x40
 800a63c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a63e:	2300      	movs	r3, #0
  
}
 800a640:	4618      	mov	r0, r3
 800a642:	3714      	adds	r7, #20
 800a644:	46bd      	mov	sp, r7
 800a646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64a:	4770      	bx	lr
 800a64c:	2000001c 	.word	0x2000001c
 800a650:	10624dd3 	.word	0x10624dd3

0800a654 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800a654:	b480      	push	{r7}
 800a656:	b085      	sub	sp, #20
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a65c:	4b11      	ldr	r3, [pc, #68]	@ (800a6a4 <SDMMC_GetCmdError+0x50>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a11      	ldr	r2, [pc, #68]	@ (800a6a8 <SDMMC_GetCmdError+0x54>)
 800a662:	fba2 2303 	umull	r2, r3, r2, r3
 800a666:	0a5b      	lsrs	r3, r3, #9
 800a668:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a66c:	fb02 f303 	mul.w	r3, r2, r3
 800a670:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	1e5a      	subs	r2, r3, #1
 800a676:	60fa      	str	r2, [r7, #12]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d102      	bne.n	800a682 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a67c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a680:	e009      	b.n	800a696 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d0f1      	beq.n	800a672 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	22c5      	movs	r2, #197	@ 0xc5
 800a692:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800a694:	2300      	movs	r3, #0
}
 800a696:	4618      	mov	r0, r3
 800a698:	3714      	adds	r7, #20
 800a69a:	46bd      	mov	sp, r7
 800a69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a0:	4770      	bx	lr
 800a6a2:	bf00      	nop
 800a6a4:	2000001c 	.word	0x2000001c
 800a6a8:	10624dd3 	.word	0x10624dd3

0800a6ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a6ac:	b084      	sub	sp, #16
 800a6ae:	b580      	push	{r7, lr}
 800a6b0:	b084      	sub	sp, #16
 800a6b2:	af00      	add	r7, sp, #0
 800a6b4:	6078      	str	r0, [r7, #4]
 800a6b6:	f107 001c 	add.w	r0, r7, #28
 800a6ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a6be:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a6c2:	2b01      	cmp	r3, #1
 800a6c4:	d123      	bne.n	800a70e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6ca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	68db      	ldr	r3, [r3, #12]
 800a6d6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a6da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a6de:	687a      	ldr	r2, [r7, #4]
 800a6e0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	68db      	ldr	r3, [r3, #12]
 800a6e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a6ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a6f2:	2b01      	cmp	r3, #1
 800a6f4:	d105      	bne.n	800a702 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	68db      	ldr	r3, [r3, #12]
 800a6fa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f000 f98d 	bl	800aa22 <USB_CoreReset>
 800a708:	4603      	mov	r3, r0
 800a70a:	73fb      	strb	r3, [r7, #15]
 800a70c:	e01b      	b.n	800a746 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	68db      	ldr	r3, [r3, #12]
 800a712:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a71a:	6878      	ldr	r0, [r7, #4]
 800a71c:	f000 f981 	bl	800aa22 <USB_CoreReset>
 800a720:	4603      	mov	r3, r0
 800a722:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a724:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d106      	bne.n	800a73a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a730:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	639a      	str	r2, [r3, #56]	@ 0x38
 800a738:	e005      	b.n	800a746 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a73e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a746:	7fbb      	ldrb	r3, [r7, #30]
 800a748:	2b01      	cmp	r3, #1
 800a74a:	d10b      	bne.n	800a764 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	689b      	ldr	r3, [r3, #8]
 800a750:	f043 0206 	orr.w	r2, r3, #6
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	689b      	ldr	r3, [r3, #8]
 800a75c:	f043 0220 	orr.w	r2, r3, #32
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a764:	7bfb      	ldrb	r3, [r7, #15]
}
 800a766:	4618      	mov	r0, r3
 800a768:	3710      	adds	r7, #16
 800a76a:	46bd      	mov	sp, r7
 800a76c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a770:	b004      	add	sp, #16
 800a772:	4770      	bx	lr

0800a774 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a774:	b480      	push	{r7}
 800a776:	b083      	sub	sp, #12
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	689b      	ldr	r3, [r3, #8]
 800a780:	f023 0201 	bic.w	r2, r3, #1
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a788:	2300      	movs	r3, #0
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	370c      	adds	r7, #12
 800a78e:	46bd      	mov	sp, r7
 800a790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a794:	4770      	bx	lr

0800a796 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a796:	b580      	push	{r7, lr}
 800a798:	b084      	sub	sp, #16
 800a79a:	af00      	add	r7, sp, #0
 800a79c:	6078      	str	r0, [r7, #4]
 800a79e:	460b      	mov	r3, r1
 800a7a0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	68db      	ldr	r3, [r3, #12]
 800a7aa:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a7b2:	78fb      	ldrb	r3, [r7, #3]
 800a7b4:	2b01      	cmp	r3, #1
 800a7b6:	d115      	bne.n	800a7e4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	68db      	ldr	r3, [r3, #12]
 800a7bc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a7c4:	200a      	movs	r0, #10
 800a7c6:	f7f7 fbeb 	bl	8001fa0 <HAL_Delay>
      ms += 10U;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	330a      	adds	r3, #10
 800a7ce:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a7d0:	6878      	ldr	r0, [r7, #4]
 800a7d2:	f000 f918 	bl	800aa06 <USB_GetMode>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	2b01      	cmp	r3, #1
 800a7da:	d01e      	beq.n	800a81a <USB_SetCurrentMode+0x84>
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	2bc7      	cmp	r3, #199	@ 0xc7
 800a7e0:	d9f0      	bls.n	800a7c4 <USB_SetCurrentMode+0x2e>
 800a7e2:	e01a      	b.n	800a81a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a7e4:	78fb      	ldrb	r3, [r7, #3]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d115      	bne.n	800a816 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a7f6:	200a      	movs	r0, #10
 800a7f8:	f7f7 fbd2 	bl	8001fa0 <HAL_Delay>
      ms += 10U;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	330a      	adds	r3, #10
 800a800:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 f8ff 	bl	800aa06 <USB_GetMode>
 800a808:	4603      	mov	r3, r0
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d005      	beq.n	800a81a <USB_SetCurrentMode+0x84>
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	2bc7      	cmp	r3, #199	@ 0xc7
 800a812:	d9f0      	bls.n	800a7f6 <USB_SetCurrentMode+0x60>
 800a814:	e001      	b.n	800a81a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a816:	2301      	movs	r3, #1
 800a818:	e005      	b.n	800a826 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	2bc8      	cmp	r3, #200	@ 0xc8
 800a81e:	d101      	bne.n	800a824 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a820:	2301      	movs	r3, #1
 800a822:	e000      	b.n	800a826 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a824:	2300      	movs	r3, #0
}
 800a826:	4618      	mov	r0, r3
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}

0800a82e <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a82e:	b480      	push	{r7}
 800a830:	b085      	sub	sp, #20
 800a832:	af00      	add	r7, sp, #0
 800a834:	6078      	str	r0, [r7, #4]
 800a836:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a838:	2300      	movs	r3, #0
 800a83a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	3301      	adds	r3, #1
 800a840:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a848:	d901      	bls.n	800a84e <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a84a:	2303      	movs	r3, #3
 800a84c:	e01b      	b.n	800a886 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	691b      	ldr	r3, [r3, #16]
 800a852:	2b00      	cmp	r3, #0
 800a854:	daf2      	bge.n	800a83c <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a856:	2300      	movs	r3, #0
 800a858:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	019b      	lsls	r3, r3, #6
 800a85e:	f043 0220 	orr.w	r2, r3, #32
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	3301      	adds	r3, #1
 800a86a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a872:	d901      	bls.n	800a878 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a874:	2303      	movs	r3, #3
 800a876:	e006      	b.n	800a886 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	691b      	ldr	r3, [r3, #16]
 800a87c:	f003 0320 	and.w	r3, r3, #32
 800a880:	2b20      	cmp	r3, #32
 800a882:	d0f0      	beq.n	800a866 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a884:	2300      	movs	r3, #0
}
 800a886:	4618      	mov	r0, r3
 800a888:	3714      	adds	r7, #20
 800a88a:	46bd      	mov	sp, r7
 800a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a890:	4770      	bx	lr

0800a892 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a892:	b480      	push	{r7}
 800a894:	b085      	sub	sp, #20
 800a896:	af00      	add	r7, sp, #0
 800a898:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a89a:	2300      	movs	r3, #0
 800a89c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	3301      	adds	r3, #1
 800a8a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a8aa:	d901      	bls.n	800a8b0 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a8ac:	2303      	movs	r3, #3
 800a8ae:	e018      	b.n	800a8e2 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	691b      	ldr	r3, [r3, #16]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	daf2      	bge.n	800a89e <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2210      	movs	r2, #16
 800a8c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	3301      	adds	r3, #1
 800a8c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a8ce:	d901      	bls.n	800a8d4 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a8d0:	2303      	movs	r3, #3
 800a8d2:	e006      	b.n	800a8e2 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	691b      	ldr	r3, [r3, #16]
 800a8d8:	f003 0310 	and.w	r3, r3, #16
 800a8dc:	2b10      	cmp	r3, #16
 800a8de:	d0f0      	beq.n	800a8c2 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a8e0:	2300      	movs	r3, #0
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	3714      	adds	r7, #20
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ec:	4770      	bx	lr

0800a8ee <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a8ee:	b480      	push	{r7}
 800a8f0:	b08b      	sub	sp, #44	@ 0x2c
 800a8f2:	af00      	add	r7, sp, #0
 800a8f4:	60f8      	str	r0, [r7, #12]
 800a8f6:	60b9      	str	r1, [r7, #8]
 800a8f8:	4613      	mov	r3, r2
 800a8fa:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a904:	88fb      	ldrh	r3, [r7, #6]
 800a906:	089b      	lsrs	r3, r3, #2
 800a908:	b29b      	uxth	r3, r3
 800a90a:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a90c:	88fb      	ldrh	r3, [r7, #6]
 800a90e:	f003 0303 	and.w	r3, r3, #3
 800a912:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a914:	2300      	movs	r3, #0
 800a916:	623b      	str	r3, [r7, #32]
 800a918:	e014      	b.n	800a944 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a91a:	69bb      	ldr	r3, [r7, #24]
 800a91c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a920:	681a      	ldr	r2, [r3, #0]
 800a922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a924:	601a      	str	r2, [r3, #0]
    pDest++;
 800a926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a928:	3301      	adds	r3, #1
 800a92a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92e:	3301      	adds	r3, #1
 800a930:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a934:	3301      	adds	r3, #1
 800a936:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93a:	3301      	adds	r3, #1
 800a93c:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a93e:	6a3b      	ldr	r3, [r7, #32]
 800a940:	3301      	adds	r3, #1
 800a942:	623b      	str	r3, [r7, #32]
 800a944:	6a3a      	ldr	r2, [r7, #32]
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	429a      	cmp	r2, r3
 800a94a:	d3e6      	bcc.n	800a91a <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a94c:	8bfb      	ldrh	r3, [r7, #30]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d01e      	beq.n	800a990 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a952:	2300      	movs	r3, #0
 800a954:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a956:	69bb      	ldr	r3, [r7, #24]
 800a958:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a95c:	461a      	mov	r2, r3
 800a95e:	f107 0310 	add.w	r3, r7, #16
 800a962:	6812      	ldr	r2, [r2, #0]
 800a964:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a966:	693a      	ldr	r2, [r7, #16]
 800a968:	6a3b      	ldr	r3, [r7, #32]
 800a96a:	b2db      	uxtb	r3, r3
 800a96c:	00db      	lsls	r3, r3, #3
 800a96e:	fa22 f303 	lsr.w	r3, r2, r3
 800a972:	b2da      	uxtb	r2, r3
 800a974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a976:	701a      	strb	r2, [r3, #0]
      i++;
 800a978:	6a3b      	ldr	r3, [r7, #32]
 800a97a:	3301      	adds	r3, #1
 800a97c:	623b      	str	r3, [r7, #32]
      pDest++;
 800a97e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a980:	3301      	adds	r3, #1
 800a982:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a984:	8bfb      	ldrh	r3, [r7, #30]
 800a986:	3b01      	subs	r3, #1
 800a988:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a98a:	8bfb      	ldrh	r3, [r7, #30]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d1ea      	bne.n	800a966 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a992:	4618      	mov	r0, r3
 800a994:	372c      	adds	r7, #44	@ 0x2c
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr

0800a99e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a99e:	b480      	push	{r7}
 800a9a0:	b085      	sub	sp, #20
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	695b      	ldr	r3, [r3, #20]
 800a9aa:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	699b      	ldr	r3, [r3, #24]
 800a9b0:	68fa      	ldr	r2, [r7, #12]
 800a9b2:	4013      	ands	r3, r2
 800a9b4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	3714      	adds	r7, #20
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c2:	4770      	bx	lr

0800a9c4 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	b085      	sub	sp, #20
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800a9d4:	78fb      	ldrb	r3, [r7, #3]
 800a9d6:	015a      	lsls	r2, r3, #5
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	4413      	add	r3, r2
 800a9dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a9e0:	689b      	ldr	r3, [r3, #8]
 800a9e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800a9e4:	78fb      	ldrb	r3, [r7, #3]
 800a9e6:	015a      	lsls	r2, r3, #5
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	4413      	add	r3, r2
 800a9ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a9f0:	68db      	ldr	r3, [r3, #12]
 800a9f2:	68ba      	ldr	r2, [r7, #8]
 800a9f4:	4013      	ands	r3, r2
 800a9f6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a9f8:	68bb      	ldr	r3, [r7, #8]
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3714      	adds	r7, #20
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa04:	4770      	bx	lr

0800aa06 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800aa06:	b480      	push	{r7}
 800aa08:	b083      	sub	sp, #12
 800aa0a:	af00      	add	r7, sp, #0
 800aa0c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	695b      	ldr	r3, [r3, #20]
 800aa12:	f003 0301 	and.w	r3, r3, #1
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	370c      	adds	r7, #12
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa20:	4770      	bx	lr

0800aa22 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800aa22:	b480      	push	{r7}
 800aa24:	b085      	sub	sp, #20
 800aa26:	af00      	add	r7, sp, #0
 800aa28:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	3301      	adds	r3, #1
 800aa32:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aa3a:	d901      	bls.n	800aa40 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aa3c:	2303      	movs	r3, #3
 800aa3e:	e01b      	b.n	800aa78 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	691b      	ldr	r3, [r3, #16]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	daf2      	bge.n	800aa2e <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	691b      	ldr	r3, [r3, #16]
 800aa50:	f043 0201 	orr.w	r2, r3, #1
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	3301      	adds	r3, #1
 800aa5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aa64:	d901      	bls.n	800aa6a <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800aa66:	2303      	movs	r3, #3
 800aa68:	e006      	b.n	800aa78 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	691b      	ldr	r3, [r3, #16]
 800aa6e:	f003 0301 	and.w	r3, r3, #1
 800aa72:	2b01      	cmp	r3, #1
 800aa74:	d0f0      	beq.n	800aa58 <USB_CoreReset+0x36>

  return HAL_OK;
 800aa76:	2300      	movs	r3, #0
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3714      	adds	r7, #20
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa82:	4770      	bx	lr

0800aa84 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aa84:	b084      	sub	sp, #16
 800aa86:	b580      	push	{r7, lr}
 800aa88:	b086      	sub	sp, #24
 800aa8a:	af00      	add	r7, sp, #0
 800aa8c:	6078      	str	r0, [r7, #4]
 800aa8e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800aa92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800aa96:	2300      	movs	r3, #0
 800aa98:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800aaa4:	461a      	mov	r2, r3
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	6013      	str	r3, [r2, #0]

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Disable HW VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaae:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	68db      	ldr	r3, [r3, #12]
 800aaba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d119      	bne.n	800aaf6 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800aac2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aac6:	2b01      	cmp	r3, #1
 800aac8:	d10a      	bne.n	800aae0 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	68fa      	ldr	r2, [r7, #12]
 800aad4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800aad8:	f043 0304 	orr.w	r3, r3, #4
 800aadc:	6013      	str	r3, [r2, #0]
 800aade:	e014      	b.n	800ab0a <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	68fa      	ldr	r2, [r7, #12]
 800aaea:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800aaee:	f023 0304 	bic.w	r3, r3, #4
 800aaf2:	6013      	str	r3, [r2, #0]
 800aaf4:	e009      	b.n	800ab0a <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	68fa      	ldr	r2, [r7, #12]
 800ab00:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800ab04:	f023 0304 	bic.w	r3, r3, #4
 800ab08:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ab0a:	2110      	movs	r1, #16
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f7ff fe8e 	bl	800a82e <USB_FlushTxFifo>
 800ab12:	4603      	mov	r3, r0
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d001      	beq.n	800ab1c <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 800ab18:	2301      	movs	r3, #1
 800ab1a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f7ff feb8 	bl	800a892 <USB_FlushRxFifo>
 800ab22:	4603      	mov	r3, r0
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d001      	beq.n	800ab2c <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	613b      	str	r3, [r7, #16]
 800ab30:	e015      	b.n	800ab5e <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800ab32:	693b      	ldr	r3, [r7, #16]
 800ab34:	015a      	lsls	r2, r3, #5
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	4413      	add	r3, r2
 800ab3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab3e:	461a      	mov	r2, r3
 800ab40:	f04f 33ff 	mov.w	r3, #4294967295
 800ab44:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	015a      	lsls	r2, r3, #5
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	4413      	add	r3, r2
 800ab4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab52:	461a      	mov	r2, r3
 800ab54:	2300      	movs	r3, #0
 800ab56:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	3301      	adds	r3, #1
 800ab5c:	613b      	str	r3, [r7, #16]
 800ab5e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800ab62:	461a      	mov	r2, r3
 800ab64:	693b      	ldr	r3, [r7, #16]
 800ab66:	4293      	cmp	r3, r2
 800ab68:	d3e3      	bcc.n	800ab32 <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f04f 32ff 	mov.w	r2, #4294967295
 800ab76:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	4a18      	ldr	r2, [pc, #96]	@ (800abdc <USB_HostInit+0x158>)
 800ab7c:	4293      	cmp	r3, r2
 800ab7e:	d10b      	bne.n	800ab98 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ab86:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	4a15      	ldr	r2, [pc, #84]	@ (800abe0 <USB_HostInit+0x15c>)
 800ab8c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	4a14      	ldr	r2, [pc, #80]	@ (800abe4 <USB_HostInit+0x160>)
 800ab92:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800ab96:	e009      	b.n	800abac <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2280      	movs	r2, #128	@ 0x80
 800ab9c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	4a11      	ldr	r2, [pc, #68]	@ (800abe8 <USB_HostInit+0x164>)
 800aba2:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	4a11      	ldr	r2, [pc, #68]	@ (800abec <USB_HostInit+0x168>)
 800aba8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800abac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d105      	bne.n	800abc0 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	699b      	ldr	r3, [r3, #24]
 800abb8:	f043 0210 	orr.w	r2, r3, #16
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	699a      	ldr	r2, [r3, #24]
 800abc4:	4b0a      	ldr	r3, [pc, #40]	@ (800abf0 <USB_HostInit+0x16c>)
 800abc6:	4313      	orrs	r3, r2
 800abc8:	687a      	ldr	r2, [r7, #4]
 800abca:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800abcc:	7dfb      	ldrb	r3, [r7, #23]
}
 800abce:	4618      	mov	r0, r3
 800abd0:	3718      	adds	r7, #24
 800abd2:	46bd      	mov	sp, r7
 800abd4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800abd8:	b004      	add	sp, #16
 800abda:	4770      	bx	lr
 800abdc:	40040000 	.word	0x40040000
 800abe0:	01000200 	.word	0x01000200
 800abe4:	00e00300 	.word	0x00e00300
 800abe8:	00600080 	.word	0x00600080
 800abec:	004000e0 	.word	0x004000e0
 800abf0:	a3200008 	.word	0xa3200008

0800abf4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800abf4:	b480      	push	{r7}
 800abf6:	b085      	sub	sp, #20
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
 800abfc:	460b      	mov	r3, r1
 800abfe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	68fa      	ldr	r2, [r7, #12]
 800ac0e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800ac12:	f023 0303 	bic.w	r3, r3, #3
 800ac16:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ac1e:	681a      	ldr	r2, [r3, #0]
 800ac20:	78fb      	ldrb	r3, [r7, #3]
 800ac22:	f003 0303 	and.w	r3, r3, #3
 800ac26:	68f9      	ldr	r1, [r7, #12]
 800ac28:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800ac30:	78fb      	ldrb	r3, [r7, #3]
 800ac32:	2b01      	cmp	r3, #1
 800ac34:	d107      	bne.n	800ac46 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ac3c:	461a      	mov	r2, r3
 800ac3e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800ac42:	6053      	str	r3, [r2, #4]
 800ac44:	e00c      	b.n	800ac60 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800ac46:	78fb      	ldrb	r3, [r7, #3]
 800ac48:	2b02      	cmp	r3, #2
 800ac4a:	d107      	bne.n	800ac5c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ac52:	461a      	mov	r2, r3
 800ac54:	f241 7370 	movw	r3, #6000	@ 0x1770
 800ac58:	6053      	str	r3, [r2, #4]
 800ac5a:	e001      	b.n	800ac60 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	e000      	b.n	800ac62 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800ac60:	2300      	movs	r3, #0
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3714      	adds	r7, #20
 800ac66:	46bd      	mov	sp, r7
 800ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6c:	4770      	bx	lr

0800ac6e <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ac6e:	b480      	push	{r7}
 800ac70:	b085      	sub	sp, #20
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ac80:	695b      	ldr	r3, [r3, #20]
 800ac82:	b29b      	uxth	r3, r3
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3714      	adds	r7, #20
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr

0800ac90 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b089      	sub	sp, #36	@ 0x24
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	460b      	mov	r3, r1
 800ac9a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800aca0:	78fb      	ldrb	r3, [r7, #3]
 800aca2:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800aca4:	2300      	movs	r3, #0
 800aca6:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800aca8:	69bb      	ldr	r3, [r7, #24]
 800acaa:	015a      	lsls	r2, r3, #5
 800acac:	69fb      	ldr	r3, [r7, #28]
 800acae:	4413      	add	r3, r2
 800acb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	0c9b      	lsrs	r3, r3, #18
 800acb8:	f003 0303 	and.w	r3, r3, #3
 800acbc:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800acbe:	69bb      	ldr	r3, [r7, #24]
 800acc0:	015a      	lsls	r2, r3, #5
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	4413      	add	r3, r2
 800acc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	0fdb      	lsrs	r3, r3, #31
 800acce:	f003 0301 	and.w	r3, r3, #1
 800acd2:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800acd4:	69bb      	ldr	r3, [r7, #24]
 800acd6:	015a      	lsls	r2, r3, #5
 800acd8:	69fb      	ldr	r3, [r7, #28]
 800acda:	4413      	add	r3, r2
 800acdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ace0:	685b      	ldr	r3, [r3, #4]
 800ace2:	0fdb      	lsrs	r3, r3, #31
 800ace4:	f003 0301 	and.w	r3, r3, #1
 800ace8:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	f003 0320 	and.w	r3, r3, #32
 800acf2:	2b20      	cmp	r3, #32
 800acf4:	d10d      	bne.n	800ad12 <USB_HC_Halt+0x82>
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d10a      	bne.n	800ad12 <USB_HC_Halt+0x82>
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d005      	beq.n	800ad0e <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	2b01      	cmp	r3, #1
 800ad06:	d002      	beq.n	800ad0e <USB_HC_Halt+0x7e>
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	2b03      	cmp	r3, #3
 800ad0c:	d101      	bne.n	800ad12 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	e0d8      	b.n	800aec4 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d002      	beq.n	800ad1e <USB_HC_Halt+0x8e>
 800ad18:	697b      	ldr	r3, [r7, #20]
 800ad1a:	2b02      	cmp	r3, #2
 800ad1c:	d173      	bne.n	800ae06 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ad1e:	69bb      	ldr	r3, [r7, #24]
 800ad20:	015a      	lsls	r2, r3, #5
 800ad22:	69fb      	ldr	r3, [r7, #28]
 800ad24:	4413      	add	r3, r2
 800ad26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	69ba      	ldr	r2, [r7, #24]
 800ad2e:	0151      	lsls	r1, r2, #5
 800ad30:	69fa      	ldr	r2, [r7, #28]
 800ad32:	440a      	add	r2, r1
 800ad34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ad38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ad3c:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	689b      	ldr	r3, [r3, #8]
 800ad42:	f003 0320 	and.w	r3, r3, #32
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d14a      	bne.n	800ade0 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad4e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d133      	bne.n	800adbe <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ad56:	69bb      	ldr	r3, [r7, #24]
 800ad58:	015a      	lsls	r2, r3, #5
 800ad5a:	69fb      	ldr	r3, [r7, #28]
 800ad5c:	4413      	add	r3, r2
 800ad5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	69ba      	ldr	r2, [r7, #24]
 800ad66:	0151      	lsls	r1, r2, #5
 800ad68:	69fa      	ldr	r2, [r7, #28]
 800ad6a:	440a      	add	r2, r1
 800ad6c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ad70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad74:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ad76:	69bb      	ldr	r3, [r7, #24]
 800ad78:	015a      	lsls	r2, r3, #5
 800ad7a:	69fb      	ldr	r3, [r7, #28]
 800ad7c:	4413      	add	r3, r2
 800ad7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	69ba      	ldr	r2, [r7, #24]
 800ad86:	0151      	lsls	r1, r2, #5
 800ad88:	69fa      	ldr	r2, [r7, #28]
 800ad8a:	440a      	add	r2, r1
 800ad8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ad90:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ad94:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	3301      	adds	r3, #1
 800ad9a:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ada2:	d82e      	bhi.n	800ae02 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ada4:	69bb      	ldr	r3, [r7, #24]
 800ada6:	015a      	lsls	r2, r3, #5
 800ada8:	69fb      	ldr	r3, [r7, #28]
 800adaa:	4413      	add	r3, r2
 800adac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800adb6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800adba:	d0ec      	beq.n	800ad96 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800adbc:	e081      	b.n	800aec2 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800adbe:	69bb      	ldr	r3, [r7, #24]
 800adc0:	015a      	lsls	r2, r3, #5
 800adc2:	69fb      	ldr	r3, [r7, #28]
 800adc4:	4413      	add	r3, r2
 800adc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	69ba      	ldr	r2, [r7, #24]
 800adce:	0151      	lsls	r1, r2, #5
 800add0:	69fa      	ldr	r2, [r7, #28]
 800add2:	440a      	add	r2, r1
 800add4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800add8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800addc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800adde:	e070      	b.n	800aec2 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ade0:	69bb      	ldr	r3, [r7, #24]
 800ade2:	015a      	lsls	r2, r3, #5
 800ade4:	69fb      	ldr	r3, [r7, #28]
 800ade6:	4413      	add	r3, r2
 800ade8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	69ba      	ldr	r2, [r7, #24]
 800adf0:	0151      	lsls	r1, r2, #5
 800adf2:	69fa      	ldr	r2, [r7, #28]
 800adf4:	440a      	add	r2, r1
 800adf6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800adfa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800adfe:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ae00:	e05f      	b.n	800aec2 <USB_HC_Halt+0x232>
            break;
 800ae02:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ae04:	e05d      	b.n	800aec2 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ae06:	69bb      	ldr	r3, [r7, #24]
 800ae08:	015a      	lsls	r2, r3, #5
 800ae0a:	69fb      	ldr	r3, [r7, #28]
 800ae0c:	4413      	add	r3, r2
 800ae0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	69ba      	ldr	r2, [r7, #24]
 800ae16:	0151      	lsls	r1, r2, #5
 800ae18:	69fa      	ldr	r2, [r7, #28]
 800ae1a:	440a      	add	r2, r1
 800ae1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ae20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ae24:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ae26:	69fb      	ldr	r3, [r7, #28]
 800ae28:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ae2c:	691b      	ldr	r3, [r3, #16]
 800ae2e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d133      	bne.n	800ae9e <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ae36:	69bb      	ldr	r3, [r7, #24]
 800ae38:	015a      	lsls	r2, r3, #5
 800ae3a:	69fb      	ldr	r3, [r7, #28]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	69ba      	ldr	r2, [r7, #24]
 800ae46:	0151      	lsls	r1, r2, #5
 800ae48:	69fa      	ldr	r2, [r7, #28]
 800ae4a:	440a      	add	r2, r1
 800ae4c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ae50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae54:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	015a      	lsls	r2, r3, #5
 800ae5a:	69fb      	ldr	r3, [r7, #28]
 800ae5c:	4413      	add	r3, r2
 800ae5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	69ba      	ldr	r2, [r7, #24]
 800ae66:	0151      	lsls	r1, r2, #5
 800ae68:	69fa      	ldr	r2, [r7, #28]
 800ae6a:	440a      	add	r2, r1
 800ae6c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ae70:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ae74:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800ae76:	68bb      	ldr	r3, [r7, #8]
 800ae78:	3301      	adds	r3, #1
 800ae7a:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae82:	d81d      	bhi.n	800aec0 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ae84:	69bb      	ldr	r3, [r7, #24]
 800ae86:	015a      	lsls	r2, r3, #5
 800ae88:	69fb      	ldr	r3, [r7, #28]
 800ae8a:	4413      	add	r3, r2
 800ae8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae9a:	d0ec      	beq.n	800ae76 <USB_HC_Halt+0x1e6>
 800ae9c:	e011      	b.n	800aec2 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ae9e:	69bb      	ldr	r3, [r7, #24]
 800aea0:	015a      	lsls	r2, r3, #5
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	4413      	add	r3, r2
 800aea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	69ba      	ldr	r2, [r7, #24]
 800aeae:	0151      	lsls	r1, r2, #5
 800aeb0:	69fa      	ldr	r2, [r7, #28]
 800aeb2:	440a      	add	r2, r1
 800aeb4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aeb8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800aebc:	6013      	str	r3, [r2, #0]
 800aebe:	e000      	b.n	800aec2 <USB_HC_Halt+0x232>
          break;
 800aec0:	bf00      	nop
    }
  }

  return HAL_OK;
 800aec2:	2300      	movs	r3, #0
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3724      	adds	r7, #36	@ 0x24
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr

0800aed0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800aed4:	4904      	ldr	r1, [pc, #16]	@ (800aee8 <MX_FATFS_Init+0x18>)
 800aed6:	4805      	ldr	r0, [pc, #20]	@ (800aeec <MX_FATFS_Init+0x1c>)
 800aed8:	f002 fbf4 	bl	800d6c4 <FATFS_LinkDriver>
 800aedc:	4603      	mov	r3, r0
 800aede:	461a      	mov	r2, r3
 800aee0:	4b03      	ldr	r3, [pc, #12]	@ (800aef0 <MX_FATFS_Init+0x20>)
 800aee2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800aee4:	bf00      	nop
 800aee6:	bd80      	pop	{r7, pc}
 800aee8:	2000095c 	.word	0x2000095c
 800aeec:	0800d7cc 	.word	0x0800d7cc
 800aef0:	20000958 	.word	0x20000958

0800aef4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800aef4:	b480      	push	{r7}
 800aef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800aef8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800aefa:	4618      	mov	r0, r3
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr

0800af04 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b082      	sub	sp, #8
 800af08:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800af0a:	2300      	movs	r3, #0
 800af0c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800af0e:	f000 f888 	bl	800b022 <BSP_SD_IsDetected>
 800af12:	4603      	mov	r3, r0
 800af14:	2b01      	cmp	r3, #1
 800af16:	d001      	beq.n	800af1c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800af18:	2301      	movs	r3, #1
 800af1a:	e005      	b.n	800af28 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800af1c:	4804      	ldr	r0, [pc, #16]	@ (800af30 <BSP_SD_Init+0x2c>)
 800af1e:	f7fc fbfd 	bl	800771c <HAL_SD_Init>
 800af22:	4603      	mov	r3, r0
 800af24:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800af26:	79fb      	ldrb	r3, [r7, #7]
}
 800af28:	4618      	mov	r0, r3
 800af2a:	3708      	adds	r7, #8
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}
 800af30:	200002cc 	.word	0x200002cc

0800af34 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b086      	sub	sp, #24
 800af38:	af00      	add	r7, sp, #0
 800af3a:	60f8      	str	r0, [r7, #12]
 800af3c:	60b9      	str	r1, [r7, #8]
 800af3e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800af40:	2300      	movs	r3, #0
 800af42:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	68ba      	ldr	r2, [r7, #8]
 800af48:	68f9      	ldr	r1, [r7, #12]
 800af4a:	4806      	ldr	r0, [pc, #24]	@ (800af64 <BSP_SD_ReadBlocks_DMA+0x30>)
 800af4c:	f7fc fc96 	bl	800787c <HAL_SD_ReadBlocks_DMA>
 800af50:	4603      	mov	r3, r0
 800af52:	2b00      	cmp	r3, #0
 800af54:	d001      	beq.n	800af5a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800af56:	2301      	movs	r3, #1
 800af58:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800af5a:	7dfb      	ldrb	r3, [r7, #23]
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3718      	adds	r7, #24
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}
 800af64:	200002cc 	.word	0x200002cc

0800af68 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b086      	sub	sp, #24
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800af74:	2300      	movs	r3, #0
 800af76:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	68ba      	ldr	r2, [r7, #8]
 800af7c:	68f9      	ldr	r1, [r7, #12]
 800af7e:	4806      	ldr	r0, [pc, #24]	@ (800af98 <BSP_SD_WriteBlocks_DMA+0x30>)
 800af80:	f7fc fd5c 	bl	8007a3c <HAL_SD_WriteBlocks_DMA>
 800af84:	4603      	mov	r3, r0
 800af86:	2b00      	cmp	r3, #0
 800af88:	d001      	beq.n	800af8e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800af8a:	2301      	movs	r3, #1
 800af8c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800af8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800af90:	4618      	mov	r0, r3
 800af92:	3718      	adds	r7, #24
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}
 800af98:	200002cc 	.word	0x200002cc

0800af9c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800afa0:	4805      	ldr	r0, [pc, #20]	@ (800afb8 <BSP_SD_GetCardState+0x1c>)
 800afa2:	f7fd f97d 	bl	80082a0 <HAL_SD_GetCardState>
 800afa6:	4603      	mov	r3, r0
 800afa8:	2b04      	cmp	r3, #4
 800afaa:	bf14      	ite	ne
 800afac:	2301      	movne	r3, #1
 800afae:	2300      	moveq	r3, #0
 800afb0:	b2db      	uxtb	r3, r3
}
 800afb2:	4618      	mov	r0, r3
 800afb4:	bd80      	pop	{r7, pc}
 800afb6:	bf00      	nop
 800afb8:	200002cc 	.word	0x200002cc

0800afbc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b082      	sub	sp, #8
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800afc4:	6879      	ldr	r1, [r7, #4]
 800afc6:	4803      	ldr	r0, [pc, #12]	@ (800afd4 <BSP_SD_GetCardInfo+0x18>)
 800afc8:	f7fd f93e 	bl	8008248 <HAL_SD_GetCardInfo>
}
 800afcc:	bf00      	nop
 800afce:	3708      	adds	r7, #8
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}
 800afd4:	200002cc 	.word	0x200002cc

0800afd8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800afe0:	f000 f818 	bl	800b014 <BSP_SD_AbortCallback>
}
 800afe4:	bf00      	nop
 800afe6:	3708      	adds	r7, #8
 800afe8:	46bd      	mov	sp, r7
 800afea:	bd80      	pop	{r7, pc}

0800afec <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b082      	sub	sp, #8
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800aff4:	f000 f9a8 	bl	800b348 <BSP_SD_WriteCpltCallback>
}
 800aff8:	bf00      	nop
 800affa:	3708      	adds	r7, #8
 800affc:	46bd      	mov	sp, r7
 800affe:	bd80      	pop	{r7, pc}

0800b000 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b082      	sub	sp, #8
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b008:	f000 f9aa 	bl	800b360 <BSP_SD_ReadCpltCallback>
}
 800b00c:	bf00      	nop
 800b00e:	3708      	adds	r7, #8
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}

0800b014 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b014:	b480      	push	{r7}
 800b016:	af00      	add	r7, sp, #0

}
 800b018:	bf00      	nop
 800b01a:	46bd      	mov	sp, r7
 800b01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b020:	4770      	bx	lr

0800b022 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b022:	b580      	push	{r7, lr}
 800b024:	b082      	sub	sp, #8
 800b026:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b028:	2301      	movs	r3, #1
 800b02a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800b02c:	f000 f80c 	bl	800b048 <BSP_PlatformIsDetected>
 800b030:	4603      	mov	r3, r0
 800b032:	2b00      	cmp	r3, #0
 800b034:	d101      	bne.n	800b03a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800b036:	2300      	movs	r3, #0
 800b038:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800b03a:	79fb      	ldrb	r3, [r7, #7]
 800b03c:	b2db      	uxtb	r3, r3
}
 800b03e:	4618      	mov	r0, r3
 800b040:	3708      	adds	r7, #8
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}
	...

0800b048 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800b048:	b580      	push	{r7, lr}
 800b04a:	b082      	sub	sp, #8
 800b04c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800b04e:	2301      	movs	r3, #1
 800b050:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800b052:	2104      	movs	r1, #4
 800b054:	4806      	ldr	r0, [pc, #24]	@ (800b070 <BSP_PlatformIsDetected+0x28>)
 800b056:	f7f8 fe03 	bl	8003c60 <HAL_GPIO_ReadPin>
 800b05a:	4603      	mov	r3, r0
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d001      	beq.n	800b064 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800b060:	2300      	movs	r3, #0
 800b062:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800b064:	79fb      	ldrb	r3, [r7, #7]
}
 800b066:	4618      	mov	r0, r3
 800b068:	3708      	adds	r7, #8
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}
 800b06e:	bf00      	nop
 800b070:	40021800 	.word	0x40021800

0800b074 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b084      	sub	sp, #16
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800b07c:	f7f6 ff84 	bl	8001f88 <HAL_GetTick>
 800b080:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800b082:	e006      	b.n	800b092 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b084:	f7ff ff8a 	bl	800af9c <BSP_SD_GetCardState>
 800b088:	4603      	mov	r3, r0
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d101      	bne.n	800b092 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b08e:	2300      	movs	r3, #0
 800b090:	e009      	b.n	800b0a6 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800b092:	f7f6 ff79 	bl	8001f88 <HAL_GetTick>
 800b096:	4602      	mov	r2, r0
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	1ad3      	subs	r3, r2, r3
 800b09c:	687a      	ldr	r2, [r7, #4]
 800b09e:	429a      	cmp	r2, r3
 800b0a0:	d8f0      	bhi.n	800b084 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b0a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	3710      	adds	r7, #16
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	bd80      	pop	{r7, pc}
	...

0800b0b0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b082      	sub	sp, #8
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b0ba:	4b0b      	ldr	r3, [pc, #44]	@ (800b0e8 <SD_CheckStatus+0x38>)
 800b0bc:	2201      	movs	r2, #1
 800b0be:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b0c0:	f7ff ff6c 	bl	800af9c <BSP_SD_GetCardState>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d107      	bne.n	800b0da <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b0ca:	4b07      	ldr	r3, [pc, #28]	@ (800b0e8 <SD_CheckStatus+0x38>)
 800b0cc:	781b      	ldrb	r3, [r3, #0]
 800b0ce:	b2db      	uxtb	r3, r3
 800b0d0:	f023 0301 	bic.w	r3, r3, #1
 800b0d4:	b2da      	uxtb	r2, r3
 800b0d6:	4b04      	ldr	r3, [pc, #16]	@ (800b0e8 <SD_CheckStatus+0x38>)
 800b0d8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b0da:	4b03      	ldr	r3, [pc, #12]	@ (800b0e8 <SD_CheckStatus+0x38>)
 800b0dc:	781b      	ldrb	r3, [r3, #0]
 800b0de:	b2db      	uxtb	r3, r3
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3708      	adds	r7, #8
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}
 800b0e8:	20000025 	.word	0x20000025

0800b0ec <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b082      	sub	sp, #8
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b0f6:	f7ff ff05 	bl	800af04 <BSP_SD_Init>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d107      	bne.n	800b110 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800b100:	79fb      	ldrb	r3, [r7, #7]
 800b102:	4618      	mov	r0, r3
 800b104:	f7ff ffd4 	bl	800b0b0 <SD_CheckStatus>
 800b108:	4603      	mov	r3, r0
 800b10a:	461a      	mov	r2, r3
 800b10c:	4b04      	ldr	r3, [pc, #16]	@ (800b120 <SD_initialize+0x34>)
 800b10e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b110:	4b03      	ldr	r3, [pc, #12]	@ (800b120 <SD_initialize+0x34>)
 800b112:	781b      	ldrb	r3, [r3, #0]
 800b114:	b2db      	uxtb	r3, r3
}
 800b116:	4618      	mov	r0, r3
 800b118:	3708      	adds	r7, #8
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}
 800b11e:	bf00      	nop
 800b120:	20000025 	.word	0x20000025

0800b124 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b082      	sub	sp, #8
 800b128:	af00      	add	r7, sp, #0
 800b12a:	4603      	mov	r3, r0
 800b12c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b12e:	79fb      	ldrb	r3, [r7, #7]
 800b130:	4618      	mov	r0, r3
 800b132:	f7ff ffbd 	bl	800b0b0 <SD_CheckStatus>
 800b136:	4603      	mov	r3, r0
}
 800b138:	4618      	mov	r0, r3
 800b13a:	3708      	adds	r7, #8
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}

0800b140 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b086      	sub	sp, #24
 800b144:	af00      	add	r7, sp, #0
 800b146:	60b9      	str	r1, [r7, #8]
 800b148:	607a      	str	r2, [r7, #4]
 800b14a:	603b      	str	r3, [r7, #0]
 800b14c:	4603      	mov	r3, r0
 800b14e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b150:	2301      	movs	r3, #1
 800b152:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b154:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b158:	f7ff ff8c 	bl	800b074 <SD_CheckStatusWithTimeout>
 800b15c:	4603      	mov	r3, r0
 800b15e:	2b00      	cmp	r3, #0
 800b160:	da01      	bge.n	800b166 <SD_read+0x26>
  {
    return res;
 800b162:	7dfb      	ldrb	r3, [r7, #23]
 800b164:	e03b      	b.n	800b1de <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800b166:	683a      	ldr	r2, [r7, #0]
 800b168:	6879      	ldr	r1, [r7, #4]
 800b16a:	68b8      	ldr	r0, [r7, #8]
 800b16c:	f7ff fee2 	bl	800af34 <BSP_SD_ReadBlocks_DMA>
 800b170:	4603      	mov	r3, r0
 800b172:	2b00      	cmp	r3, #0
 800b174:	d132      	bne.n	800b1dc <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800b176:	4b1c      	ldr	r3, [pc, #112]	@ (800b1e8 <SD_read+0xa8>)
 800b178:	2200      	movs	r2, #0
 800b17a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800b17c:	f7f6 ff04 	bl	8001f88 <HAL_GetTick>
 800b180:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b182:	bf00      	nop
 800b184:	4b18      	ldr	r3, [pc, #96]	@ (800b1e8 <SD_read+0xa8>)
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d108      	bne.n	800b19e <SD_read+0x5e>
 800b18c:	f7f6 fefc 	bl	8001f88 <HAL_GetTick>
 800b190:	4602      	mov	r2, r0
 800b192:	693b      	ldr	r3, [r7, #16]
 800b194:	1ad3      	subs	r3, r2, r3
 800b196:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b19a:	4293      	cmp	r3, r2
 800b19c:	d9f2      	bls.n	800b184 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800b19e:	4b12      	ldr	r3, [pc, #72]	@ (800b1e8 <SD_read+0xa8>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d102      	bne.n	800b1ac <SD_read+0x6c>
      {
        res = RES_ERROR;
 800b1a6:	2301      	movs	r3, #1
 800b1a8:	75fb      	strb	r3, [r7, #23]
 800b1aa:	e017      	b.n	800b1dc <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800b1ac:	4b0e      	ldr	r3, [pc, #56]	@ (800b1e8 <SD_read+0xa8>)
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b1b2:	f7f6 fee9 	bl	8001f88 <HAL_GetTick>
 800b1b6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b1b8:	e007      	b.n	800b1ca <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b1ba:	f7ff feef 	bl	800af9c <BSP_SD_GetCardState>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d102      	bne.n	800b1ca <SD_read+0x8a>
          {
            res = RES_OK;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800b1c8:	e008      	b.n	800b1dc <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b1ca:	f7f6 fedd 	bl	8001f88 <HAL_GetTick>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	693b      	ldr	r3, [r7, #16]
 800b1d2:	1ad3      	subs	r3, r2, r3
 800b1d4:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b1d8:	4293      	cmp	r3, r2
 800b1da:	d9ee      	bls.n	800b1ba <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800b1dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3718      	adds	r7, #24
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	20000dc4 	.word	0x20000dc4

0800b1ec <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b086      	sub	sp, #24
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	60b9      	str	r1, [r7, #8]
 800b1f4:	607a      	str	r2, [r7, #4]
 800b1f6:	603b      	str	r3, [r7, #0]
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b1fc:	2301      	movs	r3, #1
 800b1fe:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800b200:	4b24      	ldr	r3, [pc, #144]	@ (800b294 <SD_write+0xa8>)
 800b202:	2200      	movs	r2, #0
 800b204:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b206:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b20a:	f7ff ff33 	bl	800b074 <SD_CheckStatusWithTimeout>
 800b20e:	4603      	mov	r3, r0
 800b210:	2b00      	cmp	r3, #0
 800b212:	da01      	bge.n	800b218 <SD_write+0x2c>
  {
    return res;
 800b214:	7dfb      	ldrb	r3, [r7, #23]
 800b216:	e038      	b.n	800b28a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800b218:	683a      	ldr	r2, [r7, #0]
 800b21a:	6879      	ldr	r1, [r7, #4]
 800b21c:	68b8      	ldr	r0, [r7, #8]
 800b21e:	f7ff fea3 	bl	800af68 <BSP_SD_WriteBlocks_DMA>
 800b222:	4603      	mov	r3, r0
 800b224:	2b00      	cmp	r3, #0
 800b226:	d12f      	bne.n	800b288 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800b228:	f7f6 feae 	bl	8001f88 <HAL_GetTick>
 800b22c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b22e:	bf00      	nop
 800b230:	4b18      	ldr	r3, [pc, #96]	@ (800b294 <SD_write+0xa8>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d108      	bne.n	800b24a <SD_write+0x5e>
 800b238:	f7f6 fea6 	bl	8001f88 <HAL_GetTick>
 800b23c:	4602      	mov	r2, r0
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	1ad3      	subs	r3, r2, r3
 800b242:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b246:	4293      	cmp	r3, r2
 800b248:	d9f2      	bls.n	800b230 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800b24a:	4b12      	ldr	r3, [pc, #72]	@ (800b294 <SD_write+0xa8>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d102      	bne.n	800b258 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800b252:	2301      	movs	r3, #1
 800b254:	75fb      	strb	r3, [r7, #23]
 800b256:	e017      	b.n	800b288 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800b258:	4b0e      	ldr	r3, [pc, #56]	@ (800b294 <SD_write+0xa8>)
 800b25a:	2200      	movs	r2, #0
 800b25c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b25e:	f7f6 fe93 	bl	8001f88 <HAL_GetTick>
 800b262:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b264:	e007      	b.n	800b276 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b266:	f7ff fe99 	bl	800af9c <BSP_SD_GetCardState>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d102      	bne.n	800b276 <SD_write+0x8a>
          {
            res = RES_OK;
 800b270:	2300      	movs	r3, #0
 800b272:	75fb      	strb	r3, [r7, #23]
            break;
 800b274:	e008      	b.n	800b288 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b276:	f7f6 fe87 	bl	8001f88 <HAL_GetTick>
 800b27a:	4602      	mov	r2, r0
 800b27c:	693b      	ldr	r3, [r7, #16]
 800b27e:	1ad3      	subs	r3, r2, r3
 800b280:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b284:	4293      	cmp	r3, r2
 800b286:	d9ee      	bls.n	800b266 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800b288:	7dfb      	ldrb	r3, [r7, #23]
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3718      	adds	r7, #24
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
 800b292:	bf00      	nop
 800b294:	20000dc0 	.word	0x20000dc0

0800b298 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b08c      	sub	sp, #48	@ 0x30
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	4603      	mov	r3, r0
 800b2a0:	603a      	str	r2, [r7, #0]
 800b2a2:	71fb      	strb	r3, [r7, #7]
 800b2a4:	460b      	mov	r3, r1
 800b2a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b2a8:	2301      	movs	r3, #1
 800b2aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b2ae:	4b25      	ldr	r3, [pc, #148]	@ (800b344 <SD_ioctl+0xac>)
 800b2b0:	781b      	ldrb	r3, [r3, #0]
 800b2b2:	b2db      	uxtb	r3, r3
 800b2b4:	f003 0301 	and.w	r3, r3, #1
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d001      	beq.n	800b2c0 <SD_ioctl+0x28>
 800b2bc:	2303      	movs	r3, #3
 800b2be:	e03c      	b.n	800b33a <SD_ioctl+0xa2>

  switch (cmd)
 800b2c0:	79bb      	ldrb	r3, [r7, #6]
 800b2c2:	2b03      	cmp	r3, #3
 800b2c4:	d834      	bhi.n	800b330 <SD_ioctl+0x98>
 800b2c6:	a201      	add	r2, pc, #4	@ (adr r2, 800b2cc <SD_ioctl+0x34>)
 800b2c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2cc:	0800b2dd 	.word	0x0800b2dd
 800b2d0:	0800b2e5 	.word	0x0800b2e5
 800b2d4:	0800b2fd 	.word	0x0800b2fd
 800b2d8:	0800b317 	.word	0x0800b317
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b2e2:	e028      	b.n	800b336 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b2e4:	f107 030c 	add.w	r3, r7, #12
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	f7ff fe67 	bl	800afbc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b2ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b2fa:	e01c      	b.n	800b336 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b2fc:	f107 030c 	add.w	r3, r7, #12
 800b300:	4618      	mov	r0, r3
 800b302:	f7ff fe5b 	bl	800afbc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b308:	b29a      	uxth	r2, r3
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b30e:	2300      	movs	r3, #0
 800b310:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b314:	e00f      	b.n	800b336 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b316:	f107 030c 	add.w	r3, r7, #12
 800b31a:	4618      	mov	r0, r3
 800b31c:	f7ff fe4e 	bl	800afbc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b322:	0a5a      	lsrs	r2, r3, #9
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b328:	2300      	movs	r3, #0
 800b32a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b32e:	e002      	b.n	800b336 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b330:	2304      	movs	r3, #4
 800b332:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800b336:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b33a:	4618      	mov	r0, r3
 800b33c:	3730      	adds	r7, #48	@ 0x30
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}
 800b342:	bf00      	nop
 800b344:	20000025 	.word	0x20000025

0800b348 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800b348:	b480      	push	{r7}
 800b34a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800b34c:	4b03      	ldr	r3, [pc, #12]	@ (800b35c <BSP_SD_WriteCpltCallback+0x14>)
 800b34e:	2201      	movs	r2, #1
 800b350:	601a      	str	r2, [r3, #0]
}
 800b352:	bf00      	nop
 800b354:	46bd      	mov	sp, r7
 800b356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35a:	4770      	bx	lr
 800b35c:	20000dc0 	.word	0x20000dc0

0800b360 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800b360:	b480      	push	{r7}
 800b362:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800b364:	4b03      	ldr	r3, [pc, #12]	@ (800b374 <BSP_SD_ReadCpltCallback+0x14>)
 800b366:	2201      	movs	r2, #1
 800b368:	601a      	str	r2, [r3, #0]
}
 800b36a:	bf00      	nop
 800b36c:	46bd      	mov	sp, r7
 800b36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b372:	4770      	bx	lr
 800b374:	20000dc4 	.word	0x20000dc4

0800b378 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b084      	sub	sp, #16
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	4603      	mov	r3, r0
 800b380:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b382:	79fb      	ldrb	r3, [r7, #7]
 800b384:	4a08      	ldr	r2, [pc, #32]	@ (800b3a8 <disk_status+0x30>)
 800b386:	009b      	lsls	r3, r3, #2
 800b388:	4413      	add	r3, r2
 800b38a:	685b      	ldr	r3, [r3, #4]
 800b38c:	685b      	ldr	r3, [r3, #4]
 800b38e:	79fa      	ldrb	r2, [r7, #7]
 800b390:	4905      	ldr	r1, [pc, #20]	@ (800b3a8 <disk_status+0x30>)
 800b392:	440a      	add	r2, r1
 800b394:	7a12      	ldrb	r2, [r2, #8]
 800b396:	4610      	mov	r0, r2
 800b398:	4798      	blx	r3
 800b39a:	4603      	mov	r3, r0
 800b39c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b39e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	3710      	adds	r7, #16
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}
 800b3a8:	20000df0 	.word	0x20000df0

0800b3ac <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b084      	sub	sp, #16
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b3ba:	79fb      	ldrb	r3, [r7, #7]
 800b3bc:	4a0e      	ldr	r2, [pc, #56]	@ (800b3f8 <disk_initialize+0x4c>)
 800b3be:	5cd3      	ldrb	r3, [r2, r3]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d114      	bne.n	800b3ee <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b3c4:	79fb      	ldrb	r3, [r7, #7]
 800b3c6:	4a0c      	ldr	r2, [pc, #48]	@ (800b3f8 <disk_initialize+0x4c>)
 800b3c8:	009b      	lsls	r3, r3, #2
 800b3ca:	4413      	add	r3, r2
 800b3cc:	685b      	ldr	r3, [r3, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	79fa      	ldrb	r2, [r7, #7]
 800b3d2:	4909      	ldr	r1, [pc, #36]	@ (800b3f8 <disk_initialize+0x4c>)
 800b3d4:	440a      	add	r2, r1
 800b3d6:	7a12      	ldrb	r2, [r2, #8]
 800b3d8:	4610      	mov	r0, r2
 800b3da:	4798      	blx	r3
 800b3dc:	4603      	mov	r3, r0
 800b3de:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800b3e0:	7bfb      	ldrb	r3, [r7, #15]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d103      	bne.n	800b3ee <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800b3e6:	79fb      	ldrb	r3, [r7, #7]
 800b3e8:	4a03      	ldr	r2, [pc, #12]	@ (800b3f8 <disk_initialize+0x4c>)
 800b3ea:	2101      	movs	r1, #1
 800b3ec:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800b3ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	3710      	adds	r7, #16
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}
 800b3f8:	20000df0 	.word	0x20000df0

0800b3fc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b3fc:	b590      	push	{r4, r7, lr}
 800b3fe:	b087      	sub	sp, #28
 800b400:	af00      	add	r7, sp, #0
 800b402:	60b9      	str	r1, [r7, #8]
 800b404:	607a      	str	r2, [r7, #4]
 800b406:	603b      	str	r3, [r7, #0]
 800b408:	4603      	mov	r3, r0
 800b40a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b40c:	7bfb      	ldrb	r3, [r7, #15]
 800b40e:	4a0a      	ldr	r2, [pc, #40]	@ (800b438 <disk_read+0x3c>)
 800b410:	009b      	lsls	r3, r3, #2
 800b412:	4413      	add	r3, r2
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	689c      	ldr	r4, [r3, #8]
 800b418:	7bfb      	ldrb	r3, [r7, #15]
 800b41a:	4a07      	ldr	r2, [pc, #28]	@ (800b438 <disk_read+0x3c>)
 800b41c:	4413      	add	r3, r2
 800b41e:	7a18      	ldrb	r0, [r3, #8]
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	687a      	ldr	r2, [r7, #4]
 800b424:	68b9      	ldr	r1, [r7, #8]
 800b426:	47a0      	blx	r4
 800b428:	4603      	mov	r3, r0
 800b42a:	75fb      	strb	r3, [r7, #23]
  return res;
 800b42c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b42e:	4618      	mov	r0, r3
 800b430:	371c      	adds	r7, #28
 800b432:	46bd      	mov	sp, r7
 800b434:	bd90      	pop	{r4, r7, pc}
 800b436:	bf00      	nop
 800b438:	20000df0 	.word	0x20000df0

0800b43c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b43c:	b590      	push	{r4, r7, lr}
 800b43e:	b087      	sub	sp, #28
 800b440:	af00      	add	r7, sp, #0
 800b442:	60b9      	str	r1, [r7, #8]
 800b444:	607a      	str	r2, [r7, #4]
 800b446:	603b      	str	r3, [r7, #0]
 800b448:	4603      	mov	r3, r0
 800b44a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b44c:	7bfb      	ldrb	r3, [r7, #15]
 800b44e:	4a0a      	ldr	r2, [pc, #40]	@ (800b478 <disk_write+0x3c>)
 800b450:	009b      	lsls	r3, r3, #2
 800b452:	4413      	add	r3, r2
 800b454:	685b      	ldr	r3, [r3, #4]
 800b456:	68dc      	ldr	r4, [r3, #12]
 800b458:	7bfb      	ldrb	r3, [r7, #15]
 800b45a:	4a07      	ldr	r2, [pc, #28]	@ (800b478 <disk_write+0x3c>)
 800b45c:	4413      	add	r3, r2
 800b45e:	7a18      	ldrb	r0, [r3, #8]
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	687a      	ldr	r2, [r7, #4]
 800b464:	68b9      	ldr	r1, [r7, #8]
 800b466:	47a0      	blx	r4
 800b468:	4603      	mov	r3, r0
 800b46a:	75fb      	strb	r3, [r7, #23]
  return res;
 800b46c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b46e:	4618      	mov	r0, r3
 800b470:	371c      	adds	r7, #28
 800b472:	46bd      	mov	sp, r7
 800b474:	bd90      	pop	{r4, r7, pc}
 800b476:	bf00      	nop
 800b478:	20000df0 	.word	0x20000df0

0800b47c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b084      	sub	sp, #16
 800b480:	af00      	add	r7, sp, #0
 800b482:	4603      	mov	r3, r0
 800b484:	603a      	str	r2, [r7, #0]
 800b486:	71fb      	strb	r3, [r7, #7]
 800b488:	460b      	mov	r3, r1
 800b48a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b48c:	79fb      	ldrb	r3, [r7, #7]
 800b48e:	4a09      	ldr	r2, [pc, #36]	@ (800b4b4 <disk_ioctl+0x38>)
 800b490:	009b      	lsls	r3, r3, #2
 800b492:	4413      	add	r3, r2
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	691b      	ldr	r3, [r3, #16]
 800b498:	79fa      	ldrb	r2, [r7, #7]
 800b49a:	4906      	ldr	r1, [pc, #24]	@ (800b4b4 <disk_ioctl+0x38>)
 800b49c:	440a      	add	r2, r1
 800b49e:	7a10      	ldrb	r0, [r2, #8]
 800b4a0:	79b9      	ldrb	r1, [r7, #6]
 800b4a2:	683a      	ldr	r2, [r7, #0]
 800b4a4:	4798      	blx	r3
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	73fb      	strb	r3, [r7, #15]
  return res;
 800b4aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	3710      	adds	r7, #16
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	bd80      	pop	{r7, pc}
 800b4b4:	20000df0 	.word	0x20000df0

0800b4b8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b4b8:	b480      	push	{r7}
 800b4ba:	b085      	sub	sp, #20
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	3301      	adds	r3, #1
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b4c8:	89fb      	ldrh	r3, [r7, #14]
 800b4ca:	021b      	lsls	r3, r3, #8
 800b4cc:	b21a      	sxth	r2, r3
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	b21b      	sxth	r3, r3
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	b21b      	sxth	r3, r3
 800b4d8:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b4da:	89fb      	ldrh	r3, [r7, #14]
}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	3714      	adds	r7, #20
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e6:	4770      	bx	lr

0800b4e8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b085      	sub	sp, #20
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	3303      	adds	r3, #3
 800b4f4:	781b      	ldrb	r3, [r3, #0]
 800b4f6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	021b      	lsls	r3, r3, #8
 800b4fc:	687a      	ldr	r2, [r7, #4]
 800b4fe:	3202      	adds	r2, #2
 800b500:	7812      	ldrb	r2, [r2, #0]
 800b502:	4313      	orrs	r3, r2
 800b504:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	021b      	lsls	r3, r3, #8
 800b50a:	687a      	ldr	r2, [r7, #4]
 800b50c:	3201      	adds	r2, #1
 800b50e:	7812      	ldrb	r2, [r2, #0]
 800b510:	4313      	orrs	r3, r2
 800b512:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	021b      	lsls	r3, r3, #8
 800b518:	687a      	ldr	r2, [r7, #4]
 800b51a:	7812      	ldrb	r2, [r2, #0]
 800b51c:	4313      	orrs	r3, r2
 800b51e:	60fb      	str	r3, [r7, #12]
	return rv;
 800b520:	68fb      	ldr	r3, [r7, #12]
}
 800b522:	4618      	mov	r0, r3
 800b524:	3714      	adds	r7, #20
 800b526:	46bd      	mov	sp, r7
 800b528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52c:	4770      	bx	lr

0800b52e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b52e:	b480      	push	{r7}
 800b530:	b083      	sub	sp, #12
 800b532:	af00      	add	r7, sp, #0
 800b534:	6078      	str	r0, [r7, #4]
 800b536:	460b      	mov	r3, r1
 800b538:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	1c5a      	adds	r2, r3, #1
 800b53e:	607a      	str	r2, [r7, #4]
 800b540:	887a      	ldrh	r2, [r7, #2]
 800b542:	b2d2      	uxtb	r2, r2
 800b544:	701a      	strb	r2, [r3, #0]
 800b546:	887b      	ldrh	r3, [r7, #2]
 800b548:	0a1b      	lsrs	r3, r3, #8
 800b54a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	1c5a      	adds	r2, r3, #1
 800b550:	607a      	str	r2, [r7, #4]
 800b552:	887a      	ldrh	r2, [r7, #2]
 800b554:	b2d2      	uxtb	r2, r2
 800b556:	701a      	strb	r2, [r3, #0]
}
 800b558:	bf00      	nop
 800b55a:	370c      	adds	r7, #12
 800b55c:	46bd      	mov	sp, r7
 800b55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b562:	4770      	bx	lr

0800b564 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b564:	b480      	push	{r7}
 800b566:	b083      	sub	sp, #12
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
 800b56c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	1c5a      	adds	r2, r3, #1
 800b572:	607a      	str	r2, [r7, #4]
 800b574:	683a      	ldr	r2, [r7, #0]
 800b576:	b2d2      	uxtb	r2, r2
 800b578:	701a      	strb	r2, [r3, #0]
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	0a1b      	lsrs	r3, r3, #8
 800b57e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	1c5a      	adds	r2, r3, #1
 800b584:	607a      	str	r2, [r7, #4]
 800b586:	683a      	ldr	r2, [r7, #0]
 800b588:	b2d2      	uxtb	r2, r2
 800b58a:	701a      	strb	r2, [r3, #0]
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	0a1b      	lsrs	r3, r3, #8
 800b590:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	1c5a      	adds	r2, r3, #1
 800b596:	607a      	str	r2, [r7, #4]
 800b598:	683a      	ldr	r2, [r7, #0]
 800b59a:	b2d2      	uxtb	r2, r2
 800b59c:	701a      	strb	r2, [r3, #0]
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	0a1b      	lsrs	r3, r3, #8
 800b5a2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	1c5a      	adds	r2, r3, #1
 800b5a8:	607a      	str	r2, [r7, #4]
 800b5aa:	683a      	ldr	r2, [r7, #0]
 800b5ac:	b2d2      	uxtb	r2, r2
 800b5ae:	701a      	strb	r2, [r3, #0]
}
 800b5b0:	bf00      	nop
 800b5b2:	370c      	adds	r7, #12
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr

0800b5bc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b5bc:	b480      	push	{r7}
 800b5be:	b087      	sub	sp, #28
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	60f8      	str	r0, [r7, #12]
 800b5c4:	60b9      	str	r1, [r7, #8]
 800b5c6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d00d      	beq.n	800b5f2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b5d6:	693a      	ldr	r2, [r7, #16]
 800b5d8:	1c53      	adds	r3, r2, #1
 800b5da:	613b      	str	r3, [r7, #16]
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	1c59      	adds	r1, r3, #1
 800b5e0:	6179      	str	r1, [r7, #20]
 800b5e2:	7812      	ldrb	r2, [r2, #0]
 800b5e4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	3b01      	subs	r3, #1
 800b5ea:	607b      	str	r3, [r7, #4]
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d1f1      	bne.n	800b5d6 <mem_cpy+0x1a>
	}
}
 800b5f2:	bf00      	nop
 800b5f4:	371c      	adds	r7, #28
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fc:	4770      	bx	lr

0800b5fe <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b5fe:	b480      	push	{r7}
 800b600:	b087      	sub	sp, #28
 800b602:	af00      	add	r7, sp, #0
 800b604:	60f8      	str	r0, [r7, #12]
 800b606:	60b9      	str	r1, [r7, #8]
 800b608:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b60e:	697b      	ldr	r3, [r7, #20]
 800b610:	1c5a      	adds	r2, r3, #1
 800b612:	617a      	str	r2, [r7, #20]
 800b614:	68ba      	ldr	r2, [r7, #8]
 800b616:	b2d2      	uxtb	r2, r2
 800b618:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	3b01      	subs	r3, #1
 800b61e:	607b      	str	r3, [r7, #4]
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d1f3      	bne.n	800b60e <mem_set+0x10>
}
 800b626:	bf00      	nop
 800b628:	bf00      	nop
 800b62a:	371c      	adds	r7, #28
 800b62c:	46bd      	mov	sp, r7
 800b62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b632:	4770      	bx	lr

0800b634 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b634:	b480      	push	{r7}
 800b636:	b089      	sub	sp, #36	@ 0x24
 800b638:	af00      	add	r7, sp, #0
 800b63a:	60f8      	str	r0, [r7, #12]
 800b63c:	60b9      	str	r1, [r7, #8]
 800b63e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	61fb      	str	r3, [r7, #28]
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b648:	2300      	movs	r3, #0
 800b64a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b64c:	69fb      	ldr	r3, [r7, #28]
 800b64e:	1c5a      	adds	r2, r3, #1
 800b650:	61fa      	str	r2, [r7, #28]
 800b652:	781b      	ldrb	r3, [r3, #0]
 800b654:	4619      	mov	r1, r3
 800b656:	69bb      	ldr	r3, [r7, #24]
 800b658:	1c5a      	adds	r2, r3, #1
 800b65a:	61ba      	str	r2, [r7, #24]
 800b65c:	781b      	ldrb	r3, [r3, #0]
 800b65e:	1acb      	subs	r3, r1, r3
 800b660:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	3b01      	subs	r3, #1
 800b666:	607b      	str	r3, [r7, #4]
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d002      	beq.n	800b674 <mem_cmp+0x40>
 800b66e:	697b      	ldr	r3, [r7, #20]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d0eb      	beq.n	800b64c <mem_cmp+0x18>

	return r;
 800b674:	697b      	ldr	r3, [r7, #20]
}
 800b676:	4618      	mov	r0, r3
 800b678:	3724      	adds	r7, #36	@ 0x24
 800b67a:	46bd      	mov	sp, r7
 800b67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b680:	4770      	bx	lr

0800b682 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b682:	b480      	push	{r7}
 800b684:	b083      	sub	sp, #12
 800b686:	af00      	add	r7, sp, #0
 800b688:	6078      	str	r0, [r7, #4]
 800b68a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b68c:	e002      	b.n	800b694 <chk_chr+0x12>
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	3301      	adds	r3, #1
 800b692:	607b      	str	r3, [r7, #4]
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	781b      	ldrb	r3, [r3, #0]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d005      	beq.n	800b6a8 <chk_chr+0x26>
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	781b      	ldrb	r3, [r3, #0]
 800b6a0:	461a      	mov	r2, r3
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d1f2      	bne.n	800b68e <chk_chr+0xc>
	return *str;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	781b      	ldrb	r3, [r3, #0]
}
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	370c      	adds	r7, #12
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b6:	4770      	bx	lr

0800b6b8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b085      	sub	sp, #20
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	60bb      	str	r3, [r7, #8]
 800b6c6:	68bb      	ldr	r3, [r7, #8]
 800b6c8:	60fb      	str	r3, [r7, #12]
 800b6ca:	e029      	b.n	800b720 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b6cc:	4a27      	ldr	r2, [pc, #156]	@ (800b76c <chk_lock+0xb4>)
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	011b      	lsls	r3, r3, #4
 800b6d2:	4413      	add	r3, r2
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d01d      	beq.n	800b716 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b6da:	4a24      	ldr	r2, [pc, #144]	@ (800b76c <chk_lock+0xb4>)
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	011b      	lsls	r3, r3, #4
 800b6e0:	4413      	add	r3, r2
 800b6e2:	681a      	ldr	r2, [r3, #0]
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	429a      	cmp	r2, r3
 800b6ea:	d116      	bne.n	800b71a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b6ec:	4a1f      	ldr	r2, [pc, #124]	@ (800b76c <chk_lock+0xb4>)
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	011b      	lsls	r3, r3, #4
 800b6f2:	4413      	add	r3, r2
 800b6f4:	3304      	adds	r3, #4
 800b6f6:	681a      	ldr	r2, [r3, #0]
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b6fc:	429a      	cmp	r2, r3
 800b6fe:	d10c      	bne.n	800b71a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b700:	4a1a      	ldr	r2, [pc, #104]	@ (800b76c <chk_lock+0xb4>)
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	011b      	lsls	r3, r3, #4
 800b706:	4413      	add	r3, r2
 800b708:	3308      	adds	r3, #8
 800b70a:	681a      	ldr	r2, [r3, #0]
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b710:	429a      	cmp	r2, r3
 800b712:	d102      	bne.n	800b71a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b714:	e007      	b.n	800b726 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b716:	2301      	movs	r3, #1
 800b718:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	3301      	adds	r3, #1
 800b71e:	60fb      	str	r3, [r7, #12]
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	2b01      	cmp	r3, #1
 800b724:	d9d2      	bls.n	800b6cc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	2b02      	cmp	r3, #2
 800b72a:	d109      	bne.n	800b740 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d102      	bne.n	800b738 <chk_lock+0x80>
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	2b02      	cmp	r3, #2
 800b736:	d101      	bne.n	800b73c <chk_lock+0x84>
 800b738:	2300      	movs	r3, #0
 800b73a:	e010      	b.n	800b75e <chk_lock+0xa6>
 800b73c:	2312      	movs	r3, #18
 800b73e:	e00e      	b.n	800b75e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d108      	bne.n	800b758 <chk_lock+0xa0>
 800b746:	4a09      	ldr	r2, [pc, #36]	@ (800b76c <chk_lock+0xb4>)
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	011b      	lsls	r3, r3, #4
 800b74c:	4413      	add	r3, r2
 800b74e:	330c      	adds	r3, #12
 800b750:	881b      	ldrh	r3, [r3, #0]
 800b752:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b756:	d101      	bne.n	800b75c <chk_lock+0xa4>
 800b758:	2310      	movs	r3, #16
 800b75a:	e000      	b.n	800b75e <chk_lock+0xa6>
 800b75c:	2300      	movs	r3, #0
}
 800b75e:	4618      	mov	r0, r3
 800b760:	3714      	adds	r7, #20
 800b762:	46bd      	mov	sp, r7
 800b764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b768:	4770      	bx	lr
 800b76a:	bf00      	nop
 800b76c:	20000dd0 	.word	0x20000dd0

0800b770 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b770:	b480      	push	{r7}
 800b772:	b083      	sub	sp, #12
 800b774:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b776:	2300      	movs	r3, #0
 800b778:	607b      	str	r3, [r7, #4]
 800b77a:	e002      	b.n	800b782 <enq_lock+0x12>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	3301      	adds	r3, #1
 800b780:	607b      	str	r3, [r7, #4]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	2b01      	cmp	r3, #1
 800b786:	d806      	bhi.n	800b796 <enq_lock+0x26>
 800b788:	4a09      	ldr	r2, [pc, #36]	@ (800b7b0 <enq_lock+0x40>)
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	011b      	lsls	r3, r3, #4
 800b78e:	4413      	add	r3, r2
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d1f2      	bne.n	800b77c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2b02      	cmp	r3, #2
 800b79a:	bf14      	ite	ne
 800b79c:	2301      	movne	r3, #1
 800b79e:	2300      	moveq	r3, #0
 800b7a0:	b2db      	uxtb	r3, r3
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	370c      	adds	r7, #12
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ac:	4770      	bx	lr
 800b7ae:	bf00      	nop
 800b7b0:	20000dd0 	.word	0x20000dd0

0800b7b4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b085      	sub	sp, #20
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
 800b7bc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b7be:	2300      	movs	r3, #0
 800b7c0:	60fb      	str	r3, [r7, #12]
 800b7c2:	e01f      	b.n	800b804 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b7c4:	4a41      	ldr	r2, [pc, #260]	@ (800b8cc <inc_lock+0x118>)
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	011b      	lsls	r3, r3, #4
 800b7ca:	4413      	add	r3, r2
 800b7cc:	681a      	ldr	r2, [r3, #0]
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	429a      	cmp	r2, r3
 800b7d4:	d113      	bne.n	800b7fe <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b7d6:	4a3d      	ldr	r2, [pc, #244]	@ (800b8cc <inc_lock+0x118>)
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	011b      	lsls	r3, r3, #4
 800b7dc:	4413      	add	r3, r2
 800b7de:	3304      	adds	r3, #4
 800b7e0:	681a      	ldr	r2, [r3, #0]
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b7e6:	429a      	cmp	r2, r3
 800b7e8:	d109      	bne.n	800b7fe <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b7ea:	4a38      	ldr	r2, [pc, #224]	@ (800b8cc <inc_lock+0x118>)
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	011b      	lsls	r3, r3, #4
 800b7f0:	4413      	add	r3, r2
 800b7f2:	3308      	adds	r3, #8
 800b7f4:	681a      	ldr	r2, [r3, #0]
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b7fa:	429a      	cmp	r2, r3
 800b7fc:	d006      	beq.n	800b80c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	3301      	adds	r3, #1
 800b802:	60fb      	str	r3, [r7, #12]
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	2b01      	cmp	r3, #1
 800b808:	d9dc      	bls.n	800b7c4 <inc_lock+0x10>
 800b80a:	e000      	b.n	800b80e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b80c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	2b02      	cmp	r3, #2
 800b812:	d132      	bne.n	800b87a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b814:	2300      	movs	r3, #0
 800b816:	60fb      	str	r3, [r7, #12]
 800b818:	e002      	b.n	800b820 <inc_lock+0x6c>
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	3301      	adds	r3, #1
 800b81e:	60fb      	str	r3, [r7, #12]
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	2b01      	cmp	r3, #1
 800b824:	d806      	bhi.n	800b834 <inc_lock+0x80>
 800b826:	4a29      	ldr	r2, [pc, #164]	@ (800b8cc <inc_lock+0x118>)
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	011b      	lsls	r3, r3, #4
 800b82c:	4413      	add	r3, r2
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d1f2      	bne.n	800b81a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	2b02      	cmp	r3, #2
 800b838:	d101      	bne.n	800b83e <inc_lock+0x8a>
 800b83a:	2300      	movs	r3, #0
 800b83c:	e040      	b.n	800b8c0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681a      	ldr	r2, [r3, #0]
 800b842:	4922      	ldr	r1, [pc, #136]	@ (800b8cc <inc_lock+0x118>)
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	011b      	lsls	r3, r3, #4
 800b848:	440b      	add	r3, r1
 800b84a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	689a      	ldr	r2, [r3, #8]
 800b850:	491e      	ldr	r1, [pc, #120]	@ (800b8cc <inc_lock+0x118>)
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	011b      	lsls	r3, r3, #4
 800b856:	440b      	add	r3, r1
 800b858:	3304      	adds	r3, #4
 800b85a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	695a      	ldr	r2, [r3, #20]
 800b860:	491a      	ldr	r1, [pc, #104]	@ (800b8cc <inc_lock+0x118>)
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	011b      	lsls	r3, r3, #4
 800b866:	440b      	add	r3, r1
 800b868:	3308      	adds	r3, #8
 800b86a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b86c:	4a17      	ldr	r2, [pc, #92]	@ (800b8cc <inc_lock+0x118>)
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	011b      	lsls	r3, r3, #4
 800b872:	4413      	add	r3, r2
 800b874:	330c      	adds	r3, #12
 800b876:	2200      	movs	r2, #0
 800b878:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d009      	beq.n	800b894 <inc_lock+0xe0>
 800b880:	4a12      	ldr	r2, [pc, #72]	@ (800b8cc <inc_lock+0x118>)
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	011b      	lsls	r3, r3, #4
 800b886:	4413      	add	r3, r2
 800b888:	330c      	adds	r3, #12
 800b88a:	881b      	ldrh	r3, [r3, #0]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d001      	beq.n	800b894 <inc_lock+0xe0>
 800b890:	2300      	movs	r3, #0
 800b892:	e015      	b.n	800b8c0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d108      	bne.n	800b8ac <inc_lock+0xf8>
 800b89a:	4a0c      	ldr	r2, [pc, #48]	@ (800b8cc <inc_lock+0x118>)
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	011b      	lsls	r3, r3, #4
 800b8a0:	4413      	add	r3, r2
 800b8a2:	330c      	adds	r3, #12
 800b8a4:	881b      	ldrh	r3, [r3, #0]
 800b8a6:	3301      	adds	r3, #1
 800b8a8:	b29a      	uxth	r2, r3
 800b8aa:	e001      	b.n	800b8b0 <inc_lock+0xfc>
 800b8ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b8b0:	4906      	ldr	r1, [pc, #24]	@ (800b8cc <inc_lock+0x118>)
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	011b      	lsls	r3, r3, #4
 800b8b6:	440b      	add	r3, r1
 800b8b8:	330c      	adds	r3, #12
 800b8ba:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	3301      	adds	r3, #1
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3714      	adds	r7, #20
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr
 800b8cc:	20000dd0 	.word	0x20000dd0

0800b8d0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b085      	sub	sp, #20
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	3b01      	subs	r3, #1
 800b8dc:	607b      	str	r3, [r7, #4]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2b01      	cmp	r3, #1
 800b8e2:	d825      	bhi.n	800b930 <dec_lock+0x60>
		n = Files[i].ctr;
 800b8e4:	4a17      	ldr	r2, [pc, #92]	@ (800b944 <dec_lock+0x74>)
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	011b      	lsls	r3, r3, #4
 800b8ea:	4413      	add	r3, r2
 800b8ec:	330c      	adds	r3, #12
 800b8ee:	881b      	ldrh	r3, [r3, #0]
 800b8f0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800b8f2:	89fb      	ldrh	r3, [r7, #14]
 800b8f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8f8:	d101      	bne.n	800b8fe <dec_lock+0x2e>
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800b8fe:	89fb      	ldrh	r3, [r7, #14]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d002      	beq.n	800b90a <dec_lock+0x3a>
 800b904:	89fb      	ldrh	r3, [r7, #14]
 800b906:	3b01      	subs	r3, #1
 800b908:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800b90a:	4a0e      	ldr	r2, [pc, #56]	@ (800b944 <dec_lock+0x74>)
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	011b      	lsls	r3, r3, #4
 800b910:	4413      	add	r3, r2
 800b912:	330c      	adds	r3, #12
 800b914:	89fa      	ldrh	r2, [r7, #14]
 800b916:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b918:	89fb      	ldrh	r3, [r7, #14]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d105      	bne.n	800b92a <dec_lock+0x5a>
 800b91e:	4a09      	ldr	r2, [pc, #36]	@ (800b944 <dec_lock+0x74>)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	011b      	lsls	r3, r3, #4
 800b924:	4413      	add	r3, r2
 800b926:	2200      	movs	r2, #0
 800b928:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800b92a:	2300      	movs	r3, #0
 800b92c:	737b      	strb	r3, [r7, #13]
 800b92e:	e001      	b.n	800b934 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b930:	2302      	movs	r3, #2
 800b932:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800b934:	7b7b      	ldrb	r3, [r7, #13]
}
 800b936:	4618      	mov	r0, r3
 800b938:	3714      	adds	r7, #20
 800b93a:	46bd      	mov	sp, r7
 800b93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b940:	4770      	bx	lr
 800b942:	bf00      	nop
 800b944:	20000dd0 	.word	0x20000dd0

0800b948 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b948:	b480      	push	{r7}
 800b94a:	b085      	sub	sp, #20
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b950:	2300      	movs	r3, #0
 800b952:	60fb      	str	r3, [r7, #12]
 800b954:	e010      	b.n	800b978 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b956:	4a0d      	ldr	r2, [pc, #52]	@ (800b98c <clear_lock+0x44>)
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	011b      	lsls	r3, r3, #4
 800b95c:	4413      	add	r3, r2
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	687a      	ldr	r2, [r7, #4]
 800b962:	429a      	cmp	r2, r3
 800b964:	d105      	bne.n	800b972 <clear_lock+0x2a>
 800b966:	4a09      	ldr	r2, [pc, #36]	@ (800b98c <clear_lock+0x44>)
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	011b      	lsls	r3, r3, #4
 800b96c:	4413      	add	r3, r2
 800b96e:	2200      	movs	r2, #0
 800b970:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	3301      	adds	r3, #1
 800b976:	60fb      	str	r3, [r7, #12]
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	2b01      	cmp	r3, #1
 800b97c:	d9eb      	bls.n	800b956 <clear_lock+0xe>
	}
}
 800b97e:	bf00      	nop
 800b980:	bf00      	nop
 800b982:	3714      	adds	r7, #20
 800b984:	46bd      	mov	sp, r7
 800b986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98a:	4770      	bx	lr
 800b98c:	20000dd0 	.word	0x20000dd0

0800b990 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b086      	sub	sp, #24
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b998:	2300      	movs	r3, #0
 800b99a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	78db      	ldrb	r3, [r3, #3]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d034      	beq.n	800ba0e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9a8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	7858      	ldrb	r0, [r3, #1]
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b9b4:	2301      	movs	r3, #1
 800b9b6:	697a      	ldr	r2, [r7, #20]
 800b9b8:	f7ff fd40 	bl	800b43c <disk_write>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d002      	beq.n	800b9c8 <sync_window+0x38>
			res = FR_DISK_ERR;
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	73fb      	strb	r3, [r7, #15]
 800b9c6:	e022      	b.n	800ba0e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	6a1b      	ldr	r3, [r3, #32]
 800b9d2:	697a      	ldr	r2, [r7, #20]
 800b9d4:	1ad2      	subs	r2, r2, r3
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	699b      	ldr	r3, [r3, #24]
 800b9da:	429a      	cmp	r2, r3
 800b9dc:	d217      	bcs.n	800ba0e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	789b      	ldrb	r3, [r3, #2]
 800b9e2:	613b      	str	r3, [r7, #16]
 800b9e4:	e010      	b.n	800ba08 <sync_window+0x78>
					wsect += fs->fsize;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	699b      	ldr	r3, [r3, #24]
 800b9ea:	697a      	ldr	r2, [r7, #20]
 800b9ec:	4413      	add	r3, r2
 800b9ee:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	7858      	ldrb	r0, [r3, #1]
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b9fa:	2301      	movs	r3, #1
 800b9fc:	697a      	ldr	r2, [r7, #20]
 800b9fe:	f7ff fd1d 	bl	800b43c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ba02:	693b      	ldr	r3, [r7, #16]
 800ba04:	3b01      	subs	r3, #1
 800ba06:	613b      	str	r3, [r7, #16]
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	2b01      	cmp	r3, #1
 800ba0c:	d8eb      	bhi.n	800b9e6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ba0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba10:	4618      	mov	r0, r3
 800ba12:	3718      	adds	r7, #24
 800ba14:	46bd      	mov	sp, r7
 800ba16:	bd80      	pop	{r7, pc}

0800ba18 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	b084      	sub	sp, #16
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
 800ba20:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ba22:	2300      	movs	r3, #0
 800ba24:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba2a:	683a      	ldr	r2, [r7, #0]
 800ba2c:	429a      	cmp	r2, r3
 800ba2e:	d01b      	beq.n	800ba68 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f7ff ffad 	bl	800b990 <sync_window>
 800ba36:	4603      	mov	r3, r0
 800ba38:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ba3a:	7bfb      	ldrb	r3, [r7, #15]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d113      	bne.n	800ba68 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	7858      	ldrb	r0, [r3, #1]
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	683a      	ldr	r2, [r7, #0]
 800ba4e:	f7ff fcd5 	bl	800b3fc <disk_read>
 800ba52:	4603      	mov	r3, r0
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d004      	beq.n	800ba62 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ba58:	f04f 33ff 	mov.w	r3, #4294967295
 800ba5c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ba5e:	2301      	movs	r3, #1
 800ba60:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	683a      	ldr	r2, [r7, #0]
 800ba66:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800ba68:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	3710      	adds	r7, #16
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}
	...

0800ba74 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b084      	sub	sp, #16
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ba7c:	6878      	ldr	r0, [r7, #4]
 800ba7e:	f7ff ff87 	bl	800b990 <sync_window>
 800ba82:	4603      	mov	r3, r0
 800ba84:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ba86:	7bfb      	ldrb	r3, [r7, #15]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d158      	bne.n	800bb3e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	781b      	ldrb	r3, [r3, #0]
 800ba90:	2b03      	cmp	r3, #3
 800ba92:	d148      	bne.n	800bb26 <sync_fs+0xb2>
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	791b      	ldrb	r3, [r3, #4]
 800ba98:	2b01      	cmp	r3, #1
 800ba9a:	d144      	bne.n	800bb26 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	3330      	adds	r3, #48	@ 0x30
 800baa0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800baa4:	2100      	movs	r1, #0
 800baa6:	4618      	mov	r0, r3
 800baa8:	f7ff fda9 	bl	800b5fe <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	3330      	adds	r3, #48	@ 0x30
 800bab0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800bab4:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800bab8:	4618      	mov	r0, r3
 800baba:	f7ff fd38 	bl	800b52e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	3330      	adds	r3, #48	@ 0x30
 800bac2:	4921      	ldr	r1, [pc, #132]	@ (800bb48 <sync_fs+0xd4>)
 800bac4:	4618      	mov	r0, r3
 800bac6:	f7ff fd4d 	bl	800b564 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	3330      	adds	r3, #48	@ 0x30
 800bace:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800bad2:	491e      	ldr	r1, [pc, #120]	@ (800bb4c <sync_fs+0xd8>)
 800bad4:	4618      	mov	r0, r3
 800bad6:	f7ff fd45 	bl	800b564 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	3330      	adds	r3, #48	@ 0x30
 800bade:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	691b      	ldr	r3, [r3, #16]
 800bae6:	4619      	mov	r1, r3
 800bae8:	4610      	mov	r0, r2
 800baea:	f7ff fd3b 	bl	800b564 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	3330      	adds	r3, #48	@ 0x30
 800baf2:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	68db      	ldr	r3, [r3, #12]
 800bafa:	4619      	mov	r1, r3
 800bafc:	4610      	mov	r0, r2
 800bafe:	f7ff fd31 	bl	800b564 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	69db      	ldr	r3, [r3, #28]
 800bb06:	1c5a      	adds	r2, r3, #1
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	7858      	ldrb	r0, [r3, #1]
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	f7ff fc8e 	bl	800b43c <disk_write>
			fs->fsi_flag = 0;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2200      	movs	r2, #0
 800bb24:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	785b      	ldrb	r3, [r3, #1]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	2100      	movs	r1, #0
 800bb2e:	4618      	mov	r0, r3
 800bb30:	f7ff fca4 	bl	800b47c <disk_ioctl>
 800bb34:	4603      	mov	r3, r0
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d001      	beq.n	800bb3e <sync_fs+0xca>
 800bb3a:	2301      	movs	r3, #1
 800bb3c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800bb3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3710      	adds	r7, #16
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}
 800bb48:	41615252 	.word	0x41615252
 800bb4c:	61417272 	.word	0x61417272

0800bb50 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800bb50:	b480      	push	{r7}
 800bb52:	b083      	sub	sp, #12
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
 800bb58:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	3b02      	subs	r3, #2
 800bb5e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	695b      	ldr	r3, [r3, #20]
 800bb64:	3b02      	subs	r3, #2
 800bb66:	683a      	ldr	r2, [r7, #0]
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	d301      	bcc.n	800bb70 <clust2sect+0x20>
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	e008      	b.n	800bb82 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	895b      	ldrh	r3, [r3, #10]
 800bb74:	461a      	mov	r2, r3
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	fb03 f202 	mul.w	r2, r3, r2
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb80:	4413      	add	r3, r2
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	370c      	adds	r7, #12
 800bb86:	46bd      	mov	sp, r7
 800bb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8c:	4770      	bx	lr

0800bb8e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800bb8e:	b580      	push	{r7, lr}
 800bb90:	b086      	sub	sp, #24
 800bb92:	af00      	add	r7, sp, #0
 800bb94:	6078      	str	r0, [r7, #4]
 800bb96:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	2b01      	cmp	r3, #1
 800bba2:	d904      	bls.n	800bbae <get_fat+0x20>
 800bba4:	693b      	ldr	r3, [r7, #16]
 800bba6:	695b      	ldr	r3, [r3, #20]
 800bba8:	683a      	ldr	r2, [r7, #0]
 800bbaa:	429a      	cmp	r2, r3
 800bbac:	d302      	bcc.n	800bbb4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800bbae:	2301      	movs	r3, #1
 800bbb0:	617b      	str	r3, [r7, #20]
 800bbb2:	e08e      	b.n	800bcd2 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800bbb4:	f04f 33ff 	mov.w	r3, #4294967295
 800bbb8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800bbba:	693b      	ldr	r3, [r7, #16]
 800bbbc:	781b      	ldrb	r3, [r3, #0]
 800bbbe:	2b03      	cmp	r3, #3
 800bbc0:	d061      	beq.n	800bc86 <get_fat+0xf8>
 800bbc2:	2b03      	cmp	r3, #3
 800bbc4:	dc7b      	bgt.n	800bcbe <get_fat+0x130>
 800bbc6:	2b01      	cmp	r3, #1
 800bbc8:	d002      	beq.n	800bbd0 <get_fat+0x42>
 800bbca:	2b02      	cmp	r3, #2
 800bbcc:	d041      	beq.n	800bc52 <get_fat+0xc4>
 800bbce:	e076      	b.n	800bcbe <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	60fb      	str	r3, [r7, #12]
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	085b      	lsrs	r3, r3, #1
 800bbd8:	68fa      	ldr	r2, [r7, #12]
 800bbda:	4413      	add	r3, r2
 800bbdc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	6a1a      	ldr	r2, [r3, #32]
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	0a5b      	lsrs	r3, r3, #9
 800bbe6:	4413      	add	r3, r2
 800bbe8:	4619      	mov	r1, r3
 800bbea:	6938      	ldr	r0, [r7, #16]
 800bbec:	f7ff ff14 	bl	800ba18 <move_window>
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d166      	bne.n	800bcc4 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	1c5a      	adds	r2, r3, #1
 800bbfa:	60fa      	str	r2, [r7, #12]
 800bbfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc00:	693a      	ldr	r2, [r7, #16]
 800bc02:	4413      	add	r3, r2
 800bc04:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bc08:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bc0a:	693b      	ldr	r3, [r7, #16]
 800bc0c:	6a1a      	ldr	r2, [r3, #32]
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	0a5b      	lsrs	r3, r3, #9
 800bc12:	4413      	add	r3, r2
 800bc14:	4619      	mov	r1, r3
 800bc16:	6938      	ldr	r0, [r7, #16]
 800bc18:	f7ff fefe 	bl	800ba18 <move_window>
 800bc1c:	4603      	mov	r3, r0
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d152      	bne.n	800bcc8 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc28:	693a      	ldr	r2, [r7, #16]
 800bc2a:	4413      	add	r3, r2
 800bc2c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bc30:	021b      	lsls	r3, r3, #8
 800bc32:	68ba      	ldr	r2, [r7, #8]
 800bc34:	4313      	orrs	r3, r2
 800bc36:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	f003 0301 	and.w	r3, r3, #1
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d002      	beq.n	800bc48 <get_fat+0xba>
 800bc42:	68bb      	ldr	r3, [r7, #8]
 800bc44:	091b      	lsrs	r3, r3, #4
 800bc46:	e002      	b.n	800bc4e <get_fat+0xc0>
 800bc48:	68bb      	ldr	r3, [r7, #8]
 800bc4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bc4e:	617b      	str	r3, [r7, #20]
			break;
 800bc50:	e03f      	b.n	800bcd2 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bc52:	693b      	ldr	r3, [r7, #16]
 800bc54:	6a1a      	ldr	r2, [r3, #32]
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	0a1b      	lsrs	r3, r3, #8
 800bc5a:	4413      	add	r3, r2
 800bc5c:	4619      	mov	r1, r3
 800bc5e:	6938      	ldr	r0, [r7, #16]
 800bc60:	f7ff feda 	bl	800ba18 <move_window>
 800bc64:	4603      	mov	r3, r0
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d130      	bne.n	800bccc <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800bc6a:	693b      	ldr	r3, [r7, #16]
 800bc6c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	005b      	lsls	r3, r3, #1
 800bc74:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800bc78:	4413      	add	r3, r2
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7ff fc1c 	bl	800b4b8 <ld_word>
 800bc80:	4603      	mov	r3, r0
 800bc82:	617b      	str	r3, [r7, #20]
			break;
 800bc84:	e025      	b.n	800bcd2 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bc86:	693b      	ldr	r3, [r7, #16]
 800bc88:	6a1a      	ldr	r2, [r3, #32]
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	09db      	lsrs	r3, r3, #7
 800bc8e:	4413      	add	r3, r2
 800bc90:	4619      	mov	r1, r3
 800bc92:	6938      	ldr	r0, [r7, #16]
 800bc94:	f7ff fec0 	bl	800ba18 <move_window>
 800bc98:	4603      	mov	r3, r0
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d118      	bne.n	800bcd0 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800bc9e:	693b      	ldr	r3, [r7, #16]
 800bca0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	009b      	lsls	r3, r3, #2
 800bca8:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800bcac:	4413      	add	r3, r2
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f7ff fc1a 	bl	800b4e8 <ld_dword>
 800bcb4:	4603      	mov	r3, r0
 800bcb6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800bcba:	617b      	str	r3, [r7, #20]
			break;
 800bcbc:	e009      	b.n	800bcd2 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800bcbe:	2301      	movs	r3, #1
 800bcc0:	617b      	str	r3, [r7, #20]
 800bcc2:	e006      	b.n	800bcd2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bcc4:	bf00      	nop
 800bcc6:	e004      	b.n	800bcd2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bcc8:	bf00      	nop
 800bcca:	e002      	b.n	800bcd2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bccc:	bf00      	nop
 800bcce:	e000      	b.n	800bcd2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bcd0:	bf00      	nop
		}
	}

	return val;
 800bcd2:	697b      	ldr	r3, [r7, #20]
}
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	3718      	adds	r7, #24
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd80      	pop	{r7, pc}

0800bcdc <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800bcdc:	b590      	push	{r4, r7, lr}
 800bcde:	b089      	sub	sp, #36	@ 0x24
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	60f8      	str	r0, [r7, #12]
 800bce4:	60b9      	str	r1, [r7, #8]
 800bce6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800bce8:	2302      	movs	r3, #2
 800bcea:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	2b01      	cmp	r3, #1
 800bcf0:	f240 80d9 	bls.w	800bea6 <put_fat+0x1ca>
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	695b      	ldr	r3, [r3, #20]
 800bcf8:	68ba      	ldr	r2, [r7, #8]
 800bcfa:	429a      	cmp	r2, r3
 800bcfc:	f080 80d3 	bcs.w	800bea6 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	781b      	ldrb	r3, [r3, #0]
 800bd04:	2b03      	cmp	r3, #3
 800bd06:	f000 8096 	beq.w	800be36 <put_fat+0x15a>
 800bd0a:	2b03      	cmp	r3, #3
 800bd0c:	f300 80cb 	bgt.w	800bea6 <put_fat+0x1ca>
 800bd10:	2b01      	cmp	r3, #1
 800bd12:	d002      	beq.n	800bd1a <put_fat+0x3e>
 800bd14:	2b02      	cmp	r3, #2
 800bd16:	d06e      	beq.n	800bdf6 <put_fat+0x11a>
 800bd18:	e0c5      	b.n	800bea6 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	61bb      	str	r3, [r7, #24]
 800bd1e:	69bb      	ldr	r3, [r7, #24]
 800bd20:	085b      	lsrs	r3, r3, #1
 800bd22:	69ba      	ldr	r2, [r7, #24]
 800bd24:	4413      	add	r3, r2
 800bd26:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	6a1a      	ldr	r2, [r3, #32]
 800bd2c:	69bb      	ldr	r3, [r7, #24]
 800bd2e:	0a5b      	lsrs	r3, r3, #9
 800bd30:	4413      	add	r3, r2
 800bd32:	4619      	mov	r1, r3
 800bd34:	68f8      	ldr	r0, [r7, #12]
 800bd36:	f7ff fe6f 	bl	800ba18 <move_window>
 800bd3a:	4603      	mov	r3, r0
 800bd3c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bd3e:	7ffb      	ldrb	r3, [r7, #31]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	f040 80a9 	bne.w	800be98 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bd4c:	69bb      	ldr	r3, [r7, #24]
 800bd4e:	1c59      	adds	r1, r3, #1
 800bd50:	61b9      	str	r1, [r7, #24]
 800bd52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd56:	4413      	add	r3, r2
 800bd58:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	f003 0301 	and.w	r3, r3, #1
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d00d      	beq.n	800bd80 <put_fat+0xa4>
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	781b      	ldrb	r3, [r3, #0]
 800bd68:	b25b      	sxtb	r3, r3
 800bd6a:	f003 030f 	and.w	r3, r3, #15
 800bd6e:	b25a      	sxtb	r2, r3
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	b2db      	uxtb	r3, r3
 800bd74:	011b      	lsls	r3, r3, #4
 800bd76:	b25b      	sxtb	r3, r3
 800bd78:	4313      	orrs	r3, r2
 800bd7a:	b25b      	sxtb	r3, r3
 800bd7c:	b2db      	uxtb	r3, r3
 800bd7e:	e001      	b.n	800bd84 <put_fat+0xa8>
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	b2db      	uxtb	r3, r3
 800bd84:	697a      	ldr	r2, [r7, #20]
 800bd86:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	6a1a      	ldr	r2, [r3, #32]
 800bd92:	69bb      	ldr	r3, [r7, #24]
 800bd94:	0a5b      	lsrs	r3, r3, #9
 800bd96:	4413      	add	r3, r2
 800bd98:	4619      	mov	r1, r3
 800bd9a:	68f8      	ldr	r0, [r7, #12]
 800bd9c:	f7ff fe3c 	bl	800ba18 <move_window>
 800bda0:	4603      	mov	r3, r0
 800bda2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bda4:	7ffb      	ldrb	r3, [r7, #31]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d178      	bne.n	800be9c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bdb0:	69bb      	ldr	r3, [r7, #24]
 800bdb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdb6:	4413      	add	r3, r2
 800bdb8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	f003 0301 	and.w	r3, r3, #1
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d003      	beq.n	800bdcc <put_fat+0xf0>
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	091b      	lsrs	r3, r3, #4
 800bdc8:	b2db      	uxtb	r3, r3
 800bdca:	e00e      	b.n	800bdea <put_fat+0x10e>
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	781b      	ldrb	r3, [r3, #0]
 800bdd0:	b25b      	sxtb	r3, r3
 800bdd2:	f023 030f 	bic.w	r3, r3, #15
 800bdd6:	b25a      	sxtb	r2, r3
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	0a1b      	lsrs	r3, r3, #8
 800bddc:	b25b      	sxtb	r3, r3
 800bdde:	f003 030f 	and.w	r3, r3, #15
 800bde2:	b25b      	sxtb	r3, r3
 800bde4:	4313      	orrs	r3, r2
 800bde6:	b25b      	sxtb	r3, r3
 800bde8:	b2db      	uxtb	r3, r3
 800bdea:	697a      	ldr	r2, [r7, #20]
 800bdec:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	2201      	movs	r2, #1
 800bdf2:	70da      	strb	r2, [r3, #3]
			break;
 800bdf4:	e057      	b.n	800bea6 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	6a1a      	ldr	r2, [r3, #32]
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	0a1b      	lsrs	r3, r3, #8
 800bdfe:	4413      	add	r3, r2
 800be00:	4619      	mov	r1, r3
 800be02:	68f8      	ldr	r0, [r7, #12]
 800be04:	f7ff fe08 	bl	800ba18 <move_window>
 800be08:	4603      	mov	r3, r0
 800be0a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800be0c:	7ffb      	ldrb	r3, [r7, #31]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d146      	bne.n	800bea0 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	005b      	lsls	r3, r3, #1
 800be1c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800be20:	4413      	add	r3, r2
 800be22:	687a      	ldr	r2, [r7, #4]
 800be24:	b292      	uxth	r2, r2
 800be26:	4611      	mov	r1, r2
 800be28:	4618      	mov	r0, r3
 800be2a:	f7ff fb80 	bl	800b52e <st_word>
			fs->wflag = 1;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	2201      	movs	r2, #1
 800be32:	70da      	strb	r2, [r3, #3]
			break;
 800be34:	e037      	b.n	800bea6 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	6a1a      	ldr	r2, [r3, #32]
 800be3a:	68bb      	ldr	r3, [r7, #8]
 800be3c:	09db      	lsrs	r3, r3, #7
 800be3e:	4413      	add	r3, r2
 800be40:	4619      	mov	r1, r3
 800be42:	68f8      	ldr	r0, [r7, #12]
 800be44:	f7ff fde8 	bl	800ba18 <move_window>
 800be48:	4603      	mov	r3, r0
 800be4a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800be4c:	7ffb      	ldrb	r3, [r7, #31]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d128      	bne.n	800bea4 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	009b      	lsls	r3, r3, #2
 800be62:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800be66:	4413      	add	r3, r2
 800be68:	4618      	mov	r0, r3
 800be6a:	f7ff fb3d 	bl	800b4e8 <ld_dword>
 800be6e:	4603      	mov	r3, r0
 800be70:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800be74:	4323      	orrs	r3, r4
 800be76:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800be7e:	68bb      	ldr	r3, [r7, #8]
 800be80:	009b      	lsls	r3, r3, #2
 800be82:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800be86:	4413      	add	r3, r2
 800be88:	6879      	ldr	r1, [r7, #4]
 800be8a:	4618      	mov	r0, r3
 800be8c:	f7ff fb6a 	bl	800b564 <st_dword>
			fs->wflag = 1;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	2201      	movs	r2, #1
 800be94:	70da      	strb	r2, [r3, #3]
			break;
 800be96:	e006      	b.n	800bea6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800be98:	bf00      	nop
 800be9a:	e004      	b.n	800bea6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800be9c:	bf00      	nop
 800be9e:	e002      	b.n	800bea6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bea0:	bf00      	nop
 800bea2:	e000      	b.n	800bea6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bea4:	bf00      	nop
		}
	}
	return res;
 800bea6:	7ffb      	ldrb	r3, [r7, #31]
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	3724      	adds	r7, #36	@ 0x24
 800beac:	46bd      	mov	sp, r7
 800beae:	bd90      	pop	{r4, r7, pc}

0800beb0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b088      	sub	sp, #32
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	60f8      	str	r0, [r7, #12]
 800beb8:	60b9      	str	r1, [r7, #8]
 800beba:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800bebc:	2300      	movs	r3, #0
 800bebe:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800bec6:	68bb      	ldr	r3, [r7, #8]
 800bec8:	2b01      	cmp	r3, #1
 800beca:	d904      	bls.n	800bed6 <remove_chain+0x26>
 800becc:	69bb      	ldr	r3, [r7, #24]
 800bece:	695b      	ldr	r3, [r3, #20]
 800bed0:	68ba      	ldr	r2, [r7, #8]
 800bed2:	429a      	cmp	r2, r3
 800bed4:	d301      	bcc.n	800beda <remove_chain+0x2a>
 800bed6:	2302      	movs	r3, #2
 800bed8:	e04b      	b.n	800bf72 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d00c      	beq.n	800befa <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800bee0:	f04f 32ff 	mov.w	r2, #4294967295
 800bee4:	6879      	ldr	r1, [r7, #4]
 800bee6:	69b8      	ldr	r0, [r7, #24]
 800bee8:	f7ff fef8 	bl	800bcdc <put_fat>
 800beec:	4603      	mov	r3, r0
 800beee:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800bef0:	7ffb      	ldrb	r3, [r7, #31]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d001      	beq.n	800befa <remove_chain+0x4a>
 800bef6:	7ffb      	ldrb	r3, [r7, #31]
 800bef8:	e03b      	b.n	800bf72 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800befa:	68b9      	ldr	r1, [r7, #8]
 800befc:	68f8      	ldr	r0, [r7, #12]
 800befe:	f7ff fe46 	bl	800bb8e <get_fat>
 800bf02:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800bf04:	697b      	ldr	r3, [r7, #20]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d031      	beq.n	800bf6e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800bf0a:	697b      	ldr	r3, [r7, #20]
 800bf0c:	2b01      	cmp	r3, #1
 800bf0e:	d101      	bne.n	800bf14 <remove_chain+0x64>
 800bf10:	2302      	movs	r3, #2
 800bf12:	e02e      	b.n	800bf72 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800bf14:	697b      	ldr	r3, [r7, #20]
 800bf16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf1a:	d101      	bne.n	800bf20 <remove_chain+0x70>
 800bf1c:	2301      	movs	r3, #1
 800bf1e:	e028      	b.n	800bf72 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800bf20:	2200      	movs	r2, #0
 800bf22:	68b9      	ldr	r1, [r7, #8]
 800bf24:	69b8      	ldr	r0, [r7, #24]
 800bf26:	f7ff fed9 	bl	800bcdc <put_fat>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800bf2e:	7ffb      	ldrb	r3, [r7, #31]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d001      	beq.n	800bf38 <remove_chain+0x88>
 800bf34:	7ffb      	ldrb	r3, [r7, #31]
 800bf36:	e01c      	b.n	800bf72 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800bf38:	69bb      	ldr	r3, [r7, #24]
 800bf3a:	691a      	ldr	r2, [r3, #16]
 800bf3c:	69bb      	ldr	r3, [r7, #24]
 800bf3e:	695b      	ldr	r3, [r3, #20]
 800bf40:	3b02      	subs	r3, #2
 800bf42:	429a      	cmp	r2, r3
 800bf44:	d20b      	bcs.n	800bf5e <remove_chain+0xae>
			fs->free_clst++;
 800bf46:	69bb      	ldr	r3, [r7, #24]
 800bf48:	691b      	ldr	r3, [r3, #16]
 800bf4a:	1c5a      	adds	r2, r3, #1
 800bf4c:	69bb      	ldr	r3, [r7, #24]
 800bf4e:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800bf50:	69bb      	ldr	r3, [r7, #24]
 800bf52:	791b      	ldrb	r3, [r3, #4]
 800bf54:	f043 0301 	orr.w	r3, r3, #1
 800bf58:	b2da      	uxtb	r2, r3
 800bf5a:	69bb      	ldr	r3, [r7, #24]
 800bf5c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800bf5e:	697b      	ldr	r3, [r7, #20]
 800bf60:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800bf62:	69bb      	ldr	r3, [r7, #24]
 800bf64:	695b      	ldr	r3, [r3, #20]
 800bf66:	68ba      	ldr	r2, [r7, #8]
 800bf68:	429a      	cmp	r2, r3
 800bf6a:	d3c6      	bcc.n	800befa <remove_chain+0x4a>
 800bf6c:	e000      	b.n	800bf70 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800bf6e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800bf70:	2300      	movs	r3, #0
}
 800bf72:	4618      	mov	r0, r3
 800bf74:	3720      	adds	r7, #32
 800bf76:	46bd      	mov	sp, r7
 800bf78:	bd80      	pop	{r7, pc}

0800bf7a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800bf7a:	b580      	push	{r7, lr}
 800bf7c:	b088      	sub	sp, #32
 800bf7e:	af00      	add	r7, sp, #0
 800bf80:	6078      	str	r0, [r7, #4]
 800bf82:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800bf8a:	683b      	ldr	r3, [r7, #0]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d10d      	bne.n	800bfac <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800bf90:	693b      	ldr	r3, [r7, #16]
 800bf92:	68db      	ldr	r3, [r3, #12]
 800bf94:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800bf96:	69bb      	ldr	r3, [r7, #24]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d004      	beq.n	800bfa6 <create_chain+0x2c>
 800bf9c:	693b      	ldr	r3, [r7, #16]
 800bf9e:	695b      	ldr	r3, [r3, #20]
 800bfa0:	69ba      	ldr	r2, [r7, #24]
 800bfa2:	429a      	cmp	r2, r3
 800bfa4:	d31b      	bcc.n	800bfde <create_chain+0x64>
 800bfa6:	2301      	movs	r3, #1
 800bfa8:	61bb      	str	r3, [r7, #24]
 800bfaa:	e018      	b.n	800bfde <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800bfac:	6839      	ldr	r1, [r7, #0]
 800bfae:	6878      	ldr	r0, [r7, #4]
 800bfb0:	f7ff fded 	bl	800bb8e <get_fat>
 800bfb4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	2b01      	cmp	r3, #1
 800bfba:	d801      	bhi.n	800bfc0 <create_chain+0x46>
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	e070      	b.n	800c0a2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfc6:	d101      	bne.n	800bfcc <create_chain+0x52>
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	e06a      	b.n	800c0a2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800bfcc:	693b      	ldr	r3, [r7, #16]
 800bfce:	695b      	ldr	r3, [r3, #20]
 800bfd0:	68fa      	ldr	r2, [r7, #12]
 800bfd2:	429a      	cmp	r2, r3
 800bfd4:	d201      	bcs.n	800bfda <create_chain+0x60>
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	e063      	b.n	800c0a2 <create_chain+0x128>
		scl = clst;
 800bfda:	683b      	ldr	r3, [r7, #0]
 800bfdc:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800bfde:	69bb      	ldr	r3, [r7, #24]
 800bfe0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800bfe2:	69fb      	ldr	r3, [r7, #28]
 800bfe4:	3301      	adds	r3, #1
 800bfe6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800bfe8:	693b      	ldr	r3, [r7, #16]
 800bfea:	695b      	ldr	r3, [r3, #20]
 800bfec:	69fa      	ldr	r2, [r7, #28]
 800bfee:	429a      	cmp	r2, r3
 800bff0:	d307      	bcc.n	800c002 <create_chain+0x88>
				ncl = 2;
 800bff2:	2302      	movs	r3, #2
 800bff4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800bff6:	69fa      	ldr	r2, [r7, #28]
 800bff8:	69bb      	ldr	r3, [r7, #24]
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d901      	bls.n	800c002 <create_chain+0x88>
 800bffe:	2300      	movs	r3, #0
 800c000:	e04f      	b.n	800c0a2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c002:	69f9      	ldr	r1, [r7, #28]
 800c004:	6878      	ldr	r0, [r7, #4]
 800c006:	f7ff fdc2 	bl	800bb8e <get_fat>
 800c00a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d00e      	beq.n	800c030 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	2b01      	cmp	r3, #1
 800c016:	d003      	beq.n	800c020 <create_chain+0xa6>
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c01e:	d101      	bne.n	800c024 <create_chain+0xaa>
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	e03e      	b.n	800c0a2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c024:	69fa      	ldr	r2, [r7, #28]
 800c026:	69bb      	ldr	r3, [r7, #24]
 800c028:	429a      	cmp	r2, r3
 800c02a:	d1da      	bne.n	800bfe2 <create_chain+0x68>
 800c02c:	2300      	movs	r3, #0
 800c02e:	e038      	b.n	800c0a2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c030:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c032:	f04f 32ff 	mov.w	r2, #4294967295
 800c036:	69f9      	ldr	r1, [r7, #28]
 800c038:	6938      	ldr	r0, [r7, #16]
 800c03a:	f7ff fe4f 	bl	800bcdc <put_fat>
 800c03e:	4603      	mov	r3, r0
 800c040:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c042:	7dfb      	ldrb	r3, [r7, #23]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d109      	bne.n	800c05c <create_chain+0xe2>
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d006      	beq.n	800c05c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c04e:	69fa      	ldr	r2, [r7, #28]
 800c050:	6839      	ldr	r1, [r7, #0]
 800c052:	6938      	ldr	r0, [r7, #16]
 800c054:	f7ff fe42 	bl	800bcdc <put_fat>
 800c058:	4603      	mov	r3, r0
 800c05a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c05c:	7dfb      	ldrb	r3, [r7, #23]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d116      	bne.n	800c090 <create_chain+0x116>
		fs->last_clst = ncl;
 800c062:	693b      	ldr	r3, [r7, #16]
 800c064:	69fa      	ldr	r2, [r7, #28]
 800c066:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c068:	693b      	ldr	r3, [r7, #16]
 800c06a:	691a      	ldr	r2, [r3, #16]
 800c06c:	693b      	ldr	r3, [r7, #16]
 800c06e:	695b      	ldr	r3, [r3, #20]
 800c070:	3b02      	subs	r3, #2
 800c072:	429a      	cmp	r2, r3
 800c074:	d804      	bhi.n	800c080 <create_chain+0x106>
 800c076:	693b      	ldr	r3, [r7, #16]
 800c078:	691b      	ldr	r3, [r3, #16]
 800c07a:	1e5a      	subs	r2, r3, #1
 800c07c:	693b      	ldr	r3, [r7, #16]
 800c07e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800c080:	693b      	ldr	r3, [r7, #16]
 800c082:	791b      	ldrb	r3, [r3, #4]
 800c084:	f043 0301 	orr.w	r3, r3, #1
 800c088:	b2da      	uxtb	r2, r3
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	711a      	strb	r2, [r3, #4]
 800c08e:	e007      	b.n	800c0a0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c090:	7dfb      	ldrb	r3, [r7, #23]
 800c092:	2b01      	cmp	r3, #1
 800c094:	d102      	bne.n	800c09c <create_chain+0x122>
 800c096:	f04f 33ff 	mov.w	r3, #4294967295
 800c09a:	e000      	b.n	800c09e <create_chain+0x124>
 800c09c:	2301      	movs	r3, #1
 800c09e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c0a0:	69fb      	ldr	r3, [r7, #28]
}
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	3720      	adds	r7, #32
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	bd80      	pop	{r7, pc}

0800c0aa <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c0aa:	b480      	push	{r7}
 800c0ac:	b087      	sub	sp, #28
 800c0ae:	af00      	add	r7, sp, #0
 800c0b0:	6078      	str	r0, [r7, #4]
 800c0b2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0be:	3304      	adds	r3, #4
 800c0c0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	0a5b      	lsrs	r3, r3, #9
 800c0c6:	68fa      	ldr	r2, [r7, #12]
 800c0c8:	8952      	ldrh	r2, [r2, #10]
 800c0ca:	fbb3 f3f2 	udiv	r3, r3, r2
 800c0ce:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c0d0:	693b      	ldr	r3, [r7, #16]
 800c0d2:	1d1a      	adds	r2, r3, #4
 800c0d4:	613a      	str	r2, [r7, #16]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d101      	bne.n	800c0e4 <clmt_clust+0x3a>
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	e010      	b.n	800c106 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c0e4:	697a      	ldr	r2, [r7, #20]
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	d307      	bcc.n	800c0fc <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c0ec:	697a      	ldr	r2, [r7, #20]
 800c0ee:	68bb      	ldr	r3, [r7, #8]
 800c0f0:	1ad3      	subs	r3, r2, r3
 800c0f2:	617b      	str	r3, [r7, #20]
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	3304      	adds	r3, #4
 800c0f8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c0fa:	e7e9      	b.n	800c0d0 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c0fc:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	681a      	ldr	r2, [r3, #0]
 800c102:	697b      	ldr	r3, [r7, #20]
 800c104:	4413      	add	r3, r2
}
 800c106:	4618      	mov	r0, r3
 800c108:	371c      	adds	r7, #28
 800c10a:	46bd      	mov	sp, r7
 800c10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c110:	4770      	bx	lr

0800c112 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c112:	b580      	push	{r7, lr}
 800c114:	b086      	sub	sp, #24
 800c116:	af00      	add	r7, sp, #0
 800c118:	6078      	str	r0, [r7, #4]
 800c11a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c128:	d204      	bcs.n	800c134 <dir_sdi+0x22>
 800c12a:	683b      	ldr	r3, [r7, #0]
 800c12c:	f003 031f 	and.w	r3, r3, #31
 800c130:	2b00      	cmp	r3, #0
 800c132:	d001      	beq.n	800c138 <dir_sdi+0x26>
		return FR_INT_ERR;
 800c134:	2302      	movs	r3, #2
 800c136:	e063      	b.n	800c200 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	683a      	ldr	r2, [r7, #0]
 800c13c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	689b      	ldr	r3, [r3, #8]
 800c142:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c144:	697b      	ldr	r3, [r7, #20]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d106      	bne.n	800c158 <dir_sdi+0x46>
 800c14a:	693b      	ldr	r3, [r7, #16]
 800c14c:	781b      	ldrb	r3, [r3, #0]
 800c14e:	2b02      	cmp	r3, #2
 800c150:	d902      	bls.n	800c158 <dir_sdi+0x46>
		clst = fs->dirbase;
 800c152:	693b      	ldr	r3, [r7, #16]
 800c154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c156:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c158:	697b      	ldr	r3, [r7, #20]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d10c      	bne.n	800c178 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	095b      	lsrs	r3, r3, #5
 800c162:	693a      	ldr	r2, [r7, #16]
 800c164:	8912      	ldrh	r2, [r2, #8]
 800c166:	4293      	cmp	r3, r2
 800c168:	d301      	bcc.n	800c16e <dir_sdi+0x5c>
 800c16a:	2302      	movs	r3, #2
 800c16c:	e048      	b.n	800c200 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c16e:	693b      	ldr	r3, [r7, #16]
 800c170:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	61da      	str	r2, [r3, #28]
 800c176:	e029      	b.n	800c1cc <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c178:	693b      	ldr	r3, [r7, #16]
 800c17a:	895b      	ldrh	r3, [r3, #10]
 800c17c:	025b      	lsls	r3, r3, #9
 800c17e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c180:	e019      	b.n	800c1b6 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	6979      	ldr	r1, [r7, #20]
 800c186:	4618      	mov	r0, r3
 800c188:	f7ff fd01 	bl	800bb8e <get_fat>
 800c18c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c18e:	697b      	ldr	r3, [r7, #20]
 800c190:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c194:	d101      	bne.n	800c19a <dir_sdi+0x88>
 800c196:	2301      	movs	r3, #1
 800c198:	e032      	b.n	800c200 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c19a:	697b      	ldr	r3, [r7, #20]
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	d904      	bls.n	800c1aa <dir_sdi+0x98>
 800c1a0:	693b      	ldr	r3, [r7, #16]
 800c1a2:	695b      	ldr	r3, [r3, #20]
 800c1a4:	697a      	ldr	r2, [r7, #20]
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	d301      	bcc.n	800c1ae <dir_sdi+0x9c>
 800c1aa:	2302      	movs	r3, #2
 800c1ac:	e028      	b.n	800c200 <dir_sdi+0xee>
			ofs -= csz;
 800c1ae:	683a      	ldr	r2, [r7, #0]
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	1ad3      	subs	r3, r2, r3
 800c1b4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c1b6:	683a      	ldr	r2, [r7, #0]
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	429a      	cmp	r2, r3
 800c1bc:	d2e1      	bcs.n	800c182 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c1be:	6979      	ldr	r1, [r7, #20]
 800c1c0:	6938      	ldr	r0, [r7, #16]
 800c1c2:	f7ff fcc5 	bl	800bb50 <clust2sect>
 800c1c6:	4602      	mov	r2, r0
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	697a      	ldr	r2, [r7, #20]
 800c1d0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	69db      	ldr	r3, [r3, #28]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d101      	bne.n	800c1de <dir_sdi+0xcc>
 800c1da:	2302      	movs	r3, #2
 800c1dc:	e010      	b.n	800c200 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	69da      	ldr	r2, [r3, #28]
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	0a5b      	lsrs	r3, r3, #9
 800c1e6:	441a      	add	r2, r3
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1f8:	441a      	add	r2, r3
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c1fe:	2300      	movs	r3, #0
}
 800c200:	4618      	mov	r0, r3
 800c202:	3718      	adds	r7, #24
 800c204:	46bd      	mov	sp, r7
 800c206:	bd80      	pop	{r7, pc}

0800c208 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c208:	b580      	push	{r7, lr}
 800c20a:	b086      	sub	sp, #24
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	6078      	str	r0, [r7, #4]
 800c210:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	695b      	ldr	r3, [r3, #20]
 800c21c:	3320      	adds	r3, #32
 800c21e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	69db      	ldr	r3, [r3, #28]
 800c224:	2b00      	cmp	r3, #0
 800c226:	d003      	beq.n	800c230 <dir_next+0x28>
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c22e:	d301      	bcc.n	800c234 <dir_next+0x2c>
 800c230:	2304      	movs	r3, #4
 800c232:	e0aa      	b.n	800c38a <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c234:	68bb      	ldr	r3, [r7, #8]
 800c236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	f040 8098 	bne.w	800c370 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	69db      	ldr	r3, [r3, #28]
 800c244:	1c5a      	adds	r2, r3, #1
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	699b      	ldr	r3, [r3, #24]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d10b      	bne.n	800c26a <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c252:	68bb      	ldr	r3, [r7, #8]
 800c254:	095b      	lsrs	r3, r3, #5
 800c256:	68fa      	ldr	r2, [r7, #12]
 800c258:	8912      	ldrh	r2, [r2, #8]
 800c25a:	4293      	cmp	r3, r2
 800c25c:	f0c0 8088 	bcc.w	800c370 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	2200      	movs	r2, #0
 800c264:	61da      	str	r2, [r3, #28]
 800c266:	2304      	movs	r3, #4
 800c268:	e08f      	b.n	800c38a <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	0a5b      	lsrs	r3, r3, #9
 800c26e:	68fa      	ldr	r2, [r7, #12]
 800c270:	8952      	ldrh	r2, [r2, #10]
 800c272:	3a01      	subs	r2, #1
 800c274:	4013      	ands	r3, r2
 800c276:	2b00      	cmp	r3, #0
 800c278:	d17a      	bne.n	800c370 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c27a:	687a      	ldr	r2, [r7, #4]
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	699b      	ldr	r3, [r3, #24]
 800c280:	4619      	mov	r1, r3
 800c282:	4610      	mov	r0, r2
 800c284:	f7ff fc83 	bl	800bb8e <get_fat>
 800c288:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c28a:	697b      	ldr	r3, [r7, #20]
 800c28c:	2b01      	cmp	r3, #1
 800c28e:	d801      	bhi.n	800c294 <dir_next+0x8c>
 800c290:	2302      	movs	r3, #2
 800c292:	e07a      	b.n	800c38a <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c294:	697b      	ldr	r3, [r7, #20]
 800c296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c29a:	d101      	bne.n	800c2a0 <dir_next+0x98>
 800c29c:	2301      	movs	r3, #1
 800c29e:	e074      	b.n	800c38a <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	695b      	ldr	r3, [r3, #20]
 800c2a4:	697a      	ldr	r2, [r7, #20]
 800c2a6:	429a      	cmp	r2, r3
 800c2a8:	d358      	bcc.n	800c35c <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d104      	bne.n	800c2ba <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	61da      	str	r2, [r3, #28]
 800c2b6:	2304      	movs	r3, #4
 800c2b8:	e067      	b.n	800c38a <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c2ba:	687a      	ldr	r2, [r7, #4]
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	699b      	ldr	r3, [r3, #24]
 800c2c0:	4619      	mov	r1, r3
 800c2c2:	4610      	mov	r0, r2
 800c2c4:	f7ff fe59 	bl	800bf7a <create_chain>
 800c2c8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c2ca:	697b      	ldr	r3, [r7, #20]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d101      	bne.n	800c2d4 <dir_next+0xcc>
 800c2d0:	2307      	movs	r3, #7
 800c2d2:	e05a      	b.n	800c38a <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c2d4:	697b      	ldr	r3, [r7, #20]
 800c2d6:	2b01      	cmp	r3, #1
 800c2d8:	d101      	bne.n	800c2de <dir_next+0xd6>
 800c2da:	2302      	movs	r3, #2
 800c2dc:	e055      	b.n	800c38a <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c2de:	697b      	ldr	r3, [r7, #20]
 800c2e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2e4:	d101      	bne.n	800c2ea <dir_next+0xe2>
 800c2e6:	2301      	movs	r3, #1
 800c2e8:	e04f      	b.n	800c38a <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c2ea:	68f8      	ldr	r0, [r7, #12]
 800c2ec:	f7ff fb50 	bl	800b990 <sync_window>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d001      	beq.n	800c2fa <dir_next+0xf2>
 800c2f6:	2301      	movs	r3, #1
 800c2f8:	e047      	b.n	800c38a <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	3330      	adds	r3, #48	@ 0x30
 800c2fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c302:	2100      	movs	r1, #0
 800c304:	4618      	mov	r0, r3
 800c306:	f7ff f97a 	bl	800b5fe <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c30a:	2300      	movs	r3, #0
 800c30c:	613b      	str	r3, [r7, #16]
 800c30e:	6979      	ldr	r1, [r7, #20]
 800c310:	68f8      	ldr	r0, [r7, #12]
 800c312:	f7ff fc1d 	bl	800bb50 <clust2sect>
 800c316:	4602      	mov	r2, r0
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c31c:	e012      	b.n	800c344 <dir_next+0x13c>
						fs->wflag = 1;
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	2201      	movs	r2, #1
 800c322:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c324:	68f8      	ldr	r0, [r7, #12]
 800c326:	f7ff fb33 	bl	800b990 <sync_window>
 800c32a:	4603      	mov	r3, r0
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d001      	beq.n	800c334 <dir_next+0x12c>
 800c330:	2301      	movs	r3, #1
 800c332:	e02a      	b.n	800c38a <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c334:	693b      	ldr	r3, [r7, #16]
 800c336:	3301      	adds	r3, #1
 800c338:	613b      	str	r3, [r7, #16]
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c33e:	1c5a      	adds	r2, r3, #1
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	895b      	ldrh	r3, [r3, #10]
 800c348:	461a      	mov	r2, r3
 800c34a:	693b      	ldr	r3, [r7, #16]
 800c34c:	4293      	cmp	r3, r2
 800c34e:	d3e6      	bcc.n	800c31e <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c354:	693b      	ldr	r3, [r7, #16]
 800c356:	1ad2      	subs	r2, r2, r3
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	697a      	ldr	r2, [r7, #20]
 800c360:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c362:	6979      	ldr	r1, [r7, #20]
 800c364:	68f8      	ldr	r0, [r7, #12]
 800c366:	f7ff fbf3 	bl	800bb50 <clust2sect>
 800c36a:	4602      	mov	r2, r0
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	68ba      	ldr	r2, [r7, #8]
 800c374:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c382:	441a      	add	r2, r3
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c388:	2300      	movs	r3, #0
}
 800c38a:	4618      	mov	r0, r3
 800c38c:	3718      	adds	r7, #24
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}

0800c392 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c392:	b580      	push	{r7, lr}
 800c394:	b086      	sub	sp, #24
 800c396:	af00      	add	r7, sp, #0
 800c398:	6078      	str	r0, [r7, #4]
 800c39a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c3a2:	2100      	movs	r1, #0
 800c3a4:	6878      	ldr	r0, [r7, #4]
 800c3a6:	f7ff feb4 	bl	800c112 <dir_sdi>
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c3ae:	7dfb      	ldrb	r3, [r7, #23]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d12b      	bne.n	800c40c <dir_alloc+0x7a>
		n = 0;
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	69db      	ldr	r3, [r3, #28]
 800c3bc:	4619      	mov	r1, r3
 800c3be:	68f8      	ldr	r0, [r7, #12]
 800c3c0:	f7ff fb2a 	bl	800ba18 <move_window>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c3c8:	7dfb      	ldrb	r3, [r7, #23]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d11d      	bne.n	800c40a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	6a1b      	ldr	r3, [r3, #32]
 800c3d2:	781b      	ldrb	r3, [r3, #0]
 800c3d4:	2be5      	cmp	r3, #229	@ 0xe5
 800c3d6:	d004      	beq.n	800c3e2 <dir_alloc+0x50>
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6a1b      	ldr	r3, [r3, #32]
 800c3dc:	781b      	ldrb	r3, [r3, #0]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d107      	bne.n	800c3f2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c3e2:	693b      	ldr	r3, [r7, #16]
 800c3e4:	3301      	adds	r3, #1
 800c3e6:	613b      	str	r3, [r7, #16]
 800c3e8:	693a      	ldr	r2, [r7, #16]
 800c3ea:	683b      	ldr	r3, [r7, #0]
 800c3ec:	429a      	cmp	r2, r3
 800c3ee:	d102      	bne.n	800c3f6 <dir_alloc+0x64>
 800c3f0:	e00c      	b.n	800c40c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c3f6:	2101      	movs	r1, #1
 800c3f8:	6878      	ldr	r0, [r7, #4]
 800c3fa:	f7ff ff05 	bl	800c208 <dir_next>
 800c3fe:	4603      	mov	r3, r0
 800c400:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c402:	7dfb      	ldrb	r3, [r7, #23]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d0d7      	beq.n	800c3b8 <dir_alloc+0x26>
 800c408:	e000      	b.n	800c40c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c40a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c40c:	7dfb      	ldrb	r3, [r7, #23]
 800c40e:	2b04      	cmp	r3, #4
 800c410:	d101      	bne.n	800c416 <dir_alloc+0x84>
 800c412:	2307      	movs	r3, #7
 800c414:	75fb      	strb	r3, [r7, #23]
	return res;
 800c416:	7dfb      	ldrb	r3, [r7, #23]
}
 800c418:	4618      	mov	r0, r3
 800c41a:	3718      	adds	r7, #24
 800c41c:	46bd      	mov	sp, r7
 800c41e:	bd80      	pop	{r7, pc}

0800c420 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c420:	b580      	push	{r7, lr}
 800c422:	b084      	sub	sp, #16
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
 800c428:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	331a      	adds	r3, #26
 800c42e:	4618      	mov	r0, r3
 800c430:	f7ff f842 	bl	800b4b8 <ld_word>
 800c434:	4603      	mov	r3, r0
 800c436:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	781b      	ldrb	r3, [r3, #0]
 800c43c:	2b03      	cmp	r3, #3
 800c43e:	d109      	bne.n	800c454 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	3314      	adds	r3, #20
 800c444:	4618      	mov	r0, r3
 800c446:	f7ff f837 	bl	800b4b8 <ld_word>
 800c44a:	4603      	mov	r3, r0
 800c44c:	041b      	lsls	r3, r3, #16
 800c44e:	68fa      	ldr	r2, [r7, #12]
 800c450:	4313      	orrs	r3, r2
 800c452:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c454:	68fb      	ldr	r3, [r7, #12]
}
 800c456:	4618      	mov	r0, r3
 800c458:	3710      	adds	r7, #16
 800c45a:	46bd      	mov	sp, r7
 800c45c:	bd80      	pop	{r7, pc}

0800c45e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c45e:	b580      	push	{r7, lr}
 800c460:	b084      	sub	sp, #16
 800c462:	af00      	add	r7, sp, #0
 800c464:	60f8      	str	r0, [r7, #12]
 800c466:	60b9      	str	r1, [r7, #8]
 800c468:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c46a:	68bb      	ldr	r3, [r7, #8]
 800c46c:	331a      	adds	r3, #26
 800c46e:	687a      	ldr	r2, [r7, #4]
 800c470:	b292      	uxth	r2, r2
 800c472:	4611      	mov	r1, r2
 800c474:	4618      	mov	r0, r3
 800c476:	f7ff f85a 	bl	800b52e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	781b      	ldrb	r3, [r3, #0]
 800c47e:	2b03      	cmp	r3, #3
 800c480:	d109      	bne.n	800c496 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c482:	68bb      	ldr	r3, [r7, #8]
 800c484:	f103 0214 	add.w	r2, r3, #20
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	0c1b      	lsrs	r3, r3, #16
 800c48c:	b29b      	uxth	r3, r3
 800c48e:	4619      	mov	r1, r3
 800c490:	4610      	mov	r0, r2
 800c492:	f7ff f84c 	bl	800b52e <st_word>
	}
}
 800c496:	bf00      	nop
 800c498:	3710      	adds	r7, #16
 800c49a:	46bd      	mov	sp, r7
 800c49c:	bd80      	pop	{r7, pc}

0800c49e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c49e:	b580      	push	{r7, lr}
 800c4a0:	b086      	sub	sp, #24
 800c4a2:	af00      	add	r7, sp, #0
 800c4a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c4ac:	2100      	movs	r1, #0
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f7ff fe2f 	bl	800c112 <dir_sdi>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c4b8:	7dfb      	ldrb	r3, [r7, #23]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d001      	beq.n	800c4c2 <dir_find+0x24>
 800c4be:	7dfb      	ldrb	r3, [r7, #23]
 800c4c0:	e03e      	b.n	800c540 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	69db      	ldr	r3, [r3, #28]
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	6938      	ldr	r0, [r7, #16]
 800c4ca:	f7ff faa5 	bl	800ba18 <move_window>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c4d2:	7dfb      	ldrb	r3, [r7, #23]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d12f      	bne.n	800c538 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	6a1b      	ldr	r3, [r3, #32]
 800c4dc:	781b      	ldrb	r3, [r3, #0]
 800c4de:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c4e0:	7bfb      	ldrb	r3, [r7, #15]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d102      	bne.n	800c4ec <dir_find+0x4e>
 800c4e6:	2304      	movs	r3, #4
 800c4e8:	75fb      	strb	r3, [r7, #23]
 800c4ea:	e028      	b.n	800c53e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	6a1b      	ldr	r3, [r3, #32]
 800c4f0:	330b      	adds	r3, #11
 800c4f2:	781b      	ldrb	r3, [r3, #0]
 800c4f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c4f8:	b2da      	uxtb	r2, r3
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6a1b      	ldr	r3, [r3, #32]
 800c502:	330b      	adds	r3, #11
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	f003 0308 	and.w	r3, r3, #8
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d10a      	bne.n	800c524 <dir_find+0x86>
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	6a18      	ldr	r0, [r3, #32]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	3324      	adds	r3, #36	@ 0x24
 800c516:	220b      	movs	r2, #11
 800c518:	4619      	mov	r1, r3
 800c51a:	f7ff f88b 	bl	800b634 <mem_cmp>
 800c51e:	4603      	mov	r3, r0
 800c520:	2b00      	cmp	r3, #0
 800c522:	d00b      	beq.n	800c53c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c524:	2100      	movs	r1, #0
 800c526:	6878      	ldr	r0, [r7, #4]
 800c528:	f7ff fe6e 	bl	800c208 <dir_next>
 800c52c:	4603      	mov	r3, r0
 800c52e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c530:	7dfb      	ldrb	r3, [r7, #23]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d0c5      	beq.n	800c4c2 <dir_find+0x24>
 800c536:	e002      	b.n	800c53e <dir_find+0xa0>
		if (res != FR_OK) break;
 800c538:	bf00      	nop
 800c53a:	e000      	b.n	800c53e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c53c:	bf00      	nop

	return res;
 800c53e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c540:	4618      	mov	r0, r3
 800c542:	3718      	adds	r7, #24
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}

0800c548 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b084      	sub	sp, #16
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800c556:	2101      	movs	r1, #1
 800c558:	6878      	ldr	r0, [r7, #4]
 800c55a:	f7ff ff1a 	bl	800c392 <dir_alloc>
 800c55e:	4603      	mov	r3, r0
 800c560:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c562:	7bfb      	ldrb	r3, [r7, #15]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d11c      	bne.n	800c5a2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	69db      	ldr	r3, [r3, #28]
 800c56c:	4619      	mov	r1, r3
 800c56e:	68b8      	ldr	r0, [r7, #8]
 800c570:	f7ff fa52 	bl	800ba18 <move_window>
 800c574:	4603      	mov	r3, r0
 800c576:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c578:	7bfb      	ldrb	r3, [r7, #15]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d111      	bne.n	800c5a2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	6a1b      	ldr	r3, [r3, #32]
 800c582:	2220      	movs	r2, #32
 800c584:	2100      	movs	r1, #0
 800c586:	4618      	mov	r0, r3
 800c588:	f7ff f839 	bl	800b5fe <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6a18      	ldr	r0, [r3, #32]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	3324      	adds	r3, #36	@ 0x24
 800c594:	220b      	movs	r2, #11
 800c596:	4619      	mov	r1, r3
 800c598:	f7ff f810 	bl	800b5bc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800c59c:	68bb      	ldr	r3, [r7, #8]
 800c59e:	2201      	movs	r2, #1
 800c5a0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c5a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	3710      	adds	r7, #16
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}

0800c5ac <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b088      	sub	sp, #32
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
 800c5b4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	60fb      	str	r3, [r7, #12]
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	3324      	adds	r3, #36	@ 0x24
 800c5c0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800c5c2:	220b      	movs	r2, #11
 800c5c4:	2120      	movs	r1, #32
 800c5c6:	68b8      	ldr	r0, [r7, #8]
 800c5c8:	f7ff f819 	bl	800b5fe <mem_set>
	si = i = 0; ni = 8;
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	613b      	str	r3, [r7, #16]
 800c5d0:	693b      	ldr	r3, [r7, #16]
 800c5d2:	61fb      	str	r3, [r7, #28]
 800c5d4:	2308      	movs	r3, #8
 800c5d6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800c5d8:	69fb      	ldr	r3, [r7, #28]
 800c5da:	1c5a      	adds	r2, r3, #1
 800c5dc:	61fa      	str	r2, [r7, #28]
 800c5de:	68fa      	ldr	r2, [r7, #12]
 800c5e0:	4413      	add	r3, r2
 800c5e2:	781b      	ldrb	r3, [r3, #0]
 800c5e4:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c5e6:	7efb      	ldrb	r3, [r7, #27]
 800c5e8:	2b20      	cmp	r3, #32
 800c5ea:	d94e      	bls.n	800c68a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800c5ec:	7efb      	ldrb	r3, [r7, #27]
 800c5ee:	2b2f      	cmp	r3, #47	@ 0x2f
 800c5f0:	d006      	beq.n	800c600 <create_name+0x54>
 800c5f2:	7efb      	ldrb	r3, [r7, #27]
 800c5f4:	2b5c      	cmp	r3, #92	@ 0x5c
 800c5f6:	d110      	bne.n	800c61a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c5f8:	e002      	b.n	800c600 <create_name+0x54>
 800c5fa:	69fb      	ldr	r3, [r7, #28]
 800c5fc:	3301      	adds	r3, #1
 800c5fe:	61fb      	str	r3, [r7, #28]
 800c600:	68fa      	ldr	r2, [r7, #12]
 800c602:	69fb      	ldr	r3, [r7, #28]
 800c604:	4413      	add	r3, r2
 800c606:	781b      	ldrb	r3, [r3, #0]
 800c608:	2b2f      	cmp	r3, #47	@ 0x2f
 800c60a:	d0f6      	beq.n	800c5fa <create_name+0x4e>
 800c60c:	68fa      	ldr	r2, [r7, #12]
 800c60e:	69fb      	ldr	r3, [r7, #28]
 800c610:	4413      	add	r3, r2
 800c612:	781b      	ldrb	r3, [r3, #0]
 800c614:	2b5c      	cmp	r3, #92	@ 0x5c
 800c616:	d0f0      	beq.n	800c5fa <create_name+0x4e>
			break;
 800c618:	e038      	b.n	800c68c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800c61a:	7efb      	ldrb	r3, [r7, #27]
 800c61c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c61e:	d003      	beq.n	800c628 <create_name+0x7c>
 800c620:	693a      	ldr	r2, [r7, #16]
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	429a      	cmp	r2, r3
 800c626:	d30c      	bcc.n	800c642 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800c628:	697b      	ldr	r3, [r7, #20]
 800c62a:	2b0b      	cmp	r3, #11
 800c62c:	d002      	beq.n	800c634 <create_name+0x88>
 800c62e:	7efb      	ldrb	r3, [r7, #27]
 800c630:	2b2e      	cmp	r3, #46	@ 0x2e
 800c632:	d001      	beq.n	800c638 <create_name+0x8c>
 800c634:	2306      	movs	r3, #6
 800c636:	e044      	b.n	800c6c2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800c638:	2308      	movs	r3, #8
 800c63a:	613b      	str	r3, [r7, #16]
 800c63c:	230b      	movs	r3, #11
 800c63e:	617b      	str	r3, [r7, #20]
			continue;
 800c640:	e022      	b.n	800c688 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800c642:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c646:	2b00      	cmp	r3, #0
 800c648:	da04      	bge.n	800c654 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800c64a:	7efb      	ldrb	r3, [r7, #27]
 800c64c:	3b80      	subs	r3, #128	@ 0x80
 800c64e:	4a1f      	ldr	r2, [pc, #124]	@ (800c6cc <create_name+0x120>)
 800c650:	5cd3      	ldrb	r3, [r2, r3]
 800c652:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800c654:	7efb      	ldrb	r3, [r7, #27]
 800c656:	4619      	mov	r1, r3
 800c658:	481d      	ldr	r0, [pc, #116]	@ (800c6d0 <create_name+0x124>)
 800c65a:	f7ff f812 	bl	800b682 <chk_chr>
 800c65e:	4603      	mov	r3, r0
 800c660:	2b00      	cmp	r3, #0
 800c662:	d001      	beq.n	800c668 <create_name+0xbc>
 800c664:	2306      	movs	r3, #6
 800c666:	e02c      	b.n	800c6c2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800c668:	7efb      	ldrb	r3, [r7, #27]
 800c66a:	2b60      	cmp	r3, #96	@ 0x60
 800c66c:	d905      	bls.n	800c67a <create_name+0xce>
 800c66e:	7efb      	ldrb	r3, [r7, #27]
 800c670:	2b7a      	cmp	r3, #122	@ 0x7a
 800c672:	d802      	bhi.n	800c67a <create_name+0xce>
 800c674:	7efb      	ldrb	r3, [r7, #27]
 800c676:	3b20      	subs	r3, #32
 800c678:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800c67a:	693b      	ldr	r3, [r7, #16]
 800c67c:	1c5a      	adds	r2, r3, #1
 800c67e:	613a      	str	r2, [r7, #16]
 800c680:	68ba      	ldr	r2, [r7, #8]
 800c682:	4413      	add	r3, r2
 800c684:	7efa      	ldrb	r2, [r7, #27]
 800c686:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800c688:	e7a6      	b.n	800c5d8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c68a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800c68c:	68fa      	ldr	r2, [r7, #12]
 800c68e:	69fb      	ldr	r3, [r7, #28]
 800c690:	441a      	add	r2, r3
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d101      	bne.n	800c6a0 <create_name+0xf4>
 800c69c:	2306      	movs	r3, #6
 800c69e:	e010      	b.n	800c6c2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c6a0:	68bb      	ldr	r3, [r7, #8]
 800c6a2:	781b      	ldrb	r3, [r3, #0]
 800c6a4:	2be5      	cmp	r3, #229	@ 0xe5
 800c6a6:	d102      	bne.n	800c6ae <create_name+0x102>
 800c6a8:	68bb      	ldr	r3, [r7, #8]
 800c6aa:	2205      	movs	r2, #5
 800c6ac:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c6ae:	7efb      	ldrb	r3, [r7, #27]
 800c6b0:	2b20      	cmp	r3, #32
 800c6b2:	d801      	bhi.n	800c6b8 <create_name+0x10c>
 800c6b4:	2204      	movs	r2, #4
 800c6b6:	e000      	b.n	800c6ba <create_name+0x10e>
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	68bb      	ldr	r3, [r7, #8]
 800c6bc:	330b      	adds	r3, #11
 800c6be:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800c6c0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	3720      	adds	r7, #32
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}
 800c6ca:	bf00      	nop
 800c6cc:	0800d7e0 	.word	0x0800d7e0
 800c6d0:	0800d768 	.word	0x0800d768

0800c6d4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	b086      	sub	sp, #24
 800c6d8:	af00      	add	r7, sp, #0
 800c6da:	6078      	str	r0, [r7, #4]
 800c6dc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c6e2:	693b      	ldr	r3, [r7, #16]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c6e8:	e002      	b.n	800c6f0 <follow_path+0x1c>
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	3301      	adds	r3, #1
 800c6ee:	603b      	str	r3, [r7, #0]
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	781b      	ldrb	r3, [r3, #0]
 800c6f4:	2b2f      	cmp	r3, #47	@ 0x2f
 800c6f6:	d0f8      	beq.n	800c6ea <follow_path+0x16>
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	781b      	ldrb	r3, [r3, #0]
 800c6fc:	2b5c      	cmp	r3, #92	@ 0x5c
 800c6fe:	d0f4      	beq.n	800c6ea <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c700:	693b      	ldr	r3, [r7, #16]
 800c702:	2200      	movs	r2, #0
 800c704:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	781b      	ldrb	r3, [r3, #0]
 800c70a:	2b1f      	cmp	r3, #31
 800c70c:	d80a      	bhi.n	800c724 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	2280      	movs	r2, #128	@ 0x80
 800c712:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800c716:	2100      	movs	r1, #0
 800c718:	6878      	ldr	r0, [r7, #4]
 800c71a:	f7ff fcfa 	bl	800c112 <dir_sdi>
 800c71e:	4603      	mov	r3, r0
 800c720:	75fb      	strb	r3, [r7, #23]
 800c722:	e043      	b.n	800c7ac <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c724:	463b      	mov	r3, r7
 800c726:	4619      	mov	r1, r3
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f7ff ff3f 	bl	800c5ac <create_name>
 800c72e:	4603      	mov	r3, r0
 800c730:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c732:	7dfb      	ldrb	r3, [r7, #23]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d134      	bne.n	800c7a2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c738:	6878      	ldr	r0, [r7, #4]
 800c73a:	f7ff feb0 	bl	800c49e <dir_find>
 800c73e:	4603      	mov	r3, r0
 800c740:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c748:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c74a:	7dfb      	ldrb	r3, [r7, #23]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d00a      	beq.n	800c766 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c750:	7dfb      	ldrb	r3, [r7, #23]
 800c752:	2b04      	cmp	r3, #4
 800c754:	d127      	bne.n	800c7a6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c756:	7afb      	ldrb	r3, [r7, #11]
 800c758:	f003 0304 	and.w	r3, r3, #4
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d122      	bne.n	800c7a6 <follow_path+0xd2>
 800c760:	2305      	movs	r3, #5
 800c762:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c764:	e01f      	b.n	800c7a6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c766:	7afb      	ldrb	r3, [r7, #11]
 800c768:	f003 0304 	and.w	r3, r3, #4
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d11c      	bne.n	800c7aa <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c770:	693b      	ldr	r3, [r7, #16]
 800c772:	799b      	ldrb	r3, [r3, #6]
 800c774:	f003 0310 	and.w	r3, r3, #16
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d102      	bne.n	800c782 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c77c:	2305      	movs	r3, #5
 800c77e:	75fb      	strb	r3, [r7, #23]
 800c780:	e014      	b.n	800c7ac <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	695b      	ldr	r3, [r3, #20]
 800c78c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c790:	4413      	add	r3, r2
 800c792:	4619      	mov	r1, r3
 800c794:	68f8      	ldr	r0, [r7, #12]
 800c796:	f7ff fe43 	bl	800c420 <ld_clust>
 800c79a:	4602      	mov	r2, r0
 800c79c:	693b      	ldr	r3, [r7, #16]
 800c79e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c7a0:	e7c0      	b.n	800c724 <follow_path+0x50>
			if (res != FR_OK) break;
 800c7a2:	bf00      	nop
 800c7a4:	e002      	b.n	800c7ac <follow_path+0xd8>
				break;
 800c7a6:	bf00      	nop
 800c7a8:	e000      	b.n	800c7ac <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c7aa:	bf00      	nop
			}
		}
	}

	return res;
 800c7ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3718      	adds	r7, #24
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}

0800c7b6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c7b6:	b480      	push	{r7}
 800c7b8:	b087      	sub	sp, #28
 800c7ba:	af00      	add	r7, sp, #0
 800c7bc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c7be:	f04f 33ff 	mov.w	r3, #4294967295
 800c7c2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d031      	beq.n	800c830 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	617b      	str	r3, [r7, #20]
 800c7d2:	e002      	b.n	800c7da <get_ldnumber+0x24>
 800c7d4:	697b      	ldr	r3, [r7, #20]
 800c7d6:	3301      	adds	r3, #1
 800c7d8:	617b      	str	r3, [r7, #20]
 800c7da:	697b      	ldr	r3, [r7, #20]
 800c7dc:	781b      	ldrb	r3, [r3, #0]
 800c7de:	2b20      	cmp	r3, #32
 800c7e0:	d903      	bls.n	800c7ea <get_ldnumber+0x34>
 800c7e2:	697b      	ldr	r3, [r7, #20]
 800c7e4:	781b      	ldrb	r3, [r3, #0]
 800c7e6:	2b3a      	cmp	r3, #58	@ 0x3a
 800c7e8:	d1f4      	bne.n	800c7d4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c7ea:	697b      	ldr	r3, [r7, #20]
 800c7ec:	781b      	ldrb	r3, [r3, #0]
 800c7ee:	2b3a      	cmp	r3, #58	@ 0x3a
 800c7f0:	d11c      	bne.n	800c82c <get_ldnumber+0x76>
			tp = *path;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	1c5a      	adds	r2, r3, #1
 800c7fc:	60fa      	str	r2, [r7, #12]
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	3b30      	subs	r3, #48	@ 0x30
 800c802:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	2b09      	cmp	r3, #9
 800c808:	d80e      	bhi.n	800c828 <get_ldnumber+0x72>
 800c80a:	68fa      	ldr	r2, [r7, #12]
 800c80c:	697b      	ldr	r3, [r7, #20]
 800c80e:	429a      	cmp	r2, r3
 800c810:	d10a      	bne.n	800c828 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d107      	bne.n	800c828 <get_ldnumber+0x72>
					vol = (int)i;
 800c818:	68bb      	ldr	r3, [r7, #8]
 800c81a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c81c:	697b      	ldr	r3, [r7, #20]
 800c81e:	3301      	adds	r3, #1
 800c820:	617b      	str	r3, [r7, #20]
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	697a      	ldr	r2, [r7, #20]
 800c826:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c828:	693b      	ldr	r3, [r7, #16]
 800c82a:	e002      	b.n	800c832 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c82c:	2300      	movs	r3, #0
 800c82e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c830:	693b      	ldr	r3, [r7, #16]
}
 800c832:	4618      	mov	r0, r3
 800c834:	371c      	adds	r7, #28
 800c836:	46bd      	mov	sp, r7
 800c838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83c:	4770      	bx	lr
	...

0800c840 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b082      	sub	sp, #8
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
 800c848:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	2200      	movs	r2, #0
 800c84e:	70da      	strb	r2, [r3, #3]
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	f04f 32ff 	mov.w	r2, #4294967295
 800c856:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c858:	6839      	ldr	r1, [r7, #0]
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f7ff f8dc 	bl	800ba18 <move_window>
 800c860:	4603      	mov	r3, r0
 800c862:	2b00      	cmp	r3, #0
 800c864:	d001      	beq.n	800c86a <check_fs+0x2a>
 800c866:	2304      	movs	r3, #4
 800c868:	e038      	b.n	800c8dc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	3330      	adds	r3, #48	@ 0x30
 800c86e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c872:	4618      	mov	r0, r3
 800c874:	f7fe fe20 	bl	800b4b8 <ld_word>
 800c878:	4603      	mov	r3, r0
 800c87a:	461a      	mov	r2, r3
 800c87c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c880:	429a      	cmp	r2, r3
 800c882:	d001      	beq.n	800c888 <check_fs+0x48>
 800c884:	2303      	movs	r3, #3
 800c886:	e029      	b.n	800c8dc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c88e:	2be9      	cmp	r3, #233	@ 0xe9
 800c890:	d009      	beq.n	800c8a6 <check_fs+0x66>
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c898:	2beb      	cmp	r3, #235	@ 0xeb
 800c89a:	d11e      	bne.n	800c8da <check_fs+0x9a>
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800c8a2:	2b90      	cmp	r3, #144	@ 0x90
 800c8a4:	d119      	bne.n	800c8da <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	3330      	adds	r3, #48	@ 0x30
 800c8aa:	3336      	adds	r3, #54	@ 0x36
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	f7fe fe1b 	bl	800b4e8 <ld_dword>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c8b8:	4a0a      	ldr	r2, [pc, #40]	@ (800c8e4 <check_fs+0xa4>)
 800c8ba:	4293      	cmp	r3, r2
 800c8bc:	d101      	bne.n	800c8c2 <check_fs+0x82>
 800c8be:	2300      	movs	r3, #0
 800c8c0:	e00c      	b.n	800c8dc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	3330      	adds	r3, #48	@ 0x30
 800c8c6:	3352      	adds	r3, #82	@ 0x52
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f7fe fe0d 	bl	800b4e8 <ld_dword>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	4a05      	ldr	r2, [pc, #20]	@ (800c8e8 <check_fs+0xa8>)
 800c8d2:	4293      	cmp	r3, r2
 800c8d4:	d101      	bne.n	800c8da <check_fs+0x9a>
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	e000      	b.n	800c8dc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c8da:	2302      	movs	r3, #2
}
 800c8dc:	4618      	mov	r0, r3
 800c8de:	3708      	adds	r7, #8
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	bd80      	pop	{r7, pc}
 800c8e4:	00544146 	.word	0x00544146
 800c8e8:	33544146 	.word	0x33544146

0800c8ec <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c8ec:	b580      	push	{r7, lr}
 800c8ee:	b096      	sub	sp, #88	@ 0x58
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	60f8      	str	r0, [r7, #12]
 800c8f4:	60b9      	str	r1, [r7, #8]
 800c8f6:	4613      	mov	r3, r2
 800c8f8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c900:	68f8      	ldr	r0, [r7, #12]
 800c902:	f7ff ff58 	bl	800c7b6 <get_ldnumber>
 800c906:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	da01      	bge.n	800c912 <find_volume+0x26>
 800c90e:	230b      	movs	r3, #11
 800c910:	e22d      	b.n	800cd6e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c912:	4aa1      	ldr	r2, [pc, #644]	@ (800cb98 <find_volume+0x2ac>)
 800c914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c916:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c91a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c91c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d101      	bne.n	800c926 <find_volume+0x3a>
 800c922:	230c      	movs	r3, #12
 800c924:	e223      	b.n	800cd6e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c926:	68bb      	ldr	r3, [r7, #8]
 800c928:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c92a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c92c:	79fb      	ldrb	r3, [r7, #7]
 800c92e:	f023 0301 	bic.w	r3, r3, #1
 800c932:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c936:	781b      	ldrb	r3, [r3, #0]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d01a      	beq.n	800c972 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c93c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c93e:	785b      	ldrb	r3, [r3, #1]
 800c940:	4618      	mov	r0, r3
 800c942:	f7fe fd19 	bl	800b378 <disk_status>
 800c946:	4603      	mov	r3, r0
 800c948:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c94c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c950:	f003 0301 	and.w	r3, r3, #1
 800c954:	2b00      	cmp	r3, #0
 800c956:	d10c      	bne.n	800c972 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c958:	79fb      	ldrb	r3, [r7, #7]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d007      	beq.n	800c96e <find_volume+0x82>
 800c95e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c962:	f003 0304 	and.w	r3, r3, #4
 800c966:	2b00      	cmp	r3, #0
 800c968:	d001      	beq.n	800c96e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c96a:	230a      	movs	r3, #10
 800c96c:	e1ff      	b.n	800cd6e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800c96e:	2300      	movs	r3, #0
 800c970:	e1fd      	b.n	800cd6e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c974:	2200      	movs	r2, #0
 800c976:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c978:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c97a:	b2da      	uxtb	r2, r3
 800c97c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c97e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c982:	785b      	ldrb	r3, [r3, #1]
 800c984:	4618      	mov	r0, r3
 800c986:	f7fe fd11 	bl	800b3ac <disk_initialize>
 800c98a:	4603      	mov	r3, r0
 800c98c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c990:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c994:	f003 0301 	and.w	r3, r3, #1
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d001      	beq.n	800c9a0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c99c:	2303      	movs	r3, #3
 800c99e:	e1e6      	b.n	800cd6e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c9a0:	79fb      	ldrb	r3, [r7, #7]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d007      	beq.n	800c9b6 <find_volume+0xca>
 800c9a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c9aa:	f003 0304 	and.w	r3, r3, #4
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d001      	beq.n	800c9b6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c9b2:	230a      	movs	r3, #10
 800c9b4:	e1db      	b.n	800cd6e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c9ba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c9bc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c9be:	f7ff ff3f 	bl	800c840 <check_fs>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c9c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c9cc:	2b02      	cmp	r3, #2
 800c9ce:	d149      	bne.n	800ca64 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c9d4:	e01e      	b.n	800ca14 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c9d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9d8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c9dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9de:	011b      	lsls	r3, r3, #4
 800c9e0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c9e4:	4413      	add	r3, r2
 800c9e6:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c9e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ea:	3304      	adds	r3, #4
 800c9ec:	781b      	ldrb	r3, [r3, #0]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d006      	beq.n	800ca00 <find_volume+0x114>
 800c9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9f4:	3308      	adds	r3, #8
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	f7fe fd76 	bl	800b4e8 <ld_dword>
 800c9fc:	4602      	mov	r2, r0
 800c9fe:	e000      	b.n	800ca02 <find_volume+0x116>
 800ca00:	2200      	movs	r2, #0
 800ca02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca04:	009b      	lsls	r3, r3, #2
 800ca06:	3358      	adds	r3, #88	@ 0x58
 800ca08:	443b      	add	r3, r7
 800ca0a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ca0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca10:	3301      	adds	r3, #1
 800ca12:	643b      	str	r3, [r7, #64]	@ 0x40
 800ca14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca16:	2b03      	cmp	r3, #3
 800ca18:	d9dd      	bls.n	800c9d6 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800ca1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d002      	beq.n	800ca2a <find_volume+0x13e>
 800ca24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca26:	3b01      	subs	r3, #1
 800ca28:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800ca2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca2c:	009b      	lsls	r3, r3, #2
 800ca2e:	3358      	adds	r3, #88	@ 0x58
 800ca30:	443b      	add	r3, r7
 800ca32:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800ca36:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800ca38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d005      	beq.n	800ca4a <find_volume+0x15e>
 800ca3e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ca40:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ca42:	f7ff fefd 	bl	800c840 <check_fs>
 800ca46:	4603      	mov	r3, r0
 800ca48:	e000      	b.n	800ca4c <find_volume+0x160>
 800ca4a:	2303      	movs	r3, #3
 800ca4c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800ca50:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ca54:	2b01      	cmp	r3, #1
 800ca56:	d905      	bls.n	800ca64 <find_volume+0x178>
 800ca58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca5a:	3301      	adds	r3, #1
 800ca5c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ca5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca60:	2b03      	cmp	r3, #3
 800ca62:	d9e2      	bls.n	800ca2a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800ca64:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ca68:	2b04      	cmp	r3, #4
 800ca6a:	d101      	bne.n	800ca70 <find_volume+0x184>
 800ca6c:	2301      	movs	r3, #1
 800ca6e:	e17e      	b.n	800cd6e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800ca70:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ca74:	2b01      	cmp	r3, #1
 800ca76:	d901      	bls.n	800ca7c <find_volume+0x190>
 800ca78:	230d      	movs	r3, #13
 800ca7a:	e178      	b.n	800cd6e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ca7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca7e:	3330      	adds	r3, #48	@ 0x30
 800ca80:	330b      	adds	r3, #11
 800ca82:	4618      	mov	r0, r3
 800ca84:	f7fe fd18 	bl	800b4b8 <ld_word>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca8e:	d001      	beq.n	800ca94 <find_volume+0x1a8>
 800ca90:	230d      	movs	r3, #13
 800ca92:	e16c      	b.n	800cd6e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ca94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca96:	3330      	adds	r3, #48	@ 0x30
 800ca98:	3316      	adds	r3, #22
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	f7fe fd0c 	bl	800b4b8 <ld_word>
 800caa0:	4603      	mov	r3, r0
 800caa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800caa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d106      	bne.n	800cab8 <find_volume+0x1cc>
 800caaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caac:	3330      	adds	r3, #48	@ 0x30
 800caae:	3324      	adds	r3, #36	@ 0x24
 800cab0:	4618      	mov	r0, r3
 800cab2:	f7fe fd19 	bl	800b4e8 <ld_dword>
 800cab6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800cab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cabc:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800cabe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cac0:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800cac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cac6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800cac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caca:	789b      	ldrb	r3, [r3, #2]
 800cacc:	2b01      	cmp	r3, #1
 800cace:	d005      	beq.n	800cadc <find_volume+0x1f0>
 800cad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cad2:	789b      	ldrb	r3, [r3, #2]
 800cad4:	2b02      	cmp	r3, #2
 800cad6:	d001      	beq.n	800cadc <find_volume+0x1f0>
 800cad8:	230d      	movs	r3, #13
 800cada:	e148      	b.n	800cd6e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800cadc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cade:	789b      	ldrb	r3, [r3, #2]
 800cae0:	461a      	mov	r2, r3
 800cae2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cae4:	fb02 f303 	mul.w	r3, r2, r3
 800cae8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800caea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800caf0:	461a      	mov	r2, r3
 800caf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caf4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800caf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caf8:	895b      	ldrh	r3, [r3, #10]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d008      	beq.n	800cb10 <find_volume+0x224>
 800cafe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb00:	895b      	ldrh	r3, [r3, #10]
 800cb02:	461a      	mov	r2, r3
 800cb04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb06:	895b      	ldrh	r3, [r3, #10]
 800cb08:	3b01      	subs	r3, #1
 800cb0a:	4013      	ands	r3, r2
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d001      	beq.n	800cb14 <find_volume+0x228>
 800cb10:	230d      	movs	r3, #13
 800cb12:	e12c      	b.n	800cd6e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800cb14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb16:	3330      	adds	r3, #48	@ 0x30
 800cb18:	3311      	adds	r3, #17
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	f7fe fccc 	bl	800b4b8 <ld_word>
 800cb20:	4603      	mov	r3, r0
 800cb22:	461a      	mov	r2, r3
 800cb24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb26:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800cb28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb2a:	891b      	ldrh	r3, [r3, #8]
 800cb2c:	f003 030f 	and.w	r3, r3, #15
 800cb30:	b29b      	uxth	r3, r3
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d001      	beq.n	800cb3a <find_volume+0x24e>
 800cb36:	230d      	movs	r3, #13
 800cb38:	e119      	b.n	800cd6e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800cb3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb3c:	3330      	adds	r3, #48	@ 0x30
 800cb3e:	3313      	adds	r3, #19
 800cb40:	4618      	mov	r0, r3
 800cb42:	f7fe fcb9 	bl	800b4b8 <ld_word>
 800cb46:	4603      	mov	r3, r0
 800cb48:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800cb4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d106      	bne.n	800cb5e <find_volume+0x272>
 800cb50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb52:	3330      	adds	r3, #48	@ 0x30
 800cb54:	3320      	adds	r3, #32
 800cb56:	4618      	mov	r0, r3
 800cb58:	f7fe fcc6 	bl	800b4e8 <ld_dword>
 800cb5c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800cb5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb60:	3330      	adds	r3, #48	@ 0x30
 800cb62:	330e      	adds	r3, #14
 800cb64:	4618      	mov	r0, r3
 800cb66:	f7fe fca7 	bl	800b4b8 <ld_word>
 800cb6a:	4603      	mov	r3, r0
 800cb6c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800cb6e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d101      	bne.n	800cb78 <find_volume+0x28c>
 800cb74:	230d      	movs	r3, #13
 800cb76:	e0fa      	b.n	800cd6e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800cb78:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800cb7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb7c:	4413      	add	r3, r2
 800cb7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cb80:	8912      	ldrh	r2, [r2, #8]
 800cb82:	0912      	lsrs	r2, r2, #4
 800cb84:	b292      	uxth	r2, r2
 800cb86:	4413      	add	r3, r2
 800cb88:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800cb8a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cb8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb8e:	429a      	cmp	r2, r3
 800cb90:	d204      	bcs.n	800cb9c <find_volume+0x2b0>
 800cb92:	230d      	movs	r3, #13
 800cb94:	e0eb      	b.n	800cd6e <find_volume+0x482>
 800cb96:	bf00      	nop
 800cb98:	20000dc8 	.word	0x20000dc8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800cb9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cb9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cba0:	1ad3      	subs	r3, r2, r3
 800cba2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cba4:	8952      	ldrh	r2, [r2, #10]
 800cba6:	fbb3 f3f2 	udiv	r3, r3, r2
 800cbaa:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800cbac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d101      	bne.n	800cbb6 <find_volume+0x2ca>
 800cbb2:	230d      	movs	r3, #13
 800cbb4:	e0db      	b.n	800cd6e <find_volume+0x482>
		fmt = FS_FAT32;
 800cbb6:	2303      	movs	r3, #3
 800cbb8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800cbbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbbe:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800cbc2:	4293      	cmp	r3, r2
 800cbc4:	d802      	bhi.n	800cbcc <find_volume+0x2e0>
 800cbc6:	2302      	movs	r3, #2
 800cbc8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800cbcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbce:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800cbd2:	4293      	cmp	r3, r2
 800cbd4:	d802      	bhi.n	800cbdc <find_volume+0x2f0>
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800cbdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbde:	1c9a      	adds	r2, r3, #2
 800cbe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbe2:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800cbe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbe6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cbe8:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800cbea:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800cbec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbee:	441a      	add	r2, r3
 800cbf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbf2:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800cbf4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cbf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbf8:	441a      	add	r2, r3
 800cbfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbfc:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800cbfe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc02:	2b03      	cmp	r3, #3
 800cc04:	d11e      	bne.n	800cc44 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800cc06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc08:	3330      	adds	r3, #48	@ 0x30
 800cc0a:	332a      	adds	r3, #42	@ 0x2a
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	f7fe fc53 	bl	800b4b8 <ld_word>
 800cc12:	4603      	mov	r3, r0
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d001      	beq.n	800cc1c <find_volume+0x330>
 800cc18:	230d      	movs	r3, #13
 800cc1a:	e0a8      	b.n	800cd6e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800cc1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc1e:	891b      	ldrh	r3, [r3, #8]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d001      	beq.n	800cc28 <find_volume+0x33c>
 800cc24:	230d      	movs	r3, #13
 800cc26:	e0a2      	b.n	800cd6e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800cc28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc2a:	3330      	adds	r3, #48	@ 0x30
 800cc2c:	332c      	adds	r3, #44	@ 0x2c
 800cc2e:	4618      	mov	r0, r3
 800cc30:	f7fe fc5a 	bl	800b4e8 <ld_dword>
 800cc34:	4602      	mov	r2, r0
 800cc36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc38:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800cc3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc3c:	695b      	ldr	r3, [r3, #20]
 800cc3e:	009b      	lsls	r3, r3, #2
 800cc40:	647b      	str	r3, [r7, #68]	@ 0x44
 800cc42:	e01f      	b.n	800cc84 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800cc44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc46:	891b      	ldrh	r3, [r3, #8]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d101      	bne.n	800cc50 <find_volume+0x364>
 800cc4c:	230d      	movs	r3, #13
 800cc4e:	e08e      	b.n	800cd6e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800cc50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc52:	6a1a      	ldr	r2, [r3, #32]
 800cc54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc56:	441a      	add	r2, r3
 800cc58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc5a:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800cc5c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc60:	2b02      	cmp	r3, #2
 800cc62:	d103      	bne.n	800cc6c <find_volume+0x380>
 800cc64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc66:	695b      	ldr	r3, [r3, #20]
 800cc68:	005b      	lsls	r3, r3, #1
 800cc6a:	e00a      	b.n	800cc82 <find_volume+0x396>
 800cc6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc6e:	695a      	ldr	r2, [r3, #20]
 800cc70:	4613      	mov	r3, r2
 800cc72:	005b      	lsls	r3, r3, #1
 800cc74:	4413      	add	r3, r2
 800cc76:	085a      	lsrs	r2, r3, #1
 800cc78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc7a:	695b      	ldr	r3, [r3, #20]
 800cc7c:	f003 0301 	and.w	r3, r3, #1
 800cc80:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800cc82:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800cc84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc86:	699a      	ldr	r2, [r3, #24]
 800cc88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc8a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800cc8e:	0a5b      	lsrs	r3, r3, #9
 800cc90:	429a      	cmp	r2, r3
 800cc92:	d201      	bcs.n	800cc98 <find_volume+0x3ac>
 800cc94:	230d      	movs	r3, #13
 800cc96:	e06a      	b.n	800cd6e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800cc98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc9a:	f04f 32ff 	mov.w	r2, #4294967295
 800cc9e:	611a      	str	r2, [r3, #16]
 800cca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cca2:	691a      	ldr	r2, [r3, #16]
 800cca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cca6:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800cca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccaa:	2280      	movs	r2, #128	@ 0x80
 800ccac:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ccae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ccb2:	2b03      	cmp	r3, #3
 800ccb4:	d149      	bne.n	800cd4a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ccb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccb8:	3330      	adds	r3, #48	@ 0x30
 800ccba:	3330      	adds	r3, #48	@ 0x30
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	f7fe fbfb 	bl	800b4b8 <ld_word>
 800ccc2:	4603      	mov	r3, r0
 800ccc4:	2b01      	cmp	r3, #1
 800ccc6:	d140      	bne.n	800cd4a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ccc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccca:	3301      	adds	r3, #1
 800cccc:	4619      	mov	r1, r3
 800ccce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ccd0:	f7fe fea2 	bl	800ba18 <move_window>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d137      	bne.n	800cd4a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800ccda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccdc:	2200      	movs	r2, #0
 800ccde:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800cce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cce2:	3330      	adds	r3, #48	@ 0x30
 800cce4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cce8:	4618      	mov	r0, r3
 800ccea:	f7fe fbe5 	bl	800b4b8 <ld_word>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	461a      	mov	r2, r3
 800ccf2:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ccf6:	429a      	cmp	r2, r3
 800ccf8:	d127      	bne.n	800cd4a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ccfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccfc:	3330      	adds	r3, #48	@ 0x30
 800ccfe:	4618      	mov	r0, r3
 800cd00:	f7fe fbf2 	bl	800b4e8 <ld_dword>
 800cd04:	4603      	mov	r3, r0
 800cd06:	4a1c      	ldr	r2, [pc, #112]	@ (800cd78 <find_volume+0x48c>)
 800cd08:	4293      	cmp	r3, r2
 800cd0a:	d11e      	bne.n	800cd4a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800cd0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd0e:	3330      	adds	r3, #48	@ 0x30
 800cd10:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800cd14:	4618      	mov	r0, r3
 800cd16:	f7fe fbe7 	bl	800b4e8 <ld_dword>
 800cd1a:	4603      	mov	r3, r0
 800cd1c:	4a17      	ldr	r2, [pc, #92]	@ (800cd7c <find_volume+0x490>)
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	d113      	bne.n	800cd4a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800cd22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd24:	3330      	adds	r3, #48	@ 0x30
 800cd26:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	f7fe fbdc 	bl	800b4e8 <ld_dword>
 800cd30:	4602      	mov	r2, r0
 800cd32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd34:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800cd36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd38:	3330      	adds	r3, #48	@ 0x30
 800cd3a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800cd3e:	4618      	mov	r0, r3
 800cd40:	f7fe fbd2 	bl	800b4e8 <ld_dword>
 800cd44:	4602      	mov	r2, r0
 800cd46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd48:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800cd4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd4c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800cd50:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800cd52:	4b0b      	ldr	r3, [pc, #44]	@ (800cd80 <find_volume+0x494>)
 800cd54:	881b      	ldrh	r3, [r3, #0]
 800cd56:	3301      	adds	r3, #1
 800cd58:	b29a      	uxth	r2, r3
 800cd5a:	4b09      	ldr	r3, [pc, #36]	@ (800cd80 <find_volume+0x494>)
 800cd5c:	801a      	strh	r2, [r3, #0]
 800cd5e:	4b08      	ldr	r3, [pc, #32]	@ (800cd80 <find_volume+0x494>)
 800cd60:	881a      	ldrh	r2, [r3, #0]
 800cd62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd64:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800cd66:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cd68:	f7fe fdee 	bl	800b948 <clear_lock>
#endif
	return FR_OK;
 800cd6c:	2300      	movs	r3, #0
}
 800cd6e:	4618      	mov	r0, r3
 800cd70:	3758      	adds	r7, #88	@ 0x58
 800cd72:	46bd      	mov	sp, r7
 800cd74:	bd80      	pop	{r7, pc}
 800cd76:	bf00      	nop
 800cd78:	41615252 	.word	0x41615252
 800cd7c:	61417272 	.word	0x61417272
 800cd80:	20000dcc 	.word	0x20000dcc

0800cd84 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b084      	sub	sp, #16
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
 800cd8c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800cd8e:	2309      	movs	r3, #9
 800cd90:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d01c      	beq.n	800cdd2 <validate+0x4e>
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d018      	beq.n	800cdd2 <validate+0x4e>
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	781b      	ldrb	r3, [r3, #0]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d013      	beq.n	800cdd2 <validate+0x4e>
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	889a      	ldrh	r2, [r3, #4]
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	88db      	ldrh	r3, [r3, #6]
 800cdb4:	429a      	cmp	r2, r3
 800cdb6:	d10c      	bne.n	800cdd2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	785b      	ldrb	r3, [r3, #1]
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	f7fe fada 	bl	800b378 <disk_status>
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	f003 0301 	and.w	r3, r3, #1
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d101      	bne.n	800cdd2 <validate+0x4e>
			res = FR_OK;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800cdd2:	7bfb      	ldrb	r3, [r7, #15]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d102      	bne.n	800cdde <validate+0x5a>
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	e000      	b.n	800cde0 <validate+0x5c>
 800cdde:	2300      	movs	r3, #0
 800cde0:	683a      	ldr	r2, [r7, #0]
 800cde2:	6013      	str	r3, [r2, #0]
	return res;
 800cde4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cde6:	4618      	mov	r0, r3
 800cde8:	3710      	adds	r7, #16
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bd80      	pop	{r7, pc}
	...

0800cdf0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b088      	sub	sp, #32
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	60f8      	str	r0, [r7, #12]
 800cdf8:	60b9      	str	r1, [r7, #8]
 800cdfa:	4613      	mov	r3, r2
 800cdfc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800ce02:	f107 0310 	add.w	r3, r7, #16
 800ce06:	4618      	mov	r0, r3
 800ce08:	f7ff fcd5 	bl	800c7b6 <get_ldnumber>
 800ce0c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ce0e:	69fb      	ldr	r3, [r7, #28]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	da01      	bge.n	800ce18 <f_mount+0x28>
 800ce14:	230b      	movs	r3, #11
 800ce16:	e02b      	b.n	800ce70 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ce18:	4a17      	ldr	r2, [pc, #92]	@ (800ce78 <f_mount+0x88>)
 800ce1a:	69fb      	ldr	r3, [r7, #28]
 800ce1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce20:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ce22:	69bb      	ldr	r3, [r7, #24]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d005      	beq.n	800ce34 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ce28:	69b8      	ldr	r0, [r7, #24]
 800ce2a:	f7fe fd8d 	bl	800b948 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ce2e:	69bb      	ldr	r3, [r7, #24]
 800ce30:	2200      	movs	r2, #0
 800ce32:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d002      	beq.n	800ce40 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	2200      	movs	r2, #0
 800ce3e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ce40:	68fa      	ldr	r2, [r7, #12]
 800ce42:	490d      	ldr	r1, [pc, #52]	@ (800ce78 <f_mount+0x88>)
 800ce44:	69fb      	ldr	r3, [r7, #28]
 800ce46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d002      	beq.n	800ce56 <f_mount+0x66>
 800ce50:	79fb      	ldrb	r3, [r7, #7]
 800ce52:	2b01      	cmp	r3, #1
 800ce54:	d001      	beq.n	800ce5a <f_mount+0x6a>
 800ce56:	2300      	movs	r3, #0
 800ce58:	e00a      	b.n	800ce70 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ce5a:	f107 010c 	add.w	r1, r7, #12
 800ce5e:	f107 0308 	add.w	r3, r7, #8
 800ce62:	2200      	movs	r2, #0
 800ce64:	4618      	mov	r0, r3
 800ce66:	f7ff fd41 	bl	800c8ec <find_volume>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800ce6e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce70:	4618      	mov	r0, r3
 800ce72:	3720      	adds	r7, #32
 800ce74:	46bd      	mov	sp, r7
 800ce76:	bd80      	pop	{r7, pc}
 800ce78:	20000dc8 	.word	0x20000dc8

0800ce7c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b098      	sub	sp, #96	@ 0x60
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	60f8      	str	r0, [r7, #12]
 800ce84:	60b9      	str	r1, [r7, #8]
 800ce86:	4613      	mov	r3, r2
 800ce88:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d101      	bne.n	800ce94 <f_open+0x18>
 800ce90:	2309      	movs	r3, #9
 800ce92:	e1a9      	b.n	800d1e8 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ce94:	79fb      	ldrb	r3, [r7, #7]
 800ce96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ce9a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800ce9c:	79fa      	ldrb	r2, [r7, #7]
 800ce9e:	f107 0110 	add.w	r1, r7, #16
 800cea2:	f107 0308 	add.w	r3, r7, #8
 800cea6:	4618      	mov	r0, r3
 800cea8:	f7ff fd20 	bl	800c8ec <find_volume>
 800ceac:	4603      	mov	r3, r0
 800ceae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800ceb2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	f040 818d 	bne.w	800d1d6 <f_open+0x35a>
		dj.obj.fs = fs;
 800cebc:	693b      	ldr	r3, [r7, #16]
 800cebe:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800cec0:	68ba      	ldr	r2, [r7, #8]
 800cec2:	f107 0314 	add.w	r3, r7, #20
 800cec6:	4611      	mov	r1, r2
 800cec8:	4618      	mov	r0, r3
 800ceca:	f7ff fc03 	bl	800c6d4 <follow_path>
 800cece:	4603      	mov	r3, r0
 800ced0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ced4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d118      	bne.n	800cf0e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800cedc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cee0:	b25b      	sxtb	r3, r3
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	da03      	bge.n	800ceee <f_open+0x72>
				res = FR_INVALID_NAME;
 800cee6:	2306      	movs	r3, #6
 800cee8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ceec:	e00f      	b.n	800cf0e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ceee:	79fb      	ldrb	r3, [r7, #7]
 800cef0:	2b01      	cmp	r3, #1
 800cef2:	bf8c      	ite	hi
 800cef4:	2301      	movhi	r3, #1
 800cef6:	2300      	movls	r3, #0
 800cef8:	b2db      	uxtb	r3, r3
 800cefa:	461a      	mov	r2, r3
 800cefc:	f107 0314 	add.w	r3, r7, #20
 800cf00:	4611      	mov	r1, r2
 800cf02:	4618      	mov	r0, r3
 800cf04:	f7fe fbd8 	bl	800b6b8 <chk_lock>
 800cf08:	4603      	mov	r3, r0
 800cf0a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800cf0e:	79fb      	ldrb	r3, [r7, #7]
 800cf10:	f003 031c 	and.w	r3, r3, #28
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d07f      	beq.n	800d018 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800cf18:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d017      	beq.n	800cf50 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800cf20:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cf24:	2b04      	cmp	r3, #4
 800cf26:	d10e      	bne.n	800cf46 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800cf28:	f7fe fc22 	bl	800b770 <enq_lock>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d006      	beq.n	800cf40 <f_open+0xc4>
 800cf32:	f107 0314 	add.w	r3, r7, #20
 800cf36:	4618      	mov	r0, r3
 800cf38:	f7ff fb06 	bl	800c548 <dir_register>
 800cf3c:	4603      	mov	r3, r0
 800cf3e:	e000      	b.n	800cf42 <f_open+0xc6>
 800cf40:	2312      	movs	r3, #18
 800cf42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800cf46:	79fb      	ldrb	r3, [r7, #7]
 800cf48:	f043 0308 	orr.w	r3, r3, #8
 800cf4c:	71fb      	strb	r3, [r7, #7]
 800cf4e:	e010      	b.n	800cf72 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cf50:	7ebb      	ldrb	r3, [r7, #26]
 800cf52:	f003 0311 	and.w	r3, r3, #17
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d003      	beq.n	800cf62 <f_open+0xe6>
					res = FR_DENIED;
 800cf5a:	2307      	movs	r3, #7
 800cf5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cf60:	e007      	b.n	800cf72 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800cf62:	79fb      	ldrb	r3, [r7, #7]
 800cf64:	f003 0304 	and.w	r3, r3, #4
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d002      	beq.n	800cf72 <f_open+0xf6>
 800cf6c:	2308      	movs	r3, #8
 800cf6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800cf72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d168      	bne.n	800d04c <f_open+0x1d0>
 800cf7a:	79fb      	ldrb	r3, [r7, #7]
 800cf7c:	f003 0308 	and.w	r3, r3, #8
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d063      	beq.n	800d04c <f_open+0x1d0>
				dw = GET_FATTIME();
 800cf84:	f7fd ffb6 	bl	800aef4 <get_fattime>
 800cf88:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800cf8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf8c:	330e      	adds	r3, #14
 800cf8e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cf90:	4618      	mov	r0, r3
 800cf92:	f7fe fae7 	bl	800b564 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800cf96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf98:	3316      	adds	r3, #22
 800cf9a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	f7fe fae1 	bl	800b564 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800cfa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfa4:	330b      	adds	r3, #11
 800cfa6:	2220      	movs	r2, #32
 800cfa8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cfae:	4611      	mov	r1, r2
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	f7ff fa35 	bl	800c420 <ld_clust>
 800cfb6:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800cfb8:	693b      	ldr	r3, [r7, #16]
 800cfba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	f7ff fa4d 	bl	800c45e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800cfc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfc6:	331c      	adds	r3, #28
 800cfc8:	2100      	movs	r1, #0
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f7fe faca 	bl	800b564 <st_dword>
					fs->wflag = 1;
 800cfd0:	693b      	ldr	r3, [r7, #16]
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800cfd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d037      	beq.n	800d04c <f_open+0x1d0>
						dw = fs->winsect;
 800cfdc:	693b      	ldr	r3, [r7, #16]
 800cfde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfe0:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800cfe2:	f107 0314 	add.w	r3, r7, #20
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800cfea:	4618      	mov	r0, r3
 800cfec:	f7fe ff60 	bl	800beb0 <remove_chain>
 800cff0:	4603      	mov	r3, r0
 800cff2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800cff6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d126      	bne.n	800d04c <f_open+0x1d0>
							res = move_window(fs, dw);
 800cffe:	693b      	ldr	r3, [r7, #16]
 800d000:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d002:	4618      	mov	r0, r3
 800d004:	f7fe fd08 	bl	800ba18 <move_window>
 800d008:	4603      	mov	r3, r0
 800d00a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d00e:	693b      	ldr	r3, [r7, #16]
 800d010:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d012:	3a01      	subs	r2, #1
 800d014:	60da      	str	r2, [r3, #12]
 800d016:	e019      	b.n	800d04c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d018:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d115      	bne.n	800d04c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d020:	7ebb      	ldrb	r3, [r7, #26]
 800d022:	f003 0310 	and.w	r3, r3, #16
 800d026:	2b00      	cmp	r3, #0
 800d028:	d003      	beq.n	800d032 <f_open+0x1b6>
					res = FR_NO_FILE;
 800d02a:	2304      	movs	r3, #4
 800d02c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d030:	e00c      	b.n	800d04c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d032:	79fb      	ldrb	r3, [r7, #7]
 800d034:	f003 0302 	and.w	r3, r3, #2
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d007      	beq.n	800d04c <f_open+0x1d0>
 800d03c:	7ebb      	ldrb	r3, [r7, #26]
 800d03e:	f003 0301 	and.w	r3, r3, #1
 800d042:	2b00      	cmp	r3, #0
 800d044:	d002      	beq.n	800d04c <f_open+0x1d0>
						res = FR_DENIED;
 800d046:	2307      	movs	r3, #7
 800d048:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d04c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d050:	2b00      	cmp	r3, #0
 800d052:	d126      	bne.n	800d0a2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d054:	79fb      	ldrb	r3, [r7, #7]
 800d056:	f003 0308 	and.w	r3, r3, #8
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d003      	beq.n	800d066 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800d05e:	79fb      	ldrb	r3, [r7, #7]
 800d060:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d064:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d066:	693b      	ldr	r3, [r7, #16]
 800d068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800d06e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d074:	79fb      	ldrb	r3, [r7, #7]
 800d076:	2b01      	cmp	r3, #1
 800d078:	bf8c      	ite	hi
 800d07a:	2301      	movhi	r3, #1
 800d07c:	2300      	movls	r3, #0
 800d07e:	b2db      	uxtb	r3, r3
 800d080:	461a      	mov	r2, r3
 800d082:	f107 0314 	add.w	r3, r7, #20
 800d086:	4611      	mov	r1, r2
 800d088:	4618      	mov	r0, r3
 800d08a:	f7fe fb93 	bl	800b7b4 <inc_lock>
 800d08e:	4602      	mov	r2, r0
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	691b      	ldr	r3, [r3, #16]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d102      	bne.n	800d0a2 <f_open+0x226>
 800d09c:	2302      	movs	r3, #2
 800d09e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d0a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	f040 8095 	bne.w	800d1d6 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d0ac:	693b      	ldr	r3, [r7, #16]
 800d0ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d0b0:	4611      	mov	r1, r2
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f7ff f9b4 	bl	800c420 <ld_clust>
 800d0b8:	4602      	mov	r2, r0
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d0be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0c0:	331c      	adds	r3, #28
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f7fe fa10 	bl	800b4e8 <ld_dword>
 800d0c8:	4602      	mov	r2, r0
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d0d4:	693a      	ldr	r2, [r7, #16]
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d0da:	693b      	ldr	r3, [r7, #16]
 800d0dc:	88da      	ldrh	r2, [r3, #6]
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	79fa      	ldrb	r2, [r7, #7]
 800d0e6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	3330      	adds	r3, #48	@ 0x30
 800d0fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d102:	2100      	movs	r1, #0
 800d104:	4618      	mov	r0, r3
 800d106:	f7fe fa7a 	bl	800b5fe <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d10a:	79fb      	ldrb	r3, [r7, #7]
 800d10c:	f003 0320 	and.w	r3, r3, #32
 800d110:	2b00      	cmp	r3, #0
 800d112:	d060      	beq.n	800d1d6 <f_open+0x35a>
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	68db      	ldr	r3, [r3, #12]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d05c      	beq.n	800d1d6 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	68da      	ldr	r2, [r3, #12]
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	895b      	ldrh	r3, [r3, #10]
 800d128:	025b      	lsls	r3, r3, #9
 800d12a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	689b      	ldr	r3, [r3, #8]
 800d130:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	68db      	ldr	r3, [r3, #12]
 800d136:	657b      	str	r3, [r7, #84]	@ 0x54
 800d138:	e016      	b.n	800d168 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d13e:	4618      	mov	r0, r3
 800d140:	f7fe fd25 	bl	800bb8e <get_fat>
 800d144:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800d146:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d148:	2b01      	cmp	r3, #1
 800d14a:	d802      	bhi.n	800d152 <f_open+0x2d6>
 800d14c:	2302      	movs	r3, #2
 800d14e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d152:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d154:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d158:	d102      	bne.n	800d160 <f_open+0x2e4>
 800d15a:	2301      	movs	r3, #1
 800d15c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d160:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d162:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d164:	1ad3      	subs	r3, r2, r3
 800d166:	657b      	str	r3, [r7, #84]	@ 0x54
 800d168:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d103      	bne.n	800d178 <f_open+0x2fc>
 800d170:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d172:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d174:	429a      	cmp	r2, r3
 800d176:	d8e0      	bhi.n	800d13a <f_open+0x2be>
				}
				fp->clust = clst;
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d17c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d17e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d182:	2b00      	cmp	r3, #0
 800d184:	d127      	bne.n	800d1d6 <f_open+0x35a>
 800d186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d022      	beq.n	800d1d6 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d190:	693b      	ldr	r3, [r7, #16]
 800d192:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d194:	4618      	mov	r0, r3
 800d196:	f7fe fcdb 	bl	800bb50 <clust2sect>
 800d19a:	6478      	str	r0, [r7, #68]	@ 0x44
 800d19c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d103      	bne.n	800d1aa <f_open+0x32e>
						res = FR_INT_ERR;
 800d1a2:	2302      	movs	r3, #2
 800d1a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d1a8:	e015      	b.n	800d1d6 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d1aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1ac:	0a5a      	lsrs	r2, r3, #9
 800d1ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d1b0:	441a      	add	r2, r3
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d1b6:	693b      	ldr	r3, [r7, #16]
 800d1b8:	7858      	ldrb	r0, [r3, #1]
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	6a1a      	ldr	r2, [r3, #32]
 800d1c4:	2301      	movs	r3, #1
 800d1c6:	f7fe f919 	bl	800b3fc <disk_read>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d002      	beq.n	800d1d6 <f_open+0x35a>
 800d1d0:	2301      	movs	r3, #1
 800d1d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d1d6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d002      	beq.n	800d1e4 <f_open+0x368>
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d1e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	3760      	adds	r7, #96	@ 0x60
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	bd80      	pop	{r7, pc}

0800d1f0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b08c      	sub	sp, #48	@ 0x30
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	60f8      	str	r0, [r7, #12]
 800d1f8:	60b9      	str	r1, [r7, #8]
 800d1fa:	607a      	str	r2, [r7, #4]
 800d1fc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d202:	683b      	ldr	r3, [r7, #0]
 800d204:	2200      	movs	r2, #0
 800d206:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	f107 0210 	add.w	r2, r7, #16
 800d20e:	4611      	mov	r1, r2
 800d210:	4618      	mov	r0, r3
 800d212:	f7ff fdb7 	bl	800cd84 <validate>
 800d216:	4603      	mov	r3, r0
 800d218:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d21c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d220:	2b00      	cmp	r3, #0
 800d222:	d107      	bne.n	800d234 <f_write+0x44>
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	7d5b      	ldrb	r3, [r3, #21]
 800d228:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800d22c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d230:	2b00      	cmp	r3, #0
 800d232:	d002      	beq.n	800d23a <f_write+0x4a>
 800d234:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d238:	e14b      	b.n	800d4d2 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	7d1b      	ldrb	r3, [r3, #20]
 800d23e:	f003 0302 	and.w	r3, r3, #2
 800d242:	2b00      	cmp	r3, #0
 800d244:	d101      	bne.n	800d24a <f_write+0x5a>
 800d246:	2307      	movs	r3, #7
 800d248:	e143      	b.n	800d4d2 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	699a      	ldr	r2, [r3, #24]
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	441a      	add	r2, r3
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	699b      	ldr	r3, [r3, #24]
 800d256:	429a      	cmp	r2, r3
 800d258:	f080 812d 	bcs.w	800d4b6 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	699b      	ldr	r3, [r3, #24]
 800d260:	43db      	mvns	r3, r3
 800d262:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d264:	e127      	b.n	800d4b6 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	699b      	ldr	r3, [r3, #24]
 800d26a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d26e:	2b00      	cmp	r3, #0
 800d270:	f040 80e3 	bne.w	800d43a <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	699b      	ldr	r3, [r3, #24]
 800d278:	0a5b      	lsrs	r3, r3, #9
 800d27a:	693a      	ldr	r2, [r7, #16]
 800d27c:	8952      	ldrh	r2, [r2, #10]
 800d27e:	3a01      	subs	r2, #1
 800d280:	4013      	ands	r3, r2
 800d282:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d284:	69bb      	ldr	r3, [r7, #24]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d143      	bne.n	800d312 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	699b      	ldr	r3, [r3, #24]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d10c      	bne.n	800d2ac <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	689b      	ldr	r3, [r3, #8]
 800d296:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d11a      	bne.n	800d2d4 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	2100      	movs	r1, #0
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	f7fe fe69 	bl	800bf7a <create_chain>
 800d2a8:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d2aa:	e013      	b.n	800d2d4 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d007      	beq.n	800d2c4 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	699b      	ldr	r3, [r3, #24]
 800d2b8:	4619      	mov	r1, r3
 800d2ba:	68f8      	ldr	r0, [r7, #12]
 800d2bc:	f7fe fef5 	bl	800c0aa <clmt_clust>
 800d2c0:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d2c2:	e007      	b.n	800d2d4 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d2c4:	68fa      	ldr	r2, [r7, #12]
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	69db      	ldr	r3, [r3, #28]
 800d2ca:	4619      	mov	r1, r3
 800d2cc:	4610      	mov	r0, r2
 800d2ce:	f7fe fe54 	bl	800bf7a <create_chain>
 800d2d2:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d2d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	f000 80f2 	beq.w	800d4c0 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d2dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2de:	2b01      	cmp	r3, #1
 800d2e0:	d104      	bne.n	800d2ec <f_write+0xfc>
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	2202      	movs	r2, #2
 800d2e6:	755a      	strb	r2, [r3, #21]
 800d2e8:	2302      	movs	r3, #2
 800d2ea:	e0f2      	b.n	800d4d2 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d2ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2f2:	d104      	bne.n	800d2fe <f_write+0x10e>
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	2201      	movs	r2, #1
 800d2f8:	755a      	strb	r2, [r3, #21]
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	e0e9      	b.n	800d4d2 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d302:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	689b      	ldr	r3, [r3, #8]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d102      	bne.n	800d312 <f_write+0x122>
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d310:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	7d1b      	ldrb	r3, [r3, #20]
 800d316:	b25b      	sxtb	r3, r3
 800d318:	2b00      	cmp	r3, #0
 800d31a:	da18      	bge.n	800d34e <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d31c:	693b      	ldr	r3, [r7, #16]
 800d31e:	7858      	ldrb	r0, [r3, #1]
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	6a1a      	ldr	r2, [r3, #32]
 800d32a:	2301      	movs	r3, #1
 800d32c:	f7fe f886 	bl	800b43c <disk_write>
 800d330:	4603      	mov	r3, r0
 800d332:	2b00      	cmp	r3, #0
 800d334:	d004      	beq.n	800d340 <f_write+0x150>
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	2201      	movs	r2, #1
 800d33a:	755a      	strb	r2, [r3, #21]
 800d33c:	2301      	movs	r3, #1
 800d33e:	e0c8      	b.n	800d4d2 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	7d1b      	ldrb	r3, [r3, #20]
 800d344:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d348:	b2da      	uxtb	r2, r3
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d34e:	693a      	ldr	r2, [r7, #16]
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	69db      	ldr	r3, [r3, #28]
 800d354:	4619      	mov	r1, r3
 800d356:	4610      	mov	r0, r2
 800d358:	f7fe fbfa 	bl	800bb50 <clust2sect>
 800d35c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d35e:	697b      	ldr	r3, [r7, #20]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d104      	bne.n	800d36e <f_write+0x17e>
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	2202      	movs	r2, #2
 800d368:	755a      	strb	r2, [r3, #21]
 800d36a:	2302      	movs	r3, #2
 800d36c:	e0b1      	b.n	800d4d2 <f_write+0x2e2>
			sect += csect;
 800d36e:	697a      	ldr	r2, [r7, #20]
 800d370:	69bb      	ldr	r3, [r7, #24]
 800d372:	4413      	add	r3, r2
 800d374:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	0a5b      	lsrs	r3, r3, #9
 800d37a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d37c:	6a3b      	ldr	r3, [r7, #32]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d03c      	beq.n	800d3fc <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d382:	69ba      	ldr	r2, [r7, #24]
 800d384:	6a3b      	ldr	r3, [r7, #32]
 800d386:	4413      	add	r3, r2
 800d388:	693a      	ldr	r2, [r7, #16]
 800d38a:	8952      	ldrh	r2, [r2, #10]
 800d38c:	4293      	cmp	r3, r2
 800d38e:	d905      	bls.n	800d39c <f_write+0x1ac>
					cc = fs->csize - csect;
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	895b      	ldrh	r3, [r3, #10]
 800d394:	461a      	mov	r2, r3
 800d396:	69bb      	ldr	r3, [r7, #24]
 800d398:	1ad3      	subs	r3, r2, r3
 800d39a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d39c:	693b      	ldr	r3, [r7, #16]
 800d39e:	7858      	ldrb	r0, [r3, #1]
 800d3a0:	6a3b      	ldr	r3, [r7, #32]
 800d3a2:	697a      	ldr	r2, [r7, #20]
 800d3a4:	69f9      	ldr	r1, [r7, #28]
 800d3a6:	f7fe f849 	bl	800b43c <disk_write>
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d004      	beq.n	800d3ba <f_write+0x1ca>
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	2201      	movs	r2, #1
 800d3b4:	755a      	strb	r2, [r3, #21]
 800d3b6:	2301      	movs	r3, #1
 800d3b8:	e08b      	b.n	800d4d2 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	6a1a      	ldr	r2, [r3, #32]
 800d3be:	697b      	ldr	r3, [r7, #20]
 800d3c0:	1ad3      	subs	r3, r2, r3
 800d3c2:	6a3a      	ldr	r2, [r7, #32]
 800d3c4:	429a      	cmp	r2, r3
 800d3c6:	d915      	bls.n	800d3f4 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	6a1a      	ldr	r2, [r3, #32]
 800d3d2:	697b      	ldr	r3, [r7, #20]
 800d3d4:	1ad3      	subs	r3, r2, r3
 800d3d6:	025b      	lsls	r3, r3, #9
 800d3d8:	69fa      	ldr	r2, [r7, #28]
 800d3da:	4413      	add	r3, r2
 800d3dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d3e0:	4619      	mov	r1, r3
 800d3e2:	f7fe f8eb 	bl	800b5bc <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	7d1b      	ldrb	r3, [r3, #20]
 800d3ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d3ee:	b2da      	uxtb	r2, r3
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d3f4:	6a3b      	ldr	r3, [r7, #32]
 800d3f6:	025b      	lsls	r3, r3, #9
 800d3f8:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800d3fa:	e03f      	b.n	800d47c <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	6a1b      	ldr	r3, [r3, #32]
 800d400:	697a      	ldr	r2, [r7, #20]
 800d402:	429a      	cmp	r2, r3
 800d404:	d016      	beq.n	800d434 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	699a      	ldr	r2, [r3, #24]
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d40e:	429a      	cmp	r2, r3
 800d410:	d210      	bcs.n	800d434 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d412:	693b      	ldr	r3, [r7, #16]
 800d414:	7858      	ldrb	r0, [r3, #1]
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d41c:	2301      	movs	r3, #1
 800d41e:	697a      	ldr	r2, [r7, #20]
 800d420:	f7fd ffec 	bl	800b3fc <disk_read>
 800d424:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d426:	2b00      	cmp	r3, #0
 800d428:	d004      	beq.n	800d434 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	2201      	movs	r2, #1
 800d42e:	755a      	strb	r2, [r3, #21]
 800d430:	2301      	movs	r3, #1
 800d432:	e04e      	b.n	800d4d2 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	697a      	ldr	r2, [r7, #20]
 800d438:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	699b      	ldr	r3, [r3, #24]
 800d43e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d442:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800d446:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d448:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	429a      	cmp	r2, r3
 800d44e:	d901      	bls.n	800d454 <f_write+0x264>
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	699b      	ldr	r3, [r3, #24]
 800d45e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d462:	4413      	add	r3, r2
 800d464:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d466:	69f9      	ldr	r1, [r7, #28]
 800d468:	4618      	mov	r0, r3
 800d46a:	f7fe f8a7 	bl	800b5bc <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	7d1b      	ldrb	r3, [r3, #20]
 800d472:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d476:	b2da      	uxtb	r2, r3
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d47c:	69fa      	ldr	r2, [r7, #28]
 800d47e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d480:	4413      	add	r3, r2
 800d482:	61fb      	str	r3, [r7, #28]
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	699a      	ldr	r2, [r3, #24]
 800d488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d48a:	441a      	add	r2, r3
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	619a      	str	r2, [r3, #24]
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	68da      	ldr	r2, [r3, #12]
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	699b      	ldr	r3, [r3, #24]
 800d498:	429a      	cmp	r2, r3
 800d49a:	bf38      	it	cc
 800d49c:	461a      	movcc	r2, r3
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	60da      	str	r2, [r3, #12]
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	681a      	ldr	r2, [r3, #0]
 800d4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4a8:	441a      	add	r2, r3
 800d4aa:	683b      	ldr	r3, [r7, #0]
 800d4ac:	601a      	str	r2, [r3, #0]
 800d4ae:	687a      	ldr	r2, [r7, #4]
 800d4b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4b2:	1ad3      	subs	r3, r2, r3
 800d4b4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	f47f aed4 	bne.w	800d266 <f_write+0x76>
 800d4be:	e000      	b.n	800d4c2 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d4c0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	7d1b      	ldrb	r3, [r3, #20]
 800d4c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4ca:	b2da      	uxtb	r2, r3
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d4d0:	2300      	movs	r3, #0
}
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	3730      	adds	r7, #48	@ 0x30
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bd80      	pop	{r7, pc}

0800d4da <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d4da:	b580      	push	{r7, lr}
 800d4dc:	b086      	sub	sp, #24
 800d4de:	af00      	add	r7, sp, #0
 800d4e0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	f107 0208 	add.w	r2, r7, #8
 800d4e8:	4611      	mov	r1, r2
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	f7ff fc4a 	bl	800cd84 <validate>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d4f4:	7dfb      	ldrb	r3, [r7, #23]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d168      	bne.n	800d5cc <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	7d1b      	ldrb	r3, [r3, #20]
 800d4fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d502:	2b00      	cmp	r3, #0
 800d504:	d062      	beq.n	800d5cc <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	7d1b      	ldrb	r3, [r3, #20]
 800d50a:	b25b      	sxtb	r3, r3
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	da15      	bge.n	800d53c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d510:	68bb      	ldr	r3, [r7, #8]
 800d512:	7858      	ldrb	r0, [r3, #1]
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	6a1a      	ldr	r2, [r3, #32]
 800d51e:	2301      	movs	r3, #1
 800d520:	f7fd ff8c 	bl	800b43c <disk_write>
 800d524:	4603      	mov	r3, r0
 800d526:	2b00      	cmp	r3, #0
 800d528:	d001      	beq.n	800d52e <f_sync+0x54>
 800d52a:	2301      	movs	r3, #1
 800d52c:	e04f      	b.n	800d5ce <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	7d1b      	ldrb	r3, [r3, #20]
 800d532:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d536:	b2da      	uxtb	r2, r3
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d53c:	f7fd fcda 	bl	800aef4 <get_fattime>
 800d540:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d542:	68ba      	ldr	r2, [r7, #8]
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d548:	4619      	mov	r1, r3
 800d54a:	4610      	mov	r0, r2
 800d54c:	f7fe fa64 	bl	800ba18 <move_window>
 800d550:	4603      	mov	r3, r0
 800d552:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d554:	7dfb      	ldrb	r3, [r7, #23]
 800d556:	2b00      	cmp	r3, #0
 800d558:	d138      	bne.n	800d5cc <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d55e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	330b      	adds	r3, #11
 800d564:	781a      	ldrb	r2, [r3, #0]
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	330b      	adds	r3, #11
 800d56a:	f042 0220 	orr.w	r2, r2, #32
 800d56e:	b2d2      	uxtb	r2, r2
 800d570:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	6818      	ldr	r0, [r3, #0]
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	689b      	ldr	r3, [r3, #8]
 800d57a:	461a      	mov	r2, r3
 800d57c:	68f9      	ldr	r1, [r7, #12]
 800d57e:	f7fe ff6e 	bl	800c45e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	f103 021c 	add.w	r2, r3, #28
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	68db      	ldr	r3, [r3, #12]
 800d58c:	4619      	mov	r1, r3
 800d58e:	4610      	mov	r0, r2
 800d590:	f7fd ffe8 	bl	800b564 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	3316      	adds	r3, #22
 800d598:	6939      	ldr	r1, [r7, #16]
 800d59a:	4618      	mov	r0, r3
 800d59c:	f7fd ffe2 	bl	800b564 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	3312      	adds	r3, #18
 800d5a4:	2100      	movs	r1, #0
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	f7fd ffc1 	bl	800b52e <st_word>
					fs->wflag = 1;
 800d5ac:	68bb      	ldr	r3, [r7, #8]
 800d5ae:	2201      	movs	r2, #1
 800d5b0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d5b2:	68bb      	ldr	r3, [r7, #8]
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	f7fe fa5d 	bl	800ba74 <sync_fs>
 800d5ba:	4603      	mov	r3, r0
 800d5bc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	7d1b      	ldrb	r3, [r3, #20]
 800d5c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d5c6:	b2da      	uxtb	r2, r3
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d5cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	3718      	adds	r7, #24
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	bd80      	pop	{r7, pc}

0800d5d6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d5d6:	b580      	push	{r7, lr}
 800d5d8:	b084      	sub	sp, #16
 800d5da:	af00      	add	r7, sp, #0
 800d5dc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d5de:	6878      	ldr	r0, [r7, #4]
 800d5e0:	f7ff ff7b 	bl	800d4da <f_sync>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d5e8:	7bfb      	ldrb	r3, [r7, #15]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d118      	bne.n	800d620 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	f107 0208 	add.w	r2, r7, #8
 800d5f4:	4611      	mov	r1, r2
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f7ff fbc4 	bl	800cd84 <validate>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d600:	7bfb      	ldrb	r3, [r7, #15]
 800d602:	2b00      	cmp	r3, #0
 800d604:	d10c      	bne.n	800d620 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	691b      	ldr	r3, [r3, #16]
 800d60a:	4618      	mov	r0, r3
 800d60c:	f7fe f960 	bl	800b8d0 <dec_lock>
 800d610:	4603      	mov	r3, r0
 800d612:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d614:	7bfb      	ldrb	r3, [r7, #15]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d102      	bne.n	800d620 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	2200      	movs	r2, #0
 800d61e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d620:	7bfb      	ldrb	r3, [r7, #15]
}
 800d622:	4618      	mov	r0, r3
 800d624:	3710      	adds	r7, #16
 800d626:	46bd      	mov	sp, r7
 800d628:	bd80      	pop	{r7, pc}
	...

0800d62c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d62c:	b480      	push	{r7}
 800d62e:	b087      	sub	sp, #28
 800d630:	af00      	add	r7, sp, #0
 800d632:	60f8      	str	r0, [r7, #12]
 800d634:	60b9      	str	r1, [r7, #8]
 800d636:	4613      	mov	r3, r2
 800d638:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d63a:	2301      	movs	r3, #1
 800d63c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d63e:	2300      	movs	r3, #0
 800d640:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d642:	4b1f      	ldr	r3, [pc, #124]	@ (800d6c0 <FATFS_LinkDriverEx+0x94>)
 800d644:	7a5b      	ldrb	r3, [r3, #9]
 800d646:	b2db      	uxtb	r3, r3
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d131      	bne.n	800d6b0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d64c:	4b1c      	ldr	r3, [pc, #112]	@ (800d6c0 <FATFS_LinkDriverEx+0x94>)
 800d64e:	7a5b      	ldrb	r3, [r3, #9]
 800d650:	b2db      	uxtb	r3, r3
 800d652:	461a      	mov	r2, r3
 800d654:	4b1a      	ldr	r3, [pc, #104]	@ (800d6c0 <FATFS_LinkDriverEx+0x94>)
 800d656:	2100      	movs	r1, #0
 800d658:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d65a:	4b19      	ldr	r3, [pc, #100]	@ (800d6c0 <FATFS_LinkDriverEx+0x94>)
 800d65c:	7a5b      	ldrb	r3, [r3, #9]
 800d65e:	b2db      	uxtb	r3, r3
 800d660:	4a17      	ldr	r2, [pc, #92]	@ (800d6c0 <FATFS_LinkDriverEx+0x94>)
 800d662:	009b      	lsls	r3, r3, #2
 800d664:	4413      	add	r3, r2
 800d666:	68fa      	ldr	r2, [r7, #12]
 800d668:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d66a:	4b15      	ldr	r3, [pc, #84]	@ (800d6c0 <FATFS_LinkDriverEx+0x94>)
 800d66c:	7a5b      	ldrb	r3, [r3, #9]
 800d66e:	b2db      	uxtb	r3, r3
 800d670:	461a      	mov	r2, r3
 800d672:	4b13      	ldr	r3, [pc, #76]	@ (800d6c0 <FATFS_LinkDriverEx+0x94>)
 800d674:	4413      	add	r3, r2
 800d676:	79fa      	ldrb	r2, [r7, #7]
 800d678:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d67a:	4b11      	ldr	r3, [pc, #68]	@ (800d6c0 <FATFS_LinkDriverEx+0x94>)
 800d67c:	7a5b      	ldrb	r3, [r3, #9]
 800d67e:	b2db      	uxtb	r3, r3
 800d680:	1c5a      	adds	r2, r3, #1
 800d682:	b2d1      	uxtb	r1, r2
 800d684:	4a0e      	ldr	r2, [pc, #56]	@ (800d6c0 <FATFS_LinkDriverEx+0x94>)
 800d686:	7251      	strb	r1, [r2, #9]
 800d688:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d68a:	7dbb      	ldrb	r3, [r7, #22]
 800d68c:	3330      	adds	r3, #48	@ 0x30
 800d68e:	b2da      	uxtb	r2, r3
 800d690:	68bb      	ldr	r3, [r7, #8]
 800d692:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	3301      	adds	r3, #1
 800d698:	223a      	movs	r2, #58	@ 0x3a
 800d69a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d69c:	68bb      	ldr	r3, [r7, #8]
 800d69e:	3302      	adds	r3, #2
 800d6a0:	222f      	movs	r2, #47	@ 0x2f
 800d6a2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d6a4:	68bb      	ldr	r3, [r7, #8]
 800d6a6:	3303      	adds	r3, #3
 800d6a8:	2200      	movs	r2, #0
 800d6aa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d6b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	371c      	adds	r7, #28
 800d6b6:	46bd      	mov	sp, r7
 800d6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6bc:	4770      	bx	lr
 800d6be:	bf00      	nop
 800d6c0:	20000df0 	.word	0x20000df0

0800d6c4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b082      	sub	sp, #8
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
 800d6cc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d6ce:	2200      	movs	r2, #0
 800d6d0:	6839      	ldr	r1, [r7, #0]
 800d6d2:	6878      	ldr	r0, [r7, #4]
 800d6d4:	f7ff ffaa 	bl	800d62c <FATFS_LinkDriverEx>
 800d6d8:	4603      	mov	r3, r0
}
 800d6da:	4618      	mov	r0, r3
 800d6dc:	3708      	adds	r7, #8
 800d6de:	46bd      	mov	sp, r7
 800d6e0:	bd80      	pop	{r7, pc}

0800d6e2 <memset>:
 800d6e2:	4402      	add	r2, r0
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	4293      	cmp	r3, r2
 800d6e8:	d100      	bne.n	800d6ec <memset+0xa>
 800d6ea:	4770      	bx	lr
 800d6ec:	f803 1b01 	strb.w	r1, [r3], #1
 800d6f0:	e7f9      	b.n	800d6e6 <memset+0x4>
	...

0800d6f4 <__libc_init_array>:
 800d6f4:	b570      	push	{r4, r5, r6, lr}
 800d6f6:	4d0d      	ldr	r5, [pc, #52]	@ (800d72c <__libc_init_array+0x38>)
 800d6f8:	4c0d      	ldr	r4, [pc, #52]	@ (800d730 <__libc_init_array+0x3c>)
 800d6fa:	1b64      	subs	r4, r4, r5
 800d6fc:	10a4      	asrs	r4, r4, #2
 800d6fe:	2600      	movs	r6, #0
 800d700:	42a6      	cmp	r6, r4
 800d702:	d109      	bne.n	800d718 <__libc_init_array+0x24>
 800d704:	4d0b      	ldr	r5, [pc, #44]	@ (800d734 <__libc_init_array+0x40>)
 800d706:	4c0c      	ldr	r4, [pc, #48]	@ (800d738 <__libc_init_array+0x44>)
 800d708:	f000 f818 	bl	800d73c <_init>
 800d70c:	1b64      	subs	r4, r4, r5
 800d70e:	10a4      	asrs	r4, r4, #2
 800d710:	2600      	movs	r6, #0
 800d712:	42a6      	cmp	r6, r4
 800d714:	d105      	bne.n	800d722 <__libc_init_array+0x2e>
 800d716:	bd70      	pop	{r4, r5, r6, pc}
 800d718:	f855 3b04 	ldr.w	r3, [r5], #4
 800d71c:	4798      	blx	r3
 800d71e:	3601      	adds	r6, #1
 800d720:	e7ee      	b.n	800d700 <__libc_init_array+0xc>
 800d722:	f855 3b04 	ldr.w	r3, [r5], #4
 800d726:	4798      	blx	r3
 800d728:	3601      	adds	r6, #1
 800d72a:	e7f2      	b.n	800d712 <__libc_init_array+0x1e>
 800d72c:	0800d868 	.word	0x0800d868
 800d730:	0800d868 	.word	0x0800d868
 800d734:	0800d868 	.word	0x0800d868
 800d738:	0800d86c 	.word	0x0800d86c

0800d73c <_init>:
 800d73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d73e:	bf00      	nop
 800d740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d742:	bc08      	pop	{r3}
 800d744:	469e      	mov	lr, r3
 800d746:	4770      	bx	lr

0800d748 <_fini>:
 800d748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d74a:	bf00      	nop
 800d74c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d74e:	bc08      	pop	{r3}
 800d750:	469e      	mov	lr, r3
 800d752:	4770      	bx	lr
