verilog xil_defaultlib --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/4e49" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/ipshared/91fb/edge_detector.srcs/sources_1/imports/new/edge_det.v" \
"../../../bd/design_1/ip/design_1_edge_det_0_0/sim/design_1_edge_det_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_dual_port_bram_my_IP_0_0/src/dual_port_bram_my_IP_blk_mem_gen_0_1/sim/dual_port_bram_my_IP_blk_mem_gen_0_1.v" \
"../../../bd/design_1/ipshared/8b94/sim/dual_port_bram_my_IP.v" \
"../../../bd/design_1/ip/design_1_dual_port_bram_my_IP_0_0/sim/design_1_dual_port_bram_my_IP_0_0.v" \
"../../../bd/design_1/ipshared/1f09/src/addr_counter.v" \
"../../../bd/design_1/ip/design_1_addr_counter_0_1/sim/design_1_addr_counter_0_1.v" \
"../../../bd/design_1/ipshared/6612/hdl/SM.v" \
"../../../bd/design_1/ipshared/6612/hdl/gpio_to_bram_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/6612/hdl/gpio_to_bram_v1_0_S_AXI_INTR.v" \
"../../../bd/design_1/ipshared/6612/hdl/gpio_to_bram_v1_0.v" \
"../../../bd/design_1/ip/design_1_gpio_to_bram_0_1/sim/design_1_gpio_to_bram_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
