#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Mar 26 18:38:42 2023
# Process ID: 1070883
# Current directory: /home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/add_top/xsim_script.tcl}
# Log file: /home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/xsim.log
# Journal file: /home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/xsim.jou
# Running On: yavin, OS: Linux, CPU Frequency: 4600.410 MHz, CPU Physical cores: 8, Host memory: 67273 MB
#-----------------------------------------------------------
source xsim.dir/add_top/xsim_script.tcl
# xsim {add_top} -autoloadwcfg -tclbatch {add_top.tcl}
Time resolution is 1 ps
source add_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "225000"
// RTL Simulation : 1 / 1 [n/a] @ "325000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 625 ns : File "/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/add_top.autotb.v" Line 232
## quit
INFO: [Common 17-206] Exiting xsim at Sun Mar 26 18:38:48 2023...
