<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

</twCmdLine><twDesign>telescope.ncd</twDesign><twDesignPath>telescope.ncd</twDesignPath><twPCF>telescope.pcf</twPCF><twPcfPath>telescope.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff676"><twDevName>xc5vlx50</twDevName><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-10-12, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;</twConstName><twItemCnt>710</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>112</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_5 (SLICE_X27Y21.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.744</twSlack><twSrc BELType="FF">prescaler_0</twSrc><twDest BELType="FF">slowClocker_5</twDest><twTotPathDel>3.199</twTotPathDel><twClkSkew dest = "0.130" src = "0.152">0.022</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_0</twSrc><twDest BELType='FF'>slowClocker_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_5</twBEL></twPathDel><twLogDel>1.081</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.808</twSlack><twSrc BELType="FF">prescaler_2</twSrc><twDest BELType="FF">slowClocker_5</twDest><twTotPathDel>3.135</twTotPathDel><twClkSkew dest = "0.130" src = "0.152">0.022</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_2</twSrc><twDest BELType='FF'>slowClocker_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>prescaler&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_5</twBEL></twPathDel><twLogDel>1.081</twLogDel><twRouteDel>2.054</twRouteDel><twTotDel>3.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.866</twSlack><twSrc BELType="FF">prescaler_6</twSrc><twDest BELType="FF">slowClocker_5</twDest><twTotPathDel>3.082</twTotPathDel><twClkSkew dest = "0.130" src = "0.147">0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_6</twSrc><twDest BELType='FF'>slowClocker_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>prescaler&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_5</twBEL></twPathDel><twLogDel>1.081</twLogDel><twRouteDel>2.001</twRouteDel><twTotDel>3.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_6 (SLICE_X27Y21.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.745</twSlack><twSrc BELType="FF">prescaler_0</twSrc><twDest BELType="FF">slowClocker_6</twDest><twTotPathDel>3.198</twTotPathDel><twClkSkew dest = "0.130" src = "0.152">0.022</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_0</twSrc><twDest BELType='FF'>slowClocker_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_6</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.809</twSlack><twSrc BELType="FF">prescaler_2</twSrc><twDest BELType="FF">slowClocker_6</twDest><twTotPathDel>3.134</twTotPathDel><twClkSkew dest = "0.130" src = "0.152">0.022</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_2</twSrc><twDest BELType='FF'>slowClocker_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>prescaler&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_6</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.054</twRouteDel><twTotDel>3.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.867</twSlack><twSrc BELType="FF">prescaler_6</twSrc><twDest BELType="FF">slowClocker_6</twDest><twTotPathDel>3.081</twTotPathDel><twClkSkew dest = "0.130" src = "0.147">0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_6</twSrc><twDest BELType='FF'>slowClocker_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>prescaler&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_6</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.001</twRouteDel><twTotDel>3.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_7 (SLICE_X27Y21.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.745</twSlack><twSrc BELType="FF">prescaler_0</twSrc><twDest BELType="FF">slowClocker_7</twDest><twTotPathDel>3.198</twTotPathDel><twClkSkew dest = "0.130" src = "0.152">0.022</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_0</twSrc><twDest BELType='FF'>slowClocker_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_7</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.809</twSlack><twSrc BELType="FF">prescaler_2</twSrc><twDest BELType="FF">slowClocker_7</twDest><twTotPathDel>3.134</twTotPathDel><twClkSkew dest = "0.130" src = "0.152">0.022</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_2</twSrc><twDest BELType='FF'>slowClocker_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>prescaler&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_7</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.054</twRouteDel><twTotDel>3.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.867</twSlack><twSrc BELType="FF">prescaler_6</twSrc><twDest BELType="FF">slowClocker_7</twDest><twTotPathDel>3.081</twTotPathDel><twClkSkew dest = "0.130" src = "0.147">0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_6</twSrc><twDest BELType='FF'>slowClocker_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X26Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>prescaler&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000039</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000039</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_7</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.001</twRouteDel><twTotDel>3.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_4 (SLICE_X27Y21.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.574</twSlack><twSrc BELType="FF">slowClocker_4</twSrc><twDest BELType="FF">slowClocker_4</twDest><twTotPathDel>0.574</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>slowClocker_4</twSrc><twDest BELType='FF'>slowClocker_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>slowClocker&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.052</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker&lt;4&gt;_rt</twBEL><twBEL>Mcount_slowClocker_cy&lt;7&gt;</twBEL><twBEL>slowClocker_4</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_0 (SLICE_X27Y20.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.575</twSlack><twSrc BELType="FF">slowClocker_0</twSrc><twDest BELType="FF">slowClocker_0</twDest><twTotPathDel>0.575</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>slowClocker_0</twSrc><twDest BELType='FF'>slowClocker_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>slowClocker_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>slowClocker&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.052</twDelInfo><twComp>slowClocker&lt;3&gt;</twComp><twBEL>Mcount_slowClocker_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_slowClocker_cy&lt;3&gt;</twBEL><twBEL>slowClocker_0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_8 (SLICE_X27Y22.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.575</twSlack><twSrc BELType="FF">slowClocker_8</twSrc><twDest BELType="FF">slowClocker_8</twDest><twTotPathDel>0.575</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>slowClocker_8</twSrc><twDest BELType='FF'>slowClocker_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>slowClocker&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.052</twDelInfo><twComp>slowClocker&lt;9&gt;</twComp><twBEL>slowClocker&lt;8&gt;_rt</twBEL><twBEL>Mcount_slowClocker_xor&lt;9&gt;</twBEL><twBEL>slowClocker_8</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y4.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y4.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tbgper_I" slack="38.502" period="40.000" constraintValue="40.000" deviceLimit="1.498" freqLimit="667.557" physResource="clk25MHz_BUFG/I0" logResource="clk25MHz_BUFG/I0" locationPin="BUFGCTRL_X0Y23.I0" clockNet="clk25MHz1"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   </twConstName><twItemCnt>416</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>334</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.958</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/sync_50 (SLICE_X45Y68.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.042</twSlack><twSrc BELType="FF">reset</twSrc><twDest BELType="FF">fLink/sync_50</twDest><twTotPathDel>4.511</twTotPathDel><twClkSkew dest = "1.312" src = "1.489">0.177</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.270</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>reset</twSrc><twDest BELType='FF'>fLink/sync_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X25Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>1235</twFanCnt><twDelInfo twEdge="twRising">3.601</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/sync_50_not0001_inv</twComp><twBEL>fLink/sync_50_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>fLink/sync_50_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/sync_50</twComp><twBEL>fLink/sync_50</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>3.856</twRouteDel><twTotDel>4.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/hout_0 (SLICE_X49Y31.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.066</twSlack><twSrc BELType="FF">fLink/sync_50</twSrc><twDest BELType="FF">fLink/hout_0</twDest><twTotPathDel>2.819</twTotPathDel><twClkSkew dest = "1.081" src = "1.088">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/sync_50</twSrc><twDest BELType='FF'>fLink/hout_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X45Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/sync_50</twComp><twBEL>fLink/sync_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>fLink/sync_50</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/LSB_not0001</twComp><twBEL>fLink/LSB_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.366</twDelInfo><twComp>fLink/LSB_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/hout&lt;3&gt;</twComp><twBEL>fLink/hout_0</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>2.164</twRouteDel><twTotDel>2.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/hout_1 (SLICE_X49Y31.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.066</twSlack><twSrc BELType="FF">fLink/sync_50</twSrc><twDest BELType="FF">fLink/hout_1</twDest><twTotPathDel>2.819</twTotPathDel><twClkSkew dest = "1.081" src = "1.088">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/sync_50</twSrc><twDest BELType='FF'>fLink/hout_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X45Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/sync_50</twComp><twBEL>fLink/sync_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y54.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>fLink/sync_50</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/LSB_not0001</twComp><twBEL>fLink/LSB_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.366</twDelInfo><twComp>fLink/LSB_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/hout&lt;3&gt;</twComp><twBEL>fLink/hout_1</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>2.164</twRouteDel><twTotDel>2.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2 (SLICE_X51Y19.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.318</twSlack><twSrc BELType="FF">fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2</twSrc><twDest BELType="FF">fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2</twDest><twTotPathDel>0.420</twTotPathDel><twClkSkew dest = "1.236" src = "1.134">-0.102</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2</twSrc><twDest BELType='FF'>fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X50Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;0&gt;</twComp><twBEL>fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y19.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.257</twDelInfo><twComp>fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.182</twDelInfo><twComp>fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2&lt;3&gt;</twComp><twBEL>fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2</twBEL></twPathDel><twLogDel>0.163</twLogDel><twRouteDel>0.257</twRouteDel><twTotDel>0.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1 (SLICE_X50Y68.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.389</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew dest = "0.138" src = "0.121">-0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X50Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.193</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 (SLICE_X49Y67.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_1</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew dest = "0.454" src = "0.431">-0.023</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_1</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.193</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  
</twPinLimitBanner><twPinLimit anchorID="48" type="MINLOWPULSE" name="Twpl" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;6&gt;/CLK" logResource="fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM22/SP/CLK" locationPin="SLICE_X48Y19.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="49" type="MINHIGHPULSE" name="Twph" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;6&gt;/CLK" logResource="fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM22/SP/CLK" locationPin="SLICE_X48Y19.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="50" type="MINLOWPULSE" name="Twpl" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;6&gt;/CLK" logResource="fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM22/DP/CLK" locationPin="SLICE_X48Y19.CLK" clockNet="fLink/clk100MHz"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.498</twMinPer></twConstHead><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  
</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tpllper_CLKOUT" slack="1.002" period="2.500" constraintValue="2.500" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" locationPin="PLL_ADV_X0Y4.CLKOUT2" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tbgper_I" slack="1.002" period="2.500" constraintValue="2.500" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y16.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/></twPinLimitRpt></twConst><twConst anchorID="55" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.498</twMinPer></twConstHead><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  
</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.502" period="5.000" constraintValue="5.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1" locationPin="PLL_ADV_X0Y4.CLKOUT1" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tbgper_I" slack="3.502" period="5.000" constraintValue="5.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y21.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF"/></twPinLimitRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   </twConstName><twItemCnt>1816</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>301</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.068</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/deser_VM/deser_inst/INC_DEL (SLICE_X48Y35.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.966</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/deser_VM/deser_inst/INC_DEL</twDest><twTotPathDel>2.637</twTotPathDel><twClkSkew dest = "2.826" src = "2.983">0.157</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/deser_VM/deser_inst/INC_DEL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/deser_VM/deser_inst/cptest&lt;7&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>fLink/deser_VM/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>fLink/deser_VM/deser_inst/INC_DEL</twComp><twBEL>fLink/deser_VM/deser_inst/INC_DEL</twBEL></twPathDel><twLogDel>0.677</twLogDel><twRouteDel>1.960</twRouteDel><twTotDel>2.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/deser_VM/deser_inst/cptest_0 (SLICE_X47Y21.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.368</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/deser_VM/deser_inst/cptest_0</twDest><twTotPathDel>2.233</twTotPathDel><twClkSkew dest = "2.824" src = "2.983">0.159</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/deser_VM/deser_inst/cptest_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/deser_VM/deser_inst/cptest&lt;7&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>fLink/deser_VM/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/deser_VM/deser_inst/cptest&lt;3&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/cptest_0</twBEL></twPathDel><twLogDel>0.676</twLogDel><twRouteDel>1.557</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/deser_VM/deser_inst/cptest_1 (SLICE_X47Y21.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.368</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/deser_VM/deser_inst/cptest_1</twDest><twTotPathDel>2.233</twTotPathDel><twClkSkew dest = "2.824" src = "2.983">0.159</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/deser_VM/deser_inst/cptest_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.C6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/deser_VM/deser_inst/cptest&lt;7&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>fLink/deser_VM/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y21.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/deser_VM/deser_inst/cptest&lt;3&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/cptest_1</twBEL></twPathDel><twLogDel>0.676</twLogDel><twRouteDel>1.557</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst (OLOGIC_X2Y93.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">fLink/MSB_4</twSrc><twDest BELType="FF">fLink/ser_H/OSER8B_inst/moserdes_inst</twDest><twTotPathDel>0.607</twTotPathDel><twClkSkew dest = "3.045" src = "2.762">-0.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>fLink/MSB_4</twSrc><twDest BELType='FF'>fLink/ser_H/OSER8B_inst/moserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/MSB&lt;7&gt;</twComp><twBEL>fLink/MSB_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>fLink/MSB&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y93.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/ser_H/OSER8B_inst/moserdes_inst</twComp><twBEL>fLink/ser_H/OSER8B_inst/moserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.235</twRouteDel><twTotDel>0.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst (OLOGIC_X2Y93.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.089</twSlack><twSrc BELType="FF">fLink/MSB_5</twSrc><twDest BELType="FF">fLink/ser_H/OSER8B_inst/moserdes_inst</twDest><twTotPathDel>0.612</twTotPathDel><twClkSkew dest = "3.045" src = "2.762">-0.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>fLink/MSB_5</twSrc><twDest BELType='FF'>fLink/ser_H/OSER8B_inst/moserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/MSB&lt;7&gt;</twComp><twBEL>fLink/MSB_5</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.240</twDelInfo><twComp>fLink/MSB&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y93.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/ser_H/OSER8B_inst/moserdes_inst</twComp><twBEL>fLink/ser_H/OSER8B_inst/moserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/ser_H/OSER8B_inst/soserdes_inst (OLOGIC_X2Y92.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.216</twSlack><twSrc BELType="FF">fLink/MSB_7</twSrc><twDest BELType="FF">fLink/ser_H/OSER8B_inst/soserdes_inst</twDest><twTotPathDel>0.739</twTotPathDel><twClkSkew dest = "3.045" src = "2.762">-0.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>fLink/MSB_7</twSrc><twDest BELType='FF'>fLink/ser_H/OSER8B_inst/soserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/MSB&lt;7&gt;</twComp><twBEL>fLink/MSB_7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y92.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.367</twDelInfo><twComp>fLink/MSB&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y92.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/ser_H/OSER8B_inst/soserdes_inst</twComp><twBEL>fLink/ser_H/OSER8B_inst/soserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.367</twRouteDel><twTotDel>0.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  
</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Tiodper_C" slack="16.668" period="20.000" constraintValue="20.000" deviceLimit="3.332" freqLimit="300.120" physResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" locationPin="IODELAY_X2Y91.C" clockNet="fLink/clk50MHz"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tpllper_CLKOUT" slack="18.502" period="20.000" constraintValue="20.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT0" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT0" locationPin="PLL_ADV_X0Y4.CLKOUT0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tbgper_I" slack="18.502" period="20.000" constraintValue="20.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y22.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF"/></twPinLimitRpt></twConst><twConst anchorID="76" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>3091836</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23673</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.809</twMinPer></twConstHead><twPathRptBanner iPaths="9630" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/blockTrig/baseMean/sMeani_2 (SLICE_X1Y17.C2), 9630 paths
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.191</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_2</twDest><twTotPathDel>9.617</twTotPathDel><twClkSkew dest = "1.222" src = "1.379">0.157</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.DOADOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1790</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N1784</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;3&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y8.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y8.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_lut&lt;6&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1644</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>q3/blockTrig/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/Sh14</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;19&gt;85</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y17.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani_mux0002&lt;19&gt;85</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;2&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;19&gt;140</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_2</twBEL></twPathDel><twLogDel>3.541</twLogDel><twRouteDel>6.076</twRouteDel><twTotDel>9.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.191</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_2</twDest><twTotPathDel>9.617</twTotPathDel><twClkSkew dest = "1.222" src = "1.379">0.157</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.DOADOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1790</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N1784</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;3&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y9.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y9.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_lut&lt;10&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1644</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>q3/blockTrig/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/Sh14</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;19&gt;85</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y17.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani_mux0002&lt;19&gt;85</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;2&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;19&gt;140</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_2</twBEL></twPathDel><twLogDel>3.541</twLogDel><twRouteDel>6.076</twRouteDel><twTotDel>9.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.217</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_2</twDest><twTotPathDel>9.602</twTotPathDel><twClkSkew dest = "1.222" src = "1.368">0.146</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.DOBDOL0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/basePretrig_2_1</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y8.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>N1808</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y8.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;7&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y9.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y9.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_lut&lt;10&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1644</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;15&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>q3/blockTrig/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/Sh14</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;19&gt;85</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y17.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani_mux0002&lt;19&gt;85</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;2&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;19&gt;140</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_2</twBEL></twPathDel><twLogDel>3.450</twLogDel><twRouteDel>6.152</twRouteDel><twTotDel>9.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23987" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/blockTrig/baseMean/sMeani_10 (SLICE_X3Y14.C2), 23987 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.201</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_10</twDest><twTotPathDel>9.597</twTotPathDel><twClkSkew dest = "1.212" src = "1.379">0.167</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.DOADOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1790</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N1784</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;3&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y10.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_lut&lt;14&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y11.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;19&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;14&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;110</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>q3/blockTrig/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1644</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y14.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;10&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;101</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_10</twBEL></twPathDel><twLogDel>3.630</twLogDel><twRouteDel>5.967</twRouteDel><twTotDel>9.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.204</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_10</twDest><twTotPathDel>9.594</twTotPathDel><twClkSkew dest = "1.212" src = "1.379">0.167</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.DOADOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1790</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N1784</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;3&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y8.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y8.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_lut&lt;6&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y11.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;19&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;14&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;110</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>q3/blockTrig/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1644</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y14.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;10&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;101</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_10</twBEL></twPathDel><twLogDel>3.630</twLogDel><twRouteDel>5.964</twRouteDel><twTotDel>9.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.204</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_10</twDest><twTotPathDel>9.594</twTotPathDel><twClkSkew dest = "1.212" src = "1.379">0.167</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.DOADOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1790</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N1784</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;3&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y9.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y9.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_lut&lt;10&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y11.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;19&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;14&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;110</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>q3/blockTrig/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y14.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1644</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y14.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;10&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;101</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_10</twBEL></twPathDel><twLogDel>3.630</twLogDel><twRouteDel>5.964</twRouteDel><twTotDel>9.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34417" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/blockTrig/baseMean/sMeani_8 (SLICE_X3Y14.A3), 34417 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_8</twDest><twTotPathDel>9.592</twTotPathDel><twClkSkew dest = "1.212" src = "1.379">0.167</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_8</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.DOADOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1790</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N1784</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;3&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y8.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y8.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_lut&lt;6&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/N44</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>q3/blockTrig/N44</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>q3/blockTrig/N44</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;43_G</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;43</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;43</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;10&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;86</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_8</twBEL></twPathDel><twLogDel>3.771</twLogDel><twRouteDel>5.821</twRouteDel><twTotDel>9.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_8</twDest><twTotPathDel>9.592</twTotPathDel><twClkSkew dest = "1.212" src = "1.379">0.167</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_8</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.DOADOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1790</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N1784</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;3&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y9.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y9.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_lut&lt;10&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/N44</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>q3/blockTrig/N44</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>q3/blockTrig/N44</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;43_G</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;43</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;43</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;10&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;86</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_8</twBEL></twPathDel><twLogDel>3.771</twLogDel><twRouteDel>5.821</twRouteDel><twTotDel>9.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.232</twSlack><twSrc BELType="RAM">q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q3/blockTrig/baseMean/sMeani_8</twDest><twTotPathDel>9.577</twTotPathDel><twClkSkew dest = "1.212" src = "1.368">0.156</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q3/blockTrig/baseMean/sMeani_8</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.DOBDOL0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>q3/blockTrig/baseMean/pretrigOut&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/basePretrig_2_1</twComp><twBEL>q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y8.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>N1808</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y8.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;7&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y9.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y9.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_lut&lt;10&gt;</twBEL><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y10.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q3/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>q3/blockTrig/baseMean/sSum_mux0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/blockTrig/N44</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>q3/blockTrig/N44</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>q3/blockTrig/N44</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;43_G</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;43</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;43</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>q3/blockTrig/baseMean/sMeani&lt;10&gt;</twComp><twBEL>q3/blockTrig/baseMean/sMeani_mux0002&lt;13&gt;86</twBEL><twBEL>q3/blockTrig/baseMean/sMeani_8</twBEL></twPathDel><twLogDel>3.680</twLogDel><twRouteDel>5.897</twRouteDel><twTotDel>9.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DI0), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="FF">sysMonBlock/system_mon/din_0</twSrc><twDest BELType="OTHER">sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twTotPathDel>0.089</twTotPathDel><twClkSkew dest = "0.448" src = "0.444">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sysMonBlock/system_mon/din_0</twSrc><twDest BELType='OTHER'>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>sysMonBlock/system_mon/din&lt;1&gt;</twComp><twBEL>sysMonBlock/system_mon/din_0</twBEL></twPathDel><twPathDel><twSite>SYSMON_X0Y0.DI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>sysMonBlock/system_mon/din&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SYSMON_X0Y0.DCLK</twSite><twDelType>Tmonckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.593</twDelInfo><twComp>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twComp><twBEL>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twBEL></twPathDel><twLogDel>-0.248</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-278.7</twPctLog><twPctRoute>378.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">sysMonBlock/system_mon/daddr_6</twSrc><twDest BELType="OTHER">sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twTotPathDel>0.106</twTotPathDel><twClkSkew dest = "0.448" src = "0.445">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>sysMonBlock/system_mon/daddr_6</twSrc><twDest BELType='OTHER'>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>sysMonBlock/system_mon/mydready</twComp><twBEL>sysMonBlock/system_mon/daddr_6</twBEL></twPathDel><twPathDel><twSite>SYSMON_X0Y0.DADDR6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.335</twDelInfo><twComp>sysMonBlock/system_mon/daddr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SYSMON_X0Y0.DCLK</twSite><twDelType>Tmonckd_DADR</twDelType><twDelInfo twEdge="twFalling">-0.574</twDelInfo><twComp>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twComp><twBEL>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twBEL></twPathDel><twLogDel>-0.229</twLogDel><twRouteDel>0.335</twRouteDel><twTotDel>0.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-216.0</twPctLog><twPctRoute>316.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR1), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.125</twSlack><twSrc BELType="FF">sysMonBlock/system_mon/daddr_1</twSrc><twDest BELType="OTHER">sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twTotPathDel>0.128</twTotPathDel><twClkSkew dest = "0.448" src = "0.445">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>sysMonBlock/system_mon/daddr_1</twSrc><twDest BELType='OTHER'>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>sysMonBlock/system_mon/mydready</twComp><twBEL>sysMonBlock/system_mon/daddr_1</twBEL></twPathDel><twPathDel><twSite>SYSMON_X0Y0.DADDR1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>sysMonBlock/system_mon/daddr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SYSMON_X0Y0.DCLK</twSite><twDelType>Tmonckd_DADR</twDelType><twDelInfo twEdge="twFalling">-0.574</twDelInfo><twComp>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twComp><twBEL>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twBEL></twPathDel><twLogDel>-0.229</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-178.9</twPctLog><twPctRoute>278.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="101"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="102" type="MINPERIOD" name="Tdcmpc" slack="2.594" period="10.000" constraintValue="10.000" deviceLimit="7.406" freqLimit="135.026" physResource="delDcm/DCM_ADV_INST/CLKIN" logResource="delDcm/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="clk1"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tdcmpco" slack="2.594" period="10.000" constraintValue="10.000" deviceLimit="7.406" freqLimit="135.026" physResource="delDcm/DCM_ADV_INST/CLK0" logResource="delDcm/DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="delDcm/CLK0_BUF"/><twPinLimit anchorID="104" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="delDcm/DCM_ADV_INST/CLKIN" logResource="delDcm/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="clk1"/></twPinLimitRpt></twConst><twConst anchorID="105" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>392</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.152</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_12 (SLICE_X7Y90.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.535</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_12</twDest><twTotPathDel>2.308</twTotPathDel><twClkSkew dest = "0.660" src = "0.782">0.122</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X12Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_12</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.633</twRouteDel><twTotDel>2.308</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_13 (SLICE_X7Y90.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.535</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_13</twDest><twTotPathDel>2.308</twTotPathDel><twClkSkew dest = "0.660" src = "0.782">0.122</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X12Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_13</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.633</twRouteDel><twTotDel>2.308</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_8 (SLICE_X8Y97.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.736</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_8</twDest><twTotPathDel>2.190</twTotPathDel><twClkSkew dest = "0.743" src = "0.782">0.039</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X12Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_8</twBEL></twPathDel><twLogDel>0.677</twLogDel><twRouteDel>1.513</twRouteDel><twTotDel>2.190</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y22.ADDRBL13), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.316</twSlack><twSrc BELType="FF">qh1/waverSlow/ctRdCirc_8</twSrc><twDest BELType="RAM">qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.440</twTotPathDel><twClkSkew dest = "0.585" src = "0.461">-0.124</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/ctRdCirc_8</twSrc><twDest BELType='RAM'>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X8Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>qh1/waverSlow/ctRdCirc&lt;9&gt;</twComp><twBEL>qh1/waverSlow/ctRdCirc_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.ADDRBL13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>qh1/waverSlow/ctRdCirc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y22.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y22.ADDRBL14), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.316</twSlack><twSrc BELType="FF">qh1/waverSlow/ctRdCirc_9</twSrc><twDest BELType="RAM">qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.440</twTotPathDel><twClkSkew dest = "0.585" src = "0.461">-0.124</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/ctRdCirc_9</twSrc><twDest BELType='RAM'>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X8Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>qh1/waverSlow/ctRdCirc&lt;9&gt;</twComp><twBEL>qh1/waverSlow/ctRdCirc_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.ADDRBL14</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>qh1/waverSlow/ctRdCirc&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y22.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y21.ADDRAL9), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">qh1/waverSlow/adWrFifo_6</twSrc><twDest BELType="RAM">qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew dest = "0.593" src = "0.459">-0.134</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/adWrFifo_6</twSrc><twDest BELType='RAM'>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X8Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;7&gt;</twComp><twBEL>qh1/waverSlow/adWrFifo_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y21.ADDRAL9</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y21.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="qh1/ddr_16_1/bufferR/I" logResource="qh1/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y8.I" clockNet="qh1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X0Y22.CLKARDCLKL" clockNet="qh1/adcClk"/><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKB" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X0Y22.CLKBWRCLKL" clockNet="qh1/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1665</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>389</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.308</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_8 (SLICE_X9Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.143</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_8</twDest><twTotPathDel>1.695</twTotPathDel><twClkSkew dest = "0.742" src = "0.869">0.127</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X16Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q2/waverSlow/dataDecim_8</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>1.695</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_9 (SLICE_X9Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.143</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_9</twDest><twTotPathDel>1.695</twTotPathDel><twClkSkew dest = "0.742" src = "0.869">0.127</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X16Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q2/waverSlow/dataDecim_9</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>1.695</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_10 (SLICE_X9Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.143</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_10</twDest><twTotPathDel>1.695</twTotPathDel><twClkSkew dest = "0.742" src = "0.869">0.127</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X16Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q2/waverSlow/dataDecim_10</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>1.695</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAL11), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.289</twSlack><twSrc BELType="FF">q2/waverSlow/ctWrCirc_6</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.488</twTotPathDel><twClkSkew dest = "0.609" src = "0.410">-0.199</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q2/waverSlow/ctWrCirc_6</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;7&gt;</twComp><twBEL>q2/waverSlow/ctWrCirc_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRAL11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAL13), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">q2/waverSlow/ctWrCirc_8</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.494</twTotPathDel><twClkSkew dest = "0.609" src = "0.406">-0.203</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q2/waverSlow/ctWrCirc_8</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;9&gt;</twComp><twBEL>q2/waverSlow/ctWrCirc_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRAL13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.411</twRouteDel><twTotDel>0.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAL5), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">q2/waverSlow/ctWrCirc_0</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.519</twTotPathDel><twClkSkew dest = "0.609" src = "0.413">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q2/waverSlow/ctWrCirc_0</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;3&gt;</twComp><twBEL>q2/waverSlow/ctWrCirc_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRAL5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.436</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.436</twRouteDel><twTotDel>0.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="135"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="136" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="q2/ddr_16_1/bufferR/I" logResource="q2/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y5.I" clockNet="q2/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="137" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X0Y12.CLKARDCLKL" clockNet="q2/adcClk"/><twPinLimit anchorID="138" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" logResource="q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X0Y12.CLKARDCLKU" clockNet="q2/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="139" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1667</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>389</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.604</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_12 (SLICE_X7Y48.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.716</twSlack><twSrc BELType="FF">q3/waverSlow/syncADC</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_12</twDest><twTotPathDel>2.223</twTotPathDel><twClkSkew dest = "0.425" src = "0.451">0.026</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/waverSlow/syncADC</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q3/waverSlow/syncADC</twComp><twBEL>q3/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>q3/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q3/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>q3/waverSlow/dataDecim_12</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.223</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_13 (SLICE_X7Y48.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.716</twSlack><twSrc BELType="FF">q3/waverSlow/syncADC</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_13</twDest><twTotPathDel>2.223</twTotPathDel><twClkSkew dest = "0.425" src = "0.451">0.026</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/waverSlow/syncADC</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q3/waverSlow/syncADC</twComp><twBEL>q3/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>q3/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q3/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>q3/waverSlow/dataDecim_13</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.223</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_8 (SLICE_X2Y49.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.001</twSlack><twSrc BELType="FF">q3/waverSlow/syncADC</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_8</twDest><twTotPathDel>1.958</twTotPathDel><twClkSkew dest = "0.121" src = "0.127">0.006</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/waverSlow/syncADC</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q3/waverSlow/syncADC</twComp><twBEL>q3/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>q3/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q3/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y49.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y49.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q3/waverSlow/dataDecim_8</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.304</twRouteDel><twTotDel>1.958</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAU11), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="FF">q3/waverSlow/ctWrCirc_6</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew dest = "0.602" src = "0.420">-0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q3/waverSlow/ctWrCirc_6</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X4Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>q3/waverSlow/ctWrCirc&lt;7&gt;</twComp><twBEL>q3/waverSlow/ctWrCirc_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRAU11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>q3/waverSlow/ctWrCirc&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAU9), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">q3/waverSlow/ctWrCirc_4</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew dest = "0.602" src = "0.420">-0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q3/waverSlow/ctWrCirc_4</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X4Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>q3/waverSlow/ctWrCirc&lt;7&gt;</twComp><twBEL>q3/waverSlow/ctWrCirc_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRAU9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>q3/waverSlow/ctWrCirc&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBU13), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">q3/waverSlow/ctRdCirc_8</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.478</twTotPathDel><twClkSkew dest = "0.602" src = "0.430">-0.172</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>q3/waverSlow/ctRdCirc_8</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X2Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q3/waverSlow/ctRdCirc&lt;9&gt;</twComp><twBEL>q3/waverSlow/ctRdCirc_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y9.ADDRBU13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.395</twDelInfo><twComp>q3/waverSlow/ctRdCirc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y9.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.395</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="152"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="153" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="q3/ddr_16_1/bufferR/I" logResource="q3/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y4.I" clockNet="q3/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="154" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X0Y10.CLKARDCLKL" clockNet="q3/adcClk"/><twPinLimit anchorID="155" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" logResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X0Y10.CLKARDCLKU" clockNet="q3/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="156" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twConstName><twItemCnt>5823</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1434</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y16.DIADIU1), 5 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="RAM">ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.649</twTotPathDel><twClkSkew dest = "0.810" src = "0.881">0.071</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y14.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X1Y14.DOBDOL10</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>ql1/waverFast/circOut&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;9&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn411</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y16.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y16.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.372</twRouteDel><twTotDel>3.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.342</twSlack><twSrc BELType="FF">ql1/waverFast/acqFastCs_2</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.740</twTotPathDel><twClkSkew dest = "0.575" src = "0.458">-0.117</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ql1/waverFast/acqFastCs_2</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X47Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;2&gt;</twComp><twBEL>ql1/waverFast/acqFastCs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;9&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>ql1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;9&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn411</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y16.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y16.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>1.894</twRouteDel><twTotDel>2.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.416</twSlack><twSrc BELType="FF">ql1/waverFast/acqFastCs_0</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.667</twTotPathDel><twClkSkew dest = "0.575" src = "0.457">-0.118</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ql1/waverFast/acqFastCs_0</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X49Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;0&gt;</twComp><twBEL>ql1/waverFast/acqFastCs_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;9&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn411</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y16.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y16.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>1.907</twRouteDel><twTotDel>2.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y20.DIADIU0), 5 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="RAM">i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.665</twTotPathDel><twClkSkew dest = "0.828" src = "0.860">0.032</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y18.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X1Y18.DOBDOL8</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>i1/waverFast/circOut&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/fifoIn&lt;7&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn351</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIADIU0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>i1/waverFast/fifoIn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.388</twRouteDel><twTotDel>3.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.062</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_2</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.960</twTotPathDel><twClkSkew dest = "0.575" src = "0.518">-0.057</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_2</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp><twBEL>i1/waverFast/acqFastCs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/fifoIn&lt;9&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>i1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/fifoIn&lt;7&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn351</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIADIU0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>i1/waverFast/fifoIn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.114</twRouteDel><twTotDel>2.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.122</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_1</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.926</twTotPathDel><twClkSkew dest = "0.828" src = "0.745">-0.083</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_1</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X40Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;1&gt;</twComp><twBEL>i1/waverFast/acqFastCs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/fifoIn&lt;9&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>i1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/fifoIn&lt;7&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn351</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIADIU0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>i1/waverFast/fifoIn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.059</twRouteDel><twTotDel>2.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y20.DIADIL0), 5 paths
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.389</twSlack><twSrc BELType="RAM">i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.548</twTotPathDel><twClkSkew dest = "0.832" src = "0.860">0.028</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y18.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X1Y18.DOBDOL6</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>i1/waverFast/circOut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/fifoIn&lt;6&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn321</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>i1/waverFast/fifoIn&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.271</twRouteDel><twTotDel>3.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.194</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_2</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.832</twTotPathDel><twClkSkew dest = "0.579" src = "0.518">-0.061</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_2</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp><twBEL>i1/waverFast/acqFastCs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/fifoIn&lt;9&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>i1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/fifoIn&lt;6&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn321</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>i1/waverFast/fifoIn&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>1.986</twRouteDel><twTotDel>2.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.254</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_1</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.798</twTotPathDel><twClkSkew dest = "0.832" src = "0.745">-0.087</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_1</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X40Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;1&gt;</twComp><twBEL>i1/waverFast/acqFastCs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/fifoIn&lt;9&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>i1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/fifoIn&lt;6&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn321</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>i1/waverFast/fifoIn&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.931</twRouteDel><twTotDel>2.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y18.ADDRAL7), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.197</twSlack><twSrc BELType="FF">i2/waverFast/ctWrCirc_2</twSrc><twDest BELType="RAM">i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.353</twTotPathDel><twClkSkew dest = "0.605" src = "0.449">-0.156</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i2/waverFast/ctWrCirc_2</twSrc><twDest BELType='RAM'>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>i2/waverFast/ctWrCirc&lt;3&gt;</twComp><twBEL>i2/waverFast/ctWrCirc_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ADDRAL7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>i2/waverFast/ctWrCirc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y18.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y18.ADDRAL11), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.215</twSlack><twSrc BELType="FF">i2/waverFast/ctWrCirc_6</twSrc><twDest BELType="RAM">i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.365</twTotPathDel><twClkSkew dest = "0.605" src = "0.455">-0.150</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i2/waverFast/ctWrCirc_6</twSrc><twDest BELType='RAM'>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>i2/waverFast/ctWrCirc&lt;7&gt;</twComp><twBEL>i2/waverFast/ctWrCirc_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ADDRAL11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>i2/waverFast/ctWrCirc&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y18.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y18.ADDRAL13), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.218</twSlack><twSrc BELType="FF">i2/waverFast/ctWrCirc_8</twSrc><twDest BELType="RAM">i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.364</twTotPathDel><twClkSkew dest = "0.605" src = "0.459">-0.146</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i2/waverFast/ctWrCirc_8</twSrc><twDest BELType='RAM'>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X6Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>i2/waverFast/ctWrCirc&lt;9&gt;</twComp><twBEL>i2/waverFast/ctWrCirc_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.ADDRAL13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>i2/waverFast/ctWrCirc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y18.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="181"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="182" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="ql1/ddr_16_1/bufferR/I" logResource="ql1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y9.I" clockNet="ql1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="183" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="i1/ddr_16_1/bufferR/I" logResource="i1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y8.I" clockNet="i1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="184" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="i2/ddr_16_1/bufferR/I" logResource="i2/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y9.I" clockNet="i2/ddr_16_1/clkDelayedRaw"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="185"><twConstRollup name="clk25MHz1" fullName="NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="23.968" errors="0" errorRollup="0" items="710" itemsRollup="2232"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   " type="child" depth="1" requirement="10.000" prefType="period" actual="4.958" actualRollup="N/A" errors="0" errorRollup="0" items="416" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   " type="child" depth="1" requirement="2.500" prefType="period" actual="1.498" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   " type="child" depth="1" requirement="5.000" prefType="period" actual="1.498" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   " type="child" depth="1" requirement="20.000" prefType="period" actual="6.068" actualRollup="N/A" errors="0" errorRollup="0" items="1816" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="186">0</twUnmetConstCnt><twDataSheet anchorID="187" twNameLen="15"><twClk2SUList anchorID="188" twDestWidth="9"><twDest>ckAdcI1_n</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.732</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.732</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="189" twDestWidth="9"><twDest>ckAdcI1_p</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.732</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.732</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="190" twDestWidth="9"><twDest>ckAdcI2_n</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.605</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.605</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="191" twDestWidth="9"><twDest>ckAdcI2_p</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.605</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.605</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="192" twDestWidth="9"><twDest>ckAdcQ2_n</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>5.308</twRiseRise><twRiseFall>1.857</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>5.308</twRiseRise><twRiseFall>1.857</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="193" twDestWidth="9"><twDest>ckAdcQ2_p</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>5.308</twRiseRise><twRiseFall>1.857</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>5.308</twRiseRise><twRiseFall>1.857</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="194" twDestWidth="9"><twDest>ckAdcQ3_n</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>4.604</twRiseRise><twRiseFall>2.284</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>4.604</twRiseRise><twRiseFall>2.284</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="195" twDestWidth="9"><twDest>ckAdcQ3_p</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>4.604</twRiseRise><twRiseFall>2.284</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>4.604</twRiseRise><twRiseFall>2.284</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="196" twDestWidth="10"><twDest>ckAdcQH1_n</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>5.152</twRiseRise><twRiseFall>2.465</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>5.152</twRiseRise><twRiseFall>2.465</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="197" twDestWidth="10"><twDest>ckAdcQH1_p</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>5.152</twRiseRise><twRiseFall>2.465</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>5.152</twRiseRise><twRiseFall>2.465</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="198" twDestWidth="10"><twDest>ckAdcQL1_n</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.755</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.755</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="199" twDestWidth="10"><twDest>ckAdcQL1_p</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.755</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.755</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="200" twDestWidth="10"><twDest>clk25MHz_n</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>4.958</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>4.958</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="201" twDestWidth="10"><twDest>clk25MHz_p</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>4.958</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>4.958</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="202" twDestWidth="8"><twDest>sysClk_n</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>9.809</twRiseRise><twFallRise>2.204</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>9.809</twRiseRise><twFallRise>2.204</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="203" twDestWidth="8"><twDest>sysClk_p</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>9.809</twRiseRise><twFallRise>2.204</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>9.809</twRiseRise><twFallRise>2.204</twFallRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="204"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3105601</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>42041</twConnCnt></twConstCov><twStats anchorID="205"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Apr  7 18:06:04 2021 </twTimestamp></twFoot><twClientInfo anchorID="206"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 677 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
