Retire Stage (cycle 0):
Retired Instructions: 0
ROB State after Retire:
ROB[0] -> Dest: 0, Ready: 0
ROB[1] -> Dest: 0, Ready: 0
ROB[2] -> Dest: 0, Ready: 0
ROB[3] -> Dest: 0, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

ROB State (cycle 0):
HEAD: 0, TAIL: 0, COUNT: 0
ROB[0] -> Dest: 0, Ready: 0
ROB[1] -> Dest: 0, Ready: 0
ROB[2] -> Dest: 0, Ready: 0
ROB[3] -> Dest: 0, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

RMT State (cycle 0):
Register	ROB Tag	Valid
R0		0	0
R1		0	0
R2		0	0
R3		0	0
R4		0	0
R5		0	0
R6		0	0
R7		0	0
R8		0	0
R9		0	0
R10		0	0
R11		0	0
R12		0	0
R13		0	0
R14		0	0
R15		0	0
R16		0	0
R17		0	0
R18		0	0
R19		0	0
R20		0	0
R21		0	0
R22		0	0
R23		0	0
R24		0	0
R25		0	0
R26		0	0
R27		0	0
R28		0	0
R29		0	0
R30		0	0
R31		0	0
R32		0	0
R33		0	0
R34		0	0
R35		0	0
R36		0	0
R37		0	0
R38		0	0
R39		0	0
R40		0	0
R41		0	0
R42		0	0
R43		0	0
R44		0	0
R45		0	0
R46		0	0
R47		0	0
R48		0	0
R49		0	0
R50		0	0
R51		0	0
R52		0	0
R53		0	0
R54		0	0
R55		0	0
R56		0	0
R57		0	0
R58		0	0
R59		0	0
R60		0	0
R61		0	0
R62		0	0
R63		0	0
R64		0	0
R65		0	0
R66		0	0

Retire Stage (cycle 1):
Retired Instructions: 0
ROB State after Retire:
ROB[0] -> Dest: 0, Ready: 0
ROB[1] -> Dest: 0, Ready: 0
ROB[2] -> Dest: 0, Ready: 0
ROB[3] -> Dest: 0, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

ROB State (cycle 1):
HEAD: 0, TAIL: 0, COUNT: 0
ROB[0] -> Dest: 0, Ready: 0
ROB[1] -> Dest: 0, Ready: 0
ROB[2] -> Dest: 0, Ready: 0
ROB[3] -> Dest: 0, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

RMT State (cycle 1):
Register	ROB Tag	Valid
R0		0	0
R1		0	0
R2		0	0
R3		0	0
R4		0	0
R5		0	0
R6		0	0
R7		0	0
R8		0	0
R9		0	0
R10		0	0
R11		0	0
R12		0	0
R13		0	0
R14		0	0
R15		0	0
R16		0	0
R17		0	0
R18		0	0
R19		0	0
R20		0	0
R21		0	0
R22		0	0
R23		0	0
R24		0	0
R25		0	0
R26		0	0
R27		0	0
R28		0	0
R29		0	0
R30		0	0
R31		0	0
R32		0	0
R33		0	0
R34		0	0
R35		0	0
R36		0	0
R37		0	0
R38		0	0
R39		0	0
R40		0	0
R41		0	0
R42		0	0
R43		0	0
R44		0	0
R45		0	0
R46		0	0
R47		0	0
R48		0	0
R49		0	0
R50		0	0
R51		0	0
R52		0	0
R53		0	0
R54		0	0
R55		0	0
R56		0	0
R57		0	0
R58		0	0
R59		0	0
R60		0	0
R61		0	0
R62		0	0
R63		0	0
R64		0	0
R65		0	0
R66		0	0

Retire Stage (cycle 2):
Retired Instructions: 0
ROB State after Retire:
ROB[0] -> Dest: 0, Ready: 0
ROB[1] -> Dest: 0, Ready: 0
ROB[2] -> Dest: 0, Ready: 0
ROB[3] -> Dest: 0, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

ROB State (cycle 2):
HEAD: 0, TAIL: 1, COUNT: 1
ROB[0] -> Dest: 1, Ready: 0
ROB[1] -> Dest: 0, Ready: 0
ROB[2] -> Dest: 0, Ready: 0
ROB[3] -> Dest: 0, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

RMT State (cycle 2):
Register	ROB Tag	Valid
R0		0	0
R1		0	1
R2		0	0
R3		0	0
R4		0	0
R5		0	0
R6		0	0
R7		0	0
R8		0	0
R9		0	0
R10		0	0
R11		0	0
R12		0	0
R13		0	0
R14		0	0
R15		0	0
R16		0	0
R17		0	0
R18		0	0
R19		0	0
R20		0	0
R21		0	0
R22		0	0
R23		0	0
R24		0	0
R25		0	0
R26		0	0
R27		0	0
R28		0	0
R29		0	0
R30		0	0
R31		0	0
R32		0	0
R33		0	0
R34		0	0
R35		0	0
R36		0	0
R37		0	0
R38		0	0
R39		0	0
R40		0	0
R41		0	0
R42		0	0
R43		0	0
R44		0	0
R45		0	0
R46		0	0
R47		0	0
R48		0	0
R49		0	0
R50		0	0
R51		0	0
R52		0	0
R53		0	0
R54		0	0
R55		0	0
R56		0	0
R57		0	0
R58		0	0
R59		0	0
R60		0	0
R61		0	0
R62		0	0
R63		0	0
R64		0	0
R65		0	0
R66		0	0

Retire Stage (cycle 3):
Retired Instructions: 0
ROB State after Retire:
ROB[0] -> Dest: 1, Ready: 0
ROB[1] -> Dest: 0, Ready: 0
ROB[2] -> Dest: 0, Ready: 0
ROB[3] -> Dest: 0, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

ROB State (cycle 3):
HEAD: 0, TAIL: 2, COUNT: 2
ROB[0] -> Dest: 1, Ready: 0
ROB[1] -> Dest: 4, Ready: 0
ROB[2] -> Dest: 0, Ready: 0
ROB[3] -> Dest: 0, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

RMT State (cycle 3):
Register	ROB Tag	Valid
R0		0	0
R1		0	1
R2		0	0
R3		0	0
R4		1	1
R5		0	0
R6		0	0
R7		0	0
R8		0	0
R9		0	0
R10		0	0
R11		0	0
R12		0	0
R13		0	0
R14		0	0
R15		0	0
R16		0	0
R17		0	0
R18		0	0
R19		0	0
R20		0	0
R21		0	0
R22		0	0
R23		0	0
R24		0	0
R25		0	0
R26		0	0
R27		0	0
R28		0	0
R29		0	0
R30		0	0
R31		0	0
R32		0	0
R33		0	0
R34		0	0
R35		0	0
R36		0	0
R37		0	0
R38		0	0
R39		0	0
R40		0	0
R41		0	0
R42		0	0
R43		0	0
R44		0	0
R45		0	0
R46		0	0
R47		0	0
R48		0	0
R49		0	0
R50		0	0
R51		0	0
R52		0	0
R53		0	0
R54		0	0
R55		0	0
R56		0	0
R57		0	0
R58		0	0
R59		0	0
R60		0	0
R61		0	0
R62		0	0
R63		0	0
R64		0	0
R65		0	0
R66		0	0

Retire Stage (cycle 4):
Retired Instructions: 0
ROB State after Retire:
ROB[0] -> Dest: 1, Ready: 0
ROB[1] -> Dest: 4, Ready: 0
ROB[2] -> Dest: 0, Ready: 0
ROB[3] -> Dest: 0, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

ROB State (cycle 4):
HEAD: 0, TAIL: 3, COUNT: 3
ROB[0] -> Dest: 1, Ready: 0
ROB[1] -> Dest: 4, Ready: 0
ROB[2] -> Dest: -1, Ready: 0
ROB[3] -> Dest: 0, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

RMT State (cycle 4):
Register	ROB Tag	Valid
R0		0	0
R1		0	1
R2		0	0
R3		0	0
R4		1	1
R5		0	0
R6		0	0
R7		0	0
R8		0	0
R9		0	0
R10		0	0
R11		0	0
R12		0	0
R13		0	0
R14		0	0
R15		0	0
R16		0	0
R17		0	0
R18		0	0
R19		0	0
R20		0	0
R21		0	0
R22		0	0
R23		0	0
R24		0	0
R25		0	0
R26		0	0
R27		0	0
R28		0	0
R29		0	0
R30		0	0
R31		0	0
R32		0	0
R33		0	0
R34		0	0
R35		0	0
R36		0	0
R37		0	0
R38		0	0
R39		0	0
R40		0	0
R41		0	0
R42		0	0
R43		0	0
R44		0	0
R45		0	0
R46		0	0
R47		0	0
R48		0	0
R49		0	0
R50		0	0
R51		0	0
R52		0	0
R53		0	0
R54		0	0
R55		0	0
R56		0	0
R57		0	0
R58		0	0
R59		0	0
R60		0	0
R61		0	0
R62		0	0
R63		0	0
R64		0	0
R65		0	0
R66		0	0

Retire Stage (cycle 5):
Retired Instructions: 0
ROB State after Retire:
ROB[0] -> Dest: 1, Ready: 0
ROB[1] -> Dest: 4, Ready: 0
ROB[2] -> Dest: -1, Ready: 0
ROB[3] -> Dest: 0, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

ROB State (cycle 5):
HEAD: 0, TAIL: 4, COUNT: 4
ROB[0] -> Dest: 1, Ready: 0
ROB[1] -> Dest: 4, Ready: 0
ROB[2] -> Dest: -1, Ready: 0
ROB[3] -> Dest: 4, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

RMT State (cycle 5):
Register	ROB Tag	Valid
R0		0	0
R1		0	1
R2		0	0
R3		0	0
R4		3	1
R5		0	0
R6		0	0
R7		0	0
R8		0	0
R9		0	0
R10		0	0
R11		0	0
R12		0	0
R13		0	0
R14		0	0
R15		0	0
R16		0	0
R17		0	0
R18		0	0
R19		0	0
R20		0	0
R21		0	0
R22		0	0
R23		0	0
R24		0	0
R25		0	0
R26		0	0
R27		0	0
R28		0	0
R29		0	0
R30		0	0
R31		0	0
R32		0	0
R33		0	0
R34		0	0
R35		0	0
R36		0	0
R37		0	0
R38		0	0
R39		0	0
R40		0	0
R41		0	0
R42		0	0
R43		0	0
R44		0	0
R45		0	0
R46		0	0
R47		0	0
R48		0	0
R49		0	0
R50		0	0
R51		0	0
R52		0	0
R53		0	0
R54		0	0
R55		0	0
R56		0	0
R57		0	0
R58		0	0
R59		0	0
R60		0	0
R61		0	0
R62		0	0
R63		0	0
R64		0	0
R65		0	0
R66		0	0

Retire Stage (cycle 6):
Retired Instructions: 0
ROB State after Retire:
ROB[0] -> Dest: 1, Ready: 0
ROB[1] -> Dest: 4, Ready: 0
ROB[2] -> Dest: -1, Ready: 0
ROB[3] -> Dest: 4, Ready: 0
ROB[4] -> Dest: 0, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

ROB State (cycle 6):
HEAD: 0, TAIL: 5, COUNT: 5
ROB[0] -> Dest: 1, Ready: 0
ROB[1] -> Dest: 4, Ready: 0
ROB[2] -> Dest: -1, Ready: 0
ROB[3] -> Dest: 4, Ready: 0
ROB[4] -> Dest: -1, Ready: 0
ROB[5] -> Dest: 0, Ready: 0
ROB[6] -> Dest: 0, Ready: 0
ROB[7] -> Dest: 0, Ready: 0
ROB[8] -> Dest: 0, Ready: 0
ROB[9] -> Dest: 0, Ready: 0
ROB[10] -> Dest: 0, Ready: 0
ROB[11] -> Dest: 0, Ready: 0
ROB[12] -> Dest: 0, Ready: 0
ROB[13] -> Dest: 0, Ready: 0
ROB[14] -> Dest: 0, Ready: 0
ROB[15] -> Dest: 0, Ready: 0

RMT State (cycle 6):
Register	ROB Tag	Valid
R0		0	0
R1		0	1
R2		0	0
R3		0	0
R4		3	1
R5		0	0
R6		0	0
R7		0	0
R8		0	0
R9		0	0
R10		0	0
R11		0	0
R12		0	0
R13		0	0
R14		0	0
R15		0	0
R16		0	0
R17		0	0
R18		0	0
R19		0	0
R20		0	0
R21		0	0
R22		0	0
R23		0	0
R24		0	0
R25		0	0
R26		0	0
R27		0	0
R28		0	0
R29		0	0
R30		0	0
R31		0	0
R32		0	0
R33		0	0
R34		0	0
R35		0	0
R36		0	0
R37		0	0
R38		0	0
R39		0	0
R40		0	0
R41		0	0
R42		0	0
R43		0	0
R44		0	0
R45		0	0
R46		0	0
R47		0	0
R48		0	0
R49		0	0
R50		0	0
R51		0	0
R52		0	0
R53		0	0
R54		0	0
R55		0	0
R56		0	0
R57		0	0
R58		0	0
R59		0	0
R60		0	0
R61		0	0
R62		0	0
R63		0	0
R64		0	0
R65		0	0
R66		0	0

0 fu{0} src{2,3} dst{1} FE{0,1} DE{1,0} RN{2,0} RR{0,0} DI{0,0} IS{0,0} EX{0,0} WB{3,0} RT{0,0}
1 fu{1} src{1,3} dst{4} FE{1,1} DE{2,0} RN{3,0} RR{0,0} DI{0,0} IS{0,0} EX{0,0} WB{4,0} RT{0,0}
2 fu{2} src{4,7} dst{-1} FE{2,1} DE{3,0} RN{4,0} RR{0,0} DI{0,0} IS{0,0} EX{0,0} WB{5,0} RT{0,0}
3 fu{1} src{1,3} dst{4} FE{3,1} DE{4,0} RN{5,0} RR{0,0} DI{0,0} IS{0,0} EX{0,0} WB{6,0} RT{0,0}
4 fu{2} src{4,7} dst{-1} FE{4,1} DE{5,0} RN{6,0} RR{0,0} DI{0,0} IS{0,0} EX{0,0} WB{0,0} RT{0,0}
5 fu{2} src{4,7} dst{-1} FE{5,1} DE{6,0} RN{0,0} RR{0,0} DI{0,0} IS{0,0} EX{0,0} WB{0,0} RT{0,0}
# === Simulator Command =========
# ./sim 16 8 1 gcc_trace.txt
# === Processor Configuration ===
# ROB_SIZE = 16
# IQ_SIZE  = 8
# WIDTH    = 1
# === Simulation Results ========
# Cycles                       = 7
