

================================================================
== Synthesis Summary Report of 'complex_matmul'
================================================================
+ General Information: 
    * Date:           Sat Mar 11 12:57:30 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        complex_proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+-----------+----------+-------------+-------------+-----+
    |                                 Modules                                 | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |           |          |             |             |     |
    |                                 & Loops                                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM    |    DSP   |      FF     |     LUT     | URAM|
    +-------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+-----------+----------+-------------+-------------+-----+
    |+ complex_matmul                                                         |     -|  0.00|   285138|  2.851e+06|         -|   285139|       -|        no|  240 (85%)|  93 (42%)|  18099 (17%)|  19529 (36%)|    -|
    | + complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS                         |     -|  0.00|    15018|  1.502e+05|         -|    15018|       -|        no|          -|   1 (~0%)|    419 (~0%)|    523 (~0%)|    -|
    |  o MAT_A_ROWS_MAT_A_COLS                                                |     -|  7.30|    15010|  1.501e+05|        12|        1|   15000|       yes|          -|         -|            -|            -|    -|
    | + complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT               |     -|  0.09|    20012|  2.001e+05|         -|    20012|       -|        no|          -|   1 (~0%)|    369 (~0%)|    378 (~0%)|    -|
    |  o MAT_C_ROWS_INIT_MAT_C_COLS_INIT                                      |     -|  7.30|    20010|  2.001e+05|        12|        1|   20000|       yes|          -|         -|            -|            -|    -|
    | + complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc                       |     -|  0.00|    15018|  1.502e+05|         -|    15018|       -|        no|          -|   1 (~0%)|    419 (~0%)|    523 (~0%)|    -|
    |  o MAT_A_ROWSc_MAT_A_COLSc                                              |     -|  7.30|    15010|  1.501e+05|        12|        1|   15000|       yes|          -|         -|            -|            -|    -|
    | + complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS                         |     -|  0.00|    30020|  3.002e+05|         -|    30020|       -|        no|          -|   1 (~0%)|    462 (~0%)|     564 (1%)|    -|
    |  o MAT_B_ROWS_MAT_B_COLS                                                |     -|  7.30|    30012|  3.001e+05|        14|        1|   30000|       yes|          -|         -|            -|            -|    -|
    | + complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc                       |     -|  0.00|    30020|  3.002e+05|         -|    30020|       -|        no|          -|   1 (~0%)|    462 (~0%)|     564 (1%)|    -|
    |  o MAT_B_ROWSc_MAT_B_COLSc                                              |     -|  7.30|    30012|  3.001e+05|        14|        1|   30000|       yes|          -|         -|            -|            -|    -|
    | + complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE  |     -|  0.11|   150018|  1.500e+06|         -|   150018|       -|        no|          -|  84 (38%)|  13501 (12%)|   6557 (12%)|    -|
    |  o OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE                         |     -|  7.30|   150016|  1.500e+06|        18|        1|  150000|       yes|          -|         -|            -|            -|    -|
    | + complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS                         |     -|  0.00|    20018|  2.002e+05|         -|    20018|       -|        no|          -|   2 (~0%)|    504 (~0%)|     737 (1%)|    -|
    |  o MAT_C_ROWS_MAT_C_COLS                                                |     -|  7.30|    20016|  2.002e+05|        18|        1|   20000|       yes|          -|         -|            -|            -|    -|
    | + complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc                       |     -|  0.00|    20018|  2.002e+05|         -|    20018|       -|        no|          -|   2 (~0%)|    504 (~0%)|     747 (1%)|    -|
    |  o MAT_C_ROWSc_MAT_C_COLSc                                              |     -|  7.30|    20016|  2.002e+05|        18|        1|   20000|       yes|          -|         -|            -|            -|    -|
    +-------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+-----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | MatA_DRAM_1 | 0x10   | 32    | W      | Data signal of MatA_DRAM         |                                                                      |
| s_axi_control | MatA_DRAM_2 | 0x14   | 32    | W      | Data signal of MatA_DRAM         |                                                                      |
| s_axi_control | MatB_DRAM_1 | 0x1c   | 32    | W      | Data signal of MatB_DRAM         |                                                                      |
| s_axi_control | MatB_DRAM_2 | 0x20   | 32    | W      | Data signal of MatB_DRAM         |                                                                      |
| s_axi_control | MatC_DRAM_1 | 0x28   | 32    | W      | Data signal of MatC_DRAM         |                                                                      |
| s_axi_control | MatC_DRAM_2 | 0x2c   | 32    | W      | Data signal of MatC_DRAM         |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+------------+
| Argument  | Direction | Datatype   |
+-----------+-----------+------------+
| MatA_DRAM | inout     | complex_t* |
| MatB_DRAM | inout     | complex_t* |
| MatC_DRAM | inout     | complex_t* |
+-----------+-----------+------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+---------------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-----------+---------------+-----------+----------+---------------------------------------+
| MatA_DRAM | m_axi_mem     | interface |          |                                       |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_1 offset=0x10 range=32 |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_2 offset=0x14 range=32 |
| MatB_DRAM | m_axi_mem     | interface |          |                                       |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_1 offset=0x1c range=32 |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_2 offset=0x20 range=32 |
| MatC_DRAM | m_axi_mem     | interface |          |                                       |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_1 offset=0x28 range=32 |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_2 offset=0x2c range=32 |
+-----------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+-----------+-------------+------------------------+------------+-------------------------+
| HW Interface | Variable  | Loop        | Problem                | Resolution | Location                |
+--------------+-----------+-------------+------------------------+------------+-------------------------+
| m_axi_mem    | MatA_DRAM | MAT_A_COLS  | Stride is incompatible | 214-230    | complex_matmul.cpp:45:3 |
| m_axi_mem    | MatA_DRAM | MAT_A_COLSc | Stride is incompatible | 214-230    | complex_matmul.cpp:54:3 |
| m_axi_mem    | MatB_DRAM | MAT_B_COLS  | Stride is incompatible | 214-230    | complex_matmul.cpp:63:9 |
| m_axi_mem    | MatB_DRAM | MAT_B_COLSc | Stride is incompatible | 214-230    | complex_matmul.cpp:71:9 |
+--------------+-----------+-------------+------------------------+------------+-------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                                                    | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-------------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + complex_matmul                                                        | 93  |        |              |     |        |         |
|   add_ln55_fu_965_p2                                                    | -   |        | add_ln55     | add | fabric | 0       |
|   add_ln72_fu_1001_p2                                                   | -   |        | add_ln72     | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS                        | 1   |        |              |     |        |         |
|    add_ln43_1_fu_505_p2                                                 | -   |        | add_ln43_1   | add | fabric | 0       |
|    add_ln43_fu_517_p2                                                   | -   |        | add_ln43     | add | fabric | 0       |
|    mul_7ns_9ns_15_1_1_U1                                                | -   |        | mul_ln43     | mul | auto   | 0       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U3                                     | 1   |        | mul_ln43_1   | mul | dsp48  | 3       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U3                                     | 1   |        | add_ln46     | add | dsp48  | 3       |
|    add_ln45_fu_571_p2                                                   | -   |        | add_ln45     | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT              | 1   |        |              |     |        |         |
|    add_ln79_1_fu_766_p2                                                 | -   |        | add_ln79_1   | add | fabric | 0       |
|    add_ln79_fu_778_p2                                                   | -   |        | add_ln79     | add | fabric | 0       |
|    mul_7ns_9ns_15_1_1_U115                                              | -   |        | mul_ln79     | mul | auto   | 0       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U117                                   | 1   |        | mul_ln79_1   | mul | dsp48  | 3       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U117                                   | 1   |        | add_ln82     | add | dsp48  | 3       |
|    add_ln81_fu_832_p2                                                   | -   |        | add_ln81     | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc                      | 1   |        |              |     |        |         |
|    add_ln52_1_fu_505_p2                                                 | -   |        | add_ln52_1   | add | fabric | 0       |
|    add_ln52_fu_517_p2                                                   | -   |        | add_ln52     | add | fabric | 0       |
|    mul_7ns_9ns_15_1_1_U31                                               | -   |        | mul_ln52     | mul | auto   | 0       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U33                                    | 1   |        | mul_ln52_1   | mul | dsp48  | 3       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U33                                    | 1   |        | add_ln55     | add | dsp48  | 3       |
|    add_ln54_fu_571_p2                                                   | -   |        | add_ln54     | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS                        | 1   |        |              |     |        |         |
|    add_ln61_1_fu_499_p2                                                 | -   |        | add_ln61_1   | add | fabric | 0       |
|    add_ln61_fu_511_p2                                                   | -   |        | add_ln61     | add | fabric | 0       |
|    mul_8ns_10ns_17_1_1_U58                                              | -   |        | mul_ln61     | mul | auto   | 0       |
|    mac_muladd_4ns_8ns_8ns_11_4_1_U60                                    | 1   |        | mul_ln61_1   | mul | dsp48  | 3       |
|    mac_muladd_4ns_8ns_8ns_11_4_1_U60                                    | 1   |        | add_ln64     | add | dsp48  | 3       |
|    add_ln63_fu_539_p2                                                   | -   |        | add_ln63     | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc                      | 1   |        |              |     |        |         |
|    add_ln69_1_fu_499_p2                                                 | -   |        | add_ln69_1   | add | fabric | 0       |
|    add_ln69_fu_511_p2                                                   | -   |        | add_ln69     | add | fabric | 0       |
|    mul_8ns_10ns_17_1_1_U88                                              | -   |        | mul_ln69     | mul | auto   | 0       |
|    mac_muladd_4ns_8ns_8ns_11_4_1_U90                                    | 1   |        | mul_ln69_1   | mul | dsp48  | 3       |
|    mac_muladd_4ns_8ns_8ns_11_4_1_U90                                    | 1   |        | add_ln72     | add | dsp48  | 3       |
|    add_ln71_fu_539_p2                                                   | -   |        | add_ln71     | add | fabric | 0       |
|  + complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE | 84  |        |              |     |        |         |
|    mul_8ns_10ns_17_1_1_U159                                             | -   |        | mul332       | mul | auto   | 0       |
|    mac_muladd_4ns_8ns_8ns_11_4_1_U170                                   | 1   |        | mul_ln91     | mul | dsp48  | 3       |
|    mac_muladd_4ns_8ns_8ns_11_4_1_U170                                   | 1   |        | empty_28     | add | dsp48  | 3       |
|    add_ln89_1_fu_3083_p2                                                | -   |        | add_ln89_1   | add | fabric | 0       |
|    add_ln89_fu_3092_p2                                                  | -   |        | add_ln89     | add | fabric | 0       |
|    mul_8ns_10ns_17_1_1_U161                                             | -   |        | mul336       | mul | auto   | 0       |
|    mul_4ns_9ns_16_1_1_U162                                              | -   |        | empty_30     | mul | auto   | 0       |
|    mac_muladd_4ns_8ns_8ns_11_4_1_U171                                   | 1   |        | empty_31     | mul | dsp48  | 3       |
|    add_ln91_fu_3263_p2                                                  | -   |        | add_ln91     | add | fabric | 0       |
|    mac_muladd_4ns_8ns_8ns_11_4_1_U171                                   | 1   |        | empty_32     | add | dsp48  | 3       |
|    mul_7ns_9ns_15_1_1_U163                                              | -   |        | mul_ln232    | mul | auto   | 0       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U172                                   | 1   |        | mul_ln232_1  | mul | dsp48  | 3       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U172                                   | 1   |        | add_ln232    | add | dsp48  | 3       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U173                                   | 1   |        | mul_ln886_60 | mul | dsp48  | 3       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U173                                   | 1   |        | add_ln886_60 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U174                                  | 1   |        | mul_ln886    | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U214                                  | 1   |        | mul_ln887    | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U174                                  | 1   |        | add_ln886    | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U214                                  | 1   |        | sub_ln887    | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U215                                  | 1   |        | mul_ln886_1  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U175                                          | 1   |        | mul_ln886_2  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U215                                  | 1   |        | add_ln886_1  | add | dsp48  | 3       |
|    add_ln886_2_fu_3682_p2                                               | -   |        | add_ln886_2  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U176                                  | 1   |        | mul_ln886_3  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U216                                  | 1   |        | mul_ln887_1  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U176                                  | 1   |        | add_ln886_3  | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U216                                  | 1   |        | sub_ln887_1  | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U217                                  | 1   |        | mul_ln886_4  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U177                                          | 1   |        | mul_ln886_5  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U217                                  | 1   |        | add_ln886_4  | add | dsp48  | 3       |
|    add_ln886_5_fu_3687_p2                                               | -   |        | add_ln886_5  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U178                                  | 1   |        | mul_ln886_6  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U218                                  | 1   |        | mul_ln887_2  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U178                                  | 1   |        | add_ln886_6  | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U218                                  | 1   |        | sub_ln887_2  | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U219                                  | 1   |        | mul_ln886_7  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U179                                          | 1   |        | mul_ln886_8  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U219                                  | 1   |        | add_ln886_7  | add | dsp48  | 3       |
|    add_ln886_8_fu_3692_p2                                               | -   |        | add_ln886_8  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U180                                  | 1   |        | mul_ln886_9  | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U220                                  | 1   |        | mul_ln887_3  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U180                                  | 1   |        | add_ln886_9  | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U220                                  | 1   |        | sub_ln887_3  | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U221                                  | 1   |        | mul_ln886_10 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U181                                          | 1   |        | mul_ln886_11 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U221                                  | 1   |        | add_ln886_10 | add | dsp48  | 3       |
|    add_ln886_11_fu_3697_p2                                              | -   |        | add_ln886_11 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U182                                  | 1   |        | mul_ln886_12 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U222                                  | 1   |        | mul_ln887_4  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U182                                  | 1   |        | add_ln886_12 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U222                                  | 1   |        | sub_ln887_4  | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U223                                  | 1   |        | mul_ln886_13 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U183                                          | 1   |        | mul_ln886_14 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U223                                  | 1   |        | add_ln886_13 | add | dsp48  | 3       |
|    add_ln886_14_fu_3702_p2                                              | -   |        | add_ln886_14 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U184                                  | 1   |        | mul_ln886_15 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U224                                  | 1   |        | mul_ln887_5  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U184                                  | 1   |        | add_ln886_15 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U224                                  | 1   |        | sub_ln887_5  | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U225                                  | 1   |        | mul_ln886_16 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U185                                          | 1   |        | mul_ln886_17 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U225                                  | 1   |        | add_ln886_16 | add | dsp48  | 3       |
|    add_ln886_17_fu_3707_p2                                              | -   |        | add_ln886_17 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U186                                  | 1   |        | mul_ln886_18 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U226                                  | 1   |        | mul_ln887_6  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U186                                  | 1   |        | add_ln886_18 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U226                                  | 1   |        | sub_ln887_6  | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U227                                  | 1   |        | mul_ln886_19 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U187                                          | 1   |        | mul_ln886_20 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U227                                  | 1   |        | add_ln886_19 | add | dsp48  | 3       |
|    add_ln886_20_fu_3712_p2                                              | -   |        | add_ln886_20 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U188                                  | 1   |        | mul_ln886_21 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U228                                  | 1   |        | mul_ln887_7  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U188                                  | 1   |        | add_ln886_21 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U228                                  | 1   |        | sub_ln887_7  | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U229                                  | 1   |        | mul_ln886_22 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U189                                          | 1   |        | mul_ln886_23 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U229                                  | 1   |        | add_ln886_22 | add | dsp48  | 3       |
|    add_ln886_23_fu_3717_p2                                              | -   |        | add_ln886_23 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U190                                  | 1   |        | mul_ln886_24 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U230                                  | 1   |        | mul_ln887_8  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U190                                  | 1   |        | add_ln886_24 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U230                                  | 1   |        | sub_ln887_8  | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U231                                  | 1   |        | mul_ln886_25 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U191                                          | 1   |        | mul_ln886_26 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U231                                  | 1   |        | add_ln886_25 | add | dsp48  | 3       |
|    add_ln886_26_fu_3722_p2                                              | -   |        | add_ln886_26 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U192                                  | 1   |        | mul_ln886_27 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U232                                  | 1   |        | mul_ln887_9  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U192                                  | 1   |        | add_ln886_27 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U232                                  | 1   |        | sub_ln887_9  | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U233                                  | 1   |        | mul_ln886_28 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U193                                          | 1   |        | mul_ln886_29 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U233                                  | 1   |        | add_ln886_28 | add | dsp48  | 3       |
|    add_ln886_29_fu_3727_p2                                              | -   |        | add_ln886_29 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U194                                  | 1   |        | mul_ln886_30 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U234                                  | 1   |        | mul_ln887_10 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U194                                  | 1   |        | add_ln886_30 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U234                                  | 1   |        | sub_ln887_10 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U235                                  | 1   |        | mul_ln886_31 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U195                                          | 1   |        | mul_ln886_32 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U235                                  | 1   |        | add_ln886_31 | add | dsp48  | 3       |
|    add_ln886_32_fu_3732_p2                                              | -   |        | add_ln886_32 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U196                                  | 1   |        | mul_ln886_33 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U236                                  | 1   |        | mul_ln887_11 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U196                                  | 1   |        | add_ln886_33 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U236                                  | 1   |        | sub_ln887_11 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U237                                  | 1   |        | mul_ln886_34 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U197                                          | 1   |        | mul_ln886_35 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U237                                  | 1   |        | add_ln886_34 | add | dsp48  | 3       |
|    add_ln886_35_fu_3737_p2                                              | -   |        | add_ln886_35 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U198                                  | 1   |        | mul_ln886_36 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U238                                  | 1   |        | mul_ln887_12 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U198                                  | 1   |        | add_ln886_36 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U238                                  | 1   |        | sub_ln887_12 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U239                                  | 1   |        | mul_ln886_37 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U199                                          | 1   |        | mul_ln886_38 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U239                                  | 1   |        | add_ln886_37 | add | dsp48  | 3       |
|    add_ln886_38_fu_3742_p2                                              | -   |        | add_ln886_38 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U200                                  | 1   |        | mul_ln886_39 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U240                                  | 1   |        | mul_ln887_13 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U200                                  | 1   |        | add_ln886_39 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U240                                  | 1   |        | sub_ln887_13 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U241                                  | 1   |        | mul_ln886_40 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U201                                          | 1   |        | mul_ln886_41 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U241                                  | 1   |        | add_ln886_40 | add | dsp48  | 3       |
|    add_ln886_41_fu_3747_p2                                              | -   |        | add_ln886_41 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U202                                  | 1   |        | mul_ln886_42 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U242                                  | 1   |        | mul_ln887_14 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U202                                  | 1   |        | add_ln886_42 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U242                                  | 1   |        | sub_ln887_14 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U243                                  | 1   |        | mul_ln886_43 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U203                                          | 1   |        | mul_ln886_44 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U243                                  | 1   |        | add_ln886_43 | add | dsp48  | 3       |
|    add_ln886_44_fu_3752_p2                                              | -   |        | add_ln886_44 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U204                                  | 1   |        | mul_ln886_45 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U244                                  | 1   |        | mul_ln887_15 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U204                                  | 1   |        | add_ln886_45 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U244                                  | 1   |        | sub_ln887_15 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U245                                  | 1   |        | mul_ln886_46 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U205                                          | 1   |        | mul_ln886_47 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U245                                  | 1   |        | add_ln886_46 | add | dsp48  | 3       |
|    add_ln886_47_fu_3757_p2                                              | -   |        | add_ln886_47 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U206                                  | 1   |        | mul_ln886_48 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U246                                  | 1   |        | mul_ln887_16 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U206                                  | 1   |        | add_ln886_48 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U246                                  | 1   |        | sub_ln887_16 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U247                                  | 1   |        | mul_ln886_49 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U207                                          | 1   |        | mul_ln886_50 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U247                                  | 1   |        | add_ln886_49 | add | dsp48  | 3       |
|    add_ln886_50_fu_3762_p2                                              | -   |        | add_ln886_50 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U208                                  | 1   |        | mul_ln886_51 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U248                                  | 1   |        | mul_ln887_17 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U208                                  | 1   |        | add_ln886_51 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U248                                  | 1   |        | sub_ln887_17 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U249                                  | 1   |        | mul_ln886_52 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U209                                          | 1   |        | mul_ln886_53 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U249                                  | 1   |        | add_ln886_52 | add | dsp48  | 3       |
|    add_ln886_53_fu_3767_p2                                              | -   |        | add_ln886_53 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U210                                  | 1   |        | mul_ln886_54 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U250                                  | 1   |        | mul_ln887_18 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U210                                  | 1   |        | add_ln886_54 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U250                                  | 1   |        | sub_ln887_18 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U251                                  | 1   |        | mul_ln886_55 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U211                                          | 1   |        | mul_ln886_56 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U251                                  | 1   |        | add_ln886_55 | add | dsp48  | 3       |
|    add_ln886_56_fu_3772_p2                                              | -   |        | add_ln886_56 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U212                                  | 1   |        | mul_ln886_57 | mul | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U252                                  | 1   |        | mul_ln887_19 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U212                                  | 1   |        | add_ln886_57 | add | dsp48  | 3       |
|    mac_mulsub_16s_16s_16ns_16_4_1_U252                                  | 1   |        | sub_ln887_19 | sub | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U253                                  | 1   |        | mul_ln886_58 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U213                                          | 1   |        | mul_ln886_59 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U253                                  | 1   |        | add_ln886_58 | add | dsp48  | 3       |
|    add_ln886_59_fu_3777_p2                                              | -   |        | add_ln886_59 | add | fabric | 0       |
|    add_ln93_fu_3285_p2                                                  | -   |        | add_ln93     | add | fabric | 0       |
|    add_ln91_1_fu_3138_p2                                                | -   |        | add_ln91_1   | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS                        | 2   |        |              |     |        |         |
|    add_ln113_1_fu_471_p2                                                | -   |        | add_ln113_1  | add | fabric | 0       |
|    add_ln113_fu_483_p2                                                  | -   |        | add_ln113    | add | fabric | 0       |
|    mul_7ns_9ns_15_1_1_U382                                              | -   |        | mul_ln113    | mul | auto   | 0       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U384                                   | 1   |        | mul_ln113_2  | mul | dsp48  | 3       |
|    mul_mul_7ns_10ns_17_4_1_U385                                         | 1   |        | mul_ln113_1  | mul | dsp48  | 3       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U384                                   | 1   |        | add_ln116_2  | add | dsp48  | 3       |
|    add_ln115_fu_517_p2                                                  | -   |        | add_ln115    | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc                      | 2   |        |              |     |        |         |
|    add_ln122_2_fu_473_p2                                                | -   |        | add_ln122_2  | add | fabric | 0       |
|    add_ln122_fu_485_p2                                                  | -   |        | add_ln122    | add | fabric | 0       |
|    mul_7ns_9ns_15_1_1_U414                                              | -   |        | mul_ln122    | mul | auto   | 0       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U416                                   | 1   |        | mul_ln122_2  | mul | dsp48  | 3       |
|    mul_mul_7ns_10ns_17_4_1_U417                                         | 1   |        | mul_ln122_1  | mul | dsp48  | 3       |
|    mac_muladd_3ns_8ns_8ns_10_4_1_U416                                   | 1   |        | add_ln125    | add | dsp48  | 3       |
|    add_ln124_fu_519_p2                                                  | -   |        | add_ln124    | add | fabric | 0       |
+-------------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+------------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+------------------+------+------+--------+------------+---------+------+---------+
| + complex_matmul | 240  | 0    |        |            |         |      |         |
|   MatA_V_U       | 1    | -    |        | MatA_V     | ram_1p  | auto | 1       |
|   MatA_V_1_U     | 1    | -    |        | MatA_V_1   | ram_1p  | auto | 1       |
|   MatA_V_2_U     | 1    | -    |        | MatA_V_2   | ram_1p  | auto | 1       |
|   MatA_V_3_U     | 1    | -    |        | MatA_V_3   | ram_1p  | auto | 1       |
|   MatA_V_4_U     | 1    | -    |        | MatA_V_4   | ram_1p  | auto | 1       |
|   MatA_V_5_U     | 1    | -    |        | MatA_V_5   | ram_1p  | auto | 1       |
|   MatA_V_6_U     | 1    | -    |        | MatA_V_6   | ram_1p  | auto | 1       |
|   MatA_V_7_U     | 1    | -    |        | MatA_V_7   | ram_1p  | auto | 1       |
|   MatA_V_8_U     | 1    | -    |        | MatA_V_8   | ram_1p  | auto | 1       |
|   MatA_V_9_U     | 1    | -    |        | MatA_V_9   | ram_1p  | auto | 1       |
|   MatA_V_10_U    | 1    | -    |        | MatA_V_10  | ram_1p  | auto | 1       |
|   MatA_V_11_U    | 1    | -    |        | MatA_V_11  | ram_1p  | auto | 1       |
|   MatA_V_12_U    | 1    | -    |        | MatA_V_12  | ram_1p  | auto | 1       |
|   MatA_V_13_U    | 1    | -    |        | MatA_V_13  | ram_1p  | auto | 1       |
|   MatA_V_14_U    | 1    | -    |        | MatA_V_14  | ram_1p  | auto | 1       |
|   MatA_V_15_U    | 1    | -    |        | MatA_V_15  | ram_1p  | auto | 1       |
|   MatA_V_16_U    | 1    | -    |        | MatA_V_16  | ram_1p  | auto | 1       |
|   MatA_V_17_U    | 1    | -    |        | MatA_V_17  | ram_1p  | auto | 1       |
|   MatA_V_18_U    | 1    | -    |        | MatA_V_18  | ram_1p  | auto | 1       |
|   MatA_V_19_U    | 1    | -    |        | MatA_V_19  | ram_1p  | auto | 1       |
|   MatB_V_U       | 2    | -    |        | MatB_V     | rom_np  | auto | 1       |
|   MatB_V_1_U     | 2    | -    |        | MatB_V_1   | rom_np  | auto | 1       |
|   MatB_V_2_U     | 2    | -    |        | MatB_V_2   | rom_np  | auto | 1       |
|   MatB_V_3_U     | 2    | -    |        | MatB_V_3   | rom_np  | auto | 1       |
|   MatB_V_4_U     | 2    | -    |        | MatB_V_4   | rom_np  | auto | 1       |
|   MatB_V_5_U     | 2    | -    |        | MatB_V_5   | rom_np  | auto | 1       |
|   MatB_V_6_U     | 2    | -    |        | MatB_V_6   | rom_np  | auto | 1       |
|   MatB_V_7_U     | 2    | -    |        | MatB_V_7   | rom_np  | auto | 1       |
|   MatB_V_8_U     | 2    | -    |        | MatB_V_8   | rom_np  | auto | 1       |
|   MatB_V_9_U     | 2    | -    |        | MatB_V_9   | rom_np  | auto | 1       |
|   MatB_V_10_U    | 2    | -    |        | MatB_V_10  | rom_np  | auto | 1       |
|   MatB_V_11_U    | 2    | -    |        | MatB_V_11  | rom_np  | auto | 1       |
|   MatB_V_12_U    | 2    | -    |        | MatB_V_12  | rom_np  | auto | 1       |
|   MatB_V_13_U    | 2    | -    |        | MatB_V_13  | rom_np  | auto | 1       |
|   MatB_V_14_U    | 2    | -    |        | MatB_V_14  | rom_np  | auto | 1       |
|   MatB_V_15_U    | 2    | -    |        | MatB_V_15  | rom_np  | auto | 1       |
|   MatB_V_16_U    | 2    | -    |        | MatB_V_16  | rom_np  | auto | 1       |
|   MatB_V_17_U    | 2    | -    |        | MatB_V_17  | rom_np  | auto | 1       |
|   MatB_V_18_U    | 2    | -    |        | MatB_V_18  | rom_np  | auto | 1       |
|   MatB_V_19_U    | 2    | -    |        | MatB_V_19  | rom_np  | auto | 1       |
|   MatC_V_U       | 1    | -    |        | MatC_V     | ram_s2p | auto | 1       |
|   MatC_V_1_U     | 1    | -    |        | MatC_V_1   | ram_s2p | auto | 1       |
|   MatC_V_2_U     | 1    | -    |        | MatC_V_2   | ram_s2p | auto | 1       |
|   MatC_V_3_U     | 1    | -    |        | MatC_V_3   | ram_s2p | auto | 1       |
|   MatC_V_4_U     | 1    | -    |        | MatC_V_4   | ram_s2p | auto | 1       |
|   MatC_V_5_U     | 1    | -    |        | MatC_V_5   | ram_s2p | auto | 1       |
|   MatC_V_6_U     | 1    | -    |        | MatC_V_6   | ram_s2p | auto | 1       |
|   MatC_V_7_U     | 1    | -    |        | MatC_V_7   | ram_s2p | auto | 1       |
|   MatC_V_8_U     | 1    | -    |        | MatC_V_8   | ram_s2p | auto | 1       |
|   MatC_V_9_U     | 1    | -    |        | MatC_V_9   | ram_s2p | auto | 1       |
|   MatC_V_10_U    | 1    | -    |        | MatC_V_10  | ram_s2p | auto | 1       |
|   MatC_V_11_U    | 1    | -    |        | MatC_V_11  | ram_s2p | auto | 1       |
|   MatC_V_12_U    | 1    | -    |        | MatC_V_12  | ram_s2p | auto | 1       |
|   MatC_V_13_U    | 1    | -    |        | MatC_V_13  | ram_s2p | auto | 1       |
|   MatC_V_14_U    | 1    | -    |        | MatC_V_14  | ram_s2p | auto | 1       |
|   MatC_V_15_U    | 1    | -    |        | MatC_V_15  | ram_s2p | auto | 1       |
|   MatC_V_16_U    | 1    | -    |        | MatC_V_16  | ram_s2p | auto | 1       |
|   MatC_V_17_U    | 1    | -    |        | MatC_V_17  | ram_s2p | auto | 1       |
|   MatC_V_18_U    | 1    | -    |        | MatC_V_18  | ram_s2p | auto | 1       |
|   MatC_V_19_U    | 1    | -    |        | MatC_V_19  | ram_s2p | auto | 1       |
|   cMatA_V_U      | 1    | -    |        | cMatA_V    | ram_1p  | auto | 1       |
|   cMatA_V_1_U    | 1    | -    |        | cMatA_V_1  | ram_1p  | auto | 1       |
|   cMatA_V_2_U    | 1    | -    |        | cMatA_V_2  | ram_1p  | auto | 1       |
|   cMatA_V_3_U    | 1    | -    |        | cMatA_V_3  | ram_1p  | auto | 1       |
|   cMatA_V_4_U    | 1    | -    |        | cMatA_V_4  | ram_1p  | auto | 1       |
|   cMatA_V_5_U    | 1    | -    |        | cMatA_V_5  | ram_1p  | auto | 1       |
|   cMatA_V_6_U    | 1    | -    |        | cMatA_V_6  | ram_1p  | auto | 1       |
|   cMatA_V_7_U    | 1    | -    |        | cMatA_V_7  | ram_1p  | auto | 1       |
|   cMatA_V_8_U    | 1    | -    |        | cMatA_V_8  | ram_1p  | auto | 1       |
|   cMatA_V_9_U    | 1    | -    |        | cMatA_V_9  | ram_1p  | auto | 1       |
|   cMatA_V_10_U   | 1    | -    |        | cMatA_V_10 | ram_1p  | auto | 1       |
|   cMatA_V_11_U   | 1    | -    |        | cMatA_V_11 | ram_1p  | auto | 1       |
|   cMatA_V_12_U   | 1    | -    |        | cMatA_V_12 | ram_1p  | auto | 1       |
|   cMatA_V_13_U   | 1    | -    |        | cMatA_V_13 | ram_1p  | auto | 1       |
|   cMatA_V_14_U   | 1    | -    |        | cMatA_V_14 | ram_1p  | auto | 1       |
|   cMatA_V_15_U   | 1    | -    |        | cMatA_V_15 | ram_1p  | auto | 1       |
|   cMatA_V_16_U   | 1    | -    |        | cMatA_V_16 | ram_1p  | auto | 1       |
|   cMatA_V_17_U   | 1    | -    |        | cMatA_V_17 | ram_1p  | auto | 1       |
|   cMatA_V_18_U   | 1    | -    |        | cMatA_V_18 | ram_1p  | auto | 1       |
|   cMatA_V_19_U   | 1    | -    |        | cMatA_V_19 | ram_1p  | auto | 1       |
|   cMatB_V_U      | 2    | -    |        | cMatB_V    | rom_np  | auto | 1       |
|   cMatB_V_1_U    | 2    | -    |        | cMatB_V_1  | rom_np  | auto | 1       |
|   cMatB_V_2_U    | 2    | -    |        | cMatB_V_2  | rom_np  | auto | 1       |
|   cMatB_V_3_U    | 2    | -    |        | cMatB_V_3  | rom_np  | auto | 1       |
|   cMatB_V_4_U    | 2    | -    |        | cMatB_V_4  | rom_np  | auto | 1       |
|   cMatB_V_5_U    | 2    | -    |        | cMatB_V_5  | rom_np  | auto | 1       |
|   cMatB_V_6_U    | 2    | -    |        | cMatB_V_6  | rom_np  | auto | 1       |
|   cMatB_V_7_U    | 2    | -    |        | cMatB_V_7  | rom_np  | auto | 1       |
|   cMatB_V_8_U    | 2    | -    |        | cMatB_V_8  | rom_np  | auto | 1       |
|   cMatB_V_9_U    | 2    | -    |        | cMatB_V_9  | rom_np  | auto | 1       |
|   cMatB_V_10_U   | 2    | -    |        | cMatB_V_10 | rom_np  | auto | 1       |
|   cMatB_V_11_U   | 2    | -    |        | cMatB_V_11 | rom_np  | auto | 1       |
|   cMatB_V_12_U   | 2    | -    |        | cMatB_V_12 | rom_np  | auto | 1       |
|   cMatB_V_13_U   | 2    | -    |        | cMatB_V_13 | rom_np  | auto | 1       |
|   cMatB_V_14_U   | 2    | -    |        | cMatB_V_14 | rom_np  | auto | 1       |
|   cMatB_V_15_U   | 2    | -    |        | cMatB_V_15 | rom_np  | auto | 1       |
|   cMatB_V_16_U   | 2    | -    |        | cMatB_V_16 | rom_np  | auto | 1       |
|   cMatB_V_17_U   | 2    | -    |        | cMatB_V_17 | rom_np  | auto | 1       |
|   cMatB_V_18_U   | 2    | -    |        | cMatB_V_18 | rom_np  | auto | 1       |
|   cMatB_V_19_U   | 2    | -    |        | cMatB_V_19 | rom_np  | auto | 1       |
|   cMatC_V_U      | 1    | -    |        | cMatC_V    | ram_s2p | auto | 1       |
|   cMatC_V_1_U    | 1    | -    |        | cMatC_V_1  | ram_s2p | auto | 1       |
|   cMatC_V_2_U    | 1    | -    |        | cMatC_V_2  | ram_s2p | auto | 1       |
|   cMatC_V_3_U    | 1    | -    |        | cMatC_V_3  | ram_s2p | auto | 1       |
|   cMatC_V_4_U    | 1    | -    |        | cMatC_V_4  | ram_s2p | auto | 1       |
|   cMatC_V_5_U    | 1    | -    |        | cMatC_V_5  | ram_s2p | auto | 1       |
|   cMatC_V_6_U    | 1    | -    |        | cMatC_V_6  | ram_s2p | auto | 1       |
|   cMatC_V_7_U    | 1    | -    |        | cMatC_V_7  | ram_s2p | auto | 1       |
|   cMatC_V_8_U    | 1    | -    |        | cMatC_V_8  | ram_s2p | auto | 1       |
|   cMatC_V_9_U    | 1    | -    |        | cMatC_V_9  | ram_s2p | auto | 1       |
|   cMatC_V_10_U   | 1    | -    |        | cMatC_V_10 | ram_s2p | auto | 1       |
|   cMatC_V_11_U   | 1    | -    |        | cMatC_V_11 | ram_s2p | auto | 1       |
|   cMatC_V_12_U   | 1    | -    |        | cMatC_V_12 | ram_s2p | auto | 1       |
|   cMatC_V_13_U   | 1    | -    |        | cMatC_V_13 | ram_s2p | auto | 1       |
|   cMatC_V_14_U   | 1    | -    |        | cMatC_V_14 | ram_s2p | auto | 1       |
|   cMatC_V_15_U   | 1    | -    |        | cMatC_V_15 | ram_s2p | auto | 1       |
|   cMatC_V_16_U   | 1    | -    |        | cMatC_V_16 | ram_s2p | auto | 1       |
|   cMatC_V_17_U   | 1    | -    |        | cMatC_V_17 | ram_s2p | auto | 1       |
|   cMatC_V_18_U   | 1    | -    |        | cMatC_V_18 | ram_s2p | auto | 1       |
|   cMatC_V_19_U   | 1    | -    |        | cMatC_V_19 | ram_s2p | auto | 1       |
+------------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------------------+----------------------------------------------------+
| Type            | Options                                              | Location                                           |
+-----------------+------------------------------------------------------+----------------------------------------------------+
| interface       | m_axi depth=2 port=MatA_DRAM offset=slave bundle=mem | complex_matmul.cpp:18 in complex_matmul, MatA_DRAM |
| interface       | m_axi depth=2 port=MatB_DRAM offset=slave bundle=mem | complex_matmul.cpp:19 in complex_matmul, MatB_DRAM |
| interface       | m_axi depth=2 port=MatC_DRAM offset=slave bundle=mem | complex_matmul.cpp:20 in complex_matmul, MatC_DRAM |
| interface       | s_axilite port=return                                | complex_matmul.cpp:31 in complex_matmul, return    |
| array_partition | variable=MatA dim=1 cyclic factor=20                 | complex_matmul.cpp:33 in complex_matmul, MatA      |
| array_partition | variable=MatB dim=1 cyclic factor=20                 | complex_matmul.cpp:34 in complex_matmul, MatB      |
| array_partition | variable=MatC dim=1 cyclic factor=20                 | complex_matmul.cpp:35 in complex_matmul, MatC      |
| array_partition | variable=cMatA dim=1 cyclic factor=20                | complex_matmul.cpp:37 in complex_matmul, cMatA     |
| array_partition | variable=cMatB dim=1 cyclic factor=20                | complex_matmul.cpp:38 in complex_matmul, cMatB     |
| array_partition | variable=cMatC dim=1 cyclic factor=20                | complex_matmul.cpp:39 in complex_matmul, cMatC     |
| pipeline        |                                                      | complex_matmul.cpp:94 in complex_matmul            |
+-----------------+------------------------------------------------------+----------------------------------------------------+


