
allears_GEN2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b334  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009f4  0800b4c8  0800b4c8  0001b4c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bebc  0800bebc  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800bebc  0800bebc  0001bebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bec4  0800bec4  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bec4  0800bec4  0001bec4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bec8  0800bec8  0001bec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800becc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006e0  20000210  0800c0dc  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  200008f0  0800c0dc  000208f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024cd1  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054d6  00000000  00000000  00044f11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    000136a5  00000000  00000000  0004a3e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001358  00000000  00000000  0005da90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001ed8  00000000  00000000  0005ede8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aeaa  00000000  00000000  00060cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00007647  00000000  00000000  0007bb6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000831b1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fd4  00000000  00000000  00083204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b4ac 	.word	0x0800b4ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	0800b4ac 	.word	0x0800b4ac

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <Echo_Btn_isHandled>:
echo_btn_state_data_t echo_btn_state;

bool Echo_Btn_isHandled(void)
{
	return ECHO_BTN_STATE_HANDLED;
}
 8000ff8:	4b01      	ldr	r3, [pc, #4]	; (8001000 <Echo_Btn_isHandled+0x8>)
 8000ffa:	7898      	ldrb	r0, [r3, #2]
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	2000022c 	.word	0x2000022c

08001004 <Echo_Btn_Handled_clear>:

void Echo_Btn_Handled_clear(void)
{
	ECHO_BTN_STATE_HANDLED = false;
 8001004:	4b01      	ldr	r3, [pc, #4]	; (800100c <Echo_Btn_Handled_clear+0x8>)
 8001006:	2200      	movs	r2, #0
 8001008:	709a      	strb	r2, [r3, #2]
}
 800100a:	4770      	bx	lr
 800100c:	2000022c 	.word	0x2000022c

08001010 <Echo_Btn_handle>:
{
	ECHO_BTN_STATE_HANDLE_ENABLE = enable;
}

void Echo_Btn_handle(void)
{
 8001010:	b508      	push	{r3, lr}
	char res_msg[10] =
	{ '\0', };
#endif

	/* Only works when battery is normal level */
	pressed = ECHO_BTN_IS_PRESSED();
 8001012:	2110      	movs	r1, #16
 8001014:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001018:	f002 fdc6 	bl	8003ba8 <HAL_GPIO_ReadPin>

	if (pressed != ECHO_BTN_STATE_PRESSED)
 800101c:	4b0d      	ldr	r3, [pc, #52]	; (8001054 <Echo_Btn_handle+0x44>)
	pressed = ECHO_BTN_IS_PRESSED();
 800101e:	4601      	mov	r1, r0
	if (pressed != ECHO_BTN_STATE_PRESSED)
 8001020:	781a      	ldrb	r2, [r3, #0]
	pressed = ECHO_BTN_IS_PRESSED();
 8001022:	fab0 f080 	clz	r0, r0
 8001026:	0940      	lsrs	r0, r0, #5
	if (pressed != ECHO_BTN_STATE_PRESSED)
 8001028:	4282      	cmp	r2, r0
 800102a:	d005      	beq.n	8001038 <Echo_Btn_handle+0x28>
	{
		ECHO_BTN_STATE_PRESSED = pressed;
 800102c:	7018      	strb	r0, [r3, #0]
#ifdef DEBUG
		sprintf((char*) res_msg, (const char*) "BTN: %d\r\n", pressed);
		ECHO_SHELL_PRINT(("%s\n",res_msg));
#endif

		if (ECHO_BTN_STATE_PRESSED == false)
 800102e:	b911      	cbnz	r1, 8001036 <Echo_Btn_handle+0x26>
			//aulLed_enable();
		}
		else
		{
			/* BUTTON PRESSED, Send Signal >> echo_state.c */
			ECHO_BTN_STATE_HANDLED = true;
 8001030:	2201      	movs	r2, #1
 8001032:	709a      	strb	r2, [r3, #2]
			ECHO_BTN_STATE_HELD_TICK = 0;
 8001034:	6059      	str	r1, [r3, #4]
		else
		{
			/* Ignored */
		}
	}
}
 8001036:	bd08      	pop	{r3, pc}
	else if (ECHO_BTN_STATE_PRESSED == true)
 8001038:	2a00      	cmp	r2, #0
 800103a:	d0fc      	beq.n	8001036 <Echo_Btn_handle+0x26>
		if (ECHO_BTN_STATE_HELD_TICK == ECHO_BTN_HELD_TIME)
 800103c:	685a      	ldr	r2, [r3, #4]
 800103e:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8001042:	d103      	bne.n	800104c <Echo_Btn_handle+0x3c>
			ECHO_BTN_STATE_HELD_TICK++;
 8001044:	f240 32e9 	movw	r2, #1001	; 0x3e9
			ECHO_BTN_STATE_HELD_TICK++;
 8001048:	605a      	str	r2, [r3, #4]
}
 800104a:	e7f4      	b.n	8001036 <Echo_Btn_handle+0x26>
		else if (ECHO_BTN_STATE_HELD_TICK < ECHO_BTN_HELD_TIME)
 800104c:	d2f3      	bcs.n	8001036 <Echo_Btn_handle+0x26>
			ECHO_BTN_STATE_HELD_TICK++;
 800104e:	3201      	adds	r2, #1
 8001050:	e7fa      	b.n	8001048 <Echo_Btn_handle+0x38>
 8001052:	bf00      	nop
 8001054:	2000022c 	.word	0x2000022c

08001058 <Echo_Flash_Write>:
{
	return FLASH_BANK_1;
}

HAL_StatusTypeDef Echo_Flash_Write()
{
 8001058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 800105a:	f002 fb89 	bl	8003770 <HAL_FLASH_Unlock>
	if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 800105e:	4b2c      	ldr	r3, [pc, #176]	; (8001110 <Echo_Flash_Write+0xb8>)
 8001060:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	; 0x5e0
 8001064:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001068:	b291      	uxth	r1, r2
 800106a:	4299      	cmp	r1, r3
 800106c:	d035      	beq.n	80010da <Echo_Flash_Write+0x82>
 800106e:	4b29      	ldr	r3, [pc, #164]	; (8001114 <Echo_Flash_Write+0xbc>)
 8001070:	ea03 2382 	and.w	r3, r3, r2, lsl #10
 8001074:	4a28      	ldr	r2, [pc, #160]	; (8001118 <Echo_Flash_Write+0xc0>)
 8001076:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800107a:	4293      	cmp	r3, r2
 800107c:	d82d      	bhi.n	80010da <Echo_Flash_Write+0x82>
		page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	0adb      	lsrs	r3, r3, #11

	/* Erase the user Flash area*/
	FirstPage = GetPage(FLASH_USER_START_ADDR);
 8001082:	4a26      	ldr	r2, [pc, #152]	; (800111c <Echo_Flash_Write+0xc4>)
 8001084:	6013      	str	r3, [r2, #0]
	if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8001086:	4a22      	ldr	r2, [pc, #136]	; (8001110 <Echo_Flash_Write+0xb8>)
 8001088:	f8d2 15e0 	ldr.w	r1, [r2, #1504]	; 0x5e0
 800108c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001090:	b288      	uxth	r0, r1
 8001092:	4290      	cmp	r0, r2
 8001094:	d023      	beq.n	80010de <Echo_Flash_Write+0x86>
 8001096:	4a1f      	ldr	r2, [pc, #124]	; (8001114 <Echo_Flash_Write+0xbc>)
 8001098:	ea02 2281 	and.w	r2, r2, r1, lsl #10
 800109c:	f102 6100 	add.w	r1, r2, #134217728	; 0x8000000
 80010a0:	4a1f      	ldr	r2, [pc, #124]	; (8001120 <Echo_Flash_Write+0xc8>)
 80010a2:	4291      	cmp	r1, r2
 80010a4:	d81b      	bhi.n	80010de <Echo_Flash_Write+0x86>
		page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 80010a6:	1a52      	subs	r2, r2, r1
 80010a8:	0ad2      	lsrs	r2, r2, #11
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 80010aa:	f1c3 0101 	rsb	r1, r3, #1
 80010ae:	440a      	add	r2, r1
 80010b0:	491c      	ldr	r1, [pc, #112]	; (8001124 <Echo_Flash_Write+0xcc>)
	BankNumber = GetBank(FLASH_USER_START_ADDR);
 80010b2:	481d      	ldr	r0, [pc, #116]	; (8001128 <Echo_Flash_Write+0xd0>)
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 80010b4:	600a      	str	r2, [r1, #0]
	BankNumber = GetBank(FLASH_USER_START_ADDR);
 80010b6:	2101      	movs	r1, #1
 80010b8:	6001      	str	r1, [r0, #0]

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80010ba:	481c      	ldr	r0, [pc, #112]	; (800112c <Echo_Flash_Write+0xd4>)
 80010bc:	2400      	movs	r4, #0
	EraseInitStruct.Banks = BankNumber;
 80010be:	e9c0 4100 	strd	r4, r1, [r0]
	EraseInitStruct.Page = FirstPage;
	EraseInitStruct.NbPages = NbOfPages;

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80010c2:	491b      	ldr	r1, [pc, #108]	; (8001130 <Echo_Flash_Write+0xd8>)
	EraseInitStruct.NbPages = NbOfPages;
 80010c4:	e9c0 3202 	strd	r3, r2, [r0, #8]
	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80010c8:	f002 fc46 	bl	8003958 <HAL_FLASHEx_Erase>
 80010cc:	4604      	mov	r4, r0
 80010ce:	b140      	cbz	r0, 80010e2 <Echo_Flash_Write+0x8a>
		}
		/* Error occurred while writing data in Flash memory.
		 User can add here some code to deal with this error */
		else
		{
			return HAL_FLASH_GetError();
 80010d0:	f002 fb6a 	bl	80037a8 <HAL_FLASH_GetError>
 80010d4:	b2c4      	uxtb	r4, r0
	}
	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
	return HAL_OK;
}
 80010d6:	4620      	mov	r0, r4
 80010d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		page = (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 80010da:	233c      	movs	r3, #60	; 0x3c
 80010dc:	e7d1      	b.n	8001082 <Echo_Flash_Write+0x2a>
 80010de:	223f      	movs	r2, #63	; 0x3f
 80010e0:	e7e3      	b.n	80010aa <Echo_Flash_Write+0x52>
	Address = FLASH_USER_START_ADDR;
 80010e2:	4d14      	ldr	r5, [pc, #80]	; (8001134 <Echo_Flash_Write+0xdc>)
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <Echo_Flash_Write+0xc0>)
	while (Address < FLASH_USER_END_ADDR)
 80010e6:	4e0e      	ldr	r6, [pc, #56]	; (8001120 <Echo_Flash_Write+0xc8>)
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, DATA_WRITE)
 80010e8:	4f13      	ldr	r7, [pc, #76]	; (8001138 <Echo_Flash_Write+0xe0>)
	Address = FLASH_USER_START_ADDR;
 80010ea:	602b      	str	r3, [r5, #0]
	while (Address < FLASH_USER_END_ADDR)
 80010ec:	6829      	ldr	r1, [r5, #0]
 80010ee:	42b1      	cmp	r1, r6
 80010f0:	d302      	bcc.n	80010f8 <Echo_Flash_Write+0xa0>
	HAL_FLASH_Lock();
 80010f2:	f002 fb4f 	bl	8003794 <HAL_FLASH_Lock>
	return HAL_OK;
 80010f6:	e7ee      	b.n	80010d6 <Echo_Flash_Write+0x7e>
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, DATA_WRITE)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	2000      	movs	r0, #0
 80010fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001100:	f002 fb84 	bl	800380c <HAL_FLASH_Program>
 8001104:	2800      	cmp	r0, #0
 8001106:	d1e3      	bne.n	80010d0 <Echo_Flash_Write+0x78>
			Address = Address + 4;
 8001108:	682b      	ldr	r3, [r5, #0]
 800110a:	3304      	adds	r3, #4
 800110c:	602b      	str	r3, [r5, #0]
 800110e:	e7ed      	b.n	80010ec <Echo_Flash_Write+0x94>
 8001110:	1fff7000 	.word	0x1fff7000
 8001114:	03fffc00 	.word	0x03fffc00
 8001118:	0801e000 	.word	0x0801e000
 800111c:	2000024c 	.word	0x2000024c
 8001120:	0801ffff 	.word	0x0801ffff
 8001124:	20000250 	.word	0x20000250
 8001128:	20000238 	.word	0x20000238
 800112c:	2000023c 	.word	0x2000023c
 8001130:	20000254 	.word	0x20000254
 8001134:	20000234 	.word	0x20000234
 8001138:	20000008 	.word	0x20000008

0800113c <Echo_Flash_Read>:

HAL_StatusTypeDef Echo_Flash_Read()
{
	memcpy(&pwm_param, (pwm_pulse_param_t*) FLASH_USER_START_ADDR,
 800113c:	4a07      	ldr	r2, [pc, #28]	; (800115c <Echo_Flash_Read+0x20>)
 800113e:	4b08      	ldr	r3, [pc, #32]	; (8001160 <Echo_Flash_Read+0x24>)
 8001140:	6810      	ldr	r0, [r2, #0]
 8001142:	6018      	str	r0, [r3, #0]
 8001144:	8892      	ldrh	r2, [r2, #4]
 8001146:	809a      	strh	r2, [r3, #4]
			sizeof(pwm_param));
	if (pwm_param.dead_time == 0 && pwm_param.pulse_freq == 0
			&& pwm_param.pulse_width == 0)
 8001148:	8818      	ldrh	r0, [r3, #0]
 800114a:	889a      	ldrh	r2, [r3, #4]
 800114c:	885b      	ldrh	r3, [r3, #2]
 800114e:	4310      	orrs	r0, r2
 8001150:	4318      	orrs	r0, r3
 8001152:	b280      	uxth	r0, r0
	}
	else
	{
		return HAL_OK;
	}
}
 8001154:	fab0 f080 	clz	r0, r0
 8001158:	0940      	lsrs	r0, r0, #5
 800115a:	4770      	bx	lr
 800115c:	0801e000 	.word	0x0801e000
 8001160:	20000398 	.word	0x20000398

08001164 <Echo_LED_Green_Off>:
/* aul_led_charging */
{ ECHO_LED_GREEN, 0, 0xFFFF } };

__STATIC_INLINE void Echo_LED_Green_Off(void)
{
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001164:	4802      	ldr	r0, [pc, #8]	; (8001170 <Echo_LED_Green_Off+0xc>)
 8001166:	2200      	movs	r2, #0
 8001168:	2108      	movs	r1, #8
 800116a:	f002 bd23 	b.w	8003bb4 <HAL_GPIO_WritePin>
 800116e:	bf00      	nop
 8001170:	48000400 	.word	0x48000400

08001174 <Echo_LED_CTRL>:
	Echo_LED_Off_All();
}

static void Echo_LED_CTRL(echo_led_color_t colors)
{
	if (colors == ECHO_LED_COLOR_NONE)
 8001174:	b908      	cbnz	r0, 800117a <Echo_LED_CTRL+0x6>
	{
		Echo_LED_Off_All();
 8001176:	f7ff bff5 	b.w	8001164 <Echo_LED_Green_Off>
	Echo_LED_Red_On();
	else
	Echo_LED_Red_Off();
#endif
#ifdef LED_GREEN_EN
		if (colors & ECHO_LED_GREEN)
 800117a:	0783      	lsls	r3, r0, #30
 800117c:	d504      	bpl.n	8001188 <Echo_LED_CTRL+0x14>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800117e:	4803      	ldr	r0, [pc, #12]	; (800118c <Echo_LED_CTRL+0x18>)
 8001180:	2201      	movs	r2, #1
 8001182:	2108      	movs	r1, #8
 8001184:	f002 bd16 	b.w	8003bb4 <HAL_GPIO_WritePin>
			Echo_LED_Green_On();
		else
			Echo_LED_Green_Off();
 8001188:	f7ff bfec 	b.w	8001164 <Echo_LED_Green_Off>
 800118c:	48000400 	.word	0x48000400

08001190 <Echo_LED_Init>:
#endif
	}
}

void Echo_LED_Init(void)
{
 8001190:	b508      	push	{r3, lr}
	Echo_LED_Off_All();
 8001192:	f7ff ffe7 	bl	8001164 <Echo_LED_Green_Off>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001196:	4b02      	ldr	r3, [pc, #8]	; (80011a0 <Echo_LED_Init+0x10>)
 8001198:	2200      	movs	r2, #0
 800119a:	735a      	strb	r2, [r3, #13]
}
 800119c:	bd08      	pop	{r3, pc}
 800119e:	bf00      	nop
 80011a0:	20000258 	.word	0x20000258

080011a4 <Echo_LED_Enable>:

void Echo_LED_Enable(void)
{
 80011a4:	b538      	push	{r3, r4, r5, lr}
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 80011a6:	4c04      	ldr	r4, [pc, #16]	; (80011b8 <Echo_LED_Enable+0x14>)
 80011a8:	2500      	movs	r5, #0
 80011aa:	7365      	strb	r5, [r4, #13]
	ECHO_LED_ON = false;
 80011ac:	7025      	strb	r5, [r4, #0]
	Echo_LED_Off_All();
 80011ae:	f7ff ffd9 	bl	8001164 <Echo_LED_Green_Off>
#ifdef DEBUG
	ECHO_SHELL_PRINT(("Echo_LED_Enable()\r\n"));
#endif
	Echo_LED_State_Reset();
	ECHO_LED_STATE_IND_TIMEOUT_RESET();
 80011b2:	60a5      	str	r5, [r4, #8]
 80011b4:	7325      	strb	r5, [r4, #12]
}
 80011b6:	bd38      	pop	{r3, r4, r5, pc}
 80011b8:	20000258 	.word	0x20000258

080011bc <Echo_LED_StateSet>:
{
	return ECHO_LED_IND_DISABLED();
}

void Echo_LED_StateSet(echo_led_sate_t led_state)
{
 80011bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#ifdef DEBUG
	ECHO_SHELL_PRINT(("Echo_LED_StateSet()\r\n"));
#endif
	Echo_LED_Enable();

	if (ECHO_LED_IND_DISABLED() == true)
 80011be:	4d13      	ldr	r5, [pc, #76]	; (800120c <Echo_LED_StateSet+0x50>)
{
 80011c0:	4604      	mov	r4, r0
	Echo_LED_Enable();
 80011c2:	f7ff ffef 	bl	80011a4 <Echo_LED_Enable>
	if (ECHO_LED_IND_DISABLED() == true)
 80011c6:	7b2e      	ldrb	r6, [r5, #12]
 80011c8:	b9b6      	cbnz	r6, 80011f8 <Echo_LED_StateSet+0x3c>
		return;

	if (led_state >= ECHO_LED_STATE_MAX)
		led_state = ECHO_LED_STATE_NONE;
 80011ca:	2c03      	cmp	r4, #3

	if (led_state == ECHO_LED_CUR_STATE)
 80011cc:	7b6b      	ldrb	r3, [r5, #13]
		led_state = ECHO_LED_STATE_NONE;
 80011ce:	bf28      	it	cs
 80011d0:	2400      	movcs	r4, #0
	if (led_state == ECHO_LED_CUR_STATE)
 80011d2:	42a3      	cmp	r3, r4
 80011d4:	d010      	beq.n	80011f8 <Echo_LED_StateSet+0x3c>
	{
		return;
	}

	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(led_state);
 80011d6:	4a0e      	ldr	r2, [pc, #56]	; (8001210 <Echo_LED_StateSet+0x54>)
 80011d8:	2306      	movs	r3, #6
 80011da:	4363      	muls	r3, r4
 80011dc:	18d1      	adds	r1, r2, r3
 80011de:	5cd0      	ldrb	r0, [r2, r3]
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(led_state);
 80011e0:	884f      	ldrh	r7, [r1, #2]
	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(led_state);
 80011e2:	9001      	str	r0, [sp, #4]
		Echo_LED_Off_All();
 80011e4:	f7ff ffbe 	bl	8001164 <Echo_LED_Green_Off>
	led_ind.on_time = ECHO_LED_STATE_IND_ON_TIME_GET(led_state);

	Echo_LED_CTRL(ECHO_LED_COLOR_NONE);

	/* Check steady on or off */
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME)
 80011e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011ec:	429f      	cmp	r7, r3
 80011ee:	9801      	ldr	r0, [sp, #4]
 80011f0:	d104      	bne.n	80011fc <Echo_LED_StateSet+0x40>
	{
		ECHO_LED_ON = false;
 80011f2:	702e      	strb	r6, [r5, #0]
		ECHO_LED_TIME_TICK = 0;
 80011f4:	606e      	str	r6, [r5, #4]
		Echo_LED_CTRL(led_ind.led_colors);
		ECHO_LED_ON = true;
		ECHO_LED_TIME_TICK = HAL_GetTick();
	}

	ECHO_LED_CUR_STATE = led_state;
 80011f6:	736c      	strb	r4, [r5, #13]

}
 80011f8:	b003      	add	sp, #12
 80011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Echo_LED_CTRL(led_ind.led_colors);
 80011fc:	f7ff ffba 	bl	8001174 <Echo_LED_CTRL>
		ECHO_LED_ON = true;
 8001200:	2301      	movs	r3, #1
 8001202:	702b      	strb	r3, [r5, #0]
		ECHO_LED_TIME_TICK = HAL_GetTick();
 8001204:	f001 f9f6 	bl	80025f4 <HAL_GetTick>
 8001208:	6068      	str	r0, [r5, #4]
 800120a:	e7f4      	b.n	80011f6 <Echo_LED_StateSet+0x3a>
 800120c:	20000258 	.word	0x20000258
 8001210:	0800b4d4 	.word	0x0800b4d4

08001214 <Echo_LED_Handle>:
		Echo_LED_StateSet(ECHO_LED_STATE_NONE);
		break;
	}
}
void Echo_LED_Handle(void)
{
 8001214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	echo_led_state_ind_t led_ind;

	if (ECHO_LED_CUR_STATE == ECHO_LED_STATE_NONE)
 8001216:	4c25      	ldr	r4, [pc, #148]	; (80012ac <Echo_LED_Handle+0x98>)
 8001218:	7b63      	ldrb	r3, [r4, #13]
 800121a:	b1a3      	cbz	r3, 8001246 <Echo_LED_Handle+0x32>
	{
		return;
	}
	if (ECHO_LED_CUR_STATE >= ECHO_LED_STATE_MAX)
 800121c:	2b02      	cmp	r3, #2
 800121e:	d906      	bls.n	800122e <Echo_LED_Handle+0x1a>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001220:	2300      	movs	r3, #0
 8001222:	7363      	strb	r3, [r4, #13]
	ECHO_LED_ON = false;
 8001224:	7023      	strb	r3, [r4, #0]
	{
		Echo_LED_CTRL(ECHO_LED_STATE_NONE);
		ECHO_LED_ON = false;
		ECHO_LED_TIME_TICK = HAL_GetTick();
	}
}
 8001226:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	Echo_LED_Off_All();
 800122a:	f7ff bf9b 	b.w	8001164 <Echo_LED_Green_Off>
	if (ECHO_LED_TIMEOUT_TICK == ECHO_LED_IND_TIMEOUT)
 800122e:	68a2      	ldr	r2, [r4, #8]
 8001230:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001234:	428a      	cmp	r2, r1
 8001236:	d107      	bne.n	8001248 <Echo_LED_Handle+0x34>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001238:	2300      	movs	r3, #0
 800123a:	7363      	strb	r3, [r4, #13]
	ECHO_LED_ON = false;
 800123c:	7023      	strb	r3, [r4, #0]
	Echo_LED_Off_All();
 800123e:	f7ff ff91 	bl	8001164 <Echo_LED_Green_Off>
		ECHO_LED_TIMED_OUT = true;
 8001242:	2301      	movs	r3, #1
 8001244:	7323      	strb	r3, [r4, #12]
}
 8001246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if (ECHO_LED_TIMEOUT_TICK < ECHO_LED_IND_TIMEOUT)
 8001248:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 800124c:	428a      	cmp	r2, r1
 800124e:	d8fa      	bhi.n	8001246 <Echo_LED_Handle+0x32>
		ECHO_LED_TIMEOUT_TICK++;
 8001250:	3201      	adds	r2, #1
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001252:	4917      	ldr	r1, [pc, #92]	; (80012b0 <Echo_LED_Handle+0x9c>)
		ECHO_LED_TIMEOUT_TICK++;
 8001254:	60a2      	str	r2, [r4, #8]
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001256:	2206      	movs	r2, #6
 8001258:	4353      	muls	r3, r2
 800125a:	18c8      	adds	r0, r1, r3
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME
 800125c:	f64f 76fd 	movw	r6, #65533	; 0xfffd
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 8001260:	8845      	ldrh	r5, [r0, #2]
			|| led_ind.off_time == ECHO_LED_STEADY_ON_TIME)
 8001262:	1e6a      	subs	r2, r5, #1
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME
 8001264:	b292      	uxth	r2, r2
 8001266:	42b2      	cmp	r2, r6
 8001268:	d8ed      	bhi.n	8001246 <Echo_LED_Handle+0x32>
	if (ECHO_LED_ON == false
 800126a:	7822      	ldrb	r2, [r4, #0]
	led_ind.on_time = ECHO_LED_STATE_IND_ON_TIME_GET(ECHO_LED_CUR_STATE);
 800126c:	8886      	ldrh	r6, [r0, #4]
	if (ECHO_LED_ON == false
 800126e:	b14a      	cbz	r2, 8001284 <Echo_LED_Handle+0x70>
			&& HAL_GetTick() - ECHO_LED_TIME_TICK >= led_ind.on_time)
 8001270:	f001 f9c0 	bl	80025f4 <HAL_GetTick>
 8001274:	6863      	ldr	r3, [r4, #4]
 8001276:	1ac0      	subs	r0, r0, r3
 8001278:	42b0      	cmp	r0, r6
 800127a:	d3e4      	bcc.n	8001246 <Echo_LED_Handle+0x32>
		Echo_LED_Off_All();
 800127c:	f7ff ff72 	bl	8001164 <Echo_LED_Green_Off>
		ECHO_LED_ON = false;
 8001280:	2300      	movs	r3, #0
 8001282:	e00a      	b.n	800129a <Echo_LED_Handle+0x86>
	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(ECHO_LED_CUR_STATE);
 8001284:	5ccf      	ldrb	r7, [r1, r3]
			&& HAL_GetTick() - ECHO_LED_TIME_TICK >= led_ind.off_time)
 8001286:	f001 f9b5 	bl	80025f4 <HAL_GetTick>
 800128a:	6863      	ldr	r3, [r4, #4]
 800128c:	1ac0      	subs	r0, r0, r3
 800128e:	42a8      	cmp	r0, r5
 8001290:	d308      	bcc.n	80012a4 <Echo_LED_Handle+0x90>
		Echo_LED_CTRL(led_ind.led_colors);
 8001292:	4638      	mov	r0, r7
 8001294:	f7ff ff6e 	bl	8001174 <Echo_LED_CTRL>
		ECHO_LED_ON = true;
 8001298:	2301      	movs	r3, #1
		ECHO_LED_ON = false;
 800129a:	7023      	strb	r3, [r4, #0]
		ECHO_LED_TIME_TICK = HAL_GetTick();
 800129c:	f001 f9aa 	bl	80025f4 <HAL_GetTick>
 80012a0:	6060      	str	r0, [r4, #4]
 80012a2:	e7d0      	b.n	8001246 <Echo_LED_Handle+0x32>
	else if (ECHO_LED_ON == true
 80012a4:	7823      	ldrb	r3, [r4, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d0cd      	beq.n	8001246 <Echo_LED_Handle+0x32>
 80012aa:	e7e1      	b.n	8001270 <Echo_LED_Handle+0x5c>
 80012ac:	20000258 	.word	0x20000258
 80012b0:	0800b4d4 	.word	0x0800b4d4

080012b4 <__io_putchar>:
#else 	/* Keil */
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80012b4:	b507      	push	{r0, r1, r2, lr}
	if (ch == '\n')
 80012b6:	280a      	cmp	r0, #10
{
 80012b8:	9001      	str	r0, [sp, #4]
	if (ch == '\n')
 80012ba:	d106      	bne.n	80012ca <__io_putchar+0x16>
	{
		HAL_UART_Transmit(&ECHO_USART2_HANDLE, (uint8_t*) "\r", 1, 0xFFFF);
 80012bc:	4908      	ldr	r1, [pc, #32]	; (80012e0 <__io_putchar+0x2c>)
 80012be:	4809      	ldr	r0, [pc, #36]	; (80012e4 <__io_putchar+0x30>)
 80012c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012c4:	2201      	movs	r2, #1
 80012c6:	f004 fddb 	bl	8005e80 <HAL_UART_Transmit>
	}
	HAL_UART_Transmit(&ECHO_USART2_HANDLE, (uint8_t*) &ch, 1, 0xFFFF);
 80012ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ce:	2201      	movs	r2, #1
 80012d0:	a901      	add	r1, sp, #4
 80012d2:	4804      	ldr	r0, [pc, #16]	; (80012e4 <__io_putchar+0x30>)
 80012d4:	f004 fdd4 	bl	8005e80 <HAL_UART_Transmit>
	return ch;
}
 80012d8:	9801      	ldr	r0, [sp, #4]
 80012da:	b003      	add	sp, #12
 80012dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80012e0:	0800b858 	.word	0x0800b858
 80012e4:	20000850 	.word	0x20000850

080012e8 <Echo_ShellPrint_Char>:

	ECHO_SHELL_UART->TDR = st_rcv_byte;
}

void Echo_ShellPrint_Char(uint8_t *data, uint16_t len)
{
 80012e8:	b538      	push	{r3, r4, r5, lr}
	uint16_t i;

	if (len == 0)
 80012ea:	b171      	cbz	r1, 800130a <Echo_ShellPrint_Char+0x22>
 80012ec:	3901      	subs	r1, #1
 80012ee:	1e45      	subs	r5, r0, #1
 80012f0:	fa10 f481 	uxtah	r4, r0, r1
		return;

	for (i = 0; i < len; i++)
	{
		ECHO_SHELL_PRINT(("%c", data[i]));
 80012f4:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 80012f8:	f005 fdcc 	bl	8006e94 <putchar>
	for (i = 0; i < len; i++)
 80012fc:	42a5      	cmp	r5, r4
 80012fe:	d1f9      	bne.n	80012f4 <Echo_ShellPrint_Char+0xc>
	}

	ECHO_SHELL_PRINT(("\n"));
}
 8001300:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ECHO_SHELL_PRINT(("\n"));
 8001304:	200a      	movs	r0, #10
 8001306:	f005 bdc5 	b.w	8006e94 <putchar>
}
 800130a:	bd38      	pop	{r3, r4, r5, pc}

0800130c <Echo_Print_Manual>:
/*
 * PIRNT MANUAL
 */
void Echo_Print_Manual()
{
	ECHO_SHELL_PRINT(("%s\n",help_manual));
 800130c:	4b01      	ldr	r3, [pc, #4]	; (8001314 <Echo_Print_Manual+0x8>)
 800130e:	6818      	ldr	r0, [r3, #0]
 8001310:	f005 be44 	b.w	8006f9c <puts>
 8001314:	20000000 	.word	0x20000000

08001318 <Echo_Print_Version>:

/*
 * PIRNT VERSION
 */
void Echo_Print_Version()
{
 8001318:	b500      	push	{lr}
 800131a:	b08b      	sub	sp, #44	; 0x2c
	char res_msg[40] =
 800131c:	2100      	movs	r1, #0
 800131e:	2224      	movs	r2, #36	; 0x24
 8001320:	a801      	add	r0, sp, #4
 8001322:	9100      	str	r1, [sp, #0]
 8001324:	f004 ff1c 	bl	8006160 <memset>
	{ '\0', };

	sprintf(res_msg, "\r\nVERSION INFO: %s \r\n", ECHO_FW_VER);
 8001328:	4a05      	ldr	r2, [pc, #20]	; (8001340 <Echo_Print_Version+0x28>)
 800132a:	4906      	ldr	r1, [pc, #24]	; (8001344 <Echo_Print_Version+0x2c>)
 800132c:	4668      	mov	r0, sp
 800132e:	f005 fe43 	bl	8006fb8 <siprintf>
	ECHO_SHELL_PRINT(("%s\n",res_msg));
 8001332:	4668      	mov	r0, sp
 8001334:	f005 fe32 	bl	8006f9c <puts>
}
 8001338:	b00b      	add	sp, #44	; 0x2c
 800133a:	f85d fb04 	ldr.w	pc, [sp], #4
 800133e:	bf00      	nop
 8001340:	0800b4e6 	.word	0x0800b4e6
 8001344:	0800b4f4 	.word	0x0800b4f4

08001348 <Echo_Shell_Input_Print>:

/*
 *  INPUT DATA PRINT
 */
void Echo_Shell_Input_Print()
{
 8001348:	b510      	push	{r4, lr}
	if (echo_uart2_rcv_byte != 0)
 800134a:	4c06      	ldr	r4, [pc, #24]	; (8001364 <Echo_Shell_Input_Print+0x1c>)
 800134c:	7823      	ldrb	r3, [r4, #0]
 800134e:	b13b      	cbz	r3, 8001360 <Echo_Shell_Input_Print+0x18>
	{
		HAL_UART_Transmit(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1, 10);
 8001350:	230a      	movs	r3, #10
 8001352:	4805      	ldr	r0, [pc, #20]	; (8001368 <Echo_Shell_Input_Print+0x20>)
 8001354:	2201      	movs	r2, #1
 8001356:	4621      	mov	r1, r4
 8001358:	f004 fd92 	bl	8005e80 <HAL_UART_Transmit>
		echo_uart2_rcv_byte = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	7023      	strb	r3, [r4, #0]
	}
}
 8001360:	bd10      	pop	{r4, pc}
 8001362:	bf00      	nop
 8001364:	200004a4 	.word	0x200004a4
 8001368:	20000850 	.word	0x20000850

0800136c <Echo_Shell_Init>:
/**********************/

void Echo_Shell_Init(void)
{
 800136c:	b510      	push	{r4, lr}
	memset(SHELL_MSG_RCV_BUF, '\0', SHELL_MSG_RCV_BUF_SIZE);
 800136e:	4c05      	ldr	r4, [pc, #20]	; (8001384 <Echo_Shell_Init+0x18>)
 8001370:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001374:	2100      	movs	r1, #0
 8001376:	1c60      	adds	r0, r4, #1
 8001378:	f004 fef2 	bl	8006160 <memset>
	SHELL_MSG_RCV_POS = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	7023      	strb	r3, [r4, #0]
}
 8001380:	bd10      	pop	{r4, pc}
 8001382:	bf00      	nop
 8001384:	20000268 	.word	0x20000268

08001388 <Echo_AdminCMD_Check>:

/*
 * CMD EXE >> ADMIN COMMAND CHECK
 */
void Echo_AdminCMD_Check(uint8_t *data, uint16_t len)
{
 8001388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800138a:	4e18      	ldr	r6, [pc, #96]	; (80013ec <Echo_AdminCMD_Check+0x64>)
 800138c:	4607      	mov	r7, r0
 800138e:	2500      	movs	r5, #0
	uint8_t admin_cmd_cnt;

	for (admin_cmd_cnt = 0; admin_cmd_cnt < admin_cmd_max; admin_cmd_cnt++)
	{
		if (strncmp((const char*) data,
 8001390:	7932      	ldrb	r2, [r6, #4]
 8001392:	6831      	ldr	r1, [r6, #0]
 8001394:	4638      	mov	r0, r7
 8001396:	b2ec      	uxtb	r4, r5
 8001398:	f005 fea7 	bl	80070ea <strncmp>
 800139c:	b128      	cbz	r0, 80013aa <Echo_AdminCMD_Check+0x22>
	for (admin_cmd_cnt = 0; admin_cmd_cnt < admin_cmd_max; admin_cmd_cnt++)
 800139e:	3501      	adds	r5, #1
 80013a0:	2d06      	cmp	r5, #6
 80013a2:	f106 0608 	add.w	r6, r6, #8
 80013a6:	d1f3      	bne.n	8001390 <Echo_AdminCMD_Check+0x8>
		break;

	default:
		break;
	}
}
 80013a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	switch (admin_cmd_cnt)
 80013aa:	1e63      	subs	r3, r4, #1
 80013ac:	2b04      	cmp	r3, #4
 80013ae:	d804      	bhi.n	80013ba <Echo_AdminCMD_Check+0x32>
 80013b0:	e8df f003 	tbb	[pc, r3]
 80013b4:	130f0b07 	.word	0x130f0b07
 80013b8:	17          	.byte	0x17
 80013b9:	00          	.byte	0x00
}
 80013ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Set_FSM_State_Start();
 80013be:	f000 b8c7 	b.w	8001550 <Echo_Set_FSM_State_Start>
}
 80013c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Set_FSM_State_Stop();
 80013c6:	f000 b8c9 	b.w	800155c <Echo_Set_FSM_State_Stop>
}
 80013ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Flash_Write();
 80013ce:	f7ff be43 	b.w	8001058 <Echo_Flash_Write>
}
 80013d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Factory_Reset();
 80013d6:	f000 ba3d 	b.w	8001854 <Echo_Factory_Reset>
}
 80013da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Print_Manual();
 80013de:	f7ff bf95 	b.w	800130c <Echo_Print_Manual>
}
 80013e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Echo_Print_Version();
 80013e6:	f7ff bf97 	b.w	8001318 <Echo_Print_Version>
 80013ea:	bf00      	nop
 80013ec:	0800b7c0 	.word	0x0800b7c0

080013f0 <Echo_ParameterCMD_Check>:

/*
 * CMD EXE >> PARAMETER COMMAND CHECK
 */
void Echo_ParameterCMD_Check(uint8_t *data, uint16_t len)
{
 80013f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013f4:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8001470 <Echo_ParameterCMD_Check+0x80>
 80013f8:	4604      	mov	r4, r0
 80013fa:	460d      	mov	r5, r1
 80013fc:	2700      	movs	r7, #0
	uint8_t param_cmd_cnt = 0;

	for (param_cmd_cnt = 0; param_cmd_cnt < parameter_cmd_max; param_cmd_cnt++)
	{
		if (strncmp((const char*) data,
 80013fe:	f898 2004 	ldrb.w	r2, [r8, #4]
 8001402:	f8d8 1000 	ldr.w	r1, [r8]
 8001406:	4620      	mov	r0, r4
 8001408:	b2fe      	uxtb	r6, r7
 800140a:	f005 fe6e 	bl	80070ea <strncmp>
 800140e:	b130      	cbz	r0, 800141e <Echo_ParameterCMD_Check+0x2e>
	for (param_cmd_cnt = 0; param_cmd_cnt < parameter_cmd_max; param_cmd_cnt++)
 8001410:	3701      	adds	r7, #1
 8001412:	2f09      	cmp	r7, #9
 8001414:	f108 0808 	add.w	r8, r8, #8
 8001418:	d1f1      	bne.n	80013fe <Echo_ParameterCMD_Check+0xe>
		break;

	default:
		break;
	}
}
 800141a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch (param_cmd_cnt)
 800141e:	1e73      	subs	r3, r6, #1
 8001420:	2b07      	cmp	r3, #7
 8001422:	d805      	bhi.n	8001430 <Echo_ParameterCMD_Check+0x40>
 8001424:	e8df f003 	tbb	[pc, r3]
 8001428:	1e18100a 	.word	0x1e18100a
 800142c:	1e1e1e1e 	.word	0x1e1e1e1e
		Echo_Set_DT(data, len);
 8001430:	4629      	mov	r1, r5
 8001432:	4620      	mov	r0, r4
}
 8001434:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_DT(data, len);
 8001438:	f000 ba3a 	b.w	80018b0 <Echo_Set_DT>
		Echo_Set_PW(data, len);
 800143c:	4629      	mov	r1, r5
 800143e:	4620      	mov	r0, r4
}
 8001440:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_PW(data, len);
 8001444:	f000 ba44 	b.w	80018d0 <Echo_Set_PW>
		Echo_Set_FSM_State_Stop();
 8001448:	f000 f888 	bl	800155c <Echo_Set_FSM_State_Stop>
		Echo_Set_HZ(data, len);
 800144c:	4629      	mov	r1, r5
 800144e:	4620      	mov	r0, r4
}
 8001450:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_HZ(data, len);
 8001454:	f000 ba4c 	b.w	80018f0 <Echo_Set_HZ>
		Echo_Set_V_PW(data, len);
 8001458:	4629      	mov	r1, r5
 800145a:	4620      	mov	r0, r4
}
 800145c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Set_V_PW(data, len);
 8001460:	f000 b9e0 	b.w	8001824 <Echo_Set_V_PW>
		Echo_Get_Res_Data(param_cmd_cnt - 4);
 8001464:	1f30      	subs	r0, r6, #4
 8001466:	b2c0      	uxtb	r0, r0
}
 8001468:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Echo_Get_Res_Data(param_cmd_cnt - 4);
 800146c:	f000 b98e 	b.w	800178c <Echo_Get_Res_Data>
 8001470:	0800b7f0 	.word	0x0800b7f0

08001474 <Echo_Shell_CMD_Handle>:
{
 8001474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	while (Echo_Uart2_Get_RCV_Q(&st_byte) == true
 8001476:	4e2d      	ldr	r6, [pc, #180]	; (800152c <Echo_Shell_CMD_Handle+0xb8>)
 8001478:	4c2d      	ldr	r4, [pc, #180]	; (8001530 <Echo_Shell_CMD_Handle+0xbc>)
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 800147a:	4f2e      	ldr	r7, [pc, #184]	; (8001534 <Echo_Shell_CMD_Handle+0xc0>)
	while (Echo_Uart2_Get_RCV_Q(&st_byte) == true
 800147c:	482b      	ldr	r0, [pc, #172]	; (800152c <Echo_Shell_CMD_Handle+0xb8>)
 800147e:	f000 fb3f 	bl	8001b00 <Echo_Uart2_Get_RCV_Q>
 8001482:	bb20      	cbnz	r0, 80014ce <Echo_Shell_CMD_Handle+0x5a>
	if (SHELL_MSG_RCV_POS > 0)
 8001484:	7823      	ldrb	r3, [r4, #0]
 8001486:	b183      	cbz	r3, 80014aa <Echo_Shell_CMD_Handle+0x36>
		if (HAL_GetTick() - SHELL_MSG_RCV_FLUSH_CHK_TIME
 8001488:	f001 f8b4 	bl	80025f4 <HAL_GetTick>
 800148c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8001490:	1ac0      	subs	r0, r0, r3
 8001492:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8001496:	d908      	bls.n	80014aa <Echo_Shell_CMD_Handle+0x36>
			ECHO_SHELL_PRINT(("BT_MSG: Flush timeout\n"));
 8001498:	4827      	ldr	r0, [pc, #156]	; (8001538 <Echo_Shell_CMD_Handle+0xc4>)
 800149a:	f005 fd7f 	bl	8006f9c <puts>
			ECHO_SHELL_PRINT_CHAR(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 800149e:	7821      	ldrb	r1, [r4, #0]
 80014a0:	4826      	ldr	r0, [pc, #152]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 80014a2:	f7ff ff21 	bl	80012e8 <Echo_ShellPrint_Char>
			Echo_Shell_Init();
 80014a6:	f7ff ff61 	bl	800136c <Echo_Shell_Init>
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 80014aa:	f000 f84b 	bl	8001544 <Echo_Get_FSM_State>
 80014ae:	2802      	cmp	r0, #2
 80014b0:	d10c      	bne.n	80014cc <Echo_Shell_CMD_Handle+0x58>
		if (HAL_GetTick() - SHELL_MSG_RCV_HANDSHAKING_TIME
 80014b2:	f001 f89f 	bl	80025f4 <HAL_GetTick>
 80014b6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80014ba:	1ac0      	subs	r0, r0, r3
 80014bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80014c0:	4298      	cmp	r0, r3
 80014c2:	d903      	bls.n	80014cc <Echo_Shell_CMD_Handle+0x58>
			SHELL_MSG_RCV_HANDSHAKING_TIME = HAL_GetTick();
 80014c4:	f001 f896 	bl	80025f4 <HAL_GetTick>
 80014c8:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
}
 80014cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SHELL_MSG_RCV_FLUSH_CHK_TIME = HAL_GetTick();
 80014ce:	f001 f891 	bl	80025f4 <HAL_GetTick>
		if ((st_byte == '#') || SHELL_MSG_RCV_POS != 0)
 80014d2:	7833      	ldrb	r3, [r6, #0]
		SHELL_MSG_RCV_FLUSH_CHK_TIME = HAL_GetTick();
 80014d4:	f8c4 0104 	str.w	r0, [r4, #260]	; 0x104
		if ((st_byte == '#') || SHELL_MSG_RCV_POS != 0)
 80014d8:	2b23      	cmp	r3, #35	; 0x23
 80014da:	d002      	beq.n	80014e2 <Echo_Shell_CMD_Handle+0x6e>
 80014dc:	7822      	ldrb	r2, [r4, #0]
 80014de:	2a00      	cmp	r2, #0
 80014e0:	d0cc      	beq.n	800147c <Echo_Shell_CMD_Handle+0x8>
			SHELL_MSG_RCV_BUF[SHELL_MSG_RCV_POS] = st_byte;
 80014e2:	7825      	ldrb	r5, [r4, #0]
 80014e4:	1962      	adds	r2, r4, r5
			SHELL_MSG_RCV_POS++;
 80014e6:	3501      	adds	r5, #1
 80014e8:	b2ed      	uxtb	r5, r5
			if (st_byte == 13)
 80014ea:	2b0d      	cmp	r3, #13
			SHELL_MSG_RCV_BUF[SHELL_MSG_RCV_POS] = st_byte;
 80014ec:	7053      	strb	r3, [r2, #1]
			SHELL_MSG_RCV_POS++;
 80014ee:	7025      	strb	r5, [r4, #0]
			if (st_byte == 13)
 80014f0:	d1c4      	bne.n	800147c <Echo_Shell_CMD_Handle+0x8>
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 80014f2:	4812      	ldr	r0, [pc, #72]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 80014f4:	2204      	movs	r2, #4
 80014f6:	4639      	mov	r1, r7
 80014f8:	f005 fdf7 	bl	80070ea <strncmp>
					Echo_AdminCMD_Check(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 80014fc:	b2ad      	uxth	r5, r5
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 80014fe:	b128      	cbz	r0, 800150c <Echo_Shell_CMD_Handle+0x98>
						|| strncmp((const char*) SHELL_MSG_RCV_BUF,
 8001500:	490f      	ldr	r1, [pc, #60]	; (8001540 <Echo_Shell_CMD_Handle+0xcc>)
 8001502:	480e      	ldr	r0, [pc, #56]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 8001504:	2204      	movs	r2, #4
 8001506:	f005 fdf0 	bl	80070ea <strncmp>
 800150a:	b950      	cbnz	r0, 8001522 <Echo_Shell_CMD_Handle+0xae>
					Echo_ParameterCMD_Check(SHELL_MSG_RCV_BUF,
 800150c:	480b      	ldr	r0, [pc, #44]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 800150e:	4629      	mov	r1, r5
 8001510:	f7ff ff6e 	bl	80013f0 <Echo_ParameterCMD_Check>
				Echo_Shell_Init();
 8001514:	f7ff ff2a 	bl	800136c <Echo_Shell_Init>
				SHELL_MSG_RCV_HANDSHAKING_TIME = HAL_GetTick();
 8001518:	f001 f86c 	bl	80025f4 <HAL_GetTick>
 800151c:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
 8001520:	e7ac      	b.n	800147c <Echo_Shell_CMD_Handle+0x8>
					Echo_AdminCMD_Check(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 8001522:	4806      	ldr	r0, [pc, #24]	; (800153c <Echo_Shell_CMD_Handle+0xc8>)
 8001524:	4629      	mov	r1, r5
 8001526:	f7ff ff2f 	bl	8001388 <Echo_AdminCMD_Check>
 800152a:	e7f3      	b.n	8001514 <Echo_Shell_CMD_Handle+0xa0>
 800152c:	20000374 	.word	0x20000374
 8001530:	20000268 	.word	0x20000268
 8001534:	0800b50a 	.word	0x0800b50a
 8001538:	0800b514 	.word	0x0800b514
 800153c:	20000269 	.word	0x20000269
 8001540:	0800b50f 	.word	0x0800b50f

08001544 <Echo_Get_FSM_State>:
}

echo_state_t Echo_Get_FSM_State(void)
{
	return ECHO_CUR_STATE;
}
 8001544:	4b01      	ldr	r3, [pc, #4]	; (800154c <Echo_Get_FSM_State+0x8>)
 8001546:	7818      	ldrb	r0, [r3, #0]
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	20000375 	.word	0x20000375

08001550 <Echo_Set_FSM_State_Start>:

void Echo_Set_FSM_State_Start()
{
	cur_state = ECHO_STATE_RUN;
 8001550:	4b01      	ldr	r3, [pc, #4]	; (8001558 <Echo_Set_FSM_State_Start+0x8>)
 8001552:	2202      	movs	r2, #2
 8001554:	701a      	strb	r2, [r3, #0]
}
 8001556:	4770      	bx	lr
 8001558:	20000004 	.word	0x20000004

0800155c <Echo_Set_FSM_State_Stop>:

void Echo_Set_FSM_State_Stop()
{
	cur_state = ECHO_STATE_IDLE;
 800155c:	4b01      	ldr	r3, [pc, #4]	; (8001564 <Echo_Set_FSM_State_Stop+0x8>)
 800155e:	2201      	movs	r2, #1
 8001560:	701a      	strb	r2, [r3, #0]
}
 8001562:	4770      	bx	lr
 8001564:	20000004 	.word	0x20000004

08001568 <Echo_Set_FSM_State>:
	 If low battery, cover change event for LED is ingnored.
	 */
}

void Echo_Set_FSM_State(echo_state_t state)
{
 8001568:	b538      	push	{r3, r4, r5, lr}
	if (ECHO_CUR_STATE == state || state >= echo_state_max)
 800156a:	4d15      	ldr	r5, [pc, #84]	; (80015c0 <Echo_Set_FSM_State+0x58>)
 800156c:	782b      	ldrb	r3, [r5, #0]
 800156e:	4283      	cmp	r3, r0
{
 8001570:	4604      	mov	r4, r0
	if (ECHO_CUR_STATE == state || state >= echo_state_max)
 8001572:	d00b      	beq.n	800158c <Echo_Set_FSM_State+0x24>
 8001574:	2803      	cmp	r0, #3
 8001576:	d809      	bhi.n	800158c <Echo_Set_FSM_State+0x24>
		return;

	switch (state)
 8001578:	2802      	cmp	r0, #2
 800157a:	d011      	beq.n	80015a0 <Echo_Set_FSM_State+0x38>
 800157c:	2803      	cmp	r0, #3
 800157e:	d018      	beq.n	80015b2 <Echo_Set_FSM_State+0x4a>
 8001580:	2801      	cmp	r0, #1
 8001582:	d004      	beq.n	800158e <Echo_Set_FSM_State+0x26>
	{
	case ECHO_STATE_INIT:
		ECHO_SHELL_PRINT(("ECHO STATE INIT\r\n"));
 8001584:	480f      	ldr	r0, [pc, #60]	; (80015c4 <Echo_Set_FSM_State+0x5c>)
 8001586:	f005 fd09 	bl	8006f9c <puts>
		/* Cannot be here */
		ECHO_SHELL_PRINT(("UNKNOWN ECHO STATE: %d\n", state));
		//Echo_LedStateSet(ECHO_LED_NONE);
		break;
	}
	ECHO_CUR_STATE = state;
 800158a:	702c      	strb	r4, [r5, #0]
}
 800158c:	bd38      	pop	{r3, r4, r5, pc}
		ECHO_SHELL_PRINT(("ECHO STATE IDLE\r\n"));
 800158e:	480e      	ldr	r0, [pc, #56]	; (80015c8 <Echo_Set_FSM_State+0x60>)
 8001590:	f005 fd04 	bl	8006f9c <puts>
		Echo_LED_StateSet(ECHO_LED_IDLE);
 8001594:	4620      	mov	r0, r4
 8001596:	f7ff fe11 	bl	80011bc <Echo_LED_StateSet>
		Echo_Stim_Stop();
 800159a:	f000 f9dd 	bl	8001958 <Echo_Stim_Stop>
		break;
 800159e:	e7f4      	b.n	800158a <Echo_Set_FSM_State+0x22>
		ECHO_SHELL_PRINT(("ECHO STATE RUN\r\n"));
 80015a0:	480a      	ldr	r0, [pc, #40]	; (80015cc <Echo_Set_FSM_State+0x64>)
 80015a2:	f005 fcfb 	bl	8006f9c <puts>
		Echo_LED_StateSet(ECHO_LED_RUN);
 80015a6:	4620      	mov	r0, r4
 80015a8:	f7ff fe08 	bl	80011bc <Echo_LED_StateSet>
		Echo_Stim_Start();
 80015ac:	f000 fa02 	bl	80019b4 <Echo_Stim_Start>
		break;
 80015b0:	e7eb      	b.n	800158a <Echo_Set_FSM_State+0x22>
		ECHO_SHELL_PRINT(("ECHO STATE ERROR\r\n"));
 80015b2:	4807      	ldr	r0, [pc, #28]	; (80015d0 <Echo_Set_FSM_State+0x68>)
 80015b4:	f005 fcf2 	bl	8006f9c <puts>
		Echo_LED_StateSet(ECHO_LED_IDLE);
 80015b8:	2001      	movs	r0, #1
 80015ba:	f7ff fdff 	bl	80011bc <Echo_LED_StateSet>
		break;
 80015be:	e7e4      	b.n	800158a <Echo_Set_FSM_State+0x22>
 80015c0:	20000375 	.word	0x20000375
 80015c4:	0800b838 	.word	0x0800b838
 80015c8:	0800b849 	.word	0x0800b849
 80015cc:	0800b85a 	.word	0x0800b85a
 80015d0:	0800b86a 	.word	0x0800b86a

080015d4 <Echo_FSM_State_Init>:
	ECHO_CUR_STATE = echo_state_max;
 80015d4:	4b02      	ldr	r3, [pc, #8]	; (80015e0 <Echo_FSM_State_Init+0xc>)
 80015d6:	2204      	movs	r2, #4
	Echo_Set_FSM_State(ECHO_STATE_INIT);
 80015d8:	2000      	movs	r0, #0
	ECHO_CUR_STATE = echo_state_max;
 80015da:	701a      	strb	r2, [r3, #0]
	Echo_Set_FSM_State(ECHO_STATE_INIT);
 80015dc:	f7ff bfc4 	b.w	8001568 <Echo_Set_FSM_State>
 80015e0:	20000375 	.word	0x20000375

080015e4 <Echo_FSM_State_Handle>:
{
 80015e4:	b510      	push	{r4, lr}
	if (Echo_Btn_isHandled() == true)
 80015e6:	f7ff fd07 	bl	8000ff8 <Echo_Btn_isHandled>
 80015ea:	4c0d      	ldr	r4, [pc, #52]	; (8001620 <Echo_FSM_State_Handle+0x3c>)
 80015ec:	b198      	cbz	r0, 8001616 <Echo_FSM_State_Handle+0x32>
		if (cur_state == ECHO_STATE_IDLE)
 80015ee:	7823      	ldrb	r3, [r4, #0]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d10c      	bne.n	800160e <Echo_FSM_State_Handle+0x2a>
			cur_state = ECHO_STATE_RUN;
 80015f4:	2302      	movs	r3, #2
			cur_state = ECHO_STATE_IDLE;
 80015f6:	7023      	strb	r3, [r4, #0]
	if (ECHO_CUR_STATE != cur_state)
 80015f8:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <Echo_FSM_State_Handle+0x40>)
 80015fa:	7820      	ldrb	r0, [r4, #0]
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	4283      	cmp	r3, r0
 8001600:	d00c      	beq.n	800161c <Echo_FSM_State_Handle+0x38>
		Echo_Set_FSM_State(cur_state);
 8001602:	f7ff ffb1 	bl	8001568 <Echo_Set_FSM_State>
}
 8001606:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Echo_Btn_Handled_clear();
 800160a:	f7ff bcfb 	b.w	8001004 <Echo_Btn_Handled_clear>
		else if (cur_state == ECHO_STATE_RUN)
 800160e:	2b02      	cmp	r3, #2
 8001610:	d1f2      	bne.n	80015f8 <Echo_FSM_State_Handle+0x14>
			cur_state = ECHO_STATE_IDLE;
 8001612:	2301      	movs	r3, #1
 8001614:	e7ef      	b.n	80015f6 <Echo_FSM_State_Handle+0x12>
	else if (Echo_Btn_isHandled() == false)
 8001616:	f7ff fcef 	bl	8000ff8 <Echo_Btn_isHandled>
 800161a:	e7ed      	b.n	80015f8 <Echo_FSM_State_Handle+0x14>
}
 800161c:	bd10      	pop	{r4, pc}
 800161e:	bf00      	nop
 8001620:	20000004 	.word	0x20000004
 8001624:	20000375 	.word	0x20000375

08001628 <ADC1_Conv_Waiting>:

#define ADC1_CONV_BUF									get_adc1_buf
uint16_t get_adc1_buf[ADC_CHK_CH_NUM];

static void ADC1_Conv_Waiting(void)
{
 8001628:	b538      	push	{r3, r4, r5, lr}
	uint32_t wait_tick;

	wait_tick = HAL_GetTick();
 800162a:	f000 ffe3 	bl	80025f4 <HAL_GetTick>
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);
 800162e:	4d06      	ldr	r5, [pc, #24]	; (8001648 <ADC1_Conv_Waiting+0x20>)
 8001630:	4604      	mov	r4, r0
 8001632:	682b      	ldr	r3, [r5, #0]
 8001634:	071b      	lsls	r3, r3, #28
 8001636:	d405      	bmi.n	8001644 <ADC1_Conv_Waiting+0x1c>

	while (LL_ADC_IsActiveFlag_EOS(ADC1) == 0
			&& (HAL_GetTick() - wait_tick < ADC_CONV_WAIT_TIME_MAX))
 8001638:	f000 ffdc 	bl	80025f4 <HAL_GetTick>
 800163c:	1b03      	subs	r3, r0, r4
 800163e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001642:	d3f6      	bcc.n	8001632 <ADC1_Conv_Waiting+0xa>
		;;
}
 8001644:	bd38      	pop	{r3, r4, r5, pc}
 8001646:	bf00      	nop
 8001648:	50040000 	.word	0x50040000

0800164c <Echo_ADC1_Enable>:

void Echo_ADC1_Enable()
{
 800164c:	b510      	push	{r4, lr}
	// Enable ADC DMA
	HAL_ADC_IRQHandler(&hadc1);
 800164e:	4c0a      	ldr	r4, [pc, #40]	; (8001678 <Echo_ADC1_Enable+0x2c>)
 8001650:	4620      	mov	r0, r4
 8001652:	f001 f8df 	bl	8002814 <HAL_ADC_IRQHandler>
	HAL_ADC_Start_IT(&hadc1);
 8001656:	4620      	mov	r0, r4
 8001658:	f001 fc62 	bl	8002f20 <HAL_ADC_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_CONV_BUF, ADC_CHK_CH_NUM);
 800165c:	4907      	ldr	r1, [pc, #28]	; (800167c <Echo_ADC1_Enable+0x30>)
 800165e:	2202      	movs	r2, #2
 8001660:	4620      	mov	r0, r4
 8001662:	f001 fd03 	bl	800306c <HAL_ADC_Start_DMA>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001666:	4620      	mov	r0, r4
 8001668:	217f      	movs	r1, #127	; 0x7f
 800166a:	f001 fdb1 	bl	80031d0 <HAL_ADCEx_Calibration_Start>
	ADC1_Conv_Waiting();
}
 800166e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ADC1_Conv_Waiting();
 8001672:	f7ff bfd9 	b.w	8001628 <ADC1_Conv_Waiting>
 8001676:	bf00      	nop
 8001678:	200005ac 	.word	0x200005ac
 800167c:	20000376 	.word	0x20000376

08001680 <Echo_Start_ADC_Conv>:

void Echo_Start_ADC_Conv()
{
 8001680:	b508      	push	{r3, lr}
	HAL_ADC_IRQHandler(&hadc1);
 8001682:	480a      	ldr	r0, [pc, #40]	; (80016ac <Echo_Start_ADC_Conv+0x2c>)
 8001684:	f001 f8c6 	bl	8002814 <HAL_ADC_IRQHandler>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_CONV_BUF, ADC_CHK_CH_NUM);
 8001688:	2202      	movs	r2, #2
 800168a:	4909      	ldr	r1, [pc, #36]	; (80016b0 <Echo_Start_ADC_Conv+0x30>)
 800168c:	4807      	ldr	r0, [pc, #28]	; (80016ac <Echo_Start_ADC_Conv+0x2c>)
 800168e:	f001 fced 	bl	800306c <HAL_ADC_Start_DMA>
  MODIFY_REG(ADCx->CR,
 8001692:	4a08      	ldr	r2, [pc, #32]	; (80016b4 <Echo_Start_ADC_Conv+0x34>)
 8001694:	6893      	ldr	r3, [r2, #8]
 8001696:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800169a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800169e:	f043 0304 	orr.w	r3, r3, #4
 80016a2:	6093      	str	r3, [r2, #8]

	LL_ADC_REG_StartConversion(ADC1);

	ADC1_Conv_Waiting();
}
 80016a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ADC1_Conv_Waiting();
 80016a8:	f7ff bfbe 	b.w	8001628 <ADC1_Conv_Waiting>
 80016ac:	200005ac 	.word	0x200005ac
 80016b0:	20000376 	.word	0x20000376
 80016b4:	50040000 	.word	0x50040000

080016b8 <Echo_Get_ADC_ConvVal>:

	for (i = 0; i < ADC_CHK_CH_NUM; i++)
	{
		//AUL_DEBUG_PRINT(("ADCVal[%d] = %u\n", i, ADCVal[i]));

		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 80016b8:	4b10      	ldr	r3, [pc, #64]	; (80016fc <Echo_Get_ADC_ConvVal+0x44>)
 80016ba:	eddf 5a11 	vldr	s11, [pc, #68]	; 8001700 <Echo_Get_ADC_ConvVal+0x48>
 80016be:	881a      	ldrh	r2, [r3, #0]
		temp /= (float) ADC_MAX_VAL;
 80016c0:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8001704 <Echo_Get_ADC_ConvVal+0x4c>
		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 80016c4:	ee07 2a10 	vmov	s14, r2
 80016c8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80016cc:	ee27 7a25 	vmul.f32	s14, s14, s11
		temp /= (float) ADC_MAX_VAL;
 80016d0:	eec7 6a06 	vdiv.f32	s13, s14, s12
		{
			temp *= (ADC_BAT_R1 + ADC_BAT_R2);
			temp /= ADC_BAT_R2;
		}
#endif
		con_val[i] = (uint16_t) temp;
 80016d4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80016d8:	ee16 2a90 	vmov	r2, s13
 80016dc:	8002      	strh	r2, [r0, #0]
		temp = (float) ADC1_CONV_BUF[i] * ADC_VDDA;
 80016de:	885b      	ldrh	r3, [r3, #2]
 80016e0:	ee07 3a90 	vmov	s15, r3
 80016e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016e8:	ee67 7aa5 	vmul.f32	s15, s15, s11
		temp /= (float) ADC_MAX_VAL;
 80016ec:	ee87 7a86 	vdiv.f32	s14, s15, s12
		con_val[i] = (uint16_t) temp;
 80016f0:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80016f4:	ee17 3a10 	vmov	r3, s14
 80016f8:	8043      	strh	r3, [r0, #2]
	}
}
 80016fa:	4770      	bx	lr
 80016fc:	20000376 	.word	0x20000376
 8001700:	453b8000 	.word	0x453b8000
 8001704:	457ff000 	.word	0x457ff000

08001708 <Echo_Stepup_Handle>:

void Echo_Stepup_Handle(void)
{
 8001708:	b513      	push	{r0, r1, r4, lr}
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 800170a:	f7ff ff1b 	bl	8001544 <Echo_Get_FSM_State>
 800170e:	2802      	cmp	r0, #2
 8001710:	d10f      	bne.n	8001732 <Echo_Stepup_Handle+0x2a>
	{
		static uint32_t st_handle_tick = 0;
		uint16_t convVal[ADC_CHK_CH_NUM];

		if (HAL_GetTick() - st_handle_tick >= PWR_HANDLE_PERIOD)
 8001712:	4c09      	ldr	r4, [pc, #36]	; (8001738 <Echo_Stepup_Handle+0x30>)
 8001714:	f000 ff6e 	bl	80025f4 <HAL_GetTick>
 8001718:	6823      	ldr	r3, [r4, #0]
 800171a:	1ac0      	subs	r0, r0, r3
 800171c:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8001720:	d307      	bcc.n	8001732 <Echo_Stepup_Handle+0x2a>
		{
			st_handle_tick = HAL_GetTick();
 8001722:	f000 ff67 	bl	80025f4 <HAL_GetTick>
 8001726:	6020      	str	r0, [r4, #0]

			Echo_Start_ADC_Conv();
 8001728:	f7ff ffaa 	bl	8001680 <Echo_Start_ADC_Conv>

			Echo_Get_ADC_ConvVal(convVal);
 800172c:	a801      	add	r0, sp, #4
 800172e:	f7ff ffc3 	bl	80016b8 <Echo_Get_ADC_ConvVal>
		}
	}

}
 8001732:	b002      	add	sp, #8
 8001734:	bd10      	pop	{r4, pc}
 8001736:	bf00      	nop
 8001738:	2000037c 	.word	0x2000037c

0800173c <HAL_TIM_PeriodElapsedCallback>:
	}
}
#endif

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800173c:	b508      	push	{r3, lr}
	if (htim->Instance == TIM16)
 800173e:	6802      	ldr	r2, [r0, #0]
 8001740:	4b0e      	ldr	r3, [pc, #56]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001742:	429a      	cmp	r2, r3
 8001744:	d118      	bne.n	8001778 <HAL_TIM_PeriodElapsedCallback+0x3c>
	{
		if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 8001746:	f7ff fefd 	bl	8001544 <Echo_Get_FSM_State>
 800174a:	2802      	cmp	r0, #2
 800174c:	d114      	bne.n	8001778 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			if (v_step_val < v_step_tv)
 800174e:	4a0c      	ldr	r2, [pc, #48]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001750:	490c      	ldr	r1, [pc, #48]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001752:	6813      	ldr	r3, [r2, #0]
 8001754:	6809      	ldr	r1, [r1, #0]
 8001756:	428b      	cmp	r3, r1
 8001758:	da05      	bge.n	8001766 <HAL_TIM_PeriodElapsedCallback+0x2a>
			{
				v_step_val += 10;
 800175a:	330a      	adds	r3, #10
 800175c:	6013      	str	r3, [r2, #0]
			{
				HAL_TIM_Base_Stop_IT(&htim16);
			}
		}
	}
}
 800175e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				Echo_Pulse_V_PW_Config();
 8001762:	f000 b8e1 	b.w	8001928 <Echo_Pulse_V_PW_Config>
			else if (v_step_val > v_step_tv)
 8001766:	dd01      	ble.n	800176c <HAL_TIM_PeriodElapsedCallback+0x30>
				v_step_val = v_step_tv;
 8001768:	6011      	str	r1, [r2, #0]
 800176a:	e7f8      	b.n	800175e <HAL_TIM_PeriodElapsedCallback+0x22>
			else if (v_step_val == v_step_tv)
 800176c:	d104      	bne.n	8001778 <HAL_TIM_PeriodElapsedCallback+0x3c>
}
 800176e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				HAL_TIM_Base_Stop_IT(&htim16);
 8001772:	4805      	ldr	r0, [pc, #20]	; (8001788 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001774:	f003 b8c4 	b.w	8004900 <HAL_TIM_Base_Stop_IT>
}
 8001778:	bd08      	pop	{r3, pc}
 800177a:	bf00      	nop
 800177c:	40014400 	.word	0x40014400
 8001780:	200004a0 	.word	0x200004a0
 8001784:	2000000c 	.word	0x2000000c
 8001788:	20000734 	.word	0x20000734

0800178c <Echo_Get_Res_Data>:

/*
 * DATA PRINTER
 * */
void Echo_Get_Res_Data(uint8_t select_msg)
{
 800178c:	b510      	push	{r4, lr}
 800178e:	b088      	sub	sp, #32
	char mes_head[11] =
 8001790:	2300      	movs	r3, #0
 8001792:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8001796:	f8cd 301b 	str.w	r3, [sp, #27]
	{ '\0', };

	//get_prm_cmd_str_table[admin_cmd_cnt].str
	strcpy((char*) mes_head,
 800179a:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <Echo_Get_Res_Data+0x78>)
{
 800179c:	4604      	mov	r4, r0
	strcpy((char*) mes_head,
 800179e:	f853 1030 	ldr.w	r1, [r3, r0, lsl #3]
 80017a2:	a805      	add	r0, sp, #20
 80017a4:	f005 fc99 	bl	80070da <strcpy>
			(const char*) get_prm_cmd_str_table[select_msg].str);

	switch (select_msg)
 80017a8:	2c04      	cmp	r4, #4
 80017aa:	d80b      	bhi.n	80017c4 <Echo_Get_Res_Data+0x38>
 80017ac:	e8df f004 	tbb	[pc, r4]
 80017b0:	18131003 	.word	0x18131003
 80017b4:	1b          	.byte	0x1b
 80017b5:	00          	.byte	0x00
	{
	case RESPONSE_DEADTIME:
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 80017b6:	4b14      	ldr	r3, [pc, #80]	; (8001808 <Echo_Get_Res_Data+0x7c>)
 80017b8:	881b      	ldrh	r3, [r3, #0]
				pwm_param.dead_time);
		break;
	case RESPONSE_PULSEWIDTH:
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 80017ba:	4914      	ldr	r1, [pc, #80]	; (800180c <Echo_Get_Res_Data+0x80>)
 80017bc:	aa05      	add	r2, sp, #20
 80017be:	4814      	ldr	r0, [pc, #80]	; (8001810 <Echo_Get_Res_Data+0x84>)
 80017c0:	f005 fbfa 	bl	8006fb8 <siprintf>
				pwm_param.pulse_width, pwm_param.pulse_freq, v_step_tv);
		break;
	default:
		break;
	}
	ECHO_SHELL_PRINT(("%s\r\n", res_msg));
 80017c4:	4912      	ldr	r1, [pc, #72]	; (8001810 <Echo_Get_Res_Data+0x84>)
 80017c6:	4813      	ldr	r0, [pc, #76]	; (8001814 <Echo_Get_Res_Data+0x88>)
 80017c8:	f005 fb4c 	bl	8006e64 <iprintf>
}
 80017cc:	b008      	add	sp, #32
 80017ce:	bd10      	pop	{r4, pc}
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 80017d0:	4b0d      	ldr	r3, [pc, #52]	; (8001808 <Echo_Get_Res_Data+0x7c>)
 80017d2:	885b      	ldrh	r3, [r3, #2]
 80017d4:	e7f1      	b.n	80017ba <Echo_Get_Res_Data+0x2e>
		sprintf((char*) res_msg, (const char*) "%s %d Hz\r\n\r\n", mes_head,
 80017d6:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <Echo_Get_Res_Data+0x7c>)
 80017d8:	490f      	ldr	r1, [pc, #60]	; (8001818 <Echo_Get_Res_Data+0x8c>)
 80017da:	889b      	ldrh	r3, [r3, #4]
 80017dc:	aa05      	add	r2, sp, #20
 80017de:	e7ee      	b.n	80017be <Echo_Get_Res_Data+0x32>
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 80017e0:	4b0e      	ldr	r3, [pc, #56]	; (800181c <Echo_Get_Res_Data+0x90>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	e7e9      	b.n	80017ba <Echo_Get_Res_Data+0x2e>
		sprintf((char*) res_msg, (const char*) "%s\r\n"
 80017e6:	4a0d      	ldr	r2, [pc, #52]	; (800181c <Echo_Get_Res_Data+0x90>)
				"VPW: %d us\r\n\r\n", mes_head, pwm_param.dead_time,
 80017e8:	4b07      	ldr	r3, [pc, #28]	; (8001808 <Echo_Get_Res_Data+0x7c>)
		sprintf((char*) res_msg, (const char*) "%s\r\n"
 80017ea:	6812      	ldr	r2, [r2, #0]
 80017ec:	9202      	str	r2, [sp, #8]
 80017ee:	889a      	ldrh	r2, [r3, #4]
 80017f0:	9201      	str	r2, [sp, #4]
 80017f2:	885a      	ldrh	r2, [r3, #2]
 80017f4:	9200      	str	r2, [sp, #0]
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	4909      	ldr	r1, [pc, #36]	; (8001820 <Echo_Get_Res_Data+0x94>)
 80017fa:	4805      	ldr	r0, [pc, #20]	; (8001810 <Echo_Get_Res_Data+0x84>)
 80017fc:	aa05      	add	r2, sp, #20
 80017fe:	f005 fbdb 	bl	8006fb8 <siprintf>
		break;
 8001802:	e7df      	b.n	80017c4 <Echo_Get_Res_Data+0x38>
 8001804:	0800b94c 	.word	0x0800b94c
 8001808:	20000398 	.word	0x20000398
 800180c:	0800b87c 	.word	0x0800b87c
 8001810:	2000039e 	.word	0x2000039e
 8001814:	0800b8ca 	.word	0x0800b8ca
 8001818:	0800b889 	.word	0x0800b889
 800181c:	2000000c 	.word	0x2000000c
 8001820:	0800b896 	.word	0x0800b896

08001824 <Echo_Set_V_PW>:
{
 8001824:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setVPW,%d%*[^\r]", &v_step_tv);
 8001826:	4a08      	ldr	r2, [pc, #32]	; (8001848 <Echo_Set_V_PW+0x24>)
 8001828:	4908      	ldr	r1, [pc, #32]	; (800184c <Echo_Set_V_PW+0x28>)
 800182a:	f005 fbe5 	bl	8006ff8 <siscanf>
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 800182e:	f7ff fe89 	bl	8001544 <Echo_Get_FSM_State>
 8001832:	2802      	cmp	r0, #2
 8001834:	d102      	bne.n	800183c <Echo_Set_V_PW+0x18>
		HAL_TIM_Base_Start_IT(&htim16);
 8001836:	4806      	ldr	r0, [pc, #24]	; (8001850 <Echo_Set_V_PW+0x2c>)
 8001838:	f003 f838 	bl	80048ac <HAL_TIM_Base_Start_IT>
}
 800183c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_VOLTAGE_PW);
 8001840:	2003      	movs	r0, #3
 8001842:	f7ff bfa3 	b.w	800178c <Echo_Get_Res_Data>
 8001846:	bf00      	nop
 8001848:	2000000c 	.word	0x2000000c
 800184c:	0800b8cf 	.word	0x0800b8cf
 8001850:	20000734 	.word	0x20000734

08001854 <Echo_Factory_Reset>:
/*
 * FACTORY RESET
 * */
void Echo_Factory_Reset()
{
	pwm_param.dead_time = 10;
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <Echo_Factory_Reset+0x1c>)
 8001856:	220a      	movs	r2, #10
 8001858:	801a      	strh	r2, [r3, #0]
	pwm_param.pulse_width = 1000;
 800185a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800185e:	805a      	strh	r2, [r3, #2]
	pwm_param.pulse_freq = 1;
 8001860:	2201      	movs	r2, #1
 8001862:	809a      	strh	r2, [r3, #4]
	v_step_tv = VOLTAGE_STEP_TARGET_VALUE;
 8001864:	4b03      	ldr	r3, [pc, #12]	; (8001874 <Echo_Factory_Reset+0x20>)
 8001866:	f241 3288 	movw	r2, #5000	; 0x1388
 800186a:	601a      	str	r2, [r3, #0]
	Echo_Flash_Write();
 800186c:	f7ff bbf4 	b.w	8001058 <Echo_Flash_Write>
 8001870:	20000398 	.word	0x20000398
 8001874:	2000000c 	.word	0x2000000c

08001878 <Echo_Pulse_Prm_Config>:
	 TIM2->CNT = 0;
	 TIM2->ARR = arr_data - 1;
	 */

	/* PULSE and DEAD TIME SETTING */
	TIM2->CCR2 = ANODE_PULSE_TIME;
 8001878:	4b0a      	ldr	r3, [pc, #40]	; (80018a4 <Echo_Pulse_Prm_Config+0x2c>)
 800187a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800187e:	885a      	ldrh	r2, [r3, #2]
	cathode_pwm_arr[0] = CATHODE_PULSE_TIME0;
 8001880:	881b      	ldrh	r3, [r3, #0]
{
 8001882:	b510      	push	{r4, lr}
	cathode_pwm_arr[0] = CATHODE_PULSE_TIME0;
 8001884:	4413      	add	r3, r2
	TIM2->CCR2 = ANODE_PULSE_TIME;
 8001886:	638a      	str	r2, [r1, #56]	; 0x38
	cathode_pwm_arr[0] = CATHODE_PULSE_TIME0;
 8001888:	4907      	ldr	r1, [pc, #28]	; (80018a8 <Echo_Pulse_Prm_Config+0x30>)
	cathode_pwm_arr[1] = CATHODE_PULSE_TIME1;
 800188a:	18d0      	adds	r0, r2, r3
	cathode_pwm_arr[0] = CATHODE_PULSE_TIME0;
 800188c:	600b      	str	r3, [r1, #0]
	current_ctrl_proc_arr[0] = CURRENT_CTRL_TIME0;
 800188e:	2405      	movs	r4, #5
	cathode_pwm_arr[1] = CATHODE_PULSE_TIME1;
 8001890:	6048      	str	r0, [r1, #4]
	current_ctrl_proc_arr[0] = CURRENT_CTRL_TIME0;
 8001892:	4906      	ldr	r1, [pc, #24]	; (80018ac <Echo_Pulse_Prm_Config+0x34>)
	current_ctrl_proc_arr[1] = CURRENT_CTRL_TIME1;
 8001894:	3a05      	subs	r2, #5
	current_ctrl_proc_arr[2] = CURRENT_CTRL_TIME2;
 8001896:	4423      	add	r3, r4
	current_ctrl_proc_arr[3] = CURRENT_CTRL_TIME3;
 8001898:	3805      	subs	r0, #5
	current_ctrl_proc_arr[0] = CURRENT_CTRL_TIME0;
 800189a:	600c      	str	r4, [r1, #0]
	current_ctrl_proc_arr[1] = CURRENT_CTRL_TIME1;
 800189c:	604a      	str	r2, [r1, #4]
	current_ctrl_proc_arr[2] = CURRENT_CTRL_TIME2;
 800189e:	608b      	str	r3, [r1, #8]
	current_ctrl_proc_arr[3] = CURRENT_CTRL_TIME3;
 80018a0:	60c8      	str	r0, [r1, #12]
}
 80018a2:	bd10      	pop	{r4, pc}
 80018a4:	20000398 	.word	0x20000398
 80018a8:	20000380 	.word	0x20000380
 80018ac:	20000388 	.word	0x20000388

080018b0 <Echo_Set_DT>:
{
 80018b0:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setDT,%hd%*[^\r]",
 80018b2:	4a05      	ldr	r2, [pc, #20]	; (80018c8 <Echo_Set_DT+0x18>)
 80018b4:	4905      	ldr	r1, [pc, #20]	; (80018cc <Echo_Set_DT+0x1c>)
 80018b6:	f005 fb9f 	bl	8006ff8 <siscanf>
	Echo_Pulse_Prm_Config();
 80018ba:	f7ff ffdd 	bl	8001878 <Echo_Pulse_Prm_Config>
}
 80018be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_DEADTIME);
 80018c2:	2000      	movs	r0, #0
 80018c4:	f7ff bf62 	b.w	800178c <Echo_Get_Res_Data>
 80018c8:	20000398 	.word	0x20000398
 80018cc:	0800b8e0 	.word	0x0800b8e0

080018d0 <Echo_Set_PW>:
{
 80018d0:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setPW,%hd%*[^\r]",
 80018d2:	4a05      	ldr	r2, [pc, #20]	; (80018e8 <Echo_Set_PW+0x18>)
 80018d4:	4905      	ldr	r1, [pc, #20]	; (80018ec <Echo_Set_PW+0x1c>)
 80018d6:	f005 fb8f 	bl	8006ff8 <siscanf>
	Echo_Pulse_Prm_Config();
 80018da:	f7ff ffcd 	bl	8001878 <Echo_Pulse_Prm_Config>
}
 80018de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_PULSEWIDTH);
 80018e2:	2001      	movs	r0, #1
 80018e4:	f7ff bf52 	b.w	800178c <Echo_Get_Res_Data>
 80018e8:	2000039a 	.word	0x2000039a
 80018ec:	0800b8f1 	.word	0x0800b8f1

080018f0 <Echo_Set_HZ>:
{
 80018f0:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setHZ,%hd%*[^\r]",
 80018f2:	4a0b      	ldr	r2, [pc, #44]	; (8001920 <Echo_Set_HZ+0x30>)
 80018f4:	490b      	ldr	r1, [pc, #44]	; (8001924 <Echo_Set_HZ+0x34>)
 80018f6:	f005 fb7f 	bl	8006ff8 <siscanf>
	if (Echo_Get_FSM_State() == ECHO_STATE_RUN)
 80018fa:	f7ff fe23 	bl	8001544 <Echo_Get_FSM_State>
 80018fe:	2802      	cmp	r0, #2
 8001900:	d10a      	bne.n	8001918 <Echo_Set_HZ+0x28>
		Echo_Set_FSM_State_Stop();
 8001902:	f7ff fe2b 	bl	800155c <Echo_Set_FSM_State_Stop>
		Echo_Pulse_Prm_Config();
 8001906:	f7ff ffb7 	bl	8001878 <Echo_Pulse_Prm_Config>
		Echo_Set_FSM_State_Start();
 800190a:	f7ff fe21 	bl	8001550 <Echo_Set_FSM_State_Start>
}
 800190e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_Get_Res_Data(RESPONSE_FREQUENCY);
 8001912:	2002      	movs	r0, #2
 8001914:	f7ff bf3a 	b.w	800178c <Echo_Get_Res_Data>
		Echo_Pulse_Prm_Config();
 8001918:	f7ff ffae 	bl	8001878 <Echo_Pulse_Prm_Config>
 800191c:	e7f7      	b.n	800190e <Echo_Set_HZ+0x1e>
 800191e:	bf00      	nop
 8001920:	2000039c 	.word	0x2000039c
 8001924:	0800b902 	.word	0x0800b902

08001928 <Echo_Pulse_V_PW_Config>:
/*
 * STEP UP PWM VALUE WRITE TO REGISTOR
 * */
void Echo_Pulse_V_PW_Config()
{
	TIM1->CCR1 = v_step_val;
 8001928:	4b02      	ldr	r3, [pc, #8]	; (8001934 <Echo_Pulse_V_PW_Config+0xc>)
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	4b02      	ldr	r3, [pc, #8]	; (8001938 <Echo_Pulse_V_PW_Config+0x10>)
 800192e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	200004a0 	.word	0x200004a0
 8001938:	40012c00 	.word	0x40012c00

0800193c <Echo_StepUP_Stop>:

/*
 * Stimulation Voltage Setting Start AND Stop
 * */
void Echo_StepUP_Stop()
{
 800193c:	b508      	push	{r3, lr}
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800193e:	4804      	ldr	r0, [pc, #16]	; (8001950 <Echo_StepUP_Stop+0x14>)
 8001940:	2100      	movs	r1, #0
 8001942:	f003 fc7d 	bl	8005240 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim16);
}
 8001946:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Stop_IT(&htim16);
 800194a:	4802      	ldr	r0, [pc, #8]	; (8001954 <Echo_StepUP_Stop+0x18>)
 800194c:	f002 bfd8 	b.w	8004900 <HAL_TIM_Base_Stop_IT>
 8001950:	200006e8 	.word	0x200006e8
 8001954:	20000734 	.word	0x20000734

08001958 <Echo_Stim_Stop>:
{
 8001958:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2); // ANODE
 800195a:	4c0a      	ldr	r4, [pc, #40]	; (8001984 <Echo_Stim_Stop+0x2c>)
 800195c:	2104      	movs	r1, #4
 800195e:	4620      	mov	r0, r4
 8001960:	f003 fc6e 	bl	8005240 <HAL_TIM_PWM_Stop>
	HAL_TIM_OC_Stop_DMA(&htim2, TIM_CHANNEL_4); // CATHODE
 8001964:	210c      	movs	r1, #12
 8001966:	4620      	mov	r0, r4
 8001968:	f003 fd54 	bl	8005414 <HAL_TIM_OC_Stop_DMA>
	HAL_TIM_OC_Stop_DMA(&htim2, TIM_CHANNEL_1); // CURRENT
 800196c:	2100      	movs	r1, #0
 800196e:	4620      	mov	r0, r4
 8001970:	f003 fd50 	bl	8005414 <HAL_TIM_OC_Stop_DMA>
	Echo_StepUP_Stop();
 8001974:	f7ff ffe2 	bl	800193c <Echo_StepUP_Stop>
	HAL_TIM_OC_DeInit(&htim2);
 8001978:	4620      	mov	r0, r4
}
 800197a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_OC_DeInit(&htim2);
 800197e:	f002 bfd7 	b.w	8004930 <HAL_TIM_OC_DeInit>
 8001982:	bf00      	nop
 8001984:	20000780 	.word	0x20000780

08001988 <Echo_StepUP_Start>:

void Echo_StepUP_Start()
{
 8001988:	b508      	push	{r3, lr}
	TIM1->CCR1 = v_step_val;
 800198a:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <Echo_StepUP_Start+0x1c>)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800198c:	4806      	ldr	r0, [pc, #24]	; (80019a8 <Echo_StepUP_Start+0x20>)
	TIM1->CCR1 = v_step_val;
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b06      	ldr	r3, [pc, #24]	; (80019ac <Echo_StepUP_Start+0x24>)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001992:	2100      	movs	r1, #0
	TIM1->CCR1 = v_step_val;
 8001994:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001996:	f003 fc03 	bl	80051a0 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim16);
}
 800199a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start_IT(&htim16);
 800199e:	4804      	ldr	r0, [pc, #16]	; (80019b0 <Echo_StepUP_Start+0x28>)
 80019a0:	f002 bf84 	b.w	80048ac <HAL_TIM_Base_Start_IT>
 80019a4:	200004a0 	.word	0x200004a0
 80019a8:	200006e8 	.word	0x200006e8
 80019ac:	40012c00 	.word	0x40012c00
 80019b0:	20000734 	.word	0x20000734

080019b4 <Echo_Stim_Start>:
{
 80019b4:	b508      	push	{r3, lr}
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80019b6:	4814      	ldr	r0, [pc, #80]	; (8001a08 <Echo_Stim_Start+0x54>)
 80019b8:	f003 f98a 	bl	8004cd0 <HAL_TIM_OC_Init>
 80019bc:	b108      	cbz	r0, 80019c2 <Echo_Stim_Start+0xe>
		Error_Handler();
 80019be:	f000 fb0f 	bl	8001fe0 <Error_Handler>
	Echo_Pulse_Prm_Config();
 80019c2:	f7ff ff59 	bl	8001878 <Echo_Pulse_Prm_Config>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // PA1 TIM2 CH_2 ANODE
 80019c6:	2104      	movs	r1, #4
 80019c8:	480f      	ldr	r0, [pc, #60]	; (8001a08 <Echo_Stim_Start+0x54>)
 80019ca:	f003 fbe9 	bl	80051a0 <HAL_TIM_PWM_Start>
	HAL_TIM_OC_Start_DMA(&htim2, TIM_CHANNEL_4, (uint32_t*) cathode_pwm_arr, 2); // PA3 TIM2 CH_4 CATHODE
 80019ce:	4a0f      	ldr	r2, [pc, #60]	; (8001a0c <Echo_Stim_Start+0x58>)
 80019d0:	480d      	ldr	r0, [pc, #52]	; (8001a08 <Echo_Stim_Start+0x54>)
 80019d2:	2302      	movs	r3, #2
 80019d4:	210c      	movs	r1, #12
 80019d6:	f003 fc35 	bl	8005244 <HAL_TIM_OC_Start_DMA>
	HAL_TIM_OC_Start_DMA(&htim2, TIM_CHANNEL_1,
 80019da:	4a0d      	ldr	r2, [pc, #52]	; (8001a10 <Echo_Stim_Start+0x5c>)
 80019dc:	480a      	ldr	r0, [pc, #40]	; (8001a08 <Echo_Stim_Start+0x54>)
 80019de:	2304      	movs	r3, #4
 80019e0:	2100      	movs	r1, #0
 80019e2:	f003 fc2f 	bl	8005244 <HAL_TIM_OC_Start_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_tim2_ch2_ch4, (DMA_IT_TC | DMA_IT_HT)); // HAL_DMA_Start_IT
 80019e6:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <Echo_Stim_Start+0x60>)
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	6813      	ldr	r3, [r2, #0]
 80019ec:	f023 0306 	bic.w	r3, r3, #6
 80019f0:	6013      	str	r3, [r2, #0]
	__HAL_DMA_DISABLE_IT(&hdma_tim2_ch1, (DMA_IT_TC | DMA_IT_HT)); // HAL_DMA_Start_IT
 80019f2:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <Echo_Stim_Start+0x64>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	6813      	ldr	r3, [r2, #0]
 80019f8:	f023 0306 	bic.w	r3, r3, #6
 80019fc:	6013      	str	r3, [r2, #0]
}
 80019fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Echo_StepUP_Start();
 8001a02:	f7ff bfc1 	b.w	8001988 <Echo_StepUP_Start>
 8001a06:	bf00      	nop
 8001a08:	20000780 	.word	0x20000780
 8001a0c:	20000380 	.word	0x20000380
 8001a10:	20000388 	.word	0x20000388
 8001a14:	200006a0 	.word	0x200006a0
 8001a18:	20000658 	.word	0x20000658

08001a1c <Echo_PCI_State_Init>:
	MX_TIM6_Init();
}
/**********************/

void Echo_PCI_State_Init()
{
 8001a1c:	b500      	push	{lr}
	HAL_Delay(200);
 8001a1e:	20c8      	movs	r0, #200	; 0xc8
{
 8001a20:	b08f      	sub	sp, #60	; 0x3c
	HAL_Delay(200);
 8001a22:	f000 fded 	bl	8002600 <HAL_Delay>
	char res_msg[55] =
 8001a26:	2100      	movs	r1, #0
 8001a28:	2233      	movs	r2, #51	; 0x33
 8001a2a:	a801      	add	r0, sp, #4
 8001a2c:	9100      	str	r1, [sp, #0]
 8001a2e:	f004 fb97 	bl	8006160 <memset>
	{ '\0', };
	// FLASH READ
	if (Echo_Flash_Read() != HAL_OK)
 8001a32:	f7ff fb83 	bl	800113c <Echo_Flash_Read>
 8001a36:	b158      	cbz	r0, 8001a50 <Echo_PCI_State_Init+0x34>
	{
		pwm_param.dead_time = 10;
 8001a38:	4b13      	ldr	r3, [pc, #76]	; (8001a88 <Echo_PCI_State_Init+0x6c>)
 8001a3a:	220a      	movs	r2, #10
 8001a3c:	801a      	strh	r2, [r3, #0]
		pwm_param.pulse_width = 1000;
 8001a3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a42:	805a      	strh	r2, [r3, #2]
		pwm_param.pulse_freq = 1;
 8001a44:	2201      	movs	r2, #1
 8001a46:	809a      	strh	r2, [r3, #4]
		v_step_tv = 5000;
 8001a48:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <Echo_PCI_State_Init+0x70>)
 8001a4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a4e:	601a      	str	r2, [r3, #0]
	}

	Echo_Print_Version();
 8001a50:	f7ff fc62 	bl	8001318 <Echo_Print_Version>
	sprintf((char*) res_msg, (const char*) "Echo_PCI_State_Init()\r\n"
 8001a54:	f002 fd0a 	bl	800446c <HAL_RCC_GetHCLKFreq>
 8001a58:	490d      	ldr	r1, [pc, #52]	; (8001a90 <Echo_PCI_State_Init+0x74>)
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	4668      	mov	r0, sp
 8001a5e:	f005 faab 	bl	8006fb8 <siprintf>
			"SYSTEM CLOCK : %lu Hz\r\n", HAL_RCC_GetHCLKFreq());

	ECHO_SHELL_PRINT(("%s\n", res_msg));
 8001a62:	4668      	mov	r0, sp
 8001a64:	f005 fa9a 	bl	8006f9c <puts>
	Echo_ADC1_Enable();
 8001a68:	f7ff fdf0 	bl	800164c <Echo_ADC1_Enable>
	Echo_Print_Manual();
 8001a6c:	f7ff fc4e 	bl	800130c <Echo_Print_Manual>
	Echo_LED_Init();
 8001a70:	f7ff fb8e 	bl	8001190 <Echo_LED_Init>
	Echo_FSM_State_Init();
 8001a74:	f7ff fdae 	bl	80015d4 <Echo_FSM_State_Init>
	Echo_Shell_Init();
 8001a78:	f7ff fc78 	bl	800136c <Echo_Shell_Init>
	Echo_Uart2_INTERRUPT_ENA();
 8001a7c:	f000 f80a 	bl	8001a94 <Echo_Uart2_INTERRUPT_ENA>
}
 8001a80:	b00f      	add	sp, #60	; 0x3c
 8001a82:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a86:	bf00      	nop
 8001a88:	20000398 	.word	0x20000398
 8001a8c:	2000000c 	.word	0x2000000c
 8001a90:	0800b974 	.word	0x0800b974

08001a94 <Echo_Uart2_INTERRUPT_ENA>:

/*
 * UART2 INTERRUPT ENABLE
 * */
void Echo_Uart2_INTERRUPT_ENA(void)
{
 8001a94:	b510      	push	{r4, lr}
	/* Clear state REGs */
	ECHO_USART2_STATE_RESET();
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 8001a96:	4c08      	ldr	r4, [pc, #32]	; (8001ab8 <Echo_Uart2_INTERRUPT_ENA+0x24>)
	ECHO_USART2_STATE_RESET();
 8001a98:	4b08      	ldr	r3, [pc, #32]	; (8001abc <Echo_Uart2_INTERRUPT_ENA+0x28>)
 8001a9a:	2200      	movs	r2, #0
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 8001a9c:	4620      	mov	r0, r4
	ECHO_USART2_STATE_RESET();
 8001a9e:	801a      	strh	r2, [r3, #0]
 8001aa0:	805a      	strh	r2, [r3, #2]
 8001aa2:	809a      	strh	r2, [r3, #4]
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 8001aa4:	f003 fdd4 	bl	8005650 <HAL_UART_AbortReceive_IT>
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001aa8:	4620      	mov	r0, r4
 8001aaa:	4905      	ldr	r1, [pc, #20]	; (8001ac0 <Echo_Uart2_INTERRUPT_ENA+0x2c>)
}
 8001aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	f004 bb01 	b.w	80060b8 <HAL_UART_Receive_IT>
 8001ab6:	bf00      	nop
 8001ab8:	20000850 	.word	0x20000850
 8001abc:	200004a6 	.word	0x200004a6
 8001ac0:	200004a4 	.word	0x200004a4

08001ac4 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if (huart->Instance == USART1)
	{
	}
	else if (huart->Instance == USART2)
 8001ac4:	6802      	ldr	r2, [r0, #0]
 8001ac6:	4b0a      	ldr	r3, [pc, #40]	; (8001af0 <HAL_UART_RxCpltCallback+0x2c>)
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d10b      	bne.n	8001ae4 <HAL_UART_RxCpltCallback+0x20>
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001acc:	4a09      	ldr	r2, [pc, #36]	; (8001af4 <HAL_UART_RxCpltCallback+0x30>)
	{
		Echo_Uart2_RCV_Q_Put_INLINE(echo_uart2_rcv_byte);
 8001ace:	4b0a      	ldr	r3, [pc, #40]	; (8001af8 <HAL_UART_RxCpltCallback+0x34>)
 8001ad0:	7819      	ldrb	r1, [r3, #0]
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001ad2:	8853      	ldrh	r3, [r2, #2]
 8001ad4:	3301      	adds	r3, #1
			% ECHO_USART2_RCV_Q_SIZE;
 8001ad6:	b2db      	uxtb	r3, r3
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001ad8:	8053      	strh	r3, [r2, #2]
	echo_uart2_state.queue[echo_uart2_state.q_rear] = item;
 8001ada:	4413      	add	r3, r2
 8001adc:	7199      	strb	r1, [r3, #6]
	echo_uart2_state.item_num++;
 8001ade:	8893      	ldrh	r3, [r2, #4]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	8093      	strh	r3, [r2, #4]
	}
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001ae4:	4904      	ldr	r1, [pc, #16]	; (8001af8 <HAL_UART_RxCpltCallback+0x34>)
 8001ae6:	4805      	ldr	r0, [pc, #20]	; (8001afc <HAL_UART_RxCpltCallback+0x38>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f004 bae5 	b.w	80060b8 <HAL_UART_Receive_IT>
 8001aee:	bf00      	nop
 8001af0:	40004400 	.word	0x40004400
 8001af4:	200004a6 	.word	0x200004a6
 8001af8:	200004a4 	.word	0x200004a4
 8001afc:	20000850 	.word	0x20000850

08001b00 <Echo_Uart2_Get_RCV_Q>:
}
/**********************/

bool Echo_Uart2_Get_RCV_Q(uint8_t *item)
{
 8001b00:	b510      	push	{r4, lr}
#ifdef DEBUG
	ECHO_SHELL_PRINT(("aulUsart1GetRcvQ()\n"));
#endif
	data_valid = false;

	if (echo_uart2_state.item_num > 0)
 8001b02:	4c0b      	ldr	r4, [pc, #44]	; (8001b30 <Echo_Uart2_Get_RCV_Q+0x30>)
 8001b04:	88a3      	ldrh	r3, [r4, #4]
 8001b06:	b18b      	cbz	r3, 8001b2c <Echo_Uart2_Get_RCV_Q+0x2c>
	{
		echo_uart2_state.q_front = (echo_uart2_state.q_front + 1)
 8001b08:	8823      	ldrh	r3, [r4, #0]
 8001b0a:	3301      	adds	r3, #1
				% ECHO_USART2_RCV_Q_SIZE;
 8001b0c:	b2db      	uxtb	r3, r3
		echo_uart2_state.q_front = (echo_uart2_state.q_front + 1)
 8001b0e:	8023      	strh	r3, [r4, #0]
		*item = echo_uart2_state.queue[echo_uart2_state.q_front];
 8001b10:	4423      	add	r3, r4
 8001b12:	799b      	ldrb	r3, [r3, #6]
 8001b14:	7003      	strb	r3, [r0, #0]

		ECHO_USART2_MUTEX_LOCK
 8001b16:	2026      	movs	r0, #38	; 0x26
 8001b18:	f001 fc5e 	bl	80033d8 <HAL_NVIC_DisableIRQ>
		;

		echo_uart2_state.item_num--;
 8001b1c:	88a3      	ldrh	r3, [r4, #4]

		ECHO_USART2_MUTEX_UNLOCK
 8001b1e:	2026      	movs	r0, #38	; 0x26
		echo_uart2_state.item_num--;
 8001b20:	3b01      	subs	r3, #1
 8001b22:	80a3      	strh	r3, [r4, #4]
		ECHO_USART2_MUTEX_UNLOCK
 8001b24:	f001 fc4a 	bl	80033bc <HAL_NVIC_EnableIRQ>
		;

		data_valid = true;
 8001b28:	2001      	movs	r0, #1
	}
	return data_valid;
}
 8001b2a:	bd10      	pop	{r4, pc}
	data_valid = false;
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	e7fc      	b.n	8001b2a <Echo_Uart2_Get_RCV_Q+0x2a>
 8001b30:	200004a6 	.word	0x200004a6

08001b34 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001b34:	b530      	push	{r4, r5, lr}
 8001b36:	b097      	sub	sp, #92	; 0x5c
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001b38:	2244      	movs	r2, #68	; 0x44
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	a805      	add	r0, sp, #20
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001b3e:	2514      	movs	r5, #20
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001b40:	f004 fb0e 	bl	8006160 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001b44:	462a      	mov	r2, r5
 8001b46:	2100      	movs	r1, #0
 8001b48:	4668      	mov	r0, sp
 8001b4a:	f004 fb09 	bl	8006160 <memset>
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b4e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001b52:	f002 f845 	bl	8003be0 <HAL_PWREx_ControlVoltageScaling>
 8001b56:	4604      	mov	r4, r0
 8001b58:	b108      	cbz	r0, 8001b5e <SystemClock_Config+0x2a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b5a:	b672      	cpsid	i
void Error_Handler(void)
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001b5c:	e7fe      	b.n	8001b5c <SystemClock_Config+0x28>
	HAL_PWR_EnableBkUpAccess();
 8001b5e:	f002 f82f 	bl	8003bc0 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001b62:	4a17      	ldr	r2, [pc, #92]	; (8001bc0 <SystemClock_Config+0x8c>)
 8001b64:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001b68:	f023 0318 	bic.w	r3, r3, #24
 8001b6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001b70:	2260      	movs	r2, #96	; 0x60
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001b72:	2301      	movs	r3, #1
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001b74:	920e      	str	r2, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b76:	2202      	movs	r2, #2
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8001b78:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001b7c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001b80:	9307      	str	r3, [sp, #28]
	RCC_OscInitStruct.PLL.PLLM = 1;
 8001b82:	9312      	str	r3, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b84:	a805      	add	r0, sp, #20
	RCC_OscInitStruct.PLL.PLLN = 40;
 8001b86:	2328      	movs	r3, #40	; 0x28
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b88:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE
 8001b8c:	9505      	str	r5, [sp, #20]
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b8e:	9215      	str	r2, [sp, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b90:	f002 f8ec 	bl	8003d6c <HAL_RCC_OscConfig>
 8001b94:	b108      	cbz	r0, 8001b9a <SystemClock_Config+0x66>
 8001b96:	b672      	cpsid	i
	while (1)
 8001b98:	e7fe      	b.n	8001b98 <SystemClock_Config+0x64>
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b9a:	e9cd 0002 	strd	r0, r0, [sp, #8]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b9e:	220f      	movs	r2, #15
 8001ba0:	2303      	movs	r3, #3
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ba2:	9004      	str	r0, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001ba4:	2104      	movs	r1, #4
 8001ba6:	4668      	mov	r0, sp
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ba8:	e9cd 2300 	strd	r2, r3, [sp]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001bac:	f002 fbb4 	bl	8004318 <HAL_RCC_ClockConfig>
 8001bb0:	b108      	cbz	r0, 8001bb6 <SystemClock_Config+0x82>
 8001bb2:	b672      	cpsid	i
	while (1)
 8001bb4:	e7fe      	b.n	8001bb4 <SystemClock_Config+0x80>
	HAL_RCCEx_EnableMSIPLLMode();
 8001bb6:	f002 fd79 	bl	80046ac <HAL_RCCEx_EnableMSIPLLMode>
}
 8001bba:	b017      	add	sp, #92	; 0x5c
 8001bbc:	bd30      	pop	{r4, r5, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40021000 	.word	0x40021000

08001bc4 <main>:
{
 8001bc4:	b580      	push	{r7, lr}
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001bc6:	4dad      	ldr	r5, [pc, #692]	; (8001e7c <main+0x2b8>)
{
 8001bc8:	b09a      	sub	sp, #104	; 0x68
	HAL_Init();
 8001bca:	f000 fcf7 	bl	80025bc <HAL_Init>
	SystemClock_Config();
 8001bce:	f7ff ffb1 	bl	8001b34 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct =
 8001bd2:	2214      	movs	r2, #20
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	a80f      	add	r0, sp, #60	; 0x3c
 8001bd8:	f004 fac2 	bl	8006160 <memset>
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001bdc:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
	HAL_GPIO_WritePin(GPIOB,
 8001bde:	48a8      	ldr	r0, [pc, #672]	; (8001e80 <main+0x2bc>)
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001be0:	f043 0304 	orr.w	r3, r3, #4
 8001be4:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001be6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001be8:	f003 0304 	and.w	r3, r3, #4
 8001bec:	9302      	str	r3, [sp, #8]
 8001bee:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf0:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001bf2:	f043 0301 	orr.w	r3, r3, #1
 8001bf6:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001bf8:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	9303      	str	r3, [sp, #12]
 8001c00:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001c02:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001c0a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	9304      	str	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOB,
 8001c12:	2200      	movs	r2, #0
 8001c14:	213b      	movs	r1, #59	; 0x3b
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001c16:	9b04      	ldr	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOB,
 8001c18:	f001 ffcc 	bl	8003bb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, DAC0_Pin | DAC1_Pin | DAC2_Pin | DAC3_Pin,
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 8001c22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c26:	2400      	movs	r4, #0
	HAL_GPIO_WritePin(GPIOA, DAC0_Pin | DAC1_Pin | DAC2_Pin | DAC3_Pin,
 8001c28:	f001 ffc4 	bl	8003bb4 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c2c:	2601      	movs	r6, #1
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c2e:	2310      	movs	r3, #16
	HAL_GPIO_Init(START_BTN_GPIO_Port, &GPIO_InitStruct);
 8001c30:	a90f      	add	r1, sp, #60	; 0x3c
 8001c32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c36:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c3a:	270b      	movs	r7, #11
 8001c3c:	f04f 0880 	mov.w	r8, #128	; 0x80
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c40:	9611      	str	r6, [sp, #68]	; 0x44
	HAL_GPIO_Init(START_BTN_GPIO_Port, &GPIO_InitStruct);
 8001c42:	f001 fef3 	bl	8003a2c <HAL_GPIO_Init>
	HAL_GPIO_Init(PEAK_DETECTION_GPIO_Port, &GPIO_InitStruct);
 8001c46:	a90f      	add	r1, sp, #60	; 0x3c
 8001c48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c4c:	e9cd 870f 	strd	r8, r7, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	9411      	str	r4, [sp, #68]	; 0x44
	HAL_GPIO_Init(PEAK_DETECTION_GPIO_Port, &GPIO_InitStruct);
 8001c52:	f001 feeb 	bl	8003a2c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = QCC_CRTL0_Pin | QCC_CRTL1_Pin | LED_Pin
 8001c56:	233b      	movs	r3, #59	; 0x3b
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c58:	4889      	ldr	r0, [pc, #548]	; (8001e80 <main+0x2bc>)
 8001c5a:	a90f      	add	r1, sp, #60	; 0x3c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5c:	e9cd 360f 	strd	r3, r6, [sp, #60]	; 0x3c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c60:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c64:	f001 fee2 	bl	8003a2c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = DAC0_Pin | DAC1_Pin | DAC2_Pin | DAC3_Pin;
 8001c68:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6c:	a90f      	add	r1, sp, #60	; 0x3c
 8001c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c72:	e9cd 360f 	strd	r3, r6, [sp, #60]	; 0x3c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c7a:	f001 fed7 	bl	8003a2c <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001c7e:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001c80:	4333      	orrs	r3, r6
 8001c82:	64ab      	str	r3, [r5, #72]	; 0x48
 8001c84:	6cab      	ldr	r3, [r5, #72]	; 0x48
	htim1.Instance = TIM1;
 8001c86:	4d7f      	ldr	r5, [pc, #508]	; (8001e84 <main+0x2c0>)
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001c88:	4033      	ands	r3, r6
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001c8a:	4622      	mov	r2, r4
 8001c8c:	4621      	mov	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001c8e:	9301      	str	r3, [sp, #4]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001c90:	4638      	mov	r0, r7
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001c92:	9b01      	ldr	r3, [sp, #4]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001c94:	f001 fb60 	bl	8003358 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001c98:	4638      	mov	r0, r7
 8001c9a:	f001 fb8f 	bl	80033bc <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001c9e:	4622      	mov	r2, r4
 8001ca0:	4621      	mov	r1, r4
 8001ca2:	200f      	movs	r0, #15
 8001ca4:	f001 fb58 	bl	8003358 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001ca8:	200f      	movs	r0, #15
 8001caa:	f001 fb87 	bl	80033bc <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001cae:	4622      	mov	r2, r4
 8001cb0:	4621      	mov	r1, r4
 8001cb2:	2011      	movs	r0, #17
 8001cb4:	f001 fb50 	bl	8003358 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001cb8:	2011      	movs	r0, #17
 8001cba:	f001 fb7f 	bl	80033bc <HAL_NVIC_EnableIRQ>
	TIM_OC_InitTypeDef sConfigOC =
 8001cbe:	221c      	movs	r2, #28
 8001cc0:	4621      	mov	r1, r4
 8001cc2:	a808      	add	r0, sp, #32
	TIM_MasterConfigTypeDef sMasterConfig =
 8001cc4:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8001cc8:	9407      	str	r4, [sp, #28]
	TIM_OC_InitTypeDef sConfigOC =
 8001cca:	f004 fa49 	bl	8006160 <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig =
 8001cce:	222c      	movs	r2, #44	; 0x2c
 8001cd0:	4621      	mov	r1, r4
 8001cd2:	a80f      	add	r0, sp, #60	; 0x3c
 8001cd4:	f004 fa44 	bl	8006160 <memset>
	htim1.Instance = TIM1;
 8001cd8:	4b6b      	ldr	r3, [pc, #428]	; (8001e88 <main+0x2c4>)
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cda:	60ac      	str	r4, [r5, #8]
	htim1.Init.Prescaler = 1;
 8001cdc:	e9c5 3600 	strd	r3, r6, [r5]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ce0:	4628      	mov	r0, r5
	htim1.Init.Period = 9999;
 8001ce2:	f242 730f 	movw	r3, #9999	; 0x270f
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce6:	e9c5 3403 	strd	r3, r4, [r5, #12]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cea:	e9c5 4805 	strd	r4, r8, [r5, #20]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001cee:	f003 f81f 	bl	8004d30 <HAL_TIM_PWM_Init>
 8001cf2:	b108      	cbz	r0, 8001cf8 <main+0x134>
 8001cf4:	b672      	cpsid	i
	while (1)
 8001cf6:	e7fe      	b.n	8001cf6 <main+0x132>
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001cf8:	e9cd 0005 	strd	r0, r0, [sp, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cfc:	9007      	str	r0, [sp, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cfe:	a905      	add	r1, sp, #20
 8001d00:	4628      	mov	r0, r5
 8001d02:	f003 fbfd 	bl	8005500 <HAL_TIMEx_MasterConfigSynchronization>
 8001d06:	4602      	mov	r2, r0
 8001d08:	b108      	cbz	r0, 8001d0e <main+0x14a>
 8001d0a:	b672      	cpsid	i
	while (1)
 8001d0c:	e7fe      	b.n	8001d0c <main+0x148>
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d0e:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d12:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d16:	2360      	movs	r3, #96	; 0x60
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d18:	900e      	str	r0, [sp, #56]	; 0x38
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d1a:	a908      	add	r1, sp, #32
 8001d1c:	4628      	mov	r0, r5
	sConfigOC.Pulse = 1;
 8001d1e:	e9cd 3608 	strd	r3, r6, [sp, #32]
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d22:	f003 f8a1 	bl	8004e68 <HAL_TIM_PWM_ConfigChannel>
 8001d26:	b108      	cbz	r0, 8001d2c <main+0x168>
 8001d28:	b672      	cpsid	i
	while (1)
 8001d2a:	e7fe      	b.n	8001d2a <main+0x166>
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	sBreakDeadTimeConfig.BreakFilter = 0;
 8001d30:	e9cd 3014 	strd	r3, r0, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d34:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d38:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
	sBreakDeadTimeConfig.DeadTime = 0;
 8001d3c:	e9cd 0011 	strd	r0, r0, [sp, #68]	; 0x44
	sBreakDeadTimeConfig.Break2Filter = 0;
 8001d40:	e9cd 3017 	strd	r3, r0, [sp, #92]	; 0x5c
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d44:	9013      	str	r0, [sp, #76]	; 0x4c
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d46:	9016      	str	r0, [sp, #88]	; 0x58
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d48:	9019      	str	r0, [sp, #100]	; 0x64
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d4a:	a90f      	add	r1, sp, #60	; 0x3c
 8001d4c:	4628      	mov	r0, r5
 8001d4e:	f003 fc09 	bl	8005564 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d52:	4604      	mov	r4, r0
 8001d54:	b108      	cbz	r0, 8001d5a <main+0x196>
 8001d56:	b672      	cpsid	i
	while (1)
 8001d58:	e7fe      	b.n	8001d58 <main+0x194>
	HAL_TIM_MspPostInit(&htim1);
 8001d5a:	4628      	mov	r0, r5
 8001d5c:	f000 fa48 	bl	80021f0 <HAL_TIM_MspPostInit>
	huart1.Instance = USART1;
 8001d60:	484a      	ldr	r0, [pc, #296]	; (8001e8c <main+0x2c8>)
	huart1.Init.BaudRate = 115200;
 8001d62:	4b4b      	ldr	r3, [pc, #300]	; (8001e90 <main+0x2cc>)
	huart1.Init.Parity = UART_PARITY_NONE;
 8001d64:	6104      	str	r4, [r0, #16]
	huart1.Init.BaudRate = 115200;
 8001d66:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001d6a:	270c      	movs	r7, #12
	huart1.Init.BaudRate = 115200;
 8001d6c:	e9c0 3500 	strd	r3, r5, [r0]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001d70:	e9c0 4402 	strd	r4, r4, [r0, #8]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d74:	e9c0 7405 	strd	r7, r4, [r0, #20]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d78:	e9c0 4407 	strd	r4, r4, [r0, #28]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d7c:	6244      	str	r4, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d7e:	f004 f90c 	bl	8005f9a <HAL_UART_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	b108      	cbz	r0, 8001d8a <main+0x1c6>
 8001d86:	b672      	cpsid	i
	while (1)
 8001d88:	e7fe      	b.n	8001d88 <main+0x1c4>
	huart2.Instance = USART2;
 8001d8a:	4842      	ldr	r0, [pc, #264]	; (8001e94 <main+0x2d0>)
 8001d8c:	4a42      	ldr	r2, [pc, #264]	; (8001e98 <main+0x2d4>)
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001d8e:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart2.Init.BaudRate = 115200;
 8001d92:	e9c0 2500 	strd	r2, r5, [r0]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001d96:	e9c0 3704 	strd	r3, r7, [r0, #16]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d9a:	e9c0 3306 	strd	r3, r3, [r0, #24]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d9e:	e9c0 3308 	strd	r3, r3, [r0, #32]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001da2:	f004 f8fa 	bl	8005f9a <HAL_UART_Init>
 8001da6:	4605      	mov	r5, r0
 8001da8:	b108      	cbz	r0, 8001dae <main+0x1ea>
 8001daa:	b672      	cpsid	i
	while (1)
 8001dac:	e7fe      	b.n	8001dac <main+0x1e8>
	ADC_MultiModeTypeDef multimode =
 8001dae:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8001db2:	900a      	str	r0, [sp, #40]	; 0x28
	ADC_ChannelConfTypeDef sConfig =
 8001db4:	4601      	mov	r1, r0
 8001db6:	2218      	movs	r2, #24
 8001db8:	a80f      	add	r0, sp, #60	; 0x3c
 8001dba:	f004 f9d1 	bl	8006160 <memset>
	hadc1.Instance = ADC1;
 8001dbe:	4c37      	ldr	r4, [pc, #220]	; (8001e9c <main+0x2d8>)
 8001dc0:	4b37      	ldr	r3, [pc, #220]	; (8001ea0 <main+0x2dc>)
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001dc2:	6126      	str	r6, [r4, #16]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001dc4:	e9c4 3500 	strd	r3, r5, [r4]
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001dc8:	2308      	movs	r3, #8
 8001dca:	6163      	str	r3, [r4, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8001dcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dd0:	8323      	strh	r3, [r4, #24]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001dd2:	4620      	mov	r0, r4
	hadc1.Init.NbrOfConversion = 3;
 8001dd4:	2303      	movs	r3, #3
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dd6:	e9c4 5502 	strd	r5, r5, [r4, #8]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dda:	e9c4 550a 	strd	r5, r5, [r4, #40]	; 0x28
	hadc1.Init.NbrOfConversion = 3;
 8001dde:	61e3      	str	r3, [r4, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001de0:	f884 5020 	strb.w	r5, [r4, #32]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001de4:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001de8:	6365      	str	r5, [r4, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8001dea:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001dee:	f000 fc31 	bl	8002654 <HAL_ADC_Init>
 8001df2:	b108      	cbz	r0, 8001df8 <main+0x234>
 8001df4:	b672      	cpsid	i
	while (1)
 8001df6:	e7fe      	b.n	8001df6 <main+0x232>
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8001df8:	9008      	str	r0, [sp, #32]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001dfa:	a908      	add	r1, sp, #32
 8001dfc:	4620      	mov	r0, r4
 8001dfe:	f001 fa37 	bl	8003270 <HAL_ADCEx_MultiModeConfigChannel>
 8001e02:	b108      	cbz	r0, 8001e08 <main+0x244>
 8001e04:	b672      	cpsid	i
	while (1)
 8001e06:	e7fe      	b.n	8001e06 <main+0x242>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e08:	4d26      	ldr	r5, [pc, #152]	; (8001ea4 <main+0x2e0>)
 8001e0a:	2306      	movs	r3, #6
 8001e0c:	e9cd 530f 	strd	r5, r3, [sp, #60]	; 0x3c
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e10:	2602      	movs	r6, #2
 8001e12:	237f      	movs	r3, #127	; 0x7f
 8001e14:	e9cd 6311 	strd	r6, r3, [sp, #68]	; 0x44
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e18:	2304      	movs	r3, #4
	sConfig.Offset = 0;
 8001e1a:	e9cd 3013 	strd	r3, r0, [sp, #76]	; 0x4c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e1e:	a90f      	add	r1, sp, #60	; 0x3c
 8001e20:	4620      	mov	r0, r4
 8001e22:	f000 fe5d 	bl	8002ae0 <HAL_ADC_ConfigChannel>
 8001e26:	b108      	cbz	r0, 8001e2c <main+0x268>
 8001e28:	b672      	cpsid	i
	while (1)
 8001e2a:	e7fe      	b.n	8001e2a <main+0x266>
	sConfig.Channel = ADC_CHANNEL_12;
 8001e2c:	4b1e      	ldr	r3, [pc, #120]	; (8001ea8 <main+0x2e4>)
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e2e:	a90f      	add	r1, sp, #60	; 0x3c
 8001e30:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8001e32:	e9cd 370f 	strd	r3, r7, [sp, #60]	; 0x3c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e36:	f000 fe53 	bl	8002ae0 <HAL_ADC_ConfigChannel>
 8001e3a:	b108      	cbz	r0, 8001e40 <main+0x27c>
 8001e3c:	b672      	cpsid	i
	while (1)
 8001e3e:	e7fe      	b.n	8001e3e <main+0x27a>
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8001e40:	481a      	ldr	r0, [pc, #104]	; (8001eac <main+0x2e8>)
 8001e42:	2312      	movs	r3, #18
 8001e44:	e9cd 030f 	strd	r0, r3, [sp, #60]	; 0x3c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e48:	a90f      	add	r1, sp, #60	; 0x3c
 8001e4a:	4814      	ldr	r0, [pc, #80]	; (8001e9c <main+0x2d8>)
 8001e4c:	f000 fe48 	bl	8002ae0 <HAL_ADC_ConfigChannel>
 8001e50:	4603      	mov	r3, r0
 8001e52:	b108      	cbz	r0, 8001e58 <main+0x294>
 8001e54:	b672      	cpsid	i
	while (1)
 8001e56:	e7fe      	b.n	8001e56 <main+0x292>
	htim16.Instance = TIM16;
 8001e58:	4815      	ldr	r0, [pc, #84]	; (8001eb0 <main+0x2ec>)
	htim16.Init.Prescaler = 79;
 8001e5a:	4a16      	ldr	r2, [pc, #88]	; (8001eb4 <main+0x2f0>)
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e5c:	6083      	str	r3, [r0, #8]
	htim16.Init.Prescaler = 79;
 8001e5e:	264f      	movs	r6, #79	; 0x4f
 8001e60:	e9c0 2600 	strd	r2, r6, [r0]
	htim16.Init.Period = 99;
 8001e64:	2263      	movs	r2, #99	; 0x63
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e66:	e9c0 2303 	strd	r2, r3, [r0, #12]
	htim16.Init.RepetitionCounter = 0;
 8001e6a:	6143      	str	r3, [r0, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e6c:	2380      	movs	r3, #128	; 0x80
 8001e6e:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001e70:	f002 fefe 	bl	8004c70 <HAL_TIM_Base_Init>
 8001e74:	4605      	mov	r5, r0
 8001e76:	b1f8      	cbz	r0, 8001eb8 <main+0x2f4>
 8001e78:	b672      	cpsid	i
	while (1)
 8001e7a:	e7fe      	b.n	8001e7a <main+0x2b6>
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	48000400 	.word	0x48000400
 8001e84:	200006e8 	.word	0x200006e8
 8001e88:	40012c00 	.word	0x40012c00
 8001e8c:	200007cc 	.word	0x200007cc
 8001e90:	40013800 	.word	0x40013800
 8001e94:	20000850 	.word	0x20000850
 8001e98:	40004400 	.word	0x40004400
 8001e9c:	200005ac 	.word	0x200005ac
 8001ea0:	50040000 	.word	0x50040000
 8001ea4:	2e300800 	.word	0x2e300800
 8001ea8:	32601000 	.word	0x32601000
 8001eac:	80000001 	.word	0x80000001
 8001eb0:	20000734 	.word	0x20000734
 8001eb4:	40014400 	.word	0x40014400
	TIM_ClearInputConfigTypeDef sClearInputConfig =
 8001eb8:	4601      	mov	r1, r0
 8001eba:	2214      	movs	r2, #20
 8001ebc:	a808      	add	r0, sp, #32
 8001ebe:	f004 f94f 	bl	8006160 <memset>
	htim2.Instance = TIM2;
 8001ec2:	4c45      	ldr	r4, [pc, #276]	; (8001fd8 <main+0x414>)
	TIM_MasterConfigTypeDef sMasterConfig =
 8001ec4:	9507      	str	r5, [sp, #28]
	TIM_OC_InitTypeDef sConfigOC =
 8001ec6:	221c      	movs	r2, #28
 8001ec8:	4629      	mov	r1, r5
 8001eca:	a80f      	add	r0, sp, #60	; 0x3c
	TIM_MasterConfigTypeDef sMasterConfig =
 8001ecc:	e9cd 5505 	strd	r5, r5, [sp, #20]
	TIM_OC_InitTypeDef sConfigOC =
 8001ed0:	f004 f946 	bl	8006160 <memset>
	htim2.Instance = TIM2;
 8001ed4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	htim2.Init.Prescaler = 79;
 8001ed8:	e9c4 3600 	strd	r3, r6, [r4]
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001edc:	4620      	mov	r0, r4
	htim2.Init.Period = 9999;
 8001ede:	f242 730f 	movw	r3, #9999	; 0x270f
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ee2:	e9c4 3503 	strd	r3, r5, [r4, #12]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee6:	60a5      	str	r5, [r4, #8]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee8:	61a5      	str	r5, [r4, #24]
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001eea:	f002 fef1 	bl	8004cd0 <HAL_TIM_OC_Init>
 8001eee:	b108      	cbz	r0, 8001ef4 <main+0x330>
 8001ef0:	b672      	cpsid	i
	while (1)
 8001ef2:	e7fe      	b.n	8001ef2 <main+0x32e>
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ef4:	4620      	mov	r0, r4
 8001ef6:	f002 ff1b 	bl	8004d30 <HAL_TIM_PWM_Init>
 8001efa:	4602      	mov	r2, r0
 8001efc:	b108      	cbz	r0, 8001f02 <main+0x33e>
 8001efe:	b672      	cpsid	i
	while (1)
 8001f00:	e7fe      	b.n	8001f00 <main+0x33c>
	sClearInputConfig.ClearInputSource = TIM_CLEARINPUTSOURCE_OCREFCLR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	2502      	movs	r5, #2
	if (HAL_TIM_ConfigOCrefClear(&htim2, &sClearInputConfig, TIM_CHANNEL_1)
 8001f06:	a908      	add	r1, sp, #32
 8001f08:	4620      	mov	r0, r4
	sClearInputConfig.ClearInputSource = TIM_CLEARINPUTSOURCE_OCREFCLR;
 8001f0a:	e9cd 3508 	strd	r3, r5, [sp, #32]
	if (HAL_TIM_ConfigOCrefClear(&htim2, &sClearInputConfig, TIM_CHANNEL_1)
 8001f0e:	f003 f837 	bl	8004f80 <HAL_TIM_ConfigOCrefClear>
 8001f12:	b108      	cbz	r0, 8001f18 <main+0x354>
 8001f14:	b672      	cpsid	i
	while (1)
 8001f16:	e7fe      	b.n	8001f16 <main+0x352>
	if (HAL_TIM_ConfigOCrefClear(&htim2, &sClearInputConfig, TIM_CHANNEL_2)
 8001f18:	2204      	movs	r2, #4
 8001f1a:	a908      	add	r1, sp, #32
 8001f1c:	4620      	mov	r0, r4
 8001f1e:	f003 f82f 	bl	8004f80 <HAL_TIM_ConfigOCrefClear>
 8001f22:	b108      	cbz	r0, 8001f28 <main+0x364>
 8001f24:	b672      	cpsid	i
	while (1)
 8001f26:	e7fe      	b.n	8001f26 <main+0x362>
	if (HAL_TIM_ConfigOCrefClear(&htim2, &sClearInputConfig, TIM_CHANNEL_4)
 8001f28:	220c      	movs	r2, #12
 8001f2a:	a908      	add	r1, sp, #32
 8001f2c:	4620      	mov	r0, r4
 8001f2e:	f003 f827 	bl	8004f80 <HAL_TIM_ConfigOCrefClear>
 8001f32:	b108      	cbz	r0, 8001f38 <main+0x374>
 8001f34:	b672      	cpsid	i
	while (1)
 8001f36:	e7fe      	b.n	8001f36 <main+0x372>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f38:	9005      	str	r0, [sp, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f3a:	9007      	str	r0, [sp, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f3c:	a905      	add	r1, sp, #20
 8001f3e:	4620      	mov	r0, r4
 8001f40:	f003 fade 	bl	8005500 <HAL_TIMEx_MasterConfigSynchronization>
 8001f44:	4602      	mov	r2, r0
 8001f46:	b108      	cbz	r0, 8001f4c <main+0x388>
 8001f48:	b672      	cpsid	i
	while (1)
 8001f4a:	e7fe      	b.n	8001f4a <main+0x386>
	sConfigOC.Pulse = 1000;
 8001f4c:	2130      	movs	r1, #48	; 0x30
 8001f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f52:	e9cd 130f 	strd	r1, r3, [sp, #60]	; 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f56:	9013      	str	r0, [sp, #76]	; 0x4c
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f58:	a90f      	add	r1, sp, #60	; 0x3c
 8001f5a:	4620      	mov	r0, r4
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001f5c:	9511      	str	r5, [sp, #68]	; 0x44
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f5e:	f002 ff4f 	bl	8004e00 <HAL_TIM_OC_ConfigChannel>
 8001f62:	b108      	cbz	r0, 8001f68 <main+0x3a4>
 8001f64:	b672      	cpsid	i
	while (1)
 8001f66:	e7fe      	b.n	8001f66 <main+0x3a2>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f68:	2360      	movs	r3, #96	; 0x60
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f6a:	9011      	str	r0, [sp, #68]	; 0x44
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f6c:	2204      	movs	r2, #4
 8001f6e:	a90f      	add	r1, sp, #60	; 0x3c
 8001f70:	4620      	mov	r0, r4
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f72:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f74:	f002 ff78 	bl	8004e68 <HAL_TIM_PWM_ConfigChannel>
 8001f78:	b108      	cbz	r0, 8001f7e <main+0x3ba>
 8001f7a:	b672      	cpsid	i
	while (1)
 8001f7c:	e7fe      	b.n	8001f7c <main+0x3b8>
	__HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_2);
 8001f7e:	6822      	ldr	r2, [r4, #0]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f80:	4815      	ldr	r0, [pc, #84]	; (8001fd8 <main+0x414>)
	__HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_2);
 8001f82:	6993      	ldr	r3, [r2, #24]
 8001f84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001f88:	6193      	str	r3, [r2, #24]
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001f8a:	2330      	movs	r3, #48	; 0x30
 8001f8c:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f8e:	220c      	movs	r2, #12
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001f90:	2302      	movs	r3, #2
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f92:	a90f      	add	r1, sp, #60	; 0x3c
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001f94:	9311      	str	r3, [sp, #68]	; 0x44
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f96:	f002 ff33 	bl	8004e00 <HAL_TIM_OC_ConfigChannel>
 8001f9a:	b108      	cbz	r0, 8001fa0 <main+0x3dc>
 8001f9c:	b672      	cpsid	i
	while (1)
 8001f9e:	e7fe      	b.n	8001f9e <main+0x3da>
	HAL_TIM_MspPostInit(&htim2);
 8001fa0:	480d      	ldr	r0, [pc, #52]	; (8001fd8 <main+0x414>)
		if (HAL_GetTick() - schdule_tick >= ECHO_SCHED_HANDLE_PERIOD)
 8001fa2:	4c0e      	ldr	r4, [pc, #56]	; (8001fdc <main+0x418>)
	HAL_TIM_MspPostInit(&htim2);
 8001fa4:	f000 f924 	bl	80021f0 <HAL_TIM_MspPostInit>
	Echo_PCI_State_Init();
 8001fa8:	f7ff fd38 	bl	8001a1c <Echo_PCI_State_Init>
		Echo_Shell_CMD_Handle();
 8001fac:	f7ff fa62 	bl	8001474 <Echo_Shell_CMD_Handle>
		if (HAL_GetTick() - schdule_tick >= ECHO_SCHED_HANDLE_PERIOD)
 8001fb0:	f000 fb20 	bl	80025f4 <HAL_GetTick>
 8001fb4:	6823      	ldr	r3, [r4, #0]
 8001fb6:	1ac0      	subs	r0, r0, r3
 8001fb8:	2809      	cmp	r0, #9
 8001fba:	d9f7      	bls.n	8001fac <main+0x3e8>
			Echo_Stepup_Handle();
 8001fbc:	f7ff fba4 	bl	8001708 <Echo_Stepup_Handle>
			Echo_Shell_Input_Print();
 8001fc0:	f7ff f9c2 	bl	8001348 <Echo_Shell_Input_Print>
			Echo_FSM_State_Handle();
 8001fc4:	f7ff fb0e 	bl	80015e4 <Echo_FSM_State_Handle>
			Echo_Btn_handle();
 8001fc8:	f7ff f822 	bl	8001010 <Echo_Btn_handle>
			Echo_LED_Handle();
 8001fcc:	f7ff f922 	bl	8001214 <Echo_LED_Handle>
			schdule_tick = HAL_GetTick();
 8001fd0:	f000 fb10 	bl	80025f4 <HAL_GetTick>
 8001fd4:	6020      	str	r0, [r4, #0]
 8001fd6:	e7e9      	b.n	8001fac <main+0x3e8>
 8001fd8:	20000780 	.word	0x20000780
 8001fdc:	200008d4 	.word	0x200008d4

08001fe0 <Error_Handler>:
 8001fe0:	b672      	cpsid	i
	while (1)
 8001fe2:	e7fe      	b.n	8001fe2 <Error_Handler+0x2>

08001fe4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe4:	4b0a      	ldr	r3, [pc, #40]	; (8002010 <HAL_MspInit+0x2c>)
 8001fe6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001fe8:	f042 0201 	orr.w	r2, r2, #1
 8001fec:	661a      	str	r2, [r3, #96]	; 0x60
 8001fee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8001ff0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff2:	f002 0201 	and.w	r2, r2, #1
 8001ff6:	9200      	str	r2, [sp, #0]
 8001ff8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ffa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001ffc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002000:	659a      	str	r2, [r3, #88]	; 0x58
 8002002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002008:	9301      	str	r3, [sp, #4]
 800200a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800200c:	b002      	add	sp, #8
 800200e:	4770      	bx	lr
 8002010:	40021000 	.word	0x40021000

08002014 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002014:	b530      	push	{r4, r5, lr}
 8002016:	4605      	mov	r5, r0
 8002018:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201a:	2214      	movs	r2, #20
 800201c:	2100      	movs	r1, #0
 800201e:	a803      	add	r0, sp, #12
 8002020:	f004 f89e 	bl	8006160 <memset>
  if(hadc->Instance==ADC1)
 8002024:	682a      	ldr	r2, [r5, #0]
 8002026:	4b1f      	ldr	r3, [pc, #124]	; (80020a4 <HAL_ADC_MspInit+0x90>)
 8002028:	429a      	cmp	r2, r3
 800202a:	d138      	bne.n	800209e <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800202c:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8002030:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002034:	4c1c      	ldr	r4, [pc, #112]	; (80020a8 <HAL_ADC_MspInit+0x94>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8002036:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002038:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800203c:	64da      	str	r2, [r3, #76]	; 0x4c
 800203e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002040:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002044:	9201      	str	r2, [sp, #4]
 8002046:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002048:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800204a:	f042 0201 	orr.w	r2, r2, #1
 800204e:	64da      	str	r2, [r3, #76]	; 0x4c
 8002050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002058:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800205a:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800205e:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002060:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002064:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002068:	f001 fce0 	bl	8003a2c <HAL_GPIO_Init>
    hdma_adc1.Init.Request = DMA_REQUEST_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800206c:	2080      	movs	r0, #128	; 0x80
 800206e:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002072:	490e      	ldr	r1, [pc, #56]	; (80020ac <HAL_ADC_MspInit+0x98>)
 8002074:	2300      	movs	r3, #0
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002076:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800207a:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 800207e:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002080:	4620      	mov	r0, r4
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002082:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002086:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800208a:	e9c4 c206 	strd	ip, r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800208e:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002090:	f001 f9ca 	bl	8003428 <HAL_DMA_Init>
 8002094:	b108      	cbz	r0, 800209a <HAL_ADC_MspInit+0x86>
    {
      Error_Handler();
 8002096:	f7ff ffa3 	bl	8001fe0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800209a:	64ec      	str	r4, [r5, #76]	; 0x4c
 800209c:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800209e:	b009      	add	sp, #36	; 0x24
 80020a0:	bd30      	pop	{r4, r5, pc}
 80020a2:	bf00      	nop
 80020a4:	50040000 	.word	0x50040000
 80020a8:	20000610 	.word	0x20000610
 80020ac:	40020008 	.word	0x40020008

080020b0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020b0:	b507      	push	{r0, r1, r2, lr}
  if(htim_pwm->Instance==TIM1)
 80020b2:	4b0e      	ldr	r3, [pc, #56]	; (80020ec <HAL_TIM_PWM_MspInit+0x3c>)
 80020b4:	6802      	ldr	r2, [r0, #0]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d115      	bne.n	80020e6 <HAL_TIM_PWM_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020ba:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80020be:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020c6:	661a      	str	r2, [r3, #96]	; 0x60
 80020c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80020ca:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020d0:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80020d2:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020d4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80020d6:	f001 f93f 	bl	8003358 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80020da:	2019      	movs	r0, #25
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80020dc:	b003      	add	sp, #12
 80020de:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80020e2:	f001 b96b 	b.w	80033bc <HAL_NVIC_EnableIRQ>
}
 80020e6:	b003      	add	sp, #12
 80020e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80020ec:	40012c00 	.word	0x40012c00

080020f0 <HAL_TIM_OC_MspInit>:
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
  if(htim_oc->Instance==TIM2)
 80020f0:	6803      	ldr	r3, [r0, #0]
 80020f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 80020f6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80020f8:	4605      	mov	r5, r0
  if(htim_oc->Instance==TIM2)
 80020fa:	d14f      	bne.n	800219c <HAL_TIM_OC_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020fc:	f503 3304 	add.w	r3, r3, #135168	; 0x21000

    /* TIM2 DMA Init */
    /* TIM2_CH2_CH4 Init */
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8002100:	4c27      	ldr	r4, [pc, #156]	; (80021a0 <HAL_TIM_OC_MspInit+0xb0>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002102:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8002104:	f8df e0a4 	ldr.w	lr, [pc, #164]	; 80021ac <HAL_TIM_OC_MspInit+0xbc>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002108:	f042 0201 	orr.w	r2, r2, #1
 800210c:	659a      	str	r2, [r3, #88]	; 0x58
 800210e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	9301      	str	r3, [sp, #4]
 8002116:	9b01      	ldr	r3, [sp, #4]
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8002118:	2304      	movs	r3, #4
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800211a:	2210      	movs	r2, #16
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 800211c:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002120:	2300      	movs	r3, #0
 8002122:	e9c4 2302 	strd	r2, r3, [r4, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002126:	2180      	movs	r1, #128	; 0x80
 8002128:	f44f 7200 	mov.w	r2, #512	; 0x200
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 800212c:	f44f 6000 	mov.w	r0, #2048	; 0x800
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002130:	e9c4 1204 	strd	r1, r2, [r4, #16]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8002134:	2220      	movs	r2, #32
 8002136:	e9c4 0206 	strd	r0, r2, [r4, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 800213a:	4620      	mov	r0, r4
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 800213c:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 800213e:	f001 f973 	bl	8003428 <HAL_DMA_Init>
 8002142:	b108      	cbz	r0, 8002148 <HAL_TIM_OC_MspInit+0x58>
    {
      Error_Handler();
 8002144:	f7ff ff4c 	bl	8001fe0 <Error_Handler>
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);

    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
 8002148:	4a16      	ldr	r2, [pc, #88]	; (80021a4 <HAL_TIM_OC_MspInit+0xb4>)
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800214a:	62ac      	str	r4, [r5, #40]	; 0x28
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 800214c:	632c      	str	r4, [r5, #48]	; 0x30
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800214e:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8002150:	4c15      	ldr	r4, [pc, #84]	; (80021a8 <HAL_TIM_OC_MspInit+0xb8>)
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
 8002152:	2304      	movs	r3, #4
 8002154:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002158:	2080      	movs	r0, #128	; 0x80
 800215a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800215e:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002162:	2300      	movs	r3, #0
 8002164:	2110      	movs	r1, #16
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002166:	f44f 6c00 	mov.w	ip, #2048	; 0x800
 800216a:	2220      	movs	r2, #32
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800216c:	4620      	mov	r0, r4
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800216e:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002172:	e9c4 c206 	strd	ip, r2, [r4, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002176:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002178:	f001 f956 	bl	8003428 <HAL_DMA_Init>
 800217c:	b108      	cbz	r0, 8002182 <HAL_TIM_OC_MspInit+0x92>
    {
      Error_Handler();
 800217e:	f7ff ff2f 	bl	8001fe0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002182:	2200      	movs	r2, #0
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002184:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002186:	4611      	mov	r1, r2
 8002188:	201c      	movs	r0, #28
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800218a:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800218c:	f001 f8e4 	bl	8003358 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002190:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002192:	b003      	add	sp, #12
 8002194:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002198:	f001 b910 	b.w	80033bc <HAL_NVIC_EnableIRQ>
}
 800219c:	b003      	add	sp, #12
 800219e:	bd30      	pop	{r4, r5, pc}
 80021a0:	200006a0 	.word	0x200006a0
 80021a4:	40020058 	.word	0x40020058
 80021a8:	20000658 	.word	0x20000658
 80021ac:	40020080 	.word	0x40020080

080021b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021b0:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM16)
 80021b2:	4b0e      	ldr	r3, [pc, #56]	; (80021ec <HAL_TIM_Base_MspInit+0x3c>)
 80021b4:	6802      	ldr	r2, [r0, #0]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d115      	bne.n	80021e6 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80021ba:	f503 434c 	add.w	r3, r3, #52224	; 0xcc00
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021be:	2019      	movs	r0, #25
    __HAL_RCC_TIM16_CLK_ENABLE();
 80021c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80021c2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80021c6:	661a      	str	r2, [r3, #96]	; 0x60
 80021c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021ca:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 80021cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d0:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021d2:	4611      	mov	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 80021d4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021d6:	f001 f8bf 	bl	8003358 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80021da:	2019      	movs	r0, #25
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80021dc:	b003      	add	sp, #12
 80021de:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80021e2:	f001 b8eb 	b.w	80033bc <HAL_NVIC_EnableIRQ>
}
 80021e6:	b003      	add	sp, #12
 80021e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80021ec:	40014400 	.word	0x40014400

080021f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021f0:	b510      	push	{r4, lr}
 80021f2:	4604      	mov	r4, r0
 80021f4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f6:	2214      	movs	r2, #20
 80021f8:	2100      	movs	r1, #0
 80021fa:	a803      	add	r0, sp, #12
 80021fc:	f003 ffb0 	bl	8006160 <memset>
  if(htim->Instance==TIM1)
 8002200:	6823      	ldr	r3, [r4, #0]
 8002202:	4a15      	ldr	r2, [pc, #84]	; (8002258 <HAL_TIM_MspPostInit+0x68>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d117      	bne.n	8002238 <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002208:	4b14      	ldr	r3, [pc, #80]	; (800225c <HAL_TIM_MspPostInit+0x6c>)
 800220a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800220c:	f042 0201 	orr.w	r2, r2, #1
 8002210:	64da      	str	r2, [r3, #76]	; 0x4c
 8002212:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002214:	f003 0301 	and.w	r3, r3, #1
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	9b01      	ldr	r3, [sp, #4]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = STEP_UP_SW_Pin;
 800221c:	f44f 7380 	mov.w	r3, #256	; 0x100
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA3     ------> TIM2_CH4
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = STIM_ANODE_Pin|STIM_CATHODE_Pin|STIM_CURRENT_CTRL_Pin;
 8002220:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002222:	2302      	movs	r3, #2
 8002224:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002226:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002228:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800222e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002230:	f001 fbfc 	bl	8003a2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002234:	b008      	add	sp, #32
 8002236:	bd10      	pop	{r4, pc}
  else if(htim->Instance==TIM2)
 8002238:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800223c:	d1fa      	bne.n	8002234 <HAL_TIM_MspPostInit+0x44>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800223e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002242:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002244:	f042 0201 	orr.w	r2, r2, #1
 8002248:	64da      	str	r2, [r3, #76]	; 0x4c
 800224a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	9302      	str	r3, [sp, #8]
 8002252:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STIM_ANODE_Pin|STIM_CATHODE_Pin|STIM_CURRENT_CTRL_Pin;
 8002254:	232a      	movs	r3, #42	; 0x2a
 8002256:	e7e3      	b.n	8002220 <HAL_TIM_MspPostInit+0x30>
 8002258:	40012c00 	.word	0x40012c00
 800225c:	40021000 	.word	0x40021000

08002260 <HAL_TIM_OC_MspDeInit>:
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* htim_oc)
{
  if(htim_oc->Instance==TIM2)
 8002260:	6803      	ldr	r3, [r0, #0]
 8002262:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8002266:	b510      	push	{r4, lr}
 8002268:	4604      	mov	r4, r0
  if(htim_oc->Instance==TIM2)
 800226a:	d112      	bne.n	8002292 <HAL_TIM_OC_MspDeInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspDeInit 0 */

  /* USER CODE END TIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 800226c:	4a09      	ldr	r2, [pc, #36]	; (8002294 <HAL_TIM_OC_MspDeInit+0x34>)

    /* TIM2 DMA DeInit */
    HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC2]);
 800226e:	6a80      	ldr	r0, [r0, #40]	; 0x28
    __HAL_RCC_TIM2_CLK_DISABLE();
 8002270:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002272:	f023 0301 	bic.w	r3, r3, #1
 8002276:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC2]);
 8002278:	f001 f942 	bl	8003500 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC4]);
 800227c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800227e:	f001 f93f 	bl	8003500 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC1]);
 8002282:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002284:	f001 f93c 	bl	8003500 <HAL_DMA_DeInit>
  /* USER CODE BEGIN TIM2_MspDeInit 1 */

  /* USER CODE END TIM2_MspDeInit 1 */
  }

}
 8002288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(TIM2_IRQn);
 800228c:	201c      	movs	r0, #28
 800228e:	f001 b8a3 	b.w	80033d8 <HAL_NVIC_DisableIRQ>
}
 8002292:	bd10      	pop	{r4, pc}
 8002294:	40021000 	.word	0x40021000

08002298 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002298:	b570      	push	{r4, r5, r6, lr}
 800229a:	b096      	sub	sp, #88	; 0x58
 800229c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229e:	2214      	movs	r2, #20
 80022a0:	2100      	movs	r1, #0
 80022a2:	a804      	add	r0, sp, #16
 80022a4:	f003 ff5c 	bl	8006160 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022a8:	2234      	movs	r2, #52	; 0x34
 80022aa:	2100      	movs	r1, #0
 80022ac:	a809      	add	r0, sp, #36	; 0x24
 80022ae:	f003 ff57 	bl	8006160 <memset>
  if(huart->Instance==USART1)
 80022b2:	6823      	ldr	r3, [r4, #0]
 80022b4:	4a3a      	ldr	r2, [pc, #232]	; (80023a0 <HAL_UART_MspInit+0x108>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d132      	bne.n	8002320 <HAL_UART_MspInit+0x88>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80022ba:	2301      	movs	r3, #1
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022bc:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80022be:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022c0:	f002 f8fe 	bl	80044c0 <HAL_RCCEx_PeriphCLKConfig>
 80022c4:	b108      	cbz	r0, 80022ca <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 80022c6:	f7ff fe8b 	bl	8001fe0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022ca:	4b36      	ldr	r3, [pc, #216]	; (80023a4 <HAL_UART_MspInit+0x10c>)
    GPIO_InitStruct.Pin = QCC_UART_TX_Pin|QCC_UART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022cc:	4836      	ldr	r0, [pc, #216]	; (80023a8 <HAL_UART_MspInit+0x110>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80022ce:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022d4:	661a      	str	r2, [r3, #96]	; 0x60
 80022d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022d8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80022dc:	9200      	str	r2, [sp, #0]
 80022de:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022e2:	f042 0202 	orr.w	r2, r2, #2
 80022e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80022e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f0:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f4:	2302      	movs	r3, #2
 80022f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022fa:	2400      	movs	r4, #0
 80022fc:	2303      	movs	r3, #3
 80022fe:	e9cd 4306 	strd	r4, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002302:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002304:	2307      	movs	r3, #7
 8002306:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002308:	f001 fb90 	bl	8003a2c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800230c:	2025      	movs	r0, #37	; 0x25
 800230e:	4622      	mov	r2, r4
 8002310:	4621      	mov	r1, r4
 8002312:	f001 f821 	bl	8003358 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002316:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002318:	f001 f850 	bl	80033bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800231c:	b016      	add	sp, #88	; 0x58
 800231e:	bd70      	pop	{r4, r5, r6, pc}
  else if(huart->Instance==USART2)
 8002320:	4a22      	ldr	r2, [pc, #136]	; (80023ac <HAL_UART_MspInit+0x114>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d1fa      	bne.n	800231c <HAL_UART_MspInit+0x84>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002326:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002328:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800232a:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800232c:	f002 f8c8 	bl	80044c0 <HAL_RCCEx_PeriphCLKConfig>
 8002330:	b108      	cbz	r0, 8002336 <HAL_UART_MspInit+0x9e>
      Error_Handler();
 8002332:	f7ff fe55 	bl	8001fe0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002336:	4b1b      	ldr	r3, [pc, #108]	; (80023a4 <HAL_UART_MspInit+0x10c>)
 8002338:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800233a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800233e:	659a      	str	r2, [r3, #88]	; 0x58
 8002340:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002342:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002346:	9202      	str	r2, [sp, #8]
 8002348:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800234a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800234c:	f042 0201 	orr.w	r2, r2, #1
 8002350:	64da      	str	r2, [r3, #76]	; 0x4c
 8002352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	9303      	str	r3, [sp, #12]
 800235a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235c:	2602      	movs	r6, #2
 800235e:	2304      	movs	r3, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002360:	2400      	movs	r4, #0
 8002362:	2503      	movs	r5, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002364:	e9cd 3604 	strd	r3, r6, [sp, #16]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002368:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800236a:	2307      	movs	r3, #7
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800236c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002370:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002372:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002376:	f001 fb59 	bl	8003a2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800237a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800237e:	a904      	add	r1, sp, #16
 8002380:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002384:	e9cd 3604 	strd	r3, r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002388:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800238c:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800238e:	f001 fb4d 	bl	8003a2c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002392:	2026      	movs	r0, #38	; 0x26
 8002394:	4622      	mov	r2, r4
 8002396:	4621      	mov	r1, r4
 8002398:	f000 ffde 	bl	8003358 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800239c:	2026      	movs	r0, #38	; 0x26
 800239e:	e7bb      	b.n	8002318 <HAL_UART_MspInit+0x80>
 80023a0:	40013800 	.word	0x40013800
 80023a4:	40021000 	.word	0x40021000
 80023a8:	48000400 	.word	0x48000400
 80023ac:	40004400 	.word	0x40004400

080023b0 <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80023b0:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80023b4:	4905      	ldr	r1, [pc, #20]	; (80023cc <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80023b6:	4b06      	ldr	r3, [pc, #24]	; (80023d0 <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80023b8:	68ca      	ldr	r2, [r1, #12]
 80023ba:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80023be:	4313      	orrs	r3, r2
 80023c0:	60cb      	str	r3, [r1, #12]
 80023c2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80023c6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80023c8:	e7fd      	b.n	80023c6 <__NVIC_SystemReset+0x16>
 80023ca:	bf00      	nop
 80023cc:	e000ed00 	.word	0xe000ed00
 80023d0:	05fa0004 	.word	0x05fa0004

080023d4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 80023d4:	e7fe      	b.n	80023d4 <NMI_Handler>

080023d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023d6:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HardFault_IRQn 0 */
	NVIC_SystemReset();
 80023d8:	f7ff ffea 	bl	80023b0 <__NVIC_SystemReset>

080023dc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023dc:	e7fe      	b.n	80023dc <MemManage_Handler>

080023de <BusFault_Handler>:
 80023de:	b508      	push	{r3, lr}
 80023e0:	f7ff ffe6 	bl	80023b0 <__NVIC_SystemReset>

080023e4 <UsageFault_Handler>:
 80023e4:	b508      	push	{r3, lr}
 80023e6:	f7ff ffe3 	bl	80023b0 <__NVIC_SystemReset>

080023ea <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ea:	4770      	bx	lr

080023ec <DebugMon_Handler>:
 80023ec:	4770      	bx	lr

080023ee <PendSV_Handler>:
 80023ee:	4770      	bx	lr

080023f0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023f0:	f000 b8f4 	b.w	80025dc <HAL_IncTick>

080023f4 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023f4:	4801      	ldr	r0, [pc, #4]	; (80023fc <DMA1_Channel1_IRQHandler+0x8>)
 80023f6:	f001 b95b 	b.w	80036b0 <HAL_DMA_IRQHandler>
 80023fa:	bf00      	nop
 80023fc:	20000610 	.word	0x20000610

08002400 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002400:	4801      	ldr	r0, [pc, #4]	; (8002408 <DMA1_Channel5_IRQHandler+0x8>)
 8002402:	f001 b955 	b.w	80036b0 <HAL_DMA_IRQHandler>
 8002406:	bf00      	nop
 8002408:	20000658 	.word	0x20000658

0800240c <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 800240c:	4801      	ldr	r0, [pc, #4]	; (8002414 <DMA1_Channel7_IRQHandler+0x8>)
 800240e:	f001 b94f 	b.w	80036b0 <HAL_DMA_IRQHandler>
 8002412:	bf00      	nop
 8002414:	200006a0 	.word	0x200006a0

08002418 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002418:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800241a:	4804      	ldr	r0, [pc, #16]	; (800242c <TIM1_UP_TIM16_IRQHandler+0x14>)
 800241c:	f002 fb11 	bl	8004a42 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002420:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim16);
 8002424:	4802      	ldr	r0, [pc, #8]	; (8002430 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8002426:	f002 bb0c 	b.w	8004a42 <HAL_TIM_IRQHandler>
 800242a:	bf00      	nop
 800242c:	200006e8 	.word	0x200006e8
 8002430:	20000734 	.word	0x20000734

08002434 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002434:	4801      	ldr	r0, [pc, #4]	; (800243c <TIM2_IRQHandler+0x8>)
 8002436:	f002 bb04 	b.w	8004a42 <HAL_TIM_IRQHandler>
 800243a:	bf00      	nop
 800243c:	20000780 	.word	0x20000780

08002440 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002440:	4801      	ldr	r0, [pc, #4]	; (8002448 <USART1_IRQHandler+0x8>)
 8002442:	f003 b975 	b.w	8005730 <HAL_UART_IRQHandler>
 8002446:	bf00      	nop
 8002448:	200007cc 	.word	0x200007cc

0800244c <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800244c:	4801      	ldr	r0, [pc, #4]	; (8002454 <USART2_IRQHandler+0x8>)
 800244e:	f003 b96f 	b.w	8005730 <HAL_UART_IRQHandler>
 8002452:	bf00      	nop
 8002454:	20000850 	.word	0x20000850

08002458 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002458:	2001      	movs	r0, #1
 800245a:	4770      	bx	lr

0800245c <_kill>:

int _kill(int pid, int sig)
{
 800245c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800245e:	f003 fe55 	bl	800610c <__errno>
 8002462:	2316      	movs	r3, #22
 8002464:	6003      	str	r3, [r0, #0]
	return -1;
}
 8002466:	f04f 30ff 	mov.w	r0, #4294967295
 800246a:	bd08      	pop	{r3, pc}

0800246c <_exit>:

void _exit (int status)
{
 800246c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800246e:	f003 fe4d 	bl	800610c <__errno>
 8002472:	2316      	movs	r3, #22
 8002474:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8002476:	e7fe      	b.n	8002476 <_exit+0xa>

08002478 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002478:	b570      	push	{r4, r5, r6, lr}
 800247a:	460d      	mov	r5, r1
 800247c:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800247e:	460e      	mov	r6, r1
 8002480:	1b73      	subs	r3, r6, r5
 8002482:	429c      	cmp	r4, r3
 8002484:	dc01      	bgt.n	800248a <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8002486:	4620      	mov	r0, r4
 8002488:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 800248a:	f3af 8000 	nop.w
 800248e:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002492:	e7f5      	b.n	8002480 <_read+0x8>

08002494 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002494:	b570      	push	{r4, r5, r6, lr}
 8002496:	460d      	mov	r5, r1
 8002498:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800249a:	460e      	mov	r6, r1
 800249c:	1b73      	subs	r3, r6, r5
 800249e:	429c      	cmp	r4, r3
 80024a0:	dc01      	bgt.n	80024a6 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 80024a2:	4620      	mov	r0, r4
 80024a4:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 80024a6:	f816 0b01 	ldrb.w	r0, [r6], #1
 80024aa:	f7fe ff03 	bl	80012b4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ae:	e7f5      	b.n	800249c <_write+0x8>

080024b0 <_close>:

int _close(int file)
{
	return -1;
}
 80024b0:	f04f 30ff 	mov.w	r0, #4294967295
 80024b4:	4770      	bx	lr

080024b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80024b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024ba:	604b      	str	r3, [r1, #4]
	return 0;
}
 80024bc:	2000      	movs	r0, #0
 80024be:	4770      	bx	lr

080024c0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80024c0:	2001      	movs	r0, #1
 80024c2:	4770      	bx	lr

080024c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80024c4:	2000      	movs	r0, #0
 80024c6:	4770      	bx	lr

080024c8 <_sbrk>:
			- (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end)
 80024c8:	4a0b      	ldr	r2, [pc, #44]	; (80024f8 <_sbrk+0x30>)
 80024ca:	6811      	ldr	r1, [r2, #0]
{
 80024cc:	b510      	push	{r4, lr}
 80024ce:	4603      	mov	r3, r0
	if (NULL == __sbrk_heap_end)
 80024d0:	b909      	cbnz	r1, 80024d6 <_sbrk+0xe>
	{
		__sbrk_heap_end = &_end;
 80024d2:	490a      	ldr	r1, [pc, #40]	; (80024fc <_sbrk+0x34>)
 80024d4:	6011      	str	r1, [r2, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap)
 80024d6:	6810      	ldr	r0, [r2, #0]
 80024d8:	4909      	ldr	r1, [pc, #36]	; (8002500 <_sbrk+0x38>)
 80024da:	4c0a      	ldr	r4, [pc, #40]	; (8002504 <_sbrk+0x3c>)
 80024dc:	4403      	add	r3, r0
 80024de:	1b09      	subs	r1, r1, r4
 80024e0:	428b      	cmp	r3, r1
 80024e2:	d906      	bls.n	80024f2 <_sbrk+0x2a>
	{
		errno = ENOMEM;
 80024e4:	f003 fe12 	bl	800610c <__errno>
 80024e8:	230c      	movs	r3, #12
 80024ea:	6003      	str	r3, [r0, #0]
		return (void*) -1;
 80024ec:	f04f 30ff 	mov.w	r0, #4294967295

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;

	return (void*) prev_heap_end;
}
 80024f0:	bd10      	pop	{r4, pc}
	__sbrk_heap_end += incr;
 80024f2:	6013      	str	r3, [r2, #0]
	return (void*) prev_heap_end;
 80024f4:	e7fc      	b.n	80024f0 <_sbrk+0x28>
 80024f6:	bf00      	nop
 80024f8:	200008d8 	.word	0x200008d8
 80024fc:	200008f0 	.word	0x200008f0
 8002500:	2000a000 	.word	0x2000a000
 8002504:	00000800 	.word	0x00000800

08002508 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002508:	4a03      	ldr	r2, [pc, #12]	; (8002518 <SystemInit+0x10>)
 800250a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800250e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002512:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002516:	4770      	bx	lr
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800251c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002554 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002520:	f7ff fff2 	bl	8002508 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002524:	480c      	ldr	r0, [pc, #48]	; (8002558 <LoopForever+0x6>)
  ldr r1, =_edata
 8002526:	490d      	ldr	r1, [pc, #52]	; (800255c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002528:	4a0d      	ldr	r2, [pc, #52]	; (8002560 <LoopForever+0xe>)
  movs r3, #0
 800252a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800252c:	e002      	b.n	8002534 <LoopCopyDataInit>

0800252e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800252e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002532:	3304      	adds	r3, #4

08002534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002538:	d3f9      	bcc.n	800252e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800253a:	4a0a      	ldr	r2, [pc, #40]	; (8002564 <LoopForever+0x12>)
  ldr r4, =_ebss
 800253c:	4c0a      	ldr	r4, [pc, #40]	; (8002568 <LoopForever+0x16>)
  movs r3, #0
 800253e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002540:	e001      	b.n	8002546 <LoopFillZerobss>

08002542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002544:	3204      	adds	r2, #4

08002546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002548:	d3fb      	bcc.n	8002542 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800254a:	f003 fde5 	bl	8006118 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800254e:	f7ff fb39 	bl	8001bc4 <main>

08002552 <LoopForever>:

LoopForever:
    b LoopForever
 8002552:	e7fe      	b.n	8002552 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002554:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002558:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800255c:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8002560:	0800becc 	.word	0x0800becc
  ldr r2, =_sbss
 8002564:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002568:	200008f0 	.word	0x200008f0

0800256c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800256c:	e7fe      	b.n	800256c <ADC1_2_IRQHandler>
	...

08002570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002570:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002572:	4b0f      	ldr	r3, [pc, #60]	; (80025b0 <HAL_InitTick+0x40>)
{
 8002574:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 8002576:	7818      	ldrb	r0, [r3, #0]
 8002578:	b908      	cbnz	r0, 800257e <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800257a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800257c:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800257e:	4a0d      	ldr	r2, [pc, #52]	; (80025b4 <HAL_InitTick+0x44>)
 8002580:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002584:	fbb3 f3f0 	udiv	r3, r3, r0
 8002588:	6810      	ldr	r0, [r2, #0]
 800258a:	fbb0 f0f3 	udiv	r0, r0, r3
 800258e:	f000 ff37 	bl	8003400 <HAL_SYSTICK_Config>
 8002592:	4604      	mov	r4, r0
 8002594:	2800      	cmp	r0, #0
 8002596:	d1f0      	bne.n	800257a <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002598:	2d0f      	cmp	r5, #15
 800259a:	d8ee      	bhi.n	800257a <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800259c:	4602      	mov	r2, r0
 800259e:	4629      	mov	r1, r5
 80025a0:	f04f 30ff 	mov.w	r0, #4294967295
 80025a4:	f000 fed8 	bl	8003358 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025a8:	4b03      	ldr	r3, [pc, #12]	; (80025b8 <HAL_InitTick+0x48>)
 80025aa:	4620      	mov	r0, r4
 80025ac:	601d      	str	r5, [r3, #0]
  return status;
 80025ae:	e7e5      	b.n	800257c <HAL_InitTick+0xc>
 80025b0:	20000014 	.word	0x20000014
 80025b4:	20000010 	.word	0x20000010
 80025b8:	20000018 	.word	0x20000018

080025bc <HAL_Init>:
{
 80025bc:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025be:	2003      	movs	r0, #3
 80025c0:	f000 feb8 	bl	8003334 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025c4:	2000      	movs	r0, #0
 80025c6:	f7ff ffd3 	bl	8002570 <HAL_InitTick>
 80025ca:	4604      	mov	r4, r0
 80025cc:	b918      	cbnz	r0, 80025d6 <HAL_Init+0x1a>
    HAL_MspInit();
 80025ce:	f7ff fd09 	bl	8001fe4 <HAL_MspInit>
}
 80025d2:	4620      	mov	r0, r4
 80025d4:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80025d6:	2401      	movs	r4, #1
 80025d8:	e7fb      	b.n	80025d2 <HAL_Init+0x16>
	...

080025dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80025dc:	4a03      	ldr	r2, [pc, #12]	; (80025ec <HAL_IncTick+0x10>)
 80025de:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <HAL_IncTick+0x14>)
 80025e0:	6811      	ldr	r1, [r2, #0]
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	440b      	add	r3, r1
 80025e6:	6013      	str	r3, [r2, #0]
}
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	200008dc 	.word	0x200008dc
 80025f0:	20000014 	.word	0x20000014

080025f4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80025f4:	4b01      	ldr	r3, [pc, #4]	; (80025fc <HAL_GetTick+0x8>)
 80025f6:	6818      	ldr	r0, [r3, #0]
}
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	200008dc 	.word	0x200008dc

08002600 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002600:	b538      	push	{r3, r4, r5, lr}
 8002602:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002604:	f7ff fff6 	bl	80025f4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002608:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)uwTickFreq;
 800260a:	bf1c      	itt	ne
 800260c:	4b05      	ldrne	r3, [pc, #20]	; (8002624 <HAL_Delay+0x24>)
 800260e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8002610:	4605      	mov	r5, r0
    wait += (uint32_t)uwTickFreq;
 8002612:	bf18      	it	ne
 8002614:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002616:	f7ff ffed 	bl	80025f4 <HAL_GetTick>
 800261a:	1b43      	subs	r3, r0, r5
 800261c:	42a3      	cmp	r3, r4
 800261e:	d3fa      	bcc.n	8002616 <HAL_Delay+0x16>
  {
  }
}
 8002620:	bd38      	pop	{r3, r4, r5, pc}
 8002622:	bf00      	nop
 8002624:	20000014 	.word	0x20000014

08002628 <LL_ADC_SetChannelSamplingTime>:
{
 8002628:	b530      	push	{r4, r5, lr}
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800262a:	0dcc      	lsrs	r4, r1, #23
 800262c:	f004 0404 	and.w	r4, r4, #4
 8002630:	3014      	adds	r0, #20
  MODIFY_REG(*preg,
 8002632:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8002636:	5823      	ldr	r3, [r4, r0]
 8002638:	2507      	movs	r5, #7
 800263a:	408d      	lsls	r5, r1
 800263c:	ea23 0305 	bic.w	r3, r3, r5
 8002640:	fa02 f101 	lsl.w	r1, r2, r1
 8002644:	430b      	orrs	r3, r1
 8002646:	5023      	str	r3, [r4, r0]
}
 8002648:	bd30      	pop	{r4, r5, pc}

0800264a <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800264a:	6880      	ldr	r0, [r0, #8]
}
 800264c:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8002650:	4770      	bx	lr
	...

08002654 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002654:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002656:	2300      	movs	r3, #0
 8002658:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800265a:	4604      	mov	r4, r0
 800265c:	2800      	cmp	r0, #0
 800265e:	f000 80c3 	beq.w	80027e8 <HAL_ADC_Init+0x194>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002662:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8002664:	b925      	cbnz	r5, 8002670 <HAL_ADC_Init+0x1c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002666:	f7ff fcd5 	bl	8002014 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800266a:	65a5      	str	r5, [r4, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800266c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002670:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002672:	6883      	ldr	r3, [r0, #8]
 8002674:	009b      	lsls	r3, r3, #2
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002676:	bf41      	itttt	mi
 8002678:	6883      	ldrmi	r3, [r0, #8]
 800267a:	f023 4320 	bicmi.w	r3, r3, #2684354560	; 0xa0000000
 800267e:	f023 033f 	bicmi.w	r3, r3, #63	; 0x3f
 8002682:	6083      	strmi	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002684:	6883      	ldr	r3, [r0, #8]
 8002686:	00dd      	lsls	r5, r3, #3
 8002688:	f140 808e 	bpl.w	80027a8 <HAL_ADC_Init+0x154>
 800268c:	6883      	ldr	r3, [r0, #8]
 800268e:	00d9      	lsls	r1, r3, #3
 8002690:	f100 80a1 	bmi.w	80027d6 <HAL_ADC_Init+0x182>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002694:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002696:	f043 0310 	orr.w	r3, r3, #16
 800269a:	6563      	str	r3, [r4, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800269c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800269e:	f043 0301 	orr.w	r3, r3, #1
 80026a2:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80026a4:	2101      	movs	r1, #1

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026a6:	f7ff ffd0 	bl	800264a <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026aa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026ac:	f003 0310 	and.w	r3, r3, #16
 80026b0:	4303      	orrs	r3, r0
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026b2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026b4:	f040 8095 	bne.w	80027e2 <HAL_ADC_Init+0x18e>
    ADC_STATE_CLR_SET(hadc->State,
 80026b8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80026bc:	f043 0302 	orr.w	r3, r3, #2
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026c0:	6820      	ldr	r0, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80026c2:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026c4:	6883      	ldr	r3, [r0, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026c6:	07da      	lsls	r2, r3, #31
 80026c8:	d40e      	bmi.n	80026e8 <HAL_ADC_Init+0x94>
 80026ca:	4b48      	ldr	r3, [pc, #288]	; (80027ec <HAL_ADC_Init+0x198>)
 80026cc:	689a      	ldr	r2, [r3, #8]
 80026ce:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80026d2:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	07db      	lsls	r3, r3, #31
 80026d8:	d406      	bmi.n	80026e8 <HAL_ADC_Init+0x94>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026da:	4a45      	ldr	r2, [pc, #276]	; (80027f0 <HAL_ADC_Init+0x19c>)
 80026dc:	6865      	ldr	r5, [r4, #4]
 80026de:	6893      	ldr	r3, [r2, #8]
 80026e0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80026e4:	432b      	orrs	r3, r5
 80026e6:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80026e8:	68e5      	ldr	r5, [r4, #12]
 80026ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80026ec:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80026f0:	432b      	orrs	r3, r5
 80026f2:	68a5      	ldr	r5, [r4, #8]
 80026f4:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026f6:	7e65      	ldrb	r5, [r4, #25]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026f8:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 80026fa:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002702:	bf02      	ittt	eq
 8002704:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 8002706:	f102 32ff 	addeq.w	r2, r2, #4294967295
 800270a:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800270e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002710:	b122      	cbz	r2, 800271c <HAL_ADC_Init+0xc8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8002712:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002714:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002718:	432a      	orrs	r2, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800271a:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800271c:	68c5      	ldr	r5, [r0, #12]
 800271e:	4a35      	ldr	r2, [pc, #212]	; (80027f4 <HAL_ADC_Init+0x1a0>)
 8002720:	402a      	ands	r2, r5
 8002722:	4313      	orrs	r3, r2
 8002724:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002726:	f7ff ff90 	bl	800264a <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800272a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800272c:	689a      	ldr	r2, [r3, #8]
 800272e:	f002 0208 	and.w	r2, r2, #8
 8002732:	4302      	orrs	r2, r0
 8002734:	d120      	bne.n	8002778 <HAL_ADC_Init+0x124>
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002736:	68d8      	ldr	r0, [r3, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002738:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800273c:	7e25      	ldrb	r5, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800273e:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002740:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002744:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002748:	f020 0002 	bic.w	r0, r0, #2
 800274c:	4302      	orrs	r2, r0
 800274e:	60da      	str	r2, [r3, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002750:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8002754:	2a01      	cmp	r2, #1
 8002756:	d140      	bne.n	80027da <HAL_ADC_Init+0x186>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002758:	e9d4 250f 	ldrd	r2, r5, [r4, #60]	; 0x3c
 800275c:	6918      	ldr	r0, [r3, #16]
 800275e:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 8002762:	f020 0004 	bic.w	r0, r0, #4
 8002766:	432a      	orrs	r2, r5
 8002768:	4302      	orrs	r2, r0
 800276a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800276c:	4302      	orrs	r2, r0
 800276e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002770:	4302      	orrs	r2, r0
 8002772:	f042 0201 	orr.w	r2, r2, #1
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002776:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002778:	6922      	ldr	r2, [r4, #16]
 800277a:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800277c:	bf05      	ittet	eq
 800277e:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 8002780:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002782:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002784:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8002788:	bf06      	itte	eq
 800278a:	f020 000f 	biceq.w	r0, r0, #15
 800278e:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002790:	f022 020f 	bicne.w	r2, r2, #15
 8002794:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002796:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002798:	f023 0303 	bic.w	r3, r3, #3
 800279c:	f043 0301 	orr.w	r3, r3, #1
 80027a0:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80027a2:	4608      	mov	r0, r1
 80027a4:	b003      	add	sp, #12
 80027a6:	bd30      	pop	{r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80027a8:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027aa:	4a13      	ldr	r2, [pc, #76]	; (80027f8 <HAL_ADC_Init+0x1a4>)
 80027ac:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80027b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027b8:	6083      	str	r3, [r0, #8]
 80027ba:	4b10      	ldr	r3, [pc, #64]	; (80027fc <HAL_ADC_Init+0x1a8>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	fbb3 f3f2 	udiv	r3, r3, r2
 80027c2:	3301      	adds	r3, #1
 80027c4:	005b      	lsls	r3, r3, #1
      wait_loop_index--;
 80027c6:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80027c8:	9b01      	ldr	r3, [sp, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f43f af5e 	beq.w	800268c <HAL_ADC_Init+0x38>
      wait_loop_index--;
 80027d0:	9b01      	ldr	r3, [sp, #4]
 80027d2:	3b01      	subs	r3, #1
 80027d4:	e7f7      	b.n	80027c6 <HAL_ADC_Init+0x172>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027d6:	2100      	movs	r1, #0
 80027d8:	e765      	b.n	80026a6 <HAL_ADC_Init+0x52>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80027da:	691a      	ldr	r2, [r3, #16]
 80027dc:	f022 0201 	bic.w	r2, r2, #1
 80027e0:	e7c9      	b.n	8002776 <HAL_ADC_Init+0x122>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027e2:	f043 0310 	orr.w	r3, r3, #16
 80027e6:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 80027e8:	2101      	movs	r1, #1
 80027ea:	e7da      	b.n	80027a2 <HAL_ADC_Init+0x14e>
 80027ec:	50040000 	.word	0x50040000
 80027f0:	50040300 	.word	0x50040300
 80027f4:	fff0c007 	.word	0xfff0c007
 80027f8:	00030d40 	.word	0x00030d40
 80027fc:	20000010 	.word	0x20000010

08002800 <HAL_ADC_ConvCpltCallback>:
 8002800:	4770      	bx	lr

08002802 <HAL_ADC_ConvHalfCpltCallback>:
 8002802:	4770      	bx	lr

08002804 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002804:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002806:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002808:	f7ff fffb 	bl	8002802 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800280c:	bd08      	pop	{r3, pc}

0800280e <HAL_ADC_LevelOutOfWindowCallback>:
 800280e:	4770      	bx	lr

08002810 <HAL_ADC_ErrorCallback>:
 8002810:	4770      	bx	lr
	...

08002814 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002814:	6803      	ldr	r3, [r0, #0]
{
 8002816:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800281a:	f8df 823c 	ldr.w	r8, [pc, #572]	; 8002a58 <HAL_ADC_IRQHandler+0x244>
  uint32_t tmp_isr = hadc->Instance->ISR;
 800281e:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002820:	685e      	ldr	r6, [r3, #4]
 8002822:	f8d8 7008 	ldr.w	r7, [r8, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002826:	07ab      	lsls	r3, r5, #30
{
 8002828:	4604      	mov	r4, r0
 800282a:	f007 071f 	and.w	r7, r7, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800282e:	d50e      	bpl.n	800284e <HAL_ADC_IRQHandler+0x3a>
 8002830:	07b0      	lsls	r0, r6, #30
 8002832:	d50c      	bpl.n	800284e <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002834:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002836:	06d9      	lsls	r1, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002838:	bf5e      	ittt	pl
 800283a:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 800283c:	f443 6300 	orrpl.w	r3, r3, #2048	; 0x800
 8002840:	6563      	strpl	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002842:	4620      	mov	r0, r4
 8002844:	f000 fd12 	bl	800326c <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002848:	6823      	ldr	r3, [r4, #0]
 800284a:	2202      	movs	r2, #2
 800284c:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800284e:	076a      	lsls	r2, r5, #29
 8002850:	d501      	bpl.n	8002856 <HAL_ADC_IRQHandler+0x42>
 8002852:	0773      	lsls	r3, r6, #29
 8002854:	d403      	bmi.n	800285e <HAL_ADC_IRQHandler+0x4a>
 8002856:	0728      	lsls	r0, r5, #28
 8002858:	d532      	bpl.n	80028c0 <HAL_ADC_IRQHandler+0xac>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800285a:	0731      	lsls	r1, r6, #28
 800285c:	d530      	bpl.n	80028c0 <HAL_ADC_IRQHandler+0xac>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800285e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002860:	6820      	ldr	r0, [r4, #0]
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002862:	06da      	lsls	r2, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002864:	bf5e      	ittt	pl
 8002866:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8002868:	f443 7300 	orrpl.w	r3, r3, #512	; 0x200
 800286c:	6563      	strpl	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800286e:	68c3      	ldr	r3, [r0, #12]
 8002870:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8002874:	d11e      	bne.n	80028b4 <HAL_ADC_IRQHandler+0xa0>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002876:	4b76      	ldr	r3, [pc, #472]	; (8002a50 <HAL_ADC_IRQHandler+0x23c>)
 8002878:	4298      	cmp	r0, r3
 800287a:	f000 80db 	beq.w	8002a34 <HAL_ADC_IRQHandler+0x220>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800287e:	68c3      	ldr	r3, [r0, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002880:	049b      	lsls	r3, r3, #18
 8002882:	d417      	bmi.n	80028b4 <HAL_ADC_IRQHandler+0xa0>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002884:	6803      	ldr	r3, [r0, #0]
 8002886:	0719      	lsls	r1, r3, #28
 8002888:	d514      	bpl.n	80028b4 <HAL_ADC_IRQHandler+0xa0>
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800288a:	f7ff fede 	bl	800264a <LL_ADC_REG_IsConversionOngoing>
 800288e:	2800      	cmp	r0, #0
 8002890:	f040 80b1 	bne.w	80029f6 <HAL_ADC_IRQHandler+0x1e2>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002894:	6822      	ldr	r2, [r4, #0]
 8002896:	6853      	ldr	r3, [r2, #4]
 8002898:	f023 030c 	bic.w	r3, r3, #12
 800289c:	6053      	str	r3, [r2, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800289e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80028a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028a4:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80028a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80028a8:	04da      	lsls	r2, r3, #19
 80028aa:	d403      	bmi.n	80028b4 <HAL_ADC_IRQHandler+0xa0>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80028b4:	4620      	mov	r0, r4
 80028b6:	f7ff ffa3 	bl	8002800 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80028ba:	6823      	ldr	r3, [r4, #0]
 80028bc:	220c      	movs	r2, #12
 80028be:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80028c0:	06ab      	lsls	r3, r5, #26
 80028c2:	d501      	bpl.n	80028c8 <HAL_ADC_IRQHandler+0xb4>
 80028c4:	06b0      	lsls	r0, r6, #26
 80028c6:	d403      	bmi.n	80028d0 <HAL_ADC_IRQHandler+0xbc>
 80028c8:	0669      	lsls	r1, r5, #25
 80028ca:	d538      	bpl.n	800293e <HAL_ADC_IRQHandler+0x12a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80028cc:	0672      	lsls	r2, r6, #25
 80028ce:	d536      	bpl.n	800293e <HAL_ADC_IRQHandler+0x12a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028d2:	4a5f      	ldr	r2, [pc, #380]	; (8002a50 <HAL_ADC_IRQHandler+0x23c>)
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028d4:	06db      	lsls	r3, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80028d6:	bf5e      	ittt	pl
 80028d8:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 80028da:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 80028de:	6563      	strpl	r3, [r4, #84]	; 0x54
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80028e0:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80028e2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80028e4:	68d9      	ldr	r1, [r3, #12]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028e6:	4293      	cmp	r3, r2
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80028e8:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
 80028ec:	d104      	bne.n	80028f8 <HAL_ADC_IRQHandler+0xe4>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80028ee:	b11f      	cbz	r7, 80028f8 <HAL_ADC_IRQHandler+0xe4>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80028f0:	1fba      	subs	r2, r7, #6
 80028f2:	2a01      	cmp	r2, #1
 80028f4:	f200 8088 	bhi.w	8002a08 <HAL_ADC_IRQHandler+0x1f4>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80028f8:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80028fa:	b9d0      	cbnz	r0, 8002932 <HAL_ADC_IRQHandler+0x11e>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80028fc:	0190      	lsls	r0, r2, #6
 80028fe:	d505      	bpl.n	800290c <HAL_ADC_IRQHandler+0xf8>
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002900:	f402 5000 	and.w	r0, r2, #8192	; 0x2000
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002904:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002908:	4301      	orrs	r1, r0
 800290a:	d112      	bne.n	8002932 <HAL_ADC_IRQHandler+0x11e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800290c:	6819      	ldr	r1, [r3, #0]
 800290e:	0648      	lsls	r0, r1, #25
 8002910:	d50f      	bpl.n	8002932 <HAL_ADC_IRQHandler+0x11e>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002912:	0291      	lsls	r1, r2, #10
 8002914:	d40d      	bmi.n	8002932 <HAL_ADC_IRQHandler+0x11e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	0712      	lsls	r2, r2, #28
 800291a:	d478      	bmi.n	8002a0e <HAL_ADC_IRQHandler+0x1fa>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002922:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002924:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002926:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800292a:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800292c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800292e:	05d8      	lsls	r0, r3, #23
 8002930:	d576      	bpl.n	8002a20 <HAL_ADC_IRQHandler+0x20c>
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002932:	4620      	mov	r0, r4
 8002934:	f000 fc96 	bl	8003264 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002938:	6823      	ldr	r3, [r4, #0]
 800293a:	2260      	movs	r2, #96	; 0x60
 800293c:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800293e:	0629      	lsls	r1, r5, #24
 8002940:	d50b      	bpl.n	800295a <HAL_ADC_IRQHandler+0x146>
 8002942:	0632      	lsls	r2, r6, #24
 8002944:	d509      	bpl.n	800295a <HAL_ADC_IRQHandler+0x146>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002946:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002948:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800294c:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800294e:	4620      	mov	r0, r4
 8002950:	f7ff ff5d 	bl	800280e <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002954:	6823      	ldr	r3, [r4, #0]
 8002956:	2280      	movs	r2, #128	; 0x80
 8002958:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800295a:	05eb      	lsls	r3, r5, #23
 800295c:	d50c      	bpl.n	8002978 <HAL_ADC_IRQHandler+0x164>
 800295e:	05f0      	lsls	r0, r6, #23
 8002960:	d50a      	bpl.n	8002978 <HAL_ADC_IRQHandler+0x164>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002962:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002964:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002968:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800296a:	4620      	mov	r0, r4
 800296c:	f000 fc7c 	bl	8003268 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002970:	6823      	ldr	r3, [r4, #0]
 8002972:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002976:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002978:	05a9      	lsls	r1, r5, #22
 800297a:	d50c      	bpl.n	8002996 <HAL_ADC_IRQHandler+0x182>
 800297c:	05b2      	lsls	r2, r6, #22
 800297e:	d50a      	bpl.n	8002996 <HAL_ADC_IRQHandler+0x182>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002980:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002982:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002986:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002988:	4620      	mov	r0, r4
 800298a:	f000 fc6e 	bl	800326a <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800298e:	6823      	ldr	r3, [r4, #0]
 8002990:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002994:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002996:	06eb      	lsls	r3, r5, #27
 8002998:	d518      	bpl.n	80029cc <HAL_ADC_IRQHandler+0x1b8>
 800299a:	06f0      	lsls	r0, r6, #27
 800299c:	d516      	bpl.n	80029cc <HAL_ADC_IRQHandler+0x1b8>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800299e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80029a0:	b133      	cbz	r3, 80029b0 <HAL_ADC_IRQHandler+0x19c>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80029a2:	2f00      	cmp	r7, #0
 80029a4:	d041      	beq.n	8002a2a <HAL_ADC_IRQHandler+0x216>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80029a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80029aa:	f413 4f60 	tst.w	r3, #57344	; 0xe000
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80029ae:	d00a      	beq.n	80029c6 <HAL_ADC_IRQHandler+0x1b2>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80029b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029b6:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80029b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80029ba:	f043 0302 	orr.w	r3, r3, #2
 80029be:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 80029c0:	4620      	mov	r0, r4
 80029c2:	f7ff ff25 	bl	8002810 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029c6:	6823      	ldr	r3, [r4, #0]
 80029c8:	2210      	movs	r2, #16
 80029ca:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80029cc:	0569      	lsls	r1, r5, #21
 80029ce:	d53c      	bpl.n	8002a4a <HAL_ADC_IRQHandler+0x236>
 80029d0:	0572      	lsls	r2, r6, #21
 80029d2:	d53a      	bpl.n	8002a4a <HAL_ADC_IRQHandler+0x236>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80029d4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029da:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80029dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80029de:	f043 0308 	orr.w	r3, r3, #8
 80029e2:	65a3      	str	r3, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80029e4:	6823      	ldr	r3, [r4, #0]
 80029e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80029ea:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80029ec:	601a      	str	r2, [r3, #0]
}
 80029ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80029f2:	f000 bc38 	b.w	8003266 <HAL_ADCEx_InjectedQueueOverflowCallback>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029f6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029f8:	f043 0310 	orr.w	r3, r3, #16
 80029fc:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002a00:	f043 0301 	orr.w	r3, r3, #1
 8002a04:	65a3      	str	r3, [r4, #88]	; 0x58
 8002a06:	e755      	b.n	80028b4 <HAL_ADC_IRQHandler+0xa0>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002a08:	4a12      	ldr	r2, [pc, #72]	; (8002a54 <HAL_ADC_IRQHandler+0x240>)
 8002a0a:	68d2      	ldr	r2, [r2, #12]
 8002a0c:	e775      	b.n	80028fa <HAL_ADC_IRQHandler+0xe6>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a0e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a10:	f043 0310 	orr.w	r3, r3, #16
 8002a14:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002a18:	f043 0301 	orr.w	r3, r3, #1
 8002a1c:	65a3      	str	r3, [r4, #88]	; 0x58
 8002a1e:	e788      	b.n	8002932 <HAL_ADC_IRQHandler+0x11e>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a20:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a22:	f043 0301 	orr.w	r3, r3, #1
 8002a26:	6563      	str	r3, [r4, #84]	; 0x54
 8002a28:	e783      	b.n	8002932 <HAL_ADC_IRQHandler+0x11e>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002a2a:	6823      	ldr	r3, [r4, #0]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	f013 0f01 	tst.w	r3, #1
 8002a32:	e7bc      	b.n	80029ae <HAL_ADC_IRQHandler+0x19a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a34:	2f09      	cmp	r7, #9
 8002a36:	d805      	bhi.n	8002a44 <HAL_ADC_IRQHandler+0x230>
 8002a38:	f240 2321 	movw	r3, #545	; 0x221
 8002a3c:	40fb      	lsrs	r3, r7
 8002a3e:	07db      	lsls	r3, r3, #31
 8002a40:	f53f af1d 	bmi.w	800287e <HAL_ADC_IRQHandler+0x6a>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002a44:	4b03      	ldr	r3, [pc, #12]	; (8002a54 <HAL_ADC_IRQHandler+0x240>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	e71a      	b.n	8002880 <HAL_ADC_IRQHandler+0x6c>
}
 8002a4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a4e:	bf00      	nop
 8002a50:	50040100 	.word	0x50040100
 8002a54:	50040000 	.word	0x50040000
 8002a58:	50040300 	.word	0x50040300

08002a5c <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a5c:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a5e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a60:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8002a64:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a66:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a68:	d121      	bne.n	8002aae <ADC_DMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a6e:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	6811      	ldr	r1, [r2, #0]
 8002a74:	0708      	lsls	r0, r1, #28
 8002a76:	d516      	bpl.n	8002aa6 <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a78:	68d1      	ldr	r1, [r2, #12]
 8002a7a:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8002a7e:	d10e      	bne.n	8002a9e <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002a80:	68d2      	ldr	r2, [r2, #12]
 8002a82:	f412 5f00 	tst.w	r2, #8192	; 0x2000
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002a86:	d10a      	bne.n	8002a9e <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a8a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a8e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a92:	04d1      	lsls	r1, r2, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a94:	bf5e      	ittt	pl
 8002a96:	6d5a      	ldrpl	r2, [r3, #84]	; 0x54
 8002a98:	f042 0201 	orrpl.w	r2, r2, #1
 8002a9c:	655a      	strpl	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7ff feae 	bl	8002800 <HAL_ADC_ConvCpltCallback>
}
 8002aa4:	bd10      	pop	{r4, pc}
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002aa6:	68d2      	ldr	r2, [r2, #12]
 8002aa8:	f012 0f02 	tst.w	r2, #2
 8002aac:	e7eb      	b.n	8002a86 <ADC_DMAConvCplt+0x2a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002aae:	06d2      	lsls	r2, r2, #27
 8002ab0:	d503      	bpl.n	8002aba <ADC_DMAConvCplt+0x5e>
      HAL_ADC_ErrorCallback(hadc);
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff feac 	bl	8002810 <HAL_ADC_ErrorCallback>
 8002ab8:	e7f4      	b.n	8002aa4 <ADC_DMAConvCplt+0x48>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002aba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002abc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac2:	4718      	bx	r3

08002ac4 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ac4:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8002ac6:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ac8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002aca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ace:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ad0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002ad2:	f043 0304 	orr.w	r3, r3, #4
 8002ad6:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ad8:	f7ff fe9a 	bl	8002810 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002adc:	bd08      	pop	{r3, pc}
	...

08002ae0 <HAL_ADC_ConfigChannel>:
{
 8002ae0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8002ae6:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8002aea:	2b01      	cmp	r3, #1
{
 8002aec:	4605      	mov	r5, r0
 8002aee:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8002af0:	f000 81a5 	beq.w	8002e3e <HAL_ADC_ConfigChannel+0x35e>
 8002af4:	2301      	movs	r3, #1
 8002af6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002afa:	6800      	ldr	r0, [r0, #0]
 8002afc:	f7ff fda5 	bl	800264a <LL_ADC_REG_IsConversionOngoing>
 8002b00:	2800      	cmp	r0, #0
 8002b02:	f040 8196 	bne.w	8002e32 <HAL_ADC_ConfigChannel+0x352>
    if (sConfig->Rank <= 5U)
 8002b06:	684b      	ldr	r3, [r1, #4]
 8002b08:	2b05      	cmp	r3, #5
 8002b0a:	d809      	bhi.n	8002b20 <HAL_ADC_ConfigChannel+0x40>
      switch (sConfig->Rank)
 8002b0c:	3b02      	subs	r3, #2
 8002b0e:	2b03      	cmp	r3, #3
 8002b10:	f200 8094 	bhi.w	8002c3c <HAL_ADC_ConfigChannel+0x15c>
 8002b14:	e8df f003 	tbb	[pc, r3]
 8002b18:	8f8d8b02 	.word	0x8f8d8b02
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002b1c:	230c      	movs	r3, #12
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002b1e:	6063      	str	r3, [r4, #4]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b20:	6862      	ldr	r2, [r4, #4]
 8002b22:	6828      	ldr	r0, [r5, #0]
  MODIFY_REG(*preg,
 8002b24:	6823      	ldr	r3, [r4, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002b26:	0991      	lsrs	r1, r2, #6
 8002b28:	f001 010c 	and.w	r1, r1, #12
 8002b2c:	f100 0730 	add.w	r7, r0, #48	; 0x30
  MODIFY_REG(*preg,
 8002b30:	f002 021f 	and.w	r2, r2, #31
 8002b34:	59ce      	ldr	r6, [r1, r7]
 8002b36:	f04f 0c1f 	mov.w	ip, #31
 8002b3a:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8002b3e:	4093      	lsls	r3, r2
 8002b40:	fa0c f202 	lsl.w	r2, ip, r2
 8002b44:	ea26 0202 	bic.w	r2, r6, r2
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	51cb      	str	r3, [r1, r7]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b4c:	f7ff fd7d 	bl	800264a <LL_ADC_REG_IsConversionOngoing>
 8002b50:	4601      	mov	r1, r0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b52:	6828      	ldr	r0, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b54:	6882      	ldr	r2, [r0, #8]
 8002b56:	f002 0208 	and.w	r2, r2, #8
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	d124      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0xc8>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002b5e:	68a3      	ldr	r3, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002b60:	6821      	ldr	r1, [r4, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002b62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b66:	d16b      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x160>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002b68:	f7ff fd5e 	bl	8002628 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002b6c:	682a      	ldr	r2, [r5, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002b6e:	6953      	ldr	r3, [r2, #20]
 8002b70:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b74:	6153      	str	r3, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b76:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b78:	6828      	ldr	r0, [r5, #0]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002b7a:	6822      	ldr	r2, [r4, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b7c:	68c1      	ldr	r1, [r0, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b7e:	2e04      	cmp	r6, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b80:	f100 0360 	add.w	r3, r0, #96	; 0x60
 8002b84:	d064      	beq.n	8002c50 <HAL_ADC_ConfigChannel+0x170>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b86:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8002b8a:	0048      	lsls	r0, r1, #1
 8002b8c:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8002b8e:	f853 7026 	ldr.w	r7, [r3, r6, lsl #2]
 8002b92:	4081      	lsls	r1, r0
 8002b94:	48ab      	ldr	r0, [pc, #684]	; (8002e44 <HAL_ADC_ConfigChannel+0x364>)
 8002b96:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8002b9a:	4038      	ands	r0, r7
 8002b9c:	4310      	orrs	r0, r2
 8002b9e:	4301      	orrs	r1, r0
 8002ba0:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8002ba4:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ba8:	6828      	ldr	r0, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002baa:	6883      	ldr	r3, [r0, #8]
 8002bac:	07d9      	lsls	r1, r3, #31
 8002bae:	d433      	bmi.n	8002c18 <HAL_ADC_ConfigChannel+0x138>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002bb0:	68e7      	ldr	r7, [r4, #12]
 8002bb2:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8002bb4:	4aa4      	ldr	r2, [pc, #656]	; (8002e48 <HAL_ADC_ConfigChannel+0x368>)
 8002bb6:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 8002bba:	f007 0c18 	and.w	ip, r7, #24
 8002bbe:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8002bc2:	fa22 f20c 	lsr.w	r2, r2, ip
 8002bc6:	401a      	ands	r2, r3
 8002bc8:	ea21 0106 	bic.w	r1, r1, r6
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002bd2:	4a9e      	ldr	r2, [pc, #632]	; (8002e4c <HAL_ADC_ConfigChannel+0x36c>)
 8002bd4:	4297      	cmp	r7, r2
 8002bd6:	d11f      	bne.n	8002c18 <HAL_ADC_ConfigChannel+0x138>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002bd8:	2e00      	cmp	r6, #0
 8002bda:	f040 808e 	bne.w	8002cfa <HAL_ADC_ConfigChannel+0x21a>
 8002bde:	0e9a      	lsrs	r2, r3, #26
 8002be0:	3201      	adds	r2, #1
 8002be2:	f002 071f 	and.w	r7, r2, #31
 8002be6:	2101      	movs	r1, #1
 8002be8:	0692      	lsls	r2, r2, #26
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bea:	2f09      	cmp	r7, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002bec:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8002bf0:	fa01 f107 	lsl.w	r1, r1, r7
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bf4:	f200 80b3 	bhi.w	8002d5e <HAL_ADC_ConfigChannel+0x27e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	2e00      	cmp	r6, #0
 8002bfc:	f040 8099 	bne.w	8002d32 <HAL_ADC_ConfigChannel+0x252>
 8002c00:	0e9b      	lsrs	r3, r3, #26
 8002c02:	3301      	adds	r3, #1
 8002c04:	f003 031f 	and.w	r3, r3, #31
 8002c08:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002c0c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c0e:	ea42 0103 	orr.w	r1, r2, r3
 8002c12:	68a2      	ldr	r2, [r4, #8]
 8002c14:	f7ff fd08 	bl	8002628 <LL_ADC_SetChannelSamplingTime>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c18:	6821      	ldr	r1, [r4, #0]
 8002c1a:	4b8d      	ldr	r3, [pc, #564]	; (8002e50 <HAL_ADC_ConfigChannel+0x370>)
 8002c1c:	4219      	tst	r1, r3
 8002c1e:	f040 80b9 	bne.w	8002d94 <HAL_ADC_ConfigChannel+0x2b4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c22:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8002c24:	2300      	movs	r3, #0
 8002c26:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 8002c2a:	b003      	add	sp, #12
 8002c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002c2e:	2312      	movs	r3, #18
 8002c30:	e775      	b.n	8002b1e <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002c32:	2318      	movs	r3, #24
 8002c34:	e773      	b.n	8002b1e <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002c36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c3a:	e770      	b.n	8002b1e <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002c3c:	2306      	movs	r3, #6
 8002c3e:	e76e      	b.n	8002b1e <HAL_ADC_ConfigChannel+0x3e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002c40:	461a      	mov	r2, r3
 8002c42:	f7ff fcf1 	bl	8002628 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002c46:	682a      	ldr	r2, [r5, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c48:	6953      	ldr	r3, [r2, #20]
 8002c4a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c4e:	e791      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x94>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c50:	6e01      	ldr	r1, [r0, #96]	; 0x60
 8002c52:	6e01      	ldr	r1, [r0, #96]	; 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c54:	f3c2 0612 	ubfx	r6, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c58:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c5c:	2e00      	cmp	r6, #0
 8002c5e:	d138      	bne.n	8002cd2 <HAL_ADC_ConfigChannel+0x1f2>
 8002c60:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c64:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002c66:	bf02      	ittt	eq
 8002c68:	6e02      	ldreq	r2, [r0, #96]	; 0x60
 8002c6a:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002c6e:	6602      	streq	r2, [r0, #96]	; 0x60
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c70:	685a      	ldr	r2, [r3, #4]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c72:	6822      	ldr	r2, [r4, #0]
 8002c74:	6859      	ldr	r1, [r3, #4]
 8002c76:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c7a:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c7e:	bb68      	cbnz	r0, 8002cdc <HAL_ADC_ConfigChannel+0x1fc>
 8002c80:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c84:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002c86:	bf02      	ittt	eq
 8002c88:	685a      	ldreq	r2, [r3, #4]
 8002c8a:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002c8e:	605a      	streq	r2, [r3, #4]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c90:	689a      	ldr	r2, [r3, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c92:	6822      	ldr	r2, [r4, #0]
 8002c94:	6899      	ldr	r1, [r3, #8]
 8002c96:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c9a:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c9e:	bb10      	cbnz	r0, 8002ce6 <HAL_ADC_ConfigChannel+0x206>
 8002ca0:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ca4:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002ca6:	bf02      	ittt	eq
 8002ca8:	689a      	ldreq	r2, [r3, #8]
 8002caa:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002cae:	609a      	streq	r2, [r3, #8]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002cb0:	68da      	ldr	r2, [r3, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cb2:	6822      	ldr	r2, [r4, #0]
 8002cb4:	68d9      	ldr	r1, [r3, #12]
 8002cb6:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cba:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cbe:	b9b8      	cbnz	r0, 8002cf0 <HAL_ADC_ConfigChannel+0x210>
 8002cc0:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cc4:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8002cc6:	bf02      	ittt	eq
 8002cc8:	68da      	ldreq	r2, [r3, #12]
 8002cca:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8002cce:	60da      	streq	r2, [r3, #12]
}
 8002cd0:	e76a      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0xc8>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd2:	fa92 f2a2 	rbit	r2, r2
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002cd6:	fab2 f282 	clz	r2, r2
 8002cda:	e7c3      	b.n	8002c64 <HAL_ADC_ConfigChannel+0x184>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cdc:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002ce0:	fab2 f282 	clz	r2, r2
 8002ce4:	e7ce      	b.n	8002c84 <HAL_ADC_ConfigChannel+0x1a4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce6:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002cea:	fab2 f282 	clz	r2, r2
 8002cee:	e7d9      	b.n	8002ca4 <HAL_ADC_ConfigChannel+0x1c4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf0:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002cf4:	fab2 f282 	clz	r2, r2
 8002cf8:	e7e4      	b.n	8002cc4 <HAL_ADC_ConfigChannel+0x1e4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfa:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8002cfe:	b132      	cbz	r2, 8002d0e <HAL_ADC_ConfigChannel+0x22e>
  return __builtin_clz(value);
 8002d00:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d04:	3201      	adds	r2, #1
 8002d06:	f002 021f 	and.w	r2, r2, #31
 8002d0a:	2a09      	cmp	r2, #9
 8002d0c:	d816      	bhi.n	8002d3c <HAL_ADC_ConfigChannel+0x25c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0e:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8002d12:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d16:	3201      	adds	r2, #1
 8002d18:	0692      	lsls	r2, r2, #26
 8002d1a:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1e:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002d22:	fab1 f181 	clz	r1, r1
 8002d26:	3101      	adds	r1, #1
 8002d28:	f001 071f 	and.w	r7, r1, #31
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	40b9      	lsls	r1, r7
 8002d30:	e762      	b.n	8002bf8 <HAL_ADC_ConfigChannel+0x118>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d32:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 8002d36:	fab3 f383 	clz	r3, r3
 8002d3a:	e762      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x122>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3c:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8002d40:	fab2 f282 	clz	r2, r2
 8002d44:	3201      	adds	r2, #1
 8002d46:	0692      	lsls	r2, r2, #26
 8002d48:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4c:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002d50:	fab1 f181 	clz	r1, r1
 8002d54:	3101      	adds	r1, #1
 8002d56:	f001 071f 	and.w	r7, r1, #31
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	40b9      	lsls	r1, r7
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	b95e      	cbnz	r6, 8002d7a <HAL_ADC_ConfigChannel+0x29a>
 8002d62:	0e9e      	lsrs	r6, r3, #26
 8002d64:	3601      	adds	r6, #1
 8002d66:	f006 061f 	and.w	r6, r6, #31
 8002d6a:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8002d6e:	391e      	subs	r1, #30
 8002d70:	0509      	lsls	r1, r1, #20
 8002d72:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d76:	4311      	orrs	r1, r2
 8002d78:	e74b      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x132>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7a:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8002d7e:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d82:	3101      	adds	r1, #1
 8002d84:	f001 031f 	and.w	r3, r1, #31
 8002d88:	f06f 061d 	mvn.w	r6, #29
 8002d8c:	2103      	movs	r1, #3
 8002d8e:	fb11 6103 	smlabb	r1, r1, r3, r6
 8002d92:	e7ed      	b.n	8002d70 <HAL_ADC_ConfigChannel+0x290>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002d94:	4b2f      	ldr	r3, [pc, #188]	; (8002e54 <HAL_ADC_ConfigChannel+0x374>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d96:	4a30      	ldr	r2, [pc, #192]	; (8002e58 <HAL_ADC_ConfigChannel+0x378>)
 8002d98:	6898      	ldr	r0, [r3, #8]
 8002d9a:	4291      	cmp	r1, r2
 8002d9c:	f000 74e0 	and.w	r4, r0, #29360128	; 0x1c00000
 8002da0:	d11e      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x300>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002da2:	0202      	lsls	r2, r0, #8
 8002da4:	f53f af3d 	bmi.w	8002c22 <HAL_ADC_ConfigChannel+0x142>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002da8:	6829      	ldr	r1, [r5, #0]
 8002daa:	4a2c      	ldr	r2, [pc, #176]	; (8002e5c <HAL_ADC_ConfigChannel+0x37c>)
 8002dac:	4291      	cmp	r1, r2
 8002dae:	f47f af38 	bne.w	8002c22 <HAL_ADC_ConfigChannel+0x142>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002db8:	4322      	orrs	r2, r4
 8002dba:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002dbe:	609a      	str	r2, [r3, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002dc0:	4b27      	ldr	r3, [pc, #156]	; (8002e60 <HAL_ADC_ConfigChannel+0x380>)
 8002dc2:	4a28      	ldr	r2, [pc, #160]	; (8002e64 <HAL_ADC_ConfigChannel+0x384>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	fbb3 f2f2 	udiv	r2, r3, r2
 8002dca:	230c      	movs	r3, #12
 8002dcc:	fb02 3303 	mla	r3, r2, r3, r3
            wait_loop_index--;
 8002dd0:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8002dd2:	9b01      	ldr	r3, [sp, #4]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f43f af24 	beq.w	8002c22 <HAL_ADC_ConfigChannel+0x142>
            wait_loop_index--;
 8002dda:	9b01      	ldr	r3, [sp, #4]
 8002ddc:	3b01      	subs	r3, #1
 8002dde:	e7f7      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0x2f0>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002de0:	4a21      	ldr	r2, [pc, #132]	; (8002e68 <HAL_ADC_ConfigChannel+0x388>)
 8002de2:	4291      	cmp	r1, r2
 8002de4:	d111      	bne.n	8002e0a <HAL_ADC_ConfigChannel+0x32a>
 8002de6:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8002dea:	f47f af1a 	bne.w	8002c22 <HAL_ADC_ConfigChannel+0x142>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dee:	6829      	ldr	r1, [r5, #0]
 8002df0:	f1a2 42f7 	sub.w	r2, r2, #2071986176	; 0x7b800000
 8002df4:	4291      	cmp	r1, r2
 8002df6:	f47f af14 	bne.w	8002c22 <HAL_ADC_ConfigChannel+0x142>
 8002dfa:	689a      	ldr	r2, [r3, #8]
 8002dfc:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002e00:	4322      	orrs	r2, r4
 8002e02:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002e06:	609a      	str	r2, [r3, #8]
}
 8002e08:	e70c      	b.n	8002c24 <HAL_ADC_ConfigChannel+0x144>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002e0a:	4a18      	ldr	r2, [pc, #96]	; (8002e6c <HAL_ADC_ConfigChannel+0x38c>)
 8002e0c:	4291      	cmp	r1, r2
 8002e0e:	f47f af08 	bne.w	8002c22 <HAL_ADC_ConfigChannel+0x142>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002e12:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8002e16:	f47f af04 	bne.w	8002c22 <HAL_ADC_ConfigChannel+0x142>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002e1a:	6829      	ldr	r1, [r5, #0]
 8002e1c:	4a0f      	ldr	r2, [pc, #60]	; (8002e5c <HAL_ADC_ConfigChannel+0x37c>)
 8002e1e:	4291      	cmp	r1, r2
 8002e20:	f47f aeff 	bne.w	8002c22 <HAL_ADC_ConfigChannel+0x142>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002e24:	689a      	ldr	r2, [r3, #8]
 8002e26:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002e2a:	4322      	orrs	r2, r4
 8002e2c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002e30:	e7e9      	b.n	8002e06 <HAL_ADC_ConfigChannel+0x326>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e32:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8002e34:	f042 0220 	orr.w	r2, r2, #32
 8002e38:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	e6f2      	b.n	8002c24 <HAL_ADC_ConfigChannel+0x144>
  __HAL_LOCK(hadc);
 8002e3e:	2002      	movs	r0, #2
 8002e40:	e6f3      	b.n	8002c2a <HAL_ADC_ConfigChannel+0x14a>
 8002e42:	bf00      	nop
 8002e44:	03fff000 	.word	0x03fff000
 8002e48:	0007ffff 	.word	0x0007ffff
 8002e4c:	407f0000 	.word	0x407f0000
 8002e50:	80080000 	.word	0x80080000
 8002e54:	50040300 	.word	0x50040300
 8002e58:	c7520000 	.word	0xc7520000
 8002e5c:	50040000 	.word	0x50040000
 8002e60:	20000010 	.word	0x20000010
 8002e64:	00030d40 	.word	0x00030d40
 8002e68:	cb840000 	.word	0xcb840000
 8002e6c:	80000001 	.word	0x80000001

08002e70 <ADC_Enable>:
{
 8002e70:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8002e72:	2300      	movs	r3, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e74:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 8002e76:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e78:	6893      	ldr	r3, [r2, #8]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e7a:	07dd      	lsls	r5, r3, #31
{
 8002e7c:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e7e:	d502      	bpl.n	8002e86 <ADC_Enable+0x16>
  return HAL_OK;
 8002e80:	2000      	movs	r0, #0
}
 8002e82:	b002      	add	sp, #8
 8002e84:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002e86:	6891      	ldr	r1, [r2, #8]
 8002e88:	4b20      	ldr	r3, [pc, #128]	; (8002f0c <ADC_Enable+0x9c>)
 8002e8a:	4219      	tst	r1, r3
 8002e8c:	d009      	beq.n	8002ea2 <ADC_Enable+0x32>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e8e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e90:	f043 0310 	orr.w	r3, r3, #16
 8002e94:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e98:	f043 0301 	orr.w	r3, r3, #1
 8002e9c:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8002e9e:	2001      	movs	r0, #1
 8002ea0:	e7ef      	b.n	8002e82 <ADC_Enable+0x12>
  MODIFY_REG(ADCx->CR,
 8002ea2:	6893      	ldr	r3, [r2, #8]
 8002ea4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ea8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002eac:	f043 0301 	orr.w	r3, r3, #1
 8002eb0:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002eb2:	4b17      	ldr	r3, [pc, #92]	; (8002f10 <ADC_Enable+0xa0>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002eb6:	0218      	lsls	r0, r3, #8
 8002eb8:	d419      	bmi.n	8002eee <ADC_Enable+0x7e>
    tickstart = HAL_GetTick();
 8002eba:	f7ff fb9b 	bl	80025f4 <HAL_GetTick>
  MODIFY_REG(ADCx->CR,
 8002ebe:	4e15      	ldr	r6, [pc, #84]	; (8002f14 <ADC_Enable+0xa4>)
 8002ec0:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ec2:	6822      	ldr	r2, [r4, #0]
 8002ec4:	6813      	ldr	r3, [r2, #0]
 8002ec6:	07db      	lsls	r3, r3, #31
 8002ec8:	d4da      	bmi.n	8002e80 <ADC_Enable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002eca:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ecc:	07d9      	lsls	r1, r3, #31
  MODIFY_REG(ADCx->CR,
 8002ece:	bf5f      	itttt	pl
 8002ed0:	6893      	ldrpl	r3, [r2, #8]
 8002ed2:	4033      	andpl	r3, r6
 8002ed4:	f043 0301 	orrpl.w	r3, r3, #1
 8002ed8:	6093      	strpl	r3, [r2, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002eda:	f7ff fb8b 	bl	80025f4 <HAL_GetTick>
 8002ede:	1b40      	subs	r0, r0, r5
 8002ee0:	2802      	cmp	r0, #2
 8002ee2:	d9ee      	bls.n	8002ec2 <ADC_Enable+0x52>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ee4:	6823      	ldr	r3, [r4, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	07da      	lsls	r2, r3, #31
 8002eea:	d4ea      	bmi.n	8002ec2 <ADC_Enable+0x52>
 8002eec:	e7cf      	b.n	8002e8e <ADC_Enable+0x1e>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002eee:	4b0a      	ldr	r3, [pc, #40]	; (8002f18 <ADC_Enable+0xa8>)
 8002ef0:	4a0a      	ldr	r2, [pc, #40]	; (8002f1c <ADC_Enable+0xac>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	fbb3 f2f2 	udiv	r2, r3, r2
 8002ef8:	230c      	movs	r3, #12
 8002efa:	fb02 3303 	mla	r3, r2, r3, r3
        wait_loop_index--;
 8002efe:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8002f00:	9b01      	ldr	r3, [sp, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d0d9      	beq.n	8002eba <ADC_Enable+0x4a>
        wait_loop_index--;
 8002f06:	9b01      	ldr	r3, [sp, #4]
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	e7f8      	b.n	8002efe <ADC_Enable+0x8e>
 8002f0c:	8000003f 	.word	0x8000003f
 8002f10:	50040300 	.word	0x50040300
 8002f14:	7fffffc0 	.word	0x7fffffc0
 8002f18:	20000010 	.word	0x20000010
 8002f1c:	00030d40 	.word	0x00030d40

08002f20 <HAL_ADC_Start_IT>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002f20:	4b4f      	ldr	r3, [pc, #316]	; (8003060 <HAL_ADC_Start_IT+0x140>)
{
 8002f22:	b570      	push	{r4, r5, r6, lr}
 8002f24:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f26:	6800      	ldr	r0, [r0, #0]
 8002f28:	689e      	ldr	r6, [r3, #8]
 8002f2a:	f7ff fb8e 	bl	800264a <LL_ADC_REG_IsConversionOngoing>
 8002f2e:	4605      	mov	r5, r0
 8002f30:	2800      	cmp	r0, #0
 8002f32:	f040 808f 	bne.w	8003054 <HAL_ADC_Start_IT+0x134>
    __HAL_LOCK(hadc);
 8002f36:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	f000 808a 	beq.w	8003054 <HAL_ADC_Start_IT+0x134>
 8002f40:	2301      	movs	r3, #1
 8002f42:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8002f46:	4620      	mov	r0, r4
 8002f48:	f7ff ff92 	bl	8002e70 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002f4c:	2800      	cmp	r0, #0
 8002f4e:	d17e      	bne.n	800304e <HAL_ADC_Start_IT+0x12e>
      ADC_STATE_CLR_SET(hadc->State,
 8002f50:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f52:	4944      	ldr	r1, [pc, #272]	; (8003064 <HAL_ADC_Start_IT+0x144>)
      ADC_STATE_CLR_SET(hadc->State,
 8002f54:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f58:	f023 0301 	bic.w	r3, r3, #1
 8002f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f60:	6563      	str	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f62:	6823      	ldr	r3, [r4, #0]
 8002f64:	428b      	cmp	r3, r1
 8002f66:	f006 021f 	and.w	r2, r6, #31
 8002f6a:	d075      	beq.n	8003058 <HAL_ADC_Start_IT+0x138>
 8002f6c:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f6e:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002f70:	f425 1580 	bic.w	r5, r5, #1048576	; 0x100000
 8002f74:	6565      	str	r5, [r4, #84]	; 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002f76:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8002f78:	f415 5580 	ands.w	r5, r5, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f7c:	bf1c      	itt	ne
 8002f7e:	6da5      	ldrne	r5, [r4, #88]	; 0x58
 8002f80:	f025 0506 	bicne.w	r5, r5, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8002f84:	65a5      	str	r5, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f86:	251c      	movs	r5, #28
 8002f88:	601d      	str	r5, [r3, #0]
      __HAL_UNLOCK(hadc);
 8002f8a:	2500      	movs	r5, #0
 8002f8c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002f90:	685d      	ldr	r5, [r3, #4]
 8002f92:	f025 051c 	bic.w	r5, r5, #28
 8002f96:	605d      	str	r5, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8002f98:	6965      	ldr	r5, [r4, #20]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002f9a:	685e      	ldr	r6, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8002f9c:	2d08      	cmp	r5, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002f9e:	bf0c      	ite	eq
 8002fa0:	f046 0608 	orreq.w	r6, r6, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002fa4:	f046 0604 	orrne.w	r6, r6, #4
 8002fa8:	605e      	str	r6, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002faa:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8002fac:	b91e      	cbnz	r6, 8002fb6 <HAL_ADC_Start_IT+0x96>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002fae:	685e      	ldr	r6, [r3, #4]
 8002fb0:	f046 0610 	orr.w	r6, r6, #16
 8002fb4:	605e      	str	r6, [r3, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fb6:	428b      	cmp	r3, r1
 8002fb8:	d007      	beq.n	8002fca <HAL_ADC_Start_IT+0xaa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fba:	2a09      	cmp	r2, #9
 8002fbc:	d828      	bhi.n	8003010 <HAL_ADC_Start_IT+0xf0>
 8002fbe:	f240 2621 	movw	r6, #545	; 0x221
 8002fc2:	fa26 f202 	lsr.w	r2, r6, r2
 8002fc6:	07d6      	lsls	r6, r2, #31
 8002fc8:	d522      	bpl.n	8003010 <HAL_ADC_Start_IT+0xf0>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	0191      	lsls	r1, r2, #6
 8002fce:	d516      	bpl.n	8002ffe <HAL_ADC_Start_IT+0xde>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fd0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002fd2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002fd6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002fda:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002fdc:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 8002fde:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002fe0:	bf0b      	itete	eq
 8002fe2:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002fe6:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002fea:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002fec:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002fee:	bf0b      	itete	eq
 8002ff0:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002ff2:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002ff4:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002ff8:	f042 0220 	orrne.w	r2, r2, #32
 8002ffc:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003004:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003008:	f042 0204 	orr.w	r2, r2, #4
 800300c:	609a      	str	r2, [r3, #8]
}
 800300e:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003010:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003012:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003016:	6562      	str	r2, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003018:	68ca      	ldr	r2, [r1, #12]
 800301a:	0192      	lsls	r2, r2, #6
 800301c:	d5f7      	bpl.n	800300e <HAL_ADC_Start_IT+0xee>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800301e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003020:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003024:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003028:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800302a:	685a      	ldr	r2, [r3, #4]
          switch (hadc->Init.EOCSelection)
 800302c:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800302e:	bf0b      	itete	eq
 8003030:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8003034:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003038:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800303a:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800303c:	bf0b      	itete	eq
 800303e:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8003040:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003042:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8003046:	f042 0220 	orrne.w	r2, r2, #32
 800304a:	605a      	str	r2, [r3, #4]
              break;
 800304c:	e7df      	b.n	800300e <HAL_ADC_Start_IT+0xee>
      __HAL_UNLOCK(hadc);
 800304e:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8003052:	e7dc      	b.n	800300e <HAL_ADC_Start_IT+0xee>
    tmp_hal_status = HAL_BUSY;
 8003054:	2002      	movs	r0, #2
 8003056:	e7da      	b.n	800300e <HAL_ADC_Start_IT+0xee>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003058:	4903      	ldr	r1, [pc, #12]	; (8003068 <HAL_ADC_Start_IT+0x148>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800305a:	2a00      	cmp	r2, #0
 800305c:	d087      	beq.n	8002f6e <HAL_ADC_Start_IT+0x4e>
 800305e:	e78a      	b.n	8002f76 <HAL_ADC_Start_IT+0x56>
 8003060:	50040300 	.word	0x50040300
 8003064:	50040100 	.word	0x50040100
 8003068:	50040000 	.word	0x50040000

0800306c <HAL_ADC_Start_DMA>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800306c:	4b37      	ldr	r3, [pc, #220]	; (800314c <HAL_ADC_Start_DMA+0xe0>)
{
 800306e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003072:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003074:	6800      	ldr	r0, [r0, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
{
 8003078:	460e      	mov	r6, r1
 800307a:	4617      	mov	r7, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800307c:	f7ff fae5 	bl	800264a <LL_ADC_REG_IsConversionOngoing>
 8003080:	2800      	cmp	r0, #0
 8003082:	d15d      	bne.n	8003140 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8003084:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
 8003088:	2a01      	cmp	r2, #1
 800308a:	d059      	beq.n	8003140 <HAL_ADC_Start_DMA+0xd4>
 800308c:	f003 081f 	and.w	r8, r3, #31
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003090:	f1b8 0f09 	cmp.w	r8, #9
    __HAL_LOCK(hadc);
 8003094:	f04f 0301 	mov.w	r3, #1
 8003098:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800309c:	d84b      	bhi.n	8003136 <HAL_ADC_Start_DMA+0xca>
 800309e:	f240 2021 	movw	r0, #545	; 0x221
 80030a2:	fa20 f008 	lsr.w	r0, r0, r8
 80030a6:	43c0      	mvns	r0, r0
 80030a8:	ea10 0503 	ands.w	r5, r0, r3
 80030ac:	d143      	bne.n	8003136 <HAL_ADC_Start_DMA+0xca>
      tmp_hal_status = ADC_Enable(hadc);
 80030ae:	4620      	mov	r0, r4
 80030b0:	f7ff fede 	bl	8002e70 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80030b4:	2800      	cmp	r0, #0
 80030b6:	d13b      	bne.n	8003130 <HAL_ADC_Start_DMA+0xc4>
        ADC_STATE_CLR_SET(hadc->State,
 80030b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030ba:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80030bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80030c0:	f023 0301 	bic.w	r3, r3, #1
 80030c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030c8:	6563      	str	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030ca:	4b21      	ldr	r3, [pc, #132]	; (8003150 <HAL_ADC_Start_DMA+0xe4>)
 80030cc:	4299      	cmp	r1, r3
 80030ce:	d039      	beq.n	8003144 <HAL_ADC_Start_DMA+0xd8>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80030d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80030d6:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80030d8:	6d63      	ldr	r3, [r4, #84]	; 0x54
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030da:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80030dc:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030e0:	bf1c      	itt	ne
 80030e2:	6da3      	ldrne	r3, [r4, #88]	; 0x58
 80030e4:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80030e8:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030ea:	4b1a      	ldr	r3, [pc, #104]	; (8003154 <HAL_ADC_Start_DMA+0xe8>)
 80030ec:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030ee:	4b1a      	ldr	r3, [pc, #104]	; (8003158 <HAL_ADC_Start_DMA+0xec>)
 80030f0:	6303      	str	r3, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030f2:	4b1a      	ldr	r3, [pc, #104]	; (800315c <HAL_ADC_Start_DMA+0xf0>)
 80030f4:	6343      	str	r3, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030f6:	231c      	movs	r3, #28
 80030f8:	600b      	str	r3, [r1, #0]
        __HAL_UNLOCK(hadc);
 80030fa:	2300      	movs	r3, #0
 80030fc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003100:	684b      	ldr	r3, [r1, #4]
 8003102:	f043 0310 	orr.w	r3, r3, #16
 8003106:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003108:	68cb      	ldr	r3, [r1, #12]
 800310a:	f043 0301 	orr.w	r3, r3, #1
 800310e:	60cb      	str	r3, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003110:	4632      	mov	r2, r6
 8003112:	463b      	mov	r3, r7
 8003114:	3140      	adds	r1, #64	; 0x40
 8003116:	f000 fa43 	bl	80035a0 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 800311a:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800311c:	6893      	ldr	r3, [r2, #8]
 800311e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003122:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003126:	f043 0304 	orr.w	r3, r3, #4
 800312a:	6093      	str	r3, [r2, #8]
}
 800312c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8003130:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8003134:	e7fa      	b.n	800312c <HAL_ADC_Start_DMA+0xc0>
      __HAL_UNLOCK(hadc);
 8003136:	2300      	movs	r3, #0
 8003138:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      tmp_hal_status = HAL_ERROR;
 800313c:	2001      	movs	r0, #1
 800313e:	e7f5      	b.n	800312c <HAL_ADC_Start_DMA+0xc0>
    tmp_hal_status = HAL_BUSY;
 8003140:	2002      	movs	r0, #2
 8003142:	e7f3      	b.n	800312c <HAL_ADC_Start_DMA+0xc0>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003144:	f1b8 0f00 	cmp.w	r8, #0
 8003148:	d0c2      	beq.n	80030d0 <HAL_ADC_Start_DMA+0x64>
 800314a:	e7c5      	b.n	80030d8 <HAL_ADC_Start_DMA+0x6c>
 800314c:	50040300 	.word	0x50040300
 8003150:	50040100 	.word	0x50040100
 8003154:	08002a5d 	.word	0x08002a5d
 8003158:	08002805 	.word	0x08002805
 800315c:	08002ac5 	.word	0x08002ac5

08003160 <ADC_Disable>:
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003160:	6802      	ldr	r2, [r0, #0]
{
 8003162:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003164:	6893      	ldr	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003166:	6891      	ldr	r1, [r2, #8]
 8003168:	4604      	mov	r4, r0
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800316a:	07c8      	lsls	r0, r1, #31
 800316c:	d401      	bmi.n	8003172 <ADC_Disable+0x12>
  return HAL_OK;
 800316e:	2000      	movs	r0, #0
}
 8003170:	bd38      	pop	{r3, r4, r5, pc}
      && (tmp_adc_is_disable_on_going == 0UL)
 8003172:	0799      	lsls	r1, r3, #30
 8003174:	d4fb      	bmi.n	800316e <ADC_Disable+0xe>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003176:	6893      	ldr	r3, [r2, #8]
 8003178:	f003 030d 	and.w	r3, r3, #13
 800317c:	2b01      	cmp	r3, #1
 800317e:	d119      	bne.n	80031b4 <ADC_Disable+0x54>
  MODIFY_REG(ADCx->CR,
 8003180:	6893      	ldr	r3, [r2, #8]
 8003182:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003186:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800318a:	f043 0302 	orr.w	r3, r3, #2
 800318e:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003190:	2303      	movs	r3, #3
 8003192:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003194:	f7ff fa2e 	bl	80025f4 <HAL_GetTick>
 8003198:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800319a:	6823      	ldr	r3, [r4, #0]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	07db      	lsls	r3, r3, #31
 80031a0:	d5e5      	bpl.n	800316e <ADC_Disable+0xe>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031a2:	f7ff fa27 	bl	80025f4 <HAL_GetTick>
 80031a6:	1b40      	subs	r0, r0, r5
 80031a8:	2802      	cmp	r0, #2
 80031aa:	d9f6      	bls.n	800319a <ADC_Disable+0x3a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031ac:	6823      	ldr	r3, [r4, #0]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	07da      	lsls	r2, r3, #31
 80031b2:	d5f2      	bpl.n	800319a <ADC_Disable+0x3a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031b4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80031b6:	f043 0310 	orr.w	r3, r3, #16
 80031ba:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80031be:	f043 0301 	orr.w	r3, r3, #1
 80031c2:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 80031c4:	2001      	movs	r0, #1
 80031c6:	e7d3      	b.n	8003170 <ADC_Disable+0x10>

080031c8 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031c8:	6880      	ldr	r0, [r0, #8]
}
 80031ca:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80031ce:	4770      	bx	lr

080031d0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80031d0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80031d2:	2300      	movs	r3, #0
 80031d4:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031d6:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80031da:	2b01      	cmp	r3, #1
{
 80031dc:	4604      	mov	r4, r0
 80031de:	460d      	mov	r5, r1
  __HAL_LOCK(hadc);
 80031e0:	d03e      	beq.n	8003260 <HAL_ADCEx_Calibration_Start+0x90>
 80031e2:	2301      	movs	r3, #1
 80031e4:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80031e8:	f7ff ffba 	bl	8003160 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80031ec:	2800      	cmp	r0, #0
 80031ee:	d133      	bne.n	8003258 <HAL_ADCEx_Calibration_Start+0x88>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031f0:	6d62      	ldr	r2, [r4, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80031f2:	6826      	ldr	r6, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80031f4:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80031f8:	f022 0202 	bic.w	r2, r2, #2
 80031fc:	f042 0202 	orr.w	r2, r2, #2
 8003200:	6562      	str	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8003202:	68b3      	ldr	r3, [r6, #8]
 8003204:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003208:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800320c:	f005 4580 	and.w	r5, r5, #1073741824	; 0x40000000
 8003210:	432b      	orrs	r3, r5
 8003212:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003216:	60b3      	str	r3, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003218:	68b3      	ldr	r3, [r6, #8]
 800321a:	2b00      	cmp	r3, #0
 800321c:	da12      	bge.n	8003244 <HAL_ADCEx_Calibration_Start+0x74>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
 800321e:	9b01      	ldr	r3, [sp, #4]
 8003220:	3301      	adds	r3, #1
 8003222:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003224:	9b01      	ldr	r3, [sp, #4]
 8003226:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800322a:	d3f5      	bcc.n	8003218 <HAL_ADCEx_Calibration_Start+0x48>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800322c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800322e:	f023 0312 	bic.w	r3, r3, #18
 8003232:	f043 0310 	orr.w	r3, r3, #16
 8003236:	6563      	str	r3, [r4, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003238:	2300      	movs	r3, #0
 800323a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

        return HAL_ERROR;
 800323e:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8003240:	b002      	add	sp, #8
 8003242:	bd70      	pop	{r4, r5, r6, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8003244:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003246:	f023 0303 	bic.w	r3, r3, #3
 800324a:	f043 0301 	orr.w	r3, r3, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800324e:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8003250:	2300      	movs	r3, #0
 8003252:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return tmp_hal_status;
 8003256:	e7f3      	b.n	8003240 <HAL_ADCEx_Calibration_Start+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003258:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800325a:	f043 0310 	orr.w	r3, r3, #16
 800325e:	e7f6      	b.n	800324e <HAL_ADCEx_Calibration_Start+0x7e>
  __HAL_LOCK(hadc);
 8003260:	2002      	movs	r0, #2
 8003262:	e7ed      	b.n	8003240 <HAL_ADCEx_Calibration_Start+0x70>

08003264 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003264:	4770      	bx	lr

08003266 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8003266:	4770      	bx	lr

08003268 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8003268:	4770      	bx	lr

0800326a <HAL_ADCEx_LevelOutOfWindow3Callback>:
 800326a:	4770      	bx	lr

0800326c <HAL_ADCEx_EndOfSamplingCallback>:
 800326c:	4770      	bx	lr
	...

08003270 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003270:	b5f0      	push	{r4, r5, r6, r7, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003272:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8003276:	2b01      	cmp	r3, #1
{
 8003278:	b09b      	sub	sp, #108	; 0x6c
 800327a:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 800327c:	d052      	beq.n	8003324 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 800327e:	2301      	movs	r3, #1
 8003280:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003284:	6817      	ldr	r7, [r2, #0]
 8003286:	4c28      	ldr	r4, [pc, #160]	; (8003328 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003288:	2000      	movs	r0, #0
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800328a:	42a7      	cmp	r7, r4
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800328c:	9016      	str	r0, [sp, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800328e:	9017      	str	r0, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003290:	d008      	beq.n	80032a4 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003292:	6d51      	ldr	r1, [r2, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003294:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003298:	f041 0120 	orr.w	r1, r1, #32
 800329c:	6551      	str	r1, [r2, #84]	; 0x54

    return HAL_ERROR;
 800329e:	4618      	mov	r0, r3
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80032a0:	b01b      	add	sp, #108	; 0x6c
 80032a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80032a4:	4e21      	ldr	r6, [pc, #132]	; (800332c <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 80032a6:	4630      	mov	r0, r6
 80032a8:	f7ff ff8e 	bl	80031c8 <LL_ADC_REG_IsConversionOngoing>
 80032ac:	4604      	mov	r4, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032ae:	6810      	ldr	r0, [r2, #0]
 80032b0:	f7ff ff8a 	bl	80031c8 <LL_ADC_REG_IsConversionOngoing>
 80032b4:	4320      	orrs	r0, r4
 80032b6:	d130      	bne.n	800331a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80032b8:	4c1d      	ldr	r4, [pc, #116]	; (8003330 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 80032ba:	680d      	ldr	r5, [r1, #0]
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80032bc:	68a3      	ldr	r3, [r4, #8]
 80032be:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80032c2:	b1e5      	cbz	r5, 80032fe <HAL_ADCEx_MultiModeConfigChannel+0x8e>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80032c4:	6848      	ldr	r0, [r1, #4]
 80032c6:	4303      	orrs	r3, r0
 80032c8:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 80032cc:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 80032d0:	60a3      	str	r3, [r4, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80032d2:	68b8      	ldr	r0, [r7, #8]
 80032d4:	68b3      	ldr	r3, [r6, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032d6:	4303      	orrs	r3, r0
 80032d8:	f013 0301 	ands.w	r3, r3, #1
 80032dc:	d004      	beq.n	80032e8 <HAL_ADCEx_MultiModeConfigChannel+0x78>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032de:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80032e0:	2300      	movs	r3, #0
 80032e2:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 80032e6:	e7db      	b.n	80032a0 <HAL_ADCEx_MultiModeConfigChannel+0x30>
        MODIFY_REG(tmpADC_Common->CCR,
 80032e8:	6889      	ldr	r1, [r1, #8]
 80032ea:	68a0      	ldr	r0, [r4, #8]
 80032ec:	430d      	orrs	r5, r1
 80032ee:	f420 6171 	bic.w	r1, r0, #3856	; 0xf10
 80032f2:	f021 010f 	bic.w	r1, r1, #15
 80032f6:	430d      	orrs	r5, r1
 80032f8:	60a5      	str	r5, [r4, #8]
    tmp_hal_status = HAL_ERROR;
 80032fa:	4618      	mov	r0, r3
 80032fc:	e7f0      	b.n	80032e0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80032fe:	60a3      	str	r3, [r4, #8]
 8003300:	68b8      	ldr	r0, [r7, #8]
 8003302:	68b3      	ldr	r3, [r6, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003304:	4303      	orrs	r3, r0
 8003306:	f013 0301 	ands.w	r3, r3, #1
 800330a:	d1e8      	bne.n	80032de <HAL_ADCEx_MultiModeConfigChannel+0x6e>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800330c:	68a1      	ldr	r1, [r4, #8]
 800330e:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 8003312:	f021 010f 	bic.w	r1, r1, #15
 8003316:	60a1      	str	r1, [r4, #8]
 8003318:	e7ef      	b.n	80032fa <HAL_ADCEx_MultiModeConfigChannel+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800331a:	6d51      	ldr	r1, [r2, #84]	; 0x54
 800331c:	f041 0120 	orr.w	r1, r1, #32
 8003320:	6551      	str	r1, [r2, #84]	; 0x54
 8003322:	e7ea      	b.n	80032fa <HAL_ADCEx_MultiModeConfigChannel+0x8a>
  __HAL_LOCK(hadc);
 8003324:	2002      	movs	r0, #2
 8003326:	e7bb      	b.n	80032a0 <HAL_ADCEx_MultiModeConfigChannel+0x30>
 8003328:	50040000 	.word	0x50040000
 800332c:	50040100 	.word	0x50040100
 8003330:	50040300 	.word	0x50040300

08003334 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003334:	4907      	ldr	r1, [pc, #28]	; (8003354 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003336:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003338:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800333c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800333e:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003340:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003344:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003346:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003348:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800334c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003350:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003352:	4770      	bx	lr
 8003354:	e000ed00 	.word	0xe000ed00

08003358 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003358:	4b16      	ldr	r3, [pc, #88]	; (80033b4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800335a:	b530      	push	{r4, r5, lr}
 800335c:	68dc      	ldr	r4, [r3, #12]
 800335e:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003362:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003366:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003368:	2d04      	cmp	r5, #4
 800336a:	bf28      	it	cs
 800336c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800336e:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003370:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003374:	bf8c      	ite	hi
 8003376:	3c03      	subhi	r4, #3
 8003378:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800337a:	fa03 f505 	lsl.w	r5, r3, r5
 800337e:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003382:	40a3      	lsls	r3, r4
 8003384:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003388:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 800338a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800338c:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003390:	bfac      	ite	ge
 8003392:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003396:	4a08      	ldrlt	r2, [pc, #32]	; (80033b8 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003398:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800339c:	bfb8      	it	lt
 800339e:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	bfaa      	itet	ge
 80033a6:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033aa:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ac:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80033b0:	bd30      	pop	{r4, r5, pc}
 80033b2:	bf00      	nop
 80033b4:	e000ed00 	.word	0xe000ed00
 80033b8:	e000ed14 	.word	0xe000ed14

080033bc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80033bc:	2800      	cmp	r0, #0
 80033be:	db08      	blt.n	80033d2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033c0:	2301      	movs	r3, #1
 80033c2:	0942      	lsrs	r2, r0, #5
 80033c4:	f000 001f 	and.w	r0, r0, #31
 80033c8:	fa03 f000 	lsl.w	r0, r3, r0
 80033cc:	4b01      	ldr	r3, [pc, #4]	; (80033d4 <HAL_NVIC_EnableIRQ+0x18>)
 80033ce:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80033d2:	4770      	bx	lr
 80033d4:	e000e100 	.word	0xe000e100

080033d8 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80033d8:	2800      	cmp	r0, #0
 80033da:	db0d      	blt.n	80033f8 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033dc:	0943      	lsrs	r3, r0, #5
 80033de:	2201      	movs	r2, #1
 80033e0:	f000 001f 	and.w	r0, r0, #31
 80033e4:	fa02 f000 	lsl.w	r0, r2, r0
 80033e8:	3320      	adds	r3, #32
 80033ea:	4a04      	ldr	r2, [pc, #16]	; (80033fc <HAL_NVIC_DisableIRQ+0x24>)
 80033ec:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80033f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80033f4:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	e000e100 	.word	0xe000e100

08003400 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003400:	3801      	subs	r0, #1
 8003402:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003406:	d20b      	bcs.n	8003420 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003408:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800340c:	4a05      	ldr	r2, [pc, #20]	; (8003424 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800340e:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003410:	21f0      	movs	r1, #240	; 0xf0
 8003412:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003416:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003418:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800341a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800341c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800341e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003420:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003422:	4770      	bx	lr
 8003424:	e000ed00 	.word	0xe000ed00

08003428 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003428:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800342a:	2800      	cmp	r0, #0
 800342c:	d05b      	beq.n	80034e6 <HAL_DMA_Init+0xbe>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800342e:	6801      	ldr	r1, [r0, #0]
 8003430:	4b2e      	ldr	r3, [pc, #184]	; (80034ec <HAL_DMA_Init+0xc4>)
 8003432:	4299      	cmp	r1, r3
 8003434:	f04f 0414 	mov.w	r4, #20
 8003438:	d842      	bhi.n	80034c0 <HAL_DMA_Init+0x98>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800343a:	4a2d      	ldr	r2, [pc, #180]	; (80034f0 <HAL_DMA_Init+0xc8>)
 800343c:	440a      	add	r2, r1
 800343e:	fbb2 f2f4 	udiv	r2, r2, r4
 8003442:	0092      	lsls	r2, r2, #2
 8003444:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003446:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
 800344a:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800344c:	2302      	movs	r3, #2
 800344e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003452:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003456:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8003458:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 800345a:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800345c:	432b      	orrs	r3, r5
 800345e:	6945      	ldr	r5, [r0, #20]
 8003460:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003462:	6985      	ldr	r5, [r0, #24]
 8003464:	432b      	orrs	r3, r5
 8003466:	69c5      	ldr	r5, [r0, #28]
 8003468:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800346a:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800346c:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8003470:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8003474:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 8003476:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003478:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 800347c:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800347e:	d016      	beq.n	80034ae <HAL_DMA_Init+0x86>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003480:	6c44      	ldr	r4, [r0, #68]	; 0x44
    if (DMA1 == hdma->DmaBaseAddress)
 8003482:	6c01      	ldr	r1, [r0, #64]	; 0x40
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003484:	f004 021c 	and.w	r2, r4, #28

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003488:	6844      	ldr	r4, [r0, #4]
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800348a:	230f      	movs	r3, #15
 800348c:	4093      	lsls	r3, r2
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800348e:	4094      	lsls	r4, r2
    if (DMA1 == hdma->DmaBaseAddress)
 8003490:	4a18      	ldr	r2, [pc, #96]	; (80034f4 <HAL_DMA_Init+0xcc>)
 8003492:	4291      	cmp	r1, r2
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003494:	ea6f 0303 	mvn.w	r3, r3
    if (DMA1 == hdma->DmaBaseAddress)
 8003498:	d11a      	bne.n	80034d0 <HAL_DMA_Init+0xa8>
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800349a:	f8d1 20a8 	ldr.w	r2, [r1, #168]	; 0xa8
 800349e:	4013      	ands	r3, r2
 80034a0:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80034a4:	f8d1 30a8 	ldr.w	r3, [r1, #168]	; 0xa8
 80034a8:	431c      	orrs	r4, r3
 80034aa:	f8c1 40a8 	str.w	r4, [r1, #168]	; 0xa8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034ae:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80034b0:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034b2:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034b4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State = HAL_DMA_STATE_READY;
 80034b8:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 80034bc:	4618      	mov	r0, r3
}
 80034be:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80034c0:	4b0d      	ldr	r3, [pc, #52]	; (80034f8 <HAL_DMA_Init+0xd0>)
 80034c2:	440b      	add	r3, r1
 80034c4:	fbb3 f3f4 	udiv	r3, r3, r4
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80034cc:	4b0b      	ldr	r3, [pc, #44]	; (80034fc <HAL_DMA_Init+0xd4>)
 80034ce:	e7bc      	b.n	800344a <HAL_DMA_Init+0x22>
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80034d0:	f8d2 14a8 	ldr.w	r1, [r2, #1192]	; 0x4a8
 80034d4:	400b      	ands	r3, r1
 80034d6:	f8c2 34a8 	str.w	r3, [r2, #1192]	; 0x4a8
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80034da:	f8d2 34a8 	ldr.w	r3, [r2, #1192]	; 0x4a8
 80034de:	431c      	orrs	r4, r3
 80034e0:	f8c2 44a8 	str.w	r4, [r2, #1192]	; 0x4a8
 80034e4:	e7e3      	b.n	80034ae <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 80034e6:	2001      	movs	r0, #1
 80034e8:	e7e9      	b.n	80034be <HAL_DMA_Init+0x96>
 80034ea:	bf00      	nop
 80034ec:	40020407 	.word	0x40020407
 80034f0:	bffdfff8 	.word	0xbffdfff8
 80034f4:	40020000 	.word	0x40020000
 80034f8:	bffdfbf8 	.word	0xbffdfbf8
 80034fc:	40020400 	.word	0x40020400

08003500 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003500:	b510      	push	{r4, lr}

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8003502:	2800      	cmp	r0, #0
 8003504:	d040      	beq.n	8003588 <HAL_DMA_DeInit+0x88>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8003506:	6801      	ldr	r1, [r0, #0]
 8003508:	680b      	ldr	r3, [r1, #0]
 800350a:	f023 0301 	bic.w	r3, r3, #1
 800350e:	600b      	str	r3, [r1, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003510:	4b1e      	ldr	r3, [pc, #120]	; (800358c <HAL_DMA_DeInit+0x8c>)
 8003512:	4299      	cmp	r1, r3
 8003514:	f04f 0414 	mov.w	r4, #20
 8003518:	d82e      	bhi.n	8003578 <HAL_DMA_DeInit+0x78>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800351a:	4a1d      	ldr	r2, [pc, #116]	; (8003590 <HAL_DMA_DeInit+0x90>)
 800351c:	440a      	add	r2, r1
 800351e:	fbb2 f2f4 	udiv	r2, r2, r4
 8003522:	0092      	lsls	r2, r2, #2
 8003524:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003526:	f2a3 4307 	subw	r3, r3, #1031	; 0x407

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800352a:	6c42      	ldr	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800352c:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->Instance->CCR = 0U;
 800352e:	2300      	movs	r3, #0
 8003530:	600b      	str	r3, [r1, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003532:	f002 041c 	and.w	r4, r2, #28
 8003536:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003538:	2201      	movs	r2, #1
 800353a:	40a2      	lsls	r2, r4
 800353c:	604a      	str	r2, [r1, #4]

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800353e:	220f      	movs	r2, #15
 8003540:	40a2      	lsls	r2, r4
  if (DMA1 == hdma->DmaBaseAddress)
 8003542:	4c14      	ldr	r4, [pc, #80]	; (8003594 <HAL_DMA_DeInit+0x94>)
 8003544:	42a1      	cmp	r1, r4
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003546:	bf0c      	ite	eq
 8003548:	f8d1 40a8 	ldreq.w	r4, [r1, #168]	; 0xa8
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800354c:	f8d4 14a8 	ldrne.w	r1, [r4, #1192]	; 0x4a8
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003550:	ea6f 0202 	mvn.w	r2, r2
 8003554:	bf0b      	itete	eq
 8003556:	4022      	andeq	r2, r4
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003558:	400a      	andne	r2, r1
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800355a:	f8c1 20a8 	streq.w	r2, [r1, #168]	; 0xa8
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800355e:	f8c4 24a8 	strne.w	r2, [r4, #1192]	; 0x4a8
  hdma->XferHalfCpltCallback = NULL;
  hdma->XferErrorCallback = NULL;
  hdma->XferAbortCallback = NULL;

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003562:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003564:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hdma->XferAbortCallback = NULL;
 8003568:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800356c:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003570:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24

  return HAL_OK;
 8003574:	2000      	movs	r0, #0
}
 8003576:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003578:	4b07      	ldr	r3, [pc, #28]	; (8003598 <HAL_DMA_DeInit+0x98>)
 800357a:	440b      	add	r3, r1
 800357c:	fbb3 f3f4 	udiv	r3, r3, r4
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003584:	4b05      	ldr	r3, [pc, #20]	; (800359c <HAL_DMA_DeInit+0x9c>)
 8003586:	e7d0      	b.n	800352a <HAL_DMA_DeInit+0x2a>
    return HAL_ERROR;
 8003588:	2001      	movs	r0, #1
 800358a:	e7f4      	b.n	8003576 <HAL_DMA_DeInit+0x76>
 800358c:	40020407 	.word	0x40020407
 8003590:	bffdfff8 	.word	0xbffdfff8
 8003594:	40020000 	.word	0x40020000
 8003598:	bffdfbf8 	.word	0xbffdfbf8
 800359c:	40020400 	.word	0x40020400

080035a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035a0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80035a2:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 80035a6:	2c01      	cmp	r4, #1
 80035a8:	d037      	beq.n	800361a <HAL_DMA_Start_IT+0x7a>
 80035aa:	2401      	movs	r4, #1
 80035ac:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80035b0:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 80035b4:	2c01      	cmp	r4, #1
 80035b6:	b2e5      	uxtb	r5, r4
 80035b8:	f04f 0600 	mov.w	r6, #0
 80035bc:	f04f 0402 	mov.w	r4, #2
 80035c0:	d129      	bne.n	8003616 <HAL_DMA_Start_IT+0x76>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035c2:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80035c6:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035c8:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80035ca:	6826      	ldr	r6, [r4, #0]
 80035cc:	f026 0601 	bic.w	r6, r6, #1
 80035d0:	6026      	str	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035d2:	e9d0 6710 	ldrd	r6, r7, [r0, #64]	; 0x40
 80035d6:	f007 071c 	and.w	r7, r7, #28
 80035da:	40bd      	lsls	r5, r7
 80035dc:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80035de:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035e0:	6883      	ldr	r3, [r0, #8]
 80035e2:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80035e4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80035e6:	bf0b      	itete	eq
 80035e8:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80035ea:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80035ec:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80035ee:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80035f0:	b14b      	cbz	r3, 8003606 <HAL_DMA_Start_IT+0x66>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035f2:	6823      	ldr	r3, [r4, #0]
 80035f4:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80035f8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80035fa:	6823      	ldr	r3, [r4, #0]
 80035fc:	f043 0301 	orr.w	r3, r3, #1
 8003600:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003602:	2000      	movs	r0, #0
}
 8003604:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003606:	6823      	ldr	r3, [r4, #0]
 8003608:	f023 0304 	bic.w	r3, r3, #4
 800360c:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800360e:	6823      	ldr	r3, [r4, #0]
 8003610:	f043 030a 	orr.w	r3, r3, #10
 8003614:	e7f0      	b.n	80035f8 <HAL_DMA_Start_IT+0x58>
    __HAL_UNLOCK(hdma);
 8003616:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 800361a:	2002      	movs	r0, #2
 800361c:	e7f2      	b.n	8003604 <HAL_DMA_Start_IT+0x64>

0800361e <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800361e:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8003622:	2b02      	cmp	r3, #2
 8003624:	d006      	beq.n	8003634 <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003626:	2304      	movs	r3, #4
 8003628:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 800362a:	2300      	movs	r3, #0
 800362c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8003630:	2001      	movs	r0, #1
 8003632:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003634:	6803      	ldr	r3, [r0, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	f022 020e 	bic.w	r2, r2, #14
 800363c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	f022 0201 	bic.w	r2, r2, #1
 8003644:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003646:	e9d0 1310 	ldrd	r1, r3, [r0, #64]	; 0x40
 800364a:	2201      	movs	r2, #1
 800364c:	f003 031c 	and.w	r3, r3, #28
 8003650:	fa02 f303 	lsl.w	r3, r2, r3
 8003654:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003656:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8003658:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800365c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return status;
 8003660:	4618      	mov	r0, r3
}
 8003662:	4770      	bx	lr

08003664 <HAL_DMA_Abort_IT>:
{
 8003664:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003666:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 800366a:	2a02      	cmp	r2, #2
 800366c:	d003      	beq.n	8003676 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800366e:	2204      	movs	r2, #4
 8003670:	63c2      	str	r2, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8003672:	2001      	movs	r0, #1
}
 8003674:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003676:	6802      	ldr	r2, [r0, #0]
    if(hdma->XferAbortCallback != NULL)
 8003678:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800367a:	6811      	ldr	r1, [r2, #0]
 800367c:	f021 010e 	bic.w	r1, r1, #14
 8003680:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003682:	6811      	ldr	r1, [r2, #0]
 8003684:	f021 0101 	bic.w	r1, r1, #1
 8003688:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800368a:	e9d0 4210 	ldrd	r4, r2, [r0, #64]	; 0x40
 800368e:	2101      	movs	r1, #1
 8003690:	f002 021c 	and.w	r2, r2, #28
 8003694:	fa01 f202 	lsl.w	r2, r1, r2
 8003698:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 800369a:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 800369c:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80036a0:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 80036a4:	b113      	cbz	r3, 80036ac <HAL_DMA_Abort_IT+0x48>
      hdma->XferAbortCallback(hdma);
 80036a6:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80036a8:	4620      	mov	r0, r4
 80036aa:	e7e3      	b.n	8003674 <HAL_DMA_Abort_IT+0x10>
 80036ac:	4618      	mov	r0, r3
 80036ae:	e7e1      	b.n	8003674 <HAL_DMA_Abort_IT+0x10>

080036b0 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80036b0:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80036b2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 80036b4:	6803      	ldr	r3, [r0, #0]
{
 80036b6:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80036b8:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80036bc:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80036be:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80036c0:	2404      	movs	r4, #4
 80036c2:	4094      	lsls	r4, r2
 80036c4:	4234      	tst	r4, r6
 80036c6:	d00e      	beq.n	80036e6 <HAL_DMA_IRQHandler+0x36>
 80036c8:	f015 0f04 	tst.w	r5, #4
 80036cc:	d00b      	beq.n	80036e6 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036d2:	bf5e      	ittt	pl
 80036d4:	681a      	ldrpl	r2, [r3, #0]
 80036d6:	f022 0204 	bicpl.w	r2, r2, #4
 80036da:	601a      	strpl	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80036dc:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80036de:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 80036e0:	b373      	cbz	r3, 8003740 <HAL_DMA_IRQHandler+0x90>
}
 80036e2:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80036e4:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80036e6:	2402      	movs	r4, #2
 80036e8:	4094      	lsls	r4, r2
 80036ea:	4234      	tst	r4, r6
 80036ec:	d012      	beq.n	8003714 <HAL_DMA_IRQHandler+0x64>
 80036ee:	f015 0f02 	tst.w	r5, #2
 80036f2:	d00f      	beq.n	8003714 <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	0695      	lsls	r5, r2, #26
 80036f8:	d406      	bmi.n	8003708 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	f022 020a 	bic.w	r2, r2, #10
 8003700:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003702:	2301      	movs	r3, #1
 8003704:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003708:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800370a:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 800370c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8003710:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003712:	e7e5      	b.n	80036e0 <HAL_DMA_IRQHandler+0x30>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003714:	2408      	movs	r4, #8
 8003716:	4094      	lsls	r4, r2
 8003718:	4234      	tst	r4, r6
 800371a:	d011      	beq.n	8003740 <HAL_DMA_IRQHandler+0x90>
 800371c:	072c      	lsls	r4, r5, #28
 800371e:	d50f      	bpl.n	8003740 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003720:	681c      	ldr	r4, [r3, #0]
 8003722:	f024 040e 	bic.w	r4, r4, #14
 8003726:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003728:	2301      	movs	r3, #1
 800372a:	fa03 f202 	lsl.w	r2, r3, r2
 800372e:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003730:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003732:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003736:	2300      	movs	r3, #0
 8003738:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 800373c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800373e:	e7cf      	b.n	80036e0 <HAL_DMA_IRQHandler+0x30>
}
 8003740:	bc70      	pop	{r4, r5, r6}
 8003742:	4770      	bx	lr

08003744 <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8003744:	4a09      	ldr	r2, [pc, #36]	; (800376c <FLASH_Program_Fast+0x28>)
 8003746:	6953      	ldr	r3, [r2, #20]
 8003748:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
{
 800374c:	b510      	push	{r4, lr}
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800374e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003750:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003754:	b672      	cpsid	i
}
 8003756:	2300      	movs	r3, #0
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8003758:	58cc      	ldr	r4, [r1, r3]
 800375a:	50c4      	str	r4, [r0, r3]
    dest_addr++;
    src_addr++;
    row_index--;
  } while (row_index != 0U);
 800375c:	3304      	adds	r3, #4
 800375e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003762:	d1f9      	bne.n	8003758 <FLASH_Program_Fast+0x14>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003764:	f382 8810 	msr	PRIMASK, r2

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8003768:	bd10      	pop	{r4, pc}
 800376a:	bf00      	nop
 800376c:	40022000 	.word	0x40022000

08003770 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003770:	4b06      	ldr	r3, [pc, #24]	; (800378c <HAL_FLASH_Unlock+0x1c>)
 8003772:	695a      	ldr	r2, [r3, #20]
 8003774:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003776:	bfbf      	itttt	lt
 8003778:	4a05      	ldrlt	r2, [pc, #20]	; (8003790 <HAL_FLASH_Unlock+0x20>)
 800377a:	609a      	strlt	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800377c:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 8003780:	609a      	strlt	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003782:	bfba      	itte	lt
 8003784:	6958      	ldrlt	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 8003786:	0fc0      	lsrlt	r0, r0, #31
 8003788:	2000      	movge	r0, #0
}
 800378a:	4770      	bx	lr
 800378c:	40022000 	.word	0x40022000
 8003790:	45670123 	.word	0x45670123

08003794 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003794:	4a03      	ldr	r2, [pc, #12]	; (80037a4 <HAL_FLASH_Lock+0x10>)
 8003796:	6953      	ldr	r3, [r2, #20]
 8003798:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800379c:	6153      	str	r3, [r2, #20]
}
 800379e:	2000      	movs	r0, #0
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	40022000 	.word	0x40022000

080037a8 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 80037a8:	4b01      	ldr	r3, [pc, #4]	; (80037b0 <HAL_FLASH_GetError+0x8>)
 80037aa:	6858      	ldr	r0, [r3, #4]
}
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	2000001c 	.word	0x2000001c

080037b4 <FLASH_WaitForLastOperation>:
{
 80037b4:	b570      	push	{r4, r5, r6, lr}
 80037b6:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80037b8:	f7fe ff1c 	bl	80025f4 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80037bc:	4c10      	ldr	r4, [pc, #64]	; (8003800 <FLASH_WaitForLastOperation+0x4c>)
  uint32_t tickstart = HAL_GetTick();
 80037be:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80037c0:	6923      	ldr	r3, [r4, #16]
 80037c2:	03db      	lsls	r3, r3, #15
 80037c4:	d40a      	bmi.n	80037dc <FLASH_WaitForLastOperation+0x28>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80037c6:	6920      	ldr	r0, [r4, #16]
 80037c8:	4a0e      	ldr	r2, [pc, #56]	; (8003804 <FLASH_WaitForLastOperation+0x50>)
  if(error != 0u)
 80037ca:	4002      	ands	r2, r0
 80037cc:	d00f      	beq.n	80037ee <FLASH_WaitForLastOperation+0x3a>
    pFlash.ErrorCode |= error;
 80037ce:	490e      	ldr	r1, [pc, #56]	; (8003808 <FLASH_WaitForLastOperation+0x54>)
 80037d0:	684b      	ldr	r3, [r1, #4]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	604b      	str	r3, [r1, #4]
    return HAL_ERROR;
 80037d6:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 80037d8:	6122      	str	r2, [r4, #16]
}
 80037da:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 80037dc:	1c6a      	adds	r2, r5, #1
 80037de:	d0ef      	beq.n	80037c0 <FLASH_WaitForLastOperation+0xc>
      if((HAL_GetTick() - tickstart) >= Timeout)
 80037e0:	f7fe ff08 	bl	80025f4 <HAL_GetTick>
 80037e4:	1b80      	subs	r0, r0, r6
 80037e6:	42a8      	cmp	r0, r5
 80037e8:	d3ea      	bcc.n	80037c0 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 80037ea:	2003      	movs	r0, #3
 80037ec:	e7f5      	b.n	80037da <FLASH_WaitForLastOperation+0x26>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80037ee:	6920      	ldr	r0, [r4, #16]
 80037f0:	f010 0001 	ands.w	r0, r0, #1
 80037f4:	d0f1      	beq.n	80037da <FLASH_WaitForLastOperation+0x26>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80037f6:	2301      	movs	r3, #1
 80037f8:	6123      	str	r3, [r4, #16]
 80037fa:	4610      	mov	r0, r2
 80037fc:	e7ed      	b.n	80037da <FLASH_WaitForLastOperation+0x26>
 80037fe:	bf00      	nop
 8003800:	40022000 	.word	0x40022000
 8003804:	0002c3fa 	.word	0x0002c3fa
 8003808:	2000001c 	.word	0x2000001c

0800380c <HAL_FLASH_Program>:
{
 800380c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8003810:	4c25      	ldr	r4, [pc, #148]	; (80038a8 <HAL_FLASH_Program+0x9c>)
{
 8003812:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 8003814:	7823      	ldrb	r3, [r4, #0]
 8003816:	2b01      	cmp	r3, #1
{
 8003818:	4606      	mov	r6, r0
 800381a:	460f      	mov	r7, r1
 800381c:	4690      	mov	r8, r2
  __HAL_LOCK(&pFlash);
 800381e:	d041      	beq.n	80038a4 <HAL_FLASH_Program+0x98>
 8003820:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003822:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8003826:	7023      	strb	r3, [r4, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003828:	f7ff ffc4 	bl	80037b4 <FLASH_WaitForLastOperation>
 800382c:	4605      	mov	r5, r0
  if(status == HAL_OK)
 800382e:	bb30      	cbnz	r0, 800387e <HAL_FLASH_Program+0x72>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003830:	6060      	str	r0, [r4, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003832:	481e      	ldr	r0, [pc, #120]	; (80038ac <HAL_FLASH_Program+0xa0>)
 8003834:	6802      	ldr	r2, [r0, #0]
 8003836:	f412 6280 	ands.w	r2, r2, #1024	; 0x400
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800383a:	bf17      	itett	ne
 800383c:	6803      	ldrne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800383e:	7722      	strbeq	r2, [r4, #28]
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003840:	f423 6380 	bicne.w	r3, r3, #1024	; 0x400
 8003844:	6003      	strne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8003846:	bf1c      	itt	ne
 8003848:	2302      	movne	r3, #2
 800384a:	7723      	strbne	r3, [r4, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800384c:	b9e6      	cbnz	r6, 8003888 <HAL_FLASH_Program+0x7c>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800384e:	6943      	ldr	r3, [r0, #20]
 8003850:	f043 0301 	orr.w	r3, r3, #1
 8003854:	6143      	str	r3, [r0, #20]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003856:	f8c7 8000 	str.w	r8, [r7]
  __ASM volatile ("isb 0xF":::"memory");
 800385a:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 800385e:	2601      	movs	r6, #1
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8003860:	f8c7 9004 	str.w	r9, [r7, #4]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003864:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003868:	f7ff ffa4 	bl	80037b4 <FLASH_WaitForLastOperation>
 800386c:	4605      	mov	r5, r0
    if (prog_bit != 0U)
 800386e:	b126      	cbz	r6, 800387a <HAL_FLASH_Program+0x6e>
      CLEAR_BIT(FLASH->CR, prog_bit);
 8003870:	4a0e      	ldr	r2, [pc, #56]	; (80038ac <HAL_FLASH_Program+0xa0>)
 8003872:	6953      	ldr	r3, [r2, #20]
 8003874:	ea23 0606 	bic.w	r6, r3, r6
 8003878:	6156      	str	r6, [r2, #20]
    FLASH_FlushCaches();
 800387a:	f000 f83d 	bl	80038f8 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 800387e:	2300      	movs	r3, #0
 8003880:	7023      	strb	r3, [r4, #0]
}
 8003882:	4628      	mov	r0, r5
 8003884:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8003888:	1e73      	subs	r3, r6, #1
 800388a:	2b01      	cmp	r3, #1
 800388c:	d901      	bls.n	8003892 <HAL_FLASH_Program+0x86>
  uint32_t prog_bit = 0;
 800388e:	2600      	movs	r6, #0
 8003890:	e7e8      	b.n	8003864 <HAL_FLASH_Program+0x58>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8003892:	4641      	mov	r1, r8
 8003894:	4638      	mov	r0, r7
 8003896:	f7ff ff55 	bl	8003744 <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800389a:	2e02      	cmp	r6, #2
 800389c:	d1f7      	bne.n	800388e <HAL_FLASH_Program+0x82>
        prog_bit = FLASH_CR_FSTPG;
 800389e:	f44f 2680 	mov.w	r6, #262144	; 0x40000
 80038a2:	e7df      	b.n	8003864 <HAL_FLASH_Program+0x58>
  __HAL_LOCK(&pFlash);
 80038a4:	2502      	movs	r5, #2
 80038a6:	e7ec      	b.n	8003882 <HAL_FLASH_Program+0x76>
 80038a8:	2000001c 	.word	0x2000001c
 80038ac:	40022000 	.word	0x40022000

080038b0 <FLASH_MassErase>:
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80038b0:	4b06      	ldr	r3, [pc, #24]	; (80038cc <FLASH_MassErase+0x1c>)
 80038b2:	f010 0f01 	tst.w	r0, #1
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80038b6:	bf1e      	ittt	ne
 80038b8:	695a      	ldrne	r2, [r3, #20]
 80038ba:	f042 0204 	orrne.w	r2, r2, #4
 80038be:	615a      	strne	r2, [r3, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80038c0:	695a      	ldr	r2, [r3, #20]
 80038c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80038c6:	615a      	str	r2, [r3, #20]
}
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	40022000 	.word	0x40022000

080038d0 <FLASH_PageErase>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80038d0:	4b08      	ldr	r3, [pc, #32]	; (80038f4 <FLASH_PageErase+0x24>)
 80038d2:	695a      	ldr	r2, [r3, #20]
 80038d4:	00c0      	lsls	r0, r0, #3
 80038d6:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 80038da:	f400 60ff 	and.w	r0, r0, #2040	; 0x7f8
 80038de:	4310      	orrs	r0, r2
 80038e0:	6158      	str	r0, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80038e2:	695a      	ldr	r2, [r3, #20]
 80038e4:	f042 0202 	orr.w	r2, r2, #2
 80038e8:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80038ea:	695a      	ldr	r2, [r3, #20]
 80038ec:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80038f0:	615a      	str	r2, [r3, #20]
}
 80038f2:	4770      	bx	lr
 80038f4:	40022000 	.word	0x40022000

080038f8 <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80038f8:	4815      	ldr	r0, [pc, #84]	; (8003950 <FLASH_FlushCaches+0x58>)
 80038fa:	7f03      	ldrb	r3, [r0, #28]
 80038fc:	b2da      	uxtb	r2, r3

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80038fe:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 8003902:	2b01      	cmp	r3, #1
 8003904:	d110      	bne.n	8003928 <FLASH_FlushCaches+0x30>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003906:	4b13      	ldr	r3, [pc, #76]	; (8003954 <FLASH_FlushCaches+0x5c>)
 8003908:	6819      	ldr	r1, [r3, #0]
 800390a:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800390e:	6019      	str	r1, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003910:	6819      	ldr	r1, [r3, #0]
 8003912:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8003916:	6019      	str	r1, [r3, #0]
 8003918:	6819      	ldr	r1, [r3, #0]
 800391a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800391e:	6019      	str	r1, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003920:	6819      	ldr	r1, [r3, #0]
 8003922:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8003926:	6019      	str	r1, [r3, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8003928:	1e93      	subs	r3, r2, #2
 800392a:	2b01      	cmp	r3, #1
 800392c:	d80c      	bhi.n	8003948 <FLASH_FlushCaches+0x50>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800392e:	4b09      	ldr	r3, [pc, #36]	; (8003954 <FLASH_FlushCaches+0x5c>)
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800393e:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003946:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003948:	2300      	movs	r3, #0
 800394a:	7703      	strb	r3, [r0, #28]
}
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	2000001c 	.word	0x2000001c
 8003954:	40022000 	.word	0x40022000

08003958 <HAL_FLASHEx_Erase>:
{
 8003958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 800395c:	4d31      	ldr	r5, [pc, #196]	; (8003a24 <HAL_FLASHEx_Erase+0xcc>)
 800395e:	782b      	ldrb	r3, [r5, #0]
 8003960:	2b01      	cmp	r3, #1
{
 8003962:	4606      	mov	r6, r0
 8003964:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8003966:	d05a      	beq.n	8003a1e <HAL_FLASHEx_Erase+0xc6>
 8003968:	2701      	movs	r7, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800396a:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 800396e:	702f      	strb	r7, [r5, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003970:	f7ff ff20 	bl	80037b4 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8003974:	4604      	mov	r4, r0
 8003976:	bb10      	cbnz	r0, 80039be <HAL_FLASHEx_Erase+0x66>
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8003978:	4b2b      	ldr	r3, [pc, #172]	; (8003a28 <HAL_FLASHEx_Erase+0xd0>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800397a:	6068      	str	r0, [r5, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	f412 7f00 	tst.w	r2, #512	; 0x200
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003982:	681a      	ldr	r2, [r3, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8003984:	d020      	beq.n	80039c8 <HAL_FLASHEx_Erase+0x70>
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003986:	0551      	lsls	r1, r2, #21
 8003988:	d506      	bpl.n	8003998 <HAL_FLASHEx_Erase+0x40>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003990:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8003992:	2303      	movs	r3, #3
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8003994:	772b      	strb	r3, [r5, #28]
 8003996:	e000      	b.n	800399a <HAL_FLASHEx_Erase+0x42>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8003998:	772f      	strb	r7, [r5, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800399a:	6833      	ldr	r3, [r6, #0]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d11d      	bne.n	80039dc <HAL_FLASHEx_Erase+0x84>
      FLASH_MassErase(pEraseInit->Banks);
 80039a0:	6870      	ldr	r0, [r6, #4]
 80039a2:	f7ff ff85 	bl	80038b0 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80039a6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80039aa:	f7ff ff03 	bl	80037b4 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80039ae:	4a1e      	ldr	r2, [pc, #120]	; (8003a28 <HAL_FLASHEx_Erase+0xd0>)
 80039b0:	6953      	ldr	r3, [r2, #20]
 80039b2:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80039b6:	4604      	mov	r4, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80039b8:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 80039ba:	f7ff ff9d 	bl	80038f8 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80039be:	2300      	movs	r3, #0
 80039c0:	702b      	strb	r3, [r5, #0]
}
 80039c2:	4620      	mov	r0, r4
 80039c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80039c8:	0552      	lsls	r2, r2, #21
 80039ca:	d505      	bpl.n	80039d8 <HAL_FLASHEx_Erase+0x80>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039d2:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80039d4:	2302      	movs	r3, #2
 80039d6:	e7dd      	b.n	8003994 <HAL_FLASHEx_Erase+0x3c>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80039d8:	7728      	strb	r0, [r5, #28]
 80039da:	e7de      	b.n	800399a <HAL_FLASHEx_Erase+0x42>
      *PageError = 0xFFFFFFFFU;
 80039dc:	f04f 33ff 	mov.w	r3, #4294967295
 80039e0:	f8c8 3000 	str.w	r3, [r8]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80039e4:	68b7      	ldr	r7, [r6, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80039e6:	f8df 9040 	ldr.w	r9, [pc, #64]	; 8003a28 <HAL_FLASHEx_Erase+0xd0>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80039ea:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 80039ee:	4413      	add	r3, r2
 80039f0:	42bb      	cmp	r3, r7
 80039f2:	d9e2      	bls.n	80039ba <HAL_FLASHEx_Erase+0x62>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80039f4:	6871      	ldr	r1, [r6, #4]
 80039f6:	4638      	mov	r0, r7
 80039f8:	f7ff ff6a 	bl	80038d0 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80039fc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003a00:	f7ff fed8 	bl	80037b4 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8003a04:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8003a08:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8003a0c:	f8c9 3014 	str.w	r3, [r9, #20]
        if (status != HAL_OK)
 8003a10:	b118      	cbz	r0, 8003a1a <HAL_FLASHEx_Erase+0xc2>
          *PageError = page_index;
 8003a12:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003a16:	4604      	mov	r4, r0
          break;
 8003a18:	e7cf      	b.n	80039ba <HAL_FLASHEx_Erase+0x62>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8003a1a:	3701      	adds	r7, #1
 8003a1c:	e7e5      	b.n	80039ea <HAL_FLASHEx_Erase+0x92>
  __HAL_LOCK(&pFlash);
 8003a1e:	2402      	movs	r4, #2
 8003a20:	e7cf      	b.n	80039c2 <HAL_FLASHEx_Erase+0x6a>
 8003a22:	bf00      	nop
 8003a24:	2000001c 	.word	0x2000001c
 8003a28:	40022000 	.word	0x40022000

08003a2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a30:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8003ba4 <HAL_GPIO_Init+0x178>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a34:	4c59      	ldr	r4, [pc, #356]	; (8003b9c <HAL_GPIO_Init+0x170>)
  uint32_t position = 0x00u;
 8003a36:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a38:	680a      	ldr	r2, [r1, #0]
 8003a3a:	fa32 f503 	lsrs.w	r5, r2, r3
 8003a3e:	d102      	bne.n	8003a46 <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8003a40:	b003      	add	sp, #12
 8003a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a46:	2501      	movs	r5, #1
 8003a48:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8003a4c:	ea18 0202 	ands.w	r2, r8, r2
 8003a50:	f000 809c 	beq.w	8003b8c <HAL_GPIO_Init+0x160>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a54:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a56:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a58:	f006 0503 	and.w	r5, r6, #3
 8003a5c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a60:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a64:	1e6f      	subs	r7, r5, #1
 8003a66:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a68:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a6c:	d834      	bhi.n	8003ad8 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 8003a6e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a70:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a74:	68cf      	ldr	r7, [r1, #12]
 8003a76:	fa07 f70e 	lsl.w	r7, r7, lr
 8003a7a:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8003a7e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8003a80:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a82:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a86:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8003a8a:	409f      	lsls	r7, r3
 8003a8c:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8003a90:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8003a92:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a94:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a98:	688f      	ldr	r7, [r1, #8]
 8003a9a:	fa07 f70e 	lsl.w	r7, r7, lr
 8003a9e:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aa2:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 8003aa4:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aa6:	d119      	bne.n	8003adc <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 8003aa8:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8003aac:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ab0:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8003ab4:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ab8:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8003abc:	f04f 0b0f 	mov.w	fp, #15
 8003ac0:	fa0b fb0a 	lsl.w	fp, fp, sl
 8003ac4:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ac8:	690f      	ldr	r7, [r1, #16]
 8003aca:	fa07 f70a 	lsl.w	r7, r7, sl
 8003ace:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 8003ad2:	f8c8 7020 	str.w	r7, [r8, #32]
 8003ad6:	e001      	b.n	8003adc <HAL_GPIO_Init+0xb0>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ad8:	2d03      	cmp	r5, #3
 8003ada:	d1da      	bne.n	8003a92 <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 8003adc:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ade:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ae2:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ae6:	432f      	orrs	r7, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ae8:	f416 3f40 	tst.w	r6, #196608	; 0x30000
      GPIOx->MODER = temp;
 8003aec:	6007      	str	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003aee:	d04d      	beq.n	8003b8c <HAL_GPIO_Init+0x160>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003af0:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 8003af4:	f045 0501 	orr.w	r5, r5, #1
 8003af8:	f8c9 5060 	str.w	r5, [r9, #96]	; 0x60
 8003afc:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 8003b00:	f023 0703 	bic.w	r7, r3, #3
 8003b04:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8003b08:	f005 0501 	and.w	r5, r5, #1
 8003b0c:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8003b10:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b12:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b16:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003b18:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b1a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003b1e:	f04f 0e0f 	mov.w	lr, #15
 8003b22:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b26:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b2a:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b2e:	d02f      	beq.n	8003b90 <HAL_GPIO_Init+0x164>
 8003b30:	4d1b      	ldr	r5, [pc, #108]	; (8003ba0 <HAL_GPIO_Init+0x174>)
 8003b32:	42a8      	cmp	r0, r5
 8003b34:	d02e      	beq.n	8003b94 <HAL_GPIO_Init+0x168>
 8003b36:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003b3a:	42a8      	cmp	r0, r5
 8003b3c:	d02c      	beq.n	8003b98 <HAL_GPIO_Init+0x16c>
 8003b3e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003b42:	42a8      	cmp	r0, r5
 8003b44:	bf0c      	ite	eq
 8003b46:	2503      	moveq	r5, #3
 8003b48:	2507      	movne	r5, #7
 8003b4a:	fa05 f50c 	lsl.w	r5, r5, ip
 8003b4e:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003b52:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 8003b54:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8003b56:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b58:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8003b5c:	bf0c      	ite	eq
 8003b5e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003b60:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 8003b62:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8003b64:	68e5      	ldr	r5, [r4, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b66:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
        temp &= ~(iocurrent);
 8003b6a:	bf0c      	ite	eq
 8003b6c:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003b6e:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 8003b70:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR1;
 8003b72:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b74:	f416 3f00 	tst.w	r6, #131072	; 0x20000
        temp &= ~(iocurrent);
 8003b78:	bf0c      	ite	eq
 8003b7a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8003b7c:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 8003b7e:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR1;
 8003b80:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b82:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 8003b84:	bf54      	ite	pl
 8003b86:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8003b88:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 8003b8a:	6025      	str	r5, [r4, #0]
    position++;
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	e753      	b.n	8003a38 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b90:	2500      	movs	r5, #0
 8003b92:	e7da      	b.n	8003b4a <HAL_GPIO_Init+0x11e>
 8003b94:	2501      	movs	r5, #1
 8003b96:	e7d8      	b.n	8003b4a <HAL_GPIO_Init+0x11e>
 8003b98:	2502      	movs	r5, #2
 8003b9a:	e7d6      	b.n	8003b4a <HAL_GPIO_Init+0x11e>
 8003b9c:	40010400 	.word	0x40010400
 8003ba0:	48000400 	.word	0x48000400
 8003ba4:	40021000 	.word	0x40021000

08003ba8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003ba8:	6903      	ldr	r3, [r0, #16]
 8003baa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8003bac:	bf14      	ite	ne
 8003bae:	2001      	movne	r0, #1
 8003bb0:	2000      	moveq	r0, #0
 8003bb2:	4770      	bx	lr

08003bb4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bb4:	b10a      	cbz	r2, 8003bba <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bb6:	6181      	str	r1, [r0, #24]
 8003bb8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bba:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8003bbc:	4770      	bx	lr
	...

08003bc0 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bc0:	4a02      	ldr	r2, [pc, #8]	; (8003bcc <HAL_PWR_EnableBkUpAccess+0xc>)
 8003bc2:	6813      	ldr	r3, [r2, #0]
 8003bc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bc8:	6013      	str	r3, [r2, #0]
}
 8003bca:	4770      	bx	lr
 8003bcc:	40007000 	.word	0x40007000

08003bd0 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003bd0:	4b02      	ldr	r3, [pc, #8]	; (8003bdc <HAL_PWREx_GetVoltageRange+0xc>)
 8003bd2:	6818      	ldr	r0, [r3, #0]
#endif
}
 8003bd4:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	40007000 	.word	0x40007000

08003be0 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003be0:	4a17      	ldr	r2, [pc, #92]	; (8003c40 <HAL_PWREx_ControlVoltageScaling+0x60>)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003be2:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003be4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003be8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bec:	d11d      	bne.n	8003c2a <HAL_PWREx_ControlVoltageScaling+0x4a>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bf2:	d101      	bne.n	8003bf8 <HAL_PWREx_ControlVoltageScaling+0x18>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	4770      	bx	lr
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003bf8:	6813      	ldr	r3, [r2, #0]
 8003bfa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003bfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c02:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c04:	4b0f      	ldr	r3, [pc, #60]	; (8003c44 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2132      	movs	r1, #50	; 0x32
 8003c0a:	434b      	muls	r3, r1
 8003c0c:	490e      	ldr	r1, [pc, #56]	; (8003c48 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8003c0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c12:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c14:	6951      	ldr	r1, [r2, #20]
 8003c16:	0549      	lsls	r1, r1, #21
 8003c18:	d500      	bpl.n	8003c1c <HAL_PWREx_ControlVoltageScaling+0x3c>
 8003c1a:	b923      	cbnz	r3, 8003c26 <HAL_PWREx_ControlVoltageScaling+0x46>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c1c:	6953      	ldr	r3, [r2, #20]
 8003c1e:	055b      	lsls	r3, r3, #21
 8003c20:	d5e8      	bpl.n	8003bf4 <HAL_PWREx_ControlVoltageScaling+0x14>
        return HAL_TIMEOUT;
 8003c22:	2003      	movs	r0, #3
}
 8003c24:	4770      	bx	lr
        wait_loop_index--;
 8003c26:	3b01      	subs	r3, #1
 8003c28:	e7f4      	b.n	8003c14 <HAL_PWREx_ControlVoltageScaling+0x34>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003c2e:	bf1f      	itttt	ne
 8003c30:	6813      	ldrne	r3, [r2, #0]
 8003c32:	f423 63c0 	bicne.w	r3, r3, #1536	; 0x600
 8003c36:	f443 6380 	orrne.w	r3, r3, #1024	; 0x400
 8003c3a:	6013      	strne	r3, [r2, #0]
 8003c3c:	e7da      	b.n	8003bf4 <HAL_PWREx_ControlVoltageScaling+0x14>
 8003c3e:	bf00      	nop
 8003c40:	40007000 	.word	0x40007000
 8003c44:	20000010 	.word	0x20000010
 8003c48:	000f4240 	.word	0x000f4240

08003c4c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c4e:	4d1e      	ldr	r5, [pc, #120]	; (8003cc8 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8003c50:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003c52:	00da      	lsls	r2, r3, #3
{
 8003c54:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c56:	d518      	bpl.n	8003c8a <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c58:	f7ff ffba 	bl	8003bd0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c5c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003c60:	d123      	bne.n	8003caa <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c62:	2c80      	cmp	r4, #128	; 0x80
 8003c64:	d929      	bls.n	8003cba <RCC_SetFlashLatencyFromMSIRange+0x6e>
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c66:	2ca0      	cmp	r4, #160	; 0xa0
 8003c68:	bf8c      	ite	hi
 8003c6a:	2002      	movhi	r0, #2
 8003c6c:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003c6e:	4a17      	ldr	r2, [pc, #92]	; (8003ccc <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8003c70:	6813      	ldr	r3, [r2, #0]
 8003c72:	f023 0307 	bic.w	r3, r3, #7
 8003c76:	4303      	orrs	r3, r0
 8003c78:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003c7a:	6813      	ldr	r3, [r2, #0]
 8003c7c:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8003c80:	1a18      	subs	r0, r3, r0
 8003c82:	bf18      	it	ne
 8003c84:	2001      	movne	r0, #1
 8003c86:	b003      	add	sp, #12
 8003c88:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c8a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c90:	65ab      	str	r3, [r5, #88]	; 0x58
 8003c92:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003c94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c98:	9301      	str	r3, [sp, #4]
 8003c9a:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8003c9c:	f7ff ff98 	bl	8003bd0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8003ca0:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003ca2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ca6:	65ab      	str	r3, [r5, #88]	; 0x58
 8003ca8:	e7d8      	b.n	8003c5c <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8003caa:	2c80      	cmp	r4, #128	; 0x80
 8003cac:	d807      	bhi.n	8003cbe <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8003cae:	d008      	beq.n	8003cc2 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8003cb0:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8003cb4:	4258      	negs	r0, r3
 8003cb6:	4158      	adcs	r0, r3
 8003cb8:	e7d9      	b.n	8003c6e <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003cba:	2000      	movs	r0, #0
 8003cbc:	e7d7      	b.n	8003c6e <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8003cbe:	2003      	movs	r0, #3
 8003cc0:	e7d5      	b.n	8003c6e <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cc2:	2002      	movs	r0, #2
 8003cc4:	e7d3      	b.n	8003c6e <RCC_SetFlashLatencyFromMSIRange+0x22>
 8003cc6:	bf00      	nop
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	40022000 	.word	0x40022000

08003cd0 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cd0:	4b22      	ldr	r3, [pc, #136]	; (8003d5c <HAL_RCC_GetSysClockFreq+0x8c>)
 8003cd2:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cd4:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cd6:	f012 020c 	ands.w	r2, r2, #12
 8003cda:	d005      	beq.n	8003ce8 <HAL_RCC_GetSysClockFreq+0x18>
 8003cdc:	2a0c      	cmp	r2, #12
 8003cde:	d115      	bne.n	8003d0c <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ce0:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003ce4:	2901      	cmp	r1, #1
 8003ce6:	d118      	bne.n	8003d1a <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ce8:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8003cea:	481d      	ldr	r0, [pc, #116]	; (8003d60 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003cec:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003cee:	bf55      	itete	pl
 8003cf0:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003cf4:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003cf6:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003cfa:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8003cfe:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d02:	b34a      	cbz	r2, 8003d58 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d04:	2a0c      	cmp	r2, #12
 8003d06:	d009      	beq.n	8003d1c <HAL_RCC_GetSysClockFreq+0x4c>
 8003d08:	2000      	movs	r0, #0
  return sysclockfreq;
 8003d0a:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d0c:	2a04      	cmp	r2, #4
 8003d0e:	d022      	beq.n	8003d56 <HAL_RCC_GetSysClockFreq+0x86>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d10:	2a08      	cmp	r2, #8
 8003d12:	4814      	ldr	r0, [pc, #80]	; (8003d64 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d14:	bf18      	it	ne
 8003d16:	2000      	movne	r0, #0
 8003d18:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003d1a:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d1c:	68da      	ldr	r2, [r3, #12]
 8003d1e:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8003d22:	2a02      	cmp	r2, #2
 8003d24:	d015      	beq.n	8003d52 <HAL_RCC_GetSysClockFreq+0x82>
 8003d26:	490f      	ldr	r1, [pc, #60]	; (8003d64 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d28:	2a03      	cmp	r2, #3
 8003d2a:	bf08      	it	eq
 8003d2c:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d2e:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8003d36:	4342      	muls	r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d38:	68d8      	ldr	r0, [r3, #12]
 8003d3a:	f3c0 6041 	ubfx	r0, r0, #25, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d3e:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d42:	3001      	adds	r0, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d44:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d46:	0040      	lsls	r0, r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d48:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8003d4c:	fbb2 f0f0 	udiv	r0, r2, r0
 8003d50:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8003d52:	4805      	ldr	r0, [pc, #20]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d54:	e7eb      	b.n	8003d2e <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8003d56:	4804      	ldr	r0, [pc, #16]	; (8003d68 <HAL_RCC_GetSysClockFreq+0x98>)
}
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	40021000 	.word	0x40021000
 8003d60:	0800b9bc 	.word	0x0800b9bc
 8003d64:	007a1200 	.word	0x007a1200
 8003d68:	00f42400 	.word	0x00f42400

08003d6c <HAL_RCC_OscConfig>:
{
 8003d6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8003d70:	4605      	mov	r5, r0
 8003d72:	b918      	cbnz	r0, 8003d7c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8003d74:	2001      	movs	r0, #1
}
 8003d76:	b003      	add	sp, #12
 8003d78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d7c:	4c94      	ldr	r4, [pc, #592]	; (8003fd0 <HAL_RCC_OscConfig+0x264>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003d7e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d80:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d82:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003d84:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d86:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d8a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003d8e:	d53d      	bpl.n	8003e0c <HAL_RCC_OscConfig+0xa0>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d90:	b11e      	cbz	r6, 8003d9a <HAL_RCC_OscConfig+0x2e>
 8003d92:	2e0c      	cmp	r6, #12
 8003d94:	d16a      	bne.n	8003e6c <HAL_RCC_OscConfig+0x100>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003d96:	2f01      	cmp	r7, #1
 8003d98:	d168      	bne.n	8003e6c <HAL_RCC_OscConfig+0x100>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d9a:	6823      	ldr	r3, [r4, #0]
 8003d9c:	0798      	lsls	r0, r3, #30
 8003d9e:	d502      	bpl.n	8003da6 <HAL_RCC_OscConfig+0x3a>
 8003da0:	69eb      	ldr	r3, [r5, #28]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d0e6      	beq.n	8003d74 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003da6:	6823      	ldr	r3, [r4, #0]
 8003da8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003daa:	0719      	lsls	r1, r3, #28
 8003dac:	bf56      	itet	pl
 8003dae:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8003db2:	6823      	ldrmi	r3, [r4, #0]
 8003db4:	091b      	lsrpl	r3, r3, #4
 8003db6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003dba:	4298      	cmp	r0, r3
 8003dbc:	d93f      	bls.n	8003e3e <HAL_RCC_OscConfig+0xd2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003dbe:	f7ff ff45 	bl	8003c4c <RCC_SetFlashLatencyFromMSIRange>
 8003dc2:	2800      	cmp	r0, #0
 8003dc4:	d1d6      	bne.n	8003d74 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003dc6:	6823      	ldr	r3, [r4, #0]
 8003dc8:	f043 0308 	orr.w	r3, r3, #8
 8003dcc:	6023      	str	r3, [r4, #0]
 8003dce:	6823      	ldr	r3, [r4, #0]
 8003dd0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003dd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003dda:	6863      	ldr	r3, [r4, #4]
 8003ddc:	6a2a      	ldr	r2, [r5, #32]
 8003dde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003de2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003de6:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003de8:	f7ff ff72 	bl	8003cd0 <HAL_RCC_GetSysClockFreq>
 8003dec:	68a3      	ldr	r3, [r4, #8]
 8003dee:	4a79      	ldr	r2, [pc, #484]	; (8003fd4 <HAL_RCC_OscConfig+0x268>)
 8003df0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003df4:	5cd3      	ldrb	r3, [r2, r3]
 8003df6:	f003 031f 	and.w	r3, r3, #31
 8003dfa:	40d8      	lsrs	r0, r3
 8003dfc:	4b76      	ldr	r3, [pc, #472]	; (8003fd8 <HAL_RCC_OscConfig+0x26c>)
 8003dfe:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8003e00:	4b76      	ldr	r3, [pc, #472]	; (8003fdc <HAL_RCC_OscConfig+0x270>)
 8003e02:	6818      	ldr	r0, [r3, #0]
 8003e04:	f7fe fbb4 	bl	8002570 <HAL_InitTick>
        if(status != HAL_OK)
 8003e08:	2800      	cmp	r0, #0
 8003e0a:	d1b4      	bne.n	8003d76 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e0c:	682b      	ldr	r3, [r5, #0]
 8003e0e:	07d8      	lsls	r0, r3, #31
 8003e10:	d463      	bmi.n	8003eda <HAL_RCC_OscConfig+0x16e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e12:	682b      	ldr	r3, [r5, #0]
 8003e14:	0799      	lsls	r1, r3, #30
 8003e16:	f100 80a2 	bmi.w	8003f5e <HAL_RCC_OscConfig+0x1f2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e1a:	682b      	ldr	r3, [r5, #0]
 8003e1c:	0718      	lsls	r0, r3, #28
 8003e1e:	f100 80df 	bmi.w	8003fe0 <HAL_RCC_OscConfig+0x274>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e22:	682b      	ldr	r3, [r5, #0]
 8003e24:	0759      	lsls	r1, r3, #29
 8003e26:	f100 812f 	bmi.w	8004088 <HAL_RCC_OscConfig+0x31c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e2a:	682b      	ldr	r3, [r5, #0]
 8003e2c:	0699      	lsls	r1, r3, #26
 8003e2e:	f100 81ab 	bmi.w	8004188 <HAL_RCC_OscConfig+0x41c>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e32:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f040 81d1 	bne.w	80041dc <HAL_RCC_OscConfig+0x470>
  return HAL_OK;
 8003e3a:	2000      	movs	r0, #0
 8003e3c:	e79b      	b.n	8003d76 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	f043 0308 	orr.w	r3, r3, #8
 8003e44:	6023      	str	r3, [r4, #0]
 8003e46:	6823      	ldr	r3, [r4, #0]
 8003e48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e4c:	4303      	orrs	r3, r0
 8003e4e:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e50:	6863      	ldr	r3, [r4, #4]
 8003e52:	6a2a      	ldr	r2, [r5, #32]
 8003e54:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e58:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003e5c:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e5e:	2e00      	cmp	r6, #0
 8003e60:	d1c2      	bne.n	8003de8 <HAL_RCC_OscConfig+0x7c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e62:	f7ff fef3 	bl	8003c4c <RCC_SetFlashLatencyFromMSIRange>
 8003e66:	2800      	cmp	r0, #0
 8003e68:	d0be      	beq.n	8003de8 <HAL_RCC_OscConfig+0x7c>
 8003e6a:	e783      	b.n	8003d74 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e6c:	69eb      	ldr	r3, [r5, #28]
 8003e6e:	b31b      	cbz	r3, 8003eb8 <HAL_RCC_OscConfig+0x14c>
        __HAL_RCC_MSI_ENABLE();
 8003e70:	6823      	ldr	r3, [r4, #0]
 8003e72:	f043 0301 	orr.w	r3, r3, #1
 8003e76:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003e78:	f7fe fbbc 	bl	80025f4 <HAL_GetTick>
 8003e7c:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e7e:	6823      	ldr	r3, [r4, #0]
 8003e80:	079a      	lsls	r2, r3, #30
 8003e82:	d511      	bpl.n	8003ea8 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e84:	6823      	ldr	r3, [r4, #0]
 8003e86:	f043 0308 	orr.w	r3, r3, #8
 8003e8a:	6023      	str	r3, [r4, #0]
 8003e8c:	6823      	ldr	r3, [r4, #0]
 8003e8e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003e90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e94:	4313      	orrs	r3, r2
 8003e96:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e98:	6863      	ldr	r3, [r4, #4]
 8003e9a:	6a2a      	ldr	r2, [r5, #32]
 8003e9c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ea0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003ea4:	6063      	str	r3, [r4, #4]
 8003ea6:	e7b1      	b.n	8003e0c <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ea8:	f7fe fba4 	bl	80025f4 <HAL_GetTick>
 8003eac:	eba0 0008 	sub.w	r0, r0, r8
 8003eb0:	2802      	cmp	r0, #2
 8003eb2:	d9e4      	bls.n	8003e7e <HAL_RCC_OscConfig+0x112>
            return HAL_TIMEOUT;
 8003eb4:	2003      	movs	r0, #3
 8003eb6:	e75e      	b.n	8003d76 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8003eb8:	6823      	ldr	r3, [r4, #0]
 8003eba:	f023 0301 	bic.w	r3, r3, #1
 8003ebe:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003ec0:	f7fe fb98 	bl	80025f4 <HAL_GetTick>
 8003ec4:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ec6:	6823      	ldr	r3, [r4, #0]
 8003ec8:	079b      	lsls	r3, r3, #30
 8003eca:	d59f      	bpl.n	8003e0c <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ecc:	f7fe fb92 	bl	80025f4 <HAL_GetTick>
 8003ed0:	eba0 0008 	sub.w	r0, r0, r8
 8003ed4:	2802      	cmp	r0, #2
 8003ed6:	d9f6      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x15a>
 8003ed8:	e7ec      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003eda:	2e08      	cmp	r6, #8
 8003edc:	d003      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x17a>
 8003ede:	2e0c      	cmp	r6, #12
 8003ee0:	d108      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x188>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ee2:	2f03      	cmp	r7, #3
 8003ee4:	d106      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x188>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	039a      	lsls	r2, r3, #14
 8003eea:	d592      	bpl.n	8003e12 <HAL_RCC_OscConfig+0xa6>
 8003eec:	686b      	ldr	r3, [r5, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d18f      	bne.n	8003e12 <HAL_RCC_OscConfig+0xa6>
 8003ef2:	e73f      	b.n	8003d74 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ef4:	686b      	ldr	r3, [r5, #4]
 8003ef6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003efa:	d110      	bne.n	8003f1e <HAL_RCC_OscConfig+0x1b2>
 8003efc:	6823      	ldr	r3, [r4, #0]
 8003efe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f02:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003f04:	f7fe fb76 	bl	80025f4 <HAL_GetTick>
 8003f08:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f0a:	6823      	ldr	r3, [r4, #0]
 8003f0c:	039b      	lsls	r3, r3, #14
 8003f0e:	d480      	bmi.n	8003e12 <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f10:	f7fe fb70 	bl	80025f4 <HAL_GetTick>
 8003f14:	eba0 0008 	sub.w	r0, r0, r8
 8003f18:	2864      	cmp	r0, #100	; 0x64
 8003f1a:	d9f6      	bls.n	8003f0a <HAL_RCC_OscConfig+0x19e>
 8003f1c:	e7ca      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f1e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f22:	d104      	bne.n	8003f2e <HAL_RCC_OscConfig+0x1c2>
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f2a:	6023      	str	r3, [r4, #0]
 8003f2c:	e7e6      	b.n	8003efc <HAL_RCC_OscConfig+0x190>
 8003f2e:	6822      	ldr	r2, [r4, #0]
 8003f30:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003f34:	6022      	str	r2, [r4, #0]
 8003f36:	6822      	ldr	r2, [r4, #0]
 8003f38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f3c:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1e0      	bne.n	8003f04 <HAL_RCC_OscConfig+0x198>
        tickstart = HAL_GetTick();
 8003f42:	f7fe fb57 	bl	80025f4 <HAL_GetTick>
 8003f46:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f48:	6823      	ldr	r3, [r4, #0]
 8003f4a:	0398      	lsls	r0, r3, #14
 8003f4c:	f57f af61 	bpl.w	8003e12 <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f50:	f7fe fb50 	bl	80025f4 <HAL_GetTick>
 8003f54:	eba0 0008 	sub.w	r0, r0, r8
 8003f58:	2864      	cmp	r0, #100	; 0x64
 8003f5a:	d9f5      	bls.n	8003f48 <HAL_RCC_OscConfig+0x1dc>
 8003f5c:	e7aa      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003f5e:	2e04      	cmp	r6, #4
 8003f60:	d003      	beq.n	8003f6a <HAL_RCC_OscConfig+0x1fe>
 8003f62:	2e0c      	cmp	r6, #12
 8003f64:	d110      	bne.n	8003f88 <HAL_RCC_OscConfig+0x21c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003f66:	2f02      	cmp	r7, #2
 8003f68:	d10e      	bne.n	8003f88 <HAL_RCC_OscConfig+0x21c>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f6a:	6823      	ldr	r3, [r4, #0]
 8003f6c:	0559      	lsls	r1, r3, #21
 8003f6e:	d503      	bpl.n	8003f78 <HAL_RCC_OscConfig+0x20c>
 8003f70:	68eb      	ldr	r3, [r5, #12]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	f43f aefe 	beq.w	8003d74 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f78:	6863      	ldr	r3, [r4, #4]
 8003f7a:	692a      	ldr	r2, [r5, #16]
 8003f7c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003f80:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003f84:	6063      	str	r3, [r4, #4]
 8003f86:	e748      	b.n	8003e1a <HAL_RCC_OscConfig+0xae>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f88:	68eb      	ldr	r3, [r5, #12]
 8003f8a:	b17b      	cbz	r3, 8003fac <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_HSI_ENABLE();
 8003f8c:	6823      	ldr	r3, [r4, #0]
 8003f8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f92:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003f94:	f7fe fb2e 	bl	80025f4 <HAL_GetTick>
 8003f98:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f9a:	6823      	ldr	r3, [r4, #0]
 8003f9c:	055a      	lsls	r2, r3, #21
 8003f9e:	d4eb      	bmi.n	8003f78 <HAL_RCC_OscConfig+0x20c>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fa0:	f7fe fb28 	bl	80025f4 <HAL_GetTick>
 8003fa4:	1bc0      	subs	r0, r0, r7
 8003fa6:	2802      	cmp	r0, #2
 8003fa8:	d9f7      	bls.n	8003f9a <HAL_RCC_OscConfig+0x22e>
 8003faa:	e783      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fb2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003fb4:	f7fe fb1e 	bl	80025f4 <HAL_GetTick>
 8003fb8:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003fba:	6823      	ldr	r3, [r4, #0]
 8003fbc:	055b      	lsls	r3, r3, #21
 8003fbe:	f57f af2c 	bpl.w	8003e1a <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fc2:	f7fe fb17 	bl	80025f4 <HAL_GetTick>
 8003fc6:	1bc0      	subs	r0, r0, r7
 8003fc8:	2802      	cmp	r0, #2
 8003fca:	d9f6      	bls.n	8003fba <HAL_RCC_OscConfig+0x24e>
 8003fcc:	e772      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
 8003fce:	bf00      	nop
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	0800b9a3 	.word	0x0800b9a3
 8003fd8:	20000010 	.word	0x20000010
 8003fdc:	20000018 	.word	0x20000018
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fe0:	696b      	ldr	r3, [r5, #20]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d03c      	beq.n	8004060 <HAL_RCC_OscConfig+0x2f4>
      uint32_t csr_temp = RCC->CSR;
 8003fe6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8003fea:	69a9      	ldr	r1, [r5, #24]
 8003fec:	f003 0210 	and.w	r2, r3, #16
 8003ff0:	4291      	cmp	r1, r2
 8003ff2:	d00e      	beq.n	8004012 <HAL_RCC_OscConfig+0x2a6>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003ff4:	f003 0203 	and.w	r2, r3, #3
 8003ff8:	2a02      	cmp	r2, #2
 8003ffa:	f43f aebb 	beq.w	8003d74 <HAL_RCC_OscConfig+0x8>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003ffe:	07da      	lsls	r2, r3, #31
 8004000:	d41b      	bmi.n	800403a <HAL_RCC_OscConfig+0x2ce>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8004002:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8004006:	69aa      	ldr	r2, [r5, #24]
 8004008:	f023 0310 	bic.w	r3, r3, #16
 800400c:	4313      	orrs	r3, r2
 800400e:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      __HAL_RCC_LSI_ENABLE();
 8004012:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8004016:	f043 0301 	orr.w	r3, r3, #1
 800401a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 800401e:	f7fe fae9 	bl	80025f4 <HAL_GetTick>
 8004022:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004024:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8004028:	0798      	lsls	r0, r3, #30
 800402a:	f53f aefa 	bmi.w	8003e22 <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800402e:	f7fe fae1 	bl	80025f4 <HAL_GetTick>
 8004032:	1bc0      	subs	r0, r0, r7
 8004034:	2811      	cmp	r0, #17
 8004036:	d9f5      	bls.n	8004024 <HAL_RCC_OscConfig+0x2b8>
 8004038:	e73c      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
          __HAL_RCC_LSI_DISABLE();
 800403a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800403e:	f023 0301 	bic.w	r3, r3, #1
 8004042:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
          tickstart = HAL_GetTick();
 8004046:	f7fe fad5 	bl	80025f4 <HAL_GetTick>
 800404a:	4607      	mov	r7, r0
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800404c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8004050:	079b      	lsls	r3, r3, #30
 8004052:	d5d6      	bpl.n	8004002 <HAL_RCC_OscConfig+0x296>
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004054:	f7fe face 	bl	80025f4 <HAL_GetTick>
 8004058:	1bc0      	subs	r0, r0, r7
 800405a:	2811      	cmp	r0, #17
 800405c:	d9f6      	bls.n	800404c <HAL_RCC_OscConfig+0x2e0>
 800405e:	e729      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_LSI_DISABLE();
 8004060:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8004064:	f023 0301 	bic.w	r3, r3, #1
 8004068:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 800406c:	f7fe fac2 	bl	80025f4 <HAL_GetTick>
 8004070:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004072:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8004076:	0799      	lsls	r1, r3, #30
 8004078:	f57f aed3 	bpl.w	8003e22 <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800407c:	f7fe faba 	bl	80025f4 <HAL_GetTick>
 8004080:	1bc0      	subs	r0, r0, r7
 8004082:	2811      	cmp	r0, #17
 8004084:	d9f5      	bls.n	8004072 <HAL_RCC_OscConfig+0x306>
 8004086:	e715      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004088:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800408a:	00da      	lsls	r2, r3, #3
 800408c:	d430      	bmi.n	80040f0 <HAL_RCC_OscConfig+0x384>
      __HAL_RCC_PWR_CLK_ENABLE();
 800408e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004090:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004094:	65a3      	str	r3, [r4, #88]	; 0x58
 8004096:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800409c:	9301      	str	r3, [sp, #4]
 800409e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80040a0:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040a2:	f8df 8270 	ldr.w	r8, [pc, #624]	; 8004314 <HAL_RCC_OscConfig+0x5a8>
 80040a6:	f8d8 3000 	ldr.w	r3, [r8]
 80040aa:	05db      	lsls	r3, r3, #23
 80040ac:	d522      	bpl.n	80040f4 <HAL_RCC_OscConfig+0x388>
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80040ae:	68aa      	ldr	r2, [r5, #8]
 80040b0:	07d0      	lsls	r0, r2, #31
 80040b2:	d433      	bmi.n	800411c <HAL_RCC_OscConfig+0x3b0>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80040b4:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80040b8:	f023 0301 	bic.w	r3, r3, #1
 80040bc:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80040c0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80040c4:	f023 0304 	bic.w	r3, r3, #4
 80040c8:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040cc:	2a00      	cmp	r2, #0
 80040ce:	d13c      	bne.n	800414a <HAL_RCC_OscConfig+0x3de>
      tickstart = HAL_GetTick();
 80040d0:	f7fe fa90 	bl	80025f4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040d4:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80040d8:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040da:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80040de:	0798      	lsls	r0, r3, #30
 80040e0:	d44b      	bmi.n	800417a <HAL_RCC_OscConfig+0x40e>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80040e2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80040e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040ea:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80040ee:	e035      	b.n	800415c <HAL_RCC_OscConfig+0x3f0>
    FlagStatus       pwrclkchanged = RESET;
 80040f0:	2700      	movs	r7, #0
 80040f2:	e7d6      	b.n	80040a2 <HAL_RCC_OscConfig+0x336>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040f4:	f8d8 3000 	ldr.w	r3, [r8]
 80040f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040fc:	f8c8 3000 	str.w	r3, [r8]
      tickstart = HAL_GetTick();
 8004100:	f7fe fa78 	bl	80025f4 <HAL_GetTick>
 8004104:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004106:	f8d8 3000 	ldr.w	r3, [r8]
 800410a:	05d9      	lsls	r1, r3, #23
 800410c:	d4cf      	bmi.n	80040ae <HAL_RCC_OscConfig+0x342>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800410e:	f7fe fa71 	bl	80025f4 <HAL_GetTick>
 8004112:	eba0 0009 	sub.w	r0, r0, r9
 8004116:	2802      	cmp	r0, #2
 8004118:	d9f5      	bls.n	8004106 <HAL_RCC_OscConfig+0x39a>
 800411a:	e6cb      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 800411c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004120:	f002 0180 	and.w	r1, r2, #128	; 0x80
 8004124:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004128:	430b      	orrs	r3, r1
 800412a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800412e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004132:	0752      	lsls	r2, r2, #29
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004134:	bf42      	ittt	mi
 8004136:	f043 0304 	orrmi.w	r3, r3, #4
 800413a:	f8c4 3090 	strmi.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800413e:	f8d4 3090 	ldrmi.w	r3, [r4, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004142:	f043 0301 	orr.w	r3, r3, #1
 8004146:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 800414a:	f7fe fa53 	bl	80025f4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800414e:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004152:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004154:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004158:	079b      	lsls	r3, r3, #30
 800415a:	d507      	bpl.n	800416c <HAL_RCC_OscConfig+0x400>
    if(pwrclkchanged == SET)
 800415c:	2f00      	cmp	r7, #0
 800415e:	f43f ae64 	beq.w	8003e2a <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004162:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004164:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004168:	65a3      	str	r3, [r4, #88]	; 0x58
 800416a:	e65e      	b.n	8003e2a <HAL_RCC_OscConfig+0xbe>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800416c:	f7fe fa42 	bl	80025f4 <HAL_GetTick>
 8004170:	eba0 0008 	sub.w	r0, r0, r8
 8004174:	4548      	cmp	r0, r9
 8004176:	d9ed      	bls.n	8004154 <HAL_RCC_OscConfig+0x3e8>
 8004178:	e69c      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800417a:	f7fe fa3b 	bl	80025f4 <HAL_GetTick>
 800417e:	eba0 0008 	sub.w	r0, r0, r8
 8004182:	4548      	cmp	r0, r9
 8004184:	d9a9      	bls.n	80040da <HAL_RCC_OscConfig+0x36e>
 8004186:	e695      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004188:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800418a:	b19b      	cbz	r3, 80041b4 <HAL_RCC_OscConfig+0x448>
      __HAL_RCC_HSI48_ENABLE();
 800418c:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8004190:	f043 0301 	orr.w	r3, r3, #1
 8004194:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004198:	f7fe fa2c 	bl	80025f4 <HAL_GetTick>
 800419c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800419e:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80041a2:	079a      	lsls	r2, r3, #30
 80041a4:	f53f ae45 	bmi.w	8003e32 <HAL_RCC_OscConfig+0xc6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041a8:	f7fe fa24 	bl	80025f4 <HAL_GetTick>
 80041ac:	1bc0      	subs	r0, r0, r7
 80041ae:	2802      	cmp	r0, #2
 80041b0:	d9f5      	bls.n	800419e <HAL_RCC_OscConfig+0x432>
 80041b2:	e67f      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSI48_DISABLE();
 80041b4:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80041b8:	f023 0301 	bic.w	r3, r3, #1
 80041bc:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 80041c0:	f7fe fa18 	bl	80025f4 <HAL_GetTick>
 80041c4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041c6:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80041ca:	079b      	lsls	r3, r3, #30
 80041cc:	f57f ae31 	bpl.w	8003e32 <HAL_RCC_OscConfig+0xc6>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041d0:	f7fe fa10 	bl	80025f4 <HAL_GetTick>
 80041d4:	1bc0      	subs	r0, r0, r7
 80041d6:	2802      	cmp	r0, #2
 80041d8:	d9f5      	bls.n	80041c6 <HAL_RCC_OscConfig+0x45a>
 80041da:	e66b      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d17a      	bne.n	80042d6 <HAL_RCC_OscConfig+0x56a>
      pll_config = RCC->PLLCFGR;
 80041e0:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80041e4:	f003 0103 	and.w	r1, r3, #3
 80041e8:	4291      	cmp	r1, r2
 80041ea:	d11c      	bne.n	8004226 <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041ec:	6b69      	ldr	r1, [r5, #52]	; 0x34
 80041ee:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80041f2:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041f4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80041f8:	d115      	bne.n	8004226 <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041fa:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 80041fc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004200:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8004204:	d10f      	bne.n	8004226 <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004206:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8004208:	0852      	lsrs	r2, r2, #1
 800420a:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 800420e:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004210:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8004214:	d107      	bne.n	8004226 <HAL_RCC_OscConfig+0x4ba>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004216:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8004218:	0852      	lsrs	r2, r2, #1
 800421a:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800421e:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004220:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8004224:	d03e      	beq.n	80042a4 <HAL_RCC_OscConfig+0x538>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004226:	2e0c      	cmp	r6, #12
 8004228:	f43f ada4 	beq.w	8003d74 <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 800422c:	6823      	ldr	r3, [r4, #0]
 800422e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004232:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 8004234:	f7fe f9de 	bl	80025f4 <HAL_GetTick>
 8004238:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	0198      	lsls	r0, r3, #6
 800423e:	d42b      	bmi.n	8004298 <HAL_RCC_OscConfig+0x52c>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004240:	68e2      	ldr	r2, [r4, #12]
 8004242:	4b33      	ldr	r3, [pc, #204]	; (8004310 <HAL_RCC_OscConfig+0x5a4>)
 8004244:	4013      	ands	r3, r2
 8004246:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8004248:	4313      	orrs	r3, r2
 800424a:	6baa      	ldr	r2, [r5, #56]	; 0x38
 800424c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004250:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8004252:	3a01      	subs	r2, #1
 8004254:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004258:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800425a:	0852      	lsrs	r2, r2, #1
 800425c:	3a01      	subs	r2, #1
 800425e:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8004262:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8004264:	0852      	lsrs	r2, r2, #1
 8004266:	3a01      	subs	r2, #1
 8004268:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800426c:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 800426e:	6823      	ldr	r3, [r4, #0]
 8004270:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004274:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004276:	68e3      	ldr	r3, [r4, #12]
 8004278:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800427c:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 800427e:	f7fe f9b9 	bl	80025f4 <HAL_GetTick>
 8004282:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004284:	6823      	ldr	r3, [r4, #0]
 8004286:	0199      	lsls	r1, r3, #6
 8004288:	f53f add7 	bmi.w	8003e3a <HAL_RCC_OscConfig+0xce>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800428c:	f7fe f9b2 	bl	80025f4 <HAL_GetTick>
 8004290:	1b40      	subs	r0, r0, r5
 8004292:	2802      	cmp	r0, #2
 8004294:	d9f6      	bls.n	8004284 <HAL_RCC_OscConfig+0x518>
 8004296:	e60d      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004298:	f7fe f9ac 	bl	80025f4 <HAL_GetTick>
 800429c:	1b80      	subs	r0, r0, r6
 800429e:	2802      	cmp	r0, #2
 80042a0:	d9cb      	bls.n	800423a <HAL_RCC_OscConfig+0x4ce>
 80042a2:	e607      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042a4:	6823      	ldr	r3, [r4, #0]
 80042a6:	019a      	lsls	r2, r3, #6
 80042a8:	f53f adc7 	bmi.w	8003e3a <HAL_RCC_OscConfig+0xce>
          __HAL_RCC_PLL_ENABLE();
 80042ac:	6823      	ldr	r3, [r4, #0]
 80042ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042b2:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042b4:	68e3      	ldr	r3, [r4, #12]
 80042b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042ba:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 80042bc:	f7fe f99a 	bl	80025f4 <HAL_GetTick>
 80042c0:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042c2:	6823      	ldr	r3, [r4, #0]
 80042c4:	019b      	lsls	r3, r3, #6
 80042c6:	f53f adb8 	bmi.w	8003e3a <HAL_RCC_OscConfig+0xce>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ca:	f7fe f993 	bl	80025f4 <HAL_GetTick>
 80042ce:	1b40      	subs	r0, r0, r5
 80042d0:	2802      	cmp	r0, #2
 80042d2:	d9f6      	bls.n	80042c2 <HAL_RCC_OscConfig+0x556>
 80042d4:	e5ee      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042d6:	2e0c      	cmp	r6, #12
 80042d8:	f43f ad4c 	beq.w	8003d74 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 80042dc:	6823      	ldr	r3, [r4, #0]
 80042de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042e2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80042e4:	f7fe f986 	bl	80025f4 <HAL_GetTick>
 80042e8:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042ea:	6823      	ldr	r3, [r4, #0]
 80042ec:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 80042f0:	d107      	bne.n	8004302 <HAL_RCC_OscConfig+0x596>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 80042f2:	68e2      	ldr	r2, [r4, #12]
 80042f4:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 80042f8:	f022 0203 	bic.w	r2, r2, #3
 80042fc:	60e2      	str	r2, [r4, #12]
  return HAL_OK;
 80042fe:	4618      	mov	r0, r3
 8004300:	e539      	b.n	8003d76 <HAL_RCC_OscConfig+0xa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004302:	f7fe f977 	bl	80025f4 <HAL_GetTick>
 8004306:	1b40      	subs	r0, r0, r5
 8004308:	2802      	cmp	r0, #2
 800430a:	d9ee      	bls.n	80042ea <HAL_RCC_OscConfig+0x57e>
 800430c:	e5d2      	b.n	8003eb4 <HAL_RCC_OscConfig+0x148>
 800430e:	bf00      	nop
 8004310:	f99f808c 	.word	0xf99f808c
 8004314:	40007000 	.word	0x40007000

08004318 <HAL_RCC_ClockConfig>:
{
 8004318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800431c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800431e:	4604      	mov	r4, r0
 8004320:	b910      	cbnz	r0, 8004328 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8004322:	2001      	movs	r0, #1
}
 8004324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004328:	4a4b      	ldr	r2, [pc, #300]	; (8004458 <HAL_RCC_ClockConfig+0x140>)
 800432a:	6813      	ldr	r3, [r2, #0]
 800432c:	f003 0307 	and.w	r3, r3, #7
 8004330:	428b      	cmp	r3, r1
 8004332:	d32c      	bcc.n	800438e <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004334:	6820      	ldr	r0, [r4, #0]
 8004336:	0786      	lsls	r6, r0, #30
 8004338:	d434      	bmi.n	80043a4 <HAL_RCC_ClockConfig+0x8c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800433a:	07c1      	lsls	r1, r0, #31
 800433c:	d43f      	bmi.n	80043be <HAL_RCC_ClockConfig+0xa6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800433e:	6821      	ldr	r1, [r4, #0]
 8004340:	078a      	lsls	r2, r1, #30
 8004342:	d468      	bmi.n	8004416 <HAL_RCC_ClockConfig+0xfe>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004344:	4a44      	ldr	r2, [pc, #272]	; (8004458 <HAL_RCC_ClockConfig+0x140>)
 8004346:	6813      	ldr	r3, [r2, #0]
 8004348:	f003 0307 	and.w	r3, r3, #7
 800434c:	42ab      	cmp	r3, r5
 800434e:	d86f      	bhi.n	8004430 <HAL_RCC_ClockConfig+0x118>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004350:	f011 0f04 	tst.w	r1, #4
 8004354:	4d41      	ldr	r5, [pc, #260]	; (800445c <HAL_RCC_ClockConfig+0x144>)
 8004356:	d177      	bne.n	8004448 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004358:	070b      	lsls	r3, r1, #28
 800435a:	d506      	bpl.n	800436a <HAL_RCC_ClockConfig+0x52>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800435c:	68ab      	ldr	r3, [r5, #8]
 800435e:	6922      	ldr	r2, [r4, #16]
 8004360:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004364:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004368:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800436a:	f7ff fcb1 	bl	8003cd0 <HAL_RCC_GetSysClockFreq>
 800436e:	68ab      	ldr	r3, [r5, #8]
 8004370:	4a3b      	ldr	r2, [pc, #236]	; (8004460 <HAL_RCC_ClockConfig+0x148>)
 8004372:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8004376:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800437a:	5cd3      	ldrb	r3, [r2, r3]
 800437c:	f003 031f 	and.w	r3, r3, #31
 8004380:	40d8      	lsrs	r0, r3
 8004382:	4b38      	ldr	r3, [pc, #224]	; (8004464 <HAL_RCC_ClockConfig+0x14c>)
 8004384:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8004386:	4b38      	ldr	r3, [pc, #224]	; (8004468 <HAL_RCC_ClockConfig+0x150>)
 8004388:	6818      	ldr	r0, [r3, #0]
 800438a:	f7fe b8f1 	b.w	8002570 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800438e:	6813      	ldr	r3, [r2, #0]
 8004390:	f023 0307 	bic.w	r3, r3, #7
 8004394:	430b      	orrs	r3, r1
 8004396:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004398:	6813      	ldr	r3, [r2, #0]
 800439a:	f003 0307 	and.w	r3, r3, #7
 800439e:	428b      	cmp	r3, r1
 80043a0:	d1bf      	bne.n	8004322 <HAL_RCC_ClockConfig+0xa>
 80043a2:	e7c7      	b.n	8004334 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80043a4:	4a2d      	ldr	r2, [pc, #180]	; (800445c <HAL_RCC_ClockConfig+0x144>)
 80043a6:	68a6      	ldr	r6, [r4, #8]
 80043a8:	6891      	ldr	r1, [r2, #8]
 80043aa:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 80043ae:	428e      	cmp	r6, r1
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043b0:	bf81      	itttt	hi
 80043b2:	6893      	ldrhi	r3, [r2, #8]
 80043b4:	f023 03f0 	bichi.w	r3, r3, #240	; 0xf0
 80043b8:	4333      	orrhi	r3, r6
 80043ba:	6093      	strhi	r3, [r2, #8]
 80043bc:	e7bd      	b.n	800433a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043be:	6862      	ldr	r2, [r4, #4]
 80043c0:	4e26      	ldr	r6, [pc, #152]	; (800445c <HAL_RCC_ClockConfig+0x144>)
 80043c2:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043c4:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043c6:	d11a      	bne.n	80043fe <HAL_RCC_ClockConfig+0xe6>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043c8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043cc:	d0a9      	beq.n	8004322 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043ce:	68b3      	ldr	r3, [r6, #8]
 80043d0:	f023 0303 	bic.w	r3, r3, #3
 80043d4:	4313      	orrs	r3, r2
 80043d6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80043d8:	f7fe f90c 	bl	80025f4 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043dc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80043e0:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043e2:	68b3      	ldr	r3, [r6, #8]
 80043e4:	6862      	ldr	r2, [r4, #4]
 80043e6:	f003 030c 	and.w	r3, r3, #12
 80043ea:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80043ee:	d0a6      	beq.n	800433e <HAL_RCC_ClockConfig+0x26>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043f0:	f7fe f900 	bl	80025f4 <HAL_GetTick>
 80043f4:	1bc0      	subs	r0, r0, r7
 80043f6:	4540      	cmp	r0, r8
 80043f8:	d9f3      	bls.n	80043e2 <HAL_RCC_ClockConfig+0xca>
        return HAL_TIMEOUT;
 80043fa:	2003      	movs	r0, #3
 80043fc:	e792      	b.n	8004324 <HAL_RCC_ClockConfig+0xc>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043fe:	2a02      	cmp	r2, #2
 8004400:	d102      	bne.n	8004408 <HAL_RCC_ClockConfig+0xf0>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004402:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004406:	e7e1      	b.n	80043cc <HAL_RCC_ClockConfig+0xb4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004408:	b912      	cbnz	r2, 8004410 <HAL_RCC_ClockConfig+0xf8>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800440a:	f013 0f02 	tst.w	r3, #2
 800440e:	e7dd      	b.n	80043cc <HAL_RCC_ClockConfig+0xb4>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004410:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004414:	e7da      	b.n	80043cc <HAL_RCC_ClockConfig+0xb4>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004416:	4a11      	ldr	r2, [pc, #68]	; (800445c <HAL_RCC_ClockConfig+0x144>)
 8004418:	68a6      	ldr	r6, [r4, #8]
 800441a:	6890      	ldr	r0, [r2, #8]
 800441c:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
 8004420:	4286      	cmp	r6, r0
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004422:	bf3f      	itttt	cc
 8004424:	6893      	ldrcc	r3, [r2, #8]
 8004426:	f023 03f0 	biccc.w	r3, r3, #240	; 0xf0
 800442a:	4333      	orrcc	r3, r6
 800442c:	6093      	strcc	r3, [r2, #8]
 800442e:	e789      	b.n	8004344 <HAL_RCC_ClockConfig+0x2c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004430:	6813      	ldr	r3, [r2, #0]
 8004432:	f023 0307 	bic.w	r3, r3, #7
 8004436:	432b      	orrs	r3, r5
 8004438:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800443a:	6813      	ldr	r3, [r2, #0]
 800443c:	f003 0307 	and.w	r3, r3, #7
 8004440:	42ab      	cmp	r3, r5
 8004442:	f47f af6e 	bne.w	8004322 <HAL_RCC_ClockConfig+0xa>
 8004446:	e783      	b.n	8004350 <HAL_RCC_ClockConfig+0x38>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004448:	68ab      	ldr	r3, [r5, #8]
 800444a:	68e2      	ldr	r2, [r4, #12]
 800444c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004450:	4313      	orrs	r3, r2
 8004452:	60ab      	str	r3, [r5, #8]
 8004454:	e780      	b.n	8004358 <HAL_RCC_ClockConfig+0x40>
 8004456:	bf00      	nop
 8004458:	40022000 	.word	0x40022000
 800445c:	40021000 	.word	0x40021000
 8004460:	0800b9a3 	.word	0x0800b9a3
 8004464:	20000010 	.word	0x20000010
 8004468:	20000018 	.word	0x20000018

0800446c <HAL_RCC_GetHCLKFreq>:
}
 800446c:	4b01      	ldr	r3, [pc, #4]	; (8004474 <HAL_RCC_GetHCLKFreq+0x8>)
 800446e:	6818      	ldr	r0, [r3, #0]
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	20000010 	.word	0x20000010

08004478 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004478:	4b05      	ldr	r3, [pc, #20]	; (8004490 <HAL_RCC_GetPCLK1Freq+0x18>)
 800447a:	4a06      	ldr	r2, [pc, #24]	; (8004494 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004482:	5cd3      	ldrb	r3, [r2, r3]
 8004484:	4a04      	ldr	r2, [pc, #16]	; (8004498 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004486:	6810      	ldr	r0, [r2, #0]
 8004488:	f003 031f 	and.w	r3, r3, #31
}
 800448c:	40d8      	lsrs	r0, r3
 800448e:	4770      	bx	lr
 8004490:	40021000 	.word	0x40021000
 8004494:	0800b9b3 	.word	0x0800b9b3
 8004498:	20000010 	.word	0x20000010

0800449c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800449c:	4b05      	ldr	r3, [pc, #20]	; (80044b4 <HAL_RCC_GetPCLK2Freq+0x18>)
 800449e:	4a06      	ldr	r2, [pc, #24]	; (80044b8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80044a6:	5cd3      	ldrb	r3, [r2, r3]
 80044a8:	4a04      	ldr	r2, [pc, #16]	; (80044bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80044aa:	6810      	ldr	r0, [r2, #0]
 80044ac:	f003 031f 	and.w	r3, r3, #31
}
 80044b0:	40d8      	lsrs	r0, r3
 80044b2:	4770      	bx	lr
 80044b4:	40021000 	.word	0x40021000
 80044b8:	0800b9b3 	.word	0x0800b9b3
 80044bc:	20000010 	.word	0x20000010

080044c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044c0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80044c4:	4604      	mov	r4, r0
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044c6:	6800      	ldr	r0, [r0, #0]
 80044c8:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 80044cc:	d039      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x82>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80044ce:	4d75      	ldr	r5, [pc, #468]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80044d0:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80044d2:	00d8      	lsls	r0, r3, #3
 80044d4:	d427      	bmi.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044d6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80044d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044dc:	65ab      	str	r3, [r5, #88]	; 0x58
 80044de:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80044e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044e4:	9301      	str	r3, [sp, #4]
 80044e6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80044e8:	2601      	movs	r6, #1
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044ea:	4f6f      	ldr	r7, [pc, #444]	; (80046a8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044f2:	603b      	str	r3, [r7, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80044f4:	f7fe f87e 	bl	80025f4 <HAL_GetTick>
 80044f8:	4680      	mov	r8, r0

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	05d9      	lsls	r1, r3, #23
 80044fe:	d514      	bpl.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x6a>
    }

    if(ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004500:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004504:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004508:	d003      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800450a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800450c:	4293      	cmp	r3, r2
 800450e:	f040 80a3 	bne.w	8004658 <HAL_RCCEx_PeriphCLKConfig+0x198>
      }

      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004512:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8004516:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004518:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800451c:	4313      	orrs	r3, r2
 800451e:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004522:	2000      	movs	r0, #0
 8004524:	e008      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;
 8004526:	2600      	movs	r6, #0
 8004528:	e7df      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x2a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800452a:	f7fe f863 	bl	80025f4 <HAL_GetTick>
 800452e:	eba0 0008 	sub.w	r0, r0, r8
 8004532:	2802      	cmp	r0, #2
 8004534:	d9e1      	bls.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x3a>
        ret = HAL_TIMEOUT;
 8004536:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004538:	b11e      	cbz	r6, 8004542 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800453a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800453c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004540:	65ab      	str	r3, [r5, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004542:	6823      	ldr	r3, [r4, #0]
 8004544:	07df      	lsls	r7, r3, #31
 8004546:	d508      	bpl.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004548:	4956      	ldr	r1, [pc, #344]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800454a:	6865      	ldr	r5, [r4, #4]
 800454c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004550:	f022 0203 	bic.w	r2, r2, #3
 8004554:	432a      	orrs	r2, r5
 8004556:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800455a:	079e      	lsls	r6, r3, #30
 800455c:	d508      	bpl.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800455e:	4951      	ldr	r1, [pc, #324]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004560:	68a5      	ldr	r5, [r4, #8]
 8004562:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004566:	f022 020c 	bic.w	r2, r2, #12
 800456a:	432a      	orrs	r2, r5
 800456c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004570:	075d      	lsls	r5, r3, #29
 8004572:	d508      	bpl.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004574:	494b      	ldr	r1, [pc, #300]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004576:	68e5      	ldr	r5, [r4, #12]
 8004578:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800457c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8004580:	432a      	orrs	r2, r5
 8004582:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004586:	0699      	lsls	r1, r3, #26
 8004588:	d508      	bpl.n	800459c <HAL_RCCEx_PeriphCLKConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800458a:	4946      	ldr	r1, [pc, #280]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800458c:	6925      	ldr	r5, [r4, #16]
 800458e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004592:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004596:	432a      	orrs	r2, r5
 8004598:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800459c:	059a      	lsls	r2, r3, #22
 800459e:	d508      	bpl.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045a0:	4940      	ldr	r1, [pc, #256]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80045a2:	6a25      	ldr	r5, [r4, #32]
 80045a4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80045a8:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80045ac:	432a      	orrs	r2, r5
 80045ae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80045b2:	055f      	lsls	r7, r3, #21
 80045b4:	d508      	bpl.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80045b6:	493b      	ldr	r1, [pc, #236]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80045b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80045ba:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80045be:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80045c2:	432a      	orrs	r2, r5
 80045c4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045c8:	065e      	lsls	r6, r3, #25
 80045ca:	d508      	bpl.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045cc:	4935      	ldr	r1, [pc, #212]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80045ce:	6965      	ldr	r5, [r4, #20]
 80045d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80045d4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80045d8:	432a      	orrs	r2, r5
 80045da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045de:	061d      	lsls	r5, r3, #24
 80045e0:	d508      	bpl.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045e2:	4930      	ldr	r1, [pc, #192]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80045e4:	69a5      	ldr	r5, [r4, #24]
 80045e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80045ea:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80045ee:	432a      	orrs	r2, r5
 80045f0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045f4:	05d9      	lsls	r1, r3, #23
 80045f6:	d508      	bpl.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045f8:	492a      	ldr	r1, [pc, #168]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80045fa:	69e5      	ldr	r5, [r4, #28]
 80045fc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004600:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8004604:	432a      	orrs	r2, r5
 8004606:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800460a:	049a      	lsls	r2, r3, #18
 800460c:	d50f      	bpl.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800460e:	4925      	ldr	r1, [pc, #148]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004610:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8004612:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004616:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800461a:	432a      	orrs	r2, r5
 800461c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004620:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004624:	bf02      	ittt	eq
 8004626:	68ca      	ldreq	r2, [r1, #12]
 8004628:	f442 1280 	orreq.w	r2, r2, #1048576	; 0x100000
 800462c:	60ca      	streq	r2, [r1, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800462e:	035b      	lsls	r3, r3, #13
 8004630:	d50f      	bpl.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004632:	4a1c      	ldr	r2, [pc, #112]	; (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004634:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004636:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800463a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800463e:	430b      	orrs	r3, r1

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004640:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004644:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004648:	d103      	bne.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800464a:	68d3      	ldr	r3, [r2, #12]
 800464c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004650:	60d3      	str	r3, [r2, #12]
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
}
 8004652:	b002      	add	sp, #8
 8004654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004658:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800465c:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8004660:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004664:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004668:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800466c:	f422 7140 	bic.w	r1, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004670:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004674:	07d2      	lsls	r2, r2, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004676:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800467a:	f8c5 1090 	str.w	r1, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800467e:	f57f af48 	bpl.w	8004512 <HAL_RCCEx_PeriphCLKConfig+0x52>
        tickstart = HAL_GetTick();
 8004682:	f7fd ffb7 	bl	80025f4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004686:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800468a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800468c:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8004690:	079b      	lsls	r3, r3, #30
 8004692:	f53f af3e 	bmi.w	8004512 <HAL_RCCEx_PeriphCLKConfig+0x52>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004696:	f7fd ffad 	bl	80025f4 <HAL_GetTick>
 800469a:	1bc0      	subs	r0, r0, r7
 800469c:	4540      	cmp	r0, r8
 800469e:	d9f5      	bls.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80046a0:	e749      	b.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046a2:	bf00      	nop
 80046a4:	40021000 	.word	0x40021000
 80046a8:	40007000 	.word	0x40007000

080046ac <HAL_RCCEx_EnableMSIPLLMode>:
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80046ac:	4a02      	ldr	r2, [pc, #8]	; (80046b8 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 80046ae:	6813      	ldr	r3, [r2, #0]
 80046b0:	f043 0304 	orr.w	r3, r3, #4
 80046b4:	6013      	str	r3, [r2, #0]
}
 80046b6:	4770      	bx	lr
 80046b8:	40021000 	.word	0x40021000

080046bc <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046bc:	6a03      	ldr	r3, [r0, #32]
 80046be:	f023 0301 	bic.w	r3, r3, #1
 80046c2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046c4:	6a03      	ldr	r3, [r0, #32]
{
 80046c6:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046c8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046ca:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046cc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046ce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80046d2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80046d6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046d8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80046da:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80046de:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046e0:	4d12      	ldr	r5, [pc, #72]	; (800472c <TIM_OC1_SetConfig+0x70>)
 80046e2:	42a8      	cmp	r0, r5
 80046e4:	d006      	beq.n	80046f4 <TIM_OC1_SetConfig+0x38>
 80046e6:	4e12      	ldr	r6, [pc, #72]	; (8004730 <TIM_OC1_SetConfig+0x74>)
 80046e8:	42b0      	cmp	r0, r6
 80046ea:	d003      	beq.n	80046f4 <TIM_OC1_SetConfig+0x38>
 80046ec:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80046f0:	42b0      	cmp	r0, r6
 80046f2:	d114      	bne.n	800471e <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80046f4:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80046f6:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80046fa:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046fc:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80046fe:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004702:	d006      	beq.n	8004712 <TIM_OC1_SetConfig+0x56>
 8004704:	4d0a      	ldr	r5, [pc, #40]	; (8004730 <TIM_OC1_SetConfig+0x74>)
 8004706:	42a8      	cmp	r0, r5
 8004708:	d003      	beq.n	8004712 <TIM_OC1_SetConfig+0x56>
 800470a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800470e:	42a8      	cmp	r0, r5
 8004710:	d105      	bne.n	800471e <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004712:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004716:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 800471a:	4334      	orrs	r4, r6
 800471c:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800471e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004720:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004722:	684a      	ldr	r2, [r1, #4]
 8004724:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004726:	6203      	str	r3, [r0, #32]
}
 8004728:	bd70      	pop	{r4, r5, r6, pc}
 800472a:	bf00      	nop
 800472c:	40012c00 	.word	0x40012c00
 8004730:	40014000 	.word	0x40014000

08004734 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004734:	6a03      	ldr	r3, [r0, #32]
 8004736:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800473a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800473c:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800473e:	6842      	ldr	r2, [r0, #4]
{
 8004740:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004742:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004744:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004746:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 800474a:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800474e:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004750:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8004752:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004756:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800475a:	4d0f      	ldr	r5, [pc, #60]	; (8004798 <TIM_OC3_SetConfig+0x64>)
 800475c:	42a8      	cmp	r0, r5
 800475e:	d10e      	bne.n	800477e <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004760:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8004762:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004766:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800476a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800476e:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004772:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004776:	4335      	orrs	r5, r6
 8004778:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 800477c:	e005      	b.n	800478a <TIM_OC3_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800477e:	4d07      	ldr	r5, [pc, #28]	; (800479c <TIM_OC3_SetConfig+0x68>)
 8004780:	42a8      	cmp	r0, r5
 8004782:	d0f4      	beq.n	800476e <TIM_OC3_SetConfig+0x3a>
 8004784:	4d06      	ldr	r5, [pc, #24]	; (80047a0 <TIM_OC3_SetConfig+0x6c>)
 8004786:	42a8      	cmp	r0, r5
 8004788:	d0f1      	beq.n	800476e <TIM_OC3_SetConfig+0x3a>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800478a:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800478c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800478e:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004790:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004792:	6203      	str	r3, [r0, #32]
}
 8004794:	bd70      	pop	{r4, r5, r6, pc}
 8004796:	bf00      	nop
 8004798:	40012c00 	.word	0x40012c00
 800479c:	40014000 	.word	0x40014000
 80047a0:	40014400 	.word	0x40014400

080047a4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80047a4:	6a03      	ldr	r3, [r0, #32]
 80047a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047aa:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ac:	6a02      	ldr	r2, [r0, #32]
{
 80047ae:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047b0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047b2:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047b4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047ba:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047be:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047c2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80047c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047c8:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047cc:	4d0a      	ldr	r5, [pc, #40]	; (80047f8 <TIM_OC4_SetConfig+0x54>)
 80047ce:	42a8      	cmp	r0, r5
 80047d0:	d007      	beq.n	80047e2 <TIM_OC4_SetConfig+0x3e>
 80047d2:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80047d6:	42a8      	cmp	r0, r5
 80047d8:	d003      	beq.n	80047e2 <TIM_OC4_SetConfig+0x3e>
 80047da:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80047de:	42a8      	cmp	r0, r5
 80047e0:	d104      	bne.n	80047ec <TIM_OC4_SetConfig+0x48>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047e2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047e4:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047e8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047ec:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047ee:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047f0:	684b      	ldr	r3, [r1, #4]
 80047f2:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047f4:	6202      	str	r2, [r0, #32]
}
 80047f6:	bd30      	pop	{r4, r5, pc}
 80047f8:	40012c00 	.word	0x40012c00

080047fc <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80047fc:	6a03      	ldr	r3, [r0, #32]
 80047fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004802:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004804:	6a02      	ldr	r2, [r0, #32]
{
 8004806:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004808:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800480a:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800480c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800480e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8004816:	432b      	orrs	r3, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004818:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800481a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800481e:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004822:	4d0b      	ldr	r5, [pc, #44]	; (8004850 <TIM_OC5_SetConfig+0x54>)
 8004824:	42a8      	cmp	r0, r5
 8004826:	d007      	beq.n	8004838 <TIM_OC5_SetConfig+0x3c>
 8004828:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800482c:	42a8      	cmp	r0, r5
 800482e:	d003      	beq.n	8004838 <TIM_OC5_SetConfig+0x3c>
 8004830:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004834:	42a8      	cmp	r0, r5
 8004836:	d104      	bne.n	8004842 <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004838:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800483a:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800483e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004842:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004844:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004846:	684b      	ldr	r3, [r1, #4]
 8004848:	6583      	str	r3, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800484a:	6202      	str	r2, [r0, #32]
}
 800484c:	bd30      	pop	{r4, r5, pc}
 800484e:	bf00      	nop
 8004850:	40012c00 	.word	0x40012c00

08004854 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004854:	6a03      	ldr	r3, [r0, #32]
 8004856:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800485a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800485c:	6a02      	ldr	r2, [r0, #32]
{
 800485e:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004860:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004862:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004864:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004866:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800486a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800486e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004872:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004874:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004878:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800487c:	4d0a      	ldr	r5, [pc, #40]	; (80048a8 <TIM_OC6_SetConfig+0x54>)
 800487e:	42a8      	cmp	r0, r5
 8004880:	d007      	beq.n	8004892 <TIM_OC6_SetConfig+0x3e>
 8004882:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8004886:	42a8      	cmp	r0, r5
 8004888:	d003      	beq.n	8004892 <TIM_OC6_SetConfig+0x3e>
 800488a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800488e:	42a8      	cmp	r0, r5
 8004890:	d104      	bne.n	800489c <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004892:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004894:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004898:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800489c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800489e:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80048a0:	684b      	ldr	r3, [r1, #4]
 80048a2:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048a4:	6202      	str	r2, [r0, #32]
}
 80048a6:	bd30      	pop	{r4, r5, pc}
 80048a8:	40012c00 	.word	0x40012c00

080048ac <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80048ac:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d11f      	bne.n	80048f4 <HAL_TIM_Base_Start_IT+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 80048b4:	2302      	movs	r3, #2
 80048b6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048ba:	6803      	ldr	r3, [r0, #0]
 80048bc:	68da      	ldr	r2, [r3, #12]
 80048be:	f042 0201 	orr.w	r2, r2, #1
 80048c2:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048c4:	4a0c      	ldr	r2, [pc, #48]	; (80048f8 <HAL_TIM_Base_Start_IT+0x4c>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d006      	beq.n	80048d8 <HAL_TIM_Base_Start_IT+0x2c>
 80048ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048ce:	d003      	beq.n	80048d8 <HAL_TIM_Base_Start_IT+0x2c>
 80048d0:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d107      	bne.n	80048e8 <HAL_TIM_Base_Start_IT+0x3c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048d8:	6899      	ldr	r1, [r3, #8]
 80048da:	4a08      	ldr	r2, [pc, #32]	; (80048fc <HAL_TIM_Base_Start_IT+0x50>)
 80048dc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048de:	2a06      	cmp	r2, #6
 80048e0:	d006      	beq.n	80048f0 <HAL_TIM_Base_Start_IT+0x44>
 80048e2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80048e6:	d003      	beq.n	80048f0 <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	f042 0201 	orr.w	r2, r2, #1
 80048ee:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80048f0:	2000      	movs	r0, #0
}
 80048f2:	4770      	bx	lr
    return HAL_ERROR;
 80048f4:	2001      	movs	r0, #1
 80048f6:	4770      	bx	lr
 80048f8:	40012c00 	.word	0x40012c00
 80048fc:	00010007 	.word	0x00010007

08004900 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004900:	6803      	ldr	r3, [r0, #0]
 8004902:	68da      	ldr	r2, [r3, #12]
 8004904:	f022 0201 	bic.w	r2, r2, #1
 8004908:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 800490a:	6a19      	ldr	r1, [r3, #32]
 800490c:	f241 1211 	movw	r2, #4369	; 0x1111
 8004910:	4211      	tst	r1, r2
 8004912:	d108      	bne.n	8004926 <HAL_TIM_Base_Stop_IT+0x26>
 8004914:	6a19      	ldr	r1, [r3, #32]
 8004916:	f240 4244 	movw	r2, #1092	; 0x444
 800491a:	4211      	tst	r1, r2
 800491c:	bf02      	ittt	eq
 800491e:	681a      	ldreq	r2, [r3, #0]
 8004920:	f022 0201 	biceq.w	r2, r2, #1
 8004924:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004926:	2301      	movs	r3, #1
 8004928:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 800492c:	2000      	movs	r0, #0
 800492e:	4770      	bx	lr

08004930 <HAL_TIM_OC_DeInit>:
  htim->State = HAL_TIM_STATE_BUSY;
 8004930:	2302      	movs	r3, #2
{
 8004932:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 8004934:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8004938:	6803      	ldr	r3, [r0, #0]
 800493a:	6a19      	ldr	r1, [r3, #32]
 800493c:	f241 1211 	movw	r2, #4369	; 0x1111
 8004940:	4211      	tst	r1, r2
{
 8004942:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE(htim);
 8004944:	d108      	bne.n	8004958 <HAL_TIM_OC_DeInit+0x28>
 8004946:	6a19      	ldr	r1, [r3, #32]
 8004948:	f240 4244 	movw	r2, #1092	; 0x444
 800494c:	4211      	tst	r1, r2
 800494e:	bf02      	ittt	eq
 8004950:	681a      	ldreq	r2, [r3, #0]
 8004952:	f022 0201 	biceq.w	r2, r2, #1
 8004956:	601a      	streq	r2, [r3, #0]
  HAL_TIM_OC_MspDeInit(htim);
 8004958:	4620      	mov	r0, r4
 800495a:	f7fd fc81 	bl	8002260 <HAL_TIM_OC_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800495e:	2000      	movs	r0, #0
 8004960:	f884 0048 	strb.w	r0, [r4, #72]	; 0x48
  __HAL_UNLOCK(htim);
 8004964:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8004968:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
 800496c:	f884 003f 	strb.w	r0, [r4, #63]	; 0x3f
 8004970:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
 8004974:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
 8004978:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
 800497c:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8004980:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
 8004984:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
 8004988:	f884 0046 	strb.w	r0, [r4, #70]	; 0x46
 800498c:	f884 0047 	strb.w	r0, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_RESET;
 8004990:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
}
 8004994:	bd10      	pop	{r4, pc}

08004996 <HAL_TIM_OC_DelayElapsedCallback>:
 8004996:	4770      	bx	lr

08004998 <HAL_TIM_IC_CaptureCallback>:
 8004998:	4770      	bx	lr

0800499a <HAL_TIM_PWM_PulseFinishedCallback>:
 800499a:	4770      	bx	lr

0800499c <TIM_DMADelayPulseCplt>:
{
 800499c:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800499e:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80049a0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80049a2:	4282      	cmp	r2, r0
 80049a4:	d10b      	bne.n	80049be <TIM_DMADelayPulseCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049a6:	2301      	movs	r3, #1
 80049a8:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80049aa:	69d2      	ldr	r2, [r2, #28]
 80049ac:	b90a      	cbnz	r2, 80049b2 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80049ae:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049b2:	4620      	mov	r0, r4
 80049b4:	f7ff fff1 	bl	800499a <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049b8:	2300      	movs	r3, #0
 80049ba:	7723      	strb	r3, [r4, #28]
}
 80049bc:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80049be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80049c0:	4283      	cmp	r3, r0
 80049c2:	d108      	bne.n	80049d6 <TIM_DMADelayPulseCplt+0x3a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049c4:	2202      	movs	r2, #2
 80049c6:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1f1      	bne.n	80049b2 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80049ce:	2301      	movs	r3, #1
 80049d0:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80049d4:	e7ed      	b.n	80049b2 <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80049d6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80049d8:	4283      	cmp	r3, r0
 80049da:	d108      	bne.n	80049ee <TIM_DMADelayPulseCplt+0x52>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049dc:	2204      	movs	r2, #4
 80049de:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80049e0:	69db      	ldr	r3, [r3, #28]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1e5      	bne.n	80049b2 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80049e6:	2301      	movs	r3, #1
 80049e8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80049ec:	e7e1      	b.n	80049b2 <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80049ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80049f0:	4283      	cmp	r3, r0
 80049f2:	d1de      	bne.n	80049b2 <TIM_DMADelayPulseCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049f4:	2208      	movs	r2, #8
 80049f6:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80049f8:	69db      	ldr	r3, [r3, #28]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1d9      	bne.n	80049b2 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80049fe:	2301      	movs	r3, #1
 8004a00:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004a04:	e7d5      	b.n	80049b2 <TIM_DMADelayPulseCplt+0x16>

08004a06 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
 8004a06:	4770      	bx	lr

08004a08 <TIM_DMADelayPulseHalfCplt>:
{
 8004a08:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a0a:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004a0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a0e:	4283      	cmp	r3, r0
 8004a10:	d107      	bne.n	8004a22 <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a12:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a14:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004a16:	4620      	mov	r0, r4
 8004a18:	f7ff fff5 	bl	8004a06 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	7723      	strb	r3, [r4, #28]
}
 8004a20:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004a22:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004a24:	4283      	cmp	r3, r0
 8004a26:	d101      	bne.n	8004a2c <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a28:	2302      	movs	r3, #2
 8004a2a:	e7f3      	b.n	8004a14 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004a2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004a2e:	4283      	cmp	r3, r0
 8004a30:	d101      	bne.n	8004a36 <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a32:	2304      	movs	r3, #4
 8004a34:	e7ee      	b.n	8004a14 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004a36:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004a38:	4283      	cmp	r3, r0
 8004a3a:	d1ec      	bne.n	8004a16 <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a3c:	2308      	movs	r3, #8
 8004a3e:	e7e9      	b.n	8004a14 <TIM_DMADelayPulseHalfCplt+0xc>

08004a40 <HAL_TIM_TriggerCallback>:
 8004a40:	4770      	bx	lr

08004a42 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a42:	6803      	ldr	r3, [r0, #0]
 8004a44:	691a      	ldr	r2, [r3, #16]
 8004a46:	0791      	lsls	r1, r2, #30
{
 8004a48:	b510      	push	{r4, lr}
 8004a4a:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a4c:	d50f      	bpl.n	8004a6e <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a4e:	68da      	ldr	r2, [r3, #12]
 8004a50:	0792      	lsls	r2, r2, #30
 8004a52:	d50c      	bpl.n	8004a6e <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a54:	f06f 0202 	mvn.w	r2, #2
 8004a58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	0799      	lsls	r1, r3, #30
 8004a62:	f000 8085 	beq.w	8004b70 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8004a66:	f7ff ff97 	bl	8004998 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a6e:	6823      	ldr	r3, [r4, #0]
 8004a70:	691a      	ldr	r2, [r3, #16]
 8004a72:	0752      	lsls	r2, r2, #29
 8004a74:	d510      	bpl.n	8004a98 <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a76:	68da      	ldr	r2, [r3, #12]
 8004a78:	0750      	lsls	r0, r2, #29
 8004a7a:	d50d      	bpl.n	8004a98 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a7c:	f06f 0204 	mvn.w	r2, #4
 8004a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a82:	2202      	movs	r2, #2
 8004a84:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004a8c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a8e:	d075      	beq.n	8004b7c <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8004a90:	f7ff ff82 	bl	8004998 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a94:	2300      	movs	r3, #0
 8004a96:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a98:	6823      	ldr	r3, [r4, #0]
 8004a9a:	691a      	ldr	r2, [r3, #16]
 8004a9c:	0711      	lsls	r1, r2, #28
 8004a9e:	d50f      	bpl.n	8004ac0 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004aa0:	68da      	ldr	r2, [r3, #12]
 8004aa2:	0712      	lsls	r2, r2, #28
 8004aa4:	d50c      	bpl.n	8004ac0 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004aa6:	f06f 0208 	mvn.w	r2, #8
 8004aaa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004aac:	2204      	movs	r2, #4
 8004aae:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ab0:	69db      	ldr	r3, [r3, #28]
 8004ab2:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ab6:	d067      	beq.n	8004b88 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab8:	f7ff ff6e 	bl	8004998 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004abc:	2300      	movs	r3, #0
 8004abe:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ac0:	6823      	ldr	r3, [r4, #0]
 8004ac2:	691a      	ldr	r2, [r3, #16]
 8004ac4:	06d0      	lsls	r0, r2, #27
 8004ac6:	d510      	bpl.n	8004aea <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ac8:	68da      	ldr	r2, [r3, #12]
 8004aca:	06d1      	lsls	r1, r2, #27
 8004acc:	d50d      	bpl.n	8004aea <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ace:	f06f 0210 	mvn.w	r2, #16
 8004ad2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ad4:	2208      	movs	r2, #8
 8004ad6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ad8:	69db      	ldr	r3, [r3, #28]
 8004ada:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004ade:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ae0:	d058      	beq.n	8004b94 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8004ae2:	f7ff ff59 	bl	8004998 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004aea:	6823      	ldr	r3, [r4, #0]
 8004aec:	691a      	ldr	r2, [r3, #16]
 8004aee:	07d2      	lsls	r2, r2, #31
 8004af0:	d508      	bpl.n	8004b04 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004af2:	68da      	ldr	r2, [r3, #12]
 8004af4:	07d0      	lsls	r0, r2, #31
 8004af6:	d505      	bpl.n	8004b04 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004af8:	f06f 0201 	mvn.w	r2, #1
 8004afc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004afe:	4620      	mov	r0, r4
 8004b00:	f7fc fe1c 	bl	800173c <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b04:	6823      	ldr	r3, [r4, #0]
 8004b06:	691a      	ldr	r2, [r3, #16]
 8004b08:	0611      	lsls	r1, r2, #24
 8004b0a:	d508      	bpl.n	8004b1e <HAL_TIM_IRQHandler+0xdc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b0c:	68da      	ldr	r2, [r3, #12]
 8004b0e:	0612      	lsls	r2, r2, #24
 8004b10:	d505      	bpl.n	8004b1e <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b12:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b16:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004b18:	4620      	mov	r0, r4
 8004b1a:	f000 fd62 	bl	80055e2 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004b1e:	6823      	ldr	r3, [r4, #0]
 8004b20:	691a      	ldr	r2, [r3, #16]
 8004b22:	05d0      	lsls	r0, r2, #23
 8004b24:	d508      	bpl.n	8004b38 <HAL_TIM_IRQHandler+0xf6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	0611      	lsls	r1, r2, #24
 8004b2a:	d505      	bpl.n	8004b38 <HAL_TIM_IRQHandler+0xf6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004b2c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004b30:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8004b32:	4620      	mov	r0, r4
 8004b34:	f000 fd56 	bl	80055e4 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b38:	6823      	ldr	r3, [r4, #0]
 8004b3a:	691a      	ldr	r2, [r3, #16]
 8004b3c:	0652      	lsls	r2, r2, #25
 8004b3e:	d508      	bpl.n	8004b52 <HAL_TIM_IRQHandler+0x110>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b40:	68da      	ldr	r2, [r3, #12]
 8004b42:	0650      	lsls	r0, r2, #25
 8004b44:	d505      	bpl.n	8004b52 <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b46:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b4a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004b4c:	4620      	mov	r0, r4
 8004b4e:	f7ff ff77 	bl	8004a40 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b52:	6823      	ldr	r3, [r4, #0]
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	0691      	lsls	r1, r2, #26
 8004b58:	d522      	bpl.n	8004ba0 <HAL_TIM_IRQHandler+0x15e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b5a:	68da      	ldr	r2, [r3, #12]
 8004b5c:	0692      	lsls	r2, r2, #26
 8004b5e:	d51f      	bpl.n	8004ba0 <HAL_TIM_IRQHandler+0x15e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b60:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8004b64:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b66:	611a      	str	r2, [r3, #16]
}
 8004b68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8004b6c:	f000 bd38 	b.w	80055e0 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b70:	f7ff ff11 	bl	8004996 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b74:	4620      	mov	r0, r4
 8004b76:	f7ff ff10 	bl	800499a <HAL_TIM_PWM_PulseFinishedCallback>
 8004b7a:	e776      	b.n	8004a6a <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b7c:	f7ff ff0b 	bl	8004996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b80:	4620      	mov	r0, r4
 8004b82:	f7ff ff0a 	bl	800499a <HAL_TIM_PWM_PulseFinishedCallback>
 8004b86:	e785      	b.n	8004a94 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b88:	f7ff ff05 	bl	8004996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b8c:	4620      	mov	r0, r4
 8004b8e:	f7ff ff04 	bl	800499a <HAL_TIM_PWM_PulseFinishedCallback>
 8004b92:	e793      	b.n	8004abc <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b94:	f7ff feff 	bl	8004996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b98:	4620      	mov	r0, r4
 8004b9a:	f7ff fefe 	bl	800499a <HAL_TIM_PWM_PulseFinishedCallback>
 8004b9e:	e7a2      	b.n	8004ae6 <HAL_TIM_IRQHandler+0xa4>
}
 8004ba0:	bd10      	pop	{r4, pc}

08004ba2 <HAL_TIM_ErrorCallback>:
 8004ba2:	4770      	bx	lr

08004ba4 <TIM_DMAError>:
{
 8004ba4:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ba6:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004ba8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004baa:	4283      	cmp	r3, r0
 8004bac:	d109      	bne.n	8004bc2 <TIM_DMAError+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004bb2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 8004bb6:	4620      	mov	r0, r4
 8004bb8:	f7ff fff3 	bl	8004ba2 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	7723      	strb	r3, [r4, #28]
}
 8004bc0:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004bc2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004bc4:	4283      	cmp	r3, r0
 8004bc6:	d105      	bne.n	8004bd4 <TIM_DMAError+0x30>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bc8:	2302      	movs	r3, #2
 8004bca:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004bcc:	2301      	movs	r3, #1
 8004bce:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004bd2:	e7f0      	b.n	8004bb6 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004bd4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004bd6:	4283      	cmp	r3, r0
 8004bd8:	f04f 0301 	mov.w	r3, #1
 8004bdc:	d104      	bne.n	8004be8 <TIM_DMAError+0x44>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bde:	2204      	movs	r2, #4
 8004be0:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004be2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004be6:	e7e6      	b.n	8004bb6 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004be8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004bea:	4282      	cmp	r2, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bec:	bf03      	ittte	eq
 8004bee:	2208      	moveq	r2, #8
 8004bf0:	7722      	strbeq	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004bf2:	f884 3041 	strbeq.w	r3, [r4, #65]	; 0x41
    htim->State = HAL_TIM_STATE_READY;
 8004bf6:	f884 303d 	strbne.w	r3, [r4, #61]	; 0x3d
 8004bfa:	e7dc      	b.n	8004bb6 <TIM_DMAError+0x12>

08004bfc <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bfc:	4a1a      	ldr	r2, [pc, #104]	; (8004c68 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8004bfe:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c00:	4290      	cmp	r0, r2
{
 8004c02:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c04:	d002      	beq.n	8004c0c <TIM_Base_SetConfig+0x10>
 8004c06:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004c0a:	d109      	bne.n	8004c20 <TIM_Base_SetConfig+0x24>
    tmpcr1 |= Structure->CounterMode;
 8004c0c:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c12:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 8004c14:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c18:	d009      	beq.n	8004c2e <TIM_Base_SetConfig+0x32>
 8004c1a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004c1e:	d006      	beq.n	8004c2e <TIM_Base_SetConfig+0x32>
 8004c20:	4a12      	ldr	r2, [pc, #72]	; (8004c6c <TIM_Base_SetConfig+0x70>)
 8004c22:	4290      	cmp	r0, r2
 8004c24:	d003      	beq.n	8004c2e <TIM_Base_SetConfig+0x32>
 8004c26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c2a:	4290      	cmp	r0, r2
 8004c2c:	d103      	bne.n	8004c36 <TIM_Base_SetConfig+0x3a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c2e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c34:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c36:	694a      	ldr	r2, [r1, #20]
 8004c38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c3c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004c3e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c40:	688b      	ldr	r3, [r1, #8]
 8004c42:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004c44:	680b      	ldr	r3, [r1, #0]
 8004c46:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c48:	4b07      	ldr	r3, [pc, #28]	; (8004c68 <TIM_Base_SetConfig+0x6c>)
 8004c4a:	4298      	cmp	r0, r3
 8004c4c:	d007      	beq.n	8004c5e <TIM_Base_SetConfig+0x62>
 8004c4e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8004c52:	4298      	cmp	r0, r3
 8004c54:	d003      	beq.n	8004c5e <TIM_Base_SetConfig+0x62>
 8004c56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c5a:	4298      	cmp	r0, r3
 8004c5c:	d101      	bne.n	8004c62 <TIM_Base_SetConfig+0x66>
    TIMx->RCR = Structure->RepetitionCounter;
 8004c5e:	690b      	ldr	r3, [r1, #16]
 8004c60:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004c62:	2301      	movs	r3, #1
 8004c64:	6143      	str	r3, [r0, #20]
}
 8004c66:	bd10      	pop	{r4, pc}
 8004c68:	40012c00 	.word	0x40012c00
 8004c6c:	40014000 	.word	0x40014000

08004c70 <HAL_TIM_Base_Init>:
{
 8004c70:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004c72:	4604      	mov	r4, r0
 8004c74:	b350      	cbz	r0, 8004ccc <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004c76:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004c7a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004c7e:	b91b      	cbnz	r3, 8004c88 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004c80:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004c84:	f7fd fa94 	bl	80021b0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004c88:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c8a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004c8c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c90:	1d21      	adds	r1, r4, #4
 8004c92:	f7ff ffb3 	bl	8004bfc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c96:	2301      	movs	r3, #1
 8004c98:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8004c9c:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c9e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004ca2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004ca6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004caa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004cae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004cb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004cba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004cbe:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004cc2:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004cc6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004cca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004ccc:	2001      	movs	r0, #1
 8004cce:	e7fc      	b.n	8004cca <HAL_TIM_Base_Init+0x5a>

08004cd0 <HAL_TIM_OC_Init>:
{
 8004cd0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004cd2:	4604      	mov	r4, r0
 8004cd4:	b350      	cbz	r0, 8004d2c <HAL_TIM_OC_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004cd6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004cda:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004cde:	b91b      	cbnz	r3, 8004ce8 <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004ce0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8004ce4:	f7fd fa04 	bl	80020f0 <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004ce8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004cea:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004cec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004cf0:	1d21      	adds	r1, r4, #4
 8004cf2:	f7ff ff83 	bl	8004bfc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8004cfc:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cfe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004d02:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004d06:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004d0a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004d0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d16:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004d1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d1e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004d22:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004d26:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004d2a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004d2c:	2001      	movs	r0, #1
 8004d2e:	e7fc      	b.n	8004d2a <HAL_TIM_OC_Init+0x5a>

08004d30 <HAL_TIM_PWM_Init>:
{
 8004d30:	b510      	push	{r4, lr}
  if (htim == NULL)
 8004d32:	4604      	mov	r4, r0
 8004d34:	b350      	cbz	r0, 8004d8c <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004d36:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004d3a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004d3e:	b91b      	cbnz	r3, 8004d48 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8004d40:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004d44:	f7fd f9b4 	bl	80020b0 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004d48:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d4a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004d4c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d50:	1d21      	adds	r1, r4, #4
 8004d52:	f7ff ff53 	bl	8004bfc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d56:	2301      	movs	r3, #1
 8004d58:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8004d5c:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d5e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004d62:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004d66:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004d6a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8004d6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d76:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004d7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d7e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8004d82:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004d86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004d8a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004d8c:	2001      	movs	r0, #1
 8004d8e:	e7fc      	b.n	8004d8a <HAL_TIM_PWM_Init+0x5a>

08004d90 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d90:	6a03      	ldr	r3, [r0, #32]
 8004d92:	f023 0310 	bic.w	r3, r3, #16
 8004d96:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8004d98:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004d9a:	6842      	ldr	r2, [r0, #4]
{
 8004d9c:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 8004d9e:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004da0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004da2:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8004da6:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004daa:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004dae:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004db0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004db4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004db8:	4d0e      	ldr	r5, [pc, #56]	; (8004df4 <TIM_OC2_SetConfig+0x64>)
 8004dba:	42a8      	cmp	r0, r5
 8004dbc:	d10e      	bne.n	8004ddc <TIM_OC2_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004dbe:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004dc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004dc4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004dc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dcc:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dd0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dd4:	4335      	orrs	r5, r6
 8004dd6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8004dda:	e005      	b.n	8004de8 <TIM_OC2_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ddc:	4d06      	ldr	r5, [pc, #24]	; (8004df8 <TIM_OC2_SetConfig+0x68>)
 8004dde:	42a8      	cmp	r0, r5
 8004de0:	d0f4      	beq.n	8004dcc <TIM_OC2_SetConfig+0x3c>
 8004de2:	4d06      	ldr	r5, [pc, #24]	; (8004dfc <TIM_OC2_SetConfig+0x6c>)
 8004de4:	42a8      	cmp	r0, r5
 8004de6:	d0f1      	beq.n	8004dcc <TIM_OC2_SetConfig+0x3c>
  TIMx->CR2 = tmpcr2;
 8004de8:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8004dea:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004dec:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004dee:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004df0:	6203      	str	r3, [r0, #32]
}
 8004df2:	bd70      	pop	{r4, r5, r6, pc}
 8004df4:	40012c00 	.word	0x40012c00
 8004df8:	40014000 	.word	0x40014000
 8004dfc:	40014400 	.word	0x40014400

08004e00 <HAL_TIM_OC_ConfigChannel>:
{
 8004e00:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004e02:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004e06:	2b01      	cmp	r3, #1
{
 8004e08:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 8004e0a:	d02b      	beq.n	8004e64 <HAL_TIM_OC_ConfigChannel+0x64>
 8004e0c:	2001      	movs	r0, #1
  switch (Channel)
 8004e0e:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8004e10:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 8004e14:	d01e      	beq.n	8004e54 <HAL_TIM_OC_ConfigChannel+0x54>
 8004e16:	d808      	bhi.n	8004e2a <HAL_TIM_OC_ConfigChannel+0x2a>
 8004e18:	2a04      	cmp	r2, #4
 8004e1a:	d013      	beq.n	8004e44 <HAL_TIM_OC_ConfigChannel+0x44>
 8004e1c:	2a08      	cmp	r2, #8
 8004e1e:	d015      	beq.n	8004e4c <HAL_TIM_OC_ConfigChannel+0x4c>
 8004e20:	b15a      	cbz	r2, 8004e3a <HAL_TIM_OC_ConfigChannel+0x3a>
  __HAL_UNLOCK(htim);
 8004e22:	2300      	movs	r3, #0
 8004e24:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8004e28:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8004e2a:	2a10      	cmp	r2, #16
 8004e2c:	d016      	beq.n	8004e5c <HAL_TIM_OC_ConfigChannel+0x5c>
 8004e2e:	2a14      	cmp	r2, #20
 8004e30:	d1f7      	bne.n	8004e22 <HAL_TIM_OC_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004e32:	6828      	ldr	r0, [r5, #0]
 8004e34:	f7ff fd0e 	bl	8004854 <TIM_OC6_SetConfig>
 8004e38:	e002      	b.n	8004e40 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e3a:	6828      	ldr	r0, [r5, #0]
 8004e3c:	f7ff fc3e 	bl	80046bc <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8004e40:	2000      	movs	r0, #0
      break;
 8004e42:	e7ee      	b.n	8004e22 <HAL_TIM_OC_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e44:	6828      	ldr	r0, [r5, #0]
 8004e46:	f7ff ffa3 	bl	8004d90 <TIM_OC2_SetConfig>
      break;
 8004e4a:	e7f9      	b.n	8004e40 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e4c:	6828      	ldr	r0, [r5, #0]
 8004e4e:	f7ff fc71 	bl	8004734 <TIM_OC3_SetConfig>
      break;
 8004e52:	e7f5      	b.n	8004e40 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e54:	6828      	ldr	r0, [r5, #0]
 8004e56:	f7ff fca5 	bl	80047a4 <TIM_OC4_SetConfig>
      break;
 8004e5a:	e7f1      	b.n	8004e40 <HAL_TIM_OC_ConfigChannel+0x40>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004e5c:	6828      	ldr	r0, [r5, #0]
 8004e5e:	f7ff fccd 	bl	80047fc <TIM_OC5_SetConfig>
      break;
 8004e62:	e7ed      	b.n	8004e40 <HAL_TIM_OC_ConfigChannel+0x40>
  __HAL_LOCK(htim);
 8004e64:	2002      	movs	r0, #2
 8004e66:	e7df      	b.n	8004e28 <HAL_TIM_OC_ConfigChannel+0x28>

08004e68 <HAL_TIM_PWM_ConfigChannel>:
{
 8004e68:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8004e6a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004e6e:	2b01      	cmp	r3, #1
{
 8004e70:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 8004e72:	d079      	beq.n	8004f68 <HAL_TIM_PWM_ConfigChannel+0x100>
 8004e74:	2001      	movs	r0, #1
  switch (Channel)
 8004e76:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8004e78:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 8004e7c:	d052      	beq.n	8004f24 <HAL_TIM_PWM_ConfigChannel+0xbc>
 8004e7e:	d808      	bhi.n	8004e92 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8004e80:	2a04      	cmp	r2, #4
 8004e82:	d02d      	beq.n	8004ee0 <HAL_TIM_PWM_ConfigChannel+0x78>
 8004e84:	2a08      	cmp	r2, #8
 8004e86:	d03c      	beq.n	8004f02 <HAL_TIM_PWM_ConfigChannel+0x9a>
 8004e88:	b1c2      	cbz	r2, 8004ebc <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_UNLOCK(htim);
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8004e90:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8004e92:	2a10      	cmp	r2, #16
 8004e94:	d057      	beq.n	8004f46 <HAL_TIM_PWM_ConfigChannel+0xde>
 8004e96:	2a14      	cmp	r2, #20
 8004e98:	d1f7      	bne.n	8004e8a <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004e9a:	6828      	ldr	r0, [r5, #0]
 8004e9c:	f7ff fcda 	bl	8004854 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004ea0:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004ea2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004ea4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004ea6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004eaa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004eac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004eae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004eb2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004eb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004eb6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004eba:	e053      	b.n	8004f64 <HAL_TIM_PWM_ConfigChannel+0xfc>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ebc:	6828      	ldr	r0, [r5, #0]
 8004ebe:	f7ff fbfd 	bl	80046bc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ec2:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ec4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ec6:	699a      	ldr	r2, [r3, #24]
 8004ec8:	f042 0208 	orr.w	r2, r2, #8
 8004ecc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ece:	699a      	ldr	r2, [r3, #24]
 8004ed0:	f022 0204 	bic.w	r2, r2, #4
 8004ed4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ed6:	699a      	ldr	r2, [r3, #24]
 8004ed8:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004eda:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004edc:	2000      	movs	r0, #0
      break;
 8004ede:	e7d4      	b.n	8004e8a <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ee0:	6828      	ldr	r0, [r5, #0]
 8004ee2:	f7ff ff55 	bl	8004d90 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ee6:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ee8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004eea:	699a      	ldr	r2, [r3, #24]
 8004eec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ef0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ef2:	699a      	ldr	r2, [r3, #24]
 8004ef4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ef8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004efa:	699a      	ldr	r2, [r3, #24]
 8004efc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004f00:	e7eb      	b.n	8004eda <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f02:	6828      	ldr	r0, [r5, #0]
 8004f04:	f7ff fc16 	bl	8004734 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f08:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f0a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f0c:	69da      	ldr	r2, [r3, #28]
 8004f0e:	f042 0208 	orr.w	r2, r2, #8
 8004f12:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f14:	69da      	ldr	r2, [r3, #28]
 8004f16:	f022 0204 	bic.w	r2, r2, #4
 8004f1a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f1c:	69da      	ldr	r2, [r3, #28]
 8004f1e:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f20:	61da      	str	r2, [r3, #28]
      break;
 8004f22:	e7db      	b.n	8004edc <HAL_TIM_PWM_ConfigChannel+0x74>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f24:	6828      	ldr	r0, [r5, #0]
 8004f26:	f7ff fc3d 	bl	80047a4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f2a:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f2c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f2e:	69da      	ldr	r2, [r3, #28]
 8004f30:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f36:	69da      	ldr	r2, [r3, #28]
 8004f38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f3e:	69da      	ldr	r2, [r3, #28]
 8004f40:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004f44:	e7ec      	b.n	8004f20 <HAL_TIM_PWM_ConfigChannel+0xb8>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004f46:	6828      	ldr	r0, [r5, #0]
 8004f48:	f7ff fc58 	bl	80047fc <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004f4c:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004f4e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004f50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f52:	f042 0208 	orr.w	r2, r2, #8
 8004f56:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004f58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f5a:	f022 0204 	bic.w	r2, r2, #4
 8004f5e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004f60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f62:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004f64:	655a      	str	r2, [r3, #84]	; 0x54
 8004f66:	e7b9      	b.n	8004edc <HAL_TIM_PWM_ConfigChannel+0x74>
  __HAL_LOCK(htim);
 8004f68:	2002      	movs	r0, #2
 8004f6a:	e791      	b.n	8004e90 <HAL_TIM_PWM_ConfigChannel+0x28>

08004f6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f6c:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f6e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f70:	4311      	orrs	r1, r2
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f72:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f76:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8004f7a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f7c:	6083      	str	r3, [r0, #8]
}
 8004f7e:	bd10      	pop	{r4, pc}

08004f80 <HAL_TIM_ConfigOCrefClear>:
{
 8004f80:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8004f82:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004f86:	2b01      	cmp	r3, #1
{
 8004f88:	4604      	mov	r4, r0
 8004f8a:	460d      	mov	r5, r1
 8004f8c:	4616      	mov	r6, r2
 8004f8e:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8004f92:	d02c      	beq.n	8004fee <HAL_TIM_ConfigOCrefClear+0x6e>
 8004f94:	2201      	movs	r2, #1
 8004f96:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004f9a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (sClearInputConfig->ClearInputSource)
 8004f9e:	684b      	ldr	r3, [r1, #4]
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d01d      	beq.n	8004fe0 <HAL_TIM_ConfigOCrefClear+0x60>
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	d018      	beq.n	8004fda <HAL_TIM_ConfigOCrefClear+0x5a>
 8004fa8:	b97b      	cbnz	r3, 8004fca <HAL_TIM_ConfigOCrefClear+0x4a>
      CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_OCCS | TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 8004faa:	6802      	ldr	r2, [r0, #0]
 8004fac:	6893      	ldr	r3, [r2, #8]
 8004fae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
      CLEAR_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
 8004fb2:	f023 0308 	bic.w	r3, r3, #8
    switch (Channel)
 8004fb6:	2e0c      	cmp	r6, #12
      SET_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
 8004fb8:	6093      	str	r3, [r2, #8]
    switch (Channel)
 8004fba:	d055      	beq.n	8005068 <HAL_TIM_ConfigOCrefClear+0xe8>
 8004fbc:	d823      	bhi.n	8005006 <HAL_TIM_ConfigOCrefClear+0x86>
 8004fbe:	2e04      	cmp	r6, #4
 8004fc0:	d039      	beq.n	8005036 <HAL_TIM_ConfigOCrefClear+0xb6>
 8004fc2:	2e08      	cmp	r6, #8
 8004fc4:	d043      	beq.n	800504e <HAL_TIM_ConfigOCrefClear+0xce>
 8004fc6:	b356      	cbz	r6, 800501e <HAL_TIM_ConfigOCrefClear+0x9e>
 8004fc8:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8004fd6:	4610      	mov	r0, r2
 8004fd8:	bd70      	pop	{r4, r5, r6, pc}
      CLEAR_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
 8004fda:	6802      	ldr	r2, [r0, #0]
 8004fdc:	6893      	ldr	r3, [r2, #8]
 8004fde:	e7e8      	b.n	8004fb2 <HAL_TIM_ConfigOCrefClear+0x32>
      if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
 8004fe0:	68c9      	ldr	r1, [r1, #12]
 8004fe2:	b131      	cbz	r1, 8004ff2 <HAL_TIM_ConfigOCrefClear+0x72>
        __HAL_UNLOCK(htim);
 8004fe4:	2200      	movs	r2, #0
        htim->State = HAL_TIM_STATE_READY;
 8004fe6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        __HAL_UNLOCK(htim);
 8004fea:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8004fee:	461a      	mov	r2, r3
 8004ff0:	e7f1      	b.n	8004fd6 <HAL_TIM_ConfigOCrefClear+0x56>
      TIM_ETR_SetConfig(htim->Instance,
 8004ff2:	692b      	ldr	r3, [r5, #16]
 8004ff4:	68aa      	ldr	r2, [r5, #8]
 8004ff6:	6800      	ldr	r0, [r0, #0]
 8004ff8:	f7ff ffb8 	bl	8004f6c <TIM_ETR_SetConfig>
      SET_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
 8004ffc:	6822      	ldr	r2, [r4, #0]
 8004ffe:	6893      	ldr	r3, [r2, #8]
 8005000:	f043 0308 	orr.w	r3, r3, #8
 8005004:	e7d7      	b.n	8004fb6 <HAL_TIM_ConfigOCrefClear+0x36>
    switch (Channel)
 8005006:	2e10      	cmp	r6, #16
 8005008:	d039      	beq.n	800507e <HAL_TIM_ConfigOCrefClear+0xfe>
 800500a:	2e14      	cmp	r6, #20
 800500c:	d1dc      	bne.n	8004fc8 <HAL_TIM_ConfigOCrefClear+0x48>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800500e:	682a      	ldr	r2, [r5, #0]
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 8005010:	6823      	ldr	r3, [r4, #0]
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8005012:	2a00      	cmp	r2, #0
 8005014:	d040      	beq.n	8005098 <HAL_TIM_ConfigOCrefClear+0x118>
          SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
 8005016:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005018:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800501c:	e035      	b.n	800508a <HAL_TIM_ConfigOCrefClear+0x10a>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800501e:	682a      	ldr	r2, [r5, #0]
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 8005020:	6823      	ldr	r3, [r4, #0]
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8005022:	b122      	cbz	r2, 800502e <HAL_TIM_ConfigOCrefClear+0xae>
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 8005024:	699a      	ldr	r2, [r3, #24]
 8005026:	f042 0280 	orr.w	r2, r2, #128	; 0x80
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 800502a:	619a      	str	r2, [r3, #24]
 800502c:	e7cc      	b.n	8004fc8 <HAL_TIM_ConfigOCrefClear+0x48>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 800502e:	699a      	ldr	r2, [r3, #24]
 8005030:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005034:	e7f9      	b.n	800502a <HAL_TIM_ConfigOCrefClear+0xaa>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8005036:	682a      	ldr	r2, [r5, #0]
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 8005038:	6823      	ldr	r3, [r4, #0]
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800503a:	b11a      	cbz	r2, 8005044 <HAL_TIM_ConfigOCrefClear+0xc4>
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 800503c:	699a      	ldr	r2, [r3, #24]
 800503e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005042:	e7f2      	b.n	800502a <HAL_TIM_ConfigOCrefClear+0xaa>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 8005044:	6999      	ldr	r1, [r3, #24]
 8005046:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800504a:	6199      	str	r1, [r3, #24]
 800504c:	e7bd      	b.n	8004fca <HAL_TIM_ConfigOCrefClear+0x4a>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800504e:	682a      	ldr	r2, [r5, #0]
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 8005050:	6823      	ldr	r3, [r4, #0]
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8005052:	b122      	cbz	r2, 800505e <HAL_TIM_ConfigOCrefClear+0xde>
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 8005054:	69da      	ldr	r2, [r3, #28]
 8005056:	f042 0280 	orr.w	r2, r2, #128	; 0x80
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 800505a:	61da      	str	r2, [r3, #28]
 800505c:	e7b4      	b.n	8004fc8 <HAL_TIM_ConfigOCrefClear+0x48>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 800505e:	69d9      	ldr	r1, [r3, #28]
 8005060:	f021 0180 	bic.w	r1, r1, #128	; 0x80
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 8005064:	61d9      	str	r1, [r3, #28]
 8005066:	e7b0      	b.n	8004fca <HAL_TIM_ConfigOCrefClear+0x4a>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8005068:	682a      	ldr	r2, [r5, #0]
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 800506a:	6823      	ldr	r3, [r4, #0]
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800506c:	b11a      	cbz	r2, 8005076 <HAL_TIM_ConfigOCrefClear+0xf6>
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 800506e:	69da      	ldr	r2, [r3, #28]
 8005070:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005074:	e7f1      	b.n	800505a <HAL_TIM_ConfigOCrefClear+0xda>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 8005076:	69d9      	ldr	r1, [r3, #28]
 8005078:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800507c:	e7f2      	b.n	8005064 <HAL_TIM_ConfigOCrefClear+0xe4>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800507e:	682a      	ldr	r2, [r5, #0]
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 8005080:	6823      	ldr	r3, [r4, #0]
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8005082:	b122      	cbz	r2, 800508e <HAL_TIM_ConfigOCrefClear+0x10e>
          SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
 8005084:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005086:	f042 0280 	orr.w	r2, r2, #128	; 0x80
          SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
 800508a:	655a      	str	r2, [r3, #84]	; 0x54
 800508c:	e79c      	b.n	8004fc8 <HAL_TIM_ConfigOCrefClear+0x48>
          CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
 800508e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005090:	f021 0180 	bic.w	r1, r1, #128	; 0x80
          CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
 8005094:	6559      	str	r1, [r3, #84]	; 0x54
 8005096:	e798      	b.n	8004fca <HAL_TIM_ConfigOCrefClear+0x4a>
 8005098:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800509a:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800509e:	e7f9      	b.n	8005094 <HAL_TIM_ConfigOCrefClear+0x114>

080050a0 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050a0:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050a2:	f001 011f 	and.w	r1, r1, #31
{
 80050a6:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050a8:	2401      	movs	r4, #1
 80050aa:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80050ac:	ea23 0304 	bic.w	r3, r3, r4
 80050b0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050b2:	6a03      	ldr	r3, [r0, #32]
 80050b4:	408a      	lsls	r2, r1
 80050b6:	431a      	orrs	r2, r3
 80050b8:	6202      	str	r2, [r0, #32]
}
 80050ba:	bd10      	pop	{r4, pc}

080050bc <HAL_TIM_OC_Start>:
{
 80050bc:	b510      	push	{r4, lr}
 80050be:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050c0:	b929      	cbnz	r1, 80050ce <HAL_TIM_OC_Start+0x12>
 80050c2:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d027      	beq.n	800511a <HAL_TIM_OC_Start+0x5e>
    return HAL_ERROR;
 80050ca:	2001      	movs	r0, #1
 80050cc:	e043      	b.n	8005156 <HAL_TIM_OC_Start+0x9a>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050ce:	2904      	cmp	r1, #4
 80050d0:	d107      	bne.n	80050e2 <HAL_TIM_OC_Start+0x26>
 80050d2:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d1f7      	bne.n	80050ca <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050da:	2302      	movs	r3, #2
 80050dc:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 80050e0:	e01e      	b.n	8005120 <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050e2:	2908      	cmp	r1, #8
 80050e4:	d10d      	bne.n	8005102 <HAL_TIM_OC_Start+0x46>
 80050e6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80050ea:	3b01      	subs	r3, #1
 80050ec:	bf18      	it	ne
 80050ee:	2301      	movne	r3, #1
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1ea      	bne.n	80050ca <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050f4:	2908      	cmp	r1, #8
 80050f6:	f04f 0302 	mov.w	r3, #2
 80050fa:	d12d      	bne.n	8005158 <HAL_TIM_OC_Start+0x9c>
 80050fc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005100:	e00e      	b.n	8005120 <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005102:	290c      	cmp	r1, #12
 8005104:	d102      	bne.n	800510c <HAL_TIM_OC_Start+0x50>
 8005106:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800510a:	e7ee      	b.n	80050ea <HAL_TIM_OC_Start+0x2e>
 800510c:	2910      	cmp	r1, #16
 800510e:	bf0c      	ite	eq
 8005110:	f890 3042 	ldrbeq.w	r3, [r0, #66]	; 0x42
 8005114:	f890 3043 	ldrbne.w	r3, [r0, #67]	; 0x43
 8005118:	e7e7      	b.n	80050ea <HAL_TIM_OC_Start+0x2e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800511a:	2302      	movs	r3, #2
 800511c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005120:	6820      	ldr	r0, [r4, #0]
 8005122:	2201      	movs	r2, #1
 8005124:	f7ff ffbc 	bl	80050a0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005128:	6823      	ldr	r3, [r4, #0]
 800512a:	491a      	ldr	r1, [pc, #104]	; (8005194 <HAL_TIM_OC_Start+0xd8>)
 800512c:	428b      	cmp	r3, r1
 800512e:	d006      	beq.n	800513e <HAL_TIM_OC_Start+0x82>
 8005130:	4a19      	ldr	r2, [pc, #100]	; (8005198 <HAL_TIM_OC_Start+0xdc>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d003      	beq.n	800513e <HAL_TIM_OC_Start+0x82>
 8005136:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800513a:	4293      	cmp	r3, r2
 800513c:	d127      	bne.n	800518e <HAL_TIM_OC_Start+0xd2>
    __HAL_TIM_MOE_ENABLE(htim);
 800513e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005140:	428b      	cmp	r3, r1
    __HAL_TIM_MOE_ENABLE(htim);
 8005142:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005146:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005148:	d112      	bne.n	8005170 <HAL_TIM_OC_Start+0xb4>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800514a:	6899      	ldr	r1, [r3, #8]
 800514c:	4a13      	ldr	r2, [pc, #76]	; (800519c <HAL_TIM_OC_Start+0xe0>)
 800514e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005150:	2a06      	cmp	r2, #6
 8005152:	d114      	bne.n	800517e <HAL_TIM_OC_Start+0xc2>
  return HAL_OK;
 8005154:	2000      	movs	r0, #0
}
 8005156:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005158:	290c      	cmp	r1, #12
 800515a:	d102      	bne.n	8005162 <HAL_TIM_OC_Start+0xa6>
 800515c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005160:	e7de      	b.n	8005120 <HAL_TIM_OC_Start+0x64>
 8005162:	2910      	cmp	r1, #16
 8005164:	bf0c      	ite	eq
 8005166:	f884 3042 	strbeq.w	r3, [r4, #66]	; 0x42
 800516a:	f884 3043 	strbne.w	r3, [r4, #67]	; 0x43
 800516e:	e7d7      	b.n	8005120 <HAL_TIM_OC_Start+0x64>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005174:	d0e9      	beq.n	800514a <HAL_TIM_OC_Start+0x8e>
 8005176:	4a08      	ldr	r2, [pc, #32]	; (8005198 <HAL_TIM_OC_Start+0xdc>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d103      	bne.n	8005184 <HAL_TIM_OC_Start+0xc8>
 800517c:	e7e5      	b.n	800514a <HAL_TIM_OC_Start+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800517e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005182:	d0e7      	beq.n	8005154 <HAL_TIM_OC_Start+0x98>
    __HAL_TIM_ENABLE(htim);
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	f042 0201 	orr.w	r2, r2, #1
 800518a:	601a      	str	r2, [r3, #0]
 800518c:	e7e2      	b.n	8005154 <HAL_TIM_OC_Start+0x98>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800518e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005192:	e7f2      	b.n	800517a <HAL_TIM_OC_Start+0xbe>
 8005194:	40012c00 	.word	0x40012c00
 8005198:	40014000 	.word	0x40014000
 800519c:	00010007 	.word	0x00010007

080051a0 <HAL_TIM_PWM_Start>:
 80051a0:	f7ff bf8c 	b.w	80050bc <HAL_TIM_OC_Start>

080051a4 <HAL_TIM_OC_Stop>:
{
 80051a4:	b538      	push	{r3, r4, r5, lr}
 80051a6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80051a8:	2200      	movs	r2, #0
 80051aa:	6800      	ldr	r0, [r0, #0]
{
 80051ac:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80051ae:	f7ff ff77 	bl	80050a0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	4a21      	ldr	r2, [pc, #132]	; (800523c <HAL_TIM_OC_Stop+0x98>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d007      	beq.n	80051ca <HAL_TIM_OC_Stop+0x26>
 80051ba:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80051be:	4293      	cmp	r3, r2
 80051c0:	d003      	beq.n	80051ca <HAL_TIM_OC_Stop+0x26>
 80051c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d10d      	bne.n	80051e6 <HAL_TIM_OC_Stop+0x42>
    __HAL_TIM_MOE_DISABLE(htim);
 80051ca:	6a19      	ldr	r1, [r3, #32]
 80051cc:	f241 1211 	movw	r2, #4369	; 0x1111
 80051d0:	4211      	tst	r1, r2
 80051d2:	d108      	bne.n	80051e6 <HAL_TIM_OC_Stop+0x42>
 80051d4:	6a19      	ldr	r1, [r3, #32]
 80051d6:	f240 4244 	movw	r2, #1092	; 0x444
 80051da:	4211      	tst	r1, r2
 80051dc:	bf02      	ittt	eq
 80051de:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80051e0:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80051e4:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80051e6:	6a19      	ldr	r1, [r3, #32]
 80051e8:	f241 1211 	movw	r2, #4369	; 0x1111
 80051ec:	4211      	tst	r1, r2
 80051ee:	d108      	bne.n	8005202 <HAL_TIM_OC_Stop+0x5e>
 80051f0:	6a19      	ldr	r1, [r3, #32]
 80051f2:	f240 4244 	movw	r2, #1092	; 0x444
 80051f6:	4211      	tst	r1, r2
 80051f8:	bf02      	ittt	eq
 80051fa:	681a      	ldreq	r2, [r3, #0]
 80051fc:	f022 0201 	biceq.w	r2, r2, #1
 8005200:	601a      	streq	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005202:	2301      	movs	r3, #1
 8005204:	b91d      	cbnz	r5, 800520e <HAL_TIM_OC_Stop+0x6a>
 8005206:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 800520a:	2000      	movs	r0, #0
 800520c:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800520e:	2d04      	cmp	r5, #4
 8005210:	d102      	bne.n	8005218 <HAL_TIM_OC_Stop+0x74>
 8005212:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005216:	e7f8      	b.n	800520a <HAL_TIM_OC_Stop+0x66>
 8005218:	2d08      	cmp	r5, #8
 800521a:	d102      	bne.n	8005222 <HAL_TIM_OC_Stop+0x7e>
 800521c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005220:	e7f3      	b.n	800520a <HAL_TIM_OC_Stop+0x66>
 8005222:	2d0c      	cmp	r5, #12
 8005224:	d102      	bne.n	800522c <HAL_TIM_OC_Stop+0x88>
 8005226:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800522a:	e7ee      	b.n	800520a <HAL_TIM_OC_Stop+0x66>
 800522c:	2d10      	cmp	r5, #16
 800522e:	bf0c      	ite	eq
 8005230:	f884 3042 	strbeq.w	r3, [r4, #66]	; 0x42
 8005234:	f884 3043 	strbne.w	r3, [r4, #67]	; 0x43
 8005238:	e7e7      	b.n	800520a <HAL_TIM_OC_Stop+0x66>
 800523a:	bf00      	nop
 800523c:	40012c00 	.word	0x40012c00

08005240 <HAL_TIM_PWM_Stop>:
 8005240:	f7ff bfb0 	b.w	80051a4 <HAL_TIM_OC_Stop>

08005244 <HAL_TIM_OC_Start_DMA>:
{
 8005244:	b538      	push	{r3, r4, r5, lr}
 8005246:	460d      	mov	r5, r1
 8005248:	4604      	mov	r4, r0
 800524a:	4611      	mov	r1, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800524c:	b955      	cbnz	r5, 8005264 <HAL_TIM_OC_Start_DMA+0x20>
 800524e:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 8005252:	f1a0 0c02 	sub.w	ip, r0, #2
 8005256:	f1dc 0000 	rsbs	r0, ip, #0
 800525a:	eb40 000c 	adc.w	r0, r0, ip
 800525e:	b1c0      	cbz	r0, 8005292 <HAL_TIM_OC_Start_DMA+0x4e>
    return HAL_BUSY;
 8005260:	2002      	movs	r0, #2
 8005262:	e01e      	b.n	80052a2 <HAL_TIM_OC_Start_DMA+0x5e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005264:	2d04      	cmp	r5, #4
 8005266:	d102      	bne.n	800526e <HAL_TIM_OC_Start_DMA+0x2a>
 8005268:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 800526c:	e7f1      	b.n	8005252 <HAL_TIM_OC_Start_DMA+0xe>
 800526e:	2d08      	cmp	r5, #8
 8005270:	d102      	bne.n	8005278 <HAL_TIM_OC_Start_DMA+0x34>
 8005272:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8005276:	e7ec      	b.n	8005252 <HAL_TIM_OC_Start_DMA+0xe>
 8005278:	2d0c      	cmp	r5, #12
 800527a:	d102      	bne.n	8005282 <HAL_TIM_OC_Start_DMA+0x3e>
 800527c:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 8005280:	e7e7      	b.n	8005252 <HAL_TIM_OC_Start_DMA+0xe>
 8005282:	2d10      	cmp	r5, #16
 8005284:	d102      	bne.n	800528c <HAL_TIM_OC_Start_DMA+0x48>
 8005286:	f890 0042 	ldrb.w	r0, [r0, #66]	; 0x42
 800528a:	e7e2      	b.n	8005252 <HAL_TIM_OC_Start_DMA+0xe>
 800528c:	f890 0043 	ldrb.w	r0, [r0, #67]	; 0x43
 8005290:	e7df      	b.n	8005252 <HAL_TIM_OC_Start_DMA+0xe>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005292:	b93d      	cbnz	r5, 80052a4 <HAL_TIM_OC_Start_DMA+0x60>
 8005294:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8005298:	1e50      	subs	r0, r2, #1
 800529a:	4242      	negs	r2, r0
 800529c:	4142      	adcs	r2, r0
 800529e:	b9c2      	cbnz	r2, 80052d2 <HAL_TIM_OC_Start_DMA+0x8e>
      status = HAL_ERROR;
 80052a0:	2001      	movs	r0, #1
}
 80052a2:	bd38      	pop	{r3, r4, r5, pc}
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80052a4:	2d04      	cmp	r5, #4
 80052a6:	d102      	bne.n	80052ae <HAL_TIM_OC_Start_DMA+0x6a>
 80052a8:	f894 203f 	ldrb.w	r2, [r4, #63]	; 0x3f
 80052ac:	e7f4      	b.n	8005298 <HAL_TIM_OC_Start_DMA+0x54>
 80052ae:	2d08      	cmp	r5, #8
 80052b0:	d102      	bne.n	80052b8 <HAL_TIM_OC_Start_DMA+0x74>
 80052b2:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 80052b6:	e7ef      	b.n	8005298 <HAL_TIM_OC_Start_DMA+0x54>
 80052b8:	2d0c      	cmp	r5, #12
 80052ba:	d102      	bne.n	80052c2 <HAL_TIM_OC_Start_DMA+0x7e>
 80052bc:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 80052c0:	e7ea      	b.n	8005298 <HAL_TIM_OC_Start_DMA+0x54>
 80052c2:	2d10      	cmp	r5, #16
 80052c4:	bf0c      	ite	eq
 80052c6:	f894 2042 	ldrbeq.w	r2, [r4, #66]	; 0x42
 80052ca:	f894 2043 	ldrbne.w	r2, [r4, #67]	; 0x43
 80052ce:	2a01      	cmp	r2, #1
 80052d0:	d1e6      	bne.n	80052a0 <HAL_TIM_OC_Start_DMA+0x5c>
    if ((pData == NULL) || (Length == 0U))
 80052d2:	2900      	cmp	r1, #0
 80052d4:	d0e4      	beq.n	80052a0 <HAL_TIM_OC_Start_DMA+0x5c>
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d0e2      	beq.n	80052a0 <HAL_TIM_OC_Start_DMA+0x5c>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052da:	2202      	movs	r2, #2
 80052dc:	2d00      	cmp	r5, #0
 80052de:	d130      	bne.n	8005342 <HAL_TIM_OC_Start_DMA+0xfe>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80052e0:	6a60      	ldr	r0, [r4, #36]	; 0x24
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052e2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80052e6:	4a45      	ldr	r2, [pc, #276]	; (80053fc <HAL_TIM_OC_Start_DMA+0x1b8>)
 80052e8:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80052ea:	4a45      	ldr	r2, [pc, #276]	; (8005400 <HAL_TIM_OC_Start_DMA+0x1bc>)
 80052ec:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80052ee:	4a45      	ldr	r2, [pc, #276]	; (8005404 <HAL_TIM_OC_Start_DMA+0x1c0>)
 80052f0:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80052f2:	6822      	ldr	r2, [r4, #0]
 80052f4:	3234      	adds	r2, #52	; 0x34
 80052f6:	f7fe f953 	bl	80035a0 <HAL_DMA_Start_IT>
 80052fa:	2800      	cmp	r0, #0
 80052fc:	d1d0      	bne.n	80052a0 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80052fe:	6822      	ldr	r2, [r4, #0]
 8005300:	68d3      	ldr	r3, [r2, #12]
 8005302:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005306:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005308:	4629      	mov	r1, r5
 800530a:	6820      	ldr	r0, [r4, #0]
 800530c:	2201      	movs	r2, #1
 800530e:	f7ff fec7 	bl	80050a0 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005312:	6823      	ldr	r3, [r4, #0]
 8005314:	493c      	ldr	r1, [pc, #240]	; (8005408 <HAL_TIM_OC_Start_DMA+0x1c4>)
 8005316:	428b      	cmp	r3, r1
 8005318:	d006      	beq.n	8005328 <HAL_TIM_OC_Start_DMA+0xe4>
 800531a:	4a3c      	ldr	r2, [pc, #240]	; (800540c <HAL_TIM_OC_Start_DMA+0x1c8>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d003      	beq.n	8005328 <HAL_TIM_OC_Start_DMA+0xe4>
 8005320:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005324:	4293      	cmp	r3, r2
 8005326:	d166      	bne.n	80053f6 <HAL_TIM_OC_Start_DMA+0x1b2>
      __HAL_TIM_MOE_ENABLE(htim);
 8005328:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800532a:	428b      	cmp	r3, r1
      __HAL_TIM_MOE_ENABLE(htim);
 800532c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005330:	645a      	str	r2, [r3, #68]	; 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005332:	d151      	bne.n	80053d8 <HAL_TIM_OC_Start_DMA+0x194>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005334:	6899      	ldr	r1, [r3, #8]
 8005336:	4a36      	ldr	r2, [pc, #216]	; (8005410 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8005338:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800533a:	2a06      	cmp	r2, #6
 800533c:	d153      	bne.n	80053e6 <HAL_TIM_OC_Start_DMA+0x1a2>
 800533e:	2000      	movs	r0, #0
 8005340:	e7af      	b.n	80052a2 <HAL_TIM_OC_Start_DMA+0x5e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005342:	2d04      	cmp	r5, #4
 8005344:	d113      	bne.n	800536e <HAL_TIM_OC_Start_DMA+0x12a>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005346:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005348:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800534c:	4a2b      	ldr	r2, [pc, #172]	; (80053fc <HAL_TIM_OC_Start_DMA+0x1b8>)
 800534e:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005350:	4a2b      	ldr	r2, [pc, #172]	; (8005400 <HAL_TIM_OC_Start_DMA+0x1bc>)
 8005352:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005354:	4a2b      	ldr	r2, [pc, #172]	; (8005404 <HAL_TIM_OC_Start_DMA+0x1c0>)
 8005356:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005358:	6822      	ldr	r2, [r4, #0]
 800535a:	3238      	adds	r2, #56	; 0x38
 800535c:	f7fe f920 	bl	80035a0 <HAL_DMA_Start_IT>
 8005360:	2800      	cmp	r0, #0
 8005362:	d19d      	bne.n	80052a0 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005364:	6822      	ldr	r2, [r4, #0]
 8005366:	68d3      	ldr	r3, [r2, #12]
 8005368:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800536c:	e7cb      	b.n	8005306 <HAL_TIM_OC_Start_DMA+0xc2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800536e:	2d08      	cmp	r5, #8
 8005370:	d113      	bne.n	800539a <HAL_TIM_OC_Start_DMA+0x156>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005372:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005374:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005378:	4a20      	ldr	r2, [pc, #128]	; (80053fc <HAL_TIM_OC_Start_DMA+0x1b8>)
 800537a:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800537c:	4a20      	ldr	r2, [pc, #128]	; (8005400 <HAL_TIM_OC_Start_DMA+0x1bc>)
 800537e:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005380:	4a20      	ldr	r2, [pc, #128]	; (8005404 <HAL_TIM_OC_Start_DMA+0x1c0>)
 8005382:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005384:	6822      	ldr	r2, [r4, #0]
 8005386:	323c      	adds	r2, #60	; 0x3c
 8005388:	f7fe f90a 	bl	80035a0 <HAL_DMA_Start_IT>
 800538c:	2800      	cmp	r0, #0
 800538e:	d187      	bne.n	80052a0 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005390:	6822      	ldr	r2, [r4, #0]
 8005392:	68d3      	ldr	r3, [r2, #12]
 8005394:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005398:	e7b5      	b.n	8005306 <HAL_TIM_OC_Start_DMA+0xc2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800539a:	2d0c      	cmp	r5, #12
 800539c:	d114      	bne.n	80053c8 <HAL_TIM_OC_Start_DMA+0x184>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800539e:	6b20      	ldr	r0, [r4, #48]	; 0x30
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053a0:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80053a4:	4a15      	ldr	r2, [pc, #84]	; (80053fc <HAL_TIM_OC_Start_DMA+0x1b8>)
 80053a6:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80053a8:	4a15      	ldr	r2, [pc, #84]	; (8005400 <HAL_TIM_OC_Start_DMA+0x1bc>)
 80053aa:	6302      	str	r2, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80053ac:	4a15      	ldr	r2, [pc, #84]	; (8005404 <HAL_TIM_OC_Start_DMA+0x1c0>)
 80053ae:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80053b0:	6822      	ldr	r2, [r4, #0]
 80053b2:	3240      	adds	r2, #64	; 0x40
 80053b4:	f7fe f8f4 	bl	80035a0 <HAL_DMA_Start_IT>
 80053b8:	2800      	cmp	r0, #0
 80053ba:	f47f af71 	bne.w	80052a0 <HAL_TIM_OC_Start_DMA+0x5c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80053be:	6822      	ldr	r2, [r4, #0]
 80053c0:	68d3      	ldr	r3, [r2, #12]
 80053c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80053c6:	e79e      	b.n	8005306 <HAL_TIM_OC_Start_DMA+0xc2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053c8:	2d10      	cmp	r5, #16
 80053ca:	d102      	bne.n	80053d2 <HAL_TIM_OC_Start_DMA+0x18e>
 80053cc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80053d0:	e766      	b.n	80052a0 <HAL_TIM_OC_Start_DMA+0x5c>
 80053d2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  switch (Channel)
 80053d6:	e763      	b.n	80052a0 <HAL_TIM_OC_Start_DMA+0x5c>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053dc:	d0aa      	beq.n	8005334 <HAL_TIM_OC_Start_DMA+0xf0>
 80053de:	4a0b      	ldr	r2, [pc, #44]	; (800540c <HAL_TIM_OC_Start_DMA+0x1c8>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d103      	bne.n	80053ec <HAL_TIM_OC_Start_DMA+0x1a8>
 80053e4:	e7a6      	b.n	8005334 <HAL_TIM_OC_Start_DMA+0xf0>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053e6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80053ea:	d0a8      	beq.n	800533e <HAL_TIM_OC_Start_DMA+0xfa>
      __HAL_TIM_ENABLE(htim);
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	f042 0201 	orr.w	r2, r2, #1
 80053f2:	601a      	str	r2, [r3, #0]
 80053f4:	e7a3      	b.n	800533e <HAL_TIM_OC_Start_DMA+0xfa>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053fa:	e7f2      	b.n	80053e2 <HAL_TIM_OC_Start_DMA+0x19e>
 80053fc:	0800499d 	.word	0x0800499d
 8005400:	08004a09 	.word	0x08004a09
 8005404:	08004ba5 	.word	0x08004ba5
 8005408:	40012c00 	.word	0x40012c00
 800540c:	40014000 	.word	0x40014000
 8005410:	00010007 	.word	0x00010007

08005414 <HAL_TIM_OC_Stop_DMA>:
  switch (Channel)
 8005414:	2908      	cmp	r1, #8
{
 8005416:	b538      	push	{r3, r4, r5, lr}
 8005418:	4605      	mov	r5, r0
 800541a:	460c      	mov	r4, r1
  switch (Channel)
 800541c:	d050      	beq.n	80054c0 <HAL_TIM_OC_Stop_DMA+0xac>
 800541e:	d804      	bhi.n	800542a <HAL_TIM_OC_Stop_DMA+0x16>
 8005420:	b161      	cbz	r1, 800543c <HAL_TIM_OC_Stop_DMA+0x28>
 8005422:	2904      	cmp	r1, #4
 8005424:	d045      	beq.n	80054b2 <HAL_TIM_OC_Stop_DMA+0x9e>
 8005426:	2001      	movs	r0, #1
}
 8005428:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 800542a:	290c      	cmp	r1, #12
 800542c:	d1fb      	bne.n	8005426 <HAL_TIM_OC_Stop_DMA+0x12>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800542e:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8005430:	6b00      	ldr	r0, [r0, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005432:	68d3      	ldr	r3, [r2, #12]
 8005434:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005438:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800543a:	e005      	b.n	8005448 <HAL_TIM_OC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800543c:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800543e:	6a40      	ldr	r0, [r0, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005440:	68d3      	ldr	r3, [r2, #12]
 8005442:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005446:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8005448:	f7fe f90c 	bl	8003664 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800544c:	2200      	movs	r2, #0
 800544e:	6828      	ldr	r0, [r5, #0]
 8005450:	4621      	mov	r1, r4
 8005452:	f7ff fe25 	bl	80050a0 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005456:	682b      	ldr	r3, [r5, #0]
 8005458:	4a28      	ldr	r2, [pc, #160]	; (80054fc <HAL_TIM_OC_Stop_DMA+0xe8>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d007      	beq.n	800546e <HAL_TIM_OC_Stop_DMA+0x5a>
 800545e:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8005462:	4293      	cmp	r3, r2
 8005464:	d003      	beq.n	800546e <HAL_TIM_OC_Stop_DMA+0x5a>
 8005466:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800546a:	4293      	cmp	r3, r2
 800546c:	d10d      	bne.n	800548a <HAL_TIM_OC_Stop_DMA+0x76>
      __HAL_TIM_MOE_DISABLE(htim);
 800546e:	6a19      	ldr	r1, [r3, #32]
 8005470:	f241 1211 	movw	r2, #4369	; 0x1111
 8005474:	4211      	tst	r1, r2
 8005476:	d108      	bne.n	800548a <HAL_TIM_OC_Stop_DMA+0x76>
 8005478:	6a19      	ldr	r1, [r3, #32]
 800547a:	f240 4244 	movw	r2, #1092	; 0x444
 800547e:	4211      	tst	r1, r2
 8005480:	bf02      	ittt	eq
 8005482:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8005484:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8005488:	645a      	streq	r2, [r3, #68]	; 0x44
    __HAL_TIM_DISABLE(htim);
 800548a:	6a19      	ldr	r1, [r3, #32]
 800548c:	f241 1211 	movw	r2, #4369	; 0x1111
 8005490:	4211      	tst	r1, r2
 8005492:	d108      	bne.n	80054a6 <HAL_TIM_OC_Stop_DMA+0x92>
 8005494:	6a19      	ldr	r1, [r3, #32]
 8005496:	f240 4244 	movw	r2, #1092	; 0x444
 800549a:	4211      	tst	r1, r2
 800549c:	bf02      	ittt	eq
 800549e:	681a      	ldreq	r2, [r3, #0]
 80054a0:	f022 0201 	biceq.w	r2, r2, #1
 80054a4:	601a      	streq	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80054a6:	2301      	movs	r3, #1
 80054a8:	b98c      	cbnz	r4, 80054ce <HAL_TIM_OC_Stop_DMA+0xba>
 80054aa:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
 80054ae:	2000      	movs	r0, #0
 80054b0:	e7ba      	b.n	8005428 <HAL_TIM_OC_Stop_DMA+0x14>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80054b2:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80054b4:	6a80      	ldr	r0, [r0, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80054b6:	68d3      	ldr	r3, [r2, #12]
 80054b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054bc:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80054be:	e7c3      	b.n	8005448 <HAL_TIM_OC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80054c0:	6802      	ldr	r2, [r0, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80054c2:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80054c4:	68d3      	ldr	r3, [r2, #12]
 80054c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054ca:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80054cc:	e7bc      	b.n	8005448 <HAL_TIM_OC_Stop_DMA+0x34>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80054ce:	2c04      	cmp	r4, #4
 80054d0:	d102      	bne.n	80054d8 <HAL_TIM_OC_Stop_DMA+0xc4>
 80054d2:	f885 303f 	strb.w	r3, [r5, #63]	; 0x3f
 80054d6:	e7ea      	b.n	80054ae <HAL_TIM_OC_Stop_DMA+0x9a>
 80054d8:	2c08      	cmp	r4, #8
 80054da:	d102      	bne.n	80054e2 <HAL_TIM_OC_Stop_DMA+0xce>
 80054dc:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
 80054e0:	e7e5      	b.n	80054ae <HAL_TIM_OC_Stop_DMA+0x9a>
 80054e2:	2c0c      	cmp	r4, #12
 80054e4:	d102      	bne.n	80054ec <HAL_TIM_OC_Stop_DMA+0xd8>
 80054e6:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
 80054ea:	e7e0      	b.n	80054ae <HAL_TIM_OC_Stop_DMA+0x9a>
 80054ec:	2c10      	cmp	r4, #16
 80054ee:	bf0c      	ite	eq
 80054f0:	f885 3042 	strbeq.w	r3, [r5, #66]	; 0x42
 80054f4:	f885 3043 	strbne.w	r3, [r5, #67]	; 0x43
 80054f8:	e7d9      	b.n	80054ae <HAL_TIM_OC_Stop_DMA+0x9a>
 80054fa:	bf00      	nop
 80054fc:	40012c00 	.word	0x40012c00

08005500 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005500:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005502:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005506:	2b01      	cmp	r3, #1
 8005508:	f04f 0302 	mov.w	r3, #2
 800550c:	d023      	beq.n	8005556 <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800550e:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005510:	4d12      	ldr	r5, [pc, #72]	; (800555c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005512:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005516:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8005518:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800551a:	42aa      	cmp	r2, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800551c:	bf02      	ittt	eq
 800551e:	684e      	ldreq	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005520:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005524:	4333      	orreq	r3, r6
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005526:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005528:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800552c:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800552e:	42aa      	cmp	r2, r5
  htim->Instance->CR2 = tmpcr2;
 8005530:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005532:	d005      	beq.n	8005540 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8005534:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005538:	d002      	beq.n	8005540 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800553a:	4b09      	ldr	r3, [pc, #36]	; (8005560 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800553c:	429a      	cmp	r2, r3
 800553e:	d104      	bne.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005540:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005542:	f024 0380 	bic.w	r3, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005546:	430b      	orrs	r3, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005548:	6093      	str	r3, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800554a:	2301      	movs	r3, #1
 800554c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005550:	2300      	movs	r3, #0
 8005552:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8005556:	4618      	mov	r0, r3

  return HAL_OK;
}
 8005558:	bd70      	pop	{r4, r5, r6, pc}
 800555a:	bf00      	nop
 800555c:	40012c00 	.word	0x40012c00
 8005560:	40014000 	.word	0x40014000

08005564 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005564:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005566:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800556a:	2b01      	cmp	r3, #1
 800556c:	d034      	beq.n	80055d8 <HAL_TIMEx_ConfigBreakDeadTime+0x74>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800556e:	68cb      	ldr	r3, [r1, #12]
 8005570:	688a      	ldr	r2, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005572:	4c1a      	ldr	r4, [pc, #104]	; (80055dc <HAL_TIMEx_ConfigBreakDeadTime+0x78>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005574:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005578:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800557a:	684a      	ldr	r2, [r1, #4]
 800557c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005580:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005582:	680a      	ldr	r2, [r1, #0]
 8005584:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005588:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800558a:	690a      	ldr	r2, [r1, #16]
 800558c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005590:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005592:	694a      	ldr	r2, [r1, #20]
 8005594:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005598:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800559a:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800559c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055a0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80055a2:	698a      	ldr	r2, [r1, #24]
 80055a4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80055a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80055ac:	6802      	ldr	r2, [r0, #0]
 80055ae:	42a2      	cmp	r2, r4
 80055b0:	d10c      	bne.n	80055cc <HAL_TIMEx_ConfigBreakDeadTime+0x68>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80055b2:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80055b4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80055b8:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80055bc:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80055be:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80055c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055c4:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80055c6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80055ca:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80055cc:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80055ce:	2300      	movs	r3, #0
 80055d0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80055d4:	4618      	mov	r0, r3
}
 80055d6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 80055d8:	2002      	movs	r0, #2
 80055da:	e7fc      	b.n	80055d6 <HAL_TIMEx_ConfigBreakDeadTime+0x72>
 80055dc:	40012c00 	.word	0x40012c00

080055e0 <HAL_TIMEx_CommutCallback>:
 80055e0:	4770      	bx	lr

080055e2 <HAL_TIMEx_BreakCallback>:
 80055e2:	4770      	bx	lr

080055e4 <HAL_TIMEx_Break2Callback>:
 80055e4:	4770      	bx	lr

080055e6 <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055e6:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e8:	e852 3f00 	ldrex	r3, [r2]
 80055ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f0:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80055f4:	6802      	ldr	r2, [r0, #0]
 80055f6:	2900      	cmp	r1, #0
 80055f8:	d1f5      	bne.n	80055e6 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fa:	f102 0308 	add.w	r3, r2, #8
 80055fe:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005602:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005606:	f102 0c08 	add.w	ip, r2, #8
 800560a:	e84c 3100 	strex	r1, r3, [ip]
 800560e:	2900      	cmp	r1, #0
 8005610:	d1f3      	bne.n	80055fa <UART_EndRxTransfer+0x14>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005612:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005614:	2b01      	cmp	r3, #1
 8005616:	d107      	bne.n	8005628 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005618:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800561c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005620:	e842 3100 	strex	r1, r3, [r2]
 8005624:	2900      	cmp	r1, #0
 8005626:	d1f7      	bne.n	8005618 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005628:	2320      	movs	r3, #32
 800562a:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800562c:	2300      	movs	r3, #0
 800562e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005630:	6643      	str	r3, [r0, #100]	; 0x64
}
 8005632:	4770      	bx	lr

08005634 <HAL_UART_TxCpltCallback>:
 8005634:	4770      	bx	lr

08005636 <HAL_UART_ErrorCallback>:
 8005636:	4770      	bx	lr

08005638 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005638:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800563a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 800563c:	2300      	movs	r3, #0
 800563e:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005642:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005646:	f7ff fff6 	bl	8005636 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800564a:	bd08      	pop	{r3, pc}

0800564c <HAL_UART_AbortReceiveCpltCallback>:
 800564c:	4770      	bx	lr
	...

08005650 <HAL_UART_AbortReceive_IT>:
{
 8005650:	b510      	push	{r4, lr}
 8005652:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005654:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005656:	e852 3f00 	ldrex	r3, [r2]
 800565a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800565e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8005662:	6823      	ldr	r3, [r4, #0]
 8005664:	2900      	cmp	r1, #0
 8005666:	d1f5      	bne.n	8005654 <HAL_UART_AbortReceive_IT+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005668:	f103 0208 	add.w	r2, r3, #8
 800566c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005670:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005674:	f103 0008 	add.w	r0, r3, #8
 8005678:	e840 2100 	strex	r1, r2, [r0]
 800567c:	2900      	cmp	r1, #0
 800567e:	d1f3      	bne.n	8005668 <HAL_UART_AbortReceive_IT+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005680:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005682:	2a01      	cmp	r2, #1
 8005684:	d107      	bne.n	8005696 <HAL_UART_AbortReceive_IT+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005686:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800568a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568e:	e843 2100 	strex	r1, r2, [r3]
 8005692:	2900      	cmp	r1, #0
 8005694:	d1f7      	bne.n	8005686 <HAL_UART_AbortReceive_IT+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005696:	689a      	ldr	r2, [r3, #8]
 8005698:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 800569c:	d028      	beq.n	80056f0 <HAL_UART_AbortReceive_IT+0xa0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569e:	f103 0208 	add.w	r2, r3, #8
 80056a2:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056aa:	f103 0008 	add.w	r0, r3, #8
 80056ae:	e840 2100 	strex	r1, r2, [r0]
 80056b2:	2900      	cmp	r1, #0
 80056b4:	d1f3      	bne.n	800569e <HAL_UART_AbortReceive_IT+0x4e>
    if (huart->hdmarx != NULL)
 80056b6:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80056b8:	b148      	cbz	r0, 80056ce <HAL_UART_AbortReceive_IT+0x7e>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80056ba:	4b12      	ldr	r3, [pc, #72]	; (8005704 <HAL_UART_AbortReceive_IT+0xb4>)
 80056bc:	6383      	str	r3, [r0, #56]	; 0x38
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056be:	f7fd ffd1 	bl	8003664 <HAL_DMA_Abort_IT>
 80056c2:	b110      	cbz	r0, 80056ca <HAL_UART_AbortReceive_IT+0x7a>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056c4:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80056c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80056c8:	4798      	blx	r3
}
 80056ca:	2000      	movs	r0, #0
 80056cc:	bd10      	pop	{r4, pc}
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80056ce:	220f      	movs	r2, #15
      huart->RxXferCount = 0U;
 80056d0:	f8a4 005a 	strh.w	r0, [r4, #90]	; 0x5a
      huart->pRxBuffPtr = NULL;
 80056d4:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80056d6:	621a      	str	r2, [r3, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80056d8:	8b1a      	ldrh	r2, [r3, #24]
 80056da:	b292      	uxth	r2, r2
 80056dc:	f042 0208 	orr.w	r2, r2, #8
 80056e0:	831a      	strh	r2, [r3, #24]
      huart->RxState = HAL_UART_STATE_READY;
 80056e2:	2320      	movs	r3, #32
 80056e4:	67e3      	str	r3, [r4, #124]	; 0x7c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e6:	6620      	str	r0, [r4, #96]	; 0x60
    HAL_UART_AbortReceiveCpltCallback(huart);
 80056e8:	4620      	mov	r0, r4
 80056ea:	f7ff ffaf 	bl	800564c <HAL_UART_AbortReceiveCpltCallback>
 80056ee:	e7ec      	b.n	80056ca <HAL_UART_AbortReceive_IT+0x7a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80056f0:	210f      	movs	r1, #15
    huart->RxXferCount = 0U;
 80056f2:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
    huart->pRxBuffPtr = NULL;
 80056f6:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80056f8:	6219      	str	r1, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 80056fa:	2320      	movs	r3, #32
 80056fc:	67e3      	str	r3, [r4, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056fe:	6622      	str	r2, [r4, #96]	; 0x60
 8005700:	e7f2      	b.n	80056e8 <HAL_UART_AbortReceive_IT+0x98>
 8005702:	bf00      	nop
 8005704:	08005709 	.word	0x08005709

08005708 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005708:	6a80      	ldr	r0, [r0, #40]	; 0x28

  huart->RxXferCount = 0U;

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800570a:	6802      	ldr	r2, [r0, #0]
{
 800570c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0U;
 800570e:	2100      	movs	r1, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005710:	230f      	movs	r3, #15
  huart->RxXferCount = 0U;
 8005712:	f8a0 105a 	strh.w	r1, [r0, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005716:	6213      	str	r3, [r2, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005718:	8b13      	ldrh	r3, [r2, #24]
 800571a:	b29b      	uxth	r3, r3
 800571c:	f043 0308 	orr.w	r3, r3, #8
 8005720:	8313      	strh	r3, [r2, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005722:	2320      	movs	r3, #32
 8005724:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005726:	6601      	str	r1, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8005728:	f7ff ff90 	bl	800564c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800572c:	bd08      	pop	{r3, pc}

0800572e <HAL_UARTEx_RxEventCallback>:
}
 800572e:	4770      	bx	lr

08005730 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005730:	6803      	ldr	r3, [r0, #0]
 8005732:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005734:	6819      	ldr	r1, [r3, #0]
{
 8005736:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 8005738:	f640 060f 	movw	r6, #2063	; 0x80f
 800573c:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800573e:	689d      	ldr	r5, [r3, #8]
{
 8005740:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8005742:	d10b      	bne.n	800575c <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005744:	0696      	lsls	r6, r2, #26
 8005746:	f140 8088 	bpl.w	800585a <HAL_UART_IRQHandler+0x12a>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800574a:	068e      	lsls	r6, r1, #26
 800574c:	f140 8085 	bpl.w	800585a <HAL_UART_IRQHandler+0x12a>
      if (huart->RxISR != NULL)
 8005750:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8005752:	2b00      	cmp	r3, #0
 8005754:	d07b      	beq.n	800584e <HAL_UART_IRQHandler+0x11e>
}
 8005756:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800575a:	4718      	bx	r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800575c:	4e95      	ldr	r6, [pc, #596]	; (80059b4 <HAL_UART_IRQHandler+0x284>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 800575e:	f005 0001 	and.w	r0, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005762:	400e      	ands	r6, r1
 8005764:	4306      	orrs	r6, r0
 8005766:	d078      	beq.n	800585a <HAL_UART_IRQHandler+0x12a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005768:	07d5      	lsls	r5, r2, #31
 800576a:	d509      	bpl.n	8005780 <HAL_UART_IRQHandler+0x50>
 800576c:	05ce      	lsls	r6, r1, #23
 800576e:	d507      	bpl.n	8005780 <HAL_UART_IRQHandler+0x50>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005770:	2501      	movs	r5, #1
 8005772:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005774:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 8005778:	f045 0501 	orr.w	r5, r5, #1
 800577c:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005780:	0795      	lsls	r5, r2, #30
 8005782:	d508      	bpl.n	8005796 <HAL_UART_IRQHandler+0x66>
 8005784:	b138      	cbz	r0, 8005796 <HAL_UART_IRQHandler+0x66>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005786:	2502      	movs	r5, #2
 8005788:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800578a:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 800578e:	f045 0504 	orr.w	r5, r5, #4
 8005792:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005796:	0756      	lsls	r6, r2, #29
 8005798:	d508      	bpl.n	80057ac <HAL_UART_IRQHandler+0x7c>
 800579a:	b138      	cbz	r0, 80057ac <HAL_UART_IRQHandler+0x7c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800579c:	2504      	movs	r5, #4
 800579e:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057a0:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 80057a4:	f045 0502 	orr.w	r5, r5, #2
 80057a8:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_ORE) != 0U)
 80057ac:	0715      	lsls	r5, r2, #28
 80057ae:	d50b      	bpl.n	80057c8 <HAL_UART_IRQHandler+0x98>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80057b0:	f001 0520 	and.w	r5, r1, #32
 80057b4:	4328      	orrs	r0, r5
 80057b6:	d007      	beq.n	80057c8 <HAL_UART_IRQHandler+0x98>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80057b8:	2008      	movs	r0, #8
 80057ba:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80057bc:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80057c0:	f040 0008 	orr.w	r0, r0, #8
 80057c4:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80057c8:	0516      	lsls	r6, r2, #20
 80057ca:	d50a      	bpl.n	80057e2 <HAL_UART_IRQHandler+0xb2>
 80057cc:	014d      	lsls	r5, r1, #5
 80057ce:	d508      	bpl.n	80057e2 <HAL_UART_IRQHandler+0xb2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80057d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80057d4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80057d6:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80057da:	f043 0320 	orr.w	r3, r3, #32
 80057de:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057e2:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d031      	beq.n	800584e <HAL_UART_IRQHandler+0x11e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80057ea:	0690      	lsls	r0, r2, #26
 80057ec:	d505      	bpl.n	80057fa <HAL_UART_IRQHandler+0xca>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80057ee:	068a      	lsls	r2, r1, #26
 80057f0:	d503      	bpl.n	80057fa <HAL_UART_IRQHandler+0xca>
        if (huart->RxISR != NULL)
 80057f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057f4:	b10b      	cbz	r3, 80057fa <HAL_UART_IRQHandler+0xca>
          huart->RxISR(huart);
 80057f6:	4620      	mov	r0, r4
 80057f8:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80057fa:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 80057fc:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005800:	689b      	ldr	r3, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005802:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800580a:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 800580c:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800580e:	d01f      	beq.n	8005850 <HAL_UART_IRQHandler+0x120>
        UART_EndRxTransfer(huart);
 8005810:	f7ff fee9 	bl	80055e6 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005814:	6822      	ldr	r2, [r4, #0]
 8005816:	6893      	ldr	r3, [r2, #8]
 8005818:	065b      	lsls	r3, r3, #25
 800581a:	d515      	bpl.n	8005848 <HAL_UART_IRQHandler+0x118>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581c:	f102 0308 	add.w	r3, r2, #8
 8005820:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005824:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005828:	f102 0008 	add.w	r0, r2, #8
 800582c:	e840 3100 	strex	r1, r3, [r0]
 8005830:	2900      	cmp	r1, #0
 8005832:	d1f3      	bne.n	800581c <HAL_UART_IRQHandler+0xec>
          if (huart->hdmarx != NULL)
 8005834:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005836:	b138      	cbz	r0, 8005848 <HAL_UART_IRQHandler+0x118>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005838:	4b5f      	ldr	r3, [pc, #380]	; (80059b8 <HAL_UART_IRQHandler+0x288>)
 800583a:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800583c:	f7fd ff12 	bl	8003664 <HAL_DMA_Abort_IT>
 8005840:	b128      	cbz	r0, 800584e <HAL_UART_IRQHandler+0x11e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005842:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005844:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005846:	e786      	b.n	8005756 <HAL_UART_IRQHandler+0x26>
            HAL_UART_ErrorCallback(huart);
 8005848:	4620      	mov	r0, r4
 800584a:	f7ff fef4 	bl	8005636 <HAL_UART_ErrorCallback>
}
 800584e:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8005850:	f7ff fef1 	bl	8005636 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005854:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 8005858:	e7f9      	b.n	800584e <HAL_UART_IRQHandler+0x11e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800585a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800585c:	2801      	cmp	r0, #1
 800585e:	d17e      	bne.n	800595e <HAL_UART_IRQHandler+0x22e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005860:	06d6      	lsls	r6, r2, #27
 8005862:	d57c      	bpl.n	800595e <HAL_UART_IRQHandler+0x22e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005864:	06c8      	lsls	r0, r1, #27
 8005866:	d57a      	bpl.n	800595e <HAL_UART_IRQHandler+0x22e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005868:	2210      	movs	r2, #16
 800586a:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800586c:	689a      	ldr	r2, [r3, #8]
 800586e:	0651      	lsls	r1, r2, #25
 8005870:	d546      	bpl.n	8005900 <HAL_UART_IRQHandler+0x1d0>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005872:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8005874:	6811      	ldr	r1, [r2, #0]
 8005876:	684a      	ldr	r2, [r1, #4]
 8005878:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800587a:	2a00      	cmp	r2, #0
 800587c:	d0e7      	beq.n	800584e <HAL_UART_IRQHandler+0x11e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800587e:	f8b4 0058 	ldrh.w	r0, [r4, #88]	; 0x58
 8005882:	4290      	cmp	r0, r2
 8005884:	d9e3      	bls.n	800584e <HAL_UART_IRQHandler+0x11e>
        huart->RxXferCount = nb_remaining_rx_data;
 8005886:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800588a:	680a      	ldr	r2, [r1, #0]
 800588c:	0692      	lsls	r2, r2, #26
 800588e:	d42d      	bmi.n	80058ec <HAL_UART_IRQHandler+0x1bc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005890:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005894:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005898:	e843 2100 	strex	r1, r2, [r3]
 800589c:	2900      	cmp	r1, #0
 800589e:	d1f7      	bne.n	8005890 <HAL_UART_IRQHandler+0x160>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a0:	f103 0208 	add.w	r2, r3, #8
 80058a4:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058a8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ac:	f103 0008 	add.w	r0, r3, #8
 80058b0:	e840 2100 	strex	r1, r2, [r0]
 80058b4:	2900      	cmp	r1, #0
 80058b6:	d1f3      	bne.n	80058a0 <HAL_UART_IRQHandler+0x170>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b8:	f103 0208 	add.w	r2, r3, #8
 80058bc:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c4:	f103 0008 	add.w	r0, r3, #8
 80058c8:	e840 2100 	strex	r1, r2, [r0]
 80058cc:	2900      	cmp	r1, #0
 80058ce:	d1f3      	bne.n	80058b8 <HAL_UART_IRQHandler+0x188>
          huart->RxState = HAL_UART_STATE_READY;
 80058d0:	2220      	movs	r2, #32
 80058d2:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058d4:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058da:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058de:	e843 2100 	strex	r1, r2, [r3]
 80058e2:	2900      	cmp	r1, #0
 80058e4:	d1f7      	bne.n	80058d6 <HAL_UART_IRQHandler+0x1a6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80058e6:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80058e8:	f7fd fe99 	bl	800361e <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058ec:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80058f0:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80058f4:	1ac9      	subs	r1, r1, r3
 80058f6:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058f8:	4620      	mov	r0, r4
 80058fa:	f7ff ff18 	bl	800572e <HAL_UARTEx_RxEventCallback>
 80058fe:	e7a6      	b.n	800584e <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005900:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 8005904:	b28a      	uxth	r2, r1
      if ((huart->RxXferCount > 0U)
 8005906:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 800590a:	b289      	uxth	r1, r1
 800590c:	2900      	cmp	r1, #0
 800590e:	d09e      	beq.n	800584e <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005910:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8005914:	1a89      	subs	r1, r1, r2
 8005916:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8005918:	2900      	cmp	r1, #0
 800591a:	d098      	beq.n	800584e <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005920:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005924:	e843 2000 	strex	r0, r2, [r3]
 8005928:	2800      	cmp	r0, #0
 800592a:	d1f7      	bne.n	800591c <HAL_UART_IRQHandler+0x1ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800592c:	f103 0208 	add.w	r2, r3, #8
 8005930:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005934:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005938:	f103 0508 	add.w	r5, r3, #8
 800593c:	e845 2000 	strex	r0, r2, [r5]
 8005940:	2800      	cmp	r0, #0
 8005942:	d1f3      	bne.n	800592c <HAL_UART_IRQHandler+0x1fc>
        huart->RxState = HAL_UART_STATE_READY;
 8005944:	2220      	movs	r2, #32
 8005946:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->RxISR = NULL;
 8005948:	6660      	str	r0, [r4, #100]	; 0x64
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800594a:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005950:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005954:	e843 2000 	strex	r0, r2, [r3]
 8005958:	2800      	cmp	r0, #0
 800595a:	d1f7      	bne.n	800594c <HAL_UART_IRQHandler+0x21c>
 800595c:	e7cc      	b.n	80058f8 <HAL_UART_IRQHandler+0x1c8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800595e:	02d6      	lsls	r6, r2, #11
 8005960:	d509      	bpl.n	8005976 <HAL_UART_IRQHandler+0x246>
 8005962:	0268      	lsls	r0, r5, #9
 8005964:	d507      	bpl.n	8005976 <HAL_UART_IRQHandler+0x246>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005966:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800596a:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800596c:	621a      	str	r2, [r3, #32]
}
 800596e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8005972:	f000 bbc9 	b.w	8006108 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005976:	0616      	lsls	r6, r2, #24
 8005978:	d507      	bpl.n	800598a <HAL_UART_IRQHandler+0x25a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800597a:	060d      	lsls	r5, r1, #24
 800597c:	d505      	bpl.n	800598a <HAL_UART_IRQHandler+0x25a>
    if (huart->TxISR != NULL)
 800597e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8005980:	2b00      	cmp	r3, #0
 8005982:	f43f af64 	beq.w	800584e <HAL_UART_IRQHandler+0x11e>
      huart->TxISR(huart);
 8005986:	4620      	mov	r0, r4
 8005988:	e6e5      	b.n	8005756 <HAL_UART_IRQHandler+0x26>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800598a:	0650      	lsls	r0, r2, #25
 800598c:	f57f af5f 	bpl.w	800584e <HAL_UART_IRQHandler+0x11e>
 8005990:	064a      	lsls	r2, r1, #25
 8005992:	f57f af5c 	bpl.w	800584e <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005996:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800599a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599e:	e843 2100 	strex	r1, r2, [r3]
 80059a2:	2900      	cmp	r1, #0
 80059a4:	d1f7      	bne.n	8005996 <HAL_UART_IRQHandler+0x266>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059a6:	2320      	movs	r3, #32
 80059a8:	67a3      	str	r3, [r4, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80059aa:	66a1      	str	r1, [r4, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059ac:	4620      	mov	r0, r4
 80059ae:	f7ff fe41 	bl	8005634 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059b2:	e74c      	b.n	800584e <HAL_UART_IRQHandler+0x11e>
 80059b4:	04000120 	.word	0x04000120
 80059b8:	08005639 	.word	0x08005639

080059bc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80059bc:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059be:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80059c0:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059c2:	2b22      	cmp	r3, #34	; 0x22
 80059c4:	d144      	bne.n	8005a50 <UART_RxISR_8BIT+0x94>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80059c6:	8c93      	ldrh	r3, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80059c8:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 80059cc:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80059ce:	400b      	ands	r3, r1
 80059d0:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 80059d2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80059d4:	3301      	adds	r3, #1
 80059d6:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80059d8:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80059dc:	3b01      	subs	r3, #1
 80059de:	b29b      	uxth	r3, r3
 80059e0:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80059e4:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	bb6b      	cbnz	r3, 8005a48 <UART_RxISR_8BIT+0x8c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059ec:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ee:	e852 3f00 	ldrex	r3, [r2]
 80059f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f6:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80059fa:	6803      	ldr	r3, [r0, #0]
 80059fc:	2900      	cmp	r1, #0
 80059fe:	d1f5      	bne.n	80059ec <UART_RxISR_8BIT+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a00:	f103 0208 	add.w	r2, r3, #8
 8005a04:	e852 2f00 	ldrex	r2, [r2]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a08:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0c:	f103 0c08 	add.w	ip, r3, #8
 8005a10:	e84c 2100 	strex	r1, r2, [ip]
 8005a14:	2900      	cmp	r1, #0
 8005a16:	d1f3      	bne.n	8005a00 <UART_RxISR_8BIT+0x44>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a18:	2220      	movs	r2, #32
 8005a1a:	67c2      	str	r2, [r0, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a1c:	6e02      	ldr	r2, [r0, #96]	; 0x60
      huart->RxISR = NULL;
 8005a1e:	6641      	str	r1, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a20:	2a01      	cmp	r2, #1
 8005a22:	d112      	bne.n	8005a4a <UART_RxISR_8BIT+0x8e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a24:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a26:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a2a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2e:	e843 2100 	strex	r1, r2, [r3]
 8005a32:	2900      	cmp	r1, #0
 8005a34:	d1f7      	bne.n	8005a26 <UART_RxISR_8BIT+0x6a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005a36:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a38:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005a3c:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a3e:	bf44      	itt	mi
 8005a40:	2210      	movmi	r2, #16
 8005a42:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a44:	f7ff fe73 	bl	800572e <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005a48:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 8005a4a:	f7fc f83b 	bl	8001ac4 <HAL_UART_RxCpltCallback>
 8005a4e:	e7fb      	b.n	8005a48 <UART_RxISR_8BIT+0x8c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005a50:	8b13      	ldrh	r3, [r2, #24]
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	f043 0308 	orr.w	r3, r3, #8
 8005a58:	8313      	strh	r3, [r2, #24]
}
 8005a5a:	e7f5      	b.n	8005a48 <UART_RxISR_8BIT+0x8c>

08005a5c <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a5c:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8005a5e:	2a22      	cmp	r2, #34	; 0x22
{
 8005a60:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005a62:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a64:	d141      	bne.n	8005aea <UART_RxISR_16BIT+0x8e>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005a66:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8005a68:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
 8005a6c:	4011      	ands	r1, r2
 8005a6e:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8005a70:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 8005a74:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8005a76:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8005a7a:	3a01      	subs	r2, #1
 8005a7c:	b292      	uxth	r2, r2
 8005a7e:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005a82:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8005a86:	b292      	uxth	r2, r2
 8005a88:	bb5a      	cbnz	r2, 8005ae2 <UART_RxISR_16BIT+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a8a:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a8e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a92:	e843 2100 	strex	r1, r2, [r3]
 8005a96:	2900      	cmp	r1, #0
 8005a98:	d1f7      	bne.n	8005a8a <UART_RxISR_16BIT+0x2e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9a:	f103 0208 	add.w	r2, r3, #8
 8005a9e:	e852 2f00 	ldrex	r2, [r2]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aa2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa6:	f103 0c08 	add.w	ip, r3, #8
 8005aaa:	e84c 2100 	strex	r1, r2, [ip]
 8005aae:	2900      	cmp	r1, #0
 8005ab0:	d1f3      	bne.n	8005a9a <UART_RxISR_16BIT+0x3e>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ab2:	2220      	movs	r2, #32
 8005ab4:	67c2      	str	r2, [r0, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ab6:	6e02      	ldr	r2, [r0, #96]	; 0x60
      huart->RxISR = NULL;
 8005ab8:	6641      	str	r1, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aba:	2a01      	cmp	r2, #1
 8005abc:	d112      	bne.n	8005ae4 <UART_RxISR_16BIT+0x88>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005abe:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac0:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ac4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac8:	e843 2100 	strex	r1, r2, [r3]
 8005acc:	2900      	cmp	r1, #0
 8005ace:	d1f7      	bne.n	8005ac0 <UART_RxISR_16BIT+0x64>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ad0:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ad2:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ad6:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ad8:	bf44      	itt	mi
 8005ada:	2210      	movmi	r2, #16
 8005adc:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ade:	f7ff fe26 	bl	800572e <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ae2:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 8005ae4:	f7fb ffee 	bl	8001ac4 <HAL_UART_RxCpltCallback>
 8005ae8:	e7fb      	b.n	8005ae2 <UART_RxISR_16BIT+0x86>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005aea:	8b1a      	ldrh	r2, [r3, #24]
 8005aec:	b292      	uxth	r2, r2
 8005aee:	f042 0208 	orr.w	r2, r2, #8
 8005af2:	831a      	strh	r2, [r3, #24]
}
 8005af4:	e7f5      	b.n	8005ae2 <UART_RxISR_16BIT+0x86>
	...

08005af8 <UART_SetConfig>:
{
 8005af8:	b570      	push	{r4, r5, r6, lr}
 8005afa:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8005afc:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005afe:	6921      	ldr	r1, [r4, #16]
 8005b00:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b02:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b04:	69c0      	ldr	r0, [r0, #28]
 8005b06:	430a      	orrs	r2, r1
 8005b08:	6961      	ldr	r1, [r4, #20]
 8005b0a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b0c:	4979      	ldr	r1, [pc, #484]	; (8005cf4 <UART_SetConfig+0x1fc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b0e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b10:	4029      	ands	r1, r5
 8005b12:	430a      	orrs	r2, r1
 8005b14:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b16:	685a      	ldr	r2, [r3, #4]
 8005b18:	68e1      	ldr	r1, [r4, #12]
 8005b1a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b22:	4a75      	ldr	r2, [pc, #468]	; (8005cf8 <UART_SetConfig+0x200>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b24:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b26:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 8005b28:	bf1c      	itt	ne
 8005b2a:	6a22      	ldrne	r2, [r4, #32]
 8005b2c:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8005b34:	430a      	orrs	r2, r1
 8005b36:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b38:	4a70      	ldr	r2, [pc, #448]	; (8005cfc <UART_SetConfig+0x204>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d117      	bne.n	8005b6e <UART_SetConfig+0x76>
 8005b3e:	4b70      	ldr	r3, [pc, #448]	; (8005d00 <UART_SetConfig+0x208>)
 8005b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b44:	f003 0303 	and.w	r3, r3, #3
 8005b48:	3b01      	subs	r3, #1
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	f200 80b0 	bhi.w	8005cb0 <UART_SetConfig+0x1b8>
 8005b50:	4a6c      	ldr	r2, [pc, #432]	; (8005d04 <UART_SetConfig+0x20c>)
 8005b52:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b54:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005b58:	f040 808b 	bne.w	8005c72 <UART_SetConfig+0x17a>
    switch (clocksource)
 8005b5c:	2b08      	cmp	r3, #8
 8005b5e:	d822      	bhi.n	8005ba6 <UART_SetConfig+0xae>
 8005b60:	e8df f003 	tbb	[pc, r3]
 8005b64:	2185a969 	.word	0x2185a969
 8005b68:	21212182 	.word	0x21212182
 8005b6c:	6d          	.byte	0x6d
 8005b6d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b6e:	4a66      	ldr	r2, [pc, #408]	; (8005d08 <UART_SetConfig+0x210>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d106      	bne.n	8005b82 <UART_SetConfig+0x8a>
 8005b74:	4b62      	ldr	r3, [pc, #392]	; (8005d00 <UART_SetConfig+0x208>)
 8005b76:	4a65      	ldr	r2, [pc, #404]	; (8005d0c <UART_SetConfig+0x214>)
 8005b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b7c:	f003 030c 	and.w	r3, r3, #12
 8005b80:	e7e7      	b.n	8005b52 <UART_SetConfig+0x5a>
 8005b82:	4a63      	ldr	r2, [pc, #396]	; (8005d10 <UART_SetConfig+0x218>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d118      	bne.n	8005bba <UART_SetConfig+0xc2>
 8005b88:	4b5d      	ldr	r3, [pc, #372]	; (8005d00 <UART_SetConfig+0x208>)
 8005b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b8e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005b92:	2b20      	cmp	r3, #32
 8005b94:	f000 8087 	beq.w	8005ca6 <UART_SetConfig+0x1ae>
 8005b98:	d807      	bhi.n	8005baa <UART_SetConfig+0xb2>
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	f000 8094 	beq.w	8005cc8 <UART_SetConfig+0x1d0>
 8005ba0:	2b10      	cmp	r3, #16
 8005ba2:	f000 808b 	beq.w	8005cbc <UART_SetConfig+0x1c4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ba6:	2001      	movs	r0, #1
 8005ba8:	e024      	b.n	8005bf4 <UART_SetConfig+0xfc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005baa:	2b30      	cmp	r3, #48	; 0x30
 8005bac:	d1fb      	bne.n	8005ba6 <UART_SetConfig+0xae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bae:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005bb2:	d044      	beq.n	8005c3e <UART_SetConfig+0x146>
 8005bb4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005bb8:	e08d      	b.n	8005cd6 <UART_SetConfig+0x1de>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005bba:	4a4f      	ldr	r2, [pc, #316]	; (8005cf8 <UART_SetConfig+0x200>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d1f2      	bne.n	8005ba6 <UART_SetConfig+0xae>
 8005bc0:	4b4f      	ldr	r3, [pc, #316]	; (8005d00 <UART_SetConfig+0x208>)
 8005bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bc6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005bca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bce:	d015      	beq.n	8005bfc <UART_SetConfig+0x104>
 8005bd0:	d806      	bhi.n	8005be0 <UART_SetConfig+0xe8>
 8005bd2:	b15b      	cbz	r3, 8005bec <UART_SetConfig+0xf4>
 8005bd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bd8:	d1e5      	bne.n	8005ba6 <UART_SetConfig+0xae>
        pclk = HAL_RCC_GetSysClockFreq();
 8005bda:	f7fe f879 	bl	8003cd0 <HAL_RCC_GetSysClockFreq>
        break;
 8005bde:	e007      	b.n	8005bf0 <UART_SetConfig+0xf8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005be0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005be4:	d1df      	bne.n	8005ba6 <UART_SetConfig+0xae>
        pclk = (uint32_t) LSE_VALUE;
 8005be6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005bea:	e008      	b.n	8005bfe <UART_SetConfig+0x106>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bec:	f7fe fc44 	bl	8004478 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005bf0:	b928      	cbnz	r0, 8005bfe <UART_SetConfig+0x106>
 8005bf2:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8005bf4:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8005bf6:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8005bfa:	bd70      	pop	{r4, r5, r6, pc}
        pclk = (uint32_t) HSI_VALUE;
 8005bfc:	4845      	ldr	r0, [pc, #276]	; (8005d14 <UART_SetConfig+0x21c>)
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005bfe:	6862      	ldr	r2, [r4, #4]
 8005c00:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8005c04:	4283      	cmp	r3, r0
 8005c06:	d8ce      	bhi.n	8005ba6 <UART_SetConfig+0xae>
 8005c08:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8005c0c:	d8cb      	bhi.n	8005ba6 <UART_SetConfig+0xae>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005c0e:	0851      	lsrs	r1, r2, #1
 8005c10:	2500      	movs	r5, #0
 8005c12:	468c      	mov	ip, r1
 8005c14:	f44f 7680 	mov.w	r6, #256	; 0x100
 8005c18:	4629      	mov	r1, r5
 8005c1a:	fbe0 c106 	umlal	ip, r1, r0, r6
 8005c1e:	462b      	mov	r3, r5
 8005c20:	4660      	mov	r0, ip
 8005c22:	f7fb f831 	bl	8000c88 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c26:	4b3c      	ldr	r3, [pc, #240]	; (8005d18 <UART_SetConfig+0x220>)
 8005c28:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d8ba      	bhi.n	8005ba6 <UART_SetConfig+0xae>
          huart->Instance->BRR = usartdiv;
 8005c30:	6823      	ldr	r3, [r4, #0]
 8005c32:	60d8      	str	r0, [r3, #12]
 8005c34:	e7dd      	b.n	8005bf2 <UART_SetConfig+0xfa>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c36:	f7fe fc1f 	bl	8004478 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005c3a:	2800      	cmp	r0, #0
 8005c3c:	d0d9      	beq.n	8005bf2 <UART_SetConfig+0xfa>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005c3e:	6862      	ldr	r2, [r4, #4]
 8005c40:	0853      	lsrs	r3, r2, #1
 8005c42:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c46:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005c4a:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c4e:	f1a0 0210 	sub.w	r2, r0, #16
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d8a7      	bhi.n	8005ba6 <UART_SetConfig+0xae>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c56:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 8005c5a:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c5c:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c5e:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 8005c62:	4318      	orrs	r0, r3
 8005c64:	60d0      	str	r0, [r2, #12]
 8005c66:	e7c4      	b.n	8005bf2 <UART_SetConfig+0xfa>
        pclk = HAL_RCC_GetSysClockFreq();
 8005c68:	f7fe f832 	bl	8003cd0 <HAL_RCC_GetSysClockFreq>
        break;
 8005c6c:	e7e5      	b.n	8005c3a <UART_SetConfig+0x142>
        pclk = (uint32_t) HSI_VALUE;
 8005c6e:	4829      	ldr	r0, [pc, #164]	; (8005d14 <UART_SetConfig+0x21c>)
 8005c70:	e7e5      	b.n	8005c3e <UART_SetConfig+0x146>
    switch (clocksource)
 8005c72:	2b08      	cmp	r3, #8
 8005c74:	d897      	bhi.n	8005ba6 <UART_SetConfig+0xae>
 8005c76:	a201      	add	r2, pc, #4	; (adr r2, 8005c7c <UART_SetConfig+0x184>)
 8005c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c7c:	08005ccf 	.word	0x08005ccf
 8005c80:	08005ca1 	.word	0x08005ca1
 8005c84:	08005cad 	.word	0x08005cad
 8005c88:	08005ba7 	.word	0x08005ba7
 8005c8c:	08005cc3 	.word	0x08005cc3
 8005c90:	08005ba7 	.word	0x08005ba7
 8005c94:	08005ba7 	.word	0x08005ba7
 8005c98:	08005ba7 	.word	0x08005ba7
 8005c9c:	08005bb5 	.word	0x08005bb5
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ca0:	f7fe fbfc 	bl	800449c <HAL_RCC_GetPCLK2Freq>
        break;
 8005ca4:	e015      	b.n	8005cd2 <UART_SetConfig+0x1da>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ca6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005caa:	d0e0      	beq.n	8005c6e <UART_SetConfig+0x176>
        pclk = (uint32_t) HSI_VALUE;
 8005cac:	4819      	ldr	r0, [pc, #100]	; (8005d14 <UART_SetConfig+0x21c>)
 8005cae:	e012      	b.n	8005cd6 <UART_SetConfig+0x1de>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cb0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005cb4:	d1f4      	bne.n	8005ca0 <UART_SetConfig+0x1a8>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cb6:	f7fe fbf1 	bl	800449c <HAL_RCC_GetPCLK2Freq>
        break;
 8005cba:	e7be      	b.n	8005c3a <UART_SetConfig+0x142>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cbc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005cc0:	d0d2      	beq.n	8005c68 <UART_SetConfig+0x170>
        pclk = HAL_RCC_GetSysClockFreq();
 8005cc2:	f7fe f805 	bl	8003cd0 <HAL_RCC_GetSysClockFreq>
        break;
 8005cc6:	e004      	b.n	8005cd2 <UART_SetConfig+0x1da>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cc8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005ccc:	d0b3      	beq.n	8005c36 <UART_SetConfig+0x13e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cce:	f7fe fbd3 	bl	8004478 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d08d      	beq.n	8005bf2 <UART_SetConfig+0xfa>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005cd6:	6862      	ldr	r2, [r4, #4]
 8005cd8:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8005cdc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ce0:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8005ce4:	f1a3 0110 	sub.w	r1, r3, #16
 8005ce8:	4291      	cmp	r1, r2
 8005cea:	f63f af5c 	bhi.w	8005ba6 <UART_SetConfig+0xae>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005cee:	6822      	ldr	r2, [r4, #0]
 8005cf0:	60d3      	str	r3, [r2, #12]
 8005cf2:	e77e      	b.n	8005bf2 <UART_SetConfig+0xfa>
 8005cf4:	efff69f3 	.word	0xefff69f3
 8005cf8:	40008000 	.word	0x40008000
 8005cfc:	40013800 	.word	0x40013800
 8005d00:	40021000 	.word	0x40021000
 8005d04:	0800b9ec 	.word	0x0800b9ec
 8005d08:	40004400 	.word	0x40004400
 8005d0c:	0800b9ef 	.word	0x0800b9ef
 8005d10:	40004800 	.word	0x40004800
 8005d14:	00f42400 	.word	0x00f42400
 8005d18:	000ffcff 	.word	0x000ffcff

08005d1c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d1c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005d1e:	07da      	lsls	r2, r3, #31
{
 8005d20:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d22:	d506      	bpl.n	8005d32 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d24:	6801      	ldr	r1, [r0, #0]
 8005d26:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8005d28:	684a      	ldr	r2, [r1, #4]
 8005d2a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005d2e:	4322      	orrs	r2, r4
 8005d30:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d32:	079c      	lsls	r4, r3, #30
 8005d34:	d506      	bpl.n	8005d44 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d36:	6801      	ldr	r1, [r0, #0]
 8005d38:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8005d3a:	684a      	ldr	r2, [r1, #4]
 8005d3c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005d40:	4322      	orrs	r2, r4
 8005d42:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d44:	0759      	lsls	r1, r3, #29
 8005d46:	d506      	bpl.n	8005d56 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d48:	6801      	ldr	r1, [r0, #0]
 8005d4a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8005d4c:	684a      	ldr	r2, [r1, #4]
 8005d4e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005d52:	4322      	orrs	r2, r4
 8005d54:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d56:	071a      	lsls	r2, r3, #28
 8005d58:	d506      	bpl.n	8005d68 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d5a:	6801      	ldr	r1, [r0, #0]
 8005d5c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8005d5e:	684a      	ldr	r2, [r1, #4]
 8005d60:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d64:	4322      	orrs	r2, r4
 8005d66:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d68:	06dc      	lsls	r4, r3, #27
 8005d6a:	d506      	bpl.n	8005d7a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d6c:	6801      	ldr	r1, [r0, #0]
 8005d6e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8005d70:	688a      	ldr	r2, [r1, #8]
 8005d72:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005d76:	4322      	orrs	r2, r4
 8005d78:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d7a:	0699      	lsls	r1, r3, #26
 8005d7c:	d506      	bpl.n	8005d8c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d7e:	6801      	ldr	r1, [r0, #0]
 8005d80:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8005d82:	688a      	ldr	r2, [r1, #8]
 8005d84:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d88:	4322      	orrs	r2, r4
 8005d8a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d8c:	065a      	lsls	r2, r3, #25
 8005d8e:	d50f      	bpl.n	8005db0 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d90:	6801      	ldr	r1, [r0, #0]
 8005d92:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8005d94:	684a      	ldr	r2, [r1, #4]
 8005d96:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8005d9a:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d9c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005da0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005da2:	d105      	bne.n	8005db0 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005da4:	684a      	ldr	r2, [r1, #4]
 8005da6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8005da8:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8005dac:	4322      	orrs	r2, r4
 8005dae:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005db0:	061b      	lsls	r3, r3, #24
 8005db2:	d506      	bpl.n	8005dc2 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005db4:	6802      	ldr	r2, [r0, #0]
 8005db6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005db8:	6853      	ldr	r3, [r2, #4]
 8005dba:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005dbe:	430b      	orrs	r3, r1
 8005dc0:	6053      	str	r3, [r2, #4]
}
 8005dc2:	bd10      	pop	{r4, pc}

08005dc4 <UART_WaitOnFlagUntilTimeout>:
{
 8005dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8005dcc:	4604      	mov	r4, r0
 8005dce:	460e      	mov	r6, r1
 8005dd0:	4615      	mov	r5, r2
 8005dd2:	461f      	mov	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dd4:	6822      	ldr	r2, [r4, #0]
 8005dd6:	69d3      	ldr	r3, [r2, #28]
 8005dd8:	ea36 0303 	bics.w	r3, r6, r3
 8005ddc:	bf0c      	ite	eq
 8005dde:	2301      	moveq	r3, #1
 8005de0:	2300      	movne	r3, #0
 8005de2:	42ab      	cmp	r3, r5
 8005de4:	d001      	beq.n	8005dea <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8005de6:	2000      	movs	r0, #0
 8005de8:	e025      	b.n	8005e36 <UART_WaitOnFlagUntilTimeout+0x72>
    if (Timeout != HAL_MAX_DELAY)
 8005dea:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005dee:	d0f2      	beq.n	8005dd6 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005df0:	f7fc fc00 	bl	80025f4 <HAL_GetTick>
 8005df4:	1bc0      	subs	r0, r0, r7
 8005df6:	4540      	cmp	r0, r8
 8005df8:	6820      	ldr	r0, [r4, #0]
 8005dfa:	d802      	bhi.n	8005e02 <UART_WaitOnFlagUntilTimeout+0x3e>
 8005dfc:	f1b8 0f00 	cmp.w	r8, #0
 8005e00:	d11b      	bne.n	8005e3a <UART_WaitOnFlagUntilTimeout+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e02:	e850 3f00 	ldrex	r3, [r0]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e06:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e0a:	e840 3200 	strex	r2, r3, [r0]
 8005e0e:	2a00      	cmp	r2, #0
 8005e10:	d1f7      	bne.n	8005e02 <UART_WaitOnFlagUntilTimeout+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e12:	f100 0308 	add.w	r3, r0, #8
 8005e16:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e1a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1e:	f100 0108 	add.w	r1, r0, #8
 8005e22:	e841 3200 	strex	r2, r3, [r1]
 8005e26:	2a00      	cmp	r2, #0
 8005e28:	d1f3      	bne.n	8005e12 <UART_WaitOnFlagUntilTimeout+0x4e>
        huart->gState = HAL_UART_STATE_READY;
 8005e2a:	2320      	movs	r3, #32
 8005e2c:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005e2e:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 8005e30:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
          return HAL_TIMEOUT;
 8005e34:	2003      	movs	r0, #3
}
 8005e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005e3a:	6803      	ldr	r3, [r0, #0]
 8005e3c:	075a      	lsls	r2, r3, #29
 8005e3e:	d5c9      	bpl.n	8005dd4 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e40:	69c3      	ldr	r3, [r0, #28]
 8005e42:	051b      	lsls	r3, r3, #20
 8005e44:	d5c6      	bpl.n	8005dd4 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005e4a:	6203      	str	r3, [r0, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4c:	e850 3f00 	ldrex	r3, [r0]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e50:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e54:	e840 3200 	strex	r2, r3, [r0]
 8005e58:	2a00      	cmp	r2, #0
 8005e5a:	d1f7      	bne.n	8005e4c <UART_WaitOnFlagUntilTimeout+0x88>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5c:	f100 0308 	add.w	r3, r0, #8
 8005e60:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e64:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e68:	f100 0108 	add.w	r1, r0, #8
 8005e6c:	e841 3200 	strex	r2, r3, [r1]
 8005e70:	2a00      	cmp	r2, #0
 8005e72:	d1f3      	bne.n	8005e5c <UART_WaitOnFlagUntilTimeout+0x98>
          huart->gState = HAL_UART_STATE_READY;
 8005e74:	2320      	movs	r3, #32
 8005e76:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005e78:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e7a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 8005e7e:	e7d7      	b.n	8005e30 <UART_WaitOnFlagUntilTimeout+0x6c>

08005e80 <HAL_UART_Transmit>:
{
 8005e80:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8005e84:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8005e86:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005e88:	2b20      	cmp	r3, #32
{
 8005e8a:	4604      	mov	r4, r0
 8005e8c:	460e      	mov	r6, r1
 8005e8e:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8005e90:	d14e      	bne.n	8005f30 <HAL_UART_Transmit+0xb0>
    if ((pData == NULL) || (Size == 0U))
 8005e92:	2900      	cmp	r1, #0
 8005e94:	d04a      	beq.n	8005f2c <HAL_UART_Transmit+0xac>
 8005e96:	2a00      	cmp	r2, #0
 8005e98:	d048      	beq.n	8005f2c <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8005e9a:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d046      	beq.n	8005f30 <HAL_UART_Transmit+0xb0>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ea8:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005eaa:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eac:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005eb0:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8005eb2:	f7fc fb9f 	bl	80025f4 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eb6:	68a2      	ldr	r2, [r4, #8]
    huart->TxXferSize  = Size;
 8005eb8:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ebc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8005ec0:	4603      	mov	r3, r0
    huart->TxXferCount = Size;
 8005ec2:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ec6:	d103      	bne.n	8005ed0 <HAL_UART_Transmit+0x50>
 8005ec8:	6922      	ldr	r2, [r4, #16]
 8005eca:	b90a      	cbnz	r2, 8005ed0 <HAL_UART_Transmit+0x50>
 8005ecc:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8005ece:	4616      	mov	r6, r2
    __HAL_UNLOCK(huart);
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8005ed6:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005eda:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8005ede:	b292      	uxth	r2, r2
 8005ee0:	b93a      	cbnz	r2, 8005ef2 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ee2:	2140      	movs	r1, #64	; 0x40
 8005ee4:	4620      	mov	r0, r4
 8005ee6:	f7ff ff6d 	bl	8005dc4 <UART_WaitOnFlagUntilTimeout>
 8005eea:	b950      	cbnz	r0, 8005f02 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8005eec:	2320      	movs	r3, #32
 8005eee:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 8005ef0:	e008      	b.n	8005f04 <HAL_UART_Transmit+0x84>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	2180      	movs	r1, #128	; 0x80
 8005ef6:	4620      	mov	r0, r4
 8005ef8:	9303      	str	r3, [sp, #12]
 8005efa:	f7ff ff63 	bl	8005dc4 <UART_WaitOnFlagUntilTimeout>
 8005efe:	9b03      	ldr	r3, [sp, #12]
 8005f00:	b118      	cbz	r0, 8005f0a <HAL_UART_Transmit+0x8a>
        return HAL_TIMEOUT;
 8005f02:	2003      	movs	r0, #3
}
 8005f04:	b004      	add	sp, #16
 8005f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f0a:	6821      	ldr	r1, [r4, #0]
      if (pdata8bits == NULL)
 8005f0c:	b95e      	cbnz	r6, 8005f26 <HAL_UART_Transmit+0xa6>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f0e:	f835 2b02 	ldrh.w	r2, [r5], #2
 8005f12:	f3c2 0208 	ubfx	r2, r2, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f16:	850a      	strh	r2, [r1, #40]	; 0x28
      huart->TxXferCount--;
 8005f18:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8005f1c:	3a01      	subs	r2, #1
 8005f1e:	b292      	uxth	r2, r2
 8005f20:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 8005f24:	e7d7      	b.n	8005ed6 <HAL_UART_Transmit+0x56>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f26:	f816 2b01 	ldrb.w	r2, [r6], #1
 8005f2a:	e7f4      	b.n	8005f16 <HAL_UART_Transmit+0x96>
      return  HAL_ERROR;
 8005f2c:	2001      	movs	r0, #1
 8005f2e:	e7e9      	b.n	8005f04 <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 8005f30:	2002      	movs	r0, #2
 8005f32:	e7e7      	b.n	8005f04 <HAL_UART_Transmit+0x84>

08005f34 <UART_CheckIdleState>:
{
 8005f34:	b530      	push	{r4, r5, lr}
 8005f36:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f38:	2500      	movs	r5, #0
{
 8005f3a:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f3c:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8005f40:	f7fc fb58 	bl	80025f4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f44:	6822      	ldr	r2, [r4, #0]
 8005f46:	6812      	ldr	r2, [r2, #0]
 8005f48:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8005f4a:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f4c:	d415      	bmi.n	8005f7a <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f4e:	6822      	ldr	r2, [r4, #0]
 8005f50:	6812      	ldr	r2, [r2, #0]
 8005f52:	0752      	lsls	r2, r2, #29
 8005f54:	d509      	bpl.n	8005f6a <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f56:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8005f5a:	9200      	str	r2, [sp, #0]
 8005f5c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005f60:	2200      	movs	r2, #0
 8005f62:	4620      	mov	r0, r4
 8005f64:	f7ff ff2e 	bl	8005dc4 <UART_WaitOnFlagUntilTimeout>
 8005f68:	b9a0      	cbnz	r0, 8005f94 <UART_CheckIdleState+0x60>
  huart->gState = HAL_UART_STATE_READY;
 8005f6a:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f6c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8005f6e:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8005f70:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005f74:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f76:	6620      	str	r0, [r4, #96]	; 0x60
  return HAL_OK;
 8005f78:	e00d      	b.n	8005f96 <UART_CheckIdleState+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f7a:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8005f7e:	9200      	str	r2, [sp, #0]
 8005f80:	9003      	str	r0, [sp, #12]
 8005f82:	462a      	mov	r2, r5
 8005f84:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005f88:	4620      	mov	r0, r4
 8005f8a:	f7ff ff1b 	bl	8005dc4 <UART_WaitOnFlagUntilTimeout>
 8005f8e:	9b03      	ldr	r3, [sp, #12]
 8005f90:	2800      	cmp	r0, #0
 8005f92:	d0dc      	beq.n	8005f4e <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8005f94:	2003      	movs	r0, #3
}
 8005f96:	b005      	add	sp, #20
 8005f98:	bd30      	pop	{r4, r5, pc}

08005f9a <HAL_UART_Init>:
{
 8005f9a:	b510      	push	{r4, lr}
  if (huart == NULL)
 8005f9c:	4604      	mov	r4, r0
 8005f9e:	b340      	cbz	r0, 8005ff2 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8005fa0:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005fa2:	b91b      	cbnz	r3, 8005fac <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8005fa4:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8005fa8:	f7fc f976 	bl	8002298 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8005fac:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005fae:	2324      	movs	r3, #36	; 0x24
 8005fb0:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8005fb2:	6813      	ldr	r3, [r2, #0]
 8005fb4:	f023 0301 	bic.w	r3, r3, #1
 8005fb8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f7ff fd9c 	bl	8005af8 <UART_SetConfig>
 8005fc0:	2801      	cmp	r0, #1
 8005fc2:	d016      	beq.n	8005ff2 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005fc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fc6:	b113      	cbz	r3, 8005fce <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8005fc8:	4620      	mov	r0, r4
 8005fca:	f7ff fea7 	bl	8005d1c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fce:	6823      	ldr	r3, [r4, #0]
 8005fd0:	685a      	ldr	r2, [r3, #4]
 8005fd2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005fd6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fd8:	689a      	ldr	r2, [r3, #8]
 8005fda:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005fde:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8005fe6:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8005fe8:	601a      	str	r2, [r3, #0]
}
 8005fea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8005fee:	f7ff bfa1 	b.w	8005f34 <UART_CheckIdleState>
}
 8005ff2:	2001      	movs	r0, #1
 8005ff4:	bd10      	pop	{r4, pc}
	...

08005ff8 <UART_Start_Receive_IT>:
  UART_MASK_COMPUTATION(huart);
 8005ff8:	6883      	ldr	r3, [r0, #8]
{
 8005ffa:	b510      	push	{r4, lr}
  UART_MASK_COMPUTATION(huart);
 8005ffc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxXferSize  = Size;
 8006000:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 8006004:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006008:	f04f 0200 	mov.w	r2, #0
  huart->pRxBuffPtr  = pData;
 800600c:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 800600e:	6642      	str	r2, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 8006010:	d132      	bne.n	8006078 <UART_Start_Receive_IT+0x80>
 8006012:	6903      	ldr	r3, [r0, #16]
 8006014:	bb73      	cbnz	r3, 8006074 <UART_Start_Receive_IT+0x7c>
 8006016:	f240 13ff 	movw	r3, #511	; 0x1ff
 800601a:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800601e:	2300      	movs	r3, #0
 8006020:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006024:	2322      	movs	r3, #34	; 0x22
 8006026:	67c3      	str	r3, [r0, #124]	; 0x7c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006028:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602a:	f102 0308 	add.w	r3, r2, #8
 800602e:	e853 3f00 	ldrex	r3, [r3]
 8006032:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006036:	3208      	adds	r2, #8
 8006038:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800603c:	6802      	ldr	r2, [r0, #0]
 800603e:	2900      	cmp	r1, #0
 8006040:	d1f2      	bne.n	8006028 <UART_Start_Receive_IT+0x30>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006042:	6883      	ldr	r3, [r0, #8]
 8006044:	6901      	ldr	r1, [r0, #16]
 8006046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800604a:	d126      	bne.n	800609a <UART_Start_Receive_IT+0xa2>
    huart->RxISR = UART_RxISR_8BIT;
 800604c:	4b18      	ldr	r3, [pc, #96]	; (80060b0 <UART_Start_Receive_IT+0xb8>)
 800604e:	4c19      	ldr	r4, [pc, #100]	; (80060b4 <UART_Start_Receive_IT+0xbc>)
 8006050:	2900      	cmp	r1, #0
 8006052:	bf18      	it	ne
 8006054:	4623      	movne	r3, r4
 8006056:	6643      	str	r3, [r0, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8006058:	2300      	movs	r3, #0
 800605a:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
  if (huart->Init.Parity != UART_PARITY_NONE)
 800605e:	b1f1      	cbz	r1, 800609e <UART_Start_Receive_IT+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006060:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006064:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006068:	e842 3100 	strex	r1, r3, [r2]
 800606c:	2900      	cmp	r1, #0
 800606e:	d1f7      	bne.n	8006060 <UART_Start_Receive_IT+0x68>
}
 8006070:	2000      	movs	r0, #0
 8006072:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8006074:	23ff      	movs	r3, #255	; 0xff
 8006076:	e7d0      	b.n	800601a <UART_Start_Receive_IT+0x22>
 8006078:	b923      	cbnz	r3, 8006084 <UART_Start_Receive_IT+0x8c>
 800607a:	6903      	ldr	r3, [r0, #16]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d0f9      	beq.n	8006074 <UART_Start_Receive_IT+0x7c>
 8006080:	237f      	movs	r3, #127	; 0x7f
 8006082:	e7ca      	b.n	800601a <UART_Start_Receive_IT+0x22>
 8006084:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006088:	d104      	bne.n	8006094 <UART_Start_Receive_IT+0x9c>
 800608a:	6903      	ldr	r3, [r0, #16]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d0f7      	beq.n	8006080 <UART_Start_Receive_IT+0x88>
 8006090:	233f      	movs	r3, #63	; 0x3f
 8006092:	e7c2      	b.n	800601a <UART_Start_Receive_IT+0x22>
 8006094:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
 8006098:	e7c1      	b.n	800601e <UART_Start_Receive_IT+0x26>
    huart->RxISR = UART_RxISR_8BIT;
 800609a:	4b06      	ldr	r3, [pc, #24]	; (80060b4 <UART_Start_Receive_IT+0xbc>)
 800609c:	e7db      	b.n	8006056 <UART_Start_Receive_IT+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609e:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80060a2:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a6:	e842 3100 	strex	r1, r3, [r2]
 80060aa:	2900      	cmp	r1, #0
 80060ac:	d1f7      	bne.n	800609e <UART_Start_Receive_IT+0xa6>
 80060ae:	e7df      	b.n	8006070 <UART_Start_Receive_IT+0x78>
 80060b0:	08005a5d 	.word	0x08005a5d
 80060b4:	080059bd 	.word	0x080059bd

080060b8 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80060b8:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80060ba:	2b20      	cmp	r3, #32
{
 80060bc:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 80060be:	d11f      	bne.n	8006100 <HAL_UART_Receive_IT+0x48>
    if ((pData == NULL) || (Size == 0U))
 80060c0:	b1d9      	cbz	r1, 80060fa <HAL_UART_Receive_IT+0x42>
 80060c2:	b1d2      	cbz	r2, 80060fa <HAL_UART_Receive_IT+0x42>
    __HAL_LOCK(huart);
 80060c4:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d019      	beq.n	8006100 <HAL_UART_Receive_IT+0x48>
 80060cc:	2301      	movs	r3, #1
 80060ce:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d2:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80060d4:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d6:	6603      	str	r3, [r0, #96]	; 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80060d8:	4b0a      	ldr	r3, [pc, #40]	; (8006104 <HAL_UART_Receive_IT+0x4c>)
 80060da:	429c      	cmp	r4, r3
 80060dc:	d00a      	beq.n	80060f4 <HAL_UART_Receive_IT+0x3c>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80060de:	6863      	ldr	r3, [r4, #4]
 80060e0:	021b      	lsls	r3, r3, #8
 80060e2:	d507      	bpl.n	80060f4 <HAL_UART_Receive_IT+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e4:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80060e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ec:	e844 3500 	strex	r5, r3, [r4]
 80060f0:	2d00      	cmp	r5, #0
 80060f2:	d1f7      	bne.n	80060e4 <HAL_UART_Receive_IT+0x2c>
}
 80060f4:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 80060f6:	f7ff bf7f 	b.w	8005ff8 <UART_Start_Receive_IT>
      return HAL_ERROR;
 80060fa:	2001      	movs	r0, #1
}
 80060fc:	bc30      	pop	{r4, r5}
 80060fe:	4770      	bx	lr
    return HAL_BUSY;
 8006100:	2002      	movs	r0, #2
 8006102:	e7fb      	b.n	80060fc <HAL_UART_Receive_IT+0x44>
 8006104:	40008000 	.word	0x40008000

08006108 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006108:	4770      	bx	lr
	...

0800610c <__errno>:
 800610c:	4b01      	ldr	r3, [pc, #4]	; (8006114 <__errno+0x8>)
 800610e:	6818      	ldr	r0, [r3, #0]
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop
 8006114:	2000003c 	.word	0x2000003c

08006118 <__libc_init_array>:
 8006118:	b570      	push	{r4, r5, r6, lr}
 800611a:	4d0d      	ldr	r5, [pc, #52]	; (8006150 <__libc_init_array+0x38>)
 800611c:	4c0d      	ldr	r4, [pc, #52]	; (8006154 <__libc_init_array+0x3c>)
 800611e:	1b64      	subs	r4, r4, r5
 8006120:	10a4      	asrs	r4, r4, #2
 8006122:	2600      	movs	r6, #0
 8006124:	42a6      	cmp	r6, r4
 8006126:	d109      	bne.n	800613c <__libc_init_array+0x24>
 8006128:	4d0b      	ldr	r5, [pc, #44]	; (8006158 <__libc_init_array+0x40>)
 800612a:	4c0c      	ldr	r4, [pc, #48]	; (800615c <__libc_init_array+0x44>)
 800612c:	f005 f9be 	bl	800b4ac <_init>
 8006130:	1b64      	subs	r4, r4, r5
 8006132:	10a4      	asrs	r4, r4, #2
 8006134:	2600      	movs	r6, #0
 8006136:	42a6      	cmp	r6, r4
 8006138:	d105      	bne.n	8006146 <__libc_init_array+0x2e>
 800613a:	bd70      	pop	{r4, r5, r6, pc}
 800613c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006140:	4798      	blx	r3
 8006142:	3601      	adds	r6, #1
 8006144:	e7ee      	b.n	8006124 <__libc_init_array+0xc>
 8006146:	f855 3b04 	ldr.w	r3, [r5], #4
 800614a:	4798      	blx	r3
 800614c:	3601      	adds	r6, #1
 800614e:	e7f2      	b.n	8006136 <__libc_init_array+0x1e>
 8006150:	0800bec4 	.word	0x0800bec4
 8006154:	0800bec4 	.word	0x0800bec4
 8006158:	0800bec4 	.word	0x0800bec4
 800615c:	0800bec8 	.word	0x0800bec8

08006160 <memset>:
 8006160:	4402      	add	r2, r0
 8006162:	4603      	mov	r3, r0
 8006164:	4293      	cmp	r3, r2
 8006166:	d100      	bne.n	800616a <memset+0xa>
 8006168:	4770      	bx	lr
 800616a:	f803 1b01 	strb.w	r1, [r3], #1
 800616e:	e7f9      	b.n	8006164 <memset+0x4>

08006170 <__cvt>:
 8006170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006174:	ec55 4b10 	vmov	r4, r5, d0
 8006178:	2d00      	cmp	r5, #0
 800617a:	460e      	mov	r6, r1
 800617c:	4619      	mov	r1, r3
 800617e:	462b      	mov	r3, r5
 8006180:	bfbb      	ittet	lt
 8006182:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006186:	461d      	movlt	r5, r3
 8006188:	2300      	movge	r3, #0
 800618a:	232d      	movlt	r3, #45	; 0x2d
 800618c:	700b      	strb	r3, [r1, #0]
 800618e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006190:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006194:	4691      	mov	r9, r2
 8006196:	f023 0820 	bic.w	r8, r3, #32
 800619a:	bfbc      	itt	lt
 800619c:	4622      	movlt	r2, r4
 800619e:	4614      	movlt	r4, r2
 80061a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80061a4:	d005      	beq.n	80061b2 <__cvt+0x42>
 80061a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80061aa:	d100      	bne.n	80061ae <__cvt+0x3e>
 80061ac:	3601      	adds	r6, #1
 80061ae:	2102      	movs	r1, #2
 80061b0:	e000      	b.n	80061b4 <__cvt+0x44>
 80061b2:	2103      	movs	r1, #3
 80061b4:	ab03      	add	r3, sp, #12
 80061b6:	9301      	str	r3, [sp, #4]
 80061b8:	ab02      	add	r3, sp, #8
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	ec45 4b10 	vmov	d0, r4, r5
 80061c0:	4653      	mov	r3, sl
 80061c2:	4632      	mov	r2, r6
 80061c4:	f001 ffc4 	bl	8008150 <_dtoa_r>
 80061c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80061cc:	4607      	mov	r7, r0
 80061ce:	d102      	bne.n	80061d6 <__cvt+0x66>
 80061d0:	f019 0f01 	tst.w	r9, #1
 80061d4:	d022      	beq.n	800621c <__cvt+0xac>
 80061d6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80061da:	eb07 0906 	add.w	r9, r7, r6
 80061de:	d110      	bne.n	8006202 <__cvt+0x92>
 80061e0:	783b      	ldrb	r3, [r7, #0]
 80061e2:	2b30      	cmp	r3, #48	; 0x30
 80061e4:	d10a      	bne.n	80061fc <__cvt+0x8c>
 80061e6:	2200      	movs	r2, #0
 80061e8:	2300      	movs	r3, #0
 80061ea:	4620      	mov	r0, r4
 80061ec:	4629      	mov	r1, r5
 80061ee:	f7fa fc6b 	bl	8000ac8 <__aeabi_dcmpeq>
 80061f2:	b918      	cbnz	r0, 80061fc <__cvt+0x8c>
 80061f4:	f1c6 0601 	rsb	r6, r6, #1
 80061f8:	f8ca 6000 	str.w	r6, [sl]
 80061fc:	f8da 3000 	ldr.w	r3, [sl]
 8006200:	4499      	add	r9, r3
 8006202:	2200      	movs	r2, #0
 8006204:	2300      	movs	r3, #0
 8006206:	4620      	mov	r0, r4
 8006208:	4629      	mov	r1, r5
 800620a:	f7fa fc5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800620e:	b108      	cbz	r0, 8006214 <__cvt+0xa4>
 8006210:	f8cd 900c 	str.w	r9, [sp, #12]
 8006214:	2230      	movs	r2, #48	; 0x30
 8006216:	9b03      	ldr	r3, [sp, #12]
 8006218:	454b      	cmp	r3, r9
 800621a:	d307      	bcc.n	800622c <__cvt+0xbc>
 800621c:	9b03      	ldr	r3, [sp, #12]
 800621e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006220:	1bdb      	subs	r3, r3, r7
 8006222:	4638      	mov	r0, r7
 8006224:	6013      	str	r3, [r2, #0]
 8006226:	b004      	add	sp, #16
 8006228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800622c:	1c59      	adds	r1, r3, #1
 800622e:	9103      	str	r1, [sp, #12]
 8006230:	701a      	strb	r2, [r3, #0]
 8006232:	e7f0      	b.n	8006216 <__cvt+0xa6>

08006234 <__exponent>:
 8006234:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006236:	4603      	mov	r3, r0
 8006238:	2900      	cmp	r1, #0
 800623a:	bfb8      	it	lt
 800623c:	4249      	neglt	r1, r1
 800623e:	f803 2b02 	strb.w	r2, [r3], #2
 8006242:	bfb4      	ite	lt
 8006244:	222d      	movlt	r2, #45	; 0x2d
 8006246:	222b      	movge	r2, #43	; 0x2b
 8006248:	2909      	cmp	r1, #9
 800624a:	7042      	strb	r2, [r0, #1]
 800624c:	dd2a      	ble.n	80062a4 <__exponent+0x70>
 800624e:	f10d 0407 	add.w	r4, sp, #7
 8006252:	46a4      	mov	ip, r4
 8006254:	270a      	movs	r7, #10
 8006256:	46a6      	mov	lr, r4
 8006258:	460a      	mov	r2, r1
 800625a:	fb91 f6f7 	sdiv	r6, r1, r7
 800625e:	fb07 1516 	mls	r5, r7, r6, r1
 8006262:	3530      	adds	r5, #48	; 0x30
 8006264:	2a63      	cmp	r2, #99	; 0x63
 8006266:	f104 34ff 	add.w	r4, r4, #4294967295
 800626a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800626e:	4631      	mov	r1, r6
 8006270:	dcf1      	bgt.n	8006256 <__exponent+0x22>
 8006272:	3130      	adds	r1, #48	; 0x30
 8006274:	f1ae 0502 	sub.w	r5, lr, #2
 8006278:	f804 1c01 	strb.w	r1, [r4, #-1]
 800627c:	1c44      	adds	r4, r0, #1
 800627e:	4629      	mov	r1, r5
 8006280:	4561      	cmp	r1, ip
 8006282:	d30a      	bcc.n	800629a <__exponent+0x66>
 8006284:	f10d 0209 	add.w	r2, sp, #9
 8006288:	eba2 020e 	sub.w	r2, r2, lr
 800628c:	4565      	cmp	r5, ip
 800628e:	bf88      	it	hi
 8006290:	2200      	movhi	r2, #0
 8006292:	4413      	add	r3, r2
 8006294:	1a18      	subs	r0, r3, r0
 8006296:	b003      	add	sp, #12
 8006298:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800629a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800629e:	f804 2f01 	strb.w	r2, [r4, #1]!
 80062a2:	e7ed      	b.n	8006280 <__exponent+0x4c>
 80062a4:	2330      	movs	r3, #48	; 0x30
 80062a6:	3130      	adds	r1, #48	; 0x30
 80062a8:	7083      	strb	r3, [r0, #2]
 80062aa:	70c1      	strb	r1, [r0, #3]
 80062ac:	1d03      	adds	r3, r0, #4
 80062ae:	e7f1      	b.n	8006294 <__exponent+0x60>

080062b0 <_printf_float>:
 80062b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b4:	ed2d 8b02 	vpush	{d8}
 80062b8:	b08d      	sub	sp, #52	; 0x34
 80062ba:	460c      	mov	r4, r1
 80062bc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80062c0:	4616      	mov	r6, r2
 80062c2:	461f      	mov	r7, r3
 80062c4:	4605      	mov	r5, r0
 80062c6:	f003 fa57 	bl	8009778 <_localeconv_r>
 80062ca:	f8d0 a000 	ldr.w	sl, [r0]
 80062ce:	4650      	mov	r0, sl
 80062d0:	f7f9 ff7e 	bl	80001d0 <strlen>
 80062d4:	2300      	movs	r3, #0
 80062d6:	930a      	str	r3, [sp, #40]	; 0x28
 80062d8:	6823      	ldr	r3, [r4, #0]
 80062da:	9305      	str	r3, [sp, #20]
 80062dc:	f8d8 3000 	ldr.w	r3, [r8]
 80062e0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80062e4:	3307      	adds	r3, #7
 80062e6:	f023 0307 	bic.w	r3, r3, #7
 80062ea:	f103 0208 	add.w	r2, r3, #8
 80062ee:	f8c8 2000 	str.w	r2, [r8]
 80062f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80062fa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80062fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006302:	9307      	str	r3, [sp, #28]
 8006304:	f8cd 8018 	str.w	r8, [sp, #24]
 8006308:	ee08 0a10 	vmov	s16, r0
 800630c:	4b9f      	ldr	r3, [pc, #636]	; (800658c <_printf_float+0x2dc>)
 800630e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006312:	f04f 32ff 	mov.w	r2, #4294967295
 8006316:	f7fa fc09 	bl	8000b2c <__aeabi_dcmpun>
 800631a:	bb88      	cbnz	r0, 8006380 <_printf_float+0xd0>
 800631c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006320:	4b9a      	ldr	r3, [pc, #616]	; (800658c <_printf_float+0x2dc>)
 8006322:	f04f 32ff 	mov.w	r2, #4294967295
 8006326:	f7fa fbe3 	bl	8000af0 <__aeabi_dcmple>
 800632a:	bb48      	cbnz	r0, 8006380 <_printf_float+0xd0>
 800632c:	2200      	movs	r2, #0
 800632e:	2300      	movs	r3, #0
 8006330:	4640      	mov	r0, r8
 8006332:	4649      	mov	r1, r9
 8006334:	f7fa fbd2 	bl	8000adc <__aeabi_dcmplt>
 8006338:	b110      	cbz	r0, 8006340 <_printf_float+0x90>
 800633a:	232d      	movs	r3, #45	; 0x2d
 800633c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006340:	4b93      	ldr	r3, [pc, #588]	; (8006590 <_printf_float+0x2e0>)
 8006342:	4894      	ldr	r0, [pc, #592]	; (8006594 <_printf_float+0x2e4>)
 8006344:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006348:	bf94      	ite	ls
 800634a:	4698      	movls	r8, r3
 800634c:	4680      	movhi	r8, r0
 800634e:	2303      	movs	r3, #3
 8006350:	6123      	str	r3, [r4, #16]
 8006352:	9b05      	ldr	r3, [sp, #20]
 8006354:	f023 0204 	bic.w	r2, r3, #4
 8006358:	6022      	str	r2, [r4, #0]
 800635a:	f04f 0900 	mov.w	r9, #0
 800635e:	9700      	str	r7, [sp, #0]
 8006360:	4633      	mov	r3, r6
 8006362:	aa0b      	add	r2, sp, #44	; 0x2c
 8006364:	4621      	mov	r1, r4
 8006366:	4628      	mov	r0, r5
 8006368:	f000 f9d8 	bl	800671c <_printf_common>
 800636c:	3001      	adds	r0, #1
 800636e:	f040 8090 	bne.w	8006492 <_printf_float+0x1e2>
 8006372:	f04f 30ff 	mov.w	r0, #4294967295
 8006376:	b00d      	add	sp, #52	; 0x34
 8006378:	ecbd 8b02 	vpop	{d8}
 800637c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006380:	4642      	mov	r2, r8
 8006382:	464b      	mov	r3, r9
 8006384:	4640      	mov	r0, r8
 8006386:	4649      	mov	r1, r9
 8006388:	f7fa fbd0 	bl	8000b2c <__aeabi_dcmpun>
 800638c:	b140      	cbz	r0, 80063a0 <_printf_float+0xf0>
 800638e:	464b      	mov	r3, r9
 8006390:	2b00      	cmp	r3, #0
 8006392:	bfbc      	itt	lt
 8006394:	232d      	movlt	r3, #45	; 0x2d
 8006396:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800639a:	487f      	ldr	r0, [pc, #508]	; (8006598 <_printf_float+0x2e8>)
 800639c:	4b7f      	ldr	r3, [pc, #508]	; (800659c <_printf_float+0x2ec>)
 800639e:	e7d1      	b.n	8006344 <_printf_float+0x94>
 80063a0:	6863      	ldr	r3, [r4, #4]
 80063a2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80063a6:	9206      	str	r2, [sp, #24]
 80063a8:	1c5a      	adds	r2, r3, #1
 80063aa:	d13f      	bne.n	800642c <_printf_float+0x17c>
 80063ac:	2306      	movs	r3, #6
 80063ae:	6063      	str	r3, [r4, #4]
 80063b0:	9b05      	ldr	r3, [sp, #20]
 80063b2:	6861      	ldr	r1, [r4, #4]
 80063b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80063b8:	2300      	movs	r3, #0
 80063ba:	9303      	str	r3, [sp, #12]
 80063bc:	ab0a      	add	r3, sp, #40	; 0x28
 80063be:	e9cd b301 	strd	fp, r3, [sp, #4]
 80063c2:	ab09      	add	r3, sp, #36	; 0x24
 80063c4:	ec49 8b10 	vmov	d0, r8, r9
 80063c8:	9300      	str	r3, [sp, #0]
 80063ca:	6022      	str	r2, [r4, #0]
 80063cc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80063d0:	4628      	mov	r0, r5
 80063d2:	f7ff fecd 	bl	8006170 <__cvt>
 80063d6:	9b06      	ldr	r3, [sp, #24]
 80063d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063da:	2b47      	cmp	r3, #71	; 0x47
 80063dc:	4680      	mov	r8, r0
 80063de:	d108      	bne.n	80063f2 <_printf_float+0x142>
 80063e0:	1cc8      	adds	r0, r1, #3
 80063e2:	db02      	blt.n	80063ea <_printf_float+0x13a>
 80063e4:	6863      	ldr	r3, [r4, #4]
 80063e6:	4299      	cmp	r1, r3
 80063e8:	dd41      	ble.n	800646e <_printf_float+0x1be>
 80063ea:	f1ab 0b02 	sub.w	fp, fp, #2
 80063ee:	fa5f fb8b 	uxtb.w	fp, fp
 80063f2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80063f6:	d820      	bhi.n	800643a <_printf_float+0x18a>
 80063f8:	3901      	subs	r1, #1
 80063fa:	465a      	mov	r2, fp
 80063fc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006400:	9109      	str	r1, [sp, #36]	; 0x24
 8006402:	f7ff ff17 	bl	8006234 <__exponent>
 8006406:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006408:	1813      	adds	r3, r2, r0
 800640a:	2a01      	cmp	r2, #1
 800640c:	4681      	mov	r9, r0
 800640e:	6123      	str	r3, [r4, #16]
 8006410:	dc02      	bgt.n	8006418 <_printf_float+0x168>
 8006412:	6822      	ldr	r2, [r4, #0]
 8006414:	07d2      	lsls	r2, r2, #31
 8006416:	d501      	bpl.n	800641c <_printf_float+0x16c>
 8006418:	3301      	adds	r3, #1
 800641a:	6123      	str	r3, [r4, #16]
 800641c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006420:	2b00      	cmp	r3, #0
 8006422:	d09c      	beq.n	800635e <_printf_float+0xae>
 8006424:	232d      	movs	r3, #45	; 0x2d
 8006426:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800642a:	e798      	b.n	800635e <_printf_float+0xae>
 800642c:	9a06      	ldr	r2, [sp, #24]
 800642e:	2a47      	cmp	r2, #71	; 0x47
 8006430:	d1be      	bne.n	80063b0 <_printf_float+0x100>
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1bc      	bne.n	80063b0 <_printf_float+0x100>
 8006436:	2301      	movs	r3, #1
 8006438:	e7b9      	b.n	80063ae <_printf_float+0xfe>
 800643a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800643e:	d118      	bne.n	8006472 <_printf_float+0x1c2>
 8006440:	2900      	cmp	r1, #0
 8006442:	6863      	ldr	r3, [r4, #4]
 8006444:	dd0b      	ble.n	800645e <_printf_float+0x1ae>
 8006446:	6121      	str	r1, [r4, #16]
 8006448:	b913      	cbnz	r3, 8006450 <_printf_float+0x1a0>
 800644a:	6822      	ldr	r2, [r4, #0]
 800644c:	07d0      	lsls	r0, r2, #31
 800644e:	d502      	bpl.n	8006456 <_printf_float+0x1a6>
 8006450:	3301      	adds	r3, #1
 8006452:	440b      	add	r3, r1
 8006454:	6123      	str	r3, [r4, #16]
 8006456:	65a1      	str	r1, [r4, #88]	; 0x58
 8006458:	f04f 0900 	mov.w	r9, #0
 800645c:	e7de      	b.n	800641c <_printf_float+0x16c>
 800645e:	b913      	cbnz	r3, 8006466 <_printf_float+0x1b6>
 8006460:	6822      	ldr	r2, [r4, #0]
 8006462:	07d2      	lsls	r2, r2, #31
 8006464:	d501      	bpl.n	800646a <_printf_float+0x1ba>
 8006466:	3302      	adds	r3, #2
 8006468:	e7f4      	b.n	8006454 <_printf_float+0x1a4>
 800646a:	2301      	movs	r3, #1
 800646c:	e7f2      	b.n	8006454 <_printf_float+0x1a4>
 800646e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006474:	4299      	cmp	r1, r3
 8006476:	db05      	blt.n	8006484 <_printf_float+0x1d4>
 8006478:	6823      	ldr	r3, [r4, #0]
 800647a:	6121      	str	r1, [r4, #16]
 800647c:	07d8      	lsls	r0, r3, #31
 800647e:	d5ea      	bpl.n	8006456 <_printf_float+0x1a6>
 8006480:	1c4b      	adds	r3, r1, #1
 8006482:	e7e7      	b.n	8006454 <_printf_float+0x1a4>
 8006484:	2900      	cmp	r1, #0
 8006486:	bfd4      	ite	le
 8006488:	f1c1 0202 	rsble	r2, r1, #2
 800648c:	2201      	movgt	r2, #1
 800648e:	4413      	add	r3, r2
 8006490:	e7e0      	b.n	8006454 <_printf_float+0x1a4>
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	055a      	lsls	r2, r3, #21
 8006496:	d407      	bmi.n	80064a8 <_printf_float+0x1f8>
 8006498:	6923      	ldr	r3, [r4, #16]
 800649a:	4642      	mov	r2, r8
 800649c:	4631      	mov	r1, r6
 800649e:	4628      	mov	r0, r5
 80064a0:	47b8      	blx	r7
 80064a2:	3001      	adds	r0, #1
 80064a4:	d12c      	bne.n	8006500 <_printf_float+0x250>
 80064a6:	e764      	b.n	8006372 <_printf_float+0xc2>
 80064a8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80064ac:	f240 80e0 	bls.w	8006670 <_printf_float+0x3c0>
 80064b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80064b4:	2200      	movs	r2, #0
 80064b6:	2300      	movs	r3, #0
 80064b8:	f7fa fb06 	bl	8000ac8 <__aeabi_dcmpeq>
 80064bc:	2800      	cmp	r0, #0
 80064be:	d034      	beq.n	800652a <_printf_float+0x27a>
 80064c0:	4a37      	ldr	r2, [pc, #220]	; (80065a0 <_printf_float+0x2f0>)
 80064c2:	2301      	movs	r3, #1
 80064c4:	4631      	mov	r1, r6
 80064c6:	4628      	mov	r0, r5
 80064c8:	47b8      	blx	r7
 80064ca:	3001      	adds	r0, #1
 80064cc:	f43f af51 	beq.w	8006372 <_printf_float+0xc2>
 80064d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064d4:	429a      	cmp	r2, r3
 80064d6:	db02      	blt.n	80064de <_printf_float+0x22e>
 80064d8:	6823      	ldr	r3, [r4, #0]
 80064da:	07d8      	lsls	r0, r3, #31
 80064dc:	d510      	bpl.n	8006500 <_printf_float+0x250>
 80064de:	ee18 3a10 	vmov	r3, s16
 80064e2:	4652      	mov	r2, sl
 80064e4:	4631      	mov	r1, r6
 80064e6:	4628      	mov	r0, r5
 80064e8:	47b8      	blx	r7
 80064ea:	3001      	adds	r0, #1
 80064ec:	f43f af41 	beq.w	8006372 <_printf_float+0xc2>
 80064f0:	f04f 0800 	mov.w	r8, #0
 80064f4:	f104 091a 	add.w	r9, r4, #26
 80064f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064fa:	3b01      	subs	r3, #1
 80064fc:	4543      	cmp	r3, r8
 80064fe:	dc09      	bgt.n	8006514 <_printf_float+0x264>
 8006500:	6823      	ldr	r3, [r4, #0]
 8006502:	079b      	lsls	r3, r3, #30
 8006504:	f100 8105 	bmi.w	8006712 <_printf_float+0x462>
 8006508:	68e0      	ldr	r0, [r4, #12]
 800650a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800650c:	4298      	cmp	r0, r3
 800650e:	bfb8      	it	lt
 8006510:	4618      	movlt	r0, r3
 8006512:	e730      	b.n	8006376 <_printf_float+0xc6>
 8006514:	2301      	movs	r3, #1
 8006516:	464a      	mov	r2, r9
 8006518:	4631      	mov	r1, r6
 800651a:	4628      	mov	r0, r5
 800651c:	47b8      	blx	r7
 800651e:	3001      	adds	r0, #1
 8006520:	f43f af27 	beq.w	8006372 <_printf_float+0xc2>
 8006524:	f108 0801 	add.w	r8, r8, #1
 8006528:	e7e6      	b.n	80064f8 <_printf_float+0x248>
 800652a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800652c:	2b00      	cmp	r3, #0
 800652e:	dc39      	bgt.n	80065a4 <_printf_float+0x2f4>
 8006530:	4a1b      	ldr	r2, [pc, #108]	; (80065a0 <_printf_float+0x2f0>)
 8006532:	2301      	movs	r3, #1
 8006534:	4631      	mov	r1, r6
 8006536:	4628      	mov	r0, r5
 8006538:	47b8      	blx	r7
 800653a:	3001      	adds	r0, #1
 800653c:	f43f af19 	beq.w	8006372 <_printf_float+0xc2>
 8006540:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006544:	4313      	orrs	r3, r2
 8006546:	d102      	bne.n	800654e <_printf_float+0x29e>
 8006548:	6823      	ldr	r3, [r4, #0]
 800654a:	07d9      	lsls	r1, r3, #31
 800654c:	d5d8      	bpl.n	8006500 <_printf_float+0x250>
 800654e:	ee18 3a10 	vmov	r3, s16
 8006552:	4652      	mov	r2, sl
 8006554:	4631      	mov	r1, r6
 8006556:	4628      	mov	r0, r5
 8006558:	47b8      	blx	r7
 800655a:	3001      	adds	r0, #1
 800655c:	f43f af09 	beq.w	8006372 <_printf_float+0xc2>
 8006560:	f04f 0900 	mov.w	r9, #0
 8006564:	f104 0a1a 	add.w	sl, r4, #26
 8006568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800656a:	425b      	negs	r3, r3
 800656c:	454b      	cmp	r3, r9
 800656e:	dc01      	bgt.n	8006574 <_printf_float+0x2c4>
 8006570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006572:	e792      	b.n	800649a <_printf_float+0x1ea>
 8006574:	2301      	movs	r3, #1
 8006576:	4652      	mov	r2, sl
 8006578:	4631      	mov	r1, r6
 800657a:	4628      	mov	r0, r5
 800657c:	47b8      	blx	r7
 800657e:	3001      	adds	r0, #1
 8006580:	f43f aef7 	beq.w	8006372 <_printf_float+0xc2>
 8006584:	f109 0901 	add.w	r9, r9, #1
 8006588:	e7ee      	b.n	8006568 <_printf_float+0x2b8>
 800658a:	bf00      	nop
 800658c:	7fefffff 	.word	0x7fefffff
 8006590:	0800ba00 	.word	0x0800ba00
 8006594:	0800ba04 	.word	0x0800ba04
 8006598:	0800ba0c 	.word	0x0800ba0c
 800659c:	0800ba08 	.word	0x0800ba08
 80065a0:	0800be69 	.word	0x0800be69
 80065a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80065a8:	429a      	cmp	r2, r3
 80065aa:	bfa8      	it	ge
 80065ac:	461a      	movge	r2, r3
 80065ae:	2a00      	cmp	r2, #0
 80065b0:	4691      	mov	r9, r2
 80065b2:	dc37      	bgt.n	8006624 <_printf_float+0x374>
 80065b4:	f04f 0b00 	mov.w	fp, #0
 80065b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065bc:	f104 021a 	add.w	r2, r4, #26
 80065c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80065c2:	9305      	str	r3, [sp, #20]
 80065c4:	eba3 0309 	sub.w	r3, r3, r9
 80065c8:	455b      	cmp	r3, fp
 80065ca:	dc33      	bgt.n	8006634 <_printf_float+0x384>
 80065cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065d0:	429a      	cmp	r2, r3
 80065d2:	db3b      	blt.n	800664c <_printf_float+0x39c>
 80065d4:	6823      	ldr	r3, [r4, #0]
 80065d6:	07da      	lsls	r2, r3, #31
 80065d8:	d438      	bmi.n	800664c <_printf_float+0x39c>
 80065da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065dc:	9a05      	ldr	r2, [sp, #20]
 80065de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065e0:	1a9a      	subs	r2, r3, r2
 80065e2:	eba3 0901 	sub.w	r9, r3, r1
 80065e6:	4591      	cmp	r9, r2
 80065e8:	bfa8      	it	ge
 80065ea:	4691      	movge	r9, r2
 80065ec:	f1b9 0f00 	cmp.w	r9, #0
 80065f0:	dc35      	bgt.n	800665e <_printf_float+0x3ae>
 80065f2:	f04f 0800 	mov.w	r8, #0
 80065f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065fa:	f104 0a1a 	add.w	sl, r4, #26
 80065fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006602:	1a9b      	subs	r3, r3, r2
 8006604:	eba3 0309 	sub.w	r3, r3, r9
 8006608:	4543      	cmp	r3, r8
 800660a:	f77f af79 	ble.w	8006500 <_printf_float+0x250>
 800660e:	2301      	movs	r3, #1
 8006610:	4652      	mov	r2, sl
 8006612:	4631      	mov	r1, r6
 8006614:	4628      	mov	r0, r5
 8006616:	47b8      	blx	r7
 8006618:	3001      	adds	r0, #1
 800661a:	f43f aeaa 	beq.w	8006372 <_printf_float+0xc2>
 800661e:	f108 0801 	add.w	r8, r8, #1
 8006622:	e7ec      	b.n	80065fe <_printf_float+0x34e>
 8006624:	4613      	mov	r3, r2
 8006626:	4631      	mov	r1, r6
 8006628:	4642      	mov	r2, r8
 800662a:	4628      	mov	r0, r5
 800662c:	47b8      	blx	r7
 800662e:	3001      	adds	r0, #1
 8006630:	d1c0      	bne.n	80065b4 <_printf_float+0x304>
 8006632:	e69e      	b.n	8006372 <_printf_float+0xc2>
 8006634:	2301      	movs	r3, #1
 8006636:	4631      	mov	r1, r6
 8006638:	4628      	mov	r0, r5
 800663a:	9205      	str	r2, [sp, #20]
 800663c:	47b8      	blx	r7
 800663e:	3001      	adds	r0, #1
 8006640:	f43f ae97 	beq.w	8006372 <_printf_float+0xc2>
 8006644:	9a05      	ldr	r2, [sp, #20]
 8006646:	f10b 0b01 	add.w	fp, fp, #1
 800664a:	e7b9      	b.n	80065c0 <_printf_float+0x310>
 800664c:	ee18 3a10 	vmov	r3, s16
 8006650:	4652      	mov	r2, sl
 8006652:	4631      	mov	r1, r6
 8006654:	4628      	mov	r0, r5
 8006656:	47b8      	blx	r7
 8006658:	3001      	adds	r0, #1
 800665a:	d1be      	bne.n	80065da <_printf_float+0x32a>
 800665c:	e689      	b.n	8006372 <_printf_float+0xc2>
 800665e:	9a05      	ldr	r2, [sp, #20]
 8006660:	464b      	mov	r3, r9
 8006662:	4442      	add	r2, r8
 8006664:	4631      	mov	r1, r6
 8006666:	4628      	mov	r0, r5
 8006668:	47b8      	blx	r7
 800666a:	3001      	adds	r0, #1
 800666c:	d1c1      	bne.n	80065f2 <_printf_float+0x342>
 800666e:	e680      	b.n	8006372 <_printf_float+0xc2>
 8006670:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006672:	2a01      	cmp	r2, #1
 8006674:	dc01      	bgt.n	800667a <_printf_float+0x3ca>
 8006676:	07db      	lsls	r3, r3, #31
 8006678:	d538      	bpl.n	80066ec <_printf_float+0x43c>
 800667a:	2301      	movs	r3, #1
 800667c:	4642      	mov	r2, r8
 800667e:	4631      	mov	r1, r6
 8006680:	4628      	mov	r0, r5
 8006682:	47b8      	blx	r7
 8006684:	3001      	adds	r0, #1
 8006686:	f43f ae74 	beq.w	8006372 <_printf_float+0xc2>
 800668a:	ee18 3a10 	vmov	r3, s16
 800668e:	4652      	mov	r2, sl
 8006690:	4631      	mov	r1, r6
 8006692:	4628      	mov	r0, r5
 8006694:	47b8      	blx	r7
 8006696:	3001      	adds	r0, #1
 8006698:	f43f ae6b 	beq.w	8006372 <_printf_float+0xc2>
 800669c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80066a0:	2200      	movs	r2, #0
 80066a2:	2300      	movs	r3, #0
 80066a4:	f7fa fa10 	bl	8000ac8 <__aeabi_dcmpeq>
 80066a8:	b9d8      	cbnz	r0, 80066e2 <_printf_float+0x432>
 80066aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066ac:	f108 0201 	add.w	r2, r8, #1
 80066b0:	3b01      	subs	r3, #1
 80066b2:	4631      	mov	r1, r6
 80066b4:	4628      	mov	r0, r5
 80066b6:	47b8      	blx	r7
 80066b8:	3001      	adds	r0, #1
 80066ba:	d10e      	bne.n	80066da <_printf_float+0x42a>
 80066bc:	e659      	b.n	8006372 <_printf_float+0xc2>
 80066be:	2301      	movs	r3, #1
 80066c0:	4652      	mov	r2, sl
 80066c2:	4631      	mov	r1, r6
 80066c4:	4628      	mov	r0, r5
 80066c6:	47b8      	blx	r7
 80066c8:	3001      	adds	r0, #1
 80066ca:	f43f ae52 	beq.w	8006372 <_printf_float+0xc2>
 80066ce:	f108 0801 	add.w	r8, r8, #1
 80066d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066d4:	3b01      	subs	r3, #1
 80066d6:	4543      	cmp	r3, r8
 80066d8:	dcf1      	bgt.n	80066be <_printf_float+0x40e>
 80066da:	464b      	mov	r3, r9
 80066dc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80066e0:	e6dc      	b.n	800649c <_printf_float+0x1ec>
 80066e2:	f04f 0800 	mov.w	r8, #0
 80066e6:	f104 0a1a 	add.w	sl, r4, #26
 80066ea:	e7f2      	b.n	80066d2 <_printf_float+0x422>
 80066ec:	2301      	movs	r3, #1
 80066ee:	4642      	mov	r2, r8
 80066f0:	e7df      	b.n	80066b2 <_printf_float+0x402>
 80066f2:	2301      	movs	r3, #1
 80066f4:	464a      	mov	r2, r9
 80066f6:	4631      	mov	r1, r6
 80066f8:	4628      	mov	r0, r5
 80066fa:	47b8      	blx	r7
 80066fc:	3001      	adds	r0, #1
 80066fe:	f43f ae38 	beq.w	8006372 <_printf_float+0xc2>
 8006702:	f108 0801 	add.w	r8, r8, #1
 8006706:	68e3      	ldr	r3, [r4, #12]
 8006708:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800670a:	1a5b      	subs	r3, r3, r1
 800670c:	4543      	cmp	r3, r8
 800670e:	dcf0      	bgt.n	80066f2 <_printf_float+0x442>
 8006710:	e6fa      	b.n	8006508 <_printf_float+0x258>
 8006712:	f04f 0800 	mov.w	r8, #0
 8006716:	f104 0919 	add.w	r9, r4, #25
 800671a:	e7f4      	b.n	8006706 <_printf_float+0x456>

0800671c <_printf_common>:
 800671c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006720:	4616      	mov	r6, r2
 8006722:	4699      	mov	r9, r3
 8006724:	688a      	ldr	r2, [r1, #8]
 8006726:	690b      	ldr	r3, [r1, #16]
 8006728:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800672c:	4293      	cmp	r3, r2
 800672e:	bfb8      	it	lt
 8006730:	4613      	movlt	r3, r2
 8006732:	6033      	str	r3, [r6, #0]
 8006734:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006738:	4607      	mov	r7, r0
 800673a:	460c      	mov	r4, r1
 800673c:	b10a      	cbz	r2, 8006742 <_printf_common+0x26>
 800673e:	3301      	adds	r3, #1
 8006740:	6033      	str	r3, [r6, #0]
 8006742:	6823      	ldr	r3, [r4, #0]
 8006744:	0699      	lsls	r1, r3, #26
 8006746:	bf42      	ittt	mi
 8006748:	6833      	ldrmi	r3, [r6, #0]
 800674a:	3302      	addmi	r3, #2
 800674c:	6033      	strmi	r3, [r6, #0]
 800674e:	6825      	ldr	r5, [r4, #0]
 8006750:	f015 0506 	ands.w	r5, r5, #6
 8006754:	d106      	bne.n	8006764 <_printf_common+0x48>
 8006756:	f104 0a19 	add.w	sl, r4, #25
 800675a:	68e3      	ldr	r3, [r4, #12]
 800675c:	6832      	ldr	r2, [r6, #0]
 800675e:	1a9b      	subs	r3, r3, r2
 8006760:	42ab      	cmp	r3, r5
 8006762:	dc26      	bgt.n	80067b2 <_printf_common+0x96>
 8006764:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006768:	1e13      	subs	r3, r2, #0
 800676a:	6822      	ldr	r2, [r4, #0]
 800676c:	bf18      	it	ne
 800676e:	2301      	movne	r3, #1
 8006770:	0692      	lsls	r2, r2, #26
 8006772:	d42b      	bmi.n	80067cc <_printf_common+0xb0>
 8006774:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006778:	4649      	mov	r1, r9
 800677a:	4638      	mov	r0, r7
 800677c:	47c0      	blx	r8
 800677e:	3001      	adds	r0, #1
 8006780:	d01e      	beq.n	80067c0 <_printf_common+0xa4>
 8006782:	6823      	ldr	r3, [r4, #0]
 8006784:	68e5      	ldr	r5, [r4, #12]
 8006786:	6832      	ldr	r2, [r6, #0]
 8006788:	f003 0306 	and.w	r3, r3, #6
 800678c:	2b04      	cmp	r3, #4
 800678e:	bf08      	it	eq
 8006790:	1aad      	subeq	r5, r5, r2
 8006792:	68a3      	ldr	r3, [r4, #8]
 8006794:	6922      	ldr	r2, [r4, #16]
 8006796:	bf0c      	ite	eq
 8006798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800679c:	2500      	movne	r5, #0
 800679e:	4293      	cmp	r3, r2
 80067a0:	bfc4      	itt	gt
 80067a2:	1a9b      	subgt	r3, r3, r2
 80067a4:	18ed      	addgt	r5, r5, r3
 80067a6:	2600      	movs	r6, #0
 80067a8:	341a      	adds	r4, #26
 80067aa:	42b5      	cmp	r5, r6
 80067ac:	d11a      	bne.n	80067e4 <_printf_common+0xc8>
 80067ae:	2000      	movs	r0, #0
 80067b0:	e008      	b.n	80067c4 <_printf_common+0xa8>
 80067b2:	2301      	movs	r3, #1
 80067b4:	4652      	mov	r2, sl
 80067b6:	4649      	mov	r1, r9
 80067b8:	4638      	mov	r0, r7
 80067ba:	47c0      	blx	r8
 80067bc:	3001      	adds	r0, #1
 80067be:	d103      	bne.n	80067c8 <_printf_common+0xac>
 80067c0:	f04f 30ff 	mov.w	r0, #4294967295
 80067c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067c8:	3501      	adds	r5, #1
 80067ca:	e7c6      	b.n	800675a <_printf_common+0x3e>
 80067cc:	18e1      	adds	r1, r4, r3
 80067ce:	1c5a      	adds	r2, r3, #1
 80067d0:	2030      	movs	r0, #48	; 0x30
 80067d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80067d6:	4422      	add	r2, r4
 80067d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067e0:	3302      	adds	r3, #2
 80067e2:	e7c7      	b.n	8006774 <_printf_common+0x58>
 80067e4:	2301      	movs	r3, #1
 80067e6:	4622      	mov	r2, r4
 80067e8:	4649      	mov	r1, r9
 80067ea:	4638      	mov	r0, r7
 80067ec:	47c0      	blx	r8
 80067ee:	3001      	adds	r0, #1
 80067f0:	d0e6      	beq.n	80067c0 <_printf_common+0xa4>
 80067f2:	3601      	adds	r6, #1
 80067f4:	e7d9      	b.n	80067aa <_printf_common+0x8e>
	...

080067f8 <_printf_i>:
 80067f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067fc:	7e0f      	ldrb	r7, [r1, #24]
 80067fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006800:	2f78      	cmp	r7, #120	; 0x78
 8006802:	4691      	mov	r9, r2
 8006804:	4680      	mov	r8, r0
 8006806:	460c      	mov	r4, r1
 8006808:	469a      	mov	sl, r3
 800680a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800680e:	d807      	bhi.n	8006820 <_printf_i+0x28>
 8006810:	2f62      	cmp	r7, #98	; 0x62
 8006812:	d80a      	bhi.n	800682a <_printf_i+0x32>
 8006814:	2f00      	cmp	r7, #0
 8006816:	f000 80d8 	beq.w	80069ca <_printf_i+0x1d2>
 800681a:	2f58      	cmp	r7, #88	; 0x58
 800681c:	f000 80a3 	beq.w	8006966 <_printf_i+0x16e>
 8006820:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006824:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006828:	e03a      	b.n	80068a0 <_printf_i+0xa8>
 800682a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800682e:	2b15      	cmp	r3, #21
 8006830:	d8f6      	bhi.n	8006820 <_printf_i+0x28>
 8006832:	a101      	add	r1, pc, #4	; (adr r1, 8006838 <_printf_i+0x40>)
 8006834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006838:	08006891 	.word	0x08006891
 800683c:	080068a5 	.word	0x080068a5
 8006840:	08006821 	.word	0x08006821
 8006844:	08006821 	.word	0x08006821
 8006848:	08006821 	.word	0x08006821
 800684c:	08006821 	.word	0x08006821
 8006850:	080068a5 	.word	0x080068a5
 8006854:	08006821 	.word	0x08006821
 8006858:	08006821 	.word	0x08006821
 800685c:	08006821 	.word	0x08006821
 8006860:	08006821 	.word	0x08006821
 8006864:	080069b1 	.word	0x080069b1
 8006868:	080068d5 	.word	0x080068d5
 800686c:	08006993 	.word	0x08006993
 8006870:	08006821 	.word	0x08006821
 8006874:	08006821 	.word	0x08006821
 8006878:	080069d3 	.word	0x080069d3
 800687c:	08006821 	.word	0x08006821
 8006880:	080068d5 	.word	0x080068d5
 8006884:	08006821 	.word	0x08006821
 8006888:	08006821 	.word	0x08006821
 800688c:	0800699b 	.word	0x0800699b
 8006890:	682b      	ldr	r3, [r5, #0]
 8006892:	1d1a      	adds	r2, r3, #4
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	602a      	str	r2, [r5, #0]
 8006898:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800689c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80068a0:	2301      	movs	r3, #1
 80068a2:	e0a3      	b.n	80069ec <_printf_i+0x1f4>
 80068a4:	6820      	ldr	r0, [r4, #0]
 80068a6:	6829      	ldr	r1, [r5, #0]
 80068a8:	0606      	lsls	r6, r0, #24
 80068aa:	f101 0304 	add.w	r3, r1, #4
 80068ae:	d50a      	bpl.n	80068c6 <_printf_i+0xce>
 80068b0:	680e      	ldr	r6, [r1, #0]
 80068b2:	602b      	str	r3, [r5, #0]
 80068b4:	2e00      	cmp	r6, #0
 80068b6:	da03      	bge.n	80068c0 <_printf_i+0xc8>
 80068b8:	232d      	movs	r3, #45	; 0x2d
 80068ba:	4276      	negs	r6, r6
 80068bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068c0:	485e      	ldr	r0, [pc, #376]	; (8006a3c <_printf_i+0x244>)
 80068c2:	230a      	movs	r3, #10
 80068c4:	e019      	b.n	80068fa <_printf_i+0x102>
 80068c6:	680e      	ldr	r6, [r1, #0]
 80068c8:	602b      	str	r3, [r5, #0]
 80068ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80068ce:	bf18      	it	ne
 80068d0:	b236      	sxthne	r6, r6
 80068d2:	e7ef      	b.n	80068b4 <_printf_i+0xbc>
 80068d4:	682b      	ldr	r3, [r5, #0]
 80068d6:	6820      	ldr	r0, [r4, #0]
 80068d8:	1d19      	adds	r1, r3, #4
 80068da:	6029      	str	r1, [r5, #0]
 80068dc:	0601      	lsls	r1, r0, #24
 80068de:	d501      	bpl.n	80068e4 <_printf_i+0xec>
 80068e0:	681e      	ldr	r6, [r3, #0]
 80068e2:	e002      	b.n	80068ea <_printf_i+0xf2>
 80068e4:	0646      	lsls	r6, r0, #25
 80068e6:	d5fb      	bpl.n	80068e0 <_printf_i+0xe8>
 80068e8:	881e      	ldrh	r6, [r3, #0]
 80068ea:	4854      	ldr	r0, [pc, #336]	; (8006a3c <_printf_i+0x244>)
 80068ec:	2f6f      	cmp	r7, #111	; 0x6f
 80068ee:	bf0c      	ite	eq
 80068f0:	2308      	moveq	r3, #8
 80068f2:	230a      	movne	r3, #10
 80068f4:	2100      	movs	r1, #0
 80068f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068fa:	6865      	ldr	r5, [r4, #4]
 80068fc:	60a5      	str	r5, [r4, #8]
 80068fe:	2d00      	cmp	r5, #0
 8006900:	bfa2      	ittt	ge
 8006902:	6821      	ldrge	r1, [r4, #0]
 8006904:	f021 0104 	bicge.w	r1, r1, #4
 8006908:	6021      	strge	r1, [r4, #0]
 800690a:	b90e      	cbnz	r6, 8006910 <_printf_i+0x118>
 800690c:	2d00      	cmp	r5, #0
 800690e:	d04d      	beq.n	80069ac <_printf_i+0x1b4>
 8006910:	4615      	mov	r5, r2
 8006912:	fbb6 f1f3 	udiv	r1, r6, r3
 8006916:	fb03 6711 	mls	r7, r3, r1, r6
 800691a:	5dc7      	ldrb	r7, [r0, r7]
 800691c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006920:	4637      	mov	r7, r6
 8006922:	42bb      	cmp	r3, r7
 8006924:	460e      	mov	r6, r1
 8006926:	d9f4      	bls.n	8006912 <_printf_i+0x11a>
 8006928:	2b08      	cmp	r3, #8
 800692a:	d10b      	bne.n	8006944 <_printf_i+0x14c>
 800692c:	6823      	ldr	r3, [r4, #0]
 800692e:	07de      	lsls	r6, r3, #31
 8006930:	d508      	bpl.n	8006944 <_printf_i+0x14c>
 8006932:	6923      	ldr	r3, [r4, #16]
 8006934:	6861      	ldr	r1, [r4, #4]
 8006936:	4299      	cmp	r1, r3
 8006938:	bfde      	ittt	le
 800693a:	2330      	movle	r3, #48	; 0x30
 800693c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006940:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006944:	1b52      	subs	r2, r2, r5
 8006946:	6122      	str	r2, [r4, #16]
 8006948:	f8cd a000 	str.w	sl, [sp]
 800694c:	464b      	mov	r3, r9
 800694e:	aa03      	add	r2, sp, #12
 8006950:	4621      	mov	r1, r4
 8006952:	4640      	mov	r0, r8
 8006954:	f7ff fee2 	bl	800671c <_printf_common>
 8006958:	3001      	adds	r0, #1
 800695a:	d14c      	bne.n	80069f6 <_printf_i+0x1fe>
 800695c:	f04f 30ff 	mov.w	r0, #4294967295
 8006960:	b004      	add	sp, #16
 8006962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006966:	4835      	ldr	r0, [pc, #212]	; (8006a3c <_printf_i+0x244>)
 8006968:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800696c:	6829      	ldr	r1, [r5, #0]
 800696e:	6823      	ldr	r3, [r4, #0]
 8006970:	f851 6b04 	ldr.w	r6, [r1], #4
 8006974:	6029      	str	r1, [r5, #0]
 8006976:	061d      	lsls	r5, r3, #24
 8006978:	d514      	bpl.n	80069a4 <_printf_i+0x1ac>
 800697a:	07df      	lsls	r7, r3, #31
 800697c:	bf44      	itt	mi
 800697e:	f043 0320 	orrmi.w	r3, r3, #32
 8006982:	6023      	strmi	r3, [r4, #0]
 8006984:	b91e      	cbnz	r6, 800698e <_printf_i+0x196>
 8006986:	6823      	ldr	r3, [r4, #0]
 8006988:	f023 0320 	bic.w	r3, r3, #32
 800698c:	6023      	str	r3, [r4, #0]
 800698e:	2310      	movs	r3, #16
 8006990:	e7b0      	b.n	80068f4 <_printf_i+0xfc>
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	f043 0320 	orr.w	r3, r3, #32
 8006998:	6023      	str	r3, [r4, #0]
 800699a:	2378      	movs	r3, #120	; 0x78
 800699c:	4828      	ldr	r0, [pc, #160]	; (8006a40 <_printf_i+0x248>)
 800699e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80069a2:	e7e3      	b.n	800696c <_printf_i+0x174>
 80069a4:	0659      	lsls	r1, r3, #25
 80069a6:	bf48      	it	mi
 80069a8:	b2b6      	uxthmi	r6, r6
 80069aa:	e7e6      	b.n	800697a <_printf_i+0x182>
 80069ac:	4615      	mov	r5, r2
 80069ae:	e7bb      	b.n	8006928 <_printf_i+0x130>
 80069b0:	682b      	ldr	r3, [r5, #0]
 80069b2:	6826      	ldr	r6, [r4, #0]
 80069b4:	6961      	ldr	r1, [r4, #20]
 80069b6:	1d18      	adds	r0, r3, #4
 80069b8:	6028      	str	r0, [r5, #0]
 80069ba:	0635      	lsls	r5, r6, #24
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	d501      	bpl.n	80069c4 <_printf_i+0x1cc>
 80069c0:	6019      	str	r1, [r3, #0]
 80069c2:	e002      	b.n	80069ca <_printf_i+0x1d2>
 80069c4:	0670      	lsls	r0, r6, #25
 80069c6:	d5fb      	bpl.n	80069c0 <_printf_i+0x1c8>
 80069c8:	8019      	strh	r1, [r3, #0]
 80069ca:	2300      	movs	r3, #0
 80069cc:	6123      	str	r3, [r4, #16]
 80069ce:	4615      	mov	r5, r2
 80069d0:	e7ba      	b.n	8006948 <_printf_i+0x150>
 80069d2:	682b      	ldr	r3, [r5, #0]
 80069d4:	1d1a      	adds	r2, r3, #4
 80069d6:	602a      	str	r2, [r5, #0]
 80069d8:	681d      	ldr	r5, [r3, #0]
 80069da:	6862      	ldr	r2, [r4, #4]
 80069dc:	2100      	movs	r1, #0
 80069de:	4628      	mov	r0, r5
 80069e0:	f7f9 fbfe 	bl	80001e0 <memchr>
 80069e4:	b108      	cbz	r0, 80069ea <_printf_i+0x1f2>
 80069e6:	1b40      	subs	r0, r0, r5
 80069e8:	6060      	str	r0, [r4, #4]
 80069ea:	6863      	ldr	r3, [r4, #4]
 80069ec:	6123      	str	r3, [r4, #16]
 80069ee:	2300      	movs	r3, #0
 80069f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069f4:	e7a8      	b.n	8006948 <_printf_i+0x150>
 80069f6:	6923      	ldr	r3, [r4, #16]
 80069f8:	462a      	mov	r2, r5
 80069fa:	4649      	mov	r1, r9
 80069fc:	4640      	mov	r0, r8
 80069fe:	47d0      	blx	sl
 8006a00:	3001      	adds	r0, #1
 8006a02:	d0ab      	beq.n	800695c <_printf_i+0x164>
 8006a04:	6823      	ldr	r3, [r4, #0]
 8006a06:	079b      	lsls	r3, r3, #30
 8006a08:	d413      	bmi.n	8006a32 <_printf_i+0x23a>
 8006a0a:	68e0      	ldr	r0, [r4, #12]
 8006a0c:	9b03      	ldr	r3, [sp, #12]
 8006a0e:	4298      	cmp	r0, r3
 8006a10:	bfb8      	it	lt
 8006a12:	4618      	movlt	r0, r3
 8006a14:	e7a4      	b.n	8006960 <_printf_i+0x168>
 8006a16:	2301      	movs	r3, #1
 8006a18:	4632      	mov	r2, r6
 8006a1a:	4649      	mov	r1, r9
 8006a1c:	4640      	mov	r0, r8
 8006a1e:	47d0      	blx	sl
 8006a20:	3001      	adds	r0, #1
 8006a22:	d09b      	beq.n	800695c <_printf_i+0x164>
 8006a24:	3501      	adds	r5, #1
 8006a26:	68e3      	ldr	r3, [r4, #12]
 8006a28:	9903      	ldr	r1, [sp, #12]
 8006a2a:	1a5b      	subs	r3, r3, r1
 8006a2c:	42ab      	cmp	r3, r5
 8006a2e:	dcf2      	bgt.n	8006a16 <_printf_i+0x21e>
 8006a30:	e7eb      	b.n	8006a0a <_printf_i+0x212>
 8006a32:	2500      	movs	r5, #0
 8006a34:	f104 0619 	add.w	r6, r4, #25
 8006a38:	e7f5      	b.n	8006a26 <_printf_i+0x22e>
 8006a3a:	bf00      	nop
 8006a3c:	0800ba10 	.word	0x0800ba10
 8006a40:	0800ba21 	.word	0x0800ba21

08006a44 <_scanf_float>:
 8006a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a48:	b087      	sub	sp, #28
 8006a4a:	4617      	mov	r7, r2
 8006a4c:	9303      	str	r3, [sp, #12]
 8006a4e:	688b      	ldr	r3, [r1, #8]
 8006a50:	1e5a      	subs	r2, r3, #1
 8006a52:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006a56:	bf83      	ittte	hi
 8006a58:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006a5c:	195b      	addhi	r3, r3, r5
 8006a5e:	9302      	strhi	r3, [sp, #8]
 8006a60:	2300      	movls	r3, #0
 8006a62:	bf86      	itte	hi
 8006a64:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006a68:	608b      	strhi	r3, [r1, #8]
 8006a6a:	9302      	strls	r3, [sp, #8]
 8006a6c:	680b      	ldr	r3, [r1, #0]
 8006a6e:	468b      	mov	fp, r1
 8006a70:	2500      	movs	r5, #0
 8006a72:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006a76:	f84b 3b1c 	str.w	r3, [fp], #28
 8006a7a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006a7e:	4680      	mov	r8, r0
 8006a80:	460c      	mov	r4, r1
 8006a82:	465e      	mov	r6, fp
 8006a84:	46aa      	mov	sl, r5
 8006a86:	46a9      	mov	r9, r5
 8006a88:	9501      	str	r5, [sp, #4]
 8006a8a:	68a2      	ldr	r2, [r4, #8]
 8006a8c:	b152      	cbz	r2, 8006aa4 <_scanf_float+0x60>
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	2b4e      	cmp	r3, #78	; 0x4e
 8006a94:	d864      	bhi.n	8006b60 <_scanf_float+0x11c>
 8006a96:	2b40      	cmp	r3, #64	; 0x40
 8006a98:	d83c      	bhi.n	8006b14 <_scanf_float+0xd0>
 8006a9a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006a9e:	b2c8      	uxtb	r0, r1
 8006aa0:	280e      	cmp	r0, #14
 8006aa2:	d93a      	bls.n	8006b1a <_scanf_float+0xd6>
 8006aa4:	f1b9 0f00 	cmp.w	r9, #0
 8006aa8:	d003      	beq.n	8006ab2 <_scanf_float+0x6e>
 8006aaa:	6823      	ldr	r3, [r4, #0]
 8006aac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ab0:	6023      	str	r3, [r4, #0]
 8006ab2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ab6:	f1ba 0f01 	cmp.w	sl, #1
 8006aba:	f200 8113 	bhi.w	8006ce4 <_scanf_float+0x2a0>
 8006abe:	455e      	cmp	r6, fp
 8006ac0:	f200 8105 	bhi.w	8006cce <_scanf_float+0x28a>
 8006ac4:	2501      	movs	r5, #1
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	b007      	add	sp, #28
 8006aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ace:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006ad2:	2a0d      	cmp	r2, #13
 8006ad4:	d8e6      	bhi.n	8006aa4 <_scanf_float+0x60>
 8006ad6:	a101      	add	r1, pc, #4	; (adr r1, 8006adc <_scanf_float+0x98>)
 8006ad8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006adc:	08006c1b 	.word	0x08006c1b
 8006ae0:	08006aa5 	.word	0x08006aa5
 8006ae4:	08006aa5 	.word	0x08006aa5
 8006ae8:	08006aa5 	.word	0x08006aa5
 8006aec:	08006c7b 	.word	0x08006c7b
 8006af0:	08006c53 	.word	0x08006c53
 8006af4:	08006aa5 	.word	0x08006aa5
 8006af8:	08006aa5 	.word	0x08006aa5
 8006afc:	08006c29 	.word	0x08006c29
 8006b00:	08006aa5 	.word	0x08006aa5
 8006b04:	08006aa5 	.word	0x08006aa5
 8006b08:	08006aa5 	.word	0x08006aa5
 8006b0c:	08006aa5 	.word	0x08006aa5
 8006b10:	08006be1 	.word	0x08006be1
 8006b14:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006b18:	e7db      	b.n	8006ad2 <_scanf_float+0x8e>
 8006b1a:	290e      	cmp	r1, #14
 8006b1c:	d8c2      	bhi.n	8006aa4 <_scanf_float+0x60>
 8006b1e:	a001      	add	r0, pc, #4	; (adr r0, 8006b24 <_scanf_float+0xe0>)
 8006b20:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006b24:	08006bd3 	.word	0x08006bd3
 8006b28:	08006aa5 	.word	0x08006aa5
 8006b2c:	08006bd3 	.word	0x08006bd3
 8006b30:	08006c67 	.word	0x08006c67
 8006b34:	08006aa5 	.word	0x08006aa5
 8006b38:	08006b81 	.word	0x08006b81
 8006b3c:	08006bbd 	.word	0x08006bbd
 8006b40:	08006bbd 	.word	0x08006bbd
 8006b44:	08006bbd 	.word	0x08006bbd
 8006b48:	08006bbd 	.word	0x08006bbd
 8006b4c:	08006bbd 	.word	0x08006bbd
 8006b50:	08006bbd 	.word	0x08006bbd
 8006b54:	08006bbd 	.word	0x08006bbd
 8006b58:	08006bbd 	.word	0x08006bbd
 8006b5c:	08006bbd 	.word	0x08006bbd
 8006b60:	2b6e      	cmp	r3, #110	; 0x6e
 8006b62:	d809      	bhi.n	8006b78 <_scanf_float+0x134>
 8006b64:	2b60      	cmp	r3, #96	; 0x60
 8006b66:	d8b2      	bhi.n	8006ace <_scanf_float+0x8a>
 8006b68:	2b54      	cmp	r3, #84	; 0x54
 8006b6a:	d077      	beq.n	8006c5c <_scanf_float+0x218>
 8006b6c:	2b59      	cmp	r3, #89	; 0x59
 8006b6e:	d199      	bne.n	8006aa4 <_scanf_float+0x60>
 8006b70:	2d07      	cmp	r5, #7
 8006b72:	d197      	bne.n	8006aa4 <_scanf_float+0x60>
 8006b74:	2508      	movs	r5, #8
 8006b76:	e029      	b.n	8006bcc <_scanf_float+0x188>
 8006b78:	2b74      	cmp	r3, #116	; 0x74
 8006b7a:	d06f      	beq.n	8006c5c <_scanf_float+0x218>
 8006b7c:	2b79      	cmp	r3, #121	; 0x79
 8006b7e:	e7f6      	b.n	8006b6e <_scanf_float+0x12a>
 8006b80:	6821      	ldr	r1, [r4, #0]
 8006b82:	05c8      	lsls	r0, r1, #23
 8006b84:	d51a      	bpl.n	8006bbc <_scanf_float+0x178>
 8006b86:	9b02      	ldr	r3, [sp, #8]
 8006b88:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006b8c:	6021      	str	r1, [r4, #0]
 8006b8e:	f109 0901 	add.w	r9, r9, #1
 8006b92:	b11b      	cbz	r3, 8006b9c <_scanf_float+0x158>
 8006b94:	3b01      	subs	r3, #1
 8006b96:	3201      	adds	r2, #1
 8006b98:	9302      	str	r3, [sp, #8]
 8006b9a:	60a2      	str	r2, [r4, #8]
 8006b9c:	68a3      	ldr	r3, [r4, #8]
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	60a3      	str	r3, [r4, #8]
 8006ba2:	6923      	ldr	r3, [r4, #16]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	6123      	str	r3, [r4, #16]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	3b01      	subs	r3, #1
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	607b      	str	r3, [r7, #4]
 8006bb0:	f340 8084 	ble.w	8006cbc <_scanf_float+0x278>
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	603b      	str	r3, [r7, #0]
 8006bba:	e766      	b.n	8006a8a <_scanf_float+0x46>
 8006bbc:	eb1a 0f05 	cmn.w	sl, r5
 8006bc0:	f47f af70 	bne.w	8006aa4 <_scanf_float+0x60>
 8006bc4:	6822      	ldr	r2, [r4, #0]
 8006bc6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006bca:	6022      	str	r2, [r4, #0]
 8006bcc:	f806 3b01 	strb.w	r3, [r6], #1
 8006bd0:	e7e4      	b.n	8006b9c <_scanf_float+0x158>
 8006bd2:	6822      	ldr	r2, [r4, #0]
 8006bd4:	0610      	lsls	r0, r2, #24
 8006bd6:	f57f af65 	bpl.w	8006aa4 <_scanf_float+0x60>
 8006bda:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bde:	e7f4      	b.n	8006bca <_scanf_float+0x186>
 8006be0:	f1ba 0f00 	cmp.w	sl, #0
 8006be4:	d10e      	bne.n	8006c04 <_scanf_float+0x1c0>
 8006be6:	f1b9 0f00 	cmp.w	r9, #0
 8006bea:	d10e      	bne.n	8006c0a <_scanf_float+0x1c6>
 8006bec:	6822      	ldr	r2, [r4, #0]
 8006bee:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006bf2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006bf6:	d108      	bne.n	8006c0a <_scanf_float+0x1c6>
 8006bf8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006bfc:	6022      	str	r2, [r4, #0]
 8006bfe:	f04f 0a01 	mov.w	sl, #1
 8006c02:	e7e3      	b.n	8006bcc <_scanf_float+0x188>
 8006c04:	f1ba 0f02 	cmp.w	sl, #2
 8006c08:	d055      	beq.n	8006cb6 <_scanf_float+0x272>
 8006c0a:	2d01      	cmp	r5, #1
 8006c0c:	d002      	beq.n	8006c14 <_scanf_float+0x1d0>
 8006c0e:	2d04      	cmp	r5, #4
 8006c10:	f47f af48 	bne.w	8006aa4 <_scanf_float+0x60>
 8006c14:	3501      	adds	r5, #1
 8006c16:	b2ed      	uxtb	r5, r5
 8006c18:	e7d8      	b.n	8006bcc <_scanf_float+0x188>
 8006c1a:	f1ba 0f01 	cmp.w	sl, #1
 8006c1e:	f47f af41 	bne.w	8006aa4 <_scanf_float+0x60>
 8006c22:	f04f 0a02 	mov.w	sl, #2
 8006c26:	e7d1      	b.n	8006bcc <_scanf_float+0x188>
 8006c28:	b97d      	cbnz	r5, 8006c4a <_scanf_float+0x206>
 8006c2a:	f1b9 0f00 	cmp.w	r9, #0
 8006c2e:	f47f af3c 	bne.w	8006aaa <_scanf_float+0x66>
 8006c32:	6822      	ldr	r2, [r4, #0]
 8006c34:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006c38:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006c3c:	f47f af39 	bne.w	8006ab2 <_scanf_float+0x6e>
 8006c40:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006c44:	6022      	str	r2, [r4, #0]
 8006c46:	2501      	movs	r5, #1
 8006c48:	e7c0      	b.n	8006bcc <_scanf_float+0x188>
 8006c4a:	2d03      	cmp	r5, #3
 8006c4c:	d0e2      	beq.n	8006c14 <_scanf_float+0x1d0>
 8006c4e:	2d05      	cmp	r5, #5
 8006c50:	e7de      	b.n	8006c10 <_scanf_float+0x1cc>
 8006c52:	2d02      	cmp	r5, #2
 8006c54:	f47f af26 	bne.w	8006aa4 <_scanf_float+0x60>
 8006c58:	2503      	movs	r5, #3
 8006c5a:	e7b7      	b.n	8006bcc <_scanf_float+0x188>
 8006c5c:	2d06      	cmp	r5, #6
 8006c5e:	f47f af21 	bne.w	8006aa4 <_scanf_float+0x60>
 8006c62:	2507      	movs	r5, #7
 8006c64:	e7b2      	b.n	8006bcc <_scanf_float+0x188>
 8006c66:	6822      	ldr	r2, [r4, #0]
 8006c68:	0591      	lsls	r1, r2, #22
 8006c6a:	f57f af1b 	bpl.w	8006aa4 <_scanf_float+0x60>
 8006c6e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006c72:	6022      	str	r2, [r4, #0]
 8006c74:	f8cd 9004 	str.w	r9, [sp, #4]
 8006c78:	e7a8      	b.n	8006bcc <_scanf_float+0x188>
 8006c7a:	6822      	ldr	r2, [r4, #0]
 8006c7c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006c80:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006c84:	d006      	beq.n	8006c94 <_scanf_float+0x250>
 8006c86:	0550      	lsls	r0, r2, #21
 8006c88:	f57f af0c 	bpl.w	8006aa4 <_scanf_float+0x60>
 8006c8c:	f1b9 0f00 	cmp.w	r9, #0
 8006c90:	f43f af0f 	beq.w	8006ab2 <_scanf_float+0x6e>
 8006c94:	0591      	lsls	r1, r2, #22
 8006c96:	bf58      	it	pl
 8006c98:	9901      	ldrpl	r1, [sp, #4]
 8006c9a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006c9e:	bf58      	it	pl
 8006ca0:	eba9 0101 	subpl.w	r1, r9, r1
 8006ca4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006ca8:	bf58      	it	pl
 8006caa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006cae:	6022      	str	r2, [r4, #0]
 8006cb0:	f04f 0900 	mov.w	r9, #0
 8006cb4:	e78a      	b.n	8006bcc <_scanf_float+0x188>
 8006cb6:	f04f 0a03 	mov.w	sl, #3
 8006cba:	e787      	b.n	8006bcc <_scanf_float+0x188>
 8006cbc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006cc0:	4639      	mov	r1, r7
 8006cc2:	4640      	mov	r0, r8
 8006cc4:	4798      	blx	r3
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	f43f aedf 	beq.w	8006a8a <_scanf_float+0x46>
 8006ccc:	e6ea      	b.n	8006aa4 <_scanf_float+0x60>
 8006cce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cd2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006cd6:	463a      	mov	r2, r7
 8006cd8:	4640      	mov	r0, r8
 8006cda:	4798      	blx	r3
 8006cdc:	6923      	ldr	r3, [r4, #16]
 8006cde:	3b01      	subs	r3, #1
 8006ce0:	6123      	str	r3, [r4, #16]
 8006ce2:	e6ec      	b.n	8006abe <_scanf_float+0x7a>
 8006ce4:	1e6b      	subs	r3, r5, #1
 8006ce6:	2b06      	cmp	r3, #6
 8006ce8:	d825      	bhi.n	8006d36 <_scanf_float+0x2f2>
 8006cea:	2d02      	cmp	r5, #2
 8006cec:	d836      	bhi.n	8006d5c <_scanf_float+0x318>
 8006cee:	455e      	cmp	r6, fp
 8006cf0:	f67f aee8 	bls.w	8006ac4 <_scanf_float+0x80>
 8006cf4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cf8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006cfc:	463a      	mov	r2, r7
 8006cfe:	4640      	mov	r0, r8
 8006d00:	4798      	blx	r3
 8006d02:	6923      	ldr	r3, [r4, #16]
 8006d04:	3b01      	subs	r3, #1
 8006d06:	6123      	str	r3, [r4, #16]
 8006d08:	e7f1      	b.n	8006cee <_scanf_float+0x2aa>
 8006d0a:	9802      	ldr	r0, [sp, #8]
 8006d0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d10:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006d14:	9002      	str	r0, [sp, #8]
 8006d16:	463a      	mov	r2, r7
 8006d18:	4640      	mov	r0, r8
 8006d1a:	4798      	blx	r3
 8006d1c:	6923      	ldr	r3, [r4, #16]
 8006d1e:	3b01      	subs	r3, #1
 8006d20:	6123      	str	r3, [r4, #16]
 8006d22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d26:	fa5f fa8a 	uxtb.w	sl, sl
 8006d2a:	f1ba 0f02 	cmp.w	sl, #2
 8006d2e:	d1ec      	bne.n	8006d0a <_scanf_float+0x2c6>
 8006d30:	3d03      	subs	r5, #3
 8006d32:	b2ed      	uxtb	r5, r5
 8006d34:	1b76      	subs	r6, r6, r5
 8006d36:	6823      	ldr	r3, [r4, #0]
 8006d38:	05da      	lsls	r2, r3, #23
 8006d3a:	d52f      	bpl.n	8006d9c <_scanf_float+0x358>
 8006d3c:	055b      	lsls	r3, r3, #21
 8006d3e:	d510      	bpl.n	8006d62 <_scanf_float+0x31e>
 8006d40:	455e      	cmp	r6, fp
 8006d42:	f67f aebf 	bls.w	8006ac4 <_scanf_float+0x80>
 8006d46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006d4e:	463a      	mov	r2, r7
 8006d50:	4640      	mov	r0, r8
 8006d52:	4798      	blx	r3
 8006d54:	6923      	ldr	r3, [r4, #16]
 8006d56:	3b01      	subs	r3, #1
 8006d58:	6123      	str	r3, [r4, #16]
 8006d5a:	e7f1      	b.n	8006d40 <_scanf_float+0x2fc>
 8006d5c:	46aa      	mov	sl, r5
 8006d5e:	9602      	str	r6, [sp, #8]
 8006d60:	e7df      	b.n	8006d22 <_scanf_float+0x2de>
 8006d62:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006d66:	6923      	ldr	r3, [r4, #16]
 8006d68:	2965      	cmp	r1, #101	; 0x65
 8006d6a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d6e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006d72:	6123      	str	r3, [r4, #16]
 8006d74:	d00c      	beq.n	8006d90 <_scanf_float+0x34c>
 8006d76:	2945      	cmp	r1, #69	; 0x45
 8006d78:	d00a      	beq.n	8006d90 <_scanf_float+0x34c>
 8006d7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d7e:	463a      	mov	r2, r7
 8006d80:	4640      	mov	r0, r8
 8006d82:	4798      	blx	r3
 8006d84:	6923      	ldr	r3, [r4, #16]
 8006d86:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006d8a:	3b01      	subs	r3, #1
 8006d8c:	1eb5      	subs	r5, r6, #2
 8006d8e:	6123      	str	r3, [r4, #16]
 8006d90:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d94:	463a      	mov	r2, r7
 8006d96:	4640      	mov	r0, r8
 8006d98:	4798      	blx	r3
 8006d9a:	462e      	mov	r6, r5
 8006d9c:	6825      	ldr	r5, [r4, #0]
 8006d9e:	f015 0510 	ands.w	r5, r5, #16
 8006da2:	d159      	bne.n	8006e58 <_scanf_float+0x414>
 8006da4:	7035      	strb	r5, [r6, #0]
 8006da6:	6823      	ldr	r3, [r4, #0]
 8006da8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006dac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006db0:	d11b      	bne.n	8006dea <_scanf_float+0x3a6>
 8006db2:	9b01      	ldr	r3, [sp, #4]
 8006db4:	454b      	cmp	r3, r9
 8006db6:	eba3 0209 	sub.w	r2, r3, r9
 8006dba:	d123      	bne.n	8006e04 <_scanf_float+0x3c0>
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	4659      	mov	r1, fp
 8006dc0:	4640      	mov	r0, r8
 8006dc2:	f000 ffcb 	bl	8007d5c <_strtod_r>
 8006dc6:	6822      	ldr	r2, [r4, #0]
 8006dc8:	9b03      	ldr	r3, [sp, #12]
 8006dca:	f012 0f02 	tst.w	r2, #2
 8006dce:	ec57 6b10 	vmov	r6, r7, d0
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	d021      	beq.n	8006e1a <_scanf_float+0x3d6>
 8006dd6:	9903      	ldr	r1, [sp, #12]
 8006dd8:	1d1a      	adds	r2, r3, #4
 8006dda:	600a      	str	r2, [r1, #0]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	e9c3 6700 	strd	r6, r7, [r3]
 8006de2:	68e3      	ldr	r3, [r4, #12]
 8006de4:	3301      	adds	r3, #1
 8006de6:	60e3      	str	r3, [r4, #12]
 8006de8:	e66d      	b.n	8006ac6 <_scanf_float+0x82>
 8006dea:	9b04      	ldr	r3, [sp, #16]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d0e5      	beq.n	8006dbc <_scanf_float+0x378>
 8006df0:	9905      	ldr	r1, [sp, #20]
 8006df2:	230a      	movs	r3, #10
 8006df4:	462a      	mov	r2, r5
 8006df6:	3101      	adds	r1, #1
 8006df8:	4640      	mov	r0, r8
 8006dfa:	f001 f837 	bl	8007e6c <_strtol_r>
 8006dfe:	9b04      	ldr	r3, [sp, #16]
 8006e00:	9e05      	ldr	r6, [sp, #20]
 8006e02:	1ac2      	subs	r2, r0, r3
 8006e04:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006e08:	429e      	cmp	r6, r3
 8006e0a:	bf28      	it	cs
 8006e0c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006e10:	4912      	ldr	r1, [pc, #72]	; (8006e5c <_scanf_float+0x418>)
 8006e12:	4630      	mov	r0, r6
 8006e14:	f000 f8d0 	bl	8006fb8 <siprintf>
 8006e18:	e7d0      	b.n	8006dbc <_scanf_float+0x378>
 8006e1a:	9903      	ldr	r1, [sp, #12]
 8006e1c:	f012 0f04 	tst.w	r2, #4
 8006e20:	f103 0204 	add.w	r2, r3, #4
 8006e24:	600a      	str	r2, [r1, #0]
 8006e26:	d1d9      	bne.n	8006ddc <_scanf_float+0x398>
 8006e28:	f8d3 8000 	ldr.w	r8, [r3]
 8006e2c:	ee10 2a10 	vmov	r2, s0
 8006e30:	ee10 0a10 	vmov	r0, s0
 8006e34:	463b      	mov	r3, r7
 8006e36:	4639      	mov	r1, r7
 8006e38:	f7f9 fe78 	bl	8000b2c <__aeabi_dcmpun>
 8006e3c:	b128      	cbz	r0, 8006e4a <_scanf_float+0x406>
 8006e3e:	4808      	ldr	r0, [pc, #32]	; (8006e60 <_scanf_float+0x41c>)
 8006e40:	f000 f8b4 	bl	8006fac <nanf>
 8006e44:	ed88 0a00 	vstr	s0, [r8]
 8006e48:	e7cb      	b.n	8006de2 <_scanf_float+0x39e>
 8006e4a:	4630      	mov	r0, r6
 8006e4c:	4639      	mov	r1, r7
 8006e4e:	f7f9 fecb 	bl	8000be8 <__aeabi_d2f>
 8006e52:	f8c8 0000 	str.w	r0, [r8]
 8006e56:	e7c4      	b.n	8006de2 <_scanf_float+0x39e>
 8006e58:	2500      	movs	r5, #0
 8006e5a:	e634      	b.n	8006ac6 <_scanf_float+0x82>
 8006e5c:	0800ba32 	.word	0x0800ba32
 8006e60:	0800b7bf 	.word	0x0800b7bf

08006e64 <iprintf>:
 8006e64:	b40f      	push	{r0, r1, r2, r3}
 8006e66:	4b0a      	ldr	r3, [pc, #40]	; (8006e90 <iprintf+0x2c>)
 8006e68:	b513      	push	{r0, r1, r4, lr}
 8006e6a:	681c      	ldr	r4, [r3, #0]
 8006e6c:	b124      	cbz	r4, 8006e78 <iprintf+0x14>
 8006e6e:	69a3      	ldr	r3, [r4, #24]
 8006e70:	b913      	cbnz	r3, 8006e78 <iprintf+0x14>
 8006e72:	4620      	mov	r0, r4
 8006e74:	f002 f874 	bl	8008f60 <__sinit>
 8006e78:	ab05      	add	r3, sp, #20
 8006e7a:	9a04      	ldr	r2, [sp, #16]
 8006e7c:	68a1      	ldr	r1, [r4, #8]
 8006e7e:	9301      	str	r3, [sp, #4]
 8006e80:	4620      	mov	r0, r4
 8006e82:	f003 fe31 	bl	800aae8 <_vfiprintf_r>
 8006e86:	b002      	add	sp, #8
 8006e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e8c:	b004      	add	sp, #16
 8006e8e:	4770      	bx	lr
 8006e90:	2000003c 	.word	0x2000003c

08006e94 <putchar>:
 8006e94:	4b09      	ldr	r3, [pc, #36]	; (8006ebc <putchar+0x28>)
 8006e96:	b513      	push	{r0, r1, r4, lr}
 8006e98:	681c      	ldr	r4, [r3, #0]
 8006e9a:	4601      	mov	r1, r0
 8006e9c:	b134      	cbz	r4, 8006eac <putchar+0x18>
 8006e9e:	69a3      	ldr	r3, [r4, #24]
 8006ea0:	b923      	cbnz	r3, 8006eac <putchar+0x18>
 8006ea2:	9001      	str	r0, [sp, #4]
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	f002 f85b 	bl	8008f60 <__sinit>
 8006eaa:	9901      	ldr	r1, [sp, #4]
 8006eac:	68a2      	ldr	r2, [r4, #8]
 8006eae:	4620      	mov	r0, r4
 8006eb0:	b002      	add	sp, #8
 8006eb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006eb6:	f004 b899 	b.w	800afec <_putc_r>
 8006eba:	bf00      	nop
 8006ebc:	2000003c 	.word	0x2000003c

08006ec0 <_puts_r>:
 8006ec0:	b570      	push	{r4, r5, r6, lr}
 8006ec2:	460e      	mov	r6, r1
 8006ec4:	4605      	mov	r5, r0
 8006ec6:	b118      	cbz	r0, 8006ed0 <_puts_r+0x10>
 8006ec8:	6983      	ldr	r3, [r0, #24]
 8006eca:	b90b      	cbnz	r3, 8006ed0 <_puts_r+0x10>
 8006ecc:	f002 f848 	bl	8008f60 <__sinit>
 8006ed0:	69ab      	ldr	r3, [r5, #24]
 8006ed2:	68ac      	ldr	r4, [r5, #8]
 8006ed4:	b913      	cbnz	r3, 8006edc <_puts_r+0x1c>
 8006ed6:	4628      	mov	r0, r5
 8006ed8:	f002 f842 	bl	8008f60 <__sinit>
 8006edc:	4b2c      	ldr	r3, [pc, #176]	; (8006f90 <_puts_r+0xd0>)
 8006ede:	429c      	cmp	r4, r3
 8006ee0:	d120      	bne.n	8006f24 <_puts_r+0x64>
 8006ee2:	686c      	ldr	r4, [r5, #4]
 8006ee4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ee6:	07db      	lsls	r3, r3, #31
 8006ee8:	d405      	bmi.n	8006ef6 <_puts_r+0x36>
 8006eea:	89a3      	ldrh	r3, [r4, #12]
 8006eec:	0598      	lsls	r0, r3, #22
 8006eee:	d402      	bmi.n	8006ef6 <_puts_r+0x36>
 8006ef0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ef2:	f002 fc46 	bl	8009782 <__retarget_lock_acquire_recursive>
 8006ef6:	89a3      	ldrh	r3, [r4, #12]
 8006ef8:	0719      	lsls	r1, r3, #28
 8006efa:	d51d      	bpl.n	8006f38 <_puts_r+0x78>
 8006efc:	6923      	ldr	r3, [r4, #16]
 8006efe:	b1db      	cbz	r3, 8006f38 <_puts_r+0x78>
 8006f00:	3e01      	subs	r6, #1
 8006f02:	68a3      	ldr	r3, [r4, #8]
 8006f04:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006f08:	3b01      	subs	r3, #1
 8006f0a:	60a3      	str	r3, [r4, #8]
 8006f0c:	bb39      	cbnz	r1, 8006f5e <_puts_r+0x9e>
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	da38      	bge.n	8006f84 <_puts_r+0xc4>
 8006f12:	4622      	mov	r2, r4
 8006f14:	210a      	movs	r1, #10
 8006f16:	4628      	mov	r0, r5
 8006f18:	f000 ffaa 	bl	8007e70 <__swbuf_r>
 8006f1c:	3001      	adds	r0, #1
 8006f1e:	d011      	beq.n	8006f44 <_puts_r+0x84>
 8006f20:	250a      	movs	r5, #10
 8006f22:	e011      	b.n	8006f48 <_puts_r+0x88>
 8006f24:	4b1b      	ldr	r3, [pc, #108]	; (8006f94 <_puts_r+0xd4>)
 8006f26:	429c      	cmp	r4, r3
 8006f28:	d101      	bne.n	8006f2e <_puts_r+0x6e>
 8006f2a:	68ac      	ldr	r4, [r5, #8]
 8006f2c:	e7da      	b.n	8006ee4 <_puts_r+0x24>
 8006f2e:	4b1a      	ldr	r3, [pc, #104]	; (8006f98 <_puts_r+0xd8>)
 8006f30:	429c      	cmp	r4, r3
 8006f32:	bf08      	it	eq
 8006f34:	68ec      	ldreq	r4, [r5, #12]
 8006f36:	e7d5      	b.n	8006ee4 <_puts_r+0x24>
 8006f38:	4621      	mov	r1, r4
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	f000 fffc 	bl	8007f38 <__swsetup_r>
 8006f40:	2800      	cmp	r0, #0
 8006f42:	d0dd      	beq.n	8006f00 <_puts_r+0x40>
 8006f44:	f04f 35ff 	mov.w	r5, #4294967295
 8006f48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f4a:	07da      	lsls	r2, r3, #31
 8006f4c:	d405      	bmi.n	8006f5a <_puts_r+0x9a>
 8006f4e:	89a3      	ldrh	r3, [r4, #12]
 8006f50:	059b      	lsls	r3, r3, #22
 8006f52:	d402      	bmi.n	8006f5a <_puts_r+0x9a>
 8006f54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f56:	f002 fc15 	bl	8009784 <__retarget_lock_release_recursive>
 8006f5a:	4628      	mov	r0, r5
 8006f5c:	bd70      	pop	{r4, r5, r6, pc}
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	da04      	bge.n	8006f6c <_puts_r+0xac>
 8006f62:	69a2      	ldr	r2, [r4, #24]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	dc06      	bgt.n	8006f76 <_puts_r+0xb6>
 8006f68:	290a      	cmp	r1, #10
 8006f6a:	d004      	beq.n	8006f76 <_puts_r+0xb6>
 8006f6c:	6823      	ldr	r3, [r4, #0]
 8006f6e:	1c5a      	adds	r2, r3, #1
 8006f70:	6022      	str	r2, [r4, #0]
 8006f72:	7019      	strb	r1, [r3, #0]
 8006f74:	e7c5      	b.n	8006f02 <_puts_r+0x42>
 8006f76:	4622      	mov	r2, r4
 8006f78:	4628      	mov	r0, r5
 8006f7a:	f000 ff79 	bl	8007e70 <__swbuf_r>
 8006f7e:	3001      	adds	r0, #1
 8006f80:	d1bf      	bne.n	8006f02 <_puts_r+0x42>
 8006f82:	e7df      	b.n	8006f44 <_puts_r+0x84>
 8006f84:	6823      	ldr	r3, [r4, #0]
 8006f86:	250a      	movs	r5, #10
 8006f88:	1c5a      	adds	r2, r3, #1
 8006f8a:	6022      	str	r2, [r4, #0]
 8006f8c:	701d      	strb	r5, [r3, #0]
 8006f8e:	e7db      	b.n	8006f48 <_puts_r+0x88>
 8006f90:	0800bc3c 	.word	0x0800bc3c
 8006f94:	0800bc5c 	.word	0x0800bc5c
 8006f98:	0800bc1c 	.word	0x0800bc1c

08006f9c <puts>:
 8006f9c:	4b02      	ldr	r3, [pc, #8]	; (8006fa8 <puts+0xc>)
 8006f9e:	4601      	mov	r1, r0
 8006fa0:	6818      	ldr	r0, [r3, #0]
 8006fa2:	f7ff bf8d 	b.w	8006ec0 <_puts_r>
 8006fa6:	bf00      	nop
 8006fa8:	2000003c 	.word	0x2000003c

08006fac <nanf>:
 8006fac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006fb4 <nanf+0x8>
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop
 8006fb4:	7fc00000 	.word	0x7fc00000

08006fb8 <siprintf>:
 8006fb8:	b40e      	push	{r1, r2, r3}
 8006fba:	b500      	push	{lr}
 8006fbc:	b09c      	sub	sp, #112	; 0x70
 8006fbe:	ab1d      	add	r3, sp, #116	; 0x74
 8006fc0:	9002      	str	r0, [sp, #8]
 8006fc2:	9006      	str	r0, [sp, #24]
 8006fc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006fc8:	4809      	ldr	r0, [pc, #36]	; (8006ff0 <siprintf+0x38>)
 8006fca:	9107      	str	r1, [sp, #28]
 8006fcc:	9104      	str	r1, [sp, #16]
 8006fce:	4909      	ldr	r1, [pc, #36]	; (8006ff4 <siprintf+0x3c>)
 8006fd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fd4:	9105      	str	r1, [sp, #20]
 8006fd6:	6800      	ldr	r0, [r0, #0]
 8006fd8:	9301      	str	r3, [sp, #4]
 8006fda:	a902      	add	r1, sp, #8
 8006fdc:	f003 fa88 	bl	800a4f0 <_svfiprintf_r>
 8006fe0:	9b02      	ldr	r3, [sp, #8]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	701a      	strb	r2, [r3, #0]
 8006fe6:	b01c      	add	sp, #112	; 0x70
 8006fe8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fec:	b003      	add	sp, #12
 8006fee:	4770      	bx	lr
 8006ff0:	2000003c 	.word	0x2000003c
 8006ff4:	ffff0208 	.word	0xffff0208

08006ff8 <siscanf>:
 8006ff8:	b40e      	push	{r1, r2, r3}
 8006ffa:	b510      	push	{r4, lr}
 8006ffc:	b09f      	sub	sp, #124	; 0x7c
 8006ffe:	ac21      	add	r4, sp, #132	; 0x84
 8007000:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007004:	f854 2b04 	ldr.w	r2, [r4], #4
 8007008:	9201      	str	r2, [sp, #4]
 800700a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800700e:	9004      	str	r0, [sp, #16]
 8007010:	9008      	str	r0, [sp, #32]
 8007012:	f7f9 f8dd 	bl	80001d0 <strlen>
 8007016:	4b0c      	ldr	r3, [pc, #48]	; (8007048 <siscanf+0x50>)
 8007018:	9005      	str	r0, [sp, #20]
 800701a:	9009      	str	r0, [sp, #36]	; 0x24
 800701c:	930d      	str	r3, [sp, #52]	; 0x34
 800701e:	480b      	ldr	r0, [pc, #44]	; (800704c <siscanf+0x54>)
 8007020:	9a01      	ldr	r2, [sp, #4]
 8007022:	6800      	ldr	r0, [r0, #0]
 8007024:	9403      	str	r4, [sp, #12]
 8007026:	2300      	movs	r3, #0
 8007028:	9311      	str	r3, [sp, #68]	; 0x44
 800702a:	9316      	str	r3, [sp, #88]	; 0x58
 800702c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007030:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007034:	a904      	add	r1, sp, #16
 8007036:	4623      	mov	r3, r4
 8007038:	f003 fbb4 	bl	800a7a4 <__ssvfiscanf_r>
 800703c:	b01f      	add	sp, #124	; 0x7c
 800703e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007042:	b003      	add	sp, #12
 8007044:	4770      	bx	lr
 8007046:	bf00      	nop
 8007048:	08007073 	.word	0x08007073
 800704c:	2000003c 	.word	0x2000003c

08007050 <__sread>:
 8007050:	b510      	push	{r4, lr}
 8007052:	460c      	mov	r4, r1
 8007054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007058:	f004 f810 	bl	800b07c <_read_r>
 800705c:	2800      	cmp	r0, #0
 800705e:	bfab      	itete	ge
 8007060:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007062:	89a3      	ldrhlt	r3, [r4, #12]
 8007064:	181b      	addge	r3, r3, r0
 8007066:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800706a:	bfac      	ite	ge
 800706c:	6563      	strge	r3, [r4, #84]	; 0x54
 800706e:	81a3      	strhlt	r3, [r4, #12]
 8007070:	bd10      	pop	{r4, pc}

08007072 <__seofread>:
 8007072:	2000      	movs	r0, #0
 8007074:	4770      	bx	lr

08007076 <__swrite>:
 8007076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800707a:	461f      	mov	r7, r3
 800707c:	898b      	ldrh	r3, [r1, #12]
 800707e:	05db      	lsls	r3, r3, #23
 8007080:	4605      	mov	r5, r0
 8007082:	460c      	mov	r4, r1
 8007084:	4616      	mov	r6, r2
 8007086:	d505      	bpl.n	8007094 <__swrite+0x1e>
 8007088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800708c:	2302      	movs	r3, #2
 800708e:	2200      	movs	r2, #0
 8007090:	f002 fb7a 	bl	8009788 <_lseek_r>
 8007094:	89a3      	ldrh	r3, [r4, #12]
 8007096:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800709a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800709e:	81a3      	strh	r3, [r4, #12]
 80070a0:	4632      	mov	r2, r6
 80070a2:	463b      	mov	r3, r7
 80070a4:	4628      	mov	r0, r5
 80070a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070aa:	f000 bf33 	b.w	8007f14 <_write_r>

080070ae <__sseek>:
 80070ae:	b510      	push	{r4, lr}
 80070b0:	460c      	mov	r4, r1
 80070b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070b6:	f002 fb67 	bl	8009788 <_lseek_r>
 80070ba:	1c43      	adds	r3, r0, #1
 80070bc:	89a3      	ldrh	r3, [r4, #12]
 80070be:	bf15      	itete	ne
 80070c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80070c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80070c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80070ca:	81a3      	strheq	r3, [r4, #12]
 80070cc:	bf18      	it	ne
 80070ce:	81a3      	strhne	r3, [r4, #12]
 80070d0:	bd10      	pop	{r4, pc}

080070d2 <__sclose>:
 80070d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070d6:	f000 bf9d 	b.w	8008014 <_close_r>

080070da <strcpy>:
 80070da:	4603      	mov	r3, r0
 80070dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070e0:	f803 2b01 	strb.w	r2, [r3], #1
 80070e4:	2a00      	cmp	r2, #0
 80070e6:	d1f9      	bne.n	80070dc <strcpy+0x2>
 80070e8:	4770      	bx	lr

080070ea <strncmp>:
 80070ea:	b510      	push	{r4, lr}
 80070ec:	b17a      	cbz	r2, 800710e <strncmp+0x24>
 80070ee:	4603      	mov	r3, r0
 80070f0:	3901      	subs	r1, #1
 80070f2:	1884      	adds	r4, r0, r2
 80070f4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80070f8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80070fc:	4290      	cmp	r0, r2
 80070fe:	d101      	bne.n	8007104 <strncmp+0x1a>
 8007100:	42a3      	cmp	r3, r4
 8007102:	d101      	bne.n	8007108 <strncmp+0x1e>
 8007104:	1a80      	subs	r0, r0, r2
 8007106:	bd10      	pop	{r4, pc}
 8007108:	2800      	cmp	r0, #0
 800710a:	d1f3      	bne.n	80070f4 <strncmp+0xa>
 800710c:	e7fa      	b.n	8007104 <strncmp+0x1a>
 800710e:	4610      	mov	r0, r2
 8007110:	e7f9      	b.n	8007106 <strncmp+0x1c>

08007112 <sulp>:
 8007112:	b570      	push	{r4, r5, r6, lr}
 8007114:	4604      	mov	r4, r0
 8007116:	460d      	mov	r5, r1
 8007118:	ec45 4b10 	vmov	d0, r4, r5
 800711c:	4616      	mov	r6, r2
 800711e:	f002 ff45 	bl	8009fac <__ulp>
 8007122:	ec51 0b10 	vmov	r0, r1, d0
 8007126:	b17e      	cbz	r6, 8007148 <sulp+0x36>
 8007128:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800712c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007130:	2b00      	cmp	r3, #0
 8007132:	dd09      	ble.n	8007148 <sulp+0x36>
 8007134:	051b      	lsls	r3, r3, #20
 8007136:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800713a:	2400      	movs	r4, #0
 800713c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007140:	4622      	mov	r2, r4
 8007142:	462b      	mov	r3, r5
 8007144:	f7f9 fa58 	bl	80005f8 <__aeabi_dmul>
 8007148:	bd70      	pop	{r4, r5, r6, pc}
 800714a:	0000      	movs	r0, r0
 800714c:	0000      	movs	r0, r0
	...

08007150 <_strtod_l>:
 8007150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007154:	ed2d 8b02 	vpush	{d8}
 8007158:	b09d      	sub	sp, #116	; 0x74
 800715a:	461f      	mov	r7, r3
 800715c:	2300      	movs	r3, #0
 800715e:	9318      	str	r3, [sp, #96]	; 0x60
 8007160:	4ba2      	ldr	r3, [pc, #648]	; (80073ec <_strtod_l+0x29c>)
 8007162:	9213      	str	r2, [sp, #76]	; 0x4c
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	9305      	str	r3, [sp, #20]
 8007168:	4604      	mov	r4, r0
 800716a:	4618      	mov	r0, r3
 800716c:	4688      	mov	r8, r1
 800716e:	f7f9 f82f 	bl	80001d0 <strlen>
 8007172:	f04f 0a00 	mov.w	sl, #0
 8007176:	4605      	mov	r5, r0
 8007178:	f04f 0b00 	mov.w	fp, #0
 800717c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007180:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007182:	781a      	ldrb	r2, [r3, #0]
 8007184:	2a2b      	cmp	r2, #43	; 0x2b
 8007186:	d04e      	beq.n	8007226 <_strtod_l+0xd6>
 8007188:	d83b      	bhi.n	8007202 <_strtod_l+0xb2>
 800718a:	2a0d      	cmp	r2, #13
 800718c:	d834      	bhi.n	80071f8 <_strtod_l+0xa8>
 800718e:	2a08      	cmp	r2, #8
 8007190:	d834      	bhi.n	80071fc <_strtod_l+0xac>
 8007192:	2a00      	cmp	r2, #0
 8007194:	d03e      	beq.n	8007214 <_strtod_l+0xc4>
 8007196:	2300      	movs	r3, #0
 8007198:	930a      	str	r3, [sp, #40]	; 0x28
 800719a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800719c:	7833      	ldrb	r3, [r6, #0]
 800719e:	2b30      	cmp	r3, #48	; 0x30
 80071a0:	f040 80b0 	bne.w	8007304 <_strtod_l+0x1b4>
 80071a4:	7873      	ldrb	r3, [r6, #1]
 80071a6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80071aa:	2b58      	cmp	r3, #88	; 0x58
 80071ac:	d168      	bne.n	8007280 <_strtod_l+0x130>
 80071ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071b0:	9301      	str	r3, [sp, #4]
 80071b2:	ab18      	add	r3, sp, #96	; 0x60
 80071b4:	9702      	str	r7, [sp, #8]
 80071b6:	9300      	str	r3, [sp, #0]
 80071b8:	4a8d      	ldr	r2, [pc, #564]	; (80073f0 <_strtod_l+0x2a0>)
 80071ba:	ab19      	add	r3, sp, #100	; 0x64
 80071bc:	a917      	add	r1, sp, #92	; 0x5c
 80071be:	4620      	mov	r0, r4
 80071c0:	f001 ffd2 	bl	8009168 <__gethex>
 80071c4:	f010 0707 	ands.w	r7, r0, #7
 80071c8:	4605      	mov	r5, r0
 80071ca:	d005      	beq.n	80071d8 <_strtod_l+0x88>
 80071cc:	2f06      	cmp	r7, #6
 80071ce:	d12c      	bne.n	800722a <_strtod_l+0xda>
 80071d0:	3601      	adds	r6, #1
 80071d2:	2300      	movs	r3, #0
 80071d4:	9617      	str	r6, [sp, #92]	; 0x5c
 80071d6:	930a      	str	r3, [sp, #40]	; 0x28
 80071d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80071da:	2b00      	cmp	r3, #0
 80071dc:	f040 8590 	bne.w	8007d00 <_strtod_l+0xbb0>
 80071e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071e2:	b1eb      	cbz	r3, 8007220 <_strtod_l+0xd0>
 80071e4:	4652      	mov	r2, sl
 80071e6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80071ea:	ec43 2b10 	vmov	d0, r2, r3
 80071ee:	b01d      	add	sp, #116	; 0x74
 80071f0:	ecbd 8b02 	vpop	{d8}
 80071f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071f8:	2a20      	cmp	r2, #32
 80071fa:	d1cc      	bne.n	8007196 <_strtod_l+0x46>
 80071fc:	3301      	adds	r3, #1
 80071fe:	9317      	str	r3, [sp, #92]	; 0x5c
 8007200:	e7be      	b.n	8007180 <_strtod_l+0x30>
 8007202:	2a2d      	cmp	r2, #45	; 0x2d
 8007204:	d1c7      	bne.n	8007196 <_strtod_l+0x46>
 8007206:	2201      	movs	r2, #1
 8007208:	920a      	str	r2, [sp, #40]	; 0x28
 800720a:	1c5a      	adds	r2, r3, #1
 800720c:	9217      	str	r2, [sp, #92]	; 0x5c
 800720e:	785b      	ldrb	r3, [r3, #1]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d1c2      	bne.n	800719a <_strtod_l+0x4a>
 8007214:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007216:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800721a:	2b00      	cmp	r3, #0
 800721c:	f040 856e 	bne.w	8007cfc <_strtod_l+0xbac>
 8007220:	4652      	mov	r2, sl
 8007222:	465b      	mov	r3, fp
 8007224:	e7e1      	b.n	80071ea <_strtod_l+0x9a>
 8007226:	2200      	movs	r2, #0
 8007228:	e7ee      	b.n	8007208 <_strtod_l+0xb8>
 800722a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800722c:	b13a      	cbz	r2, 800723e <_strtod_l+0xee>
 800722e:	2135      	movs	r1, #53	; 0x35
 8007230:	a81a      	add	r0, sp, #104	; 0x68
 8007232:	f002 ffc6 	bl	800a1c2 <__copybits>
 8007236:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007238:	4620      	mov	r0, r4
 800723a:	f002 fb85 	bl	8009948 <_Bfree>
 800723e:	3f01      	subs	r7, #1
 8007240:	2f04      	cmp	r7, #4
 8007242:	d806      	bhi.n	8007252 <_strtod_l+0x102>
 8007244:	e8df f007 	tbb	[pc, r7]
 8007248:	1714030a 	.word	0x1714030a
 800724c:	0a          	.byte	0x0a
 800724d:	00          	.byte	0x00
 800724e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007252:	0728      	lsls	r0, r5, #28
 8007254:	d5c0      	bpl.n	80071d8 <_strtod_l+0x88>
 8007256:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800725a:	e7bd      	b.n	80071d8 <_strtod_l+0x88>
 800725c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007260:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007262:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007266:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800726a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800726e:	e7f0      	b.n	8007252 <_strtod_l+0x102>
 8007270:	f8df b180 	ldr.w	fp, [pc, #384]	; 80073f4 <_strtod_l+0x2a4>
 8007274:	e7ed      	b.n	8007252 <_strtod_l+0x102>
 8007276:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800727a:	f04f 3aff 	mov.w	sl, #4294967295
 800727e:	e7e8      	b.n	8007252 <_strtod_l+0x102>
 8007280:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007282:	1c5a      	adds	r2, r3, #1
 8007284:	9217      	str	r2, [sp, #92]	; 0x5c
 8007286:	785b      	ldrb	r3, [r3, #1]
 8007288:	2b30      	cmp	r3, #48	; 0x30
 800728a:	d0f9      	beq.n	8007280 <_strtod_l+0x130>
 800728c:	2b00      	cmp	r3, #0
 800728e:	d0a3      	beq.n	80071d8 <_strtod_l+0x88>
 8007290:	2301      	movs	r3, #1
 8007292:	f04f 0900 	mov.w	r9, #0
 8007296:	9304      	str	r3, [sp, #16]
 8007298:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800729a:	9308      	str	r3, [sp, #32]
 800729c:	f8cd 901c 	str.w	r9, [sp, #28]
 80072a0:	464f      	mov	r7, r9
 80072a2:	220a      	movs	r2, #10
 80072a4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80072a6:	7806      	ldrb	r6, [r0, #0]
 80072a8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80072ac:	b2d9      	uxtb	r1, r3
 80072ae:	2909      	cmp	r1, #9
 80072b0:	d92a      	bls.n	8007308 <_strtod_l+0x1b8>
 80072b2:	9905      	ldr	r1, [sp, #20]
 80072b4:	462a      	mov	r2, r5
 80072b6:	f7ff ff18 	bl	80070ea <strncmp>
 80072ba:	b398      	cbz	r0, 8007324 <_strtod_l+0x1d4>
 80072bc:	2000      	movs	r0, #0
 80072be:	4632      	mov	r2, r6
 80072c0:	463d      	mov	r5, r7
 80072c2:	9005      	str	r0, [sp, #20]
 80072c4:	4603      	mov	r3, r0
 80072c6:	2a65      	cmp	r2, #101	; 0x65
 80072c8:	d001      	beq.n	80072ce <_strtod_l+0x17e>
 80072ca:	2a45      	cmp	r2, #69	; 0x45
 80072cc:	d118      	bne.n	8007300 <_strtod_l+0x1b0>
 80072ce:	b91d      	cbnz	r5, 80072d8 <_strtod_l+0x188>
 80072d0:	9a04      	ldr	r2, [sp, #16]
 80072d2:	4302      	orrs	r2, r0
 80072d4:	d09e      	beq.n	8007214 <_strtod_l+0xc4>
 80072d6:	2500      	movs	r5, #0
 80072d8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80072dc:	f108 0201 	add.w	r2, r8, #1
 80072e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80072e2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80072e6:	2a2b      	cmp	r2, #43	; 0x2b
 80072e8:	d075      	beq.n	80073d6 <_strtod_l+0x286>
 80072ea:	2a2d      	cmp	r2, #45	; 0x2d
 80072ec:	d07b      	beq.n	80073e6 <_strtod_l+0x296>
 80072ee:	f04f 0c00 	mov.w	ip, #0
 80072f2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80072f6:	2909      	cmp	r1, #9
 80072f8:	f240 8082 	bls.w	8007400 <_strtod_l+0x2b0>
 80072fc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007300:	2600      	movs	r6, #0
 8007302:	e09d      	b.n	8007440 <_strtod_l+0x2f0>
 8007304:	2300      	movs	r3, #0
 8007306:	e7c4      	b.n	8007292 <_strtod_l+0x142>
 8007308:	2f08      	cmp	r7, #8
 800730a:	bfd8      	it	le
 800730c:	9907      	ldrle	r1, [sp, #28]
 800730e:	f100 0001 	add.w	r0, r0, #1
 8007312:	bfda      	itte	le
 8007314:	fb02 3301 	mlale	r3, r2, r1, r3
 8007318:	9307      	strle	r3, [sp, #28]
 800731a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800731e:	3701      	adds	r7, #1
 8007320:	9017      	str	r0, [sp, #92]	; 0x5c
 8007322:	e7bf      	b.n	80072a4 <_strtod_l+0x154>
 8007324:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007326:	195a      	adds	r2, r3, r5
 8007328:	9217      	str	r2, [sp, #92]	; 0x5c
 800732a:	5d5a      	ldrb	r2, [r3, r5]
 800732c:	2f00      	cmp	r7, #0
 800732e:	d037      	beq.n	80073a0 <_strtod_l+0x250>
 8007330:	9005      	str	r0, [sp, #20]
 8007332:	463d      	mov	r5, r7
 8007334:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007338:	2b09      	cmp	r3, #9
 800733a:	d912      	bls.n	8007362 <_strtod_l+0x212>
 800733c:	2301      	movs	r3, #1
 800733e:	e7c2      	b.n	80072c6 <_strtod_l+0x176>
 8007340:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007342:	1c5a      	adds	r2, r3, #1
 8007344:	9217      	str	r2, [sp, #92]	; 0x5c
 8007346:	785a      	ldrb	r2, [r3, #1]
 8007348:	3001      	adds	r0, #1
 800734a:	2a30      	cmp	r2, #48	; 0x30
 800734c:	d0f8      	beq.n	8007340 <_strtod_l+0x1f0>
 800734e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007352:	2b08      	cmp	r3, #8
 8007354:	f200 84d9 	bhi.w	8007d0a <_strtod_l+0xbba>
 8007358:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800735a:	9005      	str	r0, [sp, #20]
 800735c:	2000      	movs	r0, #0
 800735e:	9308      	str	r3, [sp, #32]
 8007360:	4605      	mov	r5, r0
 8007362:	3a30      	subs	r2, #48	; 0x30
 8007364:	f100 0301 	add.w	r3, r0, #1
 8007368:	d014      	beq.n	8007394 <_strtod_l+0x244>
 800736a:	9905      	ldr	r1, [sp, #20]
 800736c:	4419      	add	r1, r3
 800736e:	9105      	str	r1, [sp, #20]
 8007370:	462b      	mov	r3, r5
 8007372:	eb00 0e05 	add.w	lr, r0, r5
 8007376:	210a      	movs	r1, #10
 8007378:	4573      	cmp	r3, lr
 800737a:	d113      	bne.n	80073a4 <_strtod_l+0x254>
 800737c:	182b      	adds	r3, r5, r0
 800737e:	2b08      	cmp	r3, #8
 8007380:	f105 0501 	add.w	r5, r5, #1
 8007384:	4405      	add	r5, r0
 8007386:	dc1c      	bgt.n	80073c2 <_strtod_l+0x272>
 8007388:	9907      	ldr	r1, [sp, #28]
 800738a:	230a      	movs	r3, #10
 800738c:	fb03 2301 	mla	r3, r3, r1, r2
 8007390:	9307      	str	r3, [sp, #28]
 8007392:	2300      	movs	r3, #0
 8007394:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007396:	1c51      	adds	r1, r2, #1
 8007398:	9117      	str	r1, [sp, #92]	; 0x5c
 800739a:	7852      	ldrb	r2, [r2, #1]
 800739c:	4618      	mov	r0, r3
 800739e:	e7c9      	b.n	8007334 <_strtod_l+0x1e4>
 80073a0:	4638      	mov	r0, r7
 80073a2:	e7d2      	b.n	800734a <_strtod_l+0x1fa>
 80073a4:	2b08      	cmp	r3, #8
 80073a6:	dc04      	bgt.n	80073b2 <_strtod_l+0x262>
 80073a8:	9e07      	ldr	r6, [sp, #28]
 80073aa:	434e      	muls	r6, r1
 80073ac:	9607      	str	r6, [sp, #28]
 80073ae:	3301      	adds	r3, #1
 80073b0:	e7e2      	b.n	8007378 <_strtod_l+0x228>
 80073b2:	f103 0c01 	add.w	ip, r3, #1
 80073b6:	f1bc 0f10 	cmp.w	ip, #16
 80073ba:	bfd8      	it	le
 80073bc:	fb01 f909 	mulle.w	r9, r1, r9
 80073c0:	e7f5      	b.n	80073ae <_strtod_l+0x25e>
 80073c2:	2d10      	cmp	r5, #16
 80073c4:	bfdc      	itt	le
 80073c6:	230a      	movle	r3, #10
 80073c8:	fb03 2909 	mlale	r9, r3, r9, r2
 80073cc:	e7e1      	b.n	8007392 <_strtod_l+0x242>
 80073ce:	2300      	movs	r3, #0
 80073d0:	9305      	str	r3, [sp, #20]
 80073d2:	2301      	movs	r3, #1
 80073d4:	e77c      	b.n	80072d0 <_strtod_l+0x180>
 80073d6:	f04f 0c00 	mov.w	ip, #0
 80073da:	f108 0202 	add.w	r2, r8, #2
 80073de:	9217      	str	r2, [sp, #92]	; 0x5c
 80073e0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80073e4:	e785      	b.n	80072f2 <_strtod_l+0x1a2>
 80073e6:	f04f 0c01 	mov.w	ip, #1
 80073ea:	e7f6      	b.n	80073da <_strtod_l+0x28a>
 80073ec:	0800bce4 	.word	0x0800bce4
 80073f0:	0800ba38 	.word	0x0800ba38
 80073f4:	7ff00000 	.word	0x7ff00000
 80073f8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80073fa:	1c51      	adds	r1, r2, #1
 80073fc:	9117      	str	r1, [sp, #92]	; 0x5c
 80073fe:	7852      	ldrb	r2, [r2, #1]
 8007400:	2a30      	cmp	r2, #48	; 0x30
 8007402:	d0f9      	beq.n	80073f8 <_strtod_l+0x2a8>
 8007404:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007408:	2908      	cmp	r1, #8
 800740a:	f63f af79 	bhi.w	8007300 <_strtod_l+0x1b0>
 800740e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007412:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007414:	9206      	str	r2, [sp, #24]
 8007416:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007418:	1c51      	adds	r1, r2, #1
 800741a:	9117      	str	r1, [sp, #92]	; 0x5c
 800741c:	7852      	ldrb	r2, [r2, #1]
 800741e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007422:	2e09      	cmp	r6, #9
 8007424:	d937      	bls.n	8007496 <_strtod_l+0x346>
 8007426:	9e06      	ldr	r6, [sp, #24]
 8007428:	1b89      	subs	r1, r1, r6
 800742a:	2908      	cmp	r1, #8
 800742c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007430:	dc02      	bgt.n	8007438 <_strtod_l+0x2e8>
 8007432:	4576      	cmp	r6, lr
 8007434:	bfa8      	it	ge
 8007436:	4676      	movge	r6, lr
 8007438:	f1bc 0f00 	cmp.w	ip, #0
 800743c:	d000      	beq.n	8007440 <_strtod_l+0x2f0>
 800743e:	4276      	negs	r6, r6
 8007440:	2d00      	cmp	r5, #0
 8007442:	d14d      	bne.n	80074e0 <_strtod_l+0x390>
 8007444:	9904      	ldr	r1, [sp, #16]
 8007446:	4301      	orrs	r1, r0
 8007448:	f47f aec6 	bne.w	80071d8 <_strtod_l+0x88>
 800744c:	2b00      	cmp	r3, #0
 800744e:	f47f aee1 	bne.w	8007214 <_strtod_l+0xc4>
 8007452:	2a69      	cmp	r2, #105	; 0x69
 8007454:	d027      	beq.n	80074a6 <_strtod_l+0x356>
 8007456:	dc24      	bgt.n	80074a2 <_strtod_l+0x352>
 8007458:	2a49      	cmp	r2, #73	; 0x49
 800745a:	d024      	beq.n	80074a6 <_strtod_l+0x356>
 800745c:	2a4e      	cmp	r2, #78	; 0x4e
 800745e:	f47f aed9 	bne.w	8007214 <_strtod_l+0xc4>
 8007462:	499f      	ldr	r1, [pc, #636]	; (80076e0 <_strtod_l+0x590>)
 8007464:	a817      	add	r0, sp, #92	; 0x5c
 8007466:	f002 f8d7 	bl	8009618 <__match>
 800746a:	2800      	cmp	r0, #0
 800746c:	f43f aed2 	beq.w	8007214 <_strtod_l+0xc4>
 8007470:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	2b28      	cmp	r3, #40	; 0x28
 8007476:	d12d      	bne.n	80074d4 <_strtod_l+0x384>
 8007478:	499a      	ldr	r1, [pc, #616]	; (80076e4 <_strtod_l+0x594>)
 800747a:	aa1a      	add	r2, sp, #104	; 0x68
 800747c:	a817      	add	r0, sp, #92	; 0x5c
 800747e:	f002 f8df 	bl	8009640 <__hexnan>
 8007482:	2805      	cmp	r0, #5
 8007484:	d126      	bne.n	80074d4 <_strtod_l+0x384>
 8007486:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007488:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800748c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007490:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007494:	e6a0      	b.n	80071d8 <_strtod_l+0x88>
 8007496:	210a      	movs	r1, #10
 8007498:	fb01 2e0e 	mla	lr, r1, lr, r2
 800749c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80074a0:	e7b9      	b.n	8007416 <_strtod_l+0x2c6>
 80074a2:	2a6e      	cmp	r2, #110	; 0x6e
 80074a4:	e7db      	b.n	800745e <_strtod_l+0x30e>
 80074a6:	4990      	ldr	r1, [pc, #576]	; (80076e8 <_strtod_l+0x598>)
 80074a8:	a817      	add	r0, sp, #92	; 0x5c
 80074aa:	f002 f8b5 	bl	8009618 <__match>
 80074ae:	2800      	cmp	r0, #0
 80074b0:	f43f aeb0 	beq.w	8007214 <_strtod_l+0xc4>
 80074b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80074b6:	498d      	ldr	r1, [pc, #564]	; (80076ec <_strtod_l+0x59c>)
 80074b8:	3b01      	subs	r3, #1
 80074ba:	a817      	add	r0, sp, #92	; 0x5c
 80074bc:	9317      	str	r3, [sp, #92]	; 0x5c
 80074be:	f002 f8ab 	bl	8009618 <__match>
 80074c2:	b910      	cbnz	r0, 80074ca <_strtod_l+0x37a>
 80074c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80074c6:	3301      	adds	r3, #1
 80074c8:	9317      	str	r3, [sp, #92]	; 0x5c
 80074ca:	f8df b230 	ldr.w	fp, [pc, #560]	; 80076fc <_strtod_l+0x5ac>
 80074ce:	f04f 0a00 	mov.w	sl, #0
 80074d2:	e681      	b.n	80071d8 <_strtod_l+0x88>
 80074d4:	4886      	ldr	r0, [pc, #536]	; (80076f0 <_strtod_l+0x5a0>)
 80074d6:	f003 fde3 	bl	800b0a0 <nan>
 80074da:	ec5b ab10 	vmov	sl, fp, d0
 80074de:	e67b      	b.n	80071d8 <_strtod_l+0x88>
 80074e0:	9b05      	ldr	r3, [sp, #20]
 80074e2:	9807      	ldr	r0, [sp, #28]
 80074e4:	1af3      	subs	r3, r6, r3
 80074e6:	2f00      	cmp	r7, #0
 80074e8:	bf08      	it	eq
 80074ea:	462f      	moveq	r7, r5
 80074ec:	2d10      	cmp	r5, #16
 80074ee:	9306      	str	r3, [sp, #24]
 80074f0:	46a8      	mov	r8, r5
 80074f2:	bfa8      	it	ge
 80074f4:	f04f 0810 	movge.w	r8, #16
 80074f8:	f7f9 f804 	bl	8000504 <__aeabi_ui2d>
 80074fc:	2d09      	cmp	r5, #9
 80074fe:	4682      	mov	sl, r0
 8007500:	468b      	mov	fp, r1
 8007502:	dd13      	ble.n	800752c <_strtod_l+0x3dc>
 8007504:	4b7b      	ldr	r3, [pc, #492]	; (80076f4 <_strtod_l+0x5a4>)
 8007506:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800750a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800750e:	f7f9 f873 	bl	80005f8 <__aeabi_dmul>
 8007512:	4682      	mov	sl, r0
 8007514:	4648      	mov	r0, r9
 8007516:	468b      	mov	fp, r1
 8007518:	f7f8 fff4 	bl	8000504 <__aeabi_ui2d>
 800751c:	4602      	mov	r2, r0
 800751e:	460b      	mov	r3, r1
 8007520:	4650      	mov	r0, sl
 8007522:	4659      	mov	r1, fp
 8007524:	f7f8 feb2 	bl	800028c <__adddf3>
 8007528:	4682      	mov	sl, r0
 800752a:	468b      	mov	fp, r1
 800752c:	2d0f      	cmp	r5, #15
 800752e:	dc38      	bgt.n	80075a2 <_strtod_l+0x452>
 8007530:	9b06      	ldr	r3, [sp, #24]
 8007532:	2b00      	cmp	r3, #0
 8007534:	f43f ae50 	beq.w	80071d8 <_strtod_l+0x88>
 8007538:	dd24      	ble.n	8007584 <_strtod_l+0x434>
 800753a:	2b16      	cmp	r3, #22
 800753c:	dc0b      	bgt.n	8007556 <_strtod_l+0x406>
 800753e:	496d      	ldr	r1, [pc, #436]	; (80076f4 <_strtod_l+0x5a4>)
 8007540:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007544:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007548:	4652      	mov	r2, sl
 800754a:	465b      	mov	r3, fp
 800754c:	f7f9 f854 	bl	80005f8 <__aeabi_dmul>
 8007550:	4682      	mov	sl, r0
 8007552:	468b      	mov	fp, r1
 8007554:	e640      	b.n	80071d8 <_strtod_l+0x88>
 8007556:	9a06      	ldr	r2, [sp, #24]
 8007558:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800755c:	4293      	cmp	r3, r2
 800755e:	db20      	blt.n	80075a2 <_strtod_l+0x452>
 8007560:	4c64      	ldr	r4, [pc, #400]	; (80076f4 <_strtod_l+0x5a4>)
 8007562:	f1c5 050f 	rsb	r5, r5, #15
 8007566:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800756a:	4652      	mov	r2, sl
 800756c:	465b      	mov	r3, fp
 800756e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007572:	f7f9 f841 	bl	80005f8 <__aeabi_dmul>
 8007576:	9b06      	ldr	r3, [sp, #24]
 8007578:	1b5d      	subs	r5, r3, r5
 800757a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800757e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007582:	e7e3      	b.n	800754c <_strtod_l+0x3fc>
 8007584:	9b06      	ldr	r3, [sp, #24]
 8007586:	3316      	adds	r3, #22
 8007588:	db0b      	blt.n	80075a2 <_strtod_l+0x452>
 800758a:	9b05      	ldr	r3, [sp, #20]
 800758c:	1b9e      	subs	r6, r3, r6
 800758e:	4b59      	ldr	r3, [pc, #356]	; (80076f4 <_strtod_l+0x5a4>)
 8007590:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007594:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007598:	4650      	mov	r0, sl
 800759a:	4659      	mov	r1, fp
 800759c:	f7f9 f956 	bl	800084c <__aeabi_ddiv>
 80075a0:	e7d6      	b.n	8007550 <_strtod_l+0x400>
 80075a2:	9b06      	ldr	r3, [sp, #24]
 80075a4:	eba5 0808 	sub.w	r8, r5, r8
 80075a8:	4498      	add	r8, r3
 80075aa:	f1b8 0f00 	cmp.w	r8, #0
 80075ae:	dd74      	ble.n	800769a <_strtod_l+0x54a>
 80075b0:	f018 030f 	ands.w	r3, r8, #15
 80075b4:	d00a      	beq.n	80075cc <_strtod_l+0x47c>
 80075b6:	494f      	ldr	r1, [pc, #316]	; (80076f4 <_strtod_l+0x5a4>)
 80075b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80075bc:	4652      	mov	r2, sl
 80075be:	465b      	mov	r3, fp
 80075c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075c4:	f7f9 f818 	bl	80005f8 <__aeabi_dmul>
 80075c8:	4682      	mov	sl, r0
 80075ca:	468b      	mov	fp, r1
 80075cc:	f038 080f 	bics.w	r8, r8, #15
 80075d0:	d04f      	beq.n	8007672 <_strtod_l+0x522>
 80075d2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80075d6:	dd22      	ble.n	800761e <_strtod_l+0x4ce>
 80075d8:	2500      	movs	r5, #0
 80075da:	462e      	mov	r6, r5
 80075dc:	9507      	str	r5, [sp, #28]
 80075de:	9505      	str	r5, [sp, #20]
 80075e0:	2322      	movs	r3, #34	; 0x22
 80075e2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80076fc <_strtod_l+0x5ac>
 80075e6:	6023      	str	r3, [r4, #0]
 80075e8:	f04f 0a00 	mov.w	sl, #0
 80075ec:	9b07      	ldr	r3, [sp, #28]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f43f adf2 	beq.w	80071d8 <_strtod_l+0x88>
 80075f4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80075f6:	4620      	mov	r0, r4
 80075f8:	f002 f9a6 	bl	8009948 <_Bfree>
 80075fc:	9905      	ldr	r1, [sp, #20]
 80075fe:	4620      	mov	r0, r4
 8007600:	f002 f9a2 	bl	8009948 <_Bfree>
 8007604:	4631      	mov	r1, r6
 8007606:	4620      	mov	r0, r4
 8007608:	f002 f99e 	bl	8009948 <_Bfree>
 800760c:	9907      	ldr	r1, [sp, #28]
 800760e:	4620      	mov	r0, r4
 8007610:	f002 f99a 	bl	8009948 <_Bfree>
 8007614:	4629      	mov	r1, r5
 8007616:	4620      	mov	r0, r4
 8007618:	f002 f996 	bl	8009948 <_Bfree>
 800761c:	e5dc      	b.n	80071d8 <_strtod_l+0x88>
 800761e:	4b36      	ldr	r3, [pc, #216]	; (80076f8 <_strtod_l+0x5a8>)
 8007620:	9304      	str	r3, [sp, #16]
 8007622:	2300      	movs	r3, #0
 8007624:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007628:	4650      	mov	r0, sl
 800762a:	4659      	mov	r1, fp
 800762c:	4699      	mov	r9, r3
 800762e:	f1b8 0f01 	cmp.w	r8, #1
 8007632:	dc21      	bgt.n	8007678 <_strtod_l+0x528>
 8007634:	b10b      	cbz	r3, 800763a <_strtod_l+0x4ea>
 8007636:	4682      	mov	sl, r0
 8007638:	468b      	mov	fp, r1
 800763a:	4b2f      	ldr	r3, [pc, #188]	; (80076f8 <_strtod_l+0x5a8>)
 800763c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007640:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007644:	4652      	mov	r2, sl
 8007646:	465b      	mov	r3, fp
 8007648:	e9d9 0100 	ldrd	r0, r1, [r9]
 800764c:	f7f8 ffd4 	bl	80005f8 <__aeabi_dmul>
 8007650:	4b2a      	ldr	r3, [pc, #168]	; (80076fc <_strtod_l+0x5ac>)
 8007652:	460a      	mov	r2, r1
 8007654:	400b      	ands	r3, r1
 8007656:	492a      	ldr	r1, [pc, #168]	; (8007700 <_strtod_l+0x5b0>)
 8007658:	428b      	cmp	r3, r1
 800765a:	4682      	mov	sl, r0
 800765c:	d8bc      	bhi.n	80075d8 <_strtod_l+0x488>
 800765e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007662:	428b      	cmp	r3, r1
 8007664:	bf86      	itte	hi
 8007666:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8007704 <_strtod_l+0x5b4>
 800766a:	f04f 3aff 	movhi.w	sl, #4294967295
 800766e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007672:	2300      	movs	r3, #0
 8007674:	9304      	str	r3, [sp, #16]
 8007676:	e084      	b.n	8007782 <_strtod_l+0x632>
 8007678:	f018 0f01 	tst.w	r8, #1
 800767c:	d005      	beq.n	800768a <_strtod_l+0x53a>
 800767e:	9b04      	ldr	r3, [sp, #16]
 8007680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007684:	f7f8 ffb8 	bl	80005f8 <__aeabi_dmul>
 8007688:	2301      	movs	r3, #1
 800768a:	9a04      	ldr	r2, [sp, #16]
 800768c:	3208      	adds	r2, #8
 800768e:	f109 0901 	add.w	r9, r9, #1
 8007692:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007696:	9204      	str	r2, [sp, #16]
 8007698:	e7c9      	b.n	800762e <_strtod_l+0x4de>
 800769a:	d0ea      	beq.n	8007672 <_strtod_l+0x522>
 800769c:	f1c8 0800 	rsb	r8, r8, #0
 80076a0:	f018 020f 	ands.w	r2, r8, #15
 80076a4:	d00a      	beq.n	80076bc <_strtod_l+0x56c>
 80076a6:	4b13      	ldr	r3, [pc, #76]	; (80076f4 <_strtod_l+0x5a4>)
 80076a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076ac:	4650      	mov	r0, sl
 80076ae:	4659      	mov	r1, fp
 80076b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b4:	f7f9 f8ca 	bl	800084c <__aeabi_ddiv>
 80076b8:	4682      	mov	sl, r0
 80076ba:	468b      	mov	fp, r1
 80076bc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80076c0:	d0d7      	beq.n	8007672 <_strtod_l+0x522>
 80076c2:	f1b8 0f1f 	cmp.w	r8, #31
 80076c6:	dd1f      	ble.n	8007708 <_strtod_l+0x5b8>
 80076c8:	2500      	movs	r5, #0
 80076ca:	462e      	mov	r6, r5
 80076cc:	9507      	str	r5, [sp, #28]
 80076ce:	9505      	str	r5, [sp, #20]
 80076d0:	2322      	movs	r3, #34	; 0x22
 80076d2:	f04f 0a00 	mov.w	sl, #0
 80076d6:	f04f 0b00 	mov.w	fp, #0
 80076da:	6023      	str	r3, [r4, #0]
 80076dc:	e786      	b.n	80075ec <_strtod_l+0x49c>
 80076de:	bf00      	nop
 80076e0:	0800ba0d 	.word	0x0800ba0d
 80076e4:	0800ba4c 	.word	0x0800ba4c
 80076e8:	0800ba05 	.word	0x0800ba05
 80076ec:	0800bb8c 	.word	0x0800bb8c
 80076f0:	0800b7bf 	.word	0x0800b7bf
 80076f4:	0800bd80 	.word	0x0800bd80
 80076f8:	0800bd58 	.word	0x0800bd58
 80076fc:	7ff00000 	.word	0x7ff00000
 8007700:	7ca00000 	.word	0x7ca00000
 8007704:	7fefffff 	.word	0x7fefffff
 8007708:	f018 0310 	ands.w	r3, r8, #16
 800770c:	bf18      	it	ne
 800770e:	236a      	movne	r3, #106	; 0x6a
 8007710:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007ac0 <_strtod_l+0x970>
 8007714:	9304      	str	r3, [sp, #16]
 8007716:	4650      	mov	r0, sl
 8007718:	4659      	mov	r1, fp
 800771a:	2300      	movs	r3, #0
 800771c:	f018 0f01 	tst.w	r8, #1
 8007720:	d004      	beq.n	800772c <_strtod_l+0x5dc>
 8007722:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007726:	f7f8 ff67 	bl	80005f8 <__aeabi_dmul>
 800772a:	2301      	movs	r3, #1
 800772c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007730:	f109 0908 	add.w	r9, r9, #8
 8007734:	d1f2      	bne.n	800771c <_strtod_l+0x5cc>
 8007736:	b10b      	cbz	r3, 800773c <_strtod_l+0x5ec>
 8007738:	4682      	mov	sl, r0
 800773a:	468b      	mov	fp, r1
 800773c:	9b04      	ldr	r3, [sp, #16]
 800773e:	b1c3      	cbz	r3, 8007772 <_strtod_l+0x622>
 8007740:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007744:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007748:	2b00      	cmp	r3, #0
 800774a:	4659      	mov	r1, fp
 800774c:	dd11      	ble.n	8007772 <_strtod_l+0x622>
 800774e:	2b1f      	cmp	r3, #31
 8007750:	f340 8124 	ble.w	800799c <_strtod_l+0x84c>
 8007754:	2b34      	cmp	r3, #52	; 0x34
 8007756:	bfde      	ittt	le
 8007758:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800775c:	f04f 33ff 	movle.w	r3, #4294967295
 8007760:	fa03 f202 	lslle.w	r2, r3, r2
 8007764:	f04f 0a00 	mov.w	sl, #0
 8007768:	bfcc      	ite	gt
 800776a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800776e:	ea02 0b01 	andle.w	fp, r2, r1
 8007772:	2200      	movs	r2, #0
 8007774:	2300      	movs	r3, #0
 8007776:	4650      	mov	r0, sl
 8007778:	4659      	mov	r1, fp
 800777a:	f7f9 f9a5 	bl	8000ac8 <__aeabi_dcmpeq>
 800777e:	2800      	cmp	r0, #0
 8007780:	d1a2      	bne.n	80076c8 <_strtod_l+0x578>
 8007782:	9b07      	ldr	r3, [sp, #28]
 8007784:	9300      	str	r3, [sp, #0]
 8007786:	9908      	ldr	r1, [sp, #32]
 8007788:	462b      	mov	r3, r5
 800778a:	463a      	mov	r2, r7
 800778c:	4620      	mov	r0, r4
 800778e:	f002 f943 	bl	8009a18 <__s2b>
 8007792:	9007      	str	r0, [sp, #28]
 8007794:	2800      	cmp	r0, #0
 8007796:	f43f af1f 	beq.w	80075d8 <_strtod_l+0x488>
 800779a:	9b05      	ldr	r3, [sp, #20]
 800779c:	1b9e      	subs	r6, r3, r6
 800779e:	9b06      	ldr	r3, [sp, #24]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	bfb4      	ite	lt
 80077a4:	4633      	movlt	r3, r6
 80077a6:	2300      	movge	r3, #0
 80077a8:	930c      	str	r3, [sp, #48]	; 0x30
 80077aa:	9b06      	ldr	r3, [sp, #24]
 80077ac:	2500      	movs	r5, #0
 80077ae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80077b2:	9312      	str	r3, [sp, #72]	; 0x48
 80077b4:	462e      	mov	r6, r5
 80077b6:	9b07      	ldr	r3, [sp, #28]
 80077b8:	4620      	mov	r0, r4
 80077ba:	6859      	ldr	r1, [r3, #4]
 80077bc:	f002 f884 	bl	80098c8 <_Balloc>
 80077c0:	9005      	str	r0, [sp, #20]
 80077c2:	2800      	cmp	r0, #0
 80077c4:	f43f af0c 	beq.w	80075e0 <_strtod_l+0x490>
 80077c8:	9b07      	ldr	r3, [sp, #28]
 80077ca:	691a      	ldr	r2, [r3, #16]
 80077cc:	3202      	adds	r2, #2
 80077ce:	f103 010c 	add.w	r1, r3, #12
 80077d2:	0092      	lsls	r2, r2, #2
 80077d4:	300c      	adds	r0, #12
 80077d6:	f002 f869 	bl	80098ac <memcpy>
 80077da:	ec4b ab10 	vmov	d0, sl, fp
 80077de:	aa1a      	add	r2, sp, #104	; 0x68
 80077e0:	a919      	add	r1, sp, #100	; 0x64
 80077e2:	4620      	mov	r0, r4
 80077e4:	f002 fc5e 	bl	800a0a4 <__d2b>
 80077e8:	ec4b ab18 	vmov	d8, sl, fp
 80077ec:	9018      	str	r0, [sp, #96]	; 0x60
 80077ee:	2800      	cmp	r0, #0
 80077f0:	f43f aef6 	beq.w	80075e0 <_strtod_l+0x490>
 80077f4:	2101      	movs	r1, #1
 80077f6:	4620      	mov	r0, r4
 80077f8:	f002 f9a8 	bl	8009b4c <__i2b>
 80077fc:	4606      	mov	r6, r0
 80077fe:	2800      	cmp	r0, #0
 8007800:	f43f aeee 	beq.w	80075e0 <_strtod_l+0x490>
 8007804:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007806:	9904      	ldr	r1, [sp, #16]
 8007808:	2b00      	cmp	r3, #0
 800780a:	bfab      	itete	ge
 800780c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800780e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007810:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007812:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8007816:	bfac      	ite	ge
 8007818:	eb03 0902 	addge.w	r9, r3, r2
 800781c:	1ad7      	sublt	r7, r2, r3
 800781e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007820:	eba3 0801 	sub.w	r8, r3, r1
 8007824:	4490      	add	r8, r2
 8007826:	4ba1      	ldr	r3, [pc, #644]	; (8007aac <_strtod_l+0x95c>)
 8007828:	f108 38ff 	add.w	r8, r8, #4294967295
 800782c:	4598      	cmp	r8, r3
 800782e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007832:	f280 80c7 	bge.w	80079c4 <_strtod_l+0x874>
 8007836:	eba3 0308 	sub.w	r3, r3, r8
 800783a:	2b1f      	cmp	r3, #31
 800783c:	eba2 0203 	sub.w	r2, r2, r3
 8007840:	f04f 0101 	mov.w	r1, #1
 8007844:	f300 80b1 	bgt.w	80079aa <_strtod_l+0x85a>
 8007848:	fa01 f303 	lsl.w	r3, r1, r3
 800784c:	930d      	str	r3, [sp, #52]	; 0x34
 800784e:	2300      	movs	r3, #0
 8007850:	9308      	str	r3, [sp, #32]
 8007852:	eb09 0802 	add.w	r8, r9, r2
 8007856:	9b04      	ldr	r3, [sp, #16]
 8007858:	45c1      	cmp	r9, r8
 800785a:	4417      	add	r7, r2
 800785c:	441f      	add	r7, r3
 800785e:	464b      	mov	r3, r9
 8007860:	bfa8      	it	ge
 8007862:	4643      	movge	r3, r8
 8007864:	42bb      	cmp	r3, r7
 8007866:	bfa8      	it	ge
 8007868:	463b      	movge	r3, r7
 800786a:	2b00      	cmp	r3, #0
 800786c:	bfc2      	ittt	gt
 800786e:	eba8 0803 	subgt.w	r8, r8, r3
 8007872:	1aff      	subgt	r7, r7, r3
 8007874:	eba9 0903 	subgt.w	r9, r9, r3
 8007878:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800787a:	2b00      	cmp	r3, #0
 800787c:	dd17      	ble.n	80078ae <_strtod_l+0x75e>
 800787e:	4631      	mov	r1, r6
 8007880:	461a      	mov	r2, r3
 8007882:	4620      	mov	r0, r4
 8007884:	f002 fa22 	bl	8009ccc <__pow5mult>
 8007888:	4606      	mov	r6, r0
 800788a:	2800      	cmp	r0, #0
 800788c:	f43f aea8 	beq.w	80075e0 <_strtod_l+0x490>
 8007890:	4601      	mov	r1, r0
 8007892:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007894:	4620      	mov	r0, r4
 8007896:	f002 f96f 	bl	8009b78 <__multiply>
 800789a:	900b      	str	r0, [sp, #44]	; 0x2c
 800789c:	2800      	cmp	r0, #0
 800789e:	f43f ae9f 	beq.w	80075e0 <_strtod_l+0x490>
 80078a2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80078a4:	4620      	mov	r0, r4
 80078a6:	f002 f84f 	bl	8009948 <_Bfree>
 80078aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078ac:	9318      	str	r3, [sp, #96]	; 0x60
 80078ae:	f1b8 0f00 	cmp.w	r8, #0
 80078b2:	f300 808c 	bgt.w	80079ce <_strtod_l+0x87e>
 80078b6:	9b06      	ldr	r3, [sp, #24]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	dd08      	ble.n	80078ce <_strtod_l+0x77e>
 80078bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80078be:	9905      	ldr	r1, [sp, #20]
 80078c0:	4620      	mov	r0, r4
 80078c2:	f002 fa03 	bl	8009ccc <__pow5mult>
 80078c6:	9005      	str	r0, [sp, #20]
 80078c8:	2800      	cmp	r0, #0
 80078ca:	f43f ae89 	beq.w	80075e0 <_strtod_l+0x490>
 80078ce:	2f00      	cmp	r7, #0
 80078d0:	dd08      	ble.n	80078e4 <_strtod_l+0x794>
 80078d2:	9905      	ldr	r1, [sp, #20]
 80078d4:	463a      	mov	r2, r7
 80078d6:	4620      	mov	r0, r4
 80078d8:	f002 fa52 	bl	8009d80 <__lshift>
 80078dc:	9005      	str	r0, [sp, #20]
 80078de:	2800      	cmp	r0, #0
 80078e0:	f43f ae7e 	beq.w	80075e0 <_strtod_l+0x490>
 80078e4:	f1b9 0f00 	cmp.w	r9, #0
 80078e8:	dd08      	ble.n	80078fc <_strtod_l+0x7ac>
 80078ea:	4631      	mov	r1, r6
 80078ec:	464a      	mov	r2, r9
 80078ee:	4620      	mov	r0, r4
 80078f0:	f002 fa46 	bl	8009d80 <__lshift>
 80078f4:	4606      	mov	r6, r0
 80078f6:	2800      	cmp	r0, #0
 80078f8:	f43f ae72 	beq.w	80075e0 <_strtod_l+0x490>
 80078fc:	9a05      	ldr	r2, [sp, #20]
 80078fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007900:	4620      	mov	r0, r4
 8007902:	f002 fac9 	bl	8009e98 <__mdiff>
 8007906:	4605      	mov	r5, r0
 8007908:	2800      	cmp	r0, #0
 800790a:	f43f ae69 	beq.w	80075e0 <_strtod_l+0x490>
 800790e:	68c3      	ldr	r3, [r0, #12]
 8007910:	930b      	str	r3, [sp, #44]	; 0x2c
 8007912:	2300      	movs	r3, #0
 8007914:	60c3      	str	r3, [r0, #12]
 8007916:	4631      	mov	r1, r6
 8007918:	f002 faa2 	bl	8009e60 <__mcmp>
 800791c:	2800      	cmp	r0, #0
 800791e:	da60      	bge.n	80079e2 <_strtod_l+0x892>
 8007920:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007922:	ea53 030a 	orrs.w	r3, r3, sl
 8007926:	f040 8082 	bne.w	8007a2e <_strtod_l+0x8de>
 800792a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800792e:	2b00      	cmp	r3, #0
 8007930:	d17d      	bne.n	8007a2e <_strtod_l+0x8de>
 8007932:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007936:	0d1b      	lsrs	r3, r3, #20
 8007938:	051b      	lsls	r3, r3, #20
 800793a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800793e:	d976      	bls.n	8007a2e <_strtod_l+0x8de>
 8007940:	696b      	ldr	r3, [r5, #20]
 8007942:	b913      	cbnz	r3, 800794a <_strtod_l+0x7fa>
 8007944:	692b      	ldr	r3, [r5, #16]
 8007946:	2b01      	cmp	r3, #1
 8007948:	dd71      	ble.n	8007a2e <_strtod_l+0x8de>
 800794a:	4629      	mov	r1, r5
 800794c:	2201      	movs	r2, #1
 800794e:	4620      	mov	r0, r4
 8007950:	f002 fa16 	bl	8009d80 <__lshift>
 8007954:	4631      	mov	r1, r6
 8007956:	4605      	mov	r5, r0
 8007958:	f002 fa82 	bl	8009e60 <__mcmp>
 800795c:	2800      	cmp	r0, #0
 800795e:	dd66      	ble.n	8007a2e <_strtod_l+0x8de>
 8007960:	9904      	ldr	r1, [sp, #16]
 8007962:	4a53      	ldr	r2, [pc, #332]	; (8007ab0 <_strtod_l+0x960>)
 8007964:	465b      	mov	r3, fp
 8007966:	2900      	cmp	r1, #0
 8007968:	f000 8081 	beq.w	8007a6e <_strtod_l+0x91e>
 800796c:	ea02 010b 	and.w	r1, r2, fp
 8007970:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007974:	dc7b      	bgt.n	8007a6e <_strtod_l+0x91e>
 8007976:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800797a:	f77f aea9 	ble.w	80076d0 <_strtod_l+0x580>
 800797e:	4b4d      	ldr	r3, [pc, #308]	; (8007ab4 <_strtod_l+0x964>)
 8007980:	4650      	mov	r0, sl
 8007982:	4659      	mov	r1, fp
 8007984:	2200      	movs	r2, #0
 8007986:	f7f8 fe37 	bl	80005f8 <__aeabi_dmul>
 800798a:	460b      	mov	r3, r1
 800798c:	4303      	orrs	r3, r0
 800798e:	bf08      	it	eq
 8007990:	2322      	moveq	r3, #34	; 0x22
 8007992:	4682      	mov	sl, r0
 8007994:	468b      	mov	fp, r1
 8007996:	bf08      	it	eq
 8007998:	6023      	streq	r3, [r4, #0]
 800799a:	e62b      	b.n	80075f4 <_strtod_l+0x4a4>
 800799c:	f04f 32ff 	mov.w	r2, #4294967295
 80079a0:	fa02 f303 	lsl.w	r3, r2, r3
 80079a4:	ea03 0a0a 	and.w	sl, r3, sl
 80079a8:	e6e3      	b.n	8007772 <_strtod_l+0x622>
 80079aa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80079ae:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80079b2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80079b6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80079ba:	fa01 f308 	lsl.w	r3, r1, r8
 80079be:	9308      	str	r3, [sp, #32]
 80079c0:	910d      	str	r1, [sp, #52]	; 0x34
 80079c2:	e746      	b.n	8007852 <_strtod_l+0x702>
 80079c4:	2300      	movs	r3, #0
 80079c6:	9308      	str	r3, [sp, #32]
 80079c8:	2301      	movs	r3, #1
 80079ca:	930d      	str	r3, [sp, #52]	; 0x34
 80079cc:	e741      	b.n	8007852 <_strtod_l+0x702>
 80079ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 80079d0:	4642      	mov	r2, r8
 80079d2:	4620      	mov	r0, r4
 80079d4:	f002 f9d4 	bl	8009d80 <__lshift>
 80079d8:	9018      	str	r0, [sp, #96]	; 0x60
 80079da:	2800      	cmp	r0, #0
 80079dc:	f47f af6b 	bne.w	80078b6 <_strtod_l+0x766>
 80079e0:	e5fe      	b.n	80075e0 <_strtod_l+0x490>
 80079e2:	465f      	mov	r7, fp
 80079e4:	d16e      	bne.n	8007ac4 <_strtod_l+0x974>
 80079e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80079ec:	b342      	cbz	r2, 8007a40 <_strtod_l+0x8f0>
 80079ee:	4a32      	ldr	r2, [pc, #200]	; (8007ab8 <_strtod_l+0x968>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d128      	bne.n	8007a46 <_strtod_l+0x8f6>
 80079f4:	9b04      	ldr	r3, [sp, #16]
 80079f6:	4651      	mov	r1, sl
 80079f8:	b1eb      	cbz	r3, 8007a36 <_strtod_l+0x8e6>
 80079fa:	4b2d      	ldr	r3, [pc, #180]	; (8007ab0 <_strtod_l+0x960>)
 80079fc:	403b      	ands	r3, r7
 80079fe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a02:	f04f 32ff 	mov.w	r2, #4294967295
 8007a06:	d819      	bhi.n	8007a3c <_strtod_l+0x8ec>
 8007a08:	0d1b      	lsrs	r3, r3, #20
 8007a0a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007a12:	4299      	cmp	r1, r3
 8007a14:	d117      	bne.n	8007a46 <_strtod_l+0x8f6>
 8007a16:	4b29      	ldr	r3, [pc, #164]	; (8007abc <_strtod_l+0x96c>)
 8007a18:	429f      	cmp	r7, r3
 8007a1a:	d102      	bne.n	8007a22 <_strtod_l+0x8d2>
 8007a1c:	3101      	adds	r1, #1
 8007a1e:	f43f addf 	beq.w	80075e0 <_strtod_l+0x490>
 8007a22:	4b23      	ldr	r3, [pc, #140]	; (8007ab0 <_strtod_l+0x960>)
 8007a24:	403b      	ands	r3, r7
 8007a26:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007a2a:	f04f 0a00 	mov.w	sl, #0
 8007a2e:	9b04      	ldr	r3, [sp, #16]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1a4      	bne.n	800797e <_strtod_l+0x82e>
 8007a34:	e5de      	b.n	80075f4 <_strtod_l+0x4a4>
 8007a36:	f04f 33ff 	mov.w	r3, #4294967295
 8007a3a:	e7ea      	b.n	8007a12 <_strtod_l+0x8c2>
 8007a3c:	4613      	mov	r3, r2
 8007a3e:	e7e8      	b.n	8007a12 <_strtod_l+0x8c2>
 8007a40:	ea53 030a 	orrs.w	r3, r3, sl
 8007a44:	d08c      	beq.n	8007960 <_strtod_l+0x810>
 8007a46:	9b08      	ldr	r3, [sp, #32]
 8007a48:	b1db      	cbz	r3, 8007a82 <_strtod_l+0x932>
 8007a4a:	423b      	tst	r3, r7
 8007a4c:	d0ef      	beq.n	8007a2e <_strtod_l+0x8de>
 8007a4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a50:	9a04      	ldr	r2, [sp, #16]
 8007a52:	4650      	mov	r0, sl
 8007a54:	4659      	mov	r1, fp
 8007a56:	b1c3      	cbz	r3, 8007a8a <_strtod_l+0x93a>
 8007a58:	f7ff fb5b 	bl	8007112 <sulp>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	460b      	mov	r3, r1
 8007a60:	ec51 0b18 	vmov	r0, r1, d8
 8007a64:	f7f8 fc12 	bl	800028c <__adddf3>
 8007a68:	4682      	mov	sl, r0
 8007a6a:	468b      	mov	fp, r1
 8007a6c:	e7df      	b.n	8007a2e <_strtod_l+0x8de>
 8007a6e:	4013      	ands	r3, r2
 8007a70:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007a74:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007a78:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007a7c:	f04f 3aff 	mov.w	sl, #4294967295
 8007a80:	e7d5      	b.n	8007a2e <_strtod_l+0x8de>
 8007a82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a84:	ea13 0f0a 	tst.w	r3, sl
 8007a88:	e7e0      	b.n	8007a4c <_strtod_l+0x8fc>
 8007a8a:	f7ff fb42 	bl	8007112 <sulp>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	460b      	mov	r3, r1
 8007a92:	ec51 0b18 	vmov	r0, r1, d8
 8007a96:	f7f8 fbf7 	bl	8000288 <__aeabi_dsub>
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	4682      	mov	sl, r0
 8007aa0:	468b      	mov	fp, r1
 8007aa2:	f7f9 f811 	bl	8000ac8 <__aeabi_dcmpeq>
 8007aa6:	2800      	cmp	r0, #0
 8007aa8:	d0c1      	beq.n	8007a2e <_strtod_l+0x8de>
 8007aaa:	e611      	b.n	80076d0 <_strtod_l+0x580>
 8007aac:	fffffc02 	.word	0xfffffc02
 8007ab0:	7ff00000 	.word	0x7ff00000
 8007ab4:	39500000 	.word	0x39500000
 8007ab8:	000fffff 	.word	0x000fffff
 8007abc:	7fefffff 	.word	0x7fefffff
 8007ac0:	0800ba60 	.word	0x0800ba60
 8007ac4:	4631      	mov	r1, r6
 8007ac6:	4628      	mov	r0, r5
 8007ac8:	f002 fb48 	bl	800a15c <__ratio>
 8007acc:	ec59 8b10 	vmov	r8, r9, d0
 8007ad0:	ee10 0a10 	vmov	r0, s0
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007ada:	4649      	mov	r1, r9
 8007adc:	f7f9 f808 	bl	8000af0 <__aeabi_dcmple>
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	d07a      	beq.n	8007bda <_strtod_l+0xa8a>
 8007ae4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d04a      	beq.n	8007b80 <_strtod_l+0xa30>
 8007aea:	4b95      	ldr	r3, [pc, #596]	; (8007d40 <_strtod_l+0xbf0>)
 8007aec:	2200      	movs	r2, #0
 8007aee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007af2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007d40 <_strtod_l+0xbf0>
 8007af6:	f04f 0800 	mov.w	r8, #0
 8007afa:	4b92      	ldr	r3, [pc, #584]	; (8007d44 <_strtod_l+0xbf4>)
 8007afc:	403b      	ands	r3, r7
 8007afe:	930d      	str	r3, [sp, #52]	; 0x34
 8007b00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b02:	4b91      	ldr	r3, [pc, #580]	; (8007d48 <_strtod_l+0xbf8>)
 8007b04:	429a      	cmp	r2, r3
 8007b06:	f040 80b0 	bne.w	8007c6a <_strtod_l+0xb1a>
 8007b0a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007b0e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007b12:	ec4b ab10 	vmov	d0, sl, fp
 8007b16:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007b1a:	f002 fa47 	bl	8009fac <__ulp>
 8007b1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007b22:	ec53 2b10 	vmov	r2, r3, d0
 8007b26:	f7f8 fd67 	bl	80005f8 <__aeabi_dmul>
 8007b2a:	4652      	mov	r2, sl
 8007b2c:	465b      	mov	r3, fp
 8007b2e:	f7f8 fbad 	bl	800028c <__adddf3>
 8007b32:	460b      	mov	r3, r1
 8007b34:	4983      	ldr	r1, [pc, #524]	; (8007d44 <_strtod_l+0xbf4>)
 8007b36:	4a85      	ldr	r2, [pc, #532]	; (8007d4c <_strtod_l+0xbfc>)
 8007b38:	4019      	ands	r1, r3
 8007b3a:	4291      	cmp	r1, r2
 8007b3c:	4682      	mov	sl, r0
 8007b3e:	d960      	bls.n	8007c02 <_strtod_l+0xab2>
 8007b40:	ee18 3a90 	vmov	r3, s17
 8007b44:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d104      	bne.n	8007b56 <_strtod_l+0xa06>
 8007b4c:	ee18 3a10 	vmov	r3, s16
 8007b50:	3301      	adds	r3, #1
 8007b52:	f43f ad45 	beq.w	80075e0 <_strtod_l+0x490>
 8007b56:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007d58 <_strtod_l+0xc08>
 8007b5a:	f04f 3aff 	mov.w	sl, #4294967295
 8007b5e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007b60:	4620      	mov	r0, r4
 8007b62:	f001 fef1 	bl	8009948 <_Bfree>
 8007b66:	9905      	ldr	r1, [sp, #20]
 8007b68:	4620      	mov	r0, r4
 8007b6a:	f001 feed 	bl	8009948 <_Bfree>
 8007b6e:	4631      	mov	r1, r6
 8007b70:	4620      	mov	r0, r4
 8007b72:	f001 fee9 	bl	8009948 <_Bfree>
 8007b76:	4629      	mov	r1, r5
 8007b78:	4620      	mov	r0, r4
 8007b7a:	f001 fee5 	bl	8009948 <_Bfree>
 8007b7e:	e61a      	b.n	80077b6 <_strtod_l+0x666>
 8007b80:	f1ba 0f00 	cmp.w	sl, #0
 8007b84:	d11b      	bne.n	8007bbe <_strtod_l+0xa6e>
 8007b86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b8a:	b9f3      	cbnz	r3, 8007bca <_strtod_l+0xa7a>
 8007b8c:	4b6c      	ldr	r3, [pc, #432]	; (8007d40 <_strtod_l+0xbf0>)
 8007b8e:	2200      	movs	r2, #0
 8007b90:	4640      	mov	r0, r8
 8007b92:	4649      	mov	r1, r9
 8007b94:	f7f8 ffa2 	bl	8000adc <__aeabi_dcmplt>
 8007b98:	b9d0      	cbnz	r0, 8007bd0 <_strtod_l+0xa80>
 8007b9a:	4640      	mov	r0, r8
 8007b9c:	4649      	mov	r1, r9
 8007b9e:	4b6c      	ldr	r3, [pc, #432]	; (8007d50 <_strtod_l+0xc00>)
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f7f8 fd29 	bl	80005f8 <__aeabi_dmul>
 8007ba6:	4680      	mov	r8, r0
 8007ba8:	4689      	mov	r9, r1
 8007baa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007bae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007bb2:	9315      	str	r3, [sp, #84]	; 0x54
 8007bb4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007bb8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007bbc:	e79d      	b.n	8007afa <_strtod_l+0x9aa>
 8007bbe:	f1ba 0f01 	cmp.w	sl, #1
 8007bc2:	d102      	bne.n	8007bca <_strtod_l+0xa7a>
 8007bc4:	2f00      	cmp	r7, #0
 8007bc6:	f43f ad83 	beq.w	80076d0 <_strtod_l+0x580>
 8007bca:	4b62      	ldr	r3, [pc, #392]	; (8007d54 <_strtod_l+0xc04>)
 8007bcc:	2200      	movs	r2, #0
 8007bce:	e78e      	b.n	8007aee <_strtod_l+0x99e>
 8007bd0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007d50 <_strtod_l+0xc00>
 8007bd4:	f04f 0800 	mov.w	r8, #0
 8007bd8:	e7e7      	b.n	8007baa <_strtod_l+0xa5a>
 8007bda:	4b5d      	ldr	r3, [pc, #372]	; (8007d50 <_strtod_l+0xc00>)
 8007bdc:	4640      	mov	r0, r8
 8007bde:	4649      	mov	r1, r9
 8007be0:	2200      	movs	r2, #0
 8007be2:	f7f8 fd09 	bl	80005f8 <__aeabi_dmul>
 8007be6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007be8:	4680      	mov	r8, r0
 8007bea:	4689      	mov	r9, r1
 8007bec:	b933      	cbnz	r3, 8007bfc <_strtod_l+0xaac>
 8007bee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007bf2:	900e      	str	r0, [sp, #56]	; 0x38
 8007bf4:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bf6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007bfa:	e7dd      	b.n	8007bb8 <_strtod_l+0xa68>
 8007bfc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007c00:	e7f9      	b.n	8007bf6 <_strtod_l+0xaa6>
 8007c02:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007c06:	9b04      	ldr	r3, [sp, #16]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d1a8      	bne.n	8007b5e <_strtod_l+0xa0e>
 8007c0c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007c10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c12:	0d1b      	lsrs	r3, r3, #20
 8007c14:	051b      	lsls	r3, r3, #20
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d1a1      	bne.n	8007b5e <_strtod_l+0xa0e>
 8007c1a:	4640      	mov	r0, r8
 8007c1c:	4649      	mov	r1, r9
 8007c1e:	f7f9 f84b 	bl	8000cb8 <__aeabi_d2lz>
 8007c22:	f7f8 fcbb 	bl	800059c <__aeabi_l2d>
 8007c26:	4602      	mov	r2, r0
 8007c28:	460b      	mov	r3, r1
 8007c2a:	4640      	mov	r0, r8
 8007c2c:	4649      	mov	r1, r9
 8007c2e:	f7f8 fb2b 	bl	8000288 <__aeabi_dsub>
 8007c32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007c34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007c38:	ea43 030a 	orr.w	r3, r3, sl
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	4680      	mov	r8, r0
 8007c40:	4689      	mov	r9, r1
 8007c42:	d055      	beq.n	8007cf0 <_strtod_l+0xba0>
 8007c44:	a336      	add	r3, pc, #216	; (adr r3, 8007d20 <_strtod_l+0xbd0>)
 8007c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c4a:	f7f8 ff47 	bl	8000adc <__aeabi_dcmplt>
 8007c4e:	2800      	cmp	r0, #0
 8007c50:	f47f acd0 	bne.w	80075f4 <_strtod_l+0x4a4>
 8007c54:	a334      	add	r3, pc, #208	; (adr r3, 8007d28 <_strtod_l+0xbd8>)
 8007c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5a:	4640      	mov	r0, r8
 8007c5c:	4649      	mov	r1, r9
 8007c5e:	f7f8 ff5b 	bl	8000b18 <__aeabi_dcmpgt>
 8007c62:	2800      	cmp	r0, #0
 8007c64:	f43f af7b 	beq.w	8007b5e <_strtod_l+0xa0e>
 8007c68:	e4c4      	b.n	80075f4 <_strtod_l+0x4a4>
 8007c6a:	9b04      	ldr	r3, [sp, #16]
 8007c6c:	b333      	cbz	r3, 8007cbc <_strtod_l+0xb6c>
 8007c6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c70:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007c74:	d822      	bhi.n	8007cbc <_strtod_l+0xb6c>
 8007c76:	a32e      	add	r3, pc, #184	; (adr r3, 8007d30 <_strtod_l+0xbe0>)
 8007c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7c:	4640      	mov	r0, r8
 8007c7e:	4649      	mov	r1, r9
 8007c80:	f7f8 ff36 	bl	8000af0 <__aeabi_dcmple>
 8007c84:	b1a0      	cbz	r0, 8007cb0 <_strtod_l+0xb60>
 8007c86:	4649      	mov	r1, r9
 8007c88:	4640      	mov	r0, r8
 8007c8a:	f7f8 ff8d 	bl	8000ba8 <__aeabi_d2uiz>
 8007c8e:	2801      	cmp	r0, #1
 8007c90:	bf38      	it	cc
 8007c92:	2001      	movcc	r0, #1
 8007c94:	f7f8 fc36 	bl	8000504 <__aeabi_ui2d>
 8007c98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c9a:	4680      	mov	r8, r0
 8007c9c:	4689      	mov	r9, r1
 8007c9e:	bb23      	cbnz	r3, 8007cea <_strtod_l+0xb9a>
 8007ca0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ca4:	9010      	str	r0, [sp, #64]	; 0x40
 8007ca6:	9311      	str	r3, [sp, #68]	; 0x44
 8007ca8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007cac:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cb2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007cb4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007cb8:	1a9b      	subs	r3, r3, r2
 8007cba:	9309      	str	r3, [sp, #36]	; 0x24
 8007cbc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007cc0:	eeb0 0a48 	vmov.f32	s0, s16
 8007cc4:	eef0 0a68 	vmov.f32	s1, s17
 8007cc8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007ccc:	f002 f96e 	bl	8009fac <__ulp>
 8007cd0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007cd4:	ec53 2b10 	vmov	r2, r3, d0
 8007cd8:	f7f8 fc8e 	bl	80005f8 <__aeabi_dmul>
 8007cdc:	ec53 2b18 	vmov	r2, r3, d8
 8007ce0:	f7f8 fad4 	bl	800028c <__adddf3>
 8007ce4:	4682      	mov	sl, r0
 8007ce6:	468b      	mov	fp, r1
 8007ce8:	e78d      	b.n	8007c06 <_strtod_l+0xab6>
 8007cea:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007cee:	e7db      	b.n	8007ca8 <_strtod_l+0xb58>
 8007cf0:	a311      	add	r3, pc, #68	; (adr r3, 8007d38 <_strtod_l+0xbe8>)
 8007cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf6:	f7f8 fef1 	bl	8000adc <__aeabi_dcmplt>
 8007cfa:	e7b2      	b.n	8007c62 <_strtod_l+0xb12>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	930a      	str	r3, [sp, #40]	; 0x28
 8007d00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007d02:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d04:	6013      	str	r3, [r2, #0]
 8007d06:	f7ff ba6b 	b.w	80071e0 <_strtod_l+0x90>
 8007d0a:	2a65      	cmp	r2, #101	; 0x65
 8007d0c:	f43f ab5f 	beq.w	80073ce <_strtod_l+0x27e>
 8007d10:	2a45      	cmp	r2, #69	; 0x45
 8007d12:	f43f ab5c 	beq.w	80073ce <_strtod_l+0x27e>
 8007d16:	2301      	movs	r3, #1
 8007d18:	f7ff bb94 	b.w	8007444 <_strtod_l+0x2f4>
 8007d1c:	f3af 8000 	nop.w
 8007d20:	94a03595 	.word	0x94a03595
 8007d24:	3fdfffff 	.word	0x3fdfffff
 8007d28:	35afe535 	.word	0x35afe535
 8007d2c:	3fe00000 	.word	0x3fe00000
 8007d30:	ffc00000 	.word	0xffc00000
 8007d34:	41dfffff 	.word	0x41dfffff
 8007d38:	94a03595 	.word	0x94a03595
 8007d3c:	3fcfffff 	.word	0x3fcfffff
 8007d40:	3ff00000 	.word	0x3ff00000
 8007d44:	7ff00000 	.word	0x7ff00000
 8007d48:	7fe00000 	.word	0x7fe00000
 8007d4c:	7c9fffff 	.word	0x7c9fffff
 8007d50:	3fe00000 	.word	0x3fe00000
 8007d54:	bff00000 	.word	0xbff00000
 8007d58:	7fefffff 	.word	0x7fefffff

08007d5c <_strtod_r>:
 8007d5c:	4b01      	ldr	r3, [pc, #4]	; (8007d64 <_strtod_r+0x8>)
 8007d5e:	f7ff b9f7 	b.w	8007150 <_strtod_l>
 8007d62:	bf00      	nop
 8007d64:	200000a4 	.word	0x200000a4

08007d68 <_strtol_l.constprop.0>:
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d6e:	d001      	beq.n	8007d74 <_strtol_l.constprop.0+0xc>
 8007d70:	2b24      	cmp	r3, #36	; 0x24
 8007d72:	d906      	bls.n	8007d82 <_strtol_l.constprop.0+0x1a>
 8007d74:	f7fe f9ca 	bl	800610c <__errno>
 8007d78:	2316      	movs	r3, #22
 8007d7a:	6003      	str	r3, [r0, #0]
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d82:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007e68 <_strtol_l.constprop.0+0x100>
 8007d86:	460d      	mov	r5, r1
 8007d88:	462e      	mov	r6, r5
 8007d8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d8e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007d92:	f017 0708 	ands.w	r7, r7, #8
 8007d96:	d1f7      	bne.n	8007d88 <_strtol_l.constprop.0+0x20>
 8007d98:	2c2d      	cmp	r4, #45	; 0x2d
 8007d9a:	d132      	bne.n	8007e02 <_strtol_l.constprop.0+0x9a>
 8007d9c:	782c      	ldrb	r4, [r5, #0]
 8007d9e:	2701      	movs	r7, #1
 8007da0:	1cb5      	adds	r5, r6, #2
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d05b      	beq.n	8007e5e <_strtol_l.constprop.0+0xf6>
 8007da6:	2b10      	cmp	r3, #16
 8007da8:	d109      	bne.n	8007dbe <_strtol_l.constprop.0+0x56>
 8007daa:	2c30      	cmp	r4, #48	; 0x30
 8007dac:	d107      	bne.n	8007dbe <_strtol_l.constprop.0+0x56>
 8007dae:	782c      	ldrb	r4, [r5, #0]
 8007db0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007db4:	2c58      	cmp	r4, #88	; 0x58
 8007db6:	d14d      	bne.n	8007e54 <_strtol_l.constprop.0+0xec>
 8007db8:	786c      	ldrb	r4, [r5, #1]
 8007dba:	2310      	movs	r3, #16
 8007dbc:	3502      	adds	r5, #2
 8007dbe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007dc2:	f108 38ff 	add.w	r8, r8, #4294967295
 8007dc6:	f04f 0c00 	mov.w	ip, #0
 8007dca:	fbb8 f9f3 	udiv	r9, r8, r3
 8007dce:	4666      	mov	r6, ip
 8007dd0:	fb03 8a19 	mls	sl, r3, r9, r8
 8007dd4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007dd8:	f1be 0f09 	cmp.w	lr, #9
 8007ddc:	d816      	bhi.n	8007e0c <_strtol_l.constprop.0+0xa4>
 8007dde:	4674      	mov	r4, lr
 8007de0:	42a3      	cmp	r3, r4
 8007de2:	dd24      	ble.n	8007e2e <_strtol_l.constprop.0+0xc6>
 8007de4:	f1bc 0f00 	cmp.w	ip, #0
 8007de8:	db1e      	blt.n	8007e28 <_strtol_l.constprop.0+0xc0>
 8007dea:	45b1      	cmp	r9, r6
 8007dec:	d31c      	bcc.n	8007e28 <_strtol_l.constprop.0+0xc0>
 8007dee:	d101      	bne.n	8007df4 <_strtol_l.constprop.0+0x8c>
 8007df0:	45a2      	cmp	sl, r4
 8007df2:	db19      	blt.n	8007e28 <_strtol_l.constprop.0+0xc0>
 8007df4:	fb06 4603 	mla	r6, r6, r3, r4
 8007df8:	f04f 0c01 	mov.w	ip, #1
 8007dfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e00:	e7e8      	b.n	8007dd4 <_strtol_l.constprop.0+0x6c>
 8007e02:	2c2b      	cmp	r4, #43	; 0x2b
 8007e04:	bf04      	itt	eq
 8007e06:	782c      	ldrbeq	r4, [r5, #0]
 8007e08:	1cb5      	addeq	r5, r6, #2
 8007e0a:	e7ca      	b.n	8007da2 <_strtol_l.constprop.0+0x3a>
 8007e0c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007e10:	f1be 0f19 	cmp.w	lr, #25
 8007e14:	d801      	bhi.n	8007e1a <_strtol_l.constprop.0+0xb2>
 8007e16:	3c37      	subs	r4, #55	; 0x37
 8007e18:	e7e2      	b.n	8007de0 <_strtol_l.constprop.0+0x78>
 8007e1a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007e1e:	f1be 0f19 	cmp.w	lr, #25
 8007e22:	d804      	bhi.n	8007e2e <_strtol_l.constprop.0+0xc6>
 8007e24:	3c57      	subs	r4, #87	; 0x57
 8007e26:	e7db      	b.n	8007de0 <_strtol_l.constprop.0+0x78>
 8007e28:	f04f 3cff 	mov.w	ip, #4294967295
 8007e2c:	e7e6      	b.n	8007dfc <_strtol_l.constprop.0+0x94>
 8007e2e:	f1bc 0f00 	cmp.w	ip, #0
 8007e32:	da05      	bge.n	8007e40 <_strtol_l.constprop.0+0xd8>
 8007e34:	2322      	movs	r3, #34	; 0x22
 8007e36:	6003      	str	r3, [r0, #0]
 8007e38:	4646      	mov	r6, r8
 8007e3a:	b942      	cbnz	r2, 8007e4e <_strtol_l.constprop.0+0xe6>
 8007e3c:	4630      	mov	r0, r6
 8007e3e:	e79e      	b.n	8007d7e <_strtol_l.constprop.0+0x16>
 8007e40:	b107      	cbz	r7, 8007e44 <_strtol_l.constprop.0+0xdc>
 8007e42:	4276      	negs	r6, r6
 8007e44:	2a00      	cmp	r2, #0
 8007e46:	d0f9      	beq.n	8007e3c <_strtol_l.constprop.0+0xd4>
 8007e48:	f1bc 0f00 	cmp.w	ip, #0
 8007e4c:	d000      	beq.n	8007e50 <_strtol_l.constprop.0+0xe8>
 8007e4e:	1e69      	subs	r1, r5, #1
 8007e50:	6011      	str	r1, [r2, #0]
 8007e52:	e7f3      	b.n	8007e3c <_strtol_l.constprop.0+0xd4>
 8007e54:	2430      	movs	r4, #48	; 0x30
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d1b1      	bne.n	8007dbe <_strtol_l.constprop.0+0x56>
 8007e5a:	2308      	movs	r3, #8
 8007e5c:	e7af      	b.n	8007dbe <_strtol_l.constprop.0+0x56>
 8007e5e:	2c30      	cmp	r4, #48	; 0x30
 8007e60:	d0a5      	beq.n	8007dae <_strtol_l.constprop.0+0x46>
 8007e62:	230a      	movs	r3, #10
 8007e64:	e7ab      	b.n	8007dbe <_strtol_l.constprop.0+0x56>
 8007e66:	bf00      	nop
 8007e68:	0800ba89 	.word	0x0800ba89

08007e6c <_strtol_r>:
 8007e6c:	f7ff bf7c 	b.w	8007d68 <_strtol_l.constprop.0>

08007e70 <__swbuf_r>:
 8007e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e72:	460e      	mov	r6, r1
 8007e74:	4614      	mov	r4, r2
 8007e76:	4605      	mov	r5, r0
 8007e78:	b118      	cbz	r0, 8007e82 <__swbuf_r+0x12>
 8007e7a:	6983      	ldr	r3, [r0, #24]
 8007e7c:	b90b      	cbnz	r3, 8007e82 <__swbuf_r+0x12>
 8007e7e:	f001 f86f 	bl	8008f60 <__sinit>
 8007e82:	4b21      	ldr	r3, [pc, #132]	; (8007f08 <__swbuf_r+0x98>)
 8007e84:	429c      	cmp	r4, r3
 8007e86:	d12b      	bne.n	8007ee0 <__swbuf_r+0x70>
 8007e88:	686c      	ldr	r4, [r5, #4]
 8007e8a:	69a3      	ldr	r3, [r4, #24]
 8007e8c:	60a3      	str	r3, [r4, #8]
 8007e8e:	89a3      	ldrh	r3, [r4, #12]
 8007e90:	071a      	lsls	r2, r3, #28
 8007e92:	d52f      	bpl.n	8007ef4 <__swbuf_r+0x84>
 8007e94:	6923      	ldr	r3, [r4, #16]
 8007e96:	b36b      	cbz	r3, 8007ef4 <__swbuf_r+0x84>
 8007e98:	6923      	ldr	r3, [r4, #16]
 8007e9a:	6820      	ldr	r0, [r4, #0]
 8007e9c:	1ac0      	subs	r0, r0, r3
 8007e9e:	6963      	ldr	r3, [r4, #20]
 8007ea0:	b2f6      	uxtb	r6, r6
 8007ea2:	4283      	cmp	r3, r0
 8007ea4:	4637      	mov	r7, r6
 8007ea6:	dc04      	bgt.n	8007eb2 <__swbuf_r+0x42>
 8007ea8:	4621      	mov	r1, r4
 8007eaa:	4628      	mov	r0, r5
 8007eac:	f000 ffc4 	bl	8008e38 <_fflush_r>
 8007eb0:	bb30      	cbnz	r0, 8007f00 <__swbuf_r+0x90>
 8007eb2:	68a3      	ldr	r3, [r4, #8]
 8007eb4:	3b01      	subs	r3, #1
 8007eb6:	60a3      	str	r3, [r4, #8]
 8007eb8:	6823      	ldr	r3, [r4, #0]
 8007eba:	1c5a      	adds	r2, r3, #1
 8007ebc:	6022      	str	r2, [r4, #0]
 8007ebe:	701e      	strb	r6, [r3, #0]
 8007ec0:	6963      	ldr	r3, [r4, #20]
 8007ec2:	3001      	adds	r0, #1
 8007ec4:	4283      	cmp	r3, r0
 8007ec6:	d004      	beq.n	8007ed2 <__swbuf_r+0x62>
 8007ec8:	89a3      	ldrh	r3, [r4, #12]
 8007eca:	07db      	lsls	r3, r3, #31
 8007ecc:	d506      	bpl.n	8007edc <__swbuf_r+0x6c>
 8007ece:	2e0a      	cmp	r6, #10
 8007ed0:	d104      	bne.n	8007edc <__swbuf_r+0x6c>
 8007ed2:	4621      	mov	r1, r4
 8007ed4:	4628      	mov	r0, r5
 8007ed6:	f000 ffaf 	bl	8008e38 <_fflush_r>
 8007eda:	b988      	cbnz	r0, 8007f00 <__swbuf_r+0x90>
 8007edc:	4638      	mov	r0, r7
 8007ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ee0:	4b0a      	ldr	r3, [pc, #40]	; (8007f0c <__swbuf_r+0x9c>)
 8007ee2:	429c      	cmp	r4, r3
 8007ee4:	d101      	bne.n	8007eea <__swbuf_r+0x7a>
 8007ee6:	68ac      	ldr	r4, [r5, #8]
 8007ee8:	e7cf      	b.n	8007e8a <__swbuf_r+0x1a>
 8007eea:	4b09      	ldr	r3, [pc, #36]	; (8007f10 <__swbuf_r+0xa0>)
 8007eec:	429c      	cmp	r4, r3
 8007eee:	bf08      	it	eq
 8007ef0:	68ec      	ldreq	r4, [r5, #12]
 8007ef2:	e7ca      	b.n	8007e8a <__swbuf_r+0x1a>
 8007ef4:	4621      	mov	r1, r4
 8007ef6:	4628      	mov	r0, r5
 8007ef8:	f000 f81e 	bl	8007f38 <__swsetup_r>
 8007efc:	2800      	cmp	r0, #0
 8007efe:	d0cb      	beq.n	8007e98 <__swbuf_r+0x28>
 8007f00:	f04f 37ff 	mov.w	r7, #4294967295
 8007f04:	e7ea      	b.n	8007edc <__swbuf_r+0x6c>
 8007f06:	bf00      	nop
 8007f08:	0800bc3c 	.word	0x0800bc3c
 8007f0c:	0800bc5c 	.word	0x0800bc5c
 8007f10:	0800bc1c 	.word	0x0800bc1c

08007f14 <_write_r>:
 8007f14:	b538      	push	{r3, r4, r5, lr}
 8007f16:	4d07      	ldr	r5, [pc, #28]	; (8007f34 <_write_r+0x20>)
 8007f18:	4604      	mov	r4, r0
 8007f1a:	4608      	mov	r0, r1
 8007f1c:	4611      	mov	r1, r2
 8007f1e:	2200      	movs	r2, #0
 8007f20:	602a      	str	r2, [r5, #0]
 8007f22:	461a      	mov	r2, r3
 8007f24:	f7fa fab6 	bl	8002494 <_write>
 8007f28:	1c43      	adds	r3, r0, #1
 8007f2a:	d102      	bne.n	8007f32 <_write_r+0x1e>
 8007f2c:	682b      	ldr	r3, [r5, #0]
 8007f2e:	b103      	cbz	r3, 8007f32 <_write_r+0x1e>
 8007f30:	6023      	str	r3, [r4, #0]
 8007f32:	bd38      	pop	{r3, r4, r5, pc}
 8007f34:	200008ec 	.word	0x200008ec

08007f38 <__swsetup_r>:
 8007f38:	4b32      	ldr	r3, [pc, #200]	; (8008004 <__swsetup_r+0xcc>)
 8007f3a:	b570      	push	{r4, r5, r6, lr}
 8007f3c:	681d      	ldr	r5, [r3, #0]
 8007f3e:	4606      	mov	r6, r0
 8007f40:	460c      	mov	r4, r1
 8007f42:	b125      	cbz	r5, 8007f4e <__swsetup_r+0x16>
 8007f44:	69ab      	ldr	r3, [r5, #24]
 8007f46:	b913      	cbnz	r3, 8007f4e <__swsetup_r+0x16>
 8007f48:	4628      	mov	r0, r5
 8007f4a:	f001 f809 	bl	8008f60 <__sinit>
 8007f4e:	4b2e      	ldr	r3, [pc, #184]	; (8008008 <__swsetup_r+0xd0>)
 8007f50:	429c      	cmp	r4, r3
 8007f52:	d10f      	bne.n	8007f74 <__swsetup_r+0x3c>
 8007f54:	686c      	ldr	r4, [r5, #4]
 8007f56:	89a3      	ldrh	r3, [r4, #12]
 8007f58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f5c:	0719      	lsls	r1, r3, #28
 8007f5e:	d42c      	bmi.n	8007fba <__swsetup_r+0x82>
 8007f60:	06dd      	lsls	r5, r3, #27
 8007f62:	d411      	bmi.n	8007f88 <__swsetup_r+0x50>
 8007f64:	2309      	movs	r3, #9
 8007f66:	6033      	str	r3, [r6, #0]
 8007f68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f6c:	81a3      	strh	r3, [r4, #12]
 8007f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f72:	e03e      	b.n	8007ff2 <__swsetup_r+0xba>
 8007f74:	4b25      	ldr	r3, [pc, #148]	; (800800c <__swsetup_r+0xd4>)
 8007f76:	429c      	cmp	r4, r3
 8007f78:	d101      	bne.n	8007f7e <__swsetup_r+0x46>
 8007f7a:	68ac      	ldr	r4, [r5, #8]
 8007f7c:	e7eb      	b.n	8007f56 <__swsetup_r+0x1e>
 8007f7e:	4b24      	ldr	r3, [pc, #144]	; (8008010 <__swsetup_r+0xd8>)
 8007f80:	429c      	cmp	r4, r3
 8007f82:	bf08      	it	eq
 8007f84:	68ec      	ldreq	r4, [r5, #12]
 8007f86:	e7e6      	b.n	8007f56 <__swsetup_r+0x1e>
 8007f88:	0758      	lsls	r0, r3, #29
 8007f8a:	d512      	bpl.n	8007fb2 <__swsetup_r+0x7a>
 8007f8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f8e:	b141      	cbz	r1, 8007fa2 <__swsetup_r+0x6a>
 8007f90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f94:	4299      	cmp	r1, r3
 8007f96:	d002      	beq.n	8007f9e <__swsetup_r+0x66>
 8007f98:	4630      	mov	r0, r6
 8007f9a:	f002 f96d 	bl	800a278 <_free_r>
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	6363      	str	r3, [r4, #52]	; 0x34
 8007fa2:	89a3      	ldrh	r3, [r4, #12]
 8007fa4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007fa8:	81a3      	strh	r3, [r4, #12]
 8007faa:	2300      	movs	r3, #0
 8007fac:	6063      	str	r3, [r4, #4]
 8007fae:	6923      	ldr	r3, [r4, #16]
 8007fb0:	6023      	str	r3, [r4, #0]
 8007fb2:	89a3      	ldrh	r3, [r4, #12]
 8007fb4:	f043 0308 	orr.w	r3, r3, #8
 8007fb8:	81a3      	strh	r3, [r4, #12]
 8007fba:	6923      	ldr	r3, [r4, #16]
 8007fbc:	b94b      	cbnz	r3, 8007fd2 <__swsetup_r+0x9a>
 8007fbe:	89a3      	ldrh	r3, [r4, #12]
 8007fc0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fc8:	d003      	beq.n	8007fd2 <__swsetup_r+0x9a>
 8007fca:	4621      	mov	r1, r4
 8007fcc:	4630      	mov	r0, r6
 8007fce:	f001 fc13 	bl	80097f8 <__smakebuf_r>
 8007fd2:	89a0      	ldrh	r0, [r4, #12]
 8007fd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fd8:	f010 0301 	ands.w	r3, r0, #1
 8007fdc:	d00a      	beq.n	8007ff4 <__swsetup_r+0xbc>
 8007fde:	2300      	movs	r3, #0
 8007fe0:	60a3      	str	r3, [r4, #8]
 8007fe2:	6963      	ldr	r3, [r4, #20]
 8007fe4:	425b      	negs	r3, r3
 8007fe6:	61a3      	str	r3, [r4, #24]
 8007fe8:	6923      	ldr	r3, [r4, #16]
 8007fea:	b943      	cbnz	r3, 8007ffe <__swsetup_r+0xc6>
 8007fec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ff0:	d1ba      	bne.n	8007f68 <__swsetup_r+0x30>
 8007ff2:	bd70      	pop	{r4, r5, r6, pc}
 8007ff4:	0781      	lsls	r1, r0, #30
 8007ff6:	bf58      	it	pl
 8007ff8:	6963      	ldrpl	r3, [r4, #20]
 8007ffa:	60a3      	str	r3, [r4, #8]
 8007ffc:	e7f4      	b.n	8007fe8 <__swsetup_r+0xb0>
 8007ffe:	2000      	movs	r0, #0
 8008000:	e7f7      	b.n	8007ff2 <__swsetup_r+0xba>
 8008002:	bf00      	nop
 8008004:	2000003c 	.word	0x2000003c
 8008008:	0800bc3c 	.word	0x0800bc3c
 800800c:	0800bc5c 	.word	0x0800bc5c
 8008010:	0800bc1c 	.word	0x0800bc1c

08008014 <_close_r>:
 8008014:	b538      	push	{r3, r4, r5, lr}
 8008016:	4d06      	ldr	r5, [pc, #24]	; (8008030 <_close_r+0x1c>)
 8008018:	2300      	movs	r3, #0
 800801a:	4604      	mov	r4, r0
 800801c:	4608      	mov	r0, r1
 800801e:	602b      	str	r3, [r5, #0]
 8008020:	f7fa fa46 	bl	80024b0 <_close>
 8008024:	1c43      	adds	r3, r0, #1
 8008026:	d102      	bne.n	800802e <_close_r+0x1a>
 8008028:	682b      	ldr	r3, [r5, #0]
 800802a:	b103      	cbz	r3, 800802e <_close_r+0x1a>
 800802c:	6023      	str	r3, [r4, #0]
 800802e:	bd38      	pop	{r3, r4, r5, pc}
 8008030:	200008ec 	.word	0x200008ec

08008034 <quorem>:
 8008034:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008038:	6903      	ldr	r3, [r0, #16]
 800803a:	690c      	ldr	r4, [r1, #16]
 800803c:	42a3      	cmp	r3, r4
 800803e:	4607      	mov	r7, r0
 8008040:	f2c0 8081 	blt.w	8008146 <quorem+0x112>
 8008044:	3c01      	subs	r4, #1
 8008046:	f101 0814 	add.w	r8, r1, #20
 800804a:	f100 0514 	add.w	r5, r0, #20
 800804e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008052:	9301      	str	r3, [sp, #4]
 8008054:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008058:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800805c:	3301      	adds	r3, #1
 800805e:	429a      	cmp	r2, r3
 8008060:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008064:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008068:	fbb2 f6f3 	udiv	r6, r2, r3
 800806c:	d331      	bcc.n	80080d2 <quorem+0x9e>
 800806e:	f04f 0e00 	mov.w	lr, #0
 8008072:	4640      	mov	r0, r8
 8008074:	46ac      	mov	ip, r5
 8008076:	46f2      	mov	sl, lr
 8008078:	f850 2b04 	ldr.w	r2, [r0], #4
 800807c:	b293      	uxth	r3, r2
 800807e:	fb06 e303 	mla	r3, r6, r3, lr
 8008082:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008086:	b29b      	uxth	r3, r3
 8008088:	ebaa 0303 	sub.w	r3, sl, r3
 800808c:	f8dc a000 	ldr.w	sl, [ip]
 8008090:	0c12      	lsrs	r2, r2, #16
 8008092:	fa13 f38a 	uxtah	r3, r3, sl
 8008096:	fb06 e202 	mla	r2, r6, r2, lr
 800809a:	9300      	str	r3, [sp, #0]
 800809c:	9b00      	ldr	r3, [sp, #0]
 800809e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80080a2:	b292      	uxth	r2, r2
 80080a4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80080a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80080ac:	f8bd 3000 	ldrh.w	r3, [sp]
 80080b0:	4581      	cmp	r9, r0
 80080b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080b6:	f84c 3b04 	str.w	r3, [ip], #4
 80080ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80080be:	d2db      	bcs.n	8008078 <quorem+0x44>
 80080c0:	f855 300b 	ldr.w	r3, [r5, fp]
 80080c4:	b92b      	cbnz	r3, 80080d2 <quorem+0x9e>
 80080c6:	9b01      	ldr	r3, [sp, #4]
 80080c8:	3b04      	subs	r3, #4
 80080ca:	429d      	cmp	r5, r3
 80080cc:	461a      	mov	r2, r3
 80080ce:	d32e      	bcc.n	800812e <quorem+0xfa>
 80080d0:	613c      	str	r4, [r7, #16]
 80080d2:	4638      	mov	r0, r7
 80080d4:	f001 fec4 	bl	8009e60 <__mcmp>
 80080d8:	2800      	cmp	r0, #0
 80080da:	db24      	blt.n	8008126 <quorem+0xf2>
 80080dc:	3601      	adds	r6, #1
 80080de:	4628      	mov	r0, r5
 80080e0:	f04f 0c00 	mov.w	ip, #0
 80080e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80080e8:	f8d0 e000 	ldr.w	lr, [r0]
 80080ec:	b293      	uxth	r3, r2
 80080ee:	ebac 0303 	sub.w	r3, ip, r3
 80080f2:	0c12      	lsrs	r2, r2, #16
 80080f4:	fa13 f38e 	uxtah	r3, r3, lr
 80080f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80080fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008100:	b29b      	uxth	r3, r3
 8008102:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008106:	45c1      	cmp	r9, r8
 8008108:	f840 3b04 	str.w	r3, [r0], #4
 800810c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008110:	d2e8      	bcs.n	80080e4 <quorem+0xb0>
 8008112:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008116:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800811a:	b922      	cbnz	r2, 8008126 <quorem+0xf2>
 800811c:	3b04      	subs	r3, #4
 800811e:	429d      	cmp	r5, r3
 8008120:	461a      	mov	r2, r3
 8008122:	d30a      	bcc.n	800813a <quorem+0x106>
 8008124:	613c      	str	r4, [r7, #16]
 8008126:	4630      	mov	r0, r6
 8008128:	b003      	add	sp, #12
 800812a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800812e:	6812      	ldr	r2, [r2, #0]
 8008130:	3b04      	subs	r3, #4
 8008132:	2a00      	cmp	r2, #0
 8008134:	d1cc      	bne.n	80080d0 <quorem+0x9c>
 8008136:	3c01      	subs	r4, #1
 8008138:	e7c7      	b.n	80080ca <quorem+0x96>
 800813a:	6812      	ldr	r2, [r2, #0]
 800813c:	3b04      	subs	r3, #4
 800813e:	2a00      	cmp	r2, #0
 8008140:	d1f0      	bne.n	8008124 <quorem+0xf0>
 8008142:	3c01      	subs	r4, #1
 8008144:	e7eb      	b.n	800811e <quorem+0xea>
 8008146:	2000      	movs	r0, #0
 8008148:	e7ee      	b.n	8008128 <quorem+0xf4>
 800814a:	0000      	movs	r0, r0
 800814c:	0000      	movs	r0, r0
	...

08008150 <_dtoa_r>:
 8008150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008154:	ed2d 8b04 	vpush	{d8-d9}
 8008158:	ec57 6b10 	vmov	r6, r7, d0
 800815c:	b093      	sub	sp, #76	; 0x4c
 800815e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008160:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008164:	9106      	str	r1, [sp, #24]
 8008166:	ee10 aa10 	vmov	sl, s0
 800816a:	4604      	mov	r4, r0
 800816c:	9209      	str	r2, [sp, #36]	; 0x24
 800816e:	930c      	str	r3, [sp, #48]	; 0x30
 8008170:	46bb      	mov	fp, r7
 8008172:	b975      	cbnz	r5, 8008192 <_dtoa_r+0x42>
 8008174:	2010      	movs	r0, #16
 8008176:	f001 fb7f 	bl	8009878 <malloc>
 800817a:	4602      	mov	r2, r0
 800817c:	6260      	str	r0, [r4, #36]	; 0x24
 800817e:	b920      	cbnz	r0, 800818a <_dtoa_r+0x3a>
 8008180:	4ba7      	ldr	r3, [pc, #668]	; (8008420 <_dtoa_r+0x2d0>)
 8008182:	21ea      	movs	r1, #234	; 0xea
 8008184:	48a7      	ldr	r0, [pc, #668]	; (8008424 <_dtoa_r+0x2d4>)
 8008186:	f003 f897 	bl	800b2b8 <__assert_func>
 800818a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800818e:	6005      	str	r5, [r0, #0]
 8008190:	60c5      	str	r5, [r0, #12]
 8008192:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008194:	6819      	ldr	r1, [r3, #0]
 8008196:	b151      	cbz	r1, 80081ae <_dtoa_r+0x5e>
 8008198:	685a      	ldr	r2, [r3, #4]
 800819a:	604a      	str	r2, [r1, #4]
 800819c:	2301      	movs	r3, #1
 800819e:	4093      	lsls	r3, r2
 80081a0:	608b      	str	r3, [r1, #8]
 80081a2:	4620      	mov	r0, r4
 80081a4:	f001 fbd0 	bl	8009948 <_Bfree>
 80081a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081aa:	2200      	movs	r2, #0
 80081ac:	601a      	str	r2, [r3, #0]
 80081ae:	1e3b      	subs	r3, r7, #0
 80081b0:	bfaa      	itet	ge
 80081b2:	2300      	movge	r3, #0
 80081b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80081b8:	f8c8 3000 	strge.w	r3, [r8]
 80081bc:	4b9a      	ldr	r3, [pc, #616]	; (8008428 <_dtoa_r+0x2d8>)
 80081be:	bfbc      	itt	lt
 80081c0:	2201      	movlt	r2, #1
 80081c2:	f8c8 2000 	strlt.w	r2, [r8]
 80081c6:	ea33 030b 	bics.w	r3, r3, fp
 80081ca:	d11b      	bne.n	8008204 <_dtoa_r+0xb4>
 80081cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80081ce:	f242 730f 	movw	r3, #9999	; 0x270f
 80081d2:	6013      	str	r3, [r2, #0]
 80081d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80081d8:	4333      	orrs	r3, r6
 80081da:	f000 8592 	beq.w	8008d02 <_dtoa_r+0xbb2>
 80081de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081e0:	b963      	cbnz	r3, 80081fc <_dtoa_r+0xac>
 80081e2:	4b92      	ldr	r3, [pc, #584]	; (800842c <_dtoa_r+0x2dc>)
 80081e4:	e022      	b.n	800822c <_dtoa_r+0xdc>
 80081e6:	4b92      	ldr	r3, [pc, #584]	; (8008430 <_dtoa_r+0x2e0>)
 80081e8:	9301      	str	r3, [sp, #4]
 80081ea:	3308      	adds	r3, #8
 80081ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80081ee:	6013      	str	r3, [r2, #0]
 80081f0:	9801      	ldr	r0, [sp, #4]
 80081f2:	b013      	add	sp, #76	; 0x4c
 80081f4:	ecbd 8b04 	vpop	{d8-d9}
 80081f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081fc:	4b8b      	ldr	r3, [pc, #556]	; (800842c <_dtoa_r+0x2dc>)
 80081fe:	9301      	str	r3, [sp, #4]
 8008200:	3303      	adds	r3, #3
 8008202:	e7f3      	b.n	80081ec <_dtoa_r+0x9c>
 8008204:	2200      	movs	r2, #0
 8008206:	2300      	movs	r3, #0
 8008208:	4650      	mov	r0, sl
 800820a:	4659      	mov	r1, fp
 800820c:	f7f8 fc5c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008210:	ec4b ab19 	vmov	d9, sl, fp
 8008214:	4680      	mov	r8, r0
 8008216:	b158      	cbz	r0, 8008230 <_dtoa_r+0xe0>
 8008218:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800821a:	2301      	movs	r3, #1
 800821c:	6013      	str	r3, [r2, #0]
 800821e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008220:	2b00      	cmp	r3, #0
 8008222:	f000 856b 	beq.w	8008cfc <_dtoa_r+0xbac>
 8008226:	4883      	ldr	r0, [pc, #524]	; (8008434 <_dtoa_r+0x2e4>)
 8008228:	6018      	str	r0, [r3, #0]
 800822a:	1e43      	subs	r3, r0, #1
 800822c:	9301      	str	r3, [sp, #4]
 800822e:	e7df      	b.n	80081f0 <_dtoa_r+0xa0>
 8008230:	ec4b ab10 	vmov	d0, sl, fp
 8008234:	aa10      	add	r2, sp, #64	; 0x40
 8008236:	a911      	add	r1, sp, #68	; 0x44
 8008238:	4620      	mov	r0, r4
 800823a:	f001 ff33 	bl	800a0a4 <__d2b>
 800823e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008242:	ee08 0a10 	vmov	s16, r0
 8008246:	2d00      	cmp	r5, #0
 8008248:	f000 8084 	beq.w	8008354 <_dtoa_r+0x204>
 800824c:	ee19 3a90 	vmov	r3, s19
 8008250:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008254:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008258:	4656      	mov	r6, sl
 800825a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800825e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008262:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008266:	4b74      	ldr	r3, [pc, #464]	; (8008438 <_dtoa_r+0x2e8>)
 8008268:	2200      	movs	r2, #0
 800826a:	4630      	mov	r0, r6
 800826c:	4639      	mov	r1, r7
 800826e:	f7f8 f80b 	bl	8000288 <__aeabi_dsub>
 8008272:	a365      	add	r3, pc, #404	; (adr r3, 8008408 <_dtoa_r+0x2b8>)
 8008274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008278:	f7f8 f9be 	bl	80005f8 <__aeabi_dmul>
 800827c:	a364      	add	r3, pc, #400	; (adr r3, 8008410 <_dtoa_r+0x2c0>)
 800827e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008282:	f7f8 f803 	bl	800028c <__adddf3>
 8008286:	4606      	mov	r6, r0
 8008288:	4628      	mov	r0, r5
 800828a:	460f      	mov	r7, r1
 800828c:	f7f8 f94a 	bl	8000524 <__aeabi_i2d>
 8008290:	a361      	add	r3, pc, #388	; (adr r3, 8008418 <_dtoa_r+0x2c8>)
 8008292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008296:	f7f8 f9af 	bl	80005f8 <__aeabi_dmul>
 800829a:	4602      	mov	r2, r0
 800829c:	460b      	mov	r3, r1
 800829e:	4630      	mov	r0, r6
 80082a0:	4639      	mov	r1, r7
 80082a2:	f7f7 fff3 	bl	800028c <__adddf3>
 80082a6:	4606      	mov	r6, r0
 80082a8:	460f      	mov	r7, r1
 80082aa:	f7f8 fc55 	bl	8000b58 <__aeabi_d2iz>
 80082ae:	2200      	movs	r2, #0
 80082b0:	9000      	str	r0, [sp, #0]
 80082b2:	2300      	movs	r3, #0
 80082b4:	4630      	mov	r0, r6
 80082b6:	4639      	mov	r1, r7
 80082b8:	f7f8 fc10 	bl	8000adc <__aeabi_dcmplt>
 80082bc:	b150      	cbz	r0, 80082d4 <_dtoa_r+0x184>
 80082be:	9800      	ldr	r0, [sp, #0]
 80082c0:	f7f8 f930 	bl	8000524 <__aeabi_i2d>
 80082c4:	4632      	mov	r2, r6
 80082c6:	463b      	mov	r3, r7
 80082c8:	f7f8 fbfe 	bl	8000ac8 <__aeabi_dcmpeq>
 80082cc:	b910      	cbnz	r0, 80082d4 <_dtoa_r+0x184>
 80082ce:	9b00      	ldr	r3, [sp, #0]
 80082d0:	3b01      	subs	r3, #1
 80082d2:	9300      	str	r3, [sp, #0]
 80082d4:	9b00      	ldr	r3, [sp, #0]
 80082d6:	2b16      	cmp	r3, #22
 80082d8:	d85a      	bhi.n	8008390 <_dtoa_r+0x240>
 80082da:	9a00      	ldr	r2, [sp, #0]
 80082dc:	4b57      	ldr	r3, [pc, #348]	; (800843c <_dtoa_r+0x2ec>)
 80082de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e6:	ec51 0b19 	vmov	r0, r1, d9
 80082ea:	f7f8 fbf7 	bl	8000adc <__aeabi_dcmplt>
 80082ee:	2800      	cmp	r0, #0
 80082f0:	d050      	beq.n	8008394 <_dtoa_r+0x244>
 80082f2:	9b00      	ldr	r3, [sp, #0]
 80082f4:	3b01      	subs	r3, #1
 80082f6:	9300      	str	r3, [sp, #0]
 80082f8:	2300      	movs	r3, #0
 80082fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80082fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80082fe:	1b5d      	subs	r5, r3, r5
 8008300:	1e6b      	subs	r3, r5, #1
 8008302:	9305      	str	r3, [sp, #20]
 8008304:	bf45      	ittet	mi
 8008306:	f1c5 0301 	rsbmi	r3, r5, #1
 800830a:	9304      	strmi	r3, [sp, #16]
 800830c:	2300      	movpl	r3, #0
 800830e:	2300      	movmi	r3, #0
 8008310:	bf4c      	ite	mi
 8008312:	9305      	strmi	r3, [sp, #20]
 8008314:	9304      	strpl	r3, [sp, #16]
 8008316:	9b00      	ldr	r3, [sp, #0]
 8008318:	2b00      	cmp	r3, #0
 800831a:	db3d      	blt.n	8008398 <_dtoa_r+0x248>
 800831c:	9b05      	ldr	r3, [sp, #20]
 800831e:	9a00      	ldr	r2, [sp, #0]
 8008320:	920a      	str	r2, [sp, #40]	; 0x28
 8008322:	4413      	add	r3, r2
 8008324:	9305      	str	r3, [sp, #20]
 8008326:	2300      	movs	r3, #0
 8008328:	9307      	str	r3, [sp, #28]
 800832a:	9b06      	ldr	r3, [sp, #24]
 800832c:	2b09      	cmp	r3, #9
 800832e:	f200 8089 	bhi.w	8008444 <_dtoa_r+0x2f4>
 8008332:	2b05      	cmp	r3, #5
 8008334:	bfc4      	itt	gt
 8008336:	3b04      	subgt	r3, #4
 8008338:	9306      	strgt	r3, [sp, #24]
 800833a:	9b06      	ldr	r3, [sp, #24]
 800833c:	f1a3 0302 	sub.w	r3, r3, #2
 8008340:	bfcc      	ite	gt
 8008342:	2500      	movgt	r5, #0
 8008344:	2501      	movle	r5, #1
 8008346:	2b03      	cmp	r3, #3
 8008348:	f200 8087 	bhi.w	800845a <_dtoa_r+0x30a>
 800834c:	e8df f003 	tbb	[pc, r3]
 8008350:	59383a2d 	.word	0x59383a2d
 8008354:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008358:	441d      	add	r5, r3
 800835a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800835e:	2b20      	cmp	r3, #32
 8008360:	bfc1      	itttt	gt
 8008362:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008366:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800836a:	fa0b f303 	lslgt.w	r3, fp, r3
 800836e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008372:	bfda      	itte	le
 8008374:	f1c3 0320 	rsble	r3, r3, #32
 8008378:	fa06 f003 	lslle.w	r0, r6, r3
 800837c:	4318      	orrgt	r0, r3
 800837e:	f7f8 f8c1 	bl	8000504 <__aeabi_ui2d>
 8008382:	2301      	movs	r3, #1
 8008384:	4606      	mov	r6, r0
 8008386:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800838a:	3d01      	subs	r5, #1
 800838c:	930e      	str	r3, [sp, #56]	; 0x38
 800838e:	e76a      	b.n	8008266 <_dtoa_r+0x116>
 8008390:	2301      	movs	r3, #1
 8008392:	e7b2      	b.n	80082fa <_dtoa_r+0x1aa>
 8008394:	900b      	str	r0, [sp, #44]	; 0x2c
 8008396:	e7b1      	b.n	80082fc <_dtoa_r+0x1ac>
 8008398:	9b04      	ldr	r3, [sp, #16]
 800839a:	9a00      	ldr	r2, [sp, #0]
 800839c:	1a9b      	subs	r3, r3, r2
 800839e:	9304      	str	r3, [sp, #16]
 80083a0:	4253      	negs	r3, r2
 80083a2:	9307      	str	r3, [sp, #28]
 80083a4:	2300      	movs	r3, #0
 80083a6:	930a      	str	r3, [sp, #40]	; 0x28
 80083a8:	e7bf      	b.n	800832a <_dtoa_r+0x1da>
 80083aa:	2300      	movs	r3, #0
 80083ac:	9308      	str	r3, [sp, #32]
 80083ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	dc55      	bgt.n	8008460 <_dtoa_r+0x310>
 80083b4:	2301      	movs	r3, #1
 80083b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80083ba:	461a      	mov	r2, r3
 80083bc:	9209      	str	r2, [sp, #36]	; 0x24
 80083be:	e00c      	b.n	80083da <_dtoa_r+0x28a>
 80083c0:	2301      	movs	r3, #1
 80083c2:	e7f3      	b.n	80083ac <_dtoa_r+0x25c>
 80083c4:	2300      	movs	r3, #0
 80083c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083c8:	9308      	str	r3, [sp, #32]
 80083ca:	9b00      	ldr	r3, [sp, #0]
 80083cc:	4413      	add	r3, r2
 80083ce:	9302      	str	r3, [sp, #8]
 80083d0:	3301      	adds	r3, #1
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	9303      	str	r3, [sp, #12]
 80083d6:	bfb8      	it	lt
 80083d8:	2301      	movlt	r3, #1
 80083da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80083dc:	2200      	movs	r2, #0
 80083de:	6042      	str	r2, [r0, #4]
 80083e0:	2204      	movs	r2, #4
 80083e2:	f102 0614 	add.w	r6, r2, #20
 80083e6:	429e      	cmp	r6, r3
 80083e8:	6841      	ldr	r1, [r0, #4]
 80083ea:	d93d      	bls.n	8008468 <_dtoa_r+0x318>
 80083ec:	4620      	mov	r0, r4
 80083ee:	f001 fa6b 	bl	80098c8 <_Balloc>
 80083f2:	9001      	str	r0, [sp, #4]
 80083f4:	2800      	cmp	r0, #0
 80083f6:	d13b      	bne.n	8008470 <_dtoa_r+0x320>
 80083f8:	4b11      	ldr	r3, [pc, #68]	; (8008440 <_dtoa_r+0x2f0>)
 80083fa:	4602      	mov	r2, r0
 80083fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008400:	e6c0      	b.n	8008184 <_dtoa_r+0x34>
 8008402:	2301      	movs	r3, #1
 8008404:	e7df      	b.n	80083c6 <_dtoa_r+0x276>
 8008406:	bf00      	nop
 8008408:	636f4361 	.word	0x636f4361
 800840c:	3fd287a7 	.word	0x3fd287a7
 8008410:	8b60c8b3 	.word	0x8b60c8b3
 8008414:	3fc68a28 	.word	0x3fc68a28
 8008418:	509f79fb 	.word	0x509f79fb
 800841c:	3fd34413 	.word	0x3fd34413
 8008420:	0800bb96 	.word	0x0800bb96
 8008424:	0800bbad 	.word	0x0800bbad
 8008428:	7ff00000 	.word	0x7ff00000
 800842c:	0800bb92 	.word	0x0800bb92
 8008430:	0800bb89 	.word	0x0800bb89
 8008434:	0800be6a 	.word	0x0800be6a
 8008438:	3ff80000 	.word	0x3ff80000
 800843c:	0800bd80 	.word	0x0800bd80
 8008440:	0800bc08 	.word	0x0800bc08
 8008444:	2501      	movs	r5, #1
 8008446:	2300      	movs	r3, #0
 8008448:	9306      	str	r3, [sp, #24]
 800844a:	9508      	str	r5, [sp, #32]
 800844c:	f04f 33ff 	mov.w	r3, #4294967295
 8008450:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008454:	2200      	movs	r2, #0
 8008456:	2312      	movs	r3, #18
 8008458:	e7b0      	b.n	80083bc <_dtoa_r+0x26c>
 800845a:	2301      	movs	r3, #1
 800845c:	9308      	str	r3, [sp, #32]
 800845e:	e7f5      	b.n	800844c <_dtoa_r+0x2fc>
 8008460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008462:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008466:	e7b8      	b.n	80083da <_dtoa_r+0x28a>
 8008468:	3101      	adds	r1, #1
 800846a:	6041      	str	r1, [r0, #4]
 800846c:	0052      	lsls	r2, r2, #1
 800846e:	e7b8      	b.n	80083e2 <_dtoa_r+0x292>
 8008470:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008472:	9a01      	ldr	r2, [sp, #4]
 8008474:	601a      	str	r2, [r3, #0]
 8008476:	9b03      	ldr	r3, [sp, #12]
 8008478:	2b0e      	cmp	r3, #14
 800847a:	f200 809d 	bhi.w	80085b8 <_dtoa_r+0x468>
 800847e:	2d00      	cmp	r5, #0
 8008480:	f000 809a 	beq.w	80085b8 <_dtoa_r+0x468>
 8008484:	9b00      	ldr	r3, [sp, #0]
 8008486:	2b00      	cmp	r3, #0
 8008488:	dd32      	ble.n	80084f0 <_dtoa_r+0x3a0>
 800848a:	4ab7      	ldr	r2, [pc, #732]	; (8008768 <_dtoa_r+0x618>)
 800848c:	f003 030f 	and.w	r3, r3, #15
 8008490:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008494:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008498:	9b00      	ldr	r3, [sp, #0]
 800849a:	05d8      	lsls	r0, r3, #23
 800849c:	ea4f 1723 	mov.w	r7, r3, asr #4
 80084a0:	d516      	bpl.n	80084d0 <_dtoa_r+0x380>
 80084a2:	4bb2      	ldr	r3, [pc, #712]	; (800876c <_dtoa_r+0x61c>)
 80084a4:	ec51 0b19 	vmov	r0, r1, d9
 80084a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80084ac:	f7f8 f9ce 	bl	800084c <__aeabi_ddiv>
 80084b0:	f007 070f 	and.w	r7, r7, #15
 80084b4:	4682      	mov	sl, r0
 80084b6:	468b      	mov	fp, r1
 80084b8:	2503      	movs	r5, #3
 80084ba:	4eac      	ldr	r6, [pc, #688]	; (800876c <_dtoa_r+0x61c>)
 80084bc:	b957      	cbnz	r7, 80084d4 <_dtoa_r+0x384>
 80084be:	4642      	mov	r2, r8
 80084c0:	464b      	mov	r3, r9
 80084c2:	4650      	mov	r0, sl
 80084c4:	4659      	mov	r1, fp
 80084c6:	f7f8 f9c1 	bl	800084c <__aeabi_ddiv>
 80084ca:	4682      	mov	sl, r0
 80084cc:	468b      	mov	fp, r1
 80084ce:	e028      	b.n	8008522 <_dtoa_r+0x3d2>
 80084d0:	2502      	movs	r5, #2
 80084d2:	e7f2      	b.n	80084ba <_dtoa_r+0x36a>
 80084d4:	07f9      	lsls	r1, r7, #31
 80084d6:	d508      	bpl.n	80084ea <_dtoa_r+0x39a>
 80084d8:	4640      	mov	r0, r8
 80084da:	4649      	mov	r1, r9
 80084dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80084e0:	f7f8 f88a 	bl	80005f8 <__aeabi_dmul>
 80084e4:	3501      	adds	r5, #1
 80084e6:	4680      	mov	r8, r0
 80084e8:	4689      	mov	r9, r1
 80084ea:	107f      	asrs	r7, r7, #1
 80084ec:	3608      	adds	r6, #8
 80084ee:	e7e5      	b.n	80084bc <_dtoa_r+0x36c>
 80084f0:	f000 809b 	beq.w	800862a <_dtoa_r+0x4da>
 80084f4:	9b00      	ldr	r3, [sp, #0]
 80084f6:	4f9d      	ldr	r7, [pc, #628]	; (800876c <_dtoa_r+0x61c>)
 80084f8:	425e      	negs	r6, r3
 80084fa:	4b9b      	ldr	r3, [pc, #620]	; (8008768 <_dtoa_r+0x618>)
 80084fc:	f006 020f 	and.w	r2, r6, #15
 8008500:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008508:	ec51 0b19 	vmov	r0, r1, d9
 800850c:	f7f8 f874 	bl	80005f8 <__aeabi_dmul>
 8008510:	1136      	asrs	r6, r6, #4
 8008512:	4682      	mov	sl, r0
 8008514:	468b      	mov	fp, r1
 8008516:	2300      	movs	r3, #0
 8008518:	2502      	movs	r5, #2
 800851a:	2e00      	cmp	r6, #0
 800851c:	d17a      	bne.n	8008614 <_dtoa_r+0x4c4>
 800851e:	2b00      	cmp	r3, #0
 8008520:	d1d3      	bne.n	80084ca <_dtoa_r+0x37a>
 8008522:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008524:	2b00      	cmp	r3, #0
 8008526:	f000 8082 	beq.w	800862e <_dtoa_r+0x4de>
 800852a:	4b91      	ldr	r3, [pc, #580]	; (8008770 <_dtoa_r+0x620>)
 800852c:	2200      	movs	r2, #0
 800852e:	4650      	mov	r0, sl
 8008530:	4659      	mov	r1, fp
 8008532:	f7f8 fad3 	bl	8000adc <__aeabi_dcmplt>
 8008536:	2800      	cmp	r0, #0
 8008538:	d079      	beq.n	800862e <_dtoa_r+0x4de>
 800853a:	9b03      	ldr	r3, [sp, #12]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d076      	beq.n	800862e <_dtoa_r+0x4de>
 8008540:	9b02      	ldr	r3, [sp, #8]
 8008542:	2b00      	cmp	r3, #0
 8008544:	dd36      	ble.n	80085b4 <_dtoa_r+0x464>
 8008546:	9b00      	ldr	r3, [sp, #0]
 8008548:	4650      	mov	r0, sl
 800854a:	4659      	mov	r1, fp
 800854c:	1e5f      	subs	r7, r3, #1
 800854e:	2200      	movs	r2, #0
 8008550:	4b88      	ldr	r3, [pc, #544]	; (8008774 <_dtoa_r+0x624>)
 8008552:	f7f8 f851 	bl	80005f8 <__aeabi_dmul>
 8008556:	9e02      	ldr	r6, [sp, #8]
 8008558:	4682      	mov	sl, r0
 800855a:	468b      	mov	fp, r1
 800855c:	3501      	adds	r5, #1
 800855e:	4628      	mov	r0, r5
 8008560:	f7f7 ffe0 	bl	8000524 <__aeabi_i2d>
 8008564:	4652      	mov	r2, sl
 8008566:	465b      	mov	r3, fp
 8008568:	f7f8 f846 	bl	80005f8 <__aeabi_dmul>
 800856c:	4b82      	ldr	r3, [pc, #520]	; (8008778 <_dtoa_r+0x628>)
 800856e:	2200      	movs	r2, #0
 8008570:	f7f7 fe8c 	bl	800028c <__adddf3>
 8008574:	46d0      	mov	r8, sl
 8008576:	46d9      	mov	r9, fp
 8008578:	4682      	mov	sl, r0
 800857a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800857e:	2e00      	cmp	r6, #0
 8008580:	d158      	bne.n	8008634 <_dtoa_r+0x4e4>
 8008582:	4b7e      	ldr	r3, [pc, #504]	; (800877c <_dtoa_r+0x62c>)
 8008584:	2200      	movs	r2, #0
 8008586:	4640      	mov	r0, r8
 8008588:	4649      	mov	r1, r9
 800858a:	f7f7 fe7d 	bl	8000288 <__aeabi_dsub>
 800858e:	4652      	mov	r2, sl
 8008590:	465b      	mov	r3, fp
 8008592:	4680      	mov	r8, r0
 8008594:	4689      	mov	r9, r1
 8008596:	f7f8 fabf 	bl	8000b18 <__aeabi_dcmpgt>
 800859a:	2800      	cmp	r0, #0
 800859c:	f040 8295 	bne.w	8008aca <_dtoa_r+0x97a>
 80085a0:	4652      	mov	r2, sl
 80085a2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80085a6:	4640      	mov	r0, r8
 80085a8:	4649      	mov	r1, r9
 80085aa:	f7f8 fa97 	bl	8000adc <__aeabi_dcmplt>
 80085ae:	2800      	cmp	r0, #0
 80085b0:	f040 8289 	bne.w	8008ac6 <_dtoa_r+0x976>
 80085b4:	ec5b ab19 	vmov	sl, fp, d9
 80085b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f2c0 8148 	blt.w	8008850 <_dtoa_r+0x700>
 80085c0:	9a00      	ldr	r2, [sp, #0]
 80085c2:	2a0e      	cmp	r2, #14
 80085c4:	f300 8144 	bgt.w	8008850 <_dtoa_r+0x700>
 80085c8:	4b67      	ldr	r3, [pc, #412]	; (8008768 <_dtoa_r+0x618>)
 80085ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f280 80d5 	bge.w	8008784 <_dtoa_r+0x634>
 80085da:	9b03      	ldr	r3, [sp, #12]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f300 80d1 	bgt.w	8008784 <_dtoa_r+0x634>
 80085e2:	f040 826f 	bne.w	8008ac4 <_dtoa_r+0x974>
 80085e6:	4b65      	ldr	r3, [pc, #404]	; (800877c <_dtoa_r+0x62c>)
 80085e8:	2200      	movs	r2, #0
 80085ea:	4640      	mov	r0, r8
 80085ec:	4649      	mov	r1, r9
 80085ee:	f7f8 f803 	bl	80005f8 <__aeabi_dmul>
 80085f2:	4652      	mov	r2, sl
 80085f4:	465b      	mov	r3, fp
 80085f6:	f7f8 fa85 	bl	8000b04 <__aeabi_dcmpge>
 80085fa:	9e03      	ldr	r6, [sp, #12]
 80085fc:	4637      	mov	r7, r6
 80085fe:	2800      	cmp	r0, #0
 8008600:	f040 8245 	bne.w	8008a8e <_dtoa_r+0x93e>
 8008604:	9d01      	ldr	r5, [sp, #4]
 8008606:	2331      	movs	r3, #49	; 0x31
 8008608:	f805 3b01 	strb.w	r3, [r5], #1
 800860c:	9b00      	ldr	r3, [sp, #0]
 800860e:	3301      	adds	r3, #1
 8008610:	9300      	str	r3, [sp, #0]
 8008612:	e240      	b.n	8008a96 <_dtoa_r+0x946>
 8008614:	07f2      	lsls	r2, r6, #31
 8008616:	d505      	bpl.n	8008624 <_dtoa_r+0x4d4>
 8008618:	e9d7 2300 	ldrd	r2, r3, [r7]
 800861c:	f7f7 ffec 	bl	80005f8 <__aeabi_dmul>
 8008620:	3501      	adds	r5, #1
 8008622:	2301      	movs	r3, #1
 8008624:	1076      	asrs	r6, r6, #1
 8008626:	3708      	adds	r7, #8
 8008628:	e777      	b.n	800851a <_dtoa_r+0x3ca>
 800862a:	2502      	movs	r5, #2
 800862c:	e779      	b.n	8008522 <_dtoa_r+0x3d2>
 800862e:	9f00      	ldr	r7, [sp, #0]
 8008630:	9e03      	ldr	r6, [sp, #12]
 8008632:	e794      	b.n	800855e <_dtoa_r+0x40e>
 8008634:	9901      	ldr	r1, [sp, #4]
 8008636:	4b4c      	ldr	r3, [pc, #304]	; (8008768 <_dtoa_r+0x618>)
 8008638:	4431      	add	r1, r6
 800863a:	910d      	str	r1, [sp, #52]	; 0x34
 800863c:	9908      	ldr	r1, [sp, #32]
 800863e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008642:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008646:	2900      	cmp	r1, #0
 8008648:	d043      	beq.n	80086d2 <_dtoa_r+0x582>
 800864a:	494d      	ldr	r1, [pc, #308]	; (8008780 <_dtoa_r+0x630>)
 800864c:	2000      	movs	r0, #0
 800864e:	f7f8 f8fd 	bl	800084c <__aeabi_ddiv>
 8008652:	4652      	mov	r2, sl
 8008654:	465b      	mov	r3, fp
 8008656:	f7f7 fe17 	bl	8000288 <__aeabi_dsub>
 800865a:	9d01      	ldr	r5, [sp, #4]
 800865c:	4682      	mov	sl, r0
 800865e:	468b      	mov	fp, r1
 8008660:	4649      	mov	r1, r9
 8008662:	4640      	mov	r0, r8
 8008664:	f7f8 fa78 	bl	8000b58 <__aeabi_d2iz>
 8008668:	4606      	mov	r6, r0
 800866a:	f7f7 ff5b 	bl	8000524 <__aeabi_i2d>
 800866e:	4602      	mov	r2, r0
 8008670:	460b      	mov	r3, r1
 8008672:	4640      	mov	r0, r8
 8008674:	4649      	mov	r1, r9
 8008676:	f7f7 fe07 	bl	8000288 <__aeabi_dsub>
 800867a:	3630      	adds	r6, #48	; 0x30
 800867c:	f805 6b01 	strb.w	r6, [r5], #1
 8008680:	4652      	mov	r2, sl
 8008682:	465b      	mov	r3, fp
 8008684:	4680      	mov	r8, r0
 8008686:	4689      	mov	r9, r1
 8008688:	f7f8 fa28 	bl	8000adc <__aeabi_dcmplt>
 800868c:	2800      	cmp	r0, #0
 800868e:	d163      	bne.n	8008758 <_dtoa_r+0x608>
 8008690:	4642      	mov	r2, r8
 8008692:	464b      	mov	r3, r9
 8008694:	4936      	ldr	r1, [pc, #216]	; (8008770 <_dtoa_r+0x620>)
 8008696:	2000      	movs	r0, #0
 8008698:	f7f7 fdf6 	bl	8000288 <__aeabi_dsub>
 800869c:	4652      	mov	r2, sl
 800869e:	465b      	mov	r3, fp
 80086a0:	f7f8 fa1c 	bl	8000adc <__aeabi_dcmplt>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	f040 80b5 	bne.w	8008814 <_dtoa_r+0x6c4>
 80086aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086ac:	429d      	cmp	r5, r3
 80086ae:	d081      	beq.n	80085b4 <_dtoa_r+0x464>
 80086b0:	4b30      	ldr	r3, [pc, #192]	; (8008774 <_dtoa_r+0x624>)
 80086b2:	2200      	movs	r2, #0
 80086b4:	4650      	mov	r0, sl
 80086b6:	4659      	mov	r1, fp
 80086b8:	f7f7 ff9e 	bl	80005f8 <__aeabi_dmul>
 80086bc:	4b2d      	ldr	r3, [pc, #180]	; (8008774 <_dtoa_r+0x624>)
 80086be:	4682      	mov	sl, r0
 80086c0:	468b      	mov	fp, r1
 80086c2:	4640      	mov	r0, r8
 80086c4:	4649      	mov	r1, r9
 80086c6:	2200      	movs	r2, #0
 80086c8:	f7f7 ff96 	bl	80005f8 <__aeabi_dmul>
 80086cc:	4680      	mov	r8, r0
 80086ce:	4689      	mov	r9, r1
 80086d0:	e7c6      	b.n	8008660 <_dtoa_r+0x510>
 80086d2:	4650      	mov	r0, sl
 80086d4:	4659      	mov	r1, fp
 80086d6:	f7f7 ff8f 	bl	80005f8 <__aeabi_dmul>
 80086da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086dc:	9d01      	ldr	r5, [sp, #4]
 80086de:	930f      	str	r3, [sp, #60]	; 0x3c
 80086e0:	4682      	mov	sl, r0
 80086e2:	468b      	mov	fp, r1
 80086e4:	4649      	mov	r1, r9
 80086e6:	4640      	mov	r0, r8
 80086e8:	f7f8 fa36 	bl	8000b58 <__aeabi_d2iz>
 80086ec:	4606      	mov	r6, r0
 80086ee:	f7f7 ff19 	bl	8000524 <__aeabi_i2d>
 80086f2:	3630      	adds	r6, #48	; 0x30
 80086f4:	4602      	mov	r2, r0
 80086f6:	460b      	mov	r3, r1
 80086f8:	4640      	mov	r0, r8
 80086fa:	4649      	mov	r1, r9
 80086fc:	f7f7 fdc4 	bl	8000288 <__aeabi_dsub>
 8008700:	f805 6b01 	strb.w	r6, [r5], #1
 8008704:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008706:	429d      	cmp	r5, r3
 8008708:	4680      	mov	r8, r0
 800870a:	4689      	mov	r9, r1
 800870c:	f04f 0200 	mov.w	r2, #0
 8008710:	d124      	bne.n	800875c <_dtoa_r+0x60c>
 8008712:	4b1b      	ldr	r3, [pc, #108]	; (8008780 <_dtoa_r+0x630>)
 8008714:	4650      	mov	r0, sl
 8008716:	4659      	mov	r1, fp
 8008718:	f7f7 fdb8 	bl	800028c <__adddf3>
 800871c:	4602      	mov	r2, r0
 800871e:	460b      	mov	r3, r1
 8008720:	4640      	mov	r0, r8
 8008722:	4649      	mov	r1, r9
 8008724:	f7f8 f9f8 	bl	8000b18 <__aeabi_dcmpgt>
 8008728:	2800      	cmp	r0, #0
 800872a:	d173      	bne.n	8008814 <_dtoa_r+0x6c4>
 800872c:	4652      	mov	r2, sl
 800872e:	465b      	mov	r3, fp
 8008730:	4913      	ldr	r1, [pc, #76]	; (8008780 <_dtoa_r+0x630>)
 8008732:	2000      	movs	r0, #0
 8008734:	f7f7 fda8 	bl	8000288 <__aeabi_dsub>
 8008738:	4602      	mov	r2, r0
 800873a:	460b      	mov	r3, r1
 800873c:	4640      	mov	r0, r8
 800873e:	4649      	mov	r1, r9
 8008740:	f7f8 f9cc 	bl	8000adc <__aeabi_dcmplt>
 8008744:	2800      	cmp	r0, #0
 8008746:	f43f af35 	beq.w	80085b4 <_dtoa_r+0x464>
 800874a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800874c:	1e6b      	subs	r3, r5, #1
 800874e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008750:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008754:	2b30      	cmp	r3, #48	; 0x30
 8008756:	d0f8      	beq.n	800874a <_dtoa_r+0x5fa>
 8008758:	9700      	str	r7, [sp, #0]
 800875a:	e049      	b.n	80087f0 <_dtoa_r+0x6a0>
 800875c:	4b05      	ldr	r3, [pc, #20]	; (8008774 <_dtoa_r+0x624>)
 800875e:	f7f7 ff4b 	bl	80005f8 <__aeabi_dmul>
 8008762:	4680      	mov	r8, r0
 8008764:	4689      	mov	r9, r1
 8008766:	e7bd      	b.n	80086e4 <_dtoa_r+0x594>
 8008768:	0800bd80 	.word	0x0800bd80
 800876c:	0800bd58 	.word	0x0800bd58
 8008770:	3ff00000 	.word	0x3ff00000
 8008774:	40240000 	.word	0x40240000
 8008778:	401c0000 	.word	0x401c0000
 800877c:	40140000 	.word	0x40140000
 8008780:	3fe00000 	.word	0x3fe00000
 8008784:	9d01      	ldr	r5, [sp, #4]
 8008786:	4656      	mov	r6, sl
 8008788:	465f      	mov	r7, fp
 800878a:	4642      	mov	r2, r8
 800878c:	464b      	mov	r3, r9
 800878e:	4630      	mov	r0, r6
 8008790:	4639      	mov	r1, r7
 8008792:	f7f8 f85b 	bl	800084c <__aeabi_ddiv>
 8008796:	f7f8 f9df 	bl	8000b58 <__aeabi_d2iz>
 800879a:	4682      	mov	sl, r0
 800879c:	f7f7 fec2 	bl	8000524 <__aeabi_i2d>
 80087a0:	4642      	mov	r2, r8
 80087a2:	464b      	mov	r3, r9
 80087a4:	f7f7 ff28 	bl	80005f8 <__aeabi_dmul>
 80087a8:	4602      	mov	r2, r0
 80087aa:	460b      	mov	r3, r1
 80087ac:	4630      	mov	r0, r6
 80087ae:	4639      	mov	r1, r7
 80087b0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80087b4:	f7f7 fd68 	bl	8000288 <__aeabi_dsub>
 80087b8:	f805 6b01 	strb.w	r6, [r5], #1
 80087bc:	9e01      	ldr	r6, [sp, #4]
 80087be:	9f03      	ldr	r7, [sp, #12]
 80087c0:	1bae      	subs	r6, r5, r6
 80087c2:	42b7      	cmp	r7, r6
 80087c4:	4602      	mov	r2, r0
 80087c6:	460b      	mov	r3, r1
 80087c8:	d135      	bne.n	8008836 <_dtoa_r+0x6e6>
 80087ca:	f7f7 fd5f 	bl	800028c <__adddf3>
 80087ce:	4642      	mov	r2, r8
 80087d0:	464b      	mov	r3, r9
 80087d2:	4606      	mov	r6, r0
 80087d4:	460f      	mov	r7, r1
 80087d6:	f7f8 f99f 	bl	8000b18 <__aeabi_dcmpgt>
 80087da:	b9d0      	cbnz	r0, 8008812 <_dtoa_r+0x6c2>
 80087dc:	4642      	mov	r2, r8
 80087de:	464b      	mov	r3, r9
 80087e0:	4630      	mov	r0, r6
 80087e2:	4639      	mov	r1, r7
 80087e4:	f7f8 f970 	bl	8000ac8 <__aeabi_dcmpeq>
 80087e8:	b110      	cbz	r0, 80087f0 <_dtoa_r+0x6a0>
 80087ea:	f01a 0f01 	tst.w	sl, #1
 80087ee:	d110      	bne.n	8008812 <_dtoa_r+0x6c2>
 80087f0:	4620      	mov	r0, r4
 80087f2:	ee18 1a10 	vmov	r1, s16
 80087f6:	f001 f8a7 	bl	8009948 <_Bfree>
 80087fa:	2300      	movs	r3, #0
 80087fc:	9800      	ldr	r0, [sp, #0]
 80087fe:	702b      	strb	r3, [r5, #0]
 8008800:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008802:	3001      	adds	r0, #1
 8008804:	6018      	str	r0, [r3, #0]
 8008806:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008808:	2b00      	cmp	r3, #0
 800880a:	f43f acf1 	beq.w	80081f0 <_dtoa_r+0xa0>
 800880e:	601d      	str	r5, [r3, #0]
 8008810:	e4ee      	b.n	80081f0 <_dtoa_r+0xa0>
 8008812:	9f00      	ldr	r7, [sp, #0]
 8008814:	462b      	mov	r3, r5
 8008816:	461d      	mov	r5, r3
 8008818:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800881c:	2a39      	cmp	r2, #57	; 0x39
 800881e:	d106      	bne.n	800882e <_dtoa_r+0x6de>
 8008820:	9a01      	ldr	r2, [sp, #4]
 8008822:	429a      	cmp	r2, r3
 8008824:	d1f7      	bne.n	8008816 <_dtoa_r+0x6c6>
 8008826:	9901      	ldr	r1, [sp, #4]
 8008828:	2230      	movs	r2, #48	; 0x30
 800882a:	3701      	adds	r7, #1
 800882c:	700a      	strb	r2, [r1, #0]
 800882e:	781a      	ldrb	r2, [r3, #0]
 8008830:	3201      	adds	r2, #1
 8008832:	701a      	strb	r2, [r3, #0]
 8008834:	e790      	b.n	8008758 <_dtoa_r+0x608>
 8008836:	4ba6      	ldr	r3, [pc, #664]	; (8008ad0 <_dtoa_r+0x980>)
 8008838:	2200      	movs	r2, #0
 800883a:	f7f7 fedd 	bl	80005f8 <__aeabi_dmul>
 800883e:	2200      	movs	r2, #0
 8008840:	2300      	movs	r3, #0
 8008842:	4606      	mov	r6, r0
 8008844:	460f      	mov	r7, r1
 8008846:	f7f8 f93f 	bl	8000ac8 <__aeabi_dcmpeq>
 800884a:	2800      	cmp	r0, #0
 800884c:	d09d      	beq.n	800878a <_dtoa_r+0x63a>
 800884e:	e7cf      	b.n	80087f0 <_dtoa_r+0x6a0>
 8008850:	9a08      	ldr	r2, [sp, #32]
 8008852:	2a00      	cmp	r2, #0
 8008854:	f000 80d7 	beq.w	8008a06 <_dtoa_r+0x8b6>
 8008858:	9a06      	ldr	r2, [sp, #24]
 800885a:	2a01      	cmp	r2, #1
 800885c:	f300 80ba 	bgt.w	80089d4 <_dtoa_r+0x884>
 8008860:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008862:	2a00      	cmp	r2, #0
 8008864:	f000 80b2 	beq.w	80089cc <_dtoa_r+0x87c>
 8008868:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800886c:	9e07      	ldr	r6, [sp, #28]
 800886e:	9d04      	ldr	r5, [sp, #16]
 8008870:	9a04      	ldr	r2, [sp, #16]
 8008872:	441a      	add	r2, r3
 8008874:	9204      	str	r2, [sp, #16]
 8008876:	9a05      	ldr	r2, [sp, #20]
 8008878:	2101      	movs	r1, #1
 800887a:	441a      	add	r2, r3
 800887c:	4620      	mov	r0, r4
 800887e:	9205      	str	r2, [sp, #20]
 8008880:	f001 f964 	bl	8009b4c <__i2b>
 8008884:	4607      	mov	r7, r0
 8008886:	2d00      	cmp	r5, #0
 8008888:	dd0c      	ble.n	80088a4 <_dtoa_r+0x754>
 800888a:	9b05      	ldr	r3, [sp, #20]
 800888c:	2b00      	cmp	r3, #0
 800888e:	dd09      	ble.n	80088a4 <_dtoa_r+0x754>
 8008890:	42ab      	cmp	r3, r5
 8008892:	9a04      	ldr	r2, [sp, #16]
 8008894:	bfa8      	it	ge
 8008896:	462b      	movge	r3, r5
 8008898:	1ad2      	subs	r2, r2, r3
 800889a:	9204      	str	r2, [sp, #16]
 800889c:	9a05      	ldr	r2, [sp, #20]
 800889e:	1aed      	subs	r5, r5, r3
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	9305      	str	r3, [sp, #20]
 80088a4:	9b07      	ldr	r3, [sp, #28]
 80088a6:	b31b      	cbz	r3, 80088f0 <_dtoa_r+0x7a0>
 80088a8:	9b08      	ldr	r3, [sp, #32]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	f000 80af 	beq.w	8008a0e <_dtoa_r+0x8be>
 80088b0:	2e00      	cmp	r6, #0
 80088b2:	dd13      	ble.n	80088dc <_dtoa_r+0x78c>
 80088b4:	4639      	mov	r1, r7
 80088b6:	4632      	mov	r2, r6
 80088b8:	4620      	mov	r0, r4
 80088ba:	f001 fa07 	bl	8009ccc <__pow5mult>
 80088be:	ee18 2a10 	vmov	r2, s16
 80088c2:	4601      	mov	r1, r0
 80088c4:	4607      	mov	r7, r0
 80088c6:	4620      	mov	r0, r4
 80088c8:	f001 f956 	bl	8009b78 <__multiply>
 80088cc:	ee18 1a10 	vmov	r1, s16
 80088d0:	4680      	mov	r8, r0
 80088d2:	4620      	mov	r0, r4
 80088d4:	f001 f838 	bl	8009948 <_Bfree>
 80088d8:	ee08 8a10 	vmov	s16, r8
 80088dc:	9b07      	ldr	r3, [sp, #28]
 80088de:	1b9a      	subs	r2, r3, r6
 80088e0:	d006      	beq.n	80088f0 <_dtoa_r+0x7a0>
 80088e2:	ee18 1a10 	vmov	r1, s16
 80088e6:	4620      	mov	r0, r4
 80088e8:	f001 f9f0 	bl	8009ccc <__pow5mult>
 80088ec:	ee08 0a10 	vmov	s16, r0
 80088f0:	2101      	movs	r1, #1
 80088f2:	4620      	mov	r0, r4
 80088f4:	f001 f92a 	bl	8009b4c <__i2b>
 80088f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	4606      	mov	r6, r0
 80088fe:	f340 8088 	ble.w	8008a12 <_dtoa_r+0x8c2>
 8008902:	461a      	mov	r2, r3
 8008904:	4601      	mov	r1, r0
 8008906:	4620      	mov	r0, r4
 8008908:	f001 f9e0 	bl	8009ccc <__pow5mult>
 800890c:	9b06      	ldr	r3, [sp, #24]
 800890e:	2b01      	cmp	r3, #1
 8008910:	4606      	mov	r6, r0
 8008912:	f340 8081 	ble.w	8008a18 <_dtoa_r+0x8c8>
 8008916:	f04f 0800 	mov.w	r8, #0
 800891a:	6933      	ldr	r3, [r6, #16]
 800891c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008920:	6918      	ldr	r0, [r3, #16]
 8008922:	f001 f8c3 	bl	8009aac <__hi0bits>
 8008926:	f1c0 0020 	rsb	r0, r0, #32
 800892a:	9b05      	ldr	r3, [sp, #20]
 800892c:	4418      	add	r0, r3
 800892e:	f010 001f 	ands.w	r0, r0, #31
 8008932:	f000 8092 	beq.w	8008a5a <_dtoa_r+0x90a>
 8008936:	f1c0 0320 	rsb	r3, r0, #32
 800893a:	2b04      	cmp	r3, #4
 800893c:	f340 808a 	ble.w	8008a54 <_dtoa_r+0x904>
 8008940:	f1c0 001c 	rsb	r0, r0, #28
 8008944:	9b04      	ldr	r3, [sp, #16]
 8008946:	4403      	add	r3, r0
 8008948:	9304      	str	r3, [sp, #16]
 800894a:	9b05      	ldr	r3, [sp, #20]
 800894c:	4403      	add	r3, r0
 800894e:	4405      	add	r5, r0
 8008950:	9305      	str	r3, [sp, #20]
 8008952:	9b04      	ldr	r3, [sp, #16]
 8008954:	2b00      	cmp	r3, #0
 8008956:	dd07      	ble.n	8008968 <_dtoa_r+0x818>
 8008958:	ee18 1a10 	vmov	r1, s16
 800895c:	461a      	mov	r2, r3
 800895e:	4620      	mov	r0, r4
 8008960:	f001 fa0e 	bl	8009d80 <__lshift>
 8008964:	ee08 0a10 	vmov	s16, r0
 8008968:	9b05      	ldr	r3, [sp, #20]
 800896a:	2b00      	cmp	r3, #0
 800896c:	dd05      	ble.n	800897a <_dtoa_r+0x82a>
 800896e:	4631      	mov	r1, r6
 8008970:	461a      	mov	r2, r3
 8008972:	4620      	mov	r0, r4
 8008974:	f001 fa04 	bl	8009d80 <__lshift>
 8008978:	4606      	mov	r6, r0
 800897a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800897c:	2b00      	cmp	r3, #0
 800897e:	d06e      	beq.n	8008a5e <_dtoa_r+0x90e>
 8008980:	ee18 0a10 	vmov	r0, s16
 8008984:	4631      	mov	r1, r6
 8008986:	f001 fa6b 	bl	8009e60 <__mcmp>
 800898a:	2800      	cmp	r0, #0
 800898c:	da67      	bge.n	8008a5e <_dtoa_r+0x90e>
 800898e:	9b00      	ldr	r3, [sp, #0]
 8008990:	3b01      	subs	r3, #1
 8008992:	ee18 1a10 	vmov	r1, s16
 8008996:	9300      	str	r3, [sp, #0]
 8008998:	220a      	movs	r2, #10
 800899a:	2300      	movs	r3, #0
 800899c:	4620      	mov	r0, r4
 800899e:	f000 fff5 	bl	800998c <__multadd>
 80089a2:	9b08      	ldr	r3, [sp, #32]
 80089a4:	ee08 0a10 	vmov	s16, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	f000 81b1 	beq.w	8008d10 <_dtoa_r+0xbc0>
 80089ae:	2300      	movs	r3, #0
 80089b0:	4639      	mov	r1, r7
 80089b2:	220a      	movs	r2, #10
 80089b4:	4620      	mov	r0, r4
 80089b6:	f000 ffe9 	bl	800998c <__multadd>
 80089ba:	9b02      	ldr	r3, [sp, #8]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	4607      	mov	r7, r0
 80089c0:	f300 808e 	bgt.w	8008ae0 <_dtoa_r+0x990>
 80089c4:	9b06      	ldr	r3, [sp, #24]
 80089c6:	2b02      	cmp	r3, #2
 80089c8:	dc51      	bgt.n	8008a6e <_dtoa_r+0x91e>
 80089ca:	e089      	b.n	8008ae0 <_dtoa_r+0x990>
 80089cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80089ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80089d2:	e74b      	b.n	800886c <_dtoa_r+0x71c>
 80089d4:	9b03      	ldr	r3, [sp, #12]
 80089d6:	1e5e      	subs	r6, r3, #1
 80089d8:	9b07      	ldr	r3, [sp, #28]
 80089da:	42b3      	cmp	r3, r6
 80089dc:	bfbf      	itttt	lt
 80089de:	9b07      	ldrlt	r3, [sp, #28]
 80089e0:	9607      	strlt	r6, [sp, #28]
 80089e2:	1af2      	sublt	r2, r6, r3
 80089e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80089e6:	bfb6      	itet	lt
 80089e8:	189b      	addlt	r3, r3, r2
 80089ea:	1b9e      	subge	r6, r3, r6
 80089ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 80089ee:	9b03      	ldr	r3, [sp, #12]
 80089f0:	bfb8      	it	lt
 80089f2:	2600      	movlt	r6, #0
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	bfb7      	itett	lt
 80089f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80089fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008a00:	1a9d      	sublt	r5, r3, r2
 8008a02:	2300      	movlt	r3, #0
 8008a04:	e734      	b.n	8008870 <_dtoa_r+0x720>
 8008a06:	9e07      	ldr	r6, [sp, #28]
 8008a08:	9d04      	ldr	r5, [sp, #16]
 8008a0a:	9f08      	ldr	r7, [sp, #32]
 8008a0c:	e73b      	b.n	8008886 <_dtoa_r+0x736>
 8008a0e:	9a07      	ldr	r2, [sp, #28]
 8008a10:	e767      	b.n	80088e2 <_dtoa_r+0x792>
 8008a12:	9b06      	ldr	r3, [sp, #24]
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	dc18      	bgt.n	8008a4a <_dtoa_r+0x8fa>
 8008a18:	f1ba 0f00 	cmp.w	sl, #0
 8008a1c:	d115      	bne.n	8008a4a <_dtoa_r+0x8fa>
 8008a1e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a22:	b993      	cbnz	r3, 8008a4a <_dtoa_r+0x8fa>
 8008a24:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008a28:	0d1b      	lsrs	r3, r3, #20
 8008a2a:	051b      	lsls	r3, r3, #20
 8008a2c:	b183      	cbz	r3, 8008a50 <_dtoa_r+0x900>
 8008a2e:	9b04      	ldr	r3, [sp, #16]
 8008a30:	3301      	adds	r3, #1
 8008a32:	9304      	str	r3, [sp, #16]
 8008a34:	9b05      	ldr	r3, [sp, #20]
 8008a36:	3301      	adds	r3, #1
 8008a38:	9305      	str	r3, [sp, #20]
 8008a3a:	f04f 0801 	mov.w	r8, #1
 8008a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f47f af6a 	bne.w	800891a <_dtoa_r+0x7ca>
 8008a46:	2001      	movs	r0, #1
 8008a48:	e76f      	b.n	800892a <_dtoa_r+0x7da>
 8008a4a:	f04f 0800 	mov.w	r8, #0
 8008a4e:	e7f6      	b.n	8008a3e <_dtoa_r+0x8ee>
 8008a50:	4698      	mov	r8, r3
 8008a52:	e7f4      	b.n	8008a3e <_dtoa_r+0x8ee>
 8008a54:	f43f af7d 	beq.w	8008952 <_dtoa_r+0x802>
 8008a58:	4618      	mov	r0, r3
 8008a5a:	301c      	adds	r0, #28
 8008a5c:	e772      	b.n	8008944 <_dtoa_r+0x7f4>
 8008a5e:	9b03      	ldr	r3, [sp, #12]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	dc37      	bgt.n	8008ad4 <_dtoa_r+0x984>
 8008a64:	9b06      	ldr	r3, [sp, #24]
 8008a66:	2b02      	cmp	r3, #2
 8008a68:	dd34      	ble.n	8008ad4 <_dtoa_r+0x984>
 8008a6a:	9b03      	ldr	r3, [sp, #12]
 8008a6c:	9302      	str	r3, [sp, #8]
 8008a6e:	9b02      	ldr	r3, [sp, #8]
 8008a70:	b96b      	cbnz	r3, 8008a8e <_dtoa_r+0x93e>
 8008a72:	4631      	mov	r1, r6
 8008a74:	2205      	movs	r2, #5
 8008a76:	4620      	mov	r0, r4
 8008a78:	f000 ff88 	bl	800998c <__multadd>
 8008a7c:	4601      	mov	r1, r0
 8008a7e:	4606      	mov	r6, r0
 8008a80:	ee18 0a10 	vmov	r0, s16
 8008a84:	f001 f9ec 	bl	8009e60 <__mcmp>
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	f73f adbb 	bgt.w	8008604 <_dtoa_r+0x4b4>
 8008a8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a90:	9d01      	ldr	r5, [sp, #4]
 8008a92:	43db      	mvns	r3, r3
 8008a94:	9300      	str	r3, [sp, #0]
 8008a96:	f04f 0800 	mov.w	r8, #0
 8008a9a:	4631      	mov	r1, r6
 8008a9c:	4620      	mov	r0, r4
 8008a9e:	f000 ff53 	bl	8009948 <_Bfree>
 8008aa2:	2f00      	cmp	r7, #0
 8008aa4:	f43f aea4 	beq.w	80087f0 <_dtoa_r+0x6a0>
 8008aa8:	f1b8 0f00 	cmp.w	r8, #0
 8008aac:	d005      	beq.n	8008aba <_dtoa_r+0x96a>
 8008aae:	45b8      	cmp	r8, r7
 8008ab0:	d003      	beq.n	8008aba <_dtoa_r+0x96a>
 8008ab2:	4641      	mov	r1, r8
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	f000 ff47 	bl	8009948 <_Bfree>
 8008aba:	4639      	mov	r1, r7
 8008abc:	4620      	mov	r0, r4
 8008abe:	f000 ff43 	bl	8009948 <_Bfree>
 8008ac2:	e695      	b.n	80087f0 <_dtoa_r+0x6a0>
 8008ac4:	2600      	movs	r6, #0
 8008ac6:	4637      	mov	r7, r6
 8008ac8:	e7e1      	b.n	8008a8e <_dtoa_r+0x93e>
 8008aca:	9700      	str	r7, [sp, #0]
 8008acc:	4637      	mov	r7, r6
 8008ace:	e599      	b.n	8008604 <_dtoa_r+0x4b4>
 8008ad0:	40240000 	.word	0x40240000
 8008ad4:	9b08      	ldr	r3, [sp, #32]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	f000 80ca 	beq.w	8008c70 <_dtoa_r+0xb20>
 8008adc:	9b03      	ldr	r3, [sp, #12]
 8008ade:	9302      	str	r3, [sp, #8]
 8008ae0:	2d00      	cmp	r5, #0
 8008ae2:	dd05      	ble.n	8008af0 <_dtoa_r+0x9a0>
 8008ae4:	4639      	mov	r1, r7
 8008ae6:	462a      	mov	r2, r5
 8008ae8:	4620      	mov	r0, r4
 8008aea:	f001 f949 	bl	8009d80 <__lshift>
 8008aee:	4607      	mov	r7, r0
 8008af0:	f1b8 0f00 	cmp.w	r8, #0
 8008af4:	d05b      	beq.n	8008bae <_dtoa_r+0xa5e>
 8008af6:	6879      	ldr	r1, [r7, #4]
 8008af8:	4620      	mov	r0, r4
 8008afa:	f000 fee5 	bl	80098c8 <_Balloc>
 8008afe:	4605      	mov	r5, r0
 8008b00:	b928      	cbnz	r0, 8008b0e <_dtoa_r+0x9be>
 8008b02:	4b87      	ldr	r3, [pc, #540]	; (8008d20 <_dtoa_r+0xbd0>)
 8008b04:	4602      	mov	r2, r0
 8008b06:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008b0a:	f7ff bb3b 	b.w	8008184 <_dtoa_r+0x34>
 8008b0e:	693a      	ldr	r2, [r7, #16]
 8008b10:	3202      	adds	r2, #2
 8008b12:	0092      	lsls	r2, r2, #2
 8008b14:	f107 010c 	add.w	r1, r7, #12
 8008b18:	300c      	adds	r0, #12
 8008b1a:	f000 fec7 	bl	80098ac <memcpy>
 8008b1e:	2201      	movs	r2, #1
 8008b20:	4629      	mov	r1, r5
 8008b22:	4620      	mov	r0, r4
 8008b24:	f001 f92c 	bl	8009d80 <__lshift>
 8008b28:	9b01      	ldr	r3, [sp, #4]
 8008b2a:	f103 0901 	add.w	r9, r3, #1
 8008b2e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008b32:	4413      	add	r3, r2
 8008b34:	9305      	str	r3, [sp, #20]
 8008b36:	f00a 0301 	and.w	r3, sl, #1
 8008b3a:	46b8      	mov	r8, r7
 8008b3c:	9304      	str	r3, [sp, #16]
 8008b3e:	4607      	mov	r7, r0
 8008b40:	4631      	mov	r1, r6
 8008b42:	ee18 0a10 	vmov	r0, s16
 8008b46:	f7ff fa75 	bl	8008034 <quorem>
 8008b4a:	4641      	mov	r1, r8
 8008b4c:	9002      	str	r0, [sp, #8]
 8008b4e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008b52:	ee18 0a10 	vmov	r0, s16
 8008b56:	f001 f983 	bl	8009e60 <__mcmp>
 8008b5a:	463a      	mov	r2, r7
 8008b5c:	9003      	str	r0, [sp, #12]
 8008b5e:	4631      	mov	r1, r6
 8008b60:	4620      	mov	r0, r4
 8008b62:	f001 f999 	bl	8009e98 <__mdiff>
 8008b66:	68c2      	ldr	r2, [r0, #12]
 8008b68:	f109 3bff 	add.w	fp, r9, #4294967295
 8008b6c:	4605      	mov	r5, r0
 8008b6e:	bb02      	cbnz	r2, 8008bb2 <_dtoa_r+0xa62>
 8008b70:	4601      	mov	r1, r0
 8008b72:	ee18 0a10 	vmov	r0, s16
 8008b76:	f001 f973 	bl	8009e60 <__mcmp>
 8008b7a:	4602      	mov	r2, r0
 8008b7c:	4629      	mov	r1, r5
 8008b7e:	4620      	mov	r0, r4
 8008b80:	9207      	str	r2, [sp, #28]
 8008b82:	f000 fee1 	bl	8009948 <_Bfree>
 8008b86:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008b8a:	ea43 0102 	orr.w	r1, r3, r2
 8008b8e:	9b04      	ldr	r3, [sp, #16]
 8008b90:	430b      	orrs	r3, r1
 8008b92:	464d      	mov	r5, r9
 8008b94:	d10f      	bne.n	8008bb6 <_dtoa_r+0xa66>
 8008b96:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008b9a:	d02a      	beq.n	8008bf2 <_dtoa_r+0xaa2>
 8008b9c:	9b03      	ldr	r3, [sp, #12]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	dd02      	ble.n	8008ba8 <_dtoa_r+0xa58>
 8008ba2:	9b02      	ldr	r3, [sp, #8]
 8008ba4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008ba8:	f88b a000 	strb.w	sl, [fp]
 8008bac:	e775      	b.n	8008a9a <_dtoa_r+0x94a>
 8008bae:	4638      	mov	r0, r7
 8008bb0:	e7ba      	b.n	8008b28 <_dtoa_r+0x9d8>
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	e7e2      	b.n	8008b7c <_dtoa_r+0xa2c>
 8008bb6:	9b03      	ldr	r3, [sp, #12]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	db04      	blt.n	8008bc6 <_dtoa_r+0xa76>
 8008bbc:	9906      	ldr	r1, [sp, #24]
 8008bbe:	430b      	orrs	r3, r1
 8008bc0:	9904      	ldr	r1, [sp, #16]
 8008bc2:	430b      	orrs	r3, r1
 8008bc4:	d122      	bne.n	8008c0c <_dtoa_r+0xabc>
 8008bc6:	2a00      	cmp	r2, #0
 8008bc8:	ddee      	ble.n	8008ba8 <_dtoa_r+0xa58>
 8008bca:	ee18 1a10 	vmov	r1, s16
 8008bce:	2201      	movs	r2, #1
 8008bd0:	4620      	mov	r0, r4
 8008bd2:	f001 f8d5 	bl	8009d80 <__lshift>
 8008bd6:	4631      	mov	r1, r6
 8008bd8:	ee08 0a10 	vmov	s16, r0
 8008bdc:	f001 f940 	bl	8009e60 <__mcmp>
 8008be0:	2800      	cmp	r0, #0
 8008be2:	dc03      	bgt.n	8008bec <_dtoa_r+0xa9c>
 8008be4:	d1e0      	bne.n	8008ba8 <_dtoa_r+0xa58>
 8008be6:	f01a 0f01 	tst.w	sl, #1
 8008bea:	d0dd      	beq.n	8008ba8 <_dtoa_r+0xa58>
 8008bec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008bf0:	d1d7      	bne.n	8008ba2 <_dtoa_r+0xa52>
 8008bf2:	2339      	movs	r3, #57	; 0x39
 8008bf4:	f88b 3000 	strb.w	r3, [fp]
 8008bf8:	462b      	mov	r3, r5
 8008bfa:	461d      	mov	r5, r3
 8008bfc:	3b01      	subs	r3, #1
 8008bfe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008c02:	2a39      	cmp	r2, #57	; 0x39
 8008c04:	d071      	beq.n	8008cea <_dtoa_r+0xb9a>
 8008c06:	3201      	adds	r2, #1
 8008c08:	701a      	strb	r2, [r3, #0]
 8008c0a:	e746      	b.n	8008a9a <_dtoa_r+0x94a>
 8008c0c:	2a00      	cmp	r2, #0
 8008c0e:	dd07      	ble.n	8008c20 <_dtoa_r+0xad0>
 8008c10:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c14:	d0ed      	beq.n	8008bf2 <_dtoa_r+0xaa2>
 8008c16:	f10a 0301 	add.w	r3, sl, #1
 8008c1a:	f88b 3000 	strb.w	r3, [fp]
 8008c1e:	e73c      	b.n	8008a9a <_dtoa_r+0x94a>
 8008c20:	9b05      	ldr	r3, [sp, #20]
 8008c22:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008c26:	4599      	cmp	r9, r3
 8008c28:	d047      	beq.n	8008cba <_dtoa_r+0xb6a>
 8008c2a:	ee18 1a10 	vmov	r1, s16
 8008c2e:	2300      	movs	r3, #0
 8008c30:	220a      	movs	r2, #10
 8008c32:	4620      	mov	r0, r4
 8008c34:	f000 feaa 	bl	800998c <__multadd>
 8008c38:	45b8      	cmp	r8, r7
 8008c3a:	ee08 0a10 	vmov	s16, r0
 8008c3e:	f04f 0300 	mov.w	r3, #0
 8008c42:	f04f 020a 	mov.w	r2, #10
 8008c46:	4641      	mov	r1, r8
 8008c48:	4620      	mov	r0, r4
 8008c4a:	d106      	bne.n	8008c5a <_dtoa_r+0xb0a>
 8008c4c:	f000 fe9e 	bl	800998c <__multadd>
 8008c50:	4680      	mov	r8, r0
 8008c52:	4607      	mov	r7, r0
 8008c54:	f109 0901 	add.w	r9, r9, #1
 8008c58:	e772      	b.n	8008b40 <_dtoa_r+0x9f0>
 8008c5a:	f000 fe97 	bl	800998c <__multadd>
 8008c5e:	4639      	mov	r1, r7
 8008c60:	4680      	mov	r8, r0
 8008c62:	2300      	movs	r3, #0
 8008c64:	220a      	movs	r2, #10
 8008c66:	4620      	mov	r0, r4
 8008c68:	f000 fe90 	bl	800998c <__multadd>
 8008c6c:	4607      	mov	r7, r0
 8008c6e:	e7f1      	b.n	8008c54 <_dtoa_r+0xb04>
 8008c70:	9b03      	ldr	r3, [sp, #12]
 8008c72:	9302      	str	r3, [sp, #8]
 8008c74:	9d01      	ldr	r5, [sp, #4]
 8008c76:	ee18 0a10 	vmov	r0, s16
 8008c7a:	4631      	mov	r1, r6
 8008c7c:	f7ff f9da 	bl	8008034 <quorem>
 8008c80:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008c84:	9b01      	ldr	r3, [sp, #4]
 8008c86:	f805 ab01 	strb.w	sl, [r5], #1
 8008c8a:	1aea      	subs	r2, r5, r3
 8008c8c:	9b02      	ldr	r3, [sp, #8]
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	dd09      	ble.n	8008ca6 <_dtoa_r+0xb56>
 8008c92:	ee18 1a10 	vmov	r1, s16
 8008c96:	2300      	movs	r3, #0
 8008c98:	220a      	movs	r2, #10
 8008c9a:	4620      	mov	r0, r4
 8008c9c:	f000 fe76 	bl	800998c <__multadd>
 8008ca0:	ee08 0a10 	vmov	s16, r0
 8008ca4:	e7e7      	b.n	8008c76 <_dtoa_r+0xb26>
 8008ca6:	9b02      	ldr	r3, [sp, #8]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	bfc8      	it	gt
 8008cac:	461d      	movgt	r5, r3
 8008cae:	9b01      	ldr	r3, [sp, #4]
 8008cb0:	bfd8      	it	le
 8008cb2:	2501      	movle	r5, #1
 8008cb4:	441d      	add	r5, r3
 8008cb6:	f04f 0800 	mov.w	r8, #0
 8008cba:	ee18 1a10 	vmov	r1, s16
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	f001 f85d 	bl	8009d80 <__lshift>
 8008cc6:	4631      	mov	r1, r6
 8008cc8:	ee08 0a10 	vmov	s16, r0
 8008ccc:	f001 f8c8 	bl	8009e60 <__mcmp>
 8008cd0:	2800      	cmp	r0, #0
 8008cd2:	dc91      	bgt.n	8008bf8 <_dtoa_r+0xaa8>
 8008cd4:	d102      	bne.n	8008cdc <_dtoa_r+0xb8c>
 8008cd6:	f01a 0f01 	tst.w	sl, #1
 8008cda:	d18d      	bne.n	8008bf8 <_dtoa_r+0xaa8>
 8008cdc:	462b      	mov	r3, r5
 8008cde:	461d      	mov	r5, r3
 8008ce0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ce4:	2a30      	cmp	r2, #48	; 0x30
 8008ce6:	d0fa      	beq.n	8008cde <_dtoa_r+0xb8e>
 8008ce8:	e6d7      	b.n	8008a9a <_dtoa_r+0x94a>
 8008cea:	9a01      	ldr	r2, [sp, #4]
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d184      	bne.n	8008bfa <_dtoa_r+0xaaa>
 8008cf0:	9b00      	ldr	r3, [sp, #0]
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	2331      	movs	r3, #49	; 0x31
 8008cf8:	7013      	strb	r3, [r2, #0]
 8008cfa:	e6ce      	b.n	8008a9a <_dtoa_r+0x94a>
 8008cfc:	4b09      	ldr	r3, [pc, #36]	; (8008d24 <_dtoa_r+0xbd4>)
 8008cfe:	f7ff ba95 	b.w	800822c <_dtoa_r+0xdc>
 8008d02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f47f aa6e 	bne.w	80081e6 <_dtoa_r+0x96>
 8008d0a:	4b07      	ldr	r3, [pc, #28]	; (8008d28 <_dtoa_r+0xbd8>)
 8008d0c:	f7ff ba8e 	b.w	800822c <_dtoa_r+0xdc>
 8008d10:	9b02      	ldr	r3, [sp, #8]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	dcae      	bgt.n	8008c74 <_dtoa_r+0xb24>
 8008d16:	9b06      	ldr	r3, [sp, #24]
 8008d18:	2b02      	cmp	r3, #2
 8008d1a:	f73f aea8 	bgt.w	8008a6e <_dtoa_r+0x91e>
 8008d1e:	e7a9      	b.n	8008c74 <_dtoa_r+0xb24>
 8008d20:	0800bc08 	.word	0x0800bc08
 8008d24:	0800be69 	.word	0x0800be69
 8008d28:	0800bb89 	.word	0x0800bb89

08008d2c <__sflush_r>:
 8008d2c:	898a      	ldrh	r2, [r1, #12]
 8008d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d32:	4605      	mov	r5, r0
 8008d34:	0710      	lsls	r0, r2, #28
 8008d36:	460c      	mov	r4, r1
 8008d38:	d458      	bmi.n	8008dec <__sflush_r+0xc0>
 8008d3a:	684b      	ldr	r3, [r1, #4]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	dc05      	bgt.n	8008d4c <__sflush_r+0x20>
 8008d40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	dc02      	bgt.n	8008d4c <__sflush_r+0x20>
 8008d46:	2000      	movs	r0, #0
 8008d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d4e:	2e00      	cmp	r6, #0
 8008d50:	d0f9      	beq.n	8008d46 <__sflush_r+0x1a>
 8008d52:	2300      	movs	r3, #0
 8008d54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d58:	682f      	ldr	r7, [r5, #0]
 8008d5a:	602b      	str	r3, [r5, #0]
 8008d5c:	d032      	beq.n	8008dc4 <__sflush_r+0x98>
 8008d5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d60:	89a3      	ldrh	r3, [r4, #12]
 8008d62:	075a      	lsls	r2, r3, #29
 8008d64:	d505      	bpl.n	8008d72 <__sflush_r+0x46>
 8008d66:	6863      	ldr	r3, [r4, #4]
 8008d68:	1ac0      	subs	r0, r0, r3
 8008d6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d6c:	b10b      	cbz	r3, 8008d72 <__sflush_r+0x46>
 8008d6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d70:	1ac0      	subs	r0, r0, r3
 8008d72:	2300      	movs	r3, #0
 8008d74:	4602      	mov	r2, r0
 8008d76:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d78:	6a21      	ldr	r1, [r4, #32]
 8008d7a:	4628      	mov	r0, r5
 8008d7c:	47b0      	blx	r6
 8008d7e:	1c43      	adds	r3, r0, #1
 8008d80:	89a3      	ldrh	r3, [r4, #12]
 8008d82:	d106      	bne.n	8008d92 <__sflush_r+0x66>
 8008d84:	6829      	ldr	r1, [r5, #0]
 8008d86:	291d      	cmp	r1, #29
 8008d88:	d82c      	bhi.n	8008de4 <__sflush_r+0xb8>
 8008d8a:	4a2a      	ldr	r2, [pc, #168]	; (8008e34 <__sflush_r+0x108>)
 8008d8c:	40ca      	lsrs	r2, r1
 8008d8e:	07d6      	lsls	r6, r2, #31
 8008d90:	d528      	bpl.n	8008de4 <__sflush_r+0xb8>
 8008d92:	2200      	movs	r2, #0
 8008d94:	6062      	str	r2, [r4, #4]
 8008d96:	04d9      	lsls	r1, r3, #19
 8008d98:	6922      	ldr	r2, [r4, #16]
 8008d9a:	6022      	str	r2, [r4, #0]
 8008d9c:	d504      	bpl.n	8008da8 <__sflush_r+0x7c>
 8008d9e:	1c42      	adds	r2, r0, #1
 8008da0:	d101      	bne.n	8008da6 <__sflush_r+0x7a>
 8008da2:	682b      	ldr	r3, [r5, #0]
 8008da4:	b903      	cbnz	r3, 8008da8 <__sflush_r+0x7c>
 8008da6:	6560      	str	r0, [r4, #84]	; 0x54
 8008da8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008daa:	602f      	str	r7, [r5, #0]
 8008dac:	2900      	cmp	r1, #0
 8008dae:	d0ca      	beq.n	8008d46 <__sflush_r+0x1a>
 8008db0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008db4:	4299      	cmp	r1, r3
 8008db6:	d002      	beq.n	8008dbe <__sflush_r+0x92>
 8008db8:	4628      	mov	r0, r5
 8008dba:	f001 fa5d 	bl	800a278 <_free_r>
 8008dbe:	2000      	movs	r0, #0
 8008dc0:	6360      	str	r0, [r4, #52]	; 0x34
 8008dc2:	e7c1      	b.n	8008d48 <__sflush_r+0x1c>
 8008dc4:	6a21      	ldr	r1, [r4, #32]
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	4628      	mov	r0, r5
 8008dca:	47b0      	blx	r6
 8008dcc:	1c41      	adds	r1, r0, #1
 8008dce:	d1c7      	bne.n	8008d60 <__sflush_r+0x34>
 8008dd0:	682b      	ldr	r3, [r5, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d0c4      	beq.n	8008d60 <__sflush_r+0x34>
 8008dd6:	2b1d      	cmp	r3, #29
 8008dd8:	d001      	beq.n	8008dde <__sflush_r+0xb2>
 8008dda:	2b16      	cmp	r3, #22
 8008ddc:	d101      	bne.n	8008de2 <__sflush_r+0xb6>
 8008dde:	602f      	str	r7, [r5, #0]
 8008de0:	e7b1      	b.n	8008d46 <__sflush_r+0x1a>
 8008de2:	89a3      	ldrh	r3, [r4, #12]
 8008de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008de8:	81a3      	strh	r3, [r4, #12]
 8008dea:	e7ad      	b.n	8008d48 <__sflush_r+0x1c>
 8008dec:	690f      	ldr	r7, [r1, #16]
 8008dee:	2f00      	cmp	r7, #0
 8008df0:	d0a9      	beq.n	8008d46 <__sflush_r+0x1a>
 8008df2:	0793      	lsls	r3, r2, #30
 8008df4:	680e      	ldr	r6, [r1, #0]
 8008df6:	bf08      	it	eq
 8008df8:	694b      	ldreq	r3, [r1, #20]
 8008dfa:	600f      	str	r7, [r1, #0]
 8008dfc:	bf18      	it	ne
 8008dfe:	2300      	movne	r3, #0
 8008e00:	eba6 0807 	sub.w	r8, r6, r7
 8008e04:	608b      	str	r3, [r1, #8]
 8008e06:	f1b8 0f00 	cmp.w	r8, #0
 8008e0a:	dd9c      	ble.n	8008d46 <__sflush_r+0x1a>
 8008e0c:	6a21      	ldr	r1, [r4, #32]
 8008e0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e10:	4643      	mov	r3, r8
 8008e12:	463a      	mov	r2, r7
 8008e14:	4628      	mov	r0, r5
 8008e16:	47b0      	blx	r6
 8008e18:	2800      	cmp	r0, #0
 8008e1a:	dc06      	bgt.n	8008e2a <__sflush_r+0xfe>
 8008e1c:	89a3      	ldrh	r3, [r4, #12]
 8008e1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e22:	81a3      	strh	r3, [r4, #12]
 8008e24:	f04f 30ff 	mov.w	r0, #4294967295
 8008e28:	e78e      	b.n	8008d48 <__sflush_r+0x1c>
 8008e2a:	4407      	add	r7, r0
 8008e2c:	eba8 0800 	sub.w	r8, r8, r0
 8008e30:	e7e9      	b.n	8008e06 <__sflush_r+0xda>
 8008e32:	bf00      	nop
 8008e34:	20400001 	.word	0x20400001

08008e38 <_fflush_r>:
 8008e38:	b538      	push	{r3, r4, r5, lr}
 8008e3a:	690b      	ldr	r3, [r1, #16]
 8008e3c:	4605      	mov	r5, r0
 8008e3e:	460c      	mov	r4, r1
 8008e40:	b913      	cbnz	r3, 8008e48 <_fflush_r+0x10>
 8008e42:	2500      	movs	r5, #0
 8008e44:	4628      	mov	r0, r5
 8008e46:	bd38      	pop	{r3, r4, r5, pc}
 8008e48:	b118      	cbz	r0, 8008e52 <_fflush_r+0x1a>
 8008e4a:	6983      	ldr	r3, [r0, #24]
 8008e4c:	b90b      	cbnz	r3, 8008e52 <_fflush_r+0x1a>
 8008e4e:	f000 f887 	bl	8008f60 <__sinit>
 8008e52:	4b14      	ldr	r3, [pc, #80]	; (8008ea4 <_fflush_r+0x6c>)
 8008e54:	429c      	cmp	r4, r3
 8008e56:	d11b      	bne.n	8008e90 <_fflush_r+0x58>
 8008e58:	686c      	ldr	r4, [r5, #4]
 8008e5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d0ef      	beq.n	8008e42 <_fflush_r+0xa>
 8008e62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e64:	07d0      	lsls	r0, r2, #31
 8008e66:	d404      	bmi.n	8008e72 <_fflush_r+0x3a>
 8008e68:	0599      	lsls	r1, r3, #22
 8008e6a:	d402      	bmi.n	8008e72 <_fflush_r+0x3a>
 8008e6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e6e:	f000 fc88 	bl	8009782 <__retarget_lock_acquire_recursive>
 8008e72:	4628      	mov	r0, r5
 8008e74:	4621      	mov	r1, r4
 8008e76:	f7ff ff59 	bl	8008d2c <__sflush_r>
 8008e7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e7c:	07da      	lsls	r2, r3, #31
 8008e7e:	4605      	mov	r5, r0
 8008e80:	d4e0      	bmi.n	8008e44 <_fflush_r+0xc>
 8008e82:	89a3      	ldrh	r3, [r4, #12]
 8008e84:	059b      	lsls	r3, r3, #22
 8008e86:	d4dd      	bmi.n	8008e44 <_fflush_r+0xc>
 8008e88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e8a:	f000 fc7b 	bl	8009784 <__retarget_lock_release_recursive>
 8008e8e:	e7d9      	b.n	8008e44 <_fflush_r+0xc>
 8008e90:	4b05      	ldr	r3, [pc, #20]	; (8008ea8 <_fflush_r+0x70>)
 8008e92:	429c      	cmp	r4, r3
 8008e94:	d101      	bne.n	8008e9a <_fflush_r+0x62>
 8008e96:	68ac      	ldr	r4, [r5, #8]
 8008e98:	e7df      	b.n	8008e5a <_fflush_r+0x22>
 8008e9a:	4b04      	ldr	r3, [pc, #16]	; (8008eac <_fflush_r+0x74>)
 8008e9c:	429c      	cmp	r4, r3
 8008e9e:	bf08      	it	eq
 8008ea0:	68ec      	ldreq	r4, [r5, #12]
 8008ea2:	e7da      	b.n	8008e5a <_fflush_r+0x22>
 8008ea4:	0800bc3c 	.word	0x0800bc3c
 8008ea8:	0800bc5c 	.word	0x0800bc5c
 8008eac:	0800bc1c 	.word	0x0800bc1c

08008eb0 <std>:
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	b510      	push	{r4, lr}
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	e9c0 3300 	strd	r3, r3, [r0]
 8008eba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ebe:	6083      	str	r3, [r0, #8]
 8008ec0:	8181      	strh	r1, [r0, #12]
 8008ec2:	6643      	str	r3, [r0, #100]	; 0x64
 8008ec4:	81c2      	strh	r2, [r0, #14]
 8008ec6:	6183      	str	r3, [r0, #24]
 8008ec8:	4619      	mov	r1, r3
 8008eca:	2208      	movs	r2, #8
 8008ecc:	305c      	adds	r0, #92	; 0x5c
 8008ece:	f7fd f947 	bl	8006160 <memset>
 8008ed2:	4b05      	ldr	r3, [pc, #20]	; (8008ee8 <std+0x38>)
 8008ed4:	6263      	str	r3, [r4, #36]	; 0x24
 8008ed6:	4b05      	ldr	r3, [pc, #20]	; (8008eec <std+0x3c>)
 8008ed8:	62a3      	str	r3, [r4, #40]	; 0x28
 8008eda:	4b05      	ldr	r3, [pc, #20]	; (8008ef0 <std+0x40>)
 8008edc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008ede:	4b05      	ldr	r3, [pc, #20]	; (8008ef4 <std+0x44>)
 8008ee0:	6224      	str	r4, [r4, #32]
 8008ee2:	6323      	str	r3, [r4, #48]	; 0x30
 8008ee4:	bd10      	pop	{r4, pc}
 8008ee6:	bf00      	nop
 8008ee8:	08007051 	.word	0x08007051
 8008eec:	08007077 	.word	0x08007077
 8008ef0:	080070af 	.word	0x080070af
 8008ef4:	080070d3 	.word	0x080070d3

08008ef8 <_cleanup_r>:
 8008ef8:	4901      	ldr	r1, [pc, #4]	; (8008f00 <_cleanup_r+0x8>)
 8008efa:	f000 b8af 	b.w	800905c <_fwalk_reent>
 8008efe:	bf00      	nop
 8008f00:	08008e39 	.word	0x08008e39

08008f04 <__sfmoreglue>:
 8008f04:	b570      	push	{r4, r5, r6, lr}
 8008f06:	2268      	movs	r2, #104	; 0x68
 8008f08:	1e4d      	subs	r5, r1, #1
 8008f0a:	4355      	muls	r5, r2
 8008f0c:	460e      	mov	r6, r1
 8008f0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008f12:	f001 fa1d 	bl	800a350 <_malloc_r>
 8008f16:	4604      	mov	r4, r0
 8008f18:	b140      	cbz	r0, 8008f2c <__sfmoreglue+0x28>
 8008f1a:	2100      	movs	r1, #0
 8008f1c:	e9c0 1600 	strd	r1, r6, [r0]
 8008f20:	300c      	adds	r0, #12
 8008f22:	60a0      	str	r0, [r4, #8]
 8008f24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008f28:	f7fd f91a 	bl	8006160 <memset>
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	bd70      	pop	{r4, r5, r6, pc}

08008f30 <__sfp_lock_acquire>:
 8008f30:	4801      	ldr	r0, [pc, #4]	; (8008f38 <__sfp_lock_acquire+0x8>)
 8008f32:	f000 bc26 	b.w	8009782 <__retarget_lock_acquire_recursive>
 8008f36:	bf00      	nop
 8008f38:	200008e1 	.word	0x200008e1

08008f3c <__sfp_lock_release>:
 8008f3c:	4801      	ldr	r0, [pc, #4]	; (8008f44 <__sfp_lock_release+0x8>)
 8008f3e:	f000 bc21 	b.w	8009784 <__retarget_lock_release_recursive>
 8008f42:	bf00      	nop
 8008f44:	200008e1 	.word	0x200008e1

08008f48 <__sinit_lock_acquire>:
 8008f48:	4801      	ldr	r0, [pc, #4]	; (8008f50 <__sinit_lock_acquire+0x8>)
 8008f4a:	f000 bc1a 	b.w	8009782 <__retarget_lock_acquire_recursive>
 8008f4e:	bf00      	nop
 8008f50:	200008e2 	.word	0x200008e2

08008f54 <__sinit_lock_release>:
 8008f54:	4801      	ldr	r0, [pc, #4]	; (8008f5c <__sinit_lock_release+0x8>)
 8008f56:	f000 bc15 	b.w	8009784 <__retarget_lock_release_recursive>
 8008f5a:	bf00      	nop
 8008f5c:	200008e2 	.word	0x200008e2

08008f60 <__sinit>:
 8008f60:	b510      	push	{r4, lr}
 8008f62:	4604      	mov	r4, r0
 8008f64:	f7ff fff0 	bl	8008f48 <__sinit_lock_acquire>
 8008f68:	69a3      	ldr	r3, [r4, #24]
 8008f6a:	b11b      	cbz	r3, 8008f74 <__sinit+0x14>
 8008f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f70:	f7ff bff0 	b.w	8008f54 <__sinit_lock_release>
 8008f74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008f78:	6523      	str	r3, [r4, #80]	; 0x50
 8008f7a:	4b13      	ldr	r3, [pc, #76]	; (8008fc8 <__sinit+0x68>)
 8008f7c:	4a13      	ldr	r2, [pc, #76]	; (8008fcc <__sinit+0x6c>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	62a2      	str	r2, [r4, #40]	; 0x28
 8008f82:	42a3      	cmp	r3, r4
 8008f84:	bf04      	itt	eq
 8008f86:	2301      	moveq	r3, #1
 8008f88:	61a3      	streq	r3, [r4, #24]
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	f000 f820 	bl	8008fd0 <__sfp>
 8008f90:	6060      	str	r0, [r4, #4]
 8008f92:	4620      	mov	r0, r4
 8008f94:	f000 f81c 	bl	8008fd0 <__sfp>
 8008f98:	60a0      	str	r0, [r4, #8]
 8008f9a:	4620      	mov	r0, r4
 8008f9c:	f000 f818 	bl	8008fd0 <__sfp>
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	60e0      	str	r0, [r4, #12]
 8008fa4:	2104      	movs	r1, #4
 8008fa6:	6860      	ldr	r0, [r4, #4]
 8008fa8:	f7ff ff82 	bl	8008eb0 <std>
 8008fac:	68a0      	ldr	r0, [r4, #8]
 8008fae:	2201      	movs	r2, #1
 8008fb0:	2109      	movs	r1, #9
 8008fb2:	f7ff ff7d 	bl	8008eb0 <std>
 8008fb6:	68e0      	ldr	r0, [r4, #12]
 8008fb8:	2202      	movs	r2, #2
 8008fba:	2112      	movs	r1, #18
 8008fbc:	f7ff ff78 	bl	8008eb0 <std>
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	61a3      	str	r3, [r4, #24]
 8008fc4:	e7d2      	b.n	8008f6c <__sinit+0xc>
 8008fc6:	bf00      	nop
 8008fc8:	0800b9fc 	.word	0x0800b9fc
 8008fcc:	08008ef9 	.word	0x08008ef9

08008fd0 <__sfp>:
 8008fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fd2:	4607      	mov	r7, r0
 8008fd4:	f7ff ffac 	bl	8008f30 <__sfp_lock_acquire>
 8008fd8:	4b1e      	ldr	r3, [pc, #120]	; (8009054 <__sfp+0x84>)
 8008fda:	681e      	ldr	r6, [r3, #0]
 8008fdc:	69b3      	ldr	r3, [r6, #24]
 8008fde:	b913      	cbnz	r3, 8008fe6 <__sfp+0x16>
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	f7ff ffbd 	bl	8008f60 <__sinit>
 8008fe6:	3648      	adds	r6, #72	; 0x48
 8008fe8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008fec:	3b01      	subs	r3, #1
 8008fee:	d503      	bpl.n	8008ff8 <__sfp+0x28>
 8008ff0:	6833      	ldr	r3, [r6, #0]
 8008ff2:	b30b      	cbz	r3, 8009038 <__sfp+0x68>
 8008ff4:	6836      	ldr	r6, [r6, #0]
 8008ff6:	e7f7      	b.n	8008fe8 <__sfp+0x18>
 8008ff8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008ffc:	b9d5      	cbnz	r5, 8009034 <__sfp+0x64>
 8008ffe:	4b16      	ldr	r3, [pc, #88]	; (8009058 <__sfp+0x88>)
 8009000:	60e3      	str	r3, [r4, #12]
 8009002:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009006:	6665      	str	r5, [r4, #100]	; 0x64
 8009008:	f000 fbba 	bl	8009780 <__retarget_lock_init_recursive>
 800900c:	f7ff ff96 	bl	8008f3c <__sfp_lock_release>
 8009010:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009014:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009018:	6025      	str	r5, [r4, #0]
 800901a:	61a5      	str	r5, [r4, #24]
 800901c:	2208      	movs	r2, #8
 800901e:	4629      	mov	r1, r5
 8009020:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009024:	f7fd f89c 	bl	8006160 <memset>
 8009028:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800902c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009030:	4620      	mov	r0, r4
 8009032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009034:	3468      	adds	r4, #104	; 0x68
 8009036:	e7d9      	b.n	8008fec <__sfp+0x1c>
 8009038:	2104      	movs	r1, #4
 800903a:	4638      	mov	r0, r7
 800903c:	f7ff ff62 	bl	8008f04 <__sfmoreglue>
 8009040:	4604      	mov	r4, r0
 8009042:	6030      	str	r0, [r6, #0]
 8009044:	2800      	cmp	r0, #0
 8009046:	d1d5      	bne.n	8008ff4 <__sfp+0x24>
 8009048:	f7ff ff78 	bl	8008f3c <__sfp_lock_release>
 800904c:	230c      	movs	r3, #12
 800904e:	603b      	str	r3, [r7, #0]
 8009050:	e7ee      	b.n	8009030 <__sfp+0x60>
 8009052:	bf00      	nop
 8009054:	0800b9fc 	.word	0x0800b9fc
 8009058:	ffff0001 	.word	0xffff0001

0800905c <_fwalk_reent>:
 800905c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009060:	4606      	mov	r6, r0
 8009062:	4688      	mov	r8, r1
 8009064:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009068:	2700      	movs	r7, #0
 800906a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800906e:	f1b9 0901 	subs.w	r9, r9, #1
 8009072:	d505      	bpl.n	8009080 <_fwalk_reent+0x24>
 8009074:	6824      	ldr	r4, [r4, #0]
 8009076:	2c00      	cmp	r4, #0
 8009078:	d1f7      	bne.n	800906a <_fwalk_reent+0xe>
 800907a:	4638      	mov	r0, r7
 800907c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009080:	89ab      	ldrh	r3, [r5, #12]
 8009082:	2b01      	cmp	r3, #1
 8009084:	d907      	bls.n	8009096 <_fwalk_reent+0x3a>
 8009086:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800908a:	3301      	adds	r3, #1
 800908c:	d003      	beq.n	8009096 <_fwalk_reent+0x3a>
 800908e:	4629      	mov	r1, r5
 8009090:	4630      	mov	r0, r6
 8009092:	47c0      	blx	r8
 8009094:	4307      	orrs	r7, r0
 8009096:	3568      	adds	r5, #104	; 0x68
 8009098:	e7e9      	b.n	800906e <_fwalk_reent+0x12>

0800909a <rshift>:
 800909a:	6903      	ldr	r3, [r0, #16]
 800909c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80090a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80090a4:	ea4f 1261 	mov.w	r2, r1, asr #5
 80090a8:	f100 0414 	add.w	r4, r0, #20
 80090ac:	dd45      	ble.n	800913a <rshift+0xa0>
 80090ae:	f011 011f 	ands.w	r1, r1, #31
 80090b2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80090b6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80090ba:	d10c      	bne.n	80090d6 <rshift+0x3c>
 80090bc:	f100 0710 	add.w	r7, r0, #16
 80090c0:	4629      	mov	r1, r5
 80090c2:	42b1      	cmp	r1, r6
 80090c4:	d334      	bcc.n	8009130 <rshift+0x96>
 80090c6:	1a9b      	subs	r3, r3, r2
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	1eea      	subs	r2, r5, #3
 80090cc:	4296      	cmp	r6, r2
 80090ce:	bf38      	it	cc
 80090d0:	2300      	movcc	r3, #0
 80090d2:	4423      	add	r3, r4
 80090d4:	e015      	b.n	8009102 <rshift+0x68>
 80090d6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80090da:	f1c1 0820 	rsb	r8, r1, #32
 80090de:	40cf      	lsrs	r7, r1
 80090e0:	f105 0e04 	add.w	lr, r5, #4
 80090e4:	46a1      	mov	r9, r4
 80090e6:	4576      	cmp	r6, lr
 80090e8:	46f4      	mov	ip, lr
 80090ea:	d815      	bhi.n	8009118 <rshift+0x7e>
 80090ec:	1a9a      	subs	r2, r3, r2
 80090ee:	0092      	lsls	r2, r2, #2
 80090f0:	3a04      	subs	r2, #4
 80090f2:	3501      	adds	r5, #1
 80090f4:	42ae      	cmp	r6, r5
 80090f6:	bf38      	it	cc
 80090f8:	2200      	movcc	r2, #0
 80090fa:	18a3      	adds	r3, r4, r2
 80090fc:	50a7      	str	r7, [r4, r2]
 80090fe:	b107      	cbz	r7, 8009102 <rshift+0x68>
 8009100:	3304      	adds	r3, #4
 8009102:	1b1a      	subs	r2, r3, r4
 8009104:	42a3      	cmp	r3, r4
 8009106:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800910a:	bf08      	it	eq
 800910c:	2300      	moveq	r3, #0
 800910e:	6102      	str	r2, [r0, #16]
 8009110:	bf08      	it	eq
 8009112:	6143      	streq	r3, [r0, #20]
 8009114:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009118:	f8dc c000 	ldr.w	ip, [ip]
 800911c:	fa0c fc08 	lsl.w	ip, ip, r8
 8009120:	ea4c 0707 	orr.w	r7, ip, r7
 8009124:	f849 7b04 	str.w	r7, [r9], #4
 8009128:	f85e 7b04 	ldr.w	r7, [lr], #4
 800912c:	40cf      	lsrs	r7, r1
 800912e:	e7da      	b.n	80090e6 <rshift+0x4c>
 8009130:	f851 cb04 	ldr.w	ip, [r1], #4
 8009134:	f847 cf04 	str.w	ip, [r7, #4]!
 8009138:	e7c3      	b.n	80090c2 <rshift+0x28>
 800913a:	4623      	mov	r3, r4
 800913c:	e7e1      	b.n	8009102 <rshift+0x68>

0800913e <__hexdig_fun>:
 800913e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009142:	2b09      	cmp	r3, #9
 8009144:	d802      	bhi.n	800914c <__hexdig_fun+0xe>
 8009146:	3820      	subs	r0, #32
 8009148:	b2c0      	uxtb	r0, r0
 800914a:	4770      	bx	lr
 800914c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009150:	2b05      	cmp	r3, #5
 8009152:	d801      	bhi.n	8009158 <__hexdig_fun+0x1a>
 8009154:	3847      	subs	r0, #71	; 0x47
 8009156:	e7f7      	b.n	8009148 <__hexdig_fun+0xa>
 8009158:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800915c:	2b05      	cmp	r3, #5
 800915e:	d801      	bhi.n	8009164 <__hexdig_fun+0x26>
 8009160:	3827      	subs	r0, #39	; 0x27
 8009162:	e7f1      	b.n	8009148 <__hexdig_fun+0xa>
 8009164:	2000      	movs	r0, #0
 8009166:	4770      	bx	lr

08009168 <__gethex>:
 8009168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800916c:	ed2d 8b02 	vpush	{d8}
 8009170:	b089      	sub	sp, #36	; 0x24
 8009172:	ee08 0a10 	vmov	s16, r0
 8009176:	9304      	str	r3, [sp, #16]
 8009178:	4bb4      	ldr	r3, [pc, #720]	; (800944c <__gethex+0x2e4>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	9301      	str	r3, [sp, #4]
 800917e:	4618      	mov	r0, r3
 8009180:	468b      	mov	fp, r1
 8009182:	4690      	mov	r8, r2
 8009184:	f7f7 f824 	bl	80001d0 <strlen>
 8009188:	9b01      	ldr	r3, [sp, #4]
 800918a:	f8db 2000 	ldr.w	r2, [fp]
 800918e:	4403      	add	r3, r0
 8009190:	4682      	mov	sl, r0
 8009192:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009196:	9305      	str	r3, [sp, #20]
 8009198:	1c93      	adds	r3, r2, #2
 800919a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800919e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80091a2:	32fe      	adds	r2, #254	; 0xfe
 80091a4:	18d1      	adds	r1, r2, r3
 80091a6:	461f      	mov	r7, r3
 80091a8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80091ac:	9100      	str	r1, [sp, #0]
 80091ae:	2830      	cmp	r0, #48	; 0x30
 80091b0:	d0f8      	beq.n	80091a4 <__gethex+0x3c>
 80091b2:	f7ff ffc4 	bl	800913e <__hexdig_fun>
 80091b6:	4604      	mov	r4, r0
 80091b8:	2800      	cmp	r0, #0
 80091ba:	d13a      	bne.n	8009232 <__gethex+0xca>
 80091bc:	9901      	ldr	r1, [sp, #4]
 80091be:	4652      	mov	r2, sl
 80091c0:	4638      	mov	r0, r7
 80091c2:	f7fd ff92 	bl	80070ea <strncmp>
 80091c6:	4605      	mov	r5, r0
 80091c8:	2800      	cmp	r0, #0
 80091ca:	d168      	bne.n	800929e <__gethex+0x136>
 80091cc:	f817 000a 	ldrb.w	r0, [r7, sl]
 80091d0:	eb07 060a 	add.w	r6, r7, sl
 80091d4:	f7ff ffb3 	bl	800913e <__hexdig_fun>
 80091d8:	2800      	cmp	r0, #0
 80091da:	d062      	beq.n	80092a2 <__gethex+0x13a>
 80091dc:	4633      	mov	r3, r6
 80091de:	7818      	ldrb	r0, [r3, #0]
 80091e0:	2830      	cmp	r0, #48	; 0x30
 80091e2:	461f      	mov	r7, r3
 80091e4:	f103 0301 	add.w	r3, r3, #1
 80091e8:	d0f9      	beq.n	80091de <__gethex+0x76>
 80091ea:	f7ff ffa8 	bl	800913e <__hexdig_fun>
 80091ee:	2301      	movs	r3, #1
 80091f0:	fab0 f480 	clz	r4, r0
 80091f4:	0964      	lsrs	r4, r4, #5
 80091f6:	4635      	mov	r5, r6
 80091f8:	9300      	str	r3, [sp, #0]
 80091fa:	463a      	mov	r2, r7
 80091fc:	4616      	mov	r6, r2
 80091fe:	3201      	adds	r2, #1
 8009200:	7830      	ldrb	r0, [r6, #0]
 8009202:	f7ff ff9c 	bl	800913e <__hexdig_fun>
 8009206:	2800      	cmp	r0, #0
 8009208:	d1f8      	bne.n	80091fc <__gethex+0x94>
 800920a:	9901      	ldr	r1, [sp, #4]
 800920c:	4652      	mov	r2, sl
 800920e:	4630      	mov	r0, r6
 8009210:	f7fd ff6b 	bl	80070ea <strncmp>
 8009214:	b980      	cbnz	r0, 8009238 <__gethex+0xd0>
 8009216:	b94d      	cbnz	r5, 800922c <__gethex+0xc4>
 8009218:	eb06 050a 	add.w	r5, r6, sl
 800921c:	462a      	mov	r2, r5
 800921e:	4616      	mov	r6, r2
 8009220:	3201      	adds	r2, #1
 8009222:	7830      	ldrb	r0, [r6, #0]
 8009224:	f7ff ff8b 	bl	800913e <__hexdig_fun>
 8009228:	2800      	cmp	r0, #0
 800922a:	d1f8      	bne.n	800921e <__gethex+0xb6>
 800922c:	1bad      	subs	r5, r5, r6
 800922e:	00ad      	lsls	r5, r5, #2
 8009230:	e004      	b.n	800923c <__gethex+0xd4>
 8009232:	2400      	movs	r4, #0
 8009234:	4625      	mov	r5, r4
 8009236:	e7e0      	b.n	80091fa <__gethex+0x92>
 8009238:	2d00      	cmp	r5, #0
 800923a:	d1f7      	bne.n	800922c <__gethex+0xc4>
 800923c:	7833      	ldrb	r3, [r6, #0]
 800923e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009242:	2b50      	cmp	r3, #80	; 0x50
 8009244:	d13b      	bne.n	80092be <__gethex+0x156>
 8009246:	7873      	ldrb	r3, [r6, #1]
 8009248:	2b2b      	cmp	r3, #43	; 0x2b
 800924a:	d02c      	beq.n	80092a6 <__gethex+0x13e>
 800924c:	2b2d      	cmp	r3, #45	; 0x2d
 800924e:	d02e      	beq.n	80092ae <__gethex+0x146>
 8009250:	1c71      	adds	r1, r6, #1
 8009252:	f04f 0900 	mov.w	r9, #0
 8009256:	7808      	ldrb	r0, [r1, #0]
 8009258:	f7ff ff71 	bl	800913e <__hexdig_fun>
 800925c:	1e43      	subs	r3, r0, #1
 800925e:	b2db      	uxtb	r3, r3
 8009260:	2b18      	cmp	r3, #24
 8009262:	d82c      	bhi.n	80092be <__gethex+0x156>
 8009264:	f1a0 0210 	sub.w	r2, r0, #16
 8009268:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800926c:	f7ff ff67 	bl	800913e <__hexdig_fun>
 8009270:	1e43      	subs	r3, r0, #1
 8009272:	b2db      	uxtb	r3, r3
 8009274:	2b18      	cmp	r3, #24
 8009276:	d91d      	bls.n	80092b4 <__gethex+0x14c>
 8009278:	f1b9 0f00 	cmp.w	r9, #0
 800927c:	d000      	beq.n	8009280 <__gethex+0x118>
 800927e:	4252      	negs	r2, r2
 8009280:	4415      	add	r5, r2
 8009282:	f8cb 1000 	str.w	r1, [fp]
 8009286:	b1e4      	cbz	r4, 80092c2 <__gethex+0x15a>
 8009288:	9b00      	ldr	r3, [sp, #0]
 800928a:	2b00      	cmp	r3, #0
 800928c:	bf14      	ite	ne
 800928e:	2700      	movne	r7, #0
 8009290:	2706      	moveq	r7, #6
 8009292:	4638      	mov	r0, r7
 8009294:	b009      	add	sp, #36	; 0x24
 8009296:	ecbd 8b02 	vpop	{d8}
 800929a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800929e:	463e      	mov	r6, r7
 80092a0:	4625      	mov	r5, r4
 80092a2:	2401      	movs	r4, #1
 80092a4:	e7ca      	b.n	800923c <__gethex+0xd4>
 80092a6:	f04f 0900 	mov.w	r9, #0
 80092aa:	1cb1      	adds	r1, r6, #2
 80092ac:	e7d3      	b.n	8009256 <__gethex+0xee>
 80092ae:	f04f 0901 	mov.w	r9, #1
 80092b2:	e7fa      	b.n	80092aa <__gethex+0x142>
 80092b4:	230a      	movs	r3, #10
 80092b6:	fb03 0202 	mla	r2, r3, r2, r0
 80092ba:	3a10      	subs	r2, #16
 80092bc:	e7d4      	b.n	8009268 <__gethex+0x100>
 80092be:	4631      	mov	r1, r6
 80092c0:	e7df      	b.n	8009282 <__gethex+0x11a>
 80092c2:	1bf3      	subs	r3, r6, r7
 80092c4:	3b01      	subs	r3, #1
 80092c6:	4621      	mov	r1, r4
 80092c8:	2b07      	cmp	r3, #7
 80092ca:	dc0b      	bgt.n	80092e4 <__gethex+0x17c>
 80092cc:	ee18 0a10 	vmov	r0, s16
 80092d0:	f000 fafa 	bl	80098c8 <_Balloc>
 80092d4:	4604      	mov	r4, r0
 80092d6:	b940      	cbnz	r0, 80092ea <__gethex+0x182>
 80092d8:	4b5d      	ldr	r3, [pc, #372]	; (8009450 <__gethex+0x2e8>)
 80092da:	4602      	mov	r2, r0
 80092dc:	21de      	movs	r1, #222	; 0xde
 80092de:	485d      	ldr	r0, [pc, #372]	; (8009454 <__gethex+0x2ec>)
 80092e0:	f001 ffea 	bl	800b2b8 <__assert_func>
 80092e4:	3101      	adds	r1, #1
 80092e6:	105b      	asrs	r3, r3, #1
 80092e8:	e7ee      	b.n	80092c8 <__gethex+0x160>
 80092ea:	f100 0914 	add.w	r9, r0, #20
 80092ee:	f04f 0b00 	mov.w	fp, #0
 80092f2:	f1ca 0301 	rsb	r3, sl, #1
 80092f6:	f8cd 9008 	str.w	r9, [sp, #8]
 80092fa:	f8cd b000 	str.w	fp, [sp]
 80092fe:	9306      	str	r3, [sp, #24]
 8009300:	42b7      	cmp	r7, r6
 8009302:	d340      	bcc.n	8009386 <__gethex+0x21e>
 8009304:	9802      	ldr	r0, [sp, #8]
 8009306:	9b00      	ldr	r3, [sp, #0]
 8009308:	f840 3b04 	str.w	r3, [r0], #4
 800930c:	eba0 0009 	sub.w	r0, r0, r9
 8009310:	1080      	asrs	r0, r0, #2
 8009312:	0146      	lsls	r6, r0, #5
 8009314:	6120      	str	r0, [r4, #16]
 8009316:	4618      	mov	r0, r3
 8009318:	f000 fbc8 	bl	8009aac <__hi0bits>
 800931c:	1a30      	subs	r0, r6, r0
 800931e:	f8d8 6000 	ldr.w	r6, [r8]
 8009322:	42b0      	cmp	r0, r6
 8009324:	dd63      	ble.n	80093ee <__gethex+0x286>
 8009326:	1b87      	subs	r7, r0, r6
 8009328:	4639      	mov	r1, r7
 800932a:	4620      	mov	r0, r4
 800932c:	f000 ff6c 	bl	800a208 <__any_on>
 8009330:	4682      	mov	sl, r0
 8009332:	b1a8      	cbz	r0, 8009360 <__gethex+0x1f8>
 8009334:	1e7b      	subs	r3, r7, #1
 8009336:	1159      	asrs	r1, r3, #5
 8009338:	f003 021f 	and.w	r2, r3, #31
 800933c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009340:	f04f 0a01 	mov.w	sl, #1
 8009344:	fa0a f202 	lsl.w	r2, sl, r2
 8009348:	420a      	tst	r2, r1
 800934a:	d009      	beq.n	8009360 <__gethex+0x1f8>
 800934c:	4553      	cmp	r3, sl
 800934e:	dd05      	ble.n	800935c <__gethex+0x1f4>
 8009350:	1eb9      	subs	r1, r7, #2
 8009352:	4620      	mov	r0, r4
 8009354:	f000 ff58 	bl	800a208 <__any_on>
 8009358:	2800      	cmp	r0, #0
 800935a:	d145      	bne.n	80093e8 <__gethex+0x280>
 800935c:	f04f 0a02 	mov.w	sl, #2
 8009360:	4639      	mov	r1, r7
 8009362:	4620      	mov	r0, r4
 8009364:	f7ff fe99 	bl	800909a <rshift>
 8009368:	443d      	add	r5, r7
 800936a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800936e:	42ab      	cmp	r3, r5
 8009370:	da4c      	bge.n	800940c <__gethex+0x2a4>
 8009372:	ee18 0a10 	vmov	r0, s16
 8009376:	4621      	mov	r1, r4
 8009378:	f000 fae6 	bl	8009948 <_Bfree>
 800937c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800937e:	2300      	movs	r3, #0
 8009380:	6013      	str	r3, [r2, #0]
 8009382:	27a3      	movs	r7, #163	; 0xa3
 8009384:	e785      	b.n	8009292 <__gethex+0x12a>
 8009386:	1e73      	subs	r3, r6, #1
 8009388:	9a05      	ldr	r2, [sp, #20]
 800938a:	9303      	str	r3, [sp, #12]
 800938c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009390:	4293      	cmp	r3, r2
 8009392:	d019      	beq.n	80093c8 <__gethex+0x260>
 8009394:	f1bb 0f20 	cmp.w	fp, #32
 8009398:	d107      	bne.n	80093aa <__gethex+0x242>
 800939a:	9b02      	ldr	r3, [sp, #8]
 800939c:	9a00      	ldr	r2, [sp, #0]
 800939e:	f843 2b04 	str.w	r2, [r3], #4
 80093a2:	9302      	str	r3, [sp, #8]
 80093a4:	2300      	movs	r3, #0
 80093a6:	9300      	str	r3, [sp, #0]
 80093a8:	469b      	mov	fp, r3
 80093aa:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80093ae:	f7ff fec6 	bl	800913e <__hexdig_fun>
 80093b2:	9b00      	ldr	r3, [sp, #0]
 80093b4:	f000 000f 	and.w	r0, r0, #15
 80093b8:	fa00 f00b 	lsl.w	r0, r0, fp
 80093bc:	4303      	orrs	r3, r0
 80093be:	9300      	str	r3, [sp, #0]
 80093c0:	f10b 0b04 	add.w	fp, fp, #4
 80093c4:	9b03      	ldr	r3, [sp, #12]
 80093c6:	e00d      	b.n	80093e4 <__gethex+0x27c>
 80093c8:	9b03      	ldr	r3, [sp, #12]
 80093ca:	9a06      	ldr	r2, [sp, #24]
 80093cc:	4413      	add	r3, r2
 80093ce:	42bb      	cmp	r3, r7
 80093d0:	d3e0      	bcc.n	8009394 <__gethex+0x22c>
 80093d2:	4618      	mov	r0, r3
 80093d4:	9901      	ldr	r1, [sp, #4]
 80093d6:	9307      	str	r3, [sp, #28]
 80093d8:	4652      	mov	r2, sl
 80093da:	f7fd fe86 	bl	80070ea <strncmp>
 80093de:	9b07      	ldr	r3, [sp, #28]
 80093e0:	2800      	cmp	r0, #0
 80093e2:	d1d7      	bne.n	8009394 <__gethex+0x22c>
 80093e4:	461e      	mov	r6, r3
 80093e6:	e78b      	b.n	8009300 <__gethex+0x198>
 80093e8:	f04f 0a03 	mov.w	sl, #3
 80093ec:	e7b8      	b.n	8009360 <__gethex+0x1f8>
 80093ee:	da0a      	bge.n	8009406 <__gethex+0x29e>
 80093f0:	1a37      	subs	r7, r6, r0
 80093f2:	4621      	mov	r1, r4
 80093f4:	ee18 0a10 	vmov	r0, s16
 80093f8:	463a      	mov	r2, r7
 80093fa:	f000 fcc1 	bl	8009d80 <__lshift>
 80093fe:	1bed      	subs	r5, r5, r7
 8009400:	4604      	mov	r4, r0
 8009402:	f100 0914 	add.w	r9, r0, #20
 8009406:	f04f 0a00 	mov.w	sl, #0
 800940a:	e7ae      	b.n	800936a <__gethex+0x202>
 800940c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009410:	42a8      	cmp	r0, r5
 8009412:	dd72      	ble.n	80094fa <__gethex+0x392>
 8009414:	1b45      	subs	r5, r0, r5
 8009416:	42ae      	cmp	r6, r5
 8009418:	dc36      	bgt.n	8009488 <__gethex+0x320>
 800941a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800941e:	2b02      	cmp	r3, #2
 8009420:	d02a      	beq.n	8009478 <__gethex+0x310>
 8009422:	2b03      	cmp	r3, #3
 8009424:	d02c      	beq.n	8009480 <__gethex+0x318>
 8009426:	2b01      	cmp	r3, #1
 8009428:	d11c      	bne.n	8009464 <__gethex+0x2fc>
 800942a:	42ae      	cmp	r6, r5
 800942c:	d11a      	bne.n	8009464 <__gethex+0x2fc>
 800942e:	2e01      	cmp	r6, #1
 8009430:	d112      	bne.n	8009458 <__gethex+0x2f0>
 8009432:	9a04      	ldr	r2, [sp, #16]
 8009434:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009438:	6013      	str	r3, [r2, #0]
 800943a:	2301      	movs	r3, #1
 800943c:	6123      	str	r3, [r4, #16]
 800943e:	f8c9 3000 	str.w	r3, [r9]
 8009442:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009444:	2762      	movs	r7, #98	; 0x62
 8009446:	601c      	str	r4, [r3, #0]
 8009448:	e723      	b.n	8009292 <__gethex+0x12a>
 800944a:	bf00      	nop
 800944c:	0800bce4 	.word	0x0800bce4
 8009450:	0800bc08 	.word	0x0800bc08
 8009454:	0800bc7c 	.word	0x0800bc7c
 8009458:	1e71      	subs	r1, r6, #1
 800945a:	4620      	mov	r0, r4
 800945c:	f000 fed4 	bl	800a208 <__any_on>
 8009460:	2800      	cmp	r0, #0
 8009462:	d1e6      	bne.n	8009432 <__gethex+0x2ca>
 8009464:	ee18 0a10 	vmov	r0, s16
 8009468:	4621      	mov	r1, r4
 800946a:	f000 fa6d 	bl	8009948 <_Bfree>
 800946e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009470:	2300      	movs	r3, #0
 8009472:	6013      	str	r3, [r2, #0]
 8009474:	2750      	movs	r7, #80	; 0x50
 8009476:	e70c      	b.n	8009292 <__gethex+0x12a>
 8009478:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800947a:	2b00      	cmp	r3, #0
 800947c:	d1f2      	bne.n	8009464 <__gethex+0x2fc>
 800947e:	e7d8      	b.n	8009432 <__gethex+0x2ca>
 8009480:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009482:	2b00      	cmp	r3, #0
 8009484:	d1d5      	bne.n	8009432 <__gethex+0x2ca>
 8009486:	e7ed      	b.n	8009464 <__gethex+0x2fc>
 8009488:	1e6f      	subs	r7, r5, #1
 800948a:	f1ba 0f00 	cmp.w	sl, #0
 800948e:	d131      	bne.n	80094f4 <__gethex+0x38c>
 8009490:	b127      	cbz	r7, 800949c <__gethex+0x334>
 8009492:	4639      	mov	r1, r7
 8009494:	4620      	mov	r0, r4
 8009496:	f000 feb7 	bl	800a208 <__any_on>
 800949a:	4682      	mov	sl, r0
 800949c:	117b      	asrs	r3, r7, #5
 800949e:	2101      	movs	r1, #1
 80094a0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80094a4:	f007 071f 	and.w	r7, r7, #31
 80094a8:	fa01 f707 	lsl.w	r7, r1, r7
 80094ac:	421f      	tst	r7, r3
 80094ae:	4629      	mov	r1, r5
 80094b0:	4620      	mov	r0, r4
 80094b2:	bf18      	it	ne
 80094b4:	f04a 0a02 	orrne.w	sl, sl, #2
 80094b8:	1b76      	subs	r6, r6, r5
 80094ba:	f7ff fdee 	bl	800909a <rshift>
 80094be:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80094c2:	2702      	movs	r7, #2
 80094c4:	f1ba 0f00 	cmp.w	sl, #0
 80094c8:	d048      	beq.n	800955c <__gethex+0x3f4>
 80094ca:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80094ce:	2b02      	cmp	r3, #2
 80094d0:	d015      	beq.n	80094fe <__gethex+0x396>
 80094d2:	2b03      	cmp	r3, #3
 80094d4:	d017      	beq.n	8009506 <__gethex+0x39e>
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d109      	bne.n	80094ee <__gethex+0x386>
 80094da:	f01a 0f02 	tst.w	sl, #2
 80094de:	d006      	beq.n	80094ee <__gethex+0x386>
 80094e0:	f8d9 0000 	ldr.w	r0, [r9]
 80094e4:	ea4a 0a00 	orr.w	sl, sl, r0
 80094e8:	f01a 0f01 	tst.w	sl, #1
 80094ec:	d10e      	bne.n	800950c <__gethex+0x3a4>
 80094ee:	f047 0710 	orr.w	r7, r7, #16
 80094f2:	e033      	b.n	800955c <__gethex+0x3f4>
 80094f4:	f04f 0a01 	mov.w	sl, #1
 80094f8:	e7d0      	b.n	800949c <__gethex+0x334>
 80094fa:	2701      	movs	r7, #1
 80094fc:	e7e2      	b.n	80094c4 <__gethex+0x35c>
 80094fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009500:	f1c3 0301 	rsb	r3, r3, #1
 8009504:	9315      	str	r3, [sp, #84]	; 0x54
 8009506:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009508:	2b00      	cmp	r3, #0
 800950a:	d0f0      	beq.n	80094ee <__gethex+0x386>
 800950c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009510:	f104 0314 	add.w	r3, r4, #20
 8009514:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009518:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800951c:	f04f 0c00 	mov.w	ip, #0
 8009520:	4618      	mov	r0, r3
 8009522:	f853 2b04 	ldr.w	r2, [r3], #4
 8009526:	f1b2 3fff 	cmp.w	r2, #4294967295
 800952a:	d01c      	beq.n	8009566 <__gethex+0x3fe>
 800952c:	3201      	adds	r2, #1
 800952e:	6002      	str	r2, [r0, #0]
 8009530:	2f02      	cmp	r7, #2
 8009532:	f104 0314 	add.w	r3, r4, #20
 8009536:	d13f      	bne.n	80095b8 <__gethex+0x450>
 8009538:	f8d8 2000 	ldr.w	r2, [r8]
 800953c:	3a01      	subs	r2, #1
 800953e:	42b2      	cmp	r2, r6
 8009540:	d10a      	bne.n	8009558 <__gethex+0x3f0>
 8009542:	1171      	asrs	r1, r6, #5
 8009544:	2201      	movs	r2, #1
 8009546:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800954a:	f006 061f 	and.w	r6, r6, #31
 800954e:	fa02 f606 	lsl.w	r6, r2, r6
 8009552:	421e      	tst	r6, r3
 8009554:	bf18      	it	ne
 8009556:	4617      	movne	r7, r2
 8009558:	f047 0720 	orr.w	r7, r7, #32
 800955c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800955e:	601c      	str	r4, [r3, #0]
 8009560:	9b04      	ldr	r3, [sp, #16]
 8009562:	601d      	str	r5, [r3, #0]
 8009564:	e695      	b.n	8009292 <__gethex+0x12a>
 8009566:	4299      	cmp	r1, r3
 8009568:	f843 cc04 	str.w	ip, [r3, #-4]
 800956c:	d8d8      	bhi.n	8009520 <__gethex+0x3b8>
 800956e:	68a3      	ldr	r3, [r4, #8]
 8009570:	459b      	cmp	fp, r3
 8009572:	db19      	blt.n	80095a8 <__gethex+0x440>
 8009574:	6861      	ldr	r1, [r4, #4]
 8009576:	ee18 0a10 	vmov	r0, s16
 800957a:	3101      	adds	r1, #1
 800957c:	f000 f9a4 	bl	80098c8 <_Balloc>
 8009580:	4681      	mov	r9, r0
 8009582:	b918      	cbnz	r0, 800958c <__gethex+0x424>
 8009584:	4b1a      	ldr	r3, [pc, #104]	; (80095f0 <__gethex+0x488>)
 8009586:	4602      	mov	r2, r0
 8009588:	2184      	movs	r1, #132	; 0x84
 800958a:	e6a8      	b.n	80092de <__gethex+0x176>
 800958c:	6922      	ldr	r2, [r4, #16]
 800958e:	3202      	adds	r2, #2
 8009590:	f104 010c 	add.w	r1, r4, #12
 8009594:	0092      	lsls	r2, r2, #2
 8009596:	300c      	adds	r0, #12
 8009598:	f000 f988 	bl	80098ac <memcpy>
 800959c:	4621      	mov	r1, r4
 800959e:	ee18 0a10 	vmov	r0, s16
 80095a2:	f000 f9d1 	bl	8009948 <_Bfree>
 80095a6:	464c      	mov	r4, r9
 80095a8:	6923      	ldr	r3, [r4, #16]
 80095aa:	1c5a      	adds	r2, r3, #1
 80095ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80095b0:	6122      	str	r2, [r4, #16]
 80095b2:	2201      	movs	r2, #1
 80095b4:	615a      	str	r2, [r3, #20]
 80095b6:	e7bb      	b.n	8009530 <__gethex+0x3c8>
 80095b8:	6922      	ldr	r2, [r4, #16]
 80095ba:	455a      	cmp	r2, fp
 80095bc:	dd0b      	ble.n	80095d6 <__gethex+0x46e>
 80095be:	2101      	movs	r1, #1
 80095c0:	4620      	mov	r0, r4
 80095c2:	f7ff fd6a 	bl	800909a <rshift>
 80095c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80095ca:	3501      	adds	r5, #1
 80095cc:	42ab      	cmp	r3, r5
 80095ce:	f6ff aed0 	blt.w	8009372 <__gethex+0x20a>
 80095d2:	2701      	movs	r7, #1
 80095d4:	e7c0      	b.n	8009558 <__gethex+0x3f0>
 80095d6:	f016 061f 	ands.w	r6, r6, #31
 80095da:	d0fa      	beq.n	80095d2 <__gethex+0x46a>
 80095dc:	4453      	add	r3, sl
 80095de:	f1c6 0620 	rsb	r6, r6, #32
 80095e2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80095e6:	f000 fa61 	bl	8009aac <__hi0bits>
 80095ea:	42b0      	cmp	r0, r6
 80095ec:	dbe7      	blt.n	80095be <__gethex+0x456>
 80095ee:	e7f0      	b.n	80095d2 <__gethex+0x46a>
 80095f0:	0800bc08 	.word	0x0800bc08

080095f4 <L_shift>:
 80095f4:	f1c2 0208 	rsb	r2, r2, #8
 80095f8:	0092      	lsls	r2, r2, #2
 80095fa:	b570      	push	{r4, r5, r6, lr}
 80095fc:	f1c2 0620 	rsb	r6, r2, #32
 8009600:	6843      	ldr	r3, [r0, #4]
 8009602:	6804      	ldr	r4, [r0, #0]
 8009604:	fa03 f506 	lsl.w	r5, r3, r6
 8009608:	432c      	orrs	r4, r5
 800960a:	40d3      	lsrs	r3, r2
 800960c:	6004      	str	r4, [r0, #0]
 800960e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009612:	4288      	cmp	r0, r1
 8009614:	d3f4      	bcc.n	8009600 <L_shift+0xc>
 8009616:	bd70      	pop	{r4, r5, r6, pc}

08009618 <__match>:
 8009618:	b530      	push	{r4, r5, lr}
 800961a:	6803      	ldr	r3, [r0, #0]
 800961c:	3301      	adds	r3, #1
 800961e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009622:	b914      	cbnz	r4, 800962a <__match+0x12>
 8009624:	6003      	str	r3, [r0, #0]
 8009626:	2001      	movs	r0, #1
 8009628:	bd30      	pop	{r4, r5, pc}
 800962a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800962e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009632:	2d19      	cmp	r5, #25
 8009634:	bf98      	it	ls
 8009636:	3220      	addls	r2, #32
 8009638:	42a2      	cmp	r2, r4
 800963a:	d0f0      	beq.n	800961e <__match+0x6>
 800963c:	2000      	movs	r0, #0
 800963e:	e7f3      	b.n	8009628 <__match+0x10>

08009640 <__hexnan>:
 8009640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009644:	680b      	ldr	r3, [r1, #0]
 8009646:	115e      	asrs	r6, r3, #5
 8009648:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800964c:	f013 031f 	ands.w	r3, r3, #31
 8009650:	b087      	sub	sp, #28
 8009652:	bf18      	it	ne
 8009654:	3604      	addne	r6, #4
 8009656:	2500      	movs	r5, #0
 8009658:	1f37      	subs	r7, r6, #4
 800965a:	4690      	mov	r8, r2
 800965c:	6802      	ldr	r2, [r0, #0]
 800965e:	9301      	str	r3, [sp, #4]
 8009660:	4682      	mov	sl, r0
 8009662:	f846 5c04 	str.w	r5, [r6, #-4]
 8009666:	46b9      	mov	r9, r7
 8009668:	463c      	mov	r4, r7
 800966a:	9502      	str	r5, [sp, #8]
 800966c:	46ab      	mov	fp, r5
 800966e:	7851      	ldrb	r1, [r2, #1]
 8009670:	1c53      	adds	r3, r2, #1
 8009672:	9303      	str	r3, [sp, #12]
 8009674:	b341      	cbz	r1, 80096c8 <__hexnan+0x88>
 8009676:	4608      	mov	r0, r1
 8009678:	9205      	str	r2, [sp, #20]
 800967a:	9104      	str	r1, [sp, #16]
 800967c:	f7ff fd5f 	bl	800913e <__hexdig_fun>
 8009680:	2800      	cmp	r0, #0
 8009682:	d14f      	bne.n	8009724 <__hexnan+0xe4>
 8009684:	9904      	ldr	r1, [sp, #16]
 8009686:	9a05      	ldr	r2, [sp, #20]
 8009688:	2920      	cmp	r1, #32
 800968a:	d818      	bhi.n	80096be <__hexnan+0x7e>
 800968c:	9b02      	ldr	r3, [sp, #8]
 800968e:	459b      	cmp	fp, r3
 8009690:	dd13      	ble.n	80096ba <__hexnan+0x7a>
 8009692:	454c      	cmp	r4, r9
 8009694:	d206      	bcs.n	80096a4 <__hexnan+0x64>
 8009696:	2d07      	cmp	r5, #7
 8009698:	dc04      	bgt.n	80096a4 <__hexnan+0x64>
 800969a:	462a      	mov	r2, r5
 800969c:	4649      	mov	r1, r9
 800969e:	4620      	mov	r0, r4
 80096a0:	f7ff ffa8 	bl	80095f4 <L_shift>
 80096a4:	4544      	cmp	r4, r8
 80096a6:	d950      	bls.n	800974a <__hexnan+0x10a>
 80096a8:	2300      	movs	r3, #0
 80096aa:	f1a4 0904 	sub.w	r9, r4, #4
 80096ae:	f844 3c04 	str.w	r3, [r4, #-4]
 80096b2:	f8cd b008 	str.w	fp, [sp, #8]
 80096b6:	464c      	mov	r4, r9
 80096b8:	461d      	mov	r5, r3
 80096ba:	9a03      	ldr	r2, [sp, #12]
 80096bc:	e7d7      	b.n	800966e <__hexnan+0x2e>
 80096be:	2929      	cmp	r1, #41	; 0x29
 80096c0:	d156      	bne.n	8009770 <__hexnan+0x130>
 80096c2:	3202      	adds	r2, #2
 80096c4:	f8ca 2000 	str.w	r2, [sl]
 80096c8:	f1bb 0f00 	cmp.w	fp, #0
 80096cc:	d050      	beq.n	8009770 <__hexnan+0x130>
 80096ce:	454c      	cmp	r4, r9
 80096d0:	d206      	bcs.n	80096e0 <__hexnan+0xa0>
 80096d2:	2d07      	cmp	r5, #7
 80096d4:	dc04      	bgt.n	80096e0 <__hexnan+0xa0>
 80096d6:	462a      	mov	r2, r5
 80096d8:	4649      	mov	r1, r9
 80096da:	4620      	mov	r0, r4
 80096dc:	f7ff ff8a 	bl	80095f4 <L_shift>
 80096e0:	4544      	cmp	r4, r8
 80096e2:	d934      	bls.n	800974e <__hexnan+0x10e>
 80096e4:	f1a8 0204 	sub.w	r2, r8, #4
 80096e8:	4623      	mov	r3, r4
 80096ea:	f853 1b04 	ldr.w	r1, [r3], #4
 80096ee:	f842 1f04 	str.w	r1, [r2, #4]!
 80096f2:	429f      	cmp	r7, r3
 80096f4:	d2f9      	bcs.n	80096ea <__hexnan+0xaa>
 80096f6:	1b3b      	subs	r3, r7, r4
 80096f8:	f023 0303 	bic.w	r3, r3, #3
 80096fc:	3304      	adds	r3, #4
 80096fe:	3401      	adds	r4, #1
 8009700:	3e03      	subs	r6, #3
 8009702:	42b4      	cmp	r4, r6
 8009704:	bf88      	it	hi
 8009706:	2304      	movhi	r3, #4
 8009708:	4443      	add	r3, r8
 800970a:	2200      	movs	r2, #0
 800970c:	f843 2b04 	str.w	r2, [r3], #4
 8009710:	429f      	cmp	r7, r3
 8009712:	d2fb      	bcs.n	800970c <__hexnan+0xcc>
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	b91b      	cbnz	r3, 8009720 <__hexnan+0xe0>
 8009718:	4547      	cmp	r7, r8
 800971a:	d127      	bne.n	800976c <__hexnan+0x12c>
 800971c:	2301      	movs	r3, #1
 800971e:	603b      	str	r3, [r7, #0]
 8009720:	2005      	movs	r0, #5
 8009722:	e026      	b.n	8009772 <__hexnan+0x132>
 8009724:	3501      	adds	r5, #1
 8009726:	2d08      	cmp	r5, #8
 8009728:	f10b 0b01 	add.w	fp, fp, #1
 800972c:	dd06      	ble.n	800973c <__hexnan+0xfc>
 800972e:	4544      	cmp	r4, r8
 8009730:	d9c3      	bls.n	80096ba <__hexnan+0x7a>
 8009732:	2300      	movs	r3, #0
 8009734:	f844 3c04 	str.w	r3, [r4, #-4]
 8009738:	2501      	movs	r5, #1
 800973a:	3c04      	subs	r4, #4
 800973c:	6822      	ldr	r2, [r4, #0]
 800973e:	f000 000f 	and.w	r0, r0, #15
 8009742:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009746:	6022      	str	r2, [r4, #0]
 8009748:	e7b7      	b.n	80096ba <__hexnan+0x7a>
 800974a:	2508      	movs	r5, #8
 800974c:	e7b5      	b.n	80096ba <__hexnan+0x7a>
 800974e:	9b01      	ldr	r3, [sp, #4]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d0df      	beq.n	8009714 <__hexnan+0xd4>
 8009754:	f04f 32ff 	mov.w	r2, #4294967295
 8009758:	f1c3 0320 	rsb	r3, r3, #32
 800975c:	fa22 f303 	lsr.w	r3, r2, r3
 8009760:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009764:	401a      	ands	r2, r3
 8009766:	f846 2c04 	str.w	r2, [r6, #-4]
 800976a:	e7d3      	b.n	8009714 <__hexnan+0xd4>
 800976c:	3f04      	subs	r7, #4
 800976e:	e7d1      	b.n	8009714 <__hexnan+0xd4>
 8009770:	2004      	movs	r0, #4
 8009772:	b007      	add	sp, #28
 8009774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009778 <_localeconv_r>:
 8009778:	4800      	ldr	r0, [pc, #0]	; (800977c <_localeconv_r+0x4>)
 800977a:	4770      	bx	lr
 800977c:	20000194 	.word	0x20000194

08009780 <__retarget_lock_init_recursive>:
 8009780:	4770      	bx	lr

08009782 <__retarget_lock_acquire_recursive>:
 8009782:	4770      	bx	lr

08009784 <__retarget_lock_release_recursive>:
 8009784:	4770      	bx	lr
	...

08009788 <_lseek_r>:
 8009788:	b538      	push	{r3, r4, r5, lr}
 800978a:	4d07      	ldr	r5, [pc, #28]	; (80097a8 <_lseek_r+0x20>)
 800978c:	4604      	mov	r4, r0
 800978e:	4608      	mov	r0, r1
 8009790:	4611      	mov	r1, r2
 8009792:	2200      	movs	r2, #0
 8009794:	602a      	str	r2, [r5, #0]
 8009796:	461a      	mov	r2, r3
 8009798:	f7f8 fe94 	bl	80024c4 <_lseek>
 800979c:	1c43      	adds	r3, r0, #1
 800979e:	d102      	bne.n	80097a6 <_lseek_r+0x1e>
 80097a0:	682b      	ldr	r3, [r5, #0]
 80097a2:	b103      	cbz	r3, 80097a6 <_lseek_r+0x1e>
 80097a4:	6023      	str	r3, [r4, #0]
 80097a6:	bd38      	pop	{r3, r4, r5, pc}
 80097a8:	200008ec 	.word	0x200008ec

080097ac <__swhatbuf_r>:
 80097ac:	b570      	push	{r4, r5, r6, lr}
 80097ae:	460e      	mov	r6, r1
 80097b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097b4:	2900      	cmp	r1, #0
 80097b6:	b096      	sub	sp, #88	; 0x58
 80097b8:	4614      	mov	r4, r2
 80097ba:	461d      	mov	r5, r3
 80097bc:	da08      	bge.n	80097d0 <__swhatbuf_r+0x24>
 80097be:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80097c2:	2200      	movs	r2, #0
 80097c4:	602a      	str	r2, [r5, #0]
 80097c6:	061a      	lsls	r2, r3, #24
 80097c8:	d410      	bmi.n	80097ec <__swhatbuf_r+0x40>
 80097ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097ce:	e00e      	b.n	80097ee <__swhatbuf_r+0x42>
 80097d0:	466a      	mov	r2, sp
 80097d2:	f001 fda1 	bl	800b318 <_fstat_r>
 80097d6:	2800      	cmp	r0, #0
 80097d8:	dbf1      	blt.n	80097be <__swhatbuf_r+0x12>
 80097da:	9a01      	ldr	r2, [sp, #4]
 80097dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80097e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80097e4:	425a      	negs	r2, r3
 80097e6:	415a      	adcs	r2, r3
 80097e8:	602a      	str	r2, [r5, #0]
 80097ea:	e7ee      	b.n	80097ca <__swhatbuf_r+0x1e>
 80097ec:	2340      	movs	r3, #64	; 0x40
 80097ee:	2000      	movs	r0, #0
 80097f0:	6023      	str	r3, [r4, #0]
 80097f2:	b016      	add	sp, #88	; 0x58
 80097f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080097f8 <__smakebuf_r>:
 80097f8:	898b      	ldrh	r3, [r1, #12]
 80097fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80097fc:	079d      	lsls	r5, r3, #30
 80097fe:	4606      	mov	r6, r0
 8009800:	460c      	mov	r4, r1
 8009802:	d507      	bpl.n	8009814 <__smakebuf_r+0x1c>
 8009804:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009808:	6023      	str	r3, [r4, #0]
 800980a:	6123      	str	r3, [r4, #16]
 800980c:	2301      	movs	r3, #1
 800980e:	6163      	str	r3, [r4, #20]
 8009810:	b002      	add	sp, #8
 8009812:	bd70      	pop	{r4, r5, r6, pc}
 8009814:	ab01      	add	r3, sp, #4
 8009816:	466a      	mov	r2, sp
 8009818:	f7ff ffc8 	bl	80097ac <__swhatbuf_r>
 800981c:	9900      	ldr	r1, [sp, #0]
 800981e:	4605      	mov	r5, r0
 8009820:	4630      	mov	r0, r6
 8009822:	f000 fd95 	bl	800a350 <_malloc_r>
 8009826:	b948      	cbnz	r0, 800983c <__smakebuf_r+0x44>
 8009828:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800982c:	059a      	lsls	r2, r3, #22
 800982e:	d4ef      	bmi.n	8009810 <__smakebuf_r+0x18>
 8009830:	f023 0303 	bic.w	r3, r3, #3
 8009834:	f043 0302 	orr.w	r3, r3, #2
 8009838:	81a3      	strh	r3, [r4, #12]
 800983a:	e7e3      	b.n	8009804 <__smakebuf_r+0xc>
 800983c:	4b0d      	ldr	r3, [pc, #52]	; (8009874 <__smakebuf_r+0x7c>)
 800983e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009840:	89a3      	ldrh	r3, [r4, #12]
 8009842:	6020      	str	r0, [r4, #0]
 8009844:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009848:	81a3      	strh	r3, [r4, #12]
 800984a:	9b00      	ldr	r3, [sp, #0]
 800984c:	6163      	str	r3, [r4, #20]
 800984e:	9b01      	ldr	r3, [sp, #4]
 8009850:	6120      	str	r0, [r4, #16]
 8009852:	b15b      	cbz	r3, 800986c <__smakebuf_r+0x74>
 8009854:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009858:	4630      	mov	r0, r6
 800985a:	f001 fd6f 	bl	800b33c <_isatty_r>
 800985e:	b128      	cbz	r0, 800986c <__smakebuf_r+0x74>
 8009860:	89a3      	ldrh	r3, [r4, #12]
 8009862:	f023 0303 	bic.w	r3, r3, #3
 8009866:	f043 0301 	orr.w	r3, r3, #1
 800986a:	81a3      	strh	r3, [r4, #12]
 800986c:	89a0      	ldrh	r0, [r4, #12]
 800986e:	4305      	orrs	r5, r0
 8009870:	81a5      	strh	r5, [r4, #12]
 8009872:	e7cd      	b.n	8009810 <__smakebuf_r+0x18>
 8009874:	08008ef9 	.word	0x08008ef9

08009878 <malloc>:
 8009878:	4b02      	ldr	r3, [pc, #8]	; (8009884 <malloc+0xc>)
 800987a:	4601      	mov	r1, r0
 800987c:	6818      	ldr	r0, [r3, #0]
 800987e:	f000 bd67 	b.w	800a350 <_malloc_r>
 8009882:	bf00      	nop
 8009884:	2000003c 	.word	0x2000003c

08009888 <__ascii_mbtowc>:
 8009888:	b082      	sub	sp, #8
 800988a:	b901      	cbnz	r1, 800988e <__ascii_mbtowc+0x6>
 800988c:	a901      	add	r1, sp, #4
 800988e:	b142      	cbz	r2, 80098a2 <__ascii_mbtowc+0x1a>
 8009890:	b14b      	cbz	r3, 80098a6 <__ascii_mbtowc+0x1e>
 8009892:	7813      	ldrb	r3, [r2, #0]
 8009894:	600b      	str	r3, [r1, #0]
 8009896:	7812      	ldrb	r2, [r2, #0]
 8009898:	1e10      	subs	r0, r2, #0
 800989a:	bf18      	it	ne
 800989c:	2001      	movne	r0, #1
 800989e:	b002      	add	sp, #8
 80098a0:	4770      	bx	lr
 80098a2:	4610      	mov	r0, r2
 80098a4:	e7fb      	b.n	800989e <__ascii_mbtowc+0x16>
 80098a6:	f06f 0001 	mvn.w	r0, #1
 80098aa:	e7f8      	b.n	800989e <__ascii_mbtowc+0x16>

080098ac <memcpy>:
 80098ac:	440a      	add	r2, r1
 80098ae:	4291      	cmp	r1, r2
 80098b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80098b4:	d100      	bne.n	80098b8 <memcpy+0xc>
 80098b6:	4770      	bx	lr
 80098b8:	b510      	push	{r4, lr}
 80098ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098c2:	4291      	cmp	r1, r2
 80098c4:	d1f9      	bne.n	80098ba <memcpy+0xe>
 80098c6:	bd10      	pop	{r4, pc}

080098c8 <_Balloc>:
 80098c8:	b570      	push	{r4, r5, r6, lr}
 80098ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80098cc:	4604      	mov	r4, r0
 80098ce:	460d      	mov	r5, r1
 80098d0:	b976      	cbnz	r6, 80098f0 <_Balloc+0x28>
 80098d2:	2010      	movs	r0, #16
 80098d4:	f7ff ffd0 	bl	8009878 <malloc>
 80098d8:	4602      	mov	r2, r0
 80098da:	6260      	str	r0, [r4, #36]	; 0x24
 80098dc:	b920      	cbnz	r0, 80098e8 <_Balloc+0x20>
 80098de:	4b18      	ldr	r3, [pc, #96]	; (8009940 <_Balloc+0x78>)
 80098e0:	4818      	ldr	r0, [pc, #96]	; (8009944 <_Balloc+0x7c>)
 80098e2:	2166      	movs	r1, #102	; 0x66
 80098e4:	f001 fce8 	bl	800b2b8 <__assert_func>
 80098e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80098ec:	6006      	str	r6, [r0, #0]
 80098ee:	60c6      	str	r6, [r0, #12]
 80098f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80098f2:	68f3      	ldr	r3, [r6, #12]
 80098f4:	b183      	cbz	r3, 8009918 <_Balloc+0x50>
 80098f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80098f8:	68db      	ldr	r3, [r3, #12]
 80098fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80098fe:	b9b8      	cbnz	r0, 8009930 <_Balloc+0x68>
 8009900:	2101      	movs	r1, #1
 8009902:	fa01 f605 	lsl.w	r6, r1, r5
 8009906:	1d72      	adds	r2, r6, #5
 8009908:	0092      	lsls	r2, r2, #2
 800990a:	4620      	mov	r0, r4
 800990c:	f000 fc9d 	bl	800a24a <_calloc_r>
 8009910:	b160      	cbz	r0, 800992c <_Balloc+0x64>
 8009912:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009916:	e00e      	b.n	8009936 <_Balloc+0x6e>
 8009918:	2221      	movs	r2, #33	; 0x21
 800991a:	2104      	movs	r1, #4
 800991c:	4620      	mov	r0, r4
 800991e:	f000 fc94 	bl	800a24a <_calloc_r>
 8009922:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009924:	60f0      	str	r0, [r6, #12]
 8009926:	68db      	ldr	r3, [r3, #12]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d1e4      	bne.n	80098f6 <_Balloc+0x2e>
 800992c:	2000      	movs	r0, #0
 800992e:	bd70      	pop	{r4, r5, r6, pc}
 8009930:	6802      	ldr	r2, [r0, #0]
 8009932:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009936:	2300      	movs	r3, #0
 8009938:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800993c:	e7f7      	b.n	800992e <_Balloc+0x66>
 800993e:	bf00      	nop
 8009940:	0800bb96 	.word	0x0800bb96
 8009944:	0800bcf8 	.word	0x0800bcf8

08009948 <_Bfree>:
 8009948:	b570      	push	{r4, r5, r6, lr}
 800994a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800994c:	4605      	mov	r5, r0
 800994e:	460c      	mov	r4, r1
 8009950:	b976      	cbnz	r6, 8009970 <_Bfree+0x28>
 8009952:	2010      	movs	r0, #16
 8009954:	f7ff ff90 	bl	8009878 <malloc>
 8009958:	4602      	mov	r2, r0
 800995a:	6268      	str	r0, [r5, #36]	; 0x24
 800995c:	b920      	cbnz	r0, 8009968 <_Bfree+0x20>
 800995e:	4b09      	ldr	r3, [pc, #36]	; (8009984 <_Bfree+0x3c>)
 8009960:	4809      	ldr	r0, [pc, #36]	; (8009988 <_Bfree+0x40>)
 8009962:	218a      	movs	r1, #138	; 0x8a
 8009964:	f001 fca8 	bl	800b2b8 <__assert_func>
 8009968:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800996c:	6006      	str	r6, [r0, #0]
 800996e:	60c6      	str	r6, [r0, #12]
 8009970:	b13c      	cbz	r4, 8009982 <_Bfree+0x3a>
 8009972:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009974:	6862      	ldr	r2, [r4, #4]
 8009976:	68db      	ldr	r3, [r3, #12]
 8009978:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800997c:	6021      	str	r1, [r4, #0]
 800997e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009982:	bd70      	pop	{r4, r5, r6, pc}
 8009984:	0800bb96 	.word	0x0800bb96
 8009988:	0800bcf8 	.word	0x0800bcf8

0800998c <__multadd>:
 800998c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009990:	690d      	ldr	r5, [r1, #16]
 8009992:	4607      	mov	r7, r0
 8009994:	460c      	mov	r4, r1
 8009996:	461e      	mov	r6, r3
 8009998:	f101 0c14 	add.w	ip, r1, #20
 800999c:	2000      	movs	r0, #0
 800999e:	f8dc 3000 	ldr.w	r3, [ip]
 80099a2:	b299      	uxth	r1, r3
 80099a4:	fb02 6101 	mla	r1, r2, r1, r6
 80099a8:	0c1e      	lsrs	r6, r3, #16
 80099aa:	0c0b      	lsrs	r3, r1, #16
 80099ac:	fb02 3306 	mla	r3, r2, r6, r3
 80099b0:	b289      	uxth	r1, r1
 80099b2:	3001      	adds	r0, #1
 80099b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80099b8:	4285      	cmp	r5, r0
 80099ba:	f84c 1b04 	str.w	r1, [ip], #4
 80099be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80099c2:	dcec      	bgt.n	800999e <__multadd+0x12>
 80099c4:	b30e      	cbz	r6, 8009a0a <__multadd+0x7e>
 80099c6:	68a3      	ldr	r3, [r4, #8]
 80099c8:	42ab      	cmp	r3, r5
 80099ca:	dc19      	bgt.n	8009a00 <__multadd+0x74>
 80099cc:	6861      	ldr	r1, [r4, #4]
 80099ce:	4638      	mov	r0, r7
 80099d0:	3101      	adds	r1, #1
 80099d2:	f7ff ff79 	bl	80098c8 <_Balloc>
 80099d6:	4680      	mov	r8, r0
 80099d8:	b928      	cbnz	r0, 80099e6 <__multadd+0x5a>
 80099da:	4602      	mov	r2, r0
 80099dc:	4b0c      	ldr	r3, [pc, #48]	; (8009a10 <__multadd+0x84>)
 80099de:	480d      	ldr	r0, [pc, #52]	; (8009a14 <__multadd+0x88>)
 80099e0:	21b5      	movs	r1, #181	; 0xb5
 80099e2:	f001 fc69 	bl	800b2b8 <__assert_func>
 80099e6:	6922      	ldr	r2, [r4, #16]
 80099e8:	3202      	adds	r2, #2
 80099ea:	f104 010c 	add.w	r1, r4, #12
 80099ee:	0092      	lsls	r2, r2, #2
 80099f0:	300c      	adds	r0, #12
 80099f2:	f7ff ff5b 	bl	80098ac <memcpy>
 80099f6:	4621      	mov	r1, r4
 80099f8:	4638      	mov	r0, r7
 80099fa:	f7ff ffa5 	bl	8009948 <_Bfree>
 80099fe:	4644      	mov	r4, r8
 8009a00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009a04:	3501      	adds	r5, #1
 8009a06:	615e      	str	r6, [r3, #20]
 8009a08:	6125      	str	r5, [r4, #16]
 8009a0a:	4620      	mov	r0, r4
 8009a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a10:	0800bc08 	.word	0x0800bc08
 8009a14:	0800bcf8 	.word	0x0800bcf8

08009a18 <__s2b>:
 8009a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a1c:	460c      	mov	r4, r1
 8009a1e:	4615      	mov	r5, r2
 8009a20:	461f      	mov	r7, r3
 8009a22:	2209      	movs	r2, #9
 8009a24:	3308      	adds	r3, #8
 8009a26:	4606      	mov	r6, r0
 8009a28:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a2c:	2100      	movs	r1, #0
 8009a2e:	2201      	movs	r2, #1
 8009a30:	429a      	cmp	r2, r3
 8009a32:	db09      	blt.n	8009a48 <__s2b+0x30>
 8009a34:	4630      	mov	r0, r6
 8009a36:	f7ff ff47 	bl	80098c8 <_Balloc>
 8009a3a:	b940      	cbnz	r0, 8009a4e <__s2b+0x36>
 8009a3c:	4602      	mov	r2, r0
 8009a3e:	4b19      	ldr	r3, [pc, #100]	; (8009aa4 <__s2b+0x8c>)
 8009a40:	4819      	ldr	r0, [pc, #100]	; (8009aa8 <__s2b+0x90>)
 8009a42:	21ce      	movs	r1, #206	; 0xce
 8009a44:	f001 fc38 	bl	800b2b8 <__assert_func>
 8009a48:	0052      	lsls	r2, r2, #1
 8009a4a:	3101      	adds	r1, #1
 8009a4c:	e7f0      	b.n	8009a30 <__s2b+0x18>
 8009a4e:	9b08      	ldr	r3, [sp, #32]
 8009a50:	6143      	str	r3, [r0, #20]
 8009a52:	2d09      	cmp	r5, #9
 8009a54:	f04f 0301 	mov.w	r3, #1
 8009a58:	6103      	str	r3, [r0, #16]
 8009a5a:	dd16      	ble.n	8009a8a <__s2b+0x72>
 8009a5c:	f104 0909 	add.w	r9, r4, #9
 8009a60:	46c8      	mov	r8, r9
 8009a62:	442c      	add	r4, r5
 8009a64:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009a68:	4601      	mov	r1, r0
 8009a6a:	3b30      	subs	r3, #48	; 0x30
 8009a6c:	220a      	movs	r2, #10
 8009a6e:	4630      	mov	r0, r6
 8009a70:	f7ff ff8c 	bl	800998c <__multadd>
 8009a74:	45a0      	cmp	r8, r4
 8009a76:	d1f5      	bne.n	8009a64 <__s2b+0x4c>
 8009a78:	f1a5 0408 	sub.w	r4, r5, #8
 8009a7c:	444c      	add	r4, r9
 8009a7e:	1b2d      	subs	r5, r5, r4
 8009a80:	1963      	adds	r3, r4, r5
 8009a82:	42bb      	cmp	r3, r7
 8009a84:	db04      	blt.n	8009a90 <__s2b+0x78>
 8009a86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a8a:	340a      	adds	r4, #10
 8009a8c:	2509      	movs	r5, #9
 8009a8e:	e7f6      	b.n	8009a7e <__s2b+0x66>
 8009a90:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009a94:	4601      	mov	r1, r0
 8009a96:	3b30      	subs	r3, #48	; 0x30
 8009a98:	220a      	movs	r2, #10
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	f7ff ff76 	bl	800998c <__multadd>
 8009aa0:	e7ee      	b.n	8009a80 <__s2b+0x68>
 8009aa2:	bf00      	nop
 8009aa4:	0800bc08 	.word	0x0800bc08
 8009aa8:	0800bcf8 	.word	0x0800bcf8

08009aac <__hi0bits>:
 8009aac:	0c03      	lsrs	r3, r0, #16
 8009aae:	041b      	lsls	r3, r3, #16
 8009ab0:	b9d3      	cbnz	r3, 8009ae8 <__hi0bits+0x3c>
 8009ab2:	0400      	lsls	r0, r0, #16
 8009ab4:	2310      	movs	r3, #16
 8009ab6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009aba:	bf04      	itt	eq
 8009abc:	0200      	lsleq	r0, r0, #8
 8009abe:	3308      	addeq	r3, #8
 8009ac0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009ac4:	bf04      	itt	eq
 8009ac6:	0100      	lsleq	r0, r0, #4
 8009ac8:	3304      	addeq	r3, #4
 8009aca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009ace:	bf04      	itt	eq
 8009ad0:	0080      	lsleq	r0, r0, #2
 8009ad2:	3302      	addeq	r3, #2
 8009ad4:	2800      	cmp	r0, #0
 8009ad6:	db05      	blt.n	8009ae4 <__hi0bits+0x38>
 8009ad8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009adc:	f103 0301 	add.w	r3, r3, #1
 8009ae0:	bf08      	it	eq
 8009ae2:	2320      	moveq	r3, #32
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	4770      	bx	lr
 8009ae8:	2300      	movs	r3, #0
 8009aea:	e7e4      	b.n	8009ab6 <__hi0bits+0xa>

08009aec <__lo0bits>:
 8009aec:	6803      	ldr	r3, [r0, #0]
 8009aee:	f013 0207 	ands.w	r2, r3, #7
 8009af2:	4601      	mov	r1, r0
 8009af4:	d00b      	beq.n	8009b0e <__lo0bits+0x22>
 8009af6:	07da      	lsls	r2, r3, #31
 8009af8:	d423      	bmi.n	8009b42 <__lo0bits+0x56>
 8009afa:	0798      	lsls	r0, r3, #30
 8009afc:	bf49      	itett	mi
 8009afe:	085b      	lsrmi	r3, r3, #1
 8009b00:	089b      	lsrpl	r3, r3, #2
 8009b02:	2001      	movmi	r0, #1
 8009b04:	600b      	strmi	r3, [r1, #0]
 8009b06:	bf5c      	itt	pl
 8009b08:	600b      	strpl	r3, [r1, #0]
 8009b0a:	2002      	movpl	r0, #2
 8009b0c:	4770      	bx	lr
 8009b0e:	b298      	uxth	r0, r3
 8009b10:	b9a8      	cbnz	r0, 8009b3e <__lo0bits+0x52>
 8009b12:	0c1b      	lsrs	r3, r3, #16
 8009b14:	2010      	movs	r0, #16
 8009b16:	b2da      	uxtb	r2, r3
 8009b18:	b90a      	cbnz	r2, 8009b1e <__lo0bits+0x32>
 8009b1a:	3008      	adds	r0, #8
 8009b1c:	0a1b      	lsrs	r3, r3, #8
 8009b1e:	071a      	lsls	r2, r3, #28
 8009b20:	bf04      	itt	eq
 8009b22:	091b      	lsreq	r3, r3, #4
 8009b24:	3004      	addeq	r0, #4
 8009b26:	079a      	lsls	r2, r3, #30
 8009b28:	bf04      	itt	eq
 8009b2a:	089b      	lsreq	r3, r3, #2
 8009b2c:	3002      	addeq	r0, #2
 8009b2e:	07da      	lsls	r2, r3, #31
 8009b30:	d403      	bmi.n	8009b3a <__lo0bits+0x4e>
 8009b32:	085b      	lsrs	r3, r3, #1
 8009b34:	f100 0001 	add.w	r0, r0, #1
 8009b38:	d005      	beq.n	8009b46 <__lo0bits+0x5a>
 8009b3a:	600b      	str	r3, [r1, #0]
 8009b3c:	4770      	bx	lr
 8009b3e:	4610      	mov	r0, r2
 8009b40:	e7e9      	b.n	8009b16 <__lo0bits+0x2a>
 8009b42:	2000      	movs	r0, #0
 8009b44:	4770      	bx	lr
 8009b46:	2020      	movs	r0, #32
 8009b48:	4770      	bx	lr
	...

08009b4c <__i2b>:
 8009b4c:	b510      	push	{r4, lr}
 8009b4e:	460c      	mov	r4, r1
 8009b50:	2101      	movs	r1, #1
 8009b52:	f7ff feb9 	bl	80098c8 <_Balloc>
 8009b56:	4602      	mov	r2, r0
 8009b58:	b928      	cbnz	r0, 8009b66 <__i2b+0x1a>
 8009b5a:	4b05      	ldr	r3, [pc, #20]	; (8009b70 <__i2b+0x24>)
 8009b5c:	4805      	ldr	r0, [pc, #20]	; (8009b74 <__i2b+0x28>)
 8009b5e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009b62:	f001 fba9 	bl	800b2b8 <__assert_func>
 8009b66:	2301      	movs	r3, #1
 8009b68:	6144      	str	r4, [r0, #20]
 8009b6a:	6103      	str	r3, [r0, #16]
 8009b6c:	bd10      	pop	{r4, pc}
 8009b6e:	bf00      	nop
 8009b70:	0800bc08 	.word	0x0800bc08
 8009b74:	0800bcf8 	.word	0x0800bcf8

08009b78 <__multiply>:
 8009b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b7c:	4691      	mov	r9, r2
 8009b7e:	690a      	ldr	r2, [r1, #16]
 8009b80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009b84:	429a      	cmp	r2, r3
 8009b86:	bfb8      	it	lt
 8009b88:	460b      	movlt	r3, r1
 8009b8a:	460c      	mov	r4, r1
 8009b8c:	bfbc      	itt	lt
 8009b8e:	464c      	movlt	r4, r9
 8009b90:	4699      	movlt	r9, r3
 8009b92:	6927      	ldr	r7, [r4, #16]
 8009b94:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009b98:	68a3      	ldr	r3, [r4, #8]
 8009b9a:	6861      	ldr	r1, [r4, #4]
 8009b9c:	eb07 060a 	add.w	r6, r7, sl
 8009ba0:	42b3      	cmp	r3, r6
 8009ba2:	b085      	sub	sp, #20
 8009ba4:	bfb8      	it	lt
 8009ba6:	3101      	addlt	r1, #1
 8009ba8:	f7ff fe8e 	bl	80098c8 <_Balloc>
 8009bac:	b930      	cbnz	r0, 8009bbc <__multiply+0x44>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	4b44      	ldr	r3, [pc, #272]	; (8009cc4 <__multiply+0x14c>)
 8009bb2:	4845      	ldr	r0, [pc, #276]	; (8009cc8 <__multiply+0x150>)
 8009bb4:	f240 115d 	movw	r1, #349	; 0x15d
 8009bb8:	f001 fb7e 	bl	800b2b8 <__assert_func>
 8009bbc:	f100 0514 	add.w	r5, r0, #20
 8009bc0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009bc4:	462b      	mov	r3, r5
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	4543      	cmp	r3, r8
 8009bca:	d321      	bcc.n	8009c10 <__multiply+0x98>
 8009bcc:	f104 0314 	add.w	r3, r4, #20
 8009bd0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009bd4:	f109 0314 	add.w	r3, r9, #20
 8009bd8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009bdc:	9202      	str	r2, [sp, #8]
 8009bde:	1b3a      	subs	r2, r7, r4
 8009be0:	3a15      	subs	r2, #21
 8009be2:	f022 0203 	bic.w	r2, r2, #3
 8009be6:	3204      	adds	r2, #4
 8009be8:	f104 0115 	add.w	r1, r4, #21
 8009bec:	428f      	cmp	r7, r1
 8009bee:	bf38      	it	cc
 8009bf0:	2204      	movcc	r2, #4
 8009bf2:	9201      	str	r2, [sp, #4]
 8009bf4:	9a02      	ldr	r2, [sp, #8]
 8009bf6:	9303      	str	r3, [sp, #12]
 8009bf8:	429a      	cmp	r2, r3
 8009bfa:	d80c      	bhi.n	8009c16 <__multiply+0x9e>
 8009bfc:	2e00      	cmp	r6, #0
 8009bfe:	dd03      	ble.n	8009c08 <__multiply+0x90>
 8009c00:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d05a      	beq.n	8009cbe <__multiply+0x146>
 8009c08:	6106      	str	r6, [r0, #16]
 8009c0a:	b005      	add	sp, #20
 8009c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c10:	f843 2b04 	str.w	r2, [r3], #4
 8009c14:	e7d8      	b.n	8009bc8 <__multiply+0x50>
 8009c16:	f8b3 a000 	ldrh.w	sl, [r3]
 8009c1a:	f1ba 0f00 	cmp.w	sl, #0
 8009c1e:	d024      	beq.n	8009c6a <__multiply+0xf2>
 8009c20:	f104 0e14 	add.w	lr, r4, #20
 8009c24:	46a9      	mov	r9, r5
 8009c26:	f04f 0c00 	mov.w	ip, #0
 8009c2a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009c2e:	f8d9 1000 	ldr.w	r1, [r9]
 8009c32:	fa1f fb82 	uxth.w	fp, r2
 8009c36:	b289      	uxth	r1, r1
 8009c38:	fb0a 110b 	mla	r1, sl, fp, r1
 8009c3c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009c40:	f8d9 2000 	ldr.w	r2, [r9]
 8009c44:	4461      	add	r1, ip
 8009c46:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009c4a:	fb0a c20b 	mla	r2, sl, fp, ip
 8009c4e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009c52:	b289      	uxth	r1, r1
 8009c54:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009c58:	4577      	cmp	r7, lr
 8009c5a:	f849 1b04 	str.w	r1, [r9], #4
 8009c5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009c62:	d8e2      	bhi.n	8009c2a <__multiply+0xb2>
 8009c64:	9a01      	ldr	r2, [sp, #4]
 8009c66:	f845 c002 	str.w	ip, [r5, r2]
 8009c6a:	9a03      	ldr	r2, [sp, #12]
 8009c6c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009c70:	3304      	adds	r3, #4
 8009c72:	f1b9 0f00 	cmp.w	r9, #0
 8009c76:	d020      	beq.n	8009cba <__multiply+0x142>
 8009c78:	6829      	ldr	r1, [r5, #0]
 8009c7a:	f104 0c14 	add.w	ip, r4, #20
 8009c7e:	46ae      	mov	lr, r5
 8009c80:	f04f 0a00 	mov.w	sl, #0
 8009c84:	f8bc b000 	ldrh.w	fp, [ip]
 8009c88:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009c8c:	fb09 220b 	mla	r2, r9, fp, r2
 8009c90:	4492      	add	sl, r2
 8009c92:	b289      	uxth	r1, r1
 8009c94:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009c98:	f84e 1b04 	str.w	r1, [lr], #4
 8009c9c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009ca0:	f8be 1000 	ldrh.w	r1, [lr]
 8009ca4:	0c12      	lsrs	r2, r2, #16
 8009ca6:	fb09 1102 	mla	r1, r9, r2, r1
 8009caa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009cae:	4567      	cmp	r7, ip
 8009cb0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009cb4:	d8e6      	bhi.n	8009c84 <__multiply+0x10c>
 8009cb6:	9a01      	ldr	r2, [sp, #4]
 8009cb8:	50a9      	str	r1, [r5, r2]
 8009cba:	3504      	adds	r5, #4
 8009cbc:	e79a      	b.n	8009bf4 <__multiply+0x7c>
 8009cbe:	3e01      	subs	r6, #1
 8009cc0:	e79c      	b.n	8009bfc <__multiply+0x84>
 8009cc2:	bf00      	nop
 8009cc4:	0800bc08 	.word	0x0800bc08
 8009cc8:	0800bcf8 	.word	0x0800bcf8

08009ccc <__pow5mult>:
 8009ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cd0:	4615      	mov	r5, r2
 8009cd2:	f012 0203 	ands.w	r2, r2, #3
 8009cd6:	4606      	mov	r6, r0
 8009cd8:	460f      	mov	r7, r1
 8009cda:	d007      	beq.n	8009cec <__pow5mult+0x20>
 8009cdc:	4c25      	ldr	r4, [pc, #148]	; (8009d74 <__pow5mult+0xa8>)
 8009cde:	3a01      	subs	r2, #1
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ce6:	f7ff fe51 	bl	800998c <__multadd>
 8009cea:	4607      	mov	r7, r0
 8009cec:	10ad      	asrs	r5, r5, #2
 8009cee:	d03d      	beq.n	8009d6c <__pow5mult+0xa0>
 8009cf0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009cf2:	b97c      	cbnz	r4, 8009d14 <__pow5mult+0x48>
 8009cf4:	2010      	movs	r0, #16
 8009cf6:	f7ff fdbf 	bl	8009878 <malloc>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	6270      	str	r0, [r6, #36]	; 0x24
 8009cfe:	b928      	cbnz	r0, 8009d0c <__pow5mult+0x40>
 8009d00:	4b1d      	ldr	r3, [pc, #116]	; (8009d78 <__pow5mult+0xac>)
 8009d02:	481e      	ldr	r0, [pc, #120]	; (8009d7c <__pow5mult+0xb0>)
 8009d04:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009d08:	f001 fad6 	bl	800b2b8 <__assert_func>
 8009d0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d10:	6004      	str	r4, [r0, #0]
 8009d12:	60c4      	str	r4, [r0, #12]
 8009d14:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009d18:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d1c:	b94c      	cbnz	r4, 8009d32 <__pow5mult+0x66>
 8009d1e:	f240 2171 	movw	r1, #625	; 0x271
 8009d22:	4630      	mov	r0, r6
 8009d24:	f7ff ff12 	bl	8009b4c <__i2b>
 8009d28:	2300      	movs	r3, #0
 8009d2a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d2e:	4604      	mov	r4, r0
 8009d30:	6003      	str	r3, [r0, #0]
 8009d32:	f04f 0900 	mov.w	r9, #0
 8009d36:	07eb      	lsls	r3, r5, #31
 8009d38:	d50a      	bpl.n	8009d50 <__pow5mult+0x84>
 8009d3a:	4639      	mov	r1, r7
 8009d3c:	4622      	mov	r2, r4
 8009d3e:	4630      	mov	r0, r6
 8009d40:	f7ff ff1a 	bl	8009b78 <__multiply>
 8009d44:	4639      	mov	r1, r7
 8009d46:	4680      	mov	r8, r0
 8009d48:	4630      	mov	r0, r6
 8009d4a:	f7ff fdfd 	bl	8009948 <_Bfree>
 8009d4e:	4647      	mov	r7, r8
 8009d50:	106d      	asrs	r5, r5, #1
 8009d52:	d00b      	beq.n	8009d6c <__pow5mult+0xa0>
 8009d54:	6820      	ldr	r0, [r4, #0]
 8009d56:	b938      	cbnz	r0, 8009d68 <__pow5mult+0x9c>
 8009d58:	4622      	mov	r2, r4
 8009d5a:	4621      	mov	r1, r4
 8009d5c:	4630      	mov	r0, r6
 8009d5e:	f7ff ff0b 	bl	8009b78 <__multiply>
 8009d62:	6020      	str	r0, [r4, #0]
 8009d64:	f8c0 9000 	str.w	r9, [r0]
 8009d68:	4604      	mov	r4, r0
 8009d6a:	e7e4      	b.n	8009d36 <__pow5mult+0x6a>
 8009d6c:	4638      	mov	r0, r7
 8009d6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d72:	bf00      	nop
 8009d74:	0800be48 	.word	0x0800be48
 8009d78:	0800bb96 	.word	0x0800bb96
 8009d7c:	0800bcf8 	.word	0x0800bcf8

08009d80 <__lshift>:
 8009d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d84:	460c      	mov	r4, r1
 8009d86:	6849      	ldr	r1, [r1, #4]
 8009d88:	6923      	ldr	r3, [r4, #16]
 8009d8a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009d8e:	68a3      	ldr	r3, [r4, #8]
 8009d90:	4607      	mov	r7, r0
 8009d92:	4691      	mov	r9, r2
 8009d94:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d98:	f108 0601 	add.w	r6, r8, #1
 8009d9c:	42b3      	cmp	r3, r6
 8009d9e:	db0b      	blt.n	8009db8 <__lshift+0x38>
 8009da0:	4638      	mov	r0, r7
 8009da2:	f7ff fd91 	bl	80098c8 <_Balloc>
 8009da6:	4605      	mov	r5, r0
 8009da8:	b948      	cbnz	r0, 8009dbe <__lshift+0x3e>
 8009daa:	4602      	mov	r2, r0
 8009dac:	4b2a      	ldr	r3, [pc, #168]	; (8009e58 <__lshift+0xd8>)
 8009dae:	482b      	ldr	r0, [pc, #172]	; (8009e5c <__lshift+0xdc>)
 8009db0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009db4:	f001 fa80 	bl	800b2b8 <__assert_func>
 8009db8:	3101      	adds	r1, #1
 8009dba:	005b      	lsls	r3, r3, #1
 8009dbc:	e7ee      	b.n	8009d9c <__lshift+0x1c>
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	f100 0114 	add.w	r1, r0, #20
 8009dc4:	f100 0210 	add.w	r2, r0, #16
 8009dc8:	4618      	mov	r0, r3
 8009dca:	4553      	cmp	r3, sl
 8009dcc:	db37      	blt.n	8009e3e <__lshift+0xbe>
 8009dce:	6920      	ldr	r0, [r4, #16]
 8009dd0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009dd4:	f104 0314 	add.w	r3, r4, #20
 8009dd8:	f019 091f 	ands.w	r9, r9, #31
 8009ddc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009de0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009de4:	d02f      	beq.n	8009e46 <__lshift+0xc6>
 8009de6:	f1c9 0e20 	rsb	lr, r9, #32
 8009dea:	468a      	mov	sl, r1
 8009dec:	f04f 0c00 	mov.w	ip, #0
 8009df0:	681a      	ldr	r2, [r3, #0]
 8009df2:	fa02 f209 	lsl.w	r2, r2, r9
 8009df6:	ea42 020c 	orr.w	r2, r2, ip
 8009dfa:	f84a 2b04 	str.w	r2, [sl], #4
 8009dfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e02:	4298      	cmp	r0, r3
 8009e04:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009e08:	d8f2      	bhi.n	8009df0 <__lshift+0x70>
 8009e0a:	1b03      	subs	r3, r0, r4
 8009e0c:	3b15      	subs	r3, #21
 8009e0e:	f023 0303 	bic.w	r3, r3, #3
 8009e12:	3304      	adds	r3, #4
 8009e14:	f104 0215 	add.w	r2, r4, #21
 8009e18:	4290      	cmp	r0, r2
 8009e1a:	bf38      	it	cc
 8009e1c:	2304      	movcc	r3, #4
 8009e1e:	f841 c003 	str.w	ip, [r1, r3]
 8009e22:	f1bc 0f00 	cmp.w	ip, #0
 8009e26:	d001      	beq.n	8009e2c <__lshift+0xac>
 8009e28:	f108 0602 	add.w	r6, r8, #2
 8009e2c:	3e01      	subs	r6, #1
 8009e2e:	4638      	mov	r0, r7
 8009e30:	612e      	str	r6, [r5, #16]
 8009e32:	4621      	mov	r1, r4
 8009e34:	f7ff fd88 	bl	8009948 <_Bfree>
 8009e38:	4628      	mov	r0, r5
 8009e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e3e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e42:	3301      	adds	r3, #1
 8009e44:	e7c1      	b.n	8009dca <__lshift+0x4a>
 8009e46:	3904      	subs	r1, #4
 8009e48:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e4c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e50:	4298      	cmp	r0, r3
 8009e52:	d8f9      	bhi.n	8009e48 <__lshift+0xc8>
 8009e54:	e7ea      	b.n	8009e2c <__lshift+0xac>
 8009e56:	bf00      	nop
 8009e58:	0800bc08 	.word	0x0800bc08
 8009e5c:	0800bcf8 	.word	0x0800bcf8

08009e60 <__mcmp>:
 8009e60:	b530      	push	{r4, r5, lr}
 8009e62:	6902      	ldr	r2, [r0, #16]
 8009e64:	690c      	ldr	r4, [r1, #16]
 8009e66:	1b12      	subs	r2, r2, r4
 8009e68:	d10e      	bne.n	8009e88 <__mcmp+0x28>
 8009e6a:	f100 0314 	add.w	r3, r0, #20
 8009e6e:	3114      	adds	r1, #20
 8009e70:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009e74:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009e78:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009e7c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009e80:	42a5      	cmp	r5, r4
 8009e82:	d003      	beq.n	8009e8c <__mcmp+0x2c>
 8009e84:	d305      	bcc.n	8009e92 <__mcmp+0x32>
 8009e86:	2201      	movs	r2, #1
 8009e88:	4610      	mov	r0, r2
 8009e8a:	bd30      	pop	{r4, r5, pc}
 8009e8c:	4283      	cmp	r3, r0
 8009e8e:	d3f3      	bcc.n	8009e78 <__mcmp+0x18>
 8009e90:	e7fa      	b.n	8009e88 <__mcmp+0x28>
 8009e92:	f04f 32ff 	mov.w	r2, #4294967295
 8009e96:	e7f7      	b.n	8009e88 <__mcmp+0x28>

08009e98 <__mdiff>:
 8009e98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e9c:	460c      	mov	r4, r1
 8009e9e:	4606      	mov	r6, r0
 8009ea0:	4611      	mov	r1, r2
 8009ea2:	4620      	mov	r0, r4
 8009ea4:	4690      	mov	r8, r2
 8009ea6:	f7ff ffdb 	bl	8009e60 <__mcmp>
 8009eaa:	1e05      	subs	r5, r0, #0
 8009eac:	d110      	bne.n	8009ed0 <__mdiff+0x38>
 8009eae:	4629      	mov	r1, r5
 8009eb0:	4630      	mov	r0, r6
 8009eb2:	f7ff fd09 	bl	80098c8 <_Balloc>
 8009eb6:	b930      	cbnz	r0, 8009ec6 <__mdiff+0x2e>
 8009eb8:	4b3a      	ldr	r3, [pc, #232]	; (8009fa4 <__mdiff+0x10c>)
 8009eba:	4602      	mov	r2, r0
 8009ebc:	f240 2132 	movw	r1, #562	; 0x232
 8009ec0:	4839      	ldr	r0, [pc, #228]	; (8009fa8 <__mdiff+0x110>)
 8009ec2:	f001 f9f9 	bl	800b2b8 <__assert_func>
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009ecc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ed0:	bfa4      	itt	ge
 8009ed2:	4643      	movge	r3, r8
 8009ed4:	46a0      	movge	r8, r4
 8009ed6:	4630      	mov	r0, r6
 8009ed8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009edc:	bfa6      	itte	ge
 8009ede:	461c      	movge	r4, r3
 8009ee0:	2500      	movge	r5, #0
 8009ee2:	2501      	movlt	r5, #1
 8009ee4:	f7ff fcf0 	bl	80098c8 <_Balloc>
 8009ee8:	b920      	cbnz	r0, 8009ef4 <__mdiff+0x5c>
 8009eea:	4b2e      	ldr	r3, [pc, #184]	; (8009fa4 <__mdiff+0x10c>)
 8009eec:	4602      	mov	r2, r0
 8009eee:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009ef2:	e7e5      	b.n	8009ec0 <__mdiff+0x28>
 8009ef4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009ef8:	6926      	ldr	r6, [r4, #16]
 8009efa:	60c5      	str	r5, [r0, #12]
 8009efc:	f104 0914 	add.w	r9, r4, #20
 8009f00:	f108 0514 	add.w	r5, r8, #20
 8009f04:	f100 0e14 	add.w	lr, r0, #20
 8009f08:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009f0c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009f10:	f108 0210 	add.w	r2, r8, #16
 8009f14:	46f2      	mov	sl, lr
 8009f16:	2100      	movs	r1, #0
 8009f18:	f859 3b04 	ldr.w	r3, [r9], #4
 8009f1c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009f20:	fa1f f883 	uxth.w	r8, r3
 8009f24:	fa11 f18b 	uxtah	r1, r1, fp
 8009f28:	0c1b      	lsrs	r3, r3, #16
 8009f2a:	eba1 0808 	sub.w	r8, r1, r8
 8009f2e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009f32:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009f36:	fa1f f888 	uxth.w	r8, r8
 8009f3a:	1419      	asrs	r1, r3, #16
 8009f3c:	454e      	cmp	r6, r9
 8009f3e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009f42:	f84a 3b04 	str.w	r3, [sl], #4
 8009f46:	d8e7      	bhi.n	8009f18 <__mdiff+0x80>
 8009f48:	1b33      	subs	r3, r6, r4
 8009f4a:	3b15      	subs	r3, #21
 8009f4c:	f023 0303 	bic.w	r3, r3, #3
 8009f50:	3304      	adds	r3, #4
 8009f52:	3415      	adds	r4, #21
 8009f54:	42a6      	cmp	r6, r4
 8009f56:	bf38      	it	cc
 8009f58:	2304      	movcc	r3, #4
 8009f5a:	441d      	add	r5, r3
 8009f5c:	4473      	add	r3, lr
 8009f5e:	469e      	mov	lr, r3
 8009f60:	462e      	mov	r6, r5
 8009f62:	4566      	cmp	r6, ip
 8009f64:	d30e      	bcc.n	8009f84 <__mdiff+0xec>
 8009f66:	f10c 0203 	add.w	r2, ip, #3
 8009f6a:	1b52      	subs	r2, r2, r5
 8009f6c:	f022 0203 	bic.w	r2, r2, #3
 8009f70:	3d03      	subs	r5, #3
 8009f72:	45ac      	cmp	ip, r5
 8009f74:	bf38      	it	cc
 8009f76:	2200      	movcc	r2, #0
 8009f78:	441a      	add	r2, r3
 8009f7a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009f7e:	b17b      	cbz	r3, 8009fa0 <__mdiff+0x108>
 8009f80:	6107      	str	r7, [r0, #16]
 8009f82:	e7a3      	b.n	8009ecc <__mdiff+0x34>
 8009f84:	f856 8b04 	ldr.w	r8, [r6], #4
 8009f88:	fa11 f288 	uxtah	r2, r1, r8
 8009f8c:	1414      	asrs	r4, r2, #16
 8009f8e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009f92:	b292      	uxth	r2, r2
 8009f94:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009f98:	f84e 2b04 	str.w	r2, [lr], #4
 8009f9c:	1421      	asrs	r1, r4, #16
 8009f9e:	e7e0      	b.n	8009f62 <__mdiff+0xca>
 8009fa0:	3f01      	subs	r7, #1
 8009fa2:	e7ea      	b.n	8009f7a <__mdiff+0xe2>
 8009fa4:	0800bc08 	.word	0x0800bc08
 8009fa8:	0800bcf8 	.word	0x0800bcf8

08009fac <__ulp>:
 8009fac:	b082      	sub	sp, #8
 8009fae:	ed8d 0b00 	vstr	d0, [sp]
 8009fb2:	9b01      	ldr	r3, [sp, #4]
 8009fb4:	4912      	ldr	r1, [pc, #72]	; (800a000 <__ulp+0x54>)
 8009fb6:	4019      	ands	r1, r3
 8009fb8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009fbc:	2900      	cmp	r1, #0
 8009fbe:	dd05      	ble.n	8009fcc <__ulp+0x20>
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	460b      	mov	r3, r1
 8009fc4:	ec43 2b10 	vmov	d0, r2, r3
 8009fc8:	b002      	add	sp, #8
 8009fca:	4770      	bx	lr
 8009fcc:	4249      	negs	r1, r1
 8009fce:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009fd2:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009fd6:	f04f 0200 	mov.w	r2, #0
 8009fda:	f04f 0300 	mov.w	r3, #0
 8009fde:	da04      	bge.n	8009fea <__ulp+0x3e>
 8009fe0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009fe4:	fa41 f300 	asr.w	r3, r1, r0
 8009fe8:	e7ec      	b.n	8009fc4 <__ulp+0x18>
 8009fea:	f1a0 0114 	sub.w	r1, r0, #20
 8009fee:	291e      	cmp	r1, #30
 8009ff0:	bfda      	itte	le
 8009ff2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009ff6:	fa20 f101 	lsrle.w	r1, r0, r1
 8009ffa:	2101      	movgt	r1, #1
 8009ffc:	460a      	mov	r2, r1
 8009ffe:	e7e1      	b.n	8009fc4 <__ulp+0x18>
 800a000:	7ff00000 	.word	0x7ff00000

0800a004 <__b2d>:
 800a004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a006:	6905      	ldr	r5, [r0, #16]
 800a008:	f100 0714 	add.w	r7, r0, #20
 800a00c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a010:	1f2e      	subs	r6, r5, #4
 800a012:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a016:	4620      	mov	r0, r4
 800a018:	f7ff fd48 	bl	8009aac <__hi0bits>
 800a01c:	f1c0 0320 	rsb	r3, r0, #32
 800a020:	280a      	cmp	r0, #10
 800a022:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a0a0 <__b2d+0x9c>
 800a026:	600b      	str	r3, [r1, #0]
 800a028:	dc14      	bgt.n	800a054 <__b2d+0x50>
 800a02a:	f1c0 0e0b 	rsb	lr, r0, #11
 800a02e:	fa24 f10e 	lsr.w	r1, r4, lr
 800a032:	42b7      	cmp	r7, r6
 800a034:	ea41 030c 	orr.w	r3, r1, ip
 800a038:	bf34      	ite	cc
 800a03a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a03e:	2100      	movcs	r1, #0
 800a040:	3015      	adds	r0, #21
 800a042:	fa04 f000 	lsl.w	r0, r4, r0
 800a046:	fa21 f10e 	lsr.w	r1, r1, lr
 800a04a:	ea40 0201 	orr.w	r2, r0, r1
 800a04e:	ec43 2b10 	vmov	d0, r2, r3
 800a052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a054:	42b7      	cmp	r7, r6
 800a056:	bf3a      	itte	cc
 800a058:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a05c:	f1a5 0608 	subcc.w	r6, r5, #8
 800a060:	2100      	movcs	r1, #0
 800a062:	380b      	subs	r0, #11
 800a064:	d017      	beq.n	800a096 <__b2d+0x92>
 800a066:	f1c0 0c20 	rsb	ip, r0, #32
 800a06a:	fa04 f500 	lsl.w	r5, r4, r0
 800a06e:	42be      	cmp	r6, r7
 800a070:	fa21 f40c 	lsr.w	r4, r1, ip
 800a074:	ea45 0504 	orr.w	r5, r5, r4
 800a078:	bf8c      	ite	hi
 800a07a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a07e:	2400      	movls	r4, #0
 800a080:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a084:	fa01 f000 	lsl.w	r0, r1, r0
 800a088:	fa24 f40c 	lsr.w	r4, r4, ip
 800a08c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a090:	ea40 0204 	orr.w	r2, r0, r4
 800a094:	e7db      	b.n	800a04e <__b2d+0x4a>
 800a096:	ea44 030c 	orr.w	r3, r4, ip
 800a09a:	460a      	mov	r2, r1
 800a09c:	e7d7      	b.n	800a04e <__b2d+0x4a>
 800a09e:	bf00      	nop
 800a0a0:	3ff00000 	.word	0x3ff00000

0800a0a4 <__d2b>:
 800a0a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a0a8:	4689      	mov	r9, r1
 800a0aa:	2101      	movs	r1, #1
 800a0ac:	ec57 6b10 	vmov	r6, r7, d0
 800a0b0:	4690      	mov	r8, r2
 800a0b2:	f7ff fc09 	bl	80098c8 <_Balloc>
 800a0b6:	4604      	mov	r4, r0
 800a0b8:	b930      	cbnz	r0, 800a0c8 <__d2b+0x24>
 800a0ba:	4602      	mov	r2, r0
 800a0bc:	4b25      	ldr	r3, [pc, #148]	; (800a154 <__d2b+0xb0>)
 800a0be:	4826      	ldr	r0, [pc, #152]	; (800a158 <__d2b+0xb4>)
 800a0c0:	f240 310a 	movw	r1, #778	; 0x30a
 800a0c4:	f001 f8f8 	bl	800b2b8 <__assert_func>
 800a0c8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a0cc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a0d0:	bb35      	cbnz	r5, 800a120 <__d2b+0x7c>
 800a0d2:	2e00      	cmp	r6, #0
 800a0d4:	9301      	str	r3, [sp, #4]
 800a0d6:	d028      	beq.n	800a12a <__d2b+0x86>
 800a0d8:	4668      	mov	r0, sp
 800a0da:	9600      	str	r6, [sp, #0]
 800a0dc:	f7ff fd06 	bl	8009aec <__lo0bits>
 800a0e0:	9900      	ldr	r1, [sp, #0]
 800a0e2:	b300      	cbz	r0, 800a126 <__d2b+0x82>
 800a0e4:	9a01      	ldr	r2, [sp, #4]
 800a0e6:	f1c0 0320 	rsb	r3, r0, #32
 800a0ea:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ee:	430b      	orrs	r3, r1
 800a0f0:	40c2      	lsrs	r2, r0
 800a0f2:	6163      	str	r3, [r4, #20]
 800a0f4:	9201      	str	r2, [sp, #4]
 800a0f6:	9b01      	ldr	r3, [sp, #4]
 800a0f8:	61a3      	str	r3, [r4, #24]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	bf14      	ite	ne
 800a0fe:	2202      	movne	r2, #2
 800a100:	2201      	moveq	r2, #1
 800a102:	6122      	str	r2, [r4, #16]
 800a104:	b1d5      	cbz	r5, 800a13c <__d2b+0x98>
 800a106:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a10a:	4405      	add	r5, r0
 800a10c:	f8c9 5000 	str.w	r5, [r9]
 800a110:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a114:	f8c8 0000 	str.w	r0, [r8]
 800a118:	4620      	mov	r0, r4
 800a11a:	b003      	add	sp, #12
 800a11c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a120:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a124:	e7d5      	b.n	800a0d2 <__d2b+0x2e>
 800a126:	6161      	str	r1, [r4, #20]
 800a128:	e7e5      	b.n	800a0f6 <__d2b+0x52>
 800a12a:	a801      	add	r0, sp, #4
 800a12c:	f7ff fcde 	bl	8009aec <__lo0bits>
 800a130:	9b01      	ldr	r3, [sp, #4]
 800a132:	6163      	str	r3, [r4, #20]
 800a134:	2201      	movs	r2, #1
 800a136:	6122      	str	r2, [r4, #16]
 800a138:	3020      	adds	r0, #32
 800a13a:	e7e3      	b.n	800a104 <__d2b+0x60>
 800a13c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a140:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a144:	f8c9 0000 	str.w	r0, [r9]
 800a148:	6918      	ldr	r0, [r3, #16]
 800a14a:	f7ff fcaf 	bl	8009aac <__hi0bits>
 800a14e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a152:	e7df      	b.n	800a114 <__d2b+0x70>
 800a154:	0800bc08 	.word	0x0800bc08
 800a158:	0800bcf8 	.word	0x0800bcf8

0800a15c <__ratio>:
 800a15c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a160:	4688      	mov	r8, r1
 800a162:	4669      	mov	r1, sp
 800a164:	4681      	mov	r9, r0
 800a166:	f7ff ff4d 	bl	800a004 <__b2d>
 800a16a:	a901      	add	r1, sp, #4
 800a16c:	4640      	mov	r0, r8
 800a16e:	ec55 4b10 	vmov	r4, r5, d0
 800a172:	f7ff ff47 	bl	800a004 <__b2d>
 800a176:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a17a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a17e:	eba3 0c02 	sub.w	ip, r3, r2
 800a182:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a186:	1a9b      	subs	r3, r3, r2
 800a188:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a18c:	ec51 0b10 	vmov	r0, r1, d0
 800a190:	2b00      	cmp	r3, #0
 800a192:	bfd6      	itet	le
 800a194:	460a      	movle	r2, r1
 800a196:	462a      	movgt	r2, r5
 800a198:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a19c:	468b      	mov	fp, r1
 800a19e:	462f      	mov	r7, r5
 800a1a0:	bfd4      	ite	le
 800a1a2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a1a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a1aa:	4620      	mov	r0, r4
 800a1ac:	ee10 2a10 	vmov	r2, s0
 800a1b0:	465b      	mov	r3, fp
 800a1b2:	4639      	mov	r1, r7
 800a1b4:	f7f6 fb4a 	bl	800084c <__aeabi_ddiv>
 800a1b8:	ec41 0b10 	vmov	d0, r0, r1
 800a1bc:	b003      	add	sp, #12
 800a1be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a1c2 <__copybits>:
 800a1c2:	3901      	subs	r1, #1
 800a1c4:	b570      	push	{r4, r5, r6, lr}
 800a1c6:	1149      	asrs	r1, r1, #5
 800a1c8:	6914      	ldr	r4, [r2, #16]
 800a1ca:	3101      	adds	r1, #1
 800a1cc:	f102 0314 	add.w	r3, r2, #20
 800a1d0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a1d4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a1d8:	1f05      	subs	r5, r0, #4
 800a1da:	42a3      	cmp	r3, r4
 800a1dc:	d30c      	bcc.n	800a1f8 <__copybits+0x36>
 800a1de:	1aa3      	subs	r3, r4, r2
 800a1e0:	3b11      	subs	r3, #17
 800a1e2:	f023 0303 	bic.w	r3, r3, #3
 800a1e6:	3211      	adds	r2, #17
 800a1e8:	42a2      	cmp	r2, r4
 800a1ea:	bf88      	it	hi
 800a1ec:	2300      	movhi	r3, #0
 800a1ee:	4418      	add	r0, r3
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	4288      	cmp	r0, r1
 800a1f4:	d305      	bcc.n	800a202 <__copybits+0x40>
 800a1f6:	bd70      	pop	{r4, r5, r6, pc}
 800a1f8:	f853 6b04 	ldr.w	r6, [r3], #4
 800a1fc:	f845 6f04 	str.w	r6, [r5, #4]!
 800a200:	e7eb      	b.n	800a1da <__copybits+0x18>
 800a202:	f840 3b04 	str.w	r3, [r0], #4
 800a206:	e7f4      	b.n	800a1f2 <__copybits+0x30>

0800a208 <__any_on>:
 800a208:	f100 0214 	add.w	r2, r0, #20
 800a20c:	6900      	ldr	r0, [r0, #16]
 800a20e:	114b      	asrs	r3, r1, #5
 800a210:	4298      	cmp	r0, r3
 800a212:	b510      	push	{r4, lr}
 800a214:	db11      	blt.n	800a23a <__any_on+0x32>
 800a216:	dd0a      	ble.n	800a22e <__any_on+0x26>
 800a218:	f011 011f 	ands.w	r1, r1, #31
 800a21c:	d007      	beq.n	800a22e <__any_on+0x26>
 800a21e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a222:	fa24 f001 	lsr.w	r0, r4, r1
 800a226:	fa00 f101 	lsl.w	r1, r0, r1
 800a22a:	428c      	cmp	r4, r1
 800a22c:	d10b      	bne.n	800a246 <__any_on+0x3e>
 800a22e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a232:	4293      	cmp	r3, r2
 800a234:	d803      	bhi.n	800a23e <__any_on+0x36>
 800a236:	2000      	movs	r0, #0
 800a238:	bd10      	pop	{r4, pc}
 800a23a:	4603      	mov	r3, r0
 800a23c:	e7f7      	b.n	800a22e <__any_on+0x26>
 800a23e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a242:	2900      	cmp	r1, #0
 800a244:	d0f5      	beq.n	800a232 <__any_on+0x2a>
 800a246:	2001      	movs	r0, #1
 800a248:	e7f6      	b.n	800a238 <__any_on+0x30>

0800a24a <_calloc_r>:
 800a24a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a24c:	fba1 2402 	umull	r2, r4, r1, r2
 800a250:	b94c      	cbnz	r4, 800a266 <_calloc_r+0x1c>
 800a252:	4611      	mov	r1, r2
 800a254:	9201      	str	r2, [sp, #4]
 800a256:	f000 f87b 	bl	800a350 <_malloc_r>
 800a25a:	9a01      	ldr	r2, [sp, #4]
 800a25c:	4605      	mov	r5, r0
 800a25e:	b930      	cbnz	r0, 800a26e <_calloc_r+0x24>
 800a260:	4628      	mov	r0, r5
 800a262:	b003      	add	sp, #12
 800a264:	bd30      	pop	{r4, r5, pc}
 800a266:	220c      	movs	r2, #12
 800a268:	6002      	str	r2, [r0, #0]
 800a26a:	2500      	movs	r5, #0
 800a26c:	e7f8      	b.n	800a260 <_calloc_r+0x16>
 800a26e:	4621      	mov	r1, r4
 800a270:	f7fb ff76 	bl	8006160 <memset>
 800a274:	e7f4      	b.n	800a260 <_calloc_r+0x16>
	...

0800a278 <_free_r>:
 800a278:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a27a:	2900      	cmp	r1, #0
 800a27c:	d044      	beq.n	800a308 <_free_r+0x90>
 800a27e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a282:	9001      	str	r0, [sp, #4]
 800a284:	2b00      	cmp	r3, #0
 800a286:	f1a1 0404 	sub.w	r4, r1, #4
 800a28a:	bfb8      	it	lt
 800a28c:	18e4      	addlt	r4, r4, r3
 800a28e:	f001 f87f 	bl	800b390 <__malloc_lock>
 800a292:	4a1e      	ldr	r2, [pc, #120]	; (800a30c <_free_r+0x94>)
 800a294:	9801      	ldr	r0, [sp, #4]
 800a296:	6813      	ldr	r3, [r2, #0]
 800a298:	b933      	cbnz	r3, 800a2a8 <_free_r+0x30>
 800a29a:	6063      	str	r3, [r4, #4]
 800a29c:	6014      	str	r4, [r2, #0]
 800a29e:	b003      	add	sp, #12
 800a2a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a2a4:	f001 b87a 	b.w	800b39c <__malloc_unlock>
 800a2a8:	42a3      	cmp	r3, r4
 800a2aa:	d908      	bls.n	800a2be <_free_r+0x46>
 800a2ac:	6825      	ldr	r5, [r4, #0]
 800a2ae:	1961      	adds	r1, r4, r5
 800a2b0:	428b      	cmp	r3, r1
 800a2b2:	bf01      	itttt	eq
 800a2b4:	6819      	ldreq	r1, [r3, #0]
 800a2b6:	685b      	ldreq	r3, [r3, #4]
 800a2b8:	1949      	addeq	r1, r1, r5
 800a2ba:	6021      	streq	r1, [r4, #0]
 800a2bc:	e7ed      	b.n	800a29a <_free_r+0x22>
 800a2be:	461a      	mov	r2, r3
 800a2c0:	685b      	ldr	r3, [r3, #4]
 800a2c2:	b10b      	cbz	r3, 800a2c8 <_free_r+0x50>
 800a2c4:	42a3      	cmp	r3, r4
 800a2c6:	d9fa      	bls.n	800a2be <_free_r+0x46>
 800a2c8:	6811      	ldr	r1, [r2, #0]
 800a2ca:	1855      	adds	r5, r2, r1
 800a2cc:	42a5      	cmp	r5, r4
 800a2ce:	d10b      	bne.n	800a2e8 <_free_r+0x70>
 800a2d0:	6824      	ldr	r4, [r4, #0]
 800a2d2:	4421      	add	r1, r4
 800a2d4:	1854      	adds	r4, r2, r1
 800a2d6:	42a3      	cmp	r3, r4
 800a2d8:	6011      	str	r1, [r2, #0]
 800a2da:	d1e0      	bne.n	800a29e <_free_r+0x26>
 800a2dc:	681c      	ldr	r4, [r3, #0]
 800a2de:	685b      	ldr	r3, [r3, #4]
 800a2e0:	6053      	str	r3, [r2, #4]
 800a2e2:	4421      	add	r1, r4
 800a2e4:	6011      	str	r1, [r2, #0]
 800a2e6:	e7da      	b.n	800a29e <_free_r+0x26>
 800a2e8:	d902      	bls.n	800a2f0 <_free_r+0x78>
 800a2ea:	230c      	movs	r3, #12
 800a2ec:	6003      	str	r3, [r0, #0]
 800a2ee:	e7d6      	b.n	800a29e <_free_r+0x26>
 800a2f0:	6825      	ldr	r5, [r4, #0]
 800a2f2:	1961      	adds	r1, r4, r5
 800a2f4:	428b      	cmp	r3, r1
 800a2f6:	bf04      	itt	eq
 800a2f8:	6819      	ldreq	r1, [r3, #0]
 800a2fa:	685b      	ldreq	r3, [r3, #4]
 800a2fc:	6063      	str	r3, [r4, #4]
 800a2fe:	bf04      	itt	eq
 800a300:	1949      	addeq	r1, r1, r5
 800a302:	6021      	streq	r1, [r4, #0]
 800a304:	6054      	str	r4, [r2, #4]
 800a306:	e7ca      	b.n	800a29e <_free_r+0x26>
 800a308:	b003      	add	sp, #12
 800a30a:	bd30      	pop	{r4, r5, pc}
 800a30c:	200008e4 	.word	0x200008e4

0800a310 <sbrk_aligned>:
 800a310:	b570      	push	{r4, r5, r6, lr}
 800a312:	4e0e      	ldr	r6, [pc, #56]	; (800a34c <sbrk_aligned+0x3c>)
 800a314:	460c      	mov	r4, r1
 800a316:	6831      	ldr	r1, [r6, #0]
 800a318:	4605      	mov	r5, r0
 800a31a:	b911      	cbnz	r1, 800a322 <sbrk_aligned+0x12>
 800a31c:	f000 fec8 	bl	800b0b0 <_sbrk_r>
 800a320:	6030      	str	r0, [r6, #0]
 800a322:	4621      	mov	r1, r4
 800a324:	4628      	mov	r0, r5
 800a326:	f000 fec3 	bl	800b0b0 <_sbrk_r>
 800a32a:	1c43      	adds	r3, r0, #1
 800a32c:	d00a      	beq.n	800a344 <sbrk_aligned+0x34>
 800a32e:	1cc4      	adds	r4, r0, #3
 800a330:	f024 0403 	bic.w	r4, r4, #3
 800a334:	42a0      	cmp	r0, r4
 800a336:	d007      	beq.n	800a348 <sbrk_aligned+0x38>
 800a338:	1a21      	subs	r1, r4, r0
 800a33a:	4628      	mov	r0, r5
 800a33c:	f000 feb8 	bl	800b0b0 <_sbrk_r>
 800a340:	3001      	adds	r0, #1
 800a342:	d101      	bne.n	800a348 <sbrk_aligned+0x38>
 800a344:	f04f 34ff 	mov.w	r4, #4294967295
 800a348:	4620      	mov	r0, r4
 800a34a:	bd70      	pop	{r4, r5, r6, pc}
 800a34c:	200008e8 	.word	0x200008e8

0800a350 <_malloc_r>:
 800a350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a354:	1ccd      	adds	r5, r1, #3
 800a356:	f025 0503 	bic.w	r5, r5, #3
 800a35a:	3508      	adds	r5, #8
 800a35c:	2d0c      	cmp	r5, #12
 800a35e:	bf38      	it	cc
 800a360:	250c      	movcc	r5, #12
 800a362:	2d00      	cmp	r5, #0
 800a364:	4607      	mov	r7, r0
 800a366:	db01      	blt.n	800a36c <_malloc_r+0x1c>
 800a368:	42a9      	cmp	r1, r5
 800a36a:	d905      	bls.n	800a378 <_malloc_r+0x28>
 800a36c:	230c      	movs	r3, #12
 800a36e:	603b      	str	r3, [r7, #0]
 800a370:	2600      	movs	r6, #0
 800a372:	4630      	mov	r0, r6
 800a374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a378:	4e2e      	ldr	r6, [pc, #184]	; (800a434 <_malloc_r+0xe4>)
 800a37a:	f001 f809 	bl	800b390 <__malloc_lock>
 800a37e:	6833      	ldr	r3, [r6, #0]
 800a380:	461c      	mov	r4, r3
 800a382:	bb34      	cbnz	r4, 800a3d2 <_malloc_r+0x82>
 800a384:	4629      	mov	r1, r5
 800a386:	4638      	mov	r0, r7
 800a388:	f7ff ffc2 	bl	800a310 <sbrk_aligned>
 800a38c:	1c43      	adds	r3, r0, #1
 800a38e:	4604      	mov	r4, r0
 800a390:	d14d      	bne.n	800a42e <_malloc_r+0xde>
 800a392:	6834      	ldr	r4, [r6, #0]
 800a394:	4626      	mov	r6, r4
 800a396:	2e00      	cmp	r6, #0
 800a398:	d140      	bne.n	800a41c <_malloc_r+0xcc>
 800a39a:	6823      	ldr	r3, [r4, #0]
 800a39c:	4631      	mov	r1, r6
 800a39e:	4638      	mov	r0, r7
 800a3a0:	eb04 0803 	add.w	r8, r4, r3
 800a3a4:	f000 fe84 	bl	800b0b0 <_sbrk_r>
 800a3a8:	4580      	cmp	r8, r0
 800a3aa:	d13a      	bne.n	800a422 <_malloc_r+0xd2>
 800a3ac:	6821      	ldr	r1, [r4, #0]
 800a3ae:	3503      	adds	r5, #3
 800a3b0:	1a6d      	subs	r5, r5, r1
 800a3b2:	f025 0503 	bic.w	r5, r5, #3
 800a3b6:	3508      	adds	r5, #8
 800a3b8:	2d0c      	cmp	r5, #12
 800a3ba:	bf38      	it	cc
 800a3bc:	250c      	movcc	r5, #12
 800a3be:	4629      	mov	r1, r5
 800a3c0:	4638      	mov	r0, r7
 800a3c2:	f7ff ffa5 	bl	800a310 <sbrk_aligned>
 800a3c6:	3001      	adds	r0, #1
 800a3c8:	d02b      	beq.n	800a422 <_malloc_r+0xd2>
 800a3ca:	6823      	ldr	r3, [r4, #0]
 800a3cc:	442b      	add	r3, r5
 800a3ce:	6023      	str	r3, [r4, #0]
 800a3d0:	e00e      	b.n	800a3f0 <_malloc_r+0xa0>
 800a3d2:	6822      	ldr	r2, [r4, #0]
 800a3d4:	1b52      	subs	r2, r2, r5
 800a3d6:	d41e      	bmi.n	800a416 <_malloc_r+0xc6>
 800a3d8:	2a0b      	cmp	r2, #11
 800a3da:	d916      	bls.n	800a40a <_malloc_r+0xba>
 800a3dc:	1961      	adds	r1, r4, r5
 800a3de:	42a3      	cmp	r3, r4
 800a3e0:	6025      	str	r5, [r4, #0]
 800a3e2:	bf18      	it	ne
 800a3e4:	6059      	strne	r1, [r3, #4]
 800a3e6:	6863      	ldr	r3, [r4, #4]
 800a3e8:	bf08      	it	eq
 800a3ea:	6031      	streq	r1, [r6, #0]
 800a3ec:	5162      	str	r2, [r4, r5]
 800a3ee:	604b      	str	r3, [r1, #4]
 800a3f0:	4638      	mov	r0, r7
 800a3f2:	f104 060b 	add.w	r6, r4, #11
 800a3f6:	f000 ffd1 	bl	800b39c <__malloc_unlock>
 800a3fa:	f026 0607 	bic.w	r6, r6, #7
 800a3fe:	1d23      	adds	r3, r4, #4
 800a400:	1af2      	subs	r2, r6, r3
 800a402:	d0b6      	beq.n	800a372 <_malloc_r+0x22>
 800a404:	1b9b      	subs	r3, r3, r6
 800a406:	50a3      	str	r3, [r4, r2]
 800a408:	e7b3      	b.n	800a372 <_malloc_r+0x22>
 800a40a:	6862      	ldr	r2, [r4, #4]
 800a40c:	42a3      	cmp	r3, r4
 800a40e:	bf0c      	ite	eq
 800a410:	6032      	streq	r2, [r6, #0]
 800a412:	605a      	strne	r2, [r3, #4]
 800a414:	e7ec      	b.n	800a3f0 <_malloc_r+0xa0>
 800a416:	4623      	mov	r3, r4
 800a418:	6864      	ldr	r4, [r4, #4]
 800a41a:	e7b2      	b.n	800a382 <_malloc_r+0x32>
 800a41c:	4634      	mov	r4, r6
 800a41e:	6876      	ldr	r6, [r6, #4]
 800a420:	e7b9      	b.n	800a396 <_malloc_r+0x46>
 800a422:	230c      	movs	r3, #12
 800a424:	603b      	str	r3, [r7, #0]
 800a426:	4638      	mov	r0, r7
 800a428:	f000 ffb8 	bl	800b39c <__malloc_unlock>
 800a42c:	e7a1      	b.n	800a372 <_malloc_r+0x22>
 800a42e:	6025      	str	r5, [r4, #0]
 800a430:	e7de      	b.n	800a3f0 <_malloc_r+0xa0>
 800a432:	bf00      	nop
 800a434:	200008e4 	.word	0x200008e4

0800a438 <__ssputs_r>:
 800a438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a43c:	688e      	ldr	r6, [r1, #8]
 800a43e:	429e      	cmp	r6, r3
 800a440:	4682      	mov	sl, r0
 800a442:	460c      	mov	r4, r1
 800a444:	4690      	mov	r8, r2
 800a446:	461f      	mov	r7, r3
 800a448:	d838      	bhi.n	800a4bc <__ssputs_r+0x84>
 800a44a:	898a      	ldrh	r2, [r1, #12]
 800a44c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a450:	d032      	beq.n	800a4b8 <__ssputs_r+0x80>
 800a452:	6825      	ldr	r5, [r4, #0]
 800a454:	6909      	ldr	r1, [r1, #16]
 800a456:	eba5 0901 	sub.w	r9, r5, r1
 800a45a:	6965      	ldr	r5, [r4, #20]
 800a45c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a460:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a464:	3301      	adds	r3, #1
 800a466:	444b      	add	r3, r9
 800a468:	106d      	asrs	r5, r5, #1
 800a46a:	429d      	cmp	r5, r3
 800a46c:	bf38      	it	cc
 800a46e:	461d      	movcc	r5, r3
 800a470:	0553      	lsls	r3, r2, #21
 800a472:	d531      	bpl.n	800a4d8 <__ssputs_r+0xa0>
 800a474:	4629      	mov	r1, r5
 800a476:	f7ff ff6b 	bl	800a350 <_malloc_r>
 800a47a:	4606      	mov	r6, r0
 800a47c:	b950      	cbnz	r0, 800a494 <__ssputs_r+0x5c>
 800a47e:	230c      	movs	r3, #12
 800a480:	f8ca 3000 	str.w	r3, [sl]
 800a484:	89a3      	ldrh	r3, [r4, #12]
 800a486:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a48a:	81a3      	strh	r3, [r4, #12]
 800a48c:	f04f 30ff 	mov.w	r0, #4294967295
 800a490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a494:	6921      	ldr	r1, [r4, #16]
 800a496:	464a      	mov	r2, r9
 800a498:	f7ff fa08 	bl	80098ac <memcpy>
 800a49c:	89a3      	ldrh	r3, [r4, #12]
 800a49e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a4a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4a6:	81a3      	strh	r3, [r4, #12]
 800a4a8:	6126      	str	r6, [r4, #16]
 800a4aa:	6165      	str	r5, [r4, #20]
 800a4ac:	444e      	add	r6, r9
 800a4ae:	eba5 0509 	sub.w	r5, r5, r9
 800a4b2:	6026      	str	r6, [r4, #0]
 800a4b4:	60a5      	str	r5, [r4, #8]
 800a4b6:	463e      	mov	r6, r7
 800a4b8:	42be      	cmp	r6, r7
 800a4ba:	d900      	bls.n	800a4be <__ssputs_r+0x86>
 800a4bc:	463e      	mov	r6, r7
 800a4be:	6820      	ldr	r0, [r4, #0]
 800a4c0:	4632      	mov	r2, r6
 800a4c2:	4641      	mov	r1, r8
 800a4c4:	f000 ff4a 	bl	800b35c <memmove>
 800a4c8:	68a3      	ldr	r3, [r4, #8]
 800a4ca:	1b9b      	subs	r3, r3, r6
 800a4cc:	60a3      	str	r3, [r4, #8]
 800a4ce:	6823      	ldr	r3, [r4, #0]
 800a4d0:	4433      	add	r3, r6
 800a4d2:	6023      	str	r3, [r4, #0]
 800a4d4:	2000      	movs	r0, #0
 800a4d6:	e7db      	b.n	800a490 <__ssputs_r+0x58>
 800a4d8:	462a      	mov	r2, r5
 800a4da:	f000 ff65 	bl	800b3a8 <_realloc_r>
 800a4de:	4606      	mov	r6, r0
 800a4e0:	2800      	cmp	r0, #0
 800a4e2:	d1e1      	bne.n	800a4a8 <__ssputs_r+0x70>
 800a4e4:	6921      	ldr	r1, [r4, #16]
 800a4e6:	4650      	mov	r0, sl
 800a4e8:	f7ff fec6 	bl	800a278 <_free_r>
 800a4ec:	e7c7      	b.n	800a47e <__ssputs_r+0x46>
	...

0800a4f0 <_svfiprintf_r>:
 800a4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4f4:	4698      	mov	r8, r3
 800a4f6:	898b      	ldrh	r3, [r1, #12]
 800a4f8:	061b      	lsls	r3, r3, #24
 800a4fa:	b09d      	sub	sp, #116	; 0x74
 800a4fc:	4607      	mov	r7, r0
 800a4fe:	460d      	mov	r5, r1
 800a500:	4614      	mov	r4, r2
 800a502:	d50e      	bpl.n	800a522 <_svfiprintf_r+0x32>
 800a504:	690b      	ldr	r3, [r1, #16]
 800a506:	b963      	cbnz	r3, 800a522 <_svfiprintf_r+0x32>
 800a508:	2140      	movs	r1, #64	; 0x40
 800a50a:	f7ff ff21 	bl	800a350 <_malloc_r>
 800a50e:	6028      	str	r0, [r5, #0]
 800a510:	6128      	str	r0, [r5, #16]
 800a512:	b920      	cbnz	r0, 800a51e <_svfiprintf_r+0x2e>
 800a514:	230c      	movs	r3, #12
 800a516:	603b      	str	r3, [r7, #0]
 800a518:	f04f 30ff 	mov.w	r0, #4294967295
 800a51c:	e0d1      	b.n	800a6c2 <_svfiprintf_r+0x1d2>
 800a51e:	2340      	movs	r3, #64	; 0x40
 800a520:	616b      	str	r3, [r5, #20]
 800a522:	2300      	movs	r3, #0
 800a524:	9309      	str	r3, [sp, #36]	; 0x24
 800a526:	2320      	movs	r3, #32
 800a528:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a52c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a530:	2330      	movs	r3, #48	; 0x30
 800a532:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a6dc <_svfiprintf_r+0x1ec>
 800a536:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a53a:	f04f 0901 	mov.w	r9, #1
 800a53e:	4623      	mov	r3, r4
 800a540:	469a      	mov	sl, r3
 800a542:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a546:	b10a      	cbz	r2, 800a54c <_svfiprintf_r+0x5c>
 800a548:	2a25      	cmp	r2, #37	; 0x25
 800a54a:	d1f9      	bne.n	800a540 <_svfiprintf_r+0x50>
 800a54c:	ebba 0b04 	subs.w	fp, sl, r4
 800a550:	d00b      	beq.n	800a56a <_svfiprintf_r+0x7a>
 800a552:	465b      	mov	r3, fp
 800a554:	4622      	mov	r2, r4
 800a556:	4629      	mov	r1, r5
 800a558:	4638      	mov	r0, r7
 800a55a:	f7ff ff6d 	bl	800a438 <__ssputs_r>
 800a55e:	3001      	adds	r0, #1
 800a560:	f000 80aa 	beq.w	800a6b8 <_svfiprintf_r+0x1c8>
 800a564:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a566:	445a      	add	r2, fp
 800a568:	9209      	str	r2, [sp, #36]	; 0x24
 800a56a:	f89a 3000 	ldrb.w	r3, [sl]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	f000 80a2 	beq.w	800a6b8 <_svfiprintf_r+0x1c8>
 800a574:	2300      	movs	r3, #0
 800a576:	f04f 32ff 	mov.w	r2, #4294967295
 800a57a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a57e:	f10a 0a01 	add.w	sl, sl, #1
 800a582:	9304      	str	r3, [sp, #16]
 800a584:	9307      	str	r3, [sp, #28]
 800a586:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a58a:	931a      	str	r3, [sp, #104]	; 0x68
 800a58c:	4654      	mov	r4, sl
 800a58e:	2205      	movs	r2, #5
 800a590:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a594:	4851      	ldr	r0, [pc, #324]	; (800a6dc <_svfiprintf_r+0x1ec>)
 800a596:	f7f5 fe23 	bl	80001e0 <memchr>
 800a59a:	9a04      	ldr	r2, [sp, #16]
 800a59c:	b9d8      	cbnz	r0, 800a5d6 <_svfiprintf_r+0xe6>
 800a59e:	06d0      	lsls	r0, r2, #27
 800a5a0:	bf44      	itt	mi
 800a5a2:	2320      	movmi	r3, #32
 800a5a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5a8:	0711      	lsls	r1, r2, #28
 800a5aa:	bf44      	itt	mi
 800a5ac:	232b      	movmi	r3, #43	; 0x2b
 800a5ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5b2:	f89a 3000 	ldrb.w	r3, [sl]
 800a5b6:	2b2a      	cmp	r3, #42	; 0x2a
 800a5b8:	d015      	beq.n	800a5e6 <_svfiprintf_r+0xf6>
 800a5ba:	9a07      	ldr	r2, [sp, #28]
 800a5bc:	4654      	mov	r4, sl
 800a5be:	2000      	movs	r0, #0
 800a5c0:	f04f 0c0a 	mov.w	ip, #10
 800a5c4:	4621      	mov	r1, r4
 800a5c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5ca:	3b30      	subs	r3, #48	; 0x30
 800a5cc:	2b09      	cmp	r3, #9
 800a5ce:	d94e      	bls.n	800a66e <_svfiprintf_r+0x17e>
 800a5d0:	b1b0      	cbz	r0, 800a600 <_svfiprintf_r+0x110>
 800a5d2:	9207      	str	r2, [sp, #28]
 800a5d4:	e014      	b.n	800a600 <_svfiprintf_r+0x110>
 800a5d6:	eba0 0308 	sub.w	r3, r0, r8
 800a5da:	fa09 f303 	lsl.w	r3, r9, r3
 800a5de:	4313      	orrs	r3, r2
 800a5e0:	9304      	str	r3, [sp, #16]
 800a5e2:	46a2      	mov	sl, r4
 800a5e4:	e7d2      	b.n	800a58c <_svfiprintf_r+0x9c>
 800a5e6:	9b03      	ldr	r3, [sp, #12]
 800a5e8:	1d19      	adds	r1, r3, #4
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	9103      	str	r1, [sp, #12]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	bfbb      	ittet	lt
 800a5f2:	425b      	neglt	r3, r3
 800a5f4:	f042 0202 	orrlt.w	r2, r2, #2
 800a5f8:	9307      	strge	r3, [sp, #28]
 800a5fa:	9307      	strlt	r3, [sp, #28]
 800a5fc:	bfb8      	it	lt
 800a5fe:	9204      	strlt	r2, [sp, #16]
 800a600:	7823      	ldrb	r3, [r4, #0]
 800a602:	2b2e      	cmp	r3, #46	; 0x2e
 800a604:	d10c      	bne.n	800a620 <_svfiprintf_r+0x130>
 800a606:	7863      	ldrb	r3, [r4, #1]
 800a608:	2b2a      	cmp	r3, #42	; 0x2a
 800a60a:	d135      	bne.n	800a678 <_svfiprintf_r+0x188>
 800a60c:	9b03      	ldr	r3, [sp, #12]
 800a60e:	1d1a      	adds	r2, r3, #4
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	9203      	str	r2, [sp, #12]
 800a614:	2b00      	cmp	r3, #0
 800a616:	bfb8      	it	lt
 800a618:	f04f 33ff 	movlt.w	r3, #4294967295
 800a61c:	3402      	adds	r4, #2
 800a61e:	9305      	str	r3, [sp, #20]
 800a620:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a6ec <_svfiprintf_r+0x1fc>
 800a624:	7821      	ldrb	r1, [r4, #0]
 800a626:	2203      	movs	r2, #3
 800a628:	4650      	mov	r0, sl
 800a62a:	f7f5 fdd9 	bl	80001e0 <memchr>
 800a62e:	b140      	cbz	r0, 800a642 <_svfiprintf_r+0x152>
 800a630:	2340      	movs	r3, #64	; 0x40
 800a632:	eba0 000a 	sub.w	r0, r0, sl
 800a636:	fa03 f000 	lsl.w	r0, r3, r0
 800a63a:	9b04      	ldr	r3, [sp, #16]
 800a63c:	4303      	orrs	r3, r0
 800a63e:	3401      	adds	r4, #1
 800a640:	9304      	str	r3, [sp, #16]
 800a642:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a646:	4826      	ldr	r0, [pc, #152]	; (800a6e0 <_svfiprintf_r+0x1f0>)
 800a648:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a64c:	2206      	movs	r2, #6
 800a64e:	f7f5 fdc7 	bl	80001e0 <memchr>
 800a652:	2800      	cmp	r0, #0
 800a654:	d038      	beq.n	800a6c8 <_svfiprintf_r+0x1d8>
 800a656:	4b23      	ldr	r3, [pc, #140]	; (800a6e4 <_svfiprintf_r+0x1f4>)
 800a658:	bb1b      	cbnz	r3, 800a6a2 <_svfiprintf_r+0x1b2>
 800a65a:	9b03      	ldr	r3, [sp, #12]
 800a65c:	3307      	adds	r3, #7
 800a65e:	f023 0307 	bic.w	r3, r3, #7
 800a662:	3308      	adds	r3, #8
 800a664:	9303      	str	r3, [sp, #12]
 800a666:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a668:	4433      	add	r3, r6
 800a66a:	9309      	str	r3, [sp, #36]	; 0x24
 800a66c:	e767      	b.n	800a53e <_svfiprintf_r+0x4e>
 800a66e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a672:	460c      	mov	r4, r1
 800a674:	2001      	movs	r0, #1
 800a676:	e7a5      	b.n	800a5c4 <_svfiprintf_r+0xd4>
 800a678:	2300      	movs	r3, #0
 800a67a:	3401      	adds	r4, #1
 800a67c:	9305      	str	r3, [sp, #20]
 800a67e:	4619      	mov	r1, r3
 800a680:	f04f 0c0a 	mov.w	ip, #10
 800a684:	4620      	mov	r0, r4
 800a686:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a68a:	3a30      	subs	r2, #48	; 0x30
 800a68c:	2a09      	cmp	r2, #9
 800a68e:	d903      	bls.n	800a698 <_svfiprintf_r+0x1a8>
 800a690:	2b00      	cmp	r3, #0
 800a692:	d0c5      	beq.n	800a620 <_svfiprintf_r+0x130>
 800a694:	9105      	str	r1, [sp, #20]
 800a696:	e7c3      	b.n	800a620 <_svfiprintf_r+0x130>
 800a698:	fb0c 2101 	mla	r1, ip, r1, r2
 800a69c:	4604      	mov	r4, r0
 800a69e:	2301      	movs	r3, #1
 800a6a0:	e7f0      	b.n	800a684 <_svfiprintf_r+0x194>
 800a6a2:	ab03      	add	r3, sp, #12
 800a6a4:	9300      	str	r3, [sp, #0]
 800a6a6:	462a      	mov	r2, r5
 800a6a8:	4b0f      	ldr	r3, [pc, #60]	; (800a6e8 <_svfiprintf_r+0x1f8>)
 800a6aa:	a904      	add	r1, sp, #16
 800a6ac:	4638      	mov	r0, r7
 800a6ae:	f7fb fdff 	bl	80062b0 <_printf_float>
 800a6b2:	1c42      	adds	r2, r0, #1
 800a6b4:	4606      	mov	r6, r0
 800a6b6:	d1d6      	bne.n	800a666 <_svfiprintf_r+0x176>
 800a6b8:	89ab      	ldrh	r3, [r5, #12]
 800a6ba:	065b      	lsls	r3, r3, #25
 800a6bc:	f53f af2c 	bmi.w	800a518 <_svfiprintf_r+0x28>
 800a6c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6c2:	b01d      	add	sp, #116	; 0x74
 800a6c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6c8:	ab03      	add	r3, sp, #12
 800a6ca:	9300      	str	r3, [sp, #0]
 800a6cc:	462a      	mov	r2, r5
 800a6ce:	4b06      	ldr	r3, [pc, #24]	; (800a6e8 <_svfiprintf_r+0x1f8>)
 800a6d0:	a904      	add	r1, sp, #16
 800a6d2:	4638      	mov	r0, r7
 800a6d4:	f7fc f890 	bl	80067f8 <_printf_i>
 800a6d8:	e7eb      	b.n	800a6b2 <_svfiprintf_r+0x1c2>
 800a6da:	bf00      	nop
 800a6dc:	0800be54 	.word	0x0800be54
 800a6e0:	0800be5e 	.word	0x0800be5e
 800a6e4:	080062b1 	.word	0x080062b1
 800a6e8:	0800a439 	.word	0x0800a439
 800a6ec:	0800be5a 	.word	0x0800be5a

0800a6f0 <_sungetc_r>:
 800a6f0:	b538      	push	{r3, r4, r5, lr}
 800a6f2:	1c4b      	adds	r3, r1, #1
 800a6f4:	4614      	mov	r4, r2
 800a6f6:	d103      	bne.n	800a700 <_sungetc_r+0x10>
 800a6f8:	f04f 35ff 	mov.w	r5, #4294967295
 800a6fc:	4628      	mov	r0, r5
 800a6fe:	bd38      	pop	{r3, r4, r5, pc}
 800a700:	8993      	ldrh	r3, [r2, #12]
 800a702:	f023 0320 	bic.w	r3, r3, #32
 800a706:	8193      	strh	r3, [r2, #12]
 800a708:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a70a:	6852      	ldr	r2, [r2, #4]
 800a70c:	b2cd      	uxtb	r5, r1
 800a70e:	b18b      	cbz	r3, 800a734 <_sungetc_r+0x44>
 800a710:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a712:	4293      	cmp	r3, r2
 800a714:	dd08      	ble.n	800a728 <_sungetc_r+0x38>
 800a716:	6823      	ldr	r3, [r4, #0]
 800a718:	1e5a      	subs	r2, r3, #1
 800a71a:	6022      	str	r2, [r4, #0]
 800a71c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a720:	6863      	ldr	r3, [r4, #4]
 800a722:	3301      	adds	r3, #1
 800a724:	6063      	str	r3, [r4, #4]
 800a726:	e7e9      	b.n	800a6fc <_sungetc_r+0xc>
 800a728:	4621      	mov	r1, r4
 800a72a:	f000 fd7d 	bl	800b228 <__submore>
 800a72e:	2800      	cmp	r0, #0
 800a730:	d0f1      	beq.n	800a716 <_sungetc_r+0x26>
 800a732:	e7e1      	b.n	800a6f8 <_sungetc_r+0x8>
 800a734:	6921      	ldr	r1, [r4, #16]
 800a736:	6823      	ldr	r3, [r4, #0]
 800a738:	b151      	cbz	r1, 800a750 <_sungetc_r+0x60>
 800a73a:	4299      	cmp	r1, r3
 800a73c:	d208      	bcs.n	800a750 <_sungetc_r+0x60>
 800a73e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a742:	42a9      	cmp	r1, r5
 800a744:	d104      	bne.n	800a750 <_sungetc_r+0x60>
 800a746:	3b01      	subs	r3, #1
 800a748:	3201      	adds	r2, #1
 800a74a:	6023      	str	r3, [r4, #0]
 800a74c:	6062      	str	r2, [r4, #4]
 800a74e:	e7d5      	b.n	800a6fc <_sungetc_r+0xc>
 800a750:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a754:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a758:	6363      	str	r3, [r4, #52]	; 0x34
 800a75a:	2303      	movs	r3, #3
 800a75c:	63a3      	str	r3, [r4, #56]	; 0x38
 800a75e:	4623      	mov	r3, r4
 800a760:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a764:	6023      	str	r3, [r4, #0]
 800a766:	2301      	movs	r3, #1
 800a768:	e7dc      	b.n	800a724 <_sungetc_r+0x34>

0800a76a <__ssrefill_r>:
 800a76a:	b510      	push	{r4, lr}
 800a76c:	460c      	mov	r4, r1
 800a76e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a770:	b169      	cbz	r1, 800a78e <__ssrefill_r+0x24>
 800a772:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a776:	4299      	cmp	r1, r3
 800a778:	d001      	beq.n	800a77e <__ssrefill_r+0x14>
 800a77a:	f7ff fd7d 	bl	800a278 <_free_r>
 800a77e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a780:	6063      	str	r3, [r4, #4]
 800a782:	2000      	movs	r0, #0
 800a784:	6360      	str	r0, [r4, #52]	; 0x34
 800a786:	b113      	cbz	r3, 800a78e <__ssrefill_r+0x24>
 800a788:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a78a:	6023      	str	r3, [r4, #0]
 800a78c:	bd10      	pop	{r4, pc}
 800a78e:	6923      	ldr	r3, [r4, #16]
 800a790:	6023      	str	r3, [r4, #0]
 800a792:	2300      	movs	r3, #0
 800a794:	6063      	str	r3, [r4, #4]
 800a796:	89a3      	ldrh	r3, [r4, #12]
 800a798:	f043 0320 	orr.w	r3, r3, #32
 800a79c:	81a3      	strh	r3, [r4, #12]
 800a79e:	f04f 30ff 	mov.w	r0, #4294967295
 800a7a2:	e7f3      	b.n	800a78c <__ssrefill_r+0x22>

0800a7a4 <__ssvfiscanf_r>:
 800a7a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7a8:	460c      	mov	r4, r1
 800a7aa:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800a7ae:	2100      	movs	r1, #0
 800a7b0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a7b4:	49a6      	ldr	r1, [pc, #664]	; (800aa50 <__ssvfiscanf_r+0x2ac>)
 800a7b6:	91a0      	str	r1, [sp, #640]	; 0x280
 800a7b8:	f10d 0804 	add.w	r8, sp, #4
 800a7bc:	49a5      	ldr	r1, [pc, #660]	; (800aa54 <__ssvfiscanf_r+0x2b0>)
 800a7be:	4fa6      	ldr	r7, [pc, #664]	; (800aa58 <__ssvfiscanf_r+0x2b4>)
 800a7c0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800aa5c <__ssvfiscanf_r+0x2b8>
 800a7c4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a7c8:	4606      	mov	r6, r0
 800a7ca:	91a1      	str	r1, [sp, #644]	; 0x284
 800a7cc:	9300      	str	r3, [sp, #0]
 800a7ce:	7813      	ldrb	r3, [r2, #0]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	f000 815a 	beq.w	800aa8a <__ssvfiscanf_r+0x2e6>
 800a7d6:	5dd9      	ldrb	r1, [r3, r7]
 800a7d8:	f011 0108 	ands.w	r1, r1, #8
 800a7dc:	f102 0501 	add.w	r5, r2, #1
 800a7e0:	d019      	beq.n	800a816 <__ssvfiscanf_r+0x72>
 800a7e2:	6863      	ldr	r3, [r4, #4]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	dd0f      	ble.n	800a808 <__ssvfiscanf_r+0x64>
 800a7e8:	6823      	ldr	r3, [r4, #0]
 800a7ea:	781a      	ldrb	r2, [r3, #0]
 800a7ec:	5cba      	ldrb	r2, [r7, r2]
 800a7ee:	0712      	lsls	r2, r2, #28
 800a7f0:	d401      	bmi.n	800a7f6 <__ssvfiscanf_r+0x52>
 800a7f2:	462a      	mov	r2, r5
 800a7f4:	e7eb      	b.n	800a7ce <__ssvfiscanf_r+0x2a>
 800a7f6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a7f8:	3201      	adds	r2, #1
 800a7fa:	9245      	str	r2, [sp, #276]	; 0x114
 800a7fc:	6862      	ldr	r2, [r4, #4]
 800a7fe:	3301      	adds	r3, #1
 800a800:	3a01      	subs	r2, #1
 800a802:	6062      	str	r2, [r4, #4]
 800a804:	6023      	str	r3, [r4, #0]
 800a806:	e7ec      	b.n	800a7e2 <__ssvfiscanf_r+0x3e>
 800a808:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a80a:	4621      	mov	r1, r4
 800a80c:	4630      	mov	r0, r6
 800a80e:	4798      	blx	r3
 800a810:	2800      	cmp	r0, #0
 800a812:	d0e9      	beq.n	800a7e8 <__ssvfiscanf_r+0x44>
 800a814:	e7ed      	b.n	800a7f2 <__ssvfiscanf_r+0x4e>
 800a816:	2b25      	cmp	r3, #37	; 0x25
 800a818:	d012      	beq.n	800a840 <__ssvfiscanf_r+0x9c>
 800a81a:	469a      	mov	sl, r3
 800a81c:	6863      	ldr	r3, [r4, #4]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	f340 8091 	ble.w	800a946 <__ssvfiscanf_r+0x1a2>
 800a824:	6822      	ldr	r2, [r4, #0]
 800a826:	7813      	ldrb	r3, [r2, #0]
 800a828:	4553      	cmp	r3, sl
 800a82a:	f040 812e 	bne.w	800aa8a <__ssvfiscanf_r+0x2e6>
 800a82e:	6863      	ldr	r3, [r4, #4]
 800a830:	3b01      	subs	r3, #1
 800a832:	6063      	str	r3, [r4, #4]
 800a834:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a836:	3201      	adds	r2, #1
 800a838:	3301      	adds	r3, #1
 800a83a:	6022      	str	r2, [r4, #0]
 800a83c:	9345      	str	r3, [sp, #276]	; 0x114
 800a83e:	e7d8      	b.n	800a7f2 <__ssvfiscanf_r+0x4e>
 800a840:	9141      	str	r1, [sp, #260]	; 0x104
 800a842:	9143      	str	r1, [sp, #268]	; 0x10c
 800a844:	7853      	ldrb	r3, [r2, #1]
 800a846:	2b2a      	cmp	r3, #42	; 0x2a
 800a848:	bf02      	ittt	eq
 800a84a:	2310      	moveq	r3, #16
 800a84c:	1c95      	addeq	r5, r2, #2
 800a84e:	9341      	streq	r3, [sp, #260]	; 0x104
 800a850:	220a      	movs	r2, #10
 800a852:	46aa      	mov	sl, r5
 800a854:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a858:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a85c:	2b09      	cmp	r3, #9
 800a85e:	d91d      	bls.n	800a89c <__ssvfiscanf_r+0xf8>
 800a860:	487e      	ldr	r0, [pc, #504]	; (800aa5c <__ssvfiscanf_r+0x2b8>)
 800a862:	2203      	movs	r2, #3
 800a864:	f7f5 fcbc 	bl	80001e0 <memchr>
 800a868:	b140      	cbz	r0, 800a87c <__ssvfiscanf_r+0xd8>
 800a86a:	2301      	movs	r3, #1
 800a86c:	eba0 0009 	sub.w	r0, r0, r9
 800a870:	fa03 f000 	lsl.w	r0, r3, r0
 800a874:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a876:	4318      	orrs	r0, r3
 800a878:	9041      	str	r0, [sp, #260]	; 0x104
 800a87a:	4655      	mov	r5, sl
 800a87c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a880:	2b78      	cmp	r3, #120	; 0x78
 800a882:	d806      	bhi.n	800a892 <__ssvfiscanf_r+0xee>
 800a884:	2b57      	cmp	r3, #87	; 0x57
 800a886:	d810      	bhi.n	800a8aa <__ssvfiscanf_r+0x106>
 800a888:	2b25      	cmp	r3, #37	; 0x25
 800a88a:	d0c6      	beq.n	800a81a <__ssvfiscanf_r+0x76>
 800a88c:	d856      	bhi.n	800a93c <__ssvfiscanf_r+0x198>
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d064      	beq.n	800a95c <__ssvfiscanf_r+0x1b8>
 800a892:	2303      	movs	r3, #3
 800a894:	9347      	str	r3, [sp, #284]	; 0x11c
 800a896:	230a      	movs	r3, #10
 800a898:	9342      	str	r3, [sp, #264]	; 0x108
 800a89a:	e071      	b.n	800a980 <__ssvfiscanf_r+0x1dc>
 800a89c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a89e:	fb02 1103 	mla	r1, r2, r3, r1
 800a8a2:	3930      	subs	r1, #48	; 0x30
 800a8a4:	9143      	str	r1, [sp, #268]	; 0x10c
 800a8a6:	4655      	mov	r5, sl
 800a8a8:	e7d3      	b.n	800a852 <__ssvfiscanf_r+0xae>
 800a8aa:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a8ae:	2a20      	cmp	r2, #32
 800a8b0:	d8ef      	bhi.n	800a892 <__ssvfiscanf_r+0xee>
 800a8b2:	a101      	add	r1, pc, #4	; (adr r1, 800a8b8 <__ssvfiscanf_r+0x114>)
 800a8b4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a8b8:	0800a96b 	.word	0x0800a96b
 800a8bc:	0800a893 	.word	0x0800a893
 800a8c0:	0800a893 	.word	0x0800a893
 800a8c4:	0800a9c9 	.word	0x0800a9c9
 800a8c8:	0800a893 	.word	0x0800a893
 800a8cc:	0800a893 	.word	0x0800a893
 800a8d0:	0800a893 	.word	0x0800a893
 800a8d4:	0800a893 	.word	0x0800a893
 800a8d8:	0800a893 	.word	0x0800a893
 800a8dc:	0800a893 	.word	0x0800a893
 800a8e0:	0800a893 	.word	0x0800a893
 800a8e4:	0800a9df 	.word	0x0800a9df
 800a8e8:	0800a9b5 	.word	0x0800a9b5
 800a8ec:	0800a943 	.word	0x0800a943
 800a8f0:	0800a943 	.word	0x0800a943
 800a8f4:	0800a943 	.word	0x0800a943
 800a8f8:	0800a893 	.word	0x0800a893
 800a8fc:	0800a9b9 	.word	0x0800a9b9
 800a900:	0800a893 	.word	0x0800a893
 800a904:	0800a893 	.word	0x0800a893
 800a908:	0800a893 	.word	0x0800a893
 800a90c:	0800a893 	.word	0x0800a893
 800a910:	0800a9ef 	.word	0x0800a9ef
 800a914:	0800a9c1 	.word	0x0800a9c1
 800a918:	0800a963 	.word	0x0800a963
 800a91c:	0800a893 	.word	0x0800a893
 800a920:	0800a893 	.word	0x0800a893
 800a924:	0800a9eb 	.word	0x0800a9eb
 800a928:	0800a893 	.word	0x0800a893
 800a92c:	0800a9b5 	.word	0x0800a9b5
 800a930:	0800a893 	.word	0x0800a893
 800a934:	0800a893 	.word	0x0800a893
 800a938:	0800a96b 	.word	0x0800a96b
 800a93c:	3b45      	subs	r3, #69	; 0x45
 800a93e:	2b02      	cmp	r3, #2
 800a940:	d8a7      	bhi.n	800a892 <__ssvfiscanf_r+0xee>
 800a942:	2305      	movs	r3, #5
 800a944:	e01b      	b.n	800a97e <__ssvfiscanf_r+0x1da>
 800a946:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a948:	4621      	mov	r1, r4
 800a94a:	4630      	mov	r0, r6
 800a94c:	4798      	blx	r3
 800a94e:	2800      	cmp	r0, #0
 800a950:	f43f af68 	beq.w	800a824 <__ssvfiscanf_r+0x80>
 800a954:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a956:	2800      	cmp	r0, #0
 800a958:	f040 808d 	bne.w	800aa76 <__ssvfiscanf_r+0x2d2>
 800a95c:	f04f 30ff 	mov.w	r0, #4294967295
 800a960:	e08f      	b.n	800aa82 <__ssvfiscanf_r+0x2de>
 800a962:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a964:	f042 0220 	orr.w	r2, r2, #32
 800a968:	9241      	str	r2, [sp, #260]	; 0x104
 800a96a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a96c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a970:	9241      	str	r2, [sp, #260]	; 0x104
 800a972:	2210      	movs	r2, #16
 800a974:	2b6f      	cmp	r3, #111	; 0x6f
 800a976:	9242      	str	r2, [sp, #264]	; 0x108
 800a978:	bf34      	ite	cc
 800a97a:	2303      	movcc	r3, #3
 800a97c:	2304      	movcs	r3, #4
 800a97e:	9347      	str	r3, [sp, #284]	; 0x11c
 800a980:	6863      	ldr	r3, [r4, #4]
 800a982:	2b00      	cmp	r3, #0
 800a984:	dd42      	ble.n	800aa0c <__ssvfiscanf_r+0x268>
 800a986:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a988:	0659      	lsls	r1, r3, #25
 800a98a:	d404      	bmi.n	800a996 <__ssvfiscanf_r+0x1f2>
 800a98c:	6823      	ldr	r3, [r4, #0]
 800a98e:	781a      	ldrb	r2, [r3, #0]
 800a990:	5cba      	ldrb	r2, [r7, r2]
 800a992:	0712      	lsls	r2, r2, #28
 800a994:	d441      	bmi.n	800aa1a <__ssvfiscanf_r+0x276>
 800a996:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a998:	2b02      	cmp	r3, #2
 800a99a:	dc50      	bgt.n	800aa3e <__ssvfiscanf_r+0x29a>
 800a99c:	466b      	mov	r3, sp
 800a99e:	4622      	mov	r2, r4
 800a9a0:	a941      	add	r1, sp, #260	; 0x104
 800a9a2:	4630      	mov	r0, r6
 800a9a4:	f000 f9d0 	bl	800ad48 <_scanf_chars>
 800a9a8:	2801      	cmp	r0, #1
 800a9aa:	d06e      	beq.n	800aa8a <__ssvfiscanf_r+0x2e6>
 800a9ac:	2802      	cmp	r0, #2
 800a9ae:	f47f af20 	bne.w	800a7f2 <__ssvfiscanf_r+0x4e>
 800a9b2:	e7cf      	b.n	800a954 <__ssvfiscanf_r+0x1b0>
 800a9b4:	220a      	movs	r2, #10
 800a9b6:	e7dd      	b.n	800a974 <__ssvfiscanf_r+0x1d0>
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	9342      	str	r3, [sp, #264]	; 0x108
 800a9bc:	2303      	movs	r3, #3
 800a9be:	e7de      	b.n	800a97e <__ssvfiscanf_r+0x1da>
 800a9c0:	2308      	movs	r3, #8
 800a9c2:	9342      	str	r3, [sp, #264]	; 0x108
 800a9c4:	2304      	movs	r3, #4
 800a9c6:	e7da      	b.n	800a97e <__ssvfiscanf_r+0x1da>
 800a9c8:	4629      	mov	r1, r5
 800a9ca:	4640      	mov	r0, r8
 800a9cc:	f000 fb80 	bl	800b0d0 <__sccl>
 800a9d0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a9d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9d6:	9341      	str	r3, [sp, #260]	; 0x104
 800a9d8:	4605      	mov	r5, r0
 800a9da:	2301      	movs	r3, #1
 800a9dc:	e7cf      	b.n	800a97e <__ssvfiscanf_r+0x1da>
 800a9de:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a9e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9e4:	9341      	str	r3, [sp, #260]	; 0x104
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	e7c9      	b.n	800a97e <__ssvfiscanf_r+0x1da>
 800a9ea:	2302      	movs	r3, #2
 800a9ec:	e7c7      	b.n	800a97e <__ssvfiscanf_r+0x1da>
 800a9ee:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a9f0:	06c3      	lsls	r3, r0, #27
 800a9f2:	f53f aefe 	bmi.w	800a7f2 <__ssvfiscanf_r+0x4e>
 800a9f6:	9b00      	ldr	r3, [sp, #0]
 800a9f8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a9fa:	1d19      	adds	r1, r3, #4
 800a9fc:	9100      	str	r1, [sp, #0]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	f010 0f01 	tst.w	r0, #1
 800aa04:	bf14      	ite	ne
 800aa06:	801a      	strhne	r2, [r3, #0]
 800aa08:	601a      	streq	r2, [r3, #0]
 800aa0a:	e6f2      	b.n	800a7f2 <__ssvfiscanf_r+0x4e>
 800aa0c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800aa0e:	4621      	mov	r1, r4
 800aa10:	4630      	mov	r0, r6
 800aa12:	4798      	blx	r3
 800aa14:	2800      	cmp	r0, #0
 800aa16:	d0b6      	beq.n	800a986 <__ssvfiscanf_r+0x1e2>
 800aa18:	e79c      	b.n	800a954 <__ssvfiscanf_r+0x1b0>
 800aa1a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800aa1c:	3201      	adds	r2, #1
 800aa1e:	9245      	str	r2, [sp, #276]	; 0x114
 800aa20:	6862      	ldr	r2, [r4, #4]
 800aa22:	3a01      	subs	r2, #1
 800aa24:	2a00      	cmp	r2, #0
 800aa26:	6062      	str	r2, [r4, #4]
 800aa28:	dd02      	ble.n	800aa30 <__ssvfiscanf_r+0x28c>
 800aa2a:	3301      	adds	r3, #1
 800aa2c:	6023      	str	r3, [r4, #0]
 800aa2e:	e7ad      	b.n	800a98c <__ssvfiscanf_r+0x1e8>
 800aa30:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800aa32:	4621      	mov	r1, r4
 800aa34:	4630      	mov	r0, r6
 800aa36:	4798      	blx	r3
 800aa38:	2800      	cmp	r0, #0
 800aa3a:	d0a7      	beq.n	800a98c <__ssvfiscanf_r+0x1e8>
 800aa3c:	e78a      	b.n	800a954 <__ssvfiscanf_r+0x1b0>
 800aa3e:	2b04      	cmp	r3, #4
 800aa40:	dc0e      	bgt.n	800aa60 <__ssvfiscanf_r+0x2bc>
 800aa42:	466b      	mov	r3, sp
 800aa44:	4622      	mov	r2, r4
 800aa46:	a941      	add	r1, sp, #260	; 0x104
 800aa48:	4630      	mov	r0, r6
 800aa4a:	f000 f9d7 	bl	800adfc <_scanf_i>
 800aa4e:	e7ab      	b.n	800a9a8 <__ssvfiscanf_r+0x204>
 800aa50:	0800a6f1 	.word	0x0800a6f1
 800aa54:	0800a76b 	.word	0x0800a76b
 800aa58:	0800ba89 	.word	0x0800ba89
 800aa5c:	0800be5a 	.word	0x0800be5a
 800aa60:	4b0b      	ldr	r3, [pc, #44]	; (800aa90 <__ssvfiscanf_r+0x2ec>)
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	f43f aec5 	beq.w	800a7f2 <__ssvfiscanf_r+0x4e>
 800aa68:	466b      	mov	r3, sp
 800aa6a:	4622      	mov	r2, r4
 800aa6c:	a941      	add	r1, sp, #260	; 0x104
 800aa6e:	4630      	mov	r0, r6
 800aa70:	f7fb ffe8 	bl	8006a44 <_scanf_float>
 800aa74:	e798      	b.n	800a9a8 <__ssvfiscanf_r+0x204>
 800aa76:	89a3      	ldrh	r3, [r4, #12]
 800aa78:	f013 0f40 	tst.w	r3, #64	; 0x40
 800aa7c:	bf18      	it	ne
 800aa7e:	f04f 30ff 	movne.w	r0, #4294967295
 800aa82:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800aa86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa8a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800aa8c:	e7f9      	b.n	800aa82 <__ssvfiscanf_r+0x2de>
 800aa8e:	bf00      	nop
 800aa90:	08006a45 	.word	0x08006a45

0800aa94 <__sfputc_r>:
 800aa94:	6893      	ldr	r3, [r2, #8]
 800aa96:	3b01      	subs	r3, #1
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	b410      	push	{r4}
 800aa9c:	6093      	str	r3, [r2, #8]
 800aa9e:	da08      	bge.n	800aab2 <__sfputc_r+0x1e>
 800aaa0:	6994      	ldr	r4, [r2, #24]
 800aaa2:	42a3      	cmp	r3, r4
 800aaa4:	db01      	blt.n	800aaaa <__sfputc_r+0x16>
 800aaa6:	290a      	cmp	r1, #10
 800aaa8:	d103      	bne.n	800aab2 <__sfputc_r+0x1e>
 800aaaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aaae:	f7fd b9df 	b.w	8007e70 <__swbuf_r>
 800aab2:	6813      	ldr	r3, [r2, #0]
 800aab4:	1c58      	adds	r0, r3, #1
 800aab6:	6010      	str	r0, [r2, #0]
 800aab8:	7019      	strb	r1, [r3, #0]
 800aaba:	4608      	mov	r0, r1
 800aabc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aac0:	4770      	bx	lr

0800aac2 <__sfputs_r>:
 800aac2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aac4:	4606      	mov	r6, r0
 800aac6:	460f      	mov	r7, r1
 800aac8:	4614      	mov	r4, r2
 800aaca:	18d5      	adds	r5, r2, r3
 800aacc:	42ac      	cmp	r4, r5
 800aace:	d101      	bne.n	800aad4 <__sfputs_r+0x12>
 800aad0:	2000      	movs	r0, #0
 800aad2:	e007      	b.n	800aae4 <__sfputs_r+0x22>
 800aad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aad8:	463a      	mov	r2, r7
 800aada:	4630      	mov	r0, r6
 800aadc:	f7ff ffda 	bl	800aa94 <__sfputc_r>
 800aae0:	1c43      	adds	r3, r0, #1
 800aae2:	d1f3      	bne.n	800aacc <__sfputs_r+0xa>
 800aae4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aae8 <_vfiprintf_r>:
 800aae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaec:	460d      	mov	r5, r1
 800aaee:	b09d      	sub	sp, #116	; 0x74
 800aaf0:	4614      	mov	r4, r2
 800aaf2:	4698      	mov	r8, r3
 800aaf4:	4606      	mov	r6, r0
 800aaf6:	b118      	cbz	r0, 800ab00 <_vfiprintf_r+0x18>
 800aaf8:	6983      	ldr	r3, [r0, #24]
 800aafa:	b90b      	cbnz	r3, 800ab00 <_vfiprintf_r+0x18>
 800aafc:	f7fe fa30 	bl	8008f60 <__sinit>
 800ab00:	4b89      	ldr	r3, [pc, #548]	; (800ad28 <_vfiprintf_r+0x240>)
 800ab02:	429d      	cmp	r5, r3
 800ab04:	d11b      	bne.n	800ab3e <_vfiprintf_r+0x56>
 800ab06:	6875      	ldr	r5, [r6, #4]
 800ab08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab0a:	07d9      	lsls	r1, r3, #31
 800ab0c:	d405      	bmi.n	800ab1a <_vfiprintf_r+0x32>
 800ab0e:	89ab      	ldrh	r3, [r5, #12]
 800ab10:	059a      	lsls	r2, r3, #22
 800ab12:	d402      	bmi.n	800ab1a <_vfiprintf_r+0x32>
 800ab14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab16:	f7fe fe34 	bl	8009782 <__retarget_lock_acquire_recursive>
 800ab1a:	89ab      	ldrh	r3, [r5, #12]
 800ab1c:	071b      	lsls	r3, r3, #28
 800ab1e:	d501      	bpl.n	800ab24 <_vfiprintf_r+0x3c>
 800ab20:	692b      	ldr	r3, [r5, #16]
 800ab22:	b9eb      	cbnz	r3, 800ab60 <_vfiprintf_r+0x78>
 800ab24:	4629      	mov	r1, r5
 800ab26:	4630      	mov	r0, r6
 800ab28:	f7fd fa06 	bl	8007f38 <__swsetup_r>
 800ab2c:	b1c0      	cbz	r0, 800ab60 <_vfiprintf_r+0x78>
 800ab2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab30:	07dc      	lsls	r4, r3, #31
 800ab32:	d50e      	bpl.n	800ab52 <_vfiprintf_r+0x6a>
 800ab34:	f04f 30ff 	mov.w	r0, #4294967295
 800ab38:	b01d      	add	sp, #116	; 0x74
 800ab3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab3e:	4b7b      	ldr	r3, [pc, #492]	; (800ad2c <_vfiprintf_r+0x244>)
 800ab40:	429d      	cmp	r5, r3
 800ab42:	d101      	bne.n	800ab48 <_vfiprintf_r+0x60>
 800ab44:	68b5      	ldr	r5, [r6, #8]
 800ab46:	e7df      	b.n	800ab08 <_vfiprintf_r+0x20>
 800ab48:	4b79      	ldr	r3, [pc, #484]	; (800ad30 <_vfiprintf_r+0x248>)
 800ab4a:	429d      	cmp	r5, r3
 800ab4c:	bf08      	it	eq
 800ab4e:	68f5      	ldreq	r5, [r6, #12]
 800ab50:	e7da      	b.n	800ab08 <_vfiprintf_r+0x20>
 800ab52:	89ab      	ldrh	r3, [r5, #12]
 800ab54:	0598      	lsls	r0, r3, #22
 800ab56:	d4ed      	bmi.n	800ab34 <_vfiprintf_r+0x4c>
 800ab58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab5a:	f7fe fe13 	bl	8009784 <__retarget_lock_release_recursive>
 800ab5e:	e7e9      	b.n	800ab34 <_vfiprintf_r+0x4c>
 800ab60:	2300      	movs	r3, #0
 800ab62:	9309      	str	r3, [sp, #36]	; 0x24
 800ab64:	2320      	movs	r3, #32
 800ab66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab6a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab6e:	2330      	movs	r3, #48	; 0x30
 800ab70:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ad34 <_vfiprintf_r+0x24c>
 800ab74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab78:	f04f 0901 	mov.w	r9, #1
 800ab7c:	4623      	mov	r3, r4
 800ab7e:	469a      	mov	sl, r3
 800ab80:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab84:	b10a      	cbz	r2, 800ab8a <_vfiprintf_r+0xa2>
 800ab86:	2a25      	cmp	r2, #37	; 0x25
 800ab88:	d1f9      	bne.n	800ab7e <_vfiprintf_r+0x96>
 800ab8a:	ebba 0b04 	subs.w	fp, sl, r4
 800ab8e:	d00b      	beq.n	800aba8 <_vfiprintf_r+0xc0>
 800ab90:	465b      	mov	r3, fp
 800ab92:	4622      	mov	r2, r4
 800ab94:	4629      	mov	r1, r5
 800ab96:	4630      	mov	r0, r6
 800ab98:	f7ff ff93 	bl	800aac2 <__sfputs_r>
 800ab9c:	3001      	adds	r0, #1
 800ab9e:	f000 80aa 	beq.w	800acf6 <_vfiprintf_r+0x20e>
 800aba2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aba4:	445a      	add	r2, fp
 800aba6:	9209      	str	r2, [sp, #36]	; 0x24
 800aba8:	f89a 3000 	ldrb.w	r3, [sl]
 800abac:	2b00      	cmp	r3, #0
 800abae:	f000 80a2 	beq.w	800acf6 <_vfiprintf_r+0x20e>
 800abb2:	2300      	movs	r3, #0
 800abb4:	f04f 32ff 	mov.w	r2, #4294967295
 800abb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abbc:	f10a 0a01 	add.w	sl, sl, #1
 800abc0:	9304      	str	r3, [sp, #16]
 800abc2:	9307      	str	r3, [sp, #28]
 800abc4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800abc8:	931a      	str	r3, [sp, #104]	; 0x68
 800abca:	4654      	mov	r4, sl
 800abcc:	2205      	movs	r2, #5
 800abce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abd2:	4858      	ldr	r0, [pc, #352]	; (800ad34 <_vfiprintf_r+0x24c>)
 800abd4:	f7f5 fb04 	bl	80001e0 <memchr>
 800abd8:	9a04      	ldr	r2, [sp, #16]
 800abda:	b9d8      	cbnz	r0, 800ac14 <_vfiprintf_r+0x12c>
 800abdc:	06d1      	lsls	r1, r2, #27
 800abde:	bf44      	itt	mi
 800abe0:	2320      	movmi	r3, #32
 800abe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abe6:	0713      	lsls	r3, r2, #28
 800abe8:	bf44      	itt	mi
 800abea:	232b      	movmi	r3, #43	; 0x2b
 800abec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abf0:	f89a 3000 	ldrb.w	r3, [sl]
 800abf4:	2b2a      	cmp	r3, #42	; 0x2a
 800abf6:	d015      	beq.n	800ac24 <_vfiprintf_r+0x13c>
 800abf8:	9a07      	ldr	r2, [sp, #28]
 800abfa:	4654      	mov	r4, sl
 800abfc:	2000      	movs	r0, #0
 800abfe:	f04f 0c0a 	mov.w	ip, #10
 800ac02:	4621      	mov	r1, r4
 800ac04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac08:	3b30      	subs	r3, #48	; 0x30
 800ac0a:	2b09      	cmp	r3, #9
 800ac0c:	d94e      	bls.n	800acac <_vfiprintf_r+0x1c4>
 800ac0e:	b1b0      	cbz	r0, 800ac3e <_vfiprintf_r+0x156>
 800ac10:	9207      	str	r2, [sp, #28]
 800ac12:	e014      	b.n	800ac3e <_vfiprintf_r+0x156>
 800ac14:	eba0 0308 	sub.w	r3, r0, r8
 800ac18:	fa09 f303 	lsl.w	r3, r9, r3
 800ac1c:	4313      	orrs	r3, r2
 800ac1e:	9304      	str	r3, [sp, #16]
 800ac20:	46a2      	mov	sl, r4
 800ac22:	e7d2      	b.n	800abca <_vfiprintf_r+0xe2>
 800ac24:	9b03      	ldr	r3, [sp, #12]
 800ac26:	1d19      	adds	r1, r3, #4
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	9103      	str	r1, [sp, #12]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	bfbb      	ittet	lt
 800ac30:	425b      	neglt	r3, r3
 800ac32:	f042 0202 	orrlt.w	r2, r2, #2
 800ac36:	9307      	strge	r3, [sp, #28]
 800ac38:	9307      	strlt	r3, [sp, #28]
 800ac3a:	bfb8      	it	lt
 800ac3c:	9204      	strlt	r2, [sp, #16]
 800ac3e:	7823      	ldrb	r3, [r4, #0]
 800ac40:	2b2e      	cmp	r3, #46	; 0x2e
 800ac42:	d10c      	bne.n	800ac5e <_vfiprintf_r+0x176>
 800ac44:	7863      	ldrb	r3, [r4, #1]
 800ac46:	2b2a      	cmp	r3, #42	; 0x2a
 800ac48:	d135      	bne.n	800acb6 <_vfiprintf_r+0x1ce>
 800ac4a:	9b03      	ldr	r3, [sp, #12]
 800ac4c:	1d1a      	adds	r2, r3, #4
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	9203      	str	r2, [sp, #12]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	bfb8      	it	lt
 800ac56:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac5a:	3402      	adds	r4, #2
 800ac5c:	9305      	str	r3, [sp, #20]
 800ac5e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ad44 <_vfiprintf_r+0x25c>
 800ac62:	7821      	ldrb	r1, [r4, #0]
 800ac64:	2203      	movs	r2, #3
 800ac66:	4650      	mov	r0, sl
 800ac68:	f7f5 faba 	bl	80001e0 <memchr>
 800ac6c:	b140      	cbz	r0, 800ac80 <_vfiprintf_r+0x198>
 800ac6e:	2340      	movs	r3, #64	; 0x40
 800ac70:	eba0 000a 	sub.w	r0, r0, sl
 800ac74:	fa03 f000 	lsl.w	r0, r3, r0
 800ac78:	9b04      	ldr	r3, [sp, #16]
 800ac7a:	4303      	orrs	r3, r0
 800ac7c:	3401      	adds	r4, #1
 800ac7e:	9304      	str	r3, [sp, #16]
 800ac80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac84:	482c      	ldr	r0, [pc, #176]	; (800ad38 <_vfiprintf_r+0x250>)
 800ac86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac8a:	2206      	movs	r2, #6
 800ac8c:	f7f5 faa8 	bl	80001e0 <memchr>
 800ac90:	2800      	cmp	r0, #0
 800ac92:	d03f      	beq.n	800ad14 <_vfiprintf_r+0x22c>
 800ac94:	4b29      	ldr	r3, [pc, #164]	; (800ad3c <_vfiprintf_r+0x254>)
 800ac96:	bb1b      	cbnz	r3, 800ace0 <_vfiprintf_r+0x1f8>
 800ac98:	9b03      	ldr	r3, [sp, #12]
 800ac9a:	3307      	adds	r3, #7
 800ac9c:	f023 0307 	bic.w	r3, r3, #7
 800aca0:	3308      	adds	r3, #8
 800aca2:	9303      	str	r3, [sp, #12]
 800aca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aca6:	443b      	add	r3, r7
 800aca8:	9309      	str	r3, [sp, #36]	; 0x24
 800acaa:	e767      	b.n	800ab7c <_vfiprintf_r+0x94>
 800acac:	fb0c 3202 	mla	r2, ip, r2, r3
 800acb0:	460c      	mov	r4, r1
 800acb2:	2001      	movs	r0, #1
 800acb4:	e7a5      	b.n	800ac02 <_vfiprintf_r+0x11a>
 800acb6:	2300      	movs	r3, #0
 800acb8:	3401      	adds	r4, #1
 800acba:	9305      	str	r3, [sp, #20]
 800acbc:	4619      	mov	r1, r3
 800acbe:	f04f 0c0a 	mov.w	ip, #10
 800acc2:	4620      	mov	r0, r4
 800acc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acc8:	3a30      	subs	r2, #48	; 0x30
 800acca:	2a09      	cmp	r2, #9
 800accc:	d903      	bls.n	800acd6 <_vfiprintf_r+0x1ee>
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d0c5      	beq.n	800ac5e <_vfiprintf_r+0x176>
 800acd2:	9105      	str	r1, [sp, #20]
 800acd4:	e7c3      	b.n	800ac5e <_vfiprintf_r+0x176>
 800acd6:	fb0c 2101 	mla	r1, ip, r1, r2
 800acda:	4604      	mov	r4, r0
 800acdc:	2301      	movs	r3, #1
 800acde:	e7f0      	b.n	800acc2 <_vfiprintf_r+0x1da>
 800ace0:	ab03      	add	r3, sp, #12
 800ace2:	9300      	str	r3, [sp, #0]
 800ace4:	462a      	mov	r2, r5
 800ace6:	4b16      	ldr	r3, [pc, #88]	; (800ad40 <_vfiprintf_r+0x258>)
 800ace8:	a904      	add	r1, sp, #16
 800acea:	4630      	mov	r0, r6
 800acec:	f7fb fae0 	bl	80062b0 <_printf_float>
 800acf0:	4607      	mov	r7, r0
 800acf2:	1c78      	adds	r0, r7, #1
 800acf4:	d1d6      	bne.n	800aca4 <_vfiprintf_r+0x1bc>
 800acf6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acf8:	07d9      	lsls	r1, r3, #31
 800acfa:	d405      	bmi.n	800ad08 <_vfiprintf_r+0x220>
 800acfc:	89ab      	ldrh	r3, [r5, #12]
 800acfe:	059a      	lsls	r2, r3, #22
 800ad00:	d402      	bmi.n	800ad08 <_vfiprintf_r+0x220>
 800ad02:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad04:	f7fe fd3e 	bl	8009784 <__retarget_lock_release_recursive>
 800ad08:	89ab      	ldrh	r3, [r5, #12]
 800ad0a:	065b      	lsls	r3, r3, #25
 800ad0c:	f53f af12 	bmi.w	800ab34 <_vfiprintf_r+0x4c>
 800ad10:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad12:	e711      	b.n	800ab38 <_vfiprintf_r+0x50>
 800ad14:	ab03      	add	r3, sp, #12
 800ad16:	9300      	str	r3, [sp, #0]
 800ad18:	462a      	mov	r2, r5
 800ad1a:	4b09      	ldr	r3, [pc, #36]	; (800ad40 <_vfiprintf_r+0x258>)
 800ad1c:	a904      	add	r1, sp, #16
 800ad1e:	4630      	mov	r0, r6
 800ad20:	f7fb fd6a 	bl	80067f8 <_printf_i>
 800ad24:	e7e4      	b.n	800acf0 <_vfiprintf_r+0x208>
 800ad26:	bf00      	nop
 800ad28:	0800bc3c 	.word	0x0800bc3c
 800ad2c:	0800bc5c 	.word	0x0800bc5c
 800ad30:	0800bc1c 	.word	0x0800bc1c
 800ad34:	0800be54 	.word	0x0800be54
 800ad38:	0800be5e 	.word	0x0800be5e
 800ad3c:	080062b1 	.word	0x080062b1
 800ad40:	0800aac3 	.word	0x0800aac3
 800ad44:	0800be5a 	.word	0x0800be5a

0800ad48 <_scanf_chars>:
 800ad48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad4c:	4615      	mov	r5, r2
 800ad4e:	688a      	ldr	r2, [r1, #8]
 800ad50:	4680      	mov	r8, r0
 800ad52:	460c      	mov	r4, r1
 800ad54:	b932      	cbnz	r2, 800ad64 <_scanf_chars+0x1c>
 800ad56:	698a      	ldr	r2, [r1, #24]
 800ad58:	2a00      	cmp	r2, #0
 800ad5a:	bf0c      	ite	eq
 800ad5c:	2201      	moveq	r2, #1
 800ad5e:	f04f 32ff 	movne.w	r2, #4294967295
 800ad62:	608a      	str	r2, [r1, #8]
 800ad64:	6822      	ldr	r2, [r4, #0]
 800ad66:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800adf8 <_scanf_chars+0xb0>
 800ad6a:	06d1      	lsls	r1, r2, #27
 800ad6c:	bf5f      	itttt	pl
 800ad6e:	681a      	ldrpl	r2, [r3, #0]
 800ad70:	1d11      	addpl	r1, r2, #4
 800ad72:	6019      	strpl	r1, [r3, #0]
 800ad74:	6816      	ldrpl	r6, [r2, #0]
 800ad76:	2700      	movs	r7, #0
 800ad78:	69a0      	ldr	r0, [r4, #24]
 800ad7a:	b188      	cbz	r0, 800ada0 <_scanf_chars+0x58>
 800ad7c:	2801      	cmp	r0, #1
 800ad7e:	d107      	bne.n	800ad90 <_scanf_chars+0x48>
 800ad80:	682a      	ldr	r2, [r5, #0]
 800ad82:	7811      	ldrb	r1, [r2, #0]
 800ad84:	6962      	ldr	r2, [r4, #20]
 800ad86:	5c52      	ldrb	r2, [r2, r1]
 800ad88:	b952      	cbnz	r2, 800ada0 <_scanf_chars+0x58>
 800ad8a:	2f00      	cmp	r7, #0
 800ad8c:	d031      	beq.n	800adf2 <_scanf_chars+0xaa>
 800ad8e:	e022      	b.n	800add6 <_scanf_chars+0x8e>
 800ad90:	2802      	cmp	r0, #2
 800ad92:	d120      	bne.n	800add6 <_scanf_chars+0x8e>
 800ad94:	682b      	ldr	r3, [r5, #0]
 800ad96:	781b      	ldrb	r3, [r3, #0]
 800ad98:	f813 3009 	ldrb.w	r3, [r3, r9]
 800ad9c:	071b      	lsls	r3, r3, #28
 800ad9e:	d41a      	bmi.n	800add6 <_scanf_chars+0x8e>
 800ada0:	6823      	ldr	r3, [r4, #0]
 800ada2:	06da      	lsls	r2, r3, #27
 800ada4:	bf5e      	ittt	pl
 800ada6:	682b      	ldrpl	r3, [r5, #0]
 800ada8:	781b      	ldrbpl	r3, [r3, #0]
 800adaa:	f806 3b01 	strbpl.w	r3, [r6], #1
 800adae:	682a      	ldr	r2, [r5, #0]
 800adb0:	686b      	ldr	r3, [r5, #4]
 800adb2:	3201      	adds	r2, #1
 800adb4:	602a      	str	r2, [r5, #0]
 800adb6:	68a2      	ldr	r2, [r4, #8]
 800adb8:	3b01      	subs	r3, #1
 800adba:	3a01      	subs	r2, #1
 800adbc:	606b      	str	r3, [r5, #4]
 800adbe:	3701      	adds	r7, #1
 800adc0:	60a2      	str	r2, [r4, #8]
 800adc2:	b142      	cbz	r2, 800add6 <_scanf_chars+0x8e>
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	dcd7      	bgt.n	800ad78 <_scanf_chars+0x30>
 800adc8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800adcc:	4629      	mov	r1, r5
 800adce:	4640      	mov	r0, r8
 800add0:	4798      	blx	r3
 800add2:	2800      	cmp	r0, #0
 800add4:	d0d0      	beq.n	800ad78 <_scanf_chars+0x30>
 800add6:	6823      	ldr	r3, [r4, #0]
 800add8:	f013 0310 	ands.w	r3, r3, #16
 800addc:	d105      	bne.n	800adea <_scanf_chars+0xa2>
 800adde:	68e2      	ldr	r2, [r4, #12]
 800ade0:	3201      	adds	r2, #1
 800ade2:	60e2      	str	r2, [r4, #12]
 800ade4:	69a2      	ldr	r2, [r4, #24]
 800ade6:	b102      	cbz	r2, 800adea <_scanf_chars+0xa2>
 800ade8:	7033      	strb	r3, [r6, #0]
 800adea:	6923      	ldr	r3, [r4, #16]
 800adec:	443b      	add	r3, r7
 800adee:	6123      	str	r3, [r4, #16]
 800adf0:	2000      	movs	r0, #0
 800adf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adf6:	bf00      	nop
 800adf8:	0800ba89 	.word	0x0800ba89

0800adfc <_scanf_i>:
 800adfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae00:	4698      	mov	r8, r3
 800ae02:	4b76      	ldr	r3, [pc, #472]	; (800afdc <_scanf_i+0x1e0>)
 800ae04:	460c      	mov	r4, r1
 800ae06:	4682      	mov	sl, r0
 800ae08:	4616      	mov	r6, r2
 800ae0a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ae0e:	b087      	sub	sp, #28
 800ae10:	ab03      	add	r3, sp, #12
 800ae12:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ae16:	4b72      	ldr	r3, [pc, #456]	; (800afe0 <_scanf_i+0x1e4>)
 800ae18:	69a1      	ldr	r1, [r4, #24]
 800ae1a:	4a72      	ldr	r2, [pc, #456]	; (800afe4 <_scanf_i+0x1e8>)
 800ae1c:	2903      	cmp	r1, #3
 800ae1e:	bf18      	it	ne
 800ae20:	461a      	movne	r2, r3
 800ae22:	68a3      	ldr	r3, [r4, #8]
 800ae24:	9201      	str	r2, [sp, #4]
 800ae26:	1e5a      	subs	r2, r3, #1
 800ae28:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ae2c:	bf88      	it	hi
 800ae2e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ae32:	4627      	mov	r7, r4
 800ae34:	bf82      	ittt	hi
 800ae36:	eb03 0905 	addhi.w	r9, r3, r5
 800ae3a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ae3e:	60a3      	strhi	r3, [r4, #8]
 800ae40:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ae44:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800ae48:	bf98      	it	ls
 800ae4a:	f04f 0900 	movls.w	r9, #0
 800ae4e:	6023      	str	r3, [r4, #0]
 800ae50:	463d      	mov	r5, r7
 800ae52:	f04f 0b00 	mov.w	fp, #0
 800ae56:	6831      	ldr	r1, [r6, #0]
 800ae58:	ab03      	add	r3, sp, #12
 800ae5a:	7809      	ldrb	r1, [r1, #0]
 800ae5c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ae60:	2202      	movs	r2, #2
 800ae62:	f7f5 f9bd 	bl	80001e0 <memchr>
 800ae66:	b328      	cbz	r0, 800aeb4 <_scanf_i+0xb8>
 800ae68:	f1bb 0f01 	cmp.w	fp, #1
 800ae6c:	d159      	bne.n	800af22 <_scanf_i+0x126>
 800ae6e:	6862      	ldr	r2, [r4, #4]
 800ae70:	b92a      	cbnz	r2, 800ae7e <_scanf_i+0x82>
 800ae72:	6822      	ldr	r2, [r4, #0]
 800ae74:	2308      	movs	r3, #8
 800ae76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ae7a:	6063      	str	r3, [r4, #4]
 800ae7c:	6022      	str	r2, [r4, #0]
 800ae7e:	6822      	ldr	r2, [r4, #0]
 800ae80:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800ae84:	6022      	str	r2, [r4, #0]
 800ae86:	68a2      	ldr	r2, [r4, #8]
 800ae88:	1e51      	subs	r1, r2, #1
 800ae8a:	60a1      	str	r1, [r4, #8]
 800ae8c:	b192      	cbz	r2, 800aeb4 <_scanf_i+0xb8>
 800ae8e:	6832      	ldr	r2, [r6, #0]
 800ae90:	1c51      	adds	r1, r2, #1
 800ae92:	6031      	str	r1, [r6, #0]
 800ae94:	7812      	ldrb	r2, [r2, #0]
 800ae96:	f805 2b01 	strb.w	r2, [r5], #1
 800ae9a:	6872      	ldr	r2, [r6, #4]
 800ae9c:	3a01      	subs	r2, #1
 800ae9e:	2a00      	cmp	r2, #0
 800aea0:	6072      	str	r2, [r6, #4]
 800aea2:	dc07      	bgt.n	800aeb4 <_scanf_i+0xb8>
 800aea4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800aea8:	4631      	mov	r1, r6
 800aeaa:	4650      	mov	r0, sl
 800aeac:	4790      	blx	r2
 800aeae:	2800      	cmp	r0, #0
 800aeb0:	f040 8085 	bne.w	800afbe <_scanf_i+0x1c2>
 800aeb4:	f10b 0b01 	add.w	fp, fp, #1
 800aeb8:	f1bb 0f03 	cmp.w	fp, #3
 800aebc:	d1cb      	bne.n	800ae56 <_scanf_i+0x5a>
 800aebe:	6863      	ldr	r3, [r4, #4]
 800aec0:	b90b      	cbnz	r3, 800aec6 <_scanf_i+0xca>
 800aec2:	230a      	movs	r3, #10
 800aec4:	6063      	str	r3, [r4, #4]
 800aec6:	6863      	ldr	r3, [r4, #4]
 800aec8:	4947      	ldr	r1, [pc, #284]	; (800afe8 <_scanf_i+0x1ec>)
 800aeca:	6960      	ldr	r0, [r4, #20]
 800aecc:	1ac9      	subs	r1, r1, r3
 800aece:	f000 f8ff 	bl	800b0d0 <__sccl>
 800aed2:	f04f 0b00 	mov.w	fp, #0
 800aed6:	68a3      	ldr	r3, [r4, #8]
 800aed8:	6822      	ldr	r2, [r4, #0]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d03d      	beq.n	800af5a <_scanf_i+0x15e>
 800aede:	6831      	ldr	r1, [r6, #0]
 800aee0:	6960      	ldr	r0, [r4, #20]
 800aee2:	f891 c000 	ldrb.w	ip, [r1]
 800aee6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800aeea:	2800      	cmp	r0, #0
 800aeec:	d035      	beq.n	800af5a <_scanf_i+0x15e>
 800aeee:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800aef2:	d124      	bne.n	800af3e <_scanf_i+0x142>
 800aef4:	0510      	lsls	r0, r2, #20
 800aef6:	d522      	bpl.n	800af3e <_scanf_i+0x142>
 800aef8:	f10b 0b01 	add.w	fp, fp, #1
 800aefc:	f1b9 0f00 	cmp.w	r9, #0
 800af00:	d003      	beq.n	800af0a <_scanf_i+0x10e>
 800af02:	3301      	adds	r3, #1
 800af04:	f109 39ff 	add.w	r9, r9, #4294967295
 800af08:	60a3      	str	r3, [r4, #8]
 800af0a:	6873      	ldr	r3, [r6, #4]
 800af0c:	3b01      	subs	r3, #1
 800af0e:	2b00      	cmp	r3, #0
 800af10:	6073      	str	r3, [r6, #4]
 800af12:	dd1b      	ble.n	800af4c <_scanf_i+0x150>
 800af14:	6833      	ldr	r3, [r6, #0]
 800af16:	3301      	adds	r3, #1
 800af18:	6033      	str	r3, [r6, #0]
 800af1a:	68a3      	ldr	r3, [r4, #8]
 800af1c:	3b01      	subs	r3, #1
 800af1e:	60a3      	str	r3, [r4, #8]
 800af20:	e7d9      	b.n	800aed6 <_scanf_i+0xda>
 800af22:	f1bb 0f02 	cmp.w	fp, #2
 800af26:	d1ae      	bne.n	800ae86 <_scanf_i+0x8a>
 800af28:	6822      	ldr	r2, [r4, #0]
 800af2a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800af2e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800af32:	d1bf      	bne.n	800aeb4 <_scanf_i+0xb8>
 800af34:	2310      	movs	r3, #16
 800af36:	6063      	str	r3, [r4, #4]
 800af38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800af3c:	e7a2      	b.n	800ae84 <_scanf_i+0x88>
 800af3e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800af42:	6022      	str	r2, [r4, #0]
 800af44:	780b      	ldrb	r3, [r1, #0]
 800af46:	f805 3b01 	strb.w	r3, [r5], #1
 800af4a:	e7de      	b.n	800af0a <_scanf_i+0x10e>
 800af4c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800af50:	4631      	mov	r1, r6
 800af52:	4650      	mov	r0, sl
 800af54:	4798      	blx	r3
 800af56:	2800      	cmp	r0, #0
 800af58:	d0df      	beq.n	800af1a <_scanf_i+0x11e>
 800af5a:	6823      	ldr	r3, [r4, #0]
 800af5c:	05db      	lsls	r3, r3, #23
 800af5e:	d50d      	bpl.n	800af7c <_scanf_i+0x180>
 800af60:	42bd      	cmp	r5, r7
 800af62:	d909      	bls.n	800af78 <_scanf_i+0x17c>
 800af64:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800af68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800af6c:	4632      	mov	r2, r6
 800af6e:	4650      	mov	r0, sl
 800af70:	4798      	blx	r3
 800af72:	f105 39ff 	add.w	r9, r5, #4294967295
 800af76:	464d      	mov	r5, r9
 800af78:	42bd      	cmp	r5, r7
 800af7a:	d02d      	beq.n	800afd8 <_scanf_i+0x1dc>
 800af7c:	6822      	ldr	r2, [r4, #0]
 800af7e:	f012 0210 	ands.w	r2, r2, #16
 800af82:	d113      	bne.n	800afac <_scanf_i+0x1b0>
 800af84:	702a      	strb	r2, [r5, #0]
 800af86:	6863      	ldr	r3, [r4, #4]
 800af88:	9e01      	ldr	r6, [sp, #4]
 800af8a:	4639      	mov	r1, r7
 800af8c:	4650      	mov	r0, sl
 800af8e:	47b0      	blx	r6
 800af90:	6821      	ldr	r1, [r4, #0]
 800af92:	f8d8 3000 	ldr.w	r3, [r8]
 800af96:	f011 0f20 	tst.w	r1, #32
 800af9a:	d013      	beq.n	800afc4 <_scanf_i+0x1c8>
 800af9c:	1d1a      	adds	r2, r3, #4
 800af9e:	f8c8 2000 	str.w	r2, [r8]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	6018      	str	r0, [r3, #0]
 800afa6:	68e3      	ldr	r3, [r4, #12]
 800afa8:	3301      	adds	r3, #1
 800afaa:	60e3      	str	r3, [r4, #12]
 800afac:	1bed      	subs	r5, r5, r7
 800afae:	44ab      	add	fp, r5
 800afb0:	6925      	ldr	r5, [r4, #16]
 800afb2:	445d      	add	r5, fp
 800afb4:	6125      	str	r5, [r4, #16]
 800afb6:	2000      	movs	r0, #0
 800afb8:	b007      	add	sp, #28
 800afba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afbe:	f04f 0b00 	mov.w	fp, #0
 800afc2:	e7ca      	b.n	800af5a <_scanf_i+0x15e>
 800afc4:	1d1a      	adds	r2, r3, #4
 800afc6:	f8c8 2000 	str.w	r2, [r8]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f011 0f01 	tst.w	r1, #1
 800afd0:	bf14      	ite	ne
 800afd2:	8018      	strhne	r0, [r3, #0]
 800afd4:	6018      	streq	r0, [r3, #0]
 800afd6:	e7e6      	b.n	800afa6 <_scanf_i+0x1aa>
 800afd8:	2001      	movs	r0, #1
 800afda:	e7ed      	b.n	800afb8 <_scanf_i+0x1bc>
 800afdc:	0800b4c8 	.word	0x0800b4c8
 800afe0:	0800b225 	.word	0x0800b225
 800afe4:	08007e6d 	.word	0x08007e6d
 800afe8:	0800be7e 	.word	0x0800be7e

0800afec <_putc_r>:
 800afec:	b570      	push	{r4, r5, r6, lr}
 800afee:	460d      	mov	r5, r1
 800aff0:	4614      	mov	r4, r2
 800aff2:	4606      	mov	r6, r0
 800aff4:	b118      	cbz	r0, 800affe <_putc_r+0x12>
 800aff6:	6983      	ldr	r3, [r0, #24]
 800aff8:	b90b      	cbnz	r3, 800affe <_putc_r+0x12>
 800affa:	f7fd ffb1 	bl	8008f60 <__sinit>
 800affe:	4b1c      	ldr	r3, [pc, #112]	; (800b070 <_putc_r+0x84>)
 800b000:	429c      	cmp	r4, r3
 800b002:	d124      	bne.n	800b04e <_putc_r+0x62>
 800b004:	6874      	ldr	r4, [r6, #4]
 800b006:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b008:	07d8      	lsls	r0, r3, #31
 800b00a:	d405      	bmi.n	800b018 <_putc_r+0x2c>
 800b00c:	89a3      	ldrh	r3, [r4, #12]
 800b00e:	0599      	lsls	r1, r3, #22
 800b010:	d402      	bmi.n	800b018 <_putc_r+0x2c>
 800b012:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b014:	f7fe fbb5 	bl	8009782 <__retarget_lock_acquire_recursive>
 800b018:	68a3      	ldr	r3, [r4, #8]
 800b01a:	3b01      	subs	r3, #1
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	60a3      	str	r3, [r4, #8]
 800b020:	da05      	bge.n	800b02e <_putc_r+0x42>
 800b022:	69a2      	ldr	r2, [r4, #24]
 800b024:	4293      	cmp	r3, r2
 800b026:	db1c      	blt.n	800b062 <_putc_r+0x76>
 800b028:	b2eb      	uxtb	r3, r5
 800b02a:	2b0a      	cmp	r3, #10
 800b02c:	d019      	beq.n	800b062 <_putc_r+0x76>
 800b02e:	6823      	ldr	r3, [r4, #0]
 800b030:	1c5a      	adds	r2, r3, #1
 800b032:	6022      	str	r2, [r4, #0]
 800b034:	701d      	strb	r5, [r3, #0]
 800b036:	b2ed      	uxtb	r5, r5
 800b038:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b03a:	07da      	lsls	r2, r3, #31
 800b03c:	d405      	bmi.n	800b04a <_putc_r+0x5e>
 800b03e:	89a3      	ldrh	r3, [r4, #12]
 800b040:	059b      	lsls	r3, r3, #22
 800b042:	d402      	bmi.n	800b04a <_putc_r+0x5e>
 800b044:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b046:	f7fe fb9d 	bl	8009784 <__retarget_lock_release_recursive>
 800b04a:	4628      	mov	r0, r5
 800b04c:	bd70      	pop	{r4, r5, r6, pc}
 800b04e:	4b09      	ldr	r3, [pc, #36]	; (800b074 <_putc_r+0x88>)
 800b050:	429c      	cmp	r4, r3
 800b052:	d101      	bne.n	800b058 <_putc_r+0x6c>
 800b054:	68b4      	ldr	r4, [r6, #8]
 800b056:	e7d6      	b.n	800b006 <_putc_r+0x1a>
 800b058:	4b07      	ldr	r3, [pc, #28]	; (800b078 <_putc_r+0x8c>)
 800b05a:	429c      	cmp	r4, r3
 800b05c:	bf08      	it	eq
 800b05e:	68f4      	ldreq	r4, [r6, #12]
 800b060:	e7d1      	b.n	800b006 <_putc_r+0x1a>
 800b062:	4629      	mov	r1, r5
 800b064:	4622      	mov	r2, r4
 800b066:	4630      	mov	r0, r6
 800b068:	f7fc ff02 	bl	8007e70 <__swbuf_r>
 800b06c:	4605      	mov	r5, r0
 800b06e:	e7e3      	b.n	800b038 <_putc_r+0x4c>
 800b070:	0800bc3c 	.word	0x0800bc3c
 800b074:	0800bc5c 	.word	0x0800bc5c
 800b078:	0800bc1c 	.word	0x0800bc1c

0800b07c <_read_r>:
 800b07c:	b538      	push	{r3, r4, r5, lr}
 800b07e:	4d07      	ldr	r5, [pc, #28]	; (800b09c <_read_r+0x20>)
 800b080:	4604      	mov	r4, r0
 800b082:	4608      	mov	r0, r1
 800b084:	4611      	mov	r1, r2
 800b086:	2200      	movs	r2, #0
 800b088:	602a      	str	r2, [r5, #0]
 800b08a:	461a      	mov	r2, r3
 800b08c:	f7f7 f9f4 	bl	8002478 <_read>
 800b090:	1c43      	adds	r3, r0, #1
 800b092:	d102      	bne.n	800b09a <_read_r+0x1e>
 800b094:	682b      	ldr	r3, [r5, #0]
 800b096:	b103      	cbz	r3, 800b09a <_read_r+0x1e>
 800b098:	6023      	str	r3, [r4, #0]
 800b09a:	bd38      	pop	{r3, r4, r5, pc}
 800b09c:	200008ec 	.word	0x200008ec

0800b0a0 <nan>:
 800b0a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b0a8 <nan+0x8>
 800b0a4:	4770      	bx	lr
 800b0a6:	bf00      	nop
 800b0a8:	00000000 	.word	0x00000000
 800b0ac:	7ff80000 	.word	0x7ff80000

0800b0b0 <_sbrk_r>:
 800b0b0:	b538      	push	{r3, r4, r5, lr}
 800b0b2:	4d06      	ldr	r5, [pc, #24]	; (800b0cc <_sbrk_r+0x1c>)
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	4604      	mov	r4, r0
 800b0b8:	4608      	mov	r0, r1
 800b0ba:	602b      	str	r3, [r5, #0]
 800b0bc:	f7f7 fa04 	bl	80024c8 <_sbrk>
 800b0c0:	1c43      	adds	r3, r0, #1
 800b0c2:	d102      	bne.n	800b0ca <_sbrk_r+0x1a>
 800b0c4:	682b      	ldr	r3, [r5, #0]
 800b0c6:	b103      	cbz	r3, 800b0ca <_sbrk_r+0x1a>
 800b0c8:	6023      	str	r3, [r4, #0]
 800b0ca:	bd38      	pop	{r3, r4, r5, pc}
 800b0cc:	200008ec 	.word	0x200008ec

0800b0d0 <__sccl>:
 800b0d0:	b570      	push	{r4, r5, r6, lr}
 800b0d2:	780b      	ldrb	r3, [r1, #0]
 800b0d4:	4604      	mov	r4, r0
 800b0d6:	2b5e      	cmp	r3, #94	; 0x5e
 800b0d8:	bf0b      	itete	eq
 800b0da:	784b      	ldrbeq	r3, [r1, #1]
 800b0dc:	1c48      	addne	r0, r1, #1
 800b0de:	1c88      	addeq	r0, r1, #2
 800b0e0:	2200      	movne	r2, #0
 800b0e2:	bf08      	it	eq
 800b0e4:	2201      	moveq	r2, #1
 800b0e6:	1e61      	subs	r1, r4, #1
 800b0e8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800b0ec:	f801 2f01 	strb.w	r2, [r1, #1]!
 800b0f0:	42a9      	cmp	r1, r5
 800b0f2:	d1fb      	bne.n	800b0ec <__sccl+0x1c>
 800b0f4:	b90b      	cbnz	r3, 800b0fa <__sccl+0x2a>
 800b0f6:	3801      	subs	r0, #1
 800b0f8:	bd70      	pop	{r4, r5, r6, pc}
 800b0fa:	f082 0201 	eor.w	r2, r2, #1
 800b0fe:	54e2      	strb	r2, [r4, r3]
 800b100:	4605      	mov	r5, r0
 800b102:	4628      	mov	r0, r5
 800b104:	f810 1b01 	ldrb.w	r1, [r0], #1
 800b108:	292d      	cmp	r1, #45	; 0x2d
 800b10a:	d006      	beq.n	800b11a <__sccl+0x4a>
 800b10c:	295d      	cmp	r1, #93	; 0x5d
 800b10e:	d0f3      	beq.n	800b0f8 <__sccl+0x28>
 800b110:	b909      	cbnz	r1, 800b116 <__sccl+0x46>
 800b112:	4628      	mov	r0, r5
 800b114:	e7f0      	b.n	800b0f8 <__sccl+0x28>
 800b116:	460b      	mov	r3, r1
 800b118:	e7f1      	b.n	800b0fe <__sccl+0x2e>
 800b11a:	786e      	ldrb	r6, [r5, #1]
 800b11c:	2e5d      	cmp	r6, #93	; 0x5d
 800b11e:	d0fa      	beq.n	800b116 <__sccl+0x46>
 800b120:	42b3      	cmp	r3, r6
 800b122:	dcf8      	bgt.n	800b116 <__sccl+0x46>
 800b124:	3502      	adds	r5, #2
 800b126:	4619      	mov	r1, r3
 800b128:	3101      	adds	r1, #1
 800b12a:	428e      	cmp	r6, r1
 800b12c:	5462      	strb	r2, [r4, r1]
 800b12e:	dcfb      	bgt.n	800b128 <__sccl+0x58>
 800b130:	1af1      	subs	r1, r6, r3
 800b132:	3901      	subs	r1, #1
 800b134:	1c58      	adds	r0, r3, #1
 800b136:	42b3      	cmp	r3, r6
 800b138:	bfa8      	it	ge
 800b13a:	2100      	movge	r1, #0
 800b13c:	1843      	adds	r3, r0, r1
 800b13e:	e7e0      	b.n	800b102 <__sccl+0x32>

0800b140 <_strtoul_l.constprop.0>:
 800b140:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b144:	4f36      	ldr	r7, [pc, #216]	; (800b220 <_strtoul_l.constprop.0+0xe0>)
 800b146:	4686      	mov	lr, r0
 800b148:	460d      	mov	r5, r1
 800b14a:	4628      	mov	r0, r5
 800b14c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b150:	5de6      	ldrb	r6, [r4, r7]
 800b152:	f016 0608 	ands.w	r6, r6, #8
 800b156:	d1f8      	bne.n	800b14a <_strtoul_l.constprop.0+0xa>
 800b158:	2c2d      	cmp	r4, #45	; 0x2d
 800b15a:	d12f      	bne.n	800b1bc <_strtoul_l.constprop.0+0x7c>
 800b15c:	782c      	ldrb	r4, [r5, #0]
 800b15e:	2601      	movs	r6, #1
 800b160:	1c85      	adds	r5, r0, #2
 800b162:	2b00      	cmp	r3, #0
 800b164:	d057      	beq.n	800b216 <_strtoul_l.constprop.0+0xd6>
 800b166:	2b10      	cmp	r3, #16
 800b168:	d109      	bne.n	800b17e <_strtoul_l.constprop.0+0x3e>
 800b16a:	2c30      	cmp	r4, #48	; 0x30
 800b16c:	d107      	bne.n	800b17e <_strtoul_l.constprop.0+0x3e>
 800b16e:	7828      	ldrb	r0, [r5, #0]
 800b170:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b174:	2858      	cmp	r0, #88	; 0x58
 800b176:	d149      	bne.n	800b20c <_strtoul_l.constprop.0+0xcc>
 800b178:	786c      	ldrb	r4, [r5, #1]
 800b17a:	2310      	movs	r3, #16
 800b17c:	3502      	adds	r5, #2
 800b17e:	f04f 38ff 	mov.w	r8, #4294967295
 800b182:	2700      	movs	r7, #0
 800b184:	fbb8 f8f3 	udiv	r8, r8, r3
 800b188:	fb03 f908 	mul.w	r9, r3, r8
 800b18c:	ea6f 0909 	mvn.w	r9, r9
 800b190:	4638      	mov	r0, r7
 800b192:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b196:	f1bc 0f09 	cmp.w	ip, #9
 800b19a:	d814      	bhi.n	800b1c6 <_strtoul_l.constprop.0+0x86>
 800b19c:	4664      	mov	r4, ip
 800b19e:	42a3      	cmp	r3, r4
 800b1a0:	dd22      	ble.n	800b1e8 <_strtoul_l.constprop.0+0xa8>
 800b1a2:	2f00      	cmp	r7, #0
 800b1a4:	db1d      	blt.n	800b1e2 <_strtoul_l.constprop.0+0xa2>
 800b1a6:	4580      	cmp	r8, r0
 800b1a8:	d31b      	bcc.n	800b1e2 <_strtoul_l.constprop.0+0xa2>
 800b1aa:	d101      	bne.n	800b1b0 <_strtoul_l.constprop.0+0x70>
 800b1ac:	45a1      	cmp	r9, r4
 800b1ae:	db18      	blt.n	800b1e2 <_strtoul_l.constprop.0+0xa2>
 800b1b0:	fb00 4003 	mla	r0, r0, r3, r4
 800b1b4:	2701      	movs	r7, #1
 800b1b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b1ba:	e7ea      	b.n	800b192 <_strtoul_l.constprop.0+0x52>
 800b1bc:	2c2b      	cmp	r4, #43	; 0x2b
 800b1be:	bf04      	itt	eq
 800b1c0:	782c      	ldrbeq	r4, [r5, #0]
 800b1c2:	1c85      	addeq	r5, r0, #2
 800b1c4:	e7cd      	b.n	800b162 <_strtoul_l.constprop.0+0x22>
 800b1c6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b1ca:	f1bc 0f19 	cmp.w	ip, #25
 800b1ce:	d801      	bhi.n	800b1d4 <_strtoul_l.constprop.0+0x94>
 800b1d0:	3c37      	subs	r4, #55	; 0x37
 800b1d2:	e7e4      	b.n	800b19e <_strtoul_l.constprop.0+0x5e>
 800b1d4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b1d8:	f1bc 0f19 	cmp.w	ip, #25
 800b1dc:	d804      	bhi.n	800b1e8 <_strtoul_l.constprop.0+0xa8>
 800b1de:	3c57      	subs	r4, #87	; 0x57
 800b1e0:	e7dd      	b.n	800b19e <_strtoul_l.constprop.0+0x5e>
 800b1e2:	f04f 37ff 	mov.w	r7, #4294967295
 800b1e6:	e7e6      	b.n	800b1b6 <_strtoul_l.constprop.0+0x76>
 800b1e8:	2f00      	cmp	r7, #0
 800b1ea:	da07      	bge.n	800b1fc <_strtoul_l.constprop.0+0xbc>
 800b1ec:	2322      	movs	r3, #34	; 0x22
 800b1ee:	f8ce 3000 	str.w	r3, [lr]
 800b1f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b1f6:	b932      	cbnz	r2, 800b206 <_strtoul_l.constprop.0+0xc6>
 800b1f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1fc:	b106      	cbz	r6, 800b200 <_strtoul_l.constprop.0+0xc0>
 800b1fe:	4240      	negs	r0, r0
 800b200:	2a00      	cmp	r2, #0
 800b202:	d0f9      	beq.n	800b1f8 <_strtoul_l.constprop.0+0xb8>
 800b204:	b107      	cbz	r7, 800b208 <_strtoul_l.constprop.0+0xc8>
 800b206:	1e69      	subs	r1, r5, #1
 800b208:	6011      	str	r1, [r2, #0]
 800b20a:	e7f5      	b.n	800b1f8 <_strtoul_l.constprop.0+0xb8>
 800b20c:	2430      	movs	r4, #48	; 0x30
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d1b5      	bne.n	800b17e <_strtoul_l.constprop.0+0x3e>
 800b212:	2308      	movs	r3, #8
 800b214:	e7b3      	b.n	800b17e <_strtoul_l.constprop.0+0x3e>
 800b216:	2c30      	cmp	r4, #48	; 0x30
 800b218:	d0a9      	beq.n	800b16e <_strtoul_l.constprop.0+0x2e>
 800b21a:	230a      	movs	r3, #10
 800b21c:	e7af      	b.n	800b17e <_strtoul_l.constprop.0+0x3e>
 800b21e:	bf00      	nop
 800b220:	0800ba89 	.word	0x0800ba89

0800b224 <_strtoul_r>:
 800b224:	f7ff bf8c 	b.w	800b140 <_strtoul_l.constprop.0>

0800b228 <__submore>:
 800b228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b22c:	460c      	mov	r4, r1
 800b22e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b230:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b234:	4299      	cmp	r1, r3
 800b236:	d11d      	bne.n	800b274 <__submore+0x4c>
 800b238:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b23c:	f7ff f888 	bl	800a350 <_malloc_r>
 800b240:	b918      	cbnz	r0, 800b24a <__submore+0x22>
 800b242:	f04f 30ff 	mov.w	r0, #4294967295
 800b246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b24a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b24e:	63a3      	str	r3, [r4, #56]	; 0x38
 800b250:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b254:	6360      	str	r0, [r4, #52]	; 0x34
 800b256:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b25a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b25e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b262:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b266:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b26a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b26e:	6020      	str	r0, [r4, #0]
 800b270:	2000      	movs	r0, #0
 800b272:	e7e8      	b.n	800b246 <__submore+0x1e>
 800b274:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b276:	0077      	lsls	r7, r6, #1
 800b278:	463a      	mov	r2, r7
 800b27a:	f000 f895 	bl	800b3a8 <_realloc_r>
 800b27e:	4605      	mov	r5, r0
 800b280:	2800      	cmp	r0, #0
 800b282:	d0de      	beq.n	800b242 <__submore+0x1a>
 800b284:	eb00 0806 	add.w	r8, r0, r6
 800b288:	4601      	mov	r1, r0
 800b28a:	4632      	mov	r2, r6
 800b28c:	4640      	mov	r0, r8
 800b28e:	f7fe fb0d 	bl	80098ac <memcpy>
 800b292:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b296:	f8c4 8000 	str.w	r8, [r4]
 800b29a:	e7e9      	b.n	800b270 <__submore+0x48>

0800b29c <__ascii_wctomb>:
 800b29c:	b149      	cbz	r1, 800b2b2 <__ascii_wctomb+0x16>
 800b29e:	2aff      	cmp	r2, #255	; 0xff
 800b2a0:	bf85      	ittet	hi
 800b2a2:	238a      	movhi	r3, #138	; 0x8a
 800b2a4:	6003      	strhi	r3, [r0, #0]
 800b2a6:	700a      	strbls	r2, [r1, #0]
 800b2a8:	f04f 30ff 	movhi.w	r0, #4294967295
 800b2ac:	bf98      	it	ls
 800b2ae:	2001      	movls	r0, #1
 800b2b0:	4770      	bx	lr
 800b2b2:	4608      	mov	r0, r1
 800b2b4:	4770      	bx	lr
	...

0800b2b8 <__assert_func>:
 800b2b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b2ba:	4614      	mov	r4, r2
 800b2bc:	461a      	mov	r2, r3
 800b2be:	4b09      	ldr	r3, [pc, #36]	; (800b2e4 <__assert_func+0x2c>)
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	4605      	mov	r5, r0
 800b2c4:	68d8      	ldr	r0, [r3, #12]
 800b2c6:	b14c      	cbz	r4, 800b2dc <__assert_func+0x24>
 800b2c8:	4b07      	ldr	r3, [pc, #28]	; (800b2e8 <__assert_func+0x30>)
 800b2ca:	9100      	str	r1, [sp, #0]
 800b2cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b2d0:	4906      	ldr	r1, [pc, #24]	; (800b2ec <__assert_func+0x34>)
 800b2d2:	462b      	mov	r3, r5
 800b2d4:	f000 f80e 	bl	800b2f4 <fiprintf>
 800b2d8:	f000 f895 	bl	800b406 <abort>
 800b2dc:	4b04      	ldr	r3, [pc, #16]	; (800b2f0 <__assert_func+0x38>)
 800b2de:	461c      	mov	r4, r3
 800b2e0:	e7f3      	b.n	800b2ca <__assert_func+0x12>
 800b2e2:	bf00      	nop
 800b2e4:	2000003c 	.word	0x2000003c
 800b2e8:	0800be80 	.word	0x0800be80
 800b2ec:	0800be8d 	.word	0x0800be8d
 800b2f0:	0800b7bf 	.word	0x0800b7bf

0800b2f4 <fiprintf>:
 800b2f4:	b40e      	push	{r1, r2, r3}
 800b2f6:	b503      	push	{r0, r1, lr}
 800b2f8:	4601      	mov	r1, r0
 800b2fa:	ab03      	add	r3, sp, #12
 800b2fc:	4805      	ldr	r0, [pc, #20]	; (800b314 <fiprintf+0x20>)
 800b2fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800b302:	6800      	ldr	r0, [r0, #0]
 800b304:	9301      	str	r3, [sp, #4]
 800b306:	f7ff fbef 	bl	800aae8 <_vfiprintf_r>
 800b30a:	b002      	add	sp, #8
 800b30c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b310:	b003      	add	sp, #12
 800b312:	4770      	bx	lr
 800b314:	2000003c 	.word	0x2000003c

0800b318 <_fstat_r>:
 800b318:	b538      	push	{r3, r4, r5, lr}
 800b31a:	4d07      	ldr	r5, [pc, #28]	; (800b338 <_fstat_r+0x20>)
 800b31c:	2300      	movs	r3, #0
 800b31e:	4604      	mov	r4, r0
 800b320:	4608      	mov	r0, r1
 800b322:	4611      	mov	r1, r2
 800b324:	602b      	str	r3, [r5, #0]
 800b326:	f7f7 f8c6 	bl	80024b6 <_fstat>
 800b32a:	1c43      	adds	r3, r0, #1
 800b32c:	d102      	bne.n	800b334 <_fstat_r+0x1c>
 800b32e:	682b      	ldr	r3, [r5, #0]
 800b330:	b103      	cbz	r3, 800b334 <_fstat_r+0x1c>
 800b332:	6023      	str	r3, [r4, #0]
 800b334:	bd38      	pop	{r3, r4, r5, pc}
 800b336:	bf00      	nop
 800b338:	200008ec 	.word	0x200008ec

0800b33c <_isatty_r>:
 800b33c:	b538      	push	{r3, r4, r5, lr}
 800b33e:	4d06      	ldr	r5, [pc, #24]	; (800b358 <_isatty_r+0x1c>)
 800b340:	2300      	movs	r3, #0
 800b342:	4604      	mov	r4, r0
 800b344:	4608      	mov	r0, r1
 800b346:	602b      	str	r3, [r5, #0]
 800b348:	f7f7 f8ba 	bl	80024c0 <_isatty>
 800b34c:	1c43      	adds	r3, r0, #1
 800b34e:	d102      	bne.n	800b356 <_isatty_r+0x1a>
 800b350:	682b      	ldr	r3, [r5, #0]
 800b352:	b103      	cbz	r3, 800b356 <_isatty_r+0x1a>
 800b354:	6023      	str	r3, [r4, #0]
 800b356:	bd38      	pop	{r3, r4, r5, pc}
 800b358:	200008ec 	.word	0x200008ec

0800b35c <memmove>:
 800b35c:	4288      	cmp	r0, r1
 800b35e:	b510      	push	{r4, lr}
 800b360:	eb01 0402 	add.w	r4, r1, r2
 800b364:	d902      	bls.n	800b36c <memmove+0x10>
 800b366:	4284      	cmp	r4, r0
 800b368:	4623      	mov	r3, r4
 800b36a:	d807      	bhi.n	800b37c <memmove+0x20>
 800b36c:	1e43      	subs	r3, r0, #1
 800b36e:	42a1      	cmp	r1, r4
 800b370:	d008      	beq.n	800b384 <memmove+0x28>
 800b372:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b376:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b37a:	e7f8      	b.n	800b36e <memmove+0x12>
 800b37c:	4402      	add	r2, r0
 800b37e:	4601      	mov	r1, r0
 800b380:	428a      	cmp	r2, r1
 800b382:	d100      	bne.n	800b386 <memmove+0x2a>
 800b384:	bd10      	pop	{r4, pc}
 800b386:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b38a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b38e:	e7f7      	b.n	800b380 <memmove+0x24>

0800b390 <__malloc_lock>:
 800b390:	4801      	ldr	r0, [pc, #4]	; (800b398 <__malloc_lock+0x8>)
 800b392:	f7fe b9f6 	b.w	8009782 <__retarget_lock_acquire_recursive>
 800b396:	bf00      	nop
 800b398:	200008e0 	.word	0x200008e0

0800b39c <__malloc_unlock>:
 800b39c:	4801      	ldr	r0, [pc, #4]	; (800b3a4 <__malloc_unlock+0x8>)
 800b39e:	f7fe b9f1 	b.w	8009784 <__retarget_lock_release_recursive>
 800b3a2:	bf00      	nop
 800b3a4:	200008e0 	.word	0x200008e0

0800b3a8 <_realloc_r>:
 800b3a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3ac:	4680      	mov	r8, r0
 800b3ae:	4614      	mov	r4, r2
 800b3b0:	460e      	mov	r6, r1
 800b3b2:	b921      	cbnz	r1, 800b3be <_realloc_r+0x16>
 800b3b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b3b8:	4611      	mov	r1, r2
 800b3ba:	f7fe bfc9 	b.w	800a350 <_malloc_r>
 800b3be:	b92a      	cbnz	r2, 800b3cc <_realloc_r+0x24>
 800b3c0:	f7fe ff5a 	bl	800a278 <_free_r>
 800b3c4:	4625      	mov	r5, r4
 800b3c6:	4628      	mov	r0, r5
 800b3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3cc:	f000 f822 	bl	800b414 <_malloc_usable_size_r>
 800b3d0:	4284      	cmp	r4, r0
 800b3d2:	4607      	mov	r7, r0
 800b3d4:	d802      	bhi.n	800b3dc <_realloc_r+0x34>
 800b3d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b3da:	d812      	bhi.n	800b402 <_realloc_r+0x5a>
 800b3dc:	4621      	mov	r1, r4
 800b3de:	4640      	mov	r0, r8
 800b3e0:	f7fe ffb6 	bl	800a350 <_malloc_r>
 800b3e4:	4605      	mov	r5, r0
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d0ed      	beq.n	800b3c6 <_realloc_r+0x1e>
 800b3ea:	42bc      	cmp	r4, r7
 800b3ec:	4622      	mov	r2, r4
 800b3ee:	4631      	mov	r1, r6
 800b3f0:	bf28      	it	cs
 800b3f2:	463a      	movcs	r2, r7
 800b3f4:	f7fe fa5a 	bl	80098ac <memcpy>
 800b3f8:	4631      	mov	r1, r6
 800b3fa:	4640      	mov	r0, r8
 800b3fc:	f7fe ff3c 	bl	800a278 <_free_r>
 800b400:	e7e1      	b.n	800b3c6 <_realloc_r+0x1e>
 800b402:	4635      	mov	r5, r6
 800b404:	e7df      	b.n	800b3c6 <_realloc_r+0x1e>

0800b406 <abort>:
 800b406:	b508      	push	{r3, lr}
 800b408:	2006      	movs	r0, #6
 800b40a:	f000 f833 	bl	800b474 <raise>
 800b40e:	2001      	movs	r0, #1
 800b410:	f7f7 f82c 	bl	800246c <_exit>

0800b414 <_malloc_usable_size_r>:
 800b414:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b418:	1f18      	subs	r0, r3, #4
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	bfbc      	itt	lt
 800b41e:	580b      	ldrlt	r3, [r1, r0]
 800b420:	18c0      	addlt	r0, r0, r3
 800b422:	4770      	bx	lr

0800b424 <_raise_r>:
 800b424:	291f      	cmp	r1, #31
 800b426:	b538      	push	{r3, r4, r5, lr}
 800b428:	4604      	mov	r4, r0
 800b42a:	460d      	mov	r5, r1
 800b42c:	d904      	bls.n	800b438 <_raise_r+0x14>
 800b42e:	2316      	movs	r3, #22
 800b430:	6003      	str	r3, [r0, #0]
 800b432:	f04f 30ff 	mov.w	r0, #4294967295
 800b436:	bd38      	pop	{r3, r4, r5, pc}
 800b438:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b43a:	b112      	cbz	r2, 800b442 <_raise_r+0x1e>
 800b43c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b440:	b94b      	cbnz	r3, 800b456 <_raise_r+0x32>
 800b442:	4620      	mov	r0, r4
 800b444:	f000 f830 	bl	800b4a8 <_getpid_r>
 800b448:	462a      	mov	r2, r5
 800b44a:	4601      	mov	r1, r0
 800b44c:	4620      	mov	r0, r4
 800b44e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b452:	f000 b817 	b.w	800b484 <_kill_r>
 800b456:	2b01      	cmp	r3, #1
 800b458:	d00a      	beq.n	800b470 <_raise_r+0x4c>
 800b45a:	1c59      	adds	r1, r3, #1
 800b45c:	d103      	bne.n	800b466 <_raise_r+0x42>
 800b45e:	2316      	movs	r3, #22
 800b460:	6003      	str	r3, [r0, #0]
 800b462:	2001      	movs	r0, #1
 800b464:	e7e7      	b.n	800b436 <_raise_r+0x12>
 800b466:	2400      	movs	r4, #0
 800b468:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b46c:	4628      	mov	r0, r5
 800b46e:	4798      	blx	r3
 800b470:	2000      	movs	r0, #0
 800b472:	e7e0      	b.n	800b436 <_raise_r+0x12>

0800b474 <raise>:
 800b474:	4b02      	ldr	r3, [pc, #8]	; (800b480 <raise+0xc>)
 800b476:	4601      	mov	r1, r0
 800b478:	6818      	ldr	r0, [r3, #0]
 800b47a:	f7ff bfd3 	b.w	800b424 <_raise_r>
 800b47e:	bf00      	nop
 800b480:	2000003c 	.word	0x2000003c

0800b484 <_kill_r>:
 800b484:	b538      	push	{r3, r4, r5, lr}
 800b486:	4d07      	ldr	r5, [pc, #28]	; (800b4a4 <_kill_r+0x20>)
 800b488:	2300      	movs	r3, #0
 800b48a:	4604      	mov	r4, r0
 800b48c:	4608      	mov	r0, r1
 800b48e:	4611      	mov	r1, r2
 800b490:	602b      	str	r3, [r5, #0]
 800b492:	f7f6 ffe3 	bl	800245c <_kill>
 800b496:	1c43      	adds	r3, r0, #1
 800b498:	d102      	bne.n	800b4a0 <_kill_r+0x1c>
 800b49a:	682b      	ldr	r3, [r5, #0]
 800b49c:	b103      	cbz	r3, 800b4a0 <_kill_r+0x1c>
 800b49e:	6023      	str	r3, [r4, #0]
 800b4a0:	bd38      	pop	{r3, r4, r5, pc}
 800b4a2:	bf00      	nop
 800b4a4:	200008ec 	.word	0x200008ec

0800b4a8 <_getpid_r>:
 800b4a8:	f7f6 bfd6 	b.w	8002458 <_getpid>

0800b4ac <_init>:
 800b4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ae:	bf00      	nop
 800b4b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4b2:	bc08      	pop	{r3}
 800b4b4:	469e      	mov	lr, r3
 800b4b6:	4770      	bx	lr

0800b4b8 <_fini>:
 800b4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ba:	bf00      	nop
 800b4bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4be:	bc08      	pop	{r3}
 800b4c0:	469e      	mov	lr, r3
 800b4c2:	4770      	bx	lr
