"""
–≠–º—É–ª—è—Ç–æ—Ä –æ–¥–Ω–æ–∞–¥—Ä–µ—Å–Ω–æ–≥–æ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞ —Å –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–æ–π –§–æ–Ω-–ù–µ–π–º–∞–Ω–∞
"""
from typing import List, Dict, Any, Optional, Tuple
from .models import ProcessorState, MemoryState, AddressingMode, InstructionField

class RISCProcessor:
    """–≠–º—É–ª—è—Ç–æ—Ä –æ–¥–Ω–æ–∞–¥—Ä–µ—Å–Ω–æ–≥–æ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞ –§–æ–Ω-–ù–µ–π–º–∞–Ω–∞"""
    
    def __init__(self, memory_size: int = 8192):
        self.memory_size = memory_size
        self.processor = ProcessorState()
        self.memory = MemoryState()
        self.memory.ram = [0] * memory_size
        self.labels = {}  # –ú–µ—Ç–∫–∏ –¥–ª—è –ø–µ—Ä–µ—Ö–æ–¥–æ–≤
        self.compiled_code = []
        self.source_code = ""
        
        # –ü—Ä–æ–º–µ–∂—É—Ç–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–ª—è —Å–∏—Å—Ç–µ–º—ã —Ñ–∞–∑ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
        self._current_instruction_line = None
        self._current_instruction = None
        self._current_operands = None
        
        # –°–∏—Å—Ç–µ–º–∞ –∫–æ–º–∞–Ω–¥ –æ–¥–Ω–æ–∞–¥—Ä–µ—Å–Ω–æ–≥–æ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞ (ACC + –æ–¥–∏–Ω –æ–ø–µ—Ä–∞–Ω–¥)
        self.instructions = {
            # –ê—Ä–∏—Ñ–º–µ—Ç–∏–∫–æ-–ª–æ–≥–∏—á–µ—Å–∫–∏–µ –∫–æ–º–∞–Ω–¥—ã
            'ADD': 0x01,    # ADD operand - ACC = ACC + operand
            'SUB': 0x02,    # SUB operand - ACC = ACC - operand
            'MUL': 0x03,    # MUL operand - ACC = ACC * operand
            'DIV': 0x04,    # DIV operand - ACC = ACC / operand
            'AND': 0x05,    # AND operand - ACC = ACC & operand
            'OR':  0x06,    # OR  operand - ACC = ACC | operand
            'XOR': 0x07,    # XOR operand - ACC = ACC ^ operand
            'NOT': 0x08,    # NOT         - ACC = ~ACC
            
            # –ö–æ–º–∞–Ω–¥—ã –ø–µ—Ä–µ—Å—ã–ª–∫–∏ –¥–∞–Ω–Ω—ã—Ö
            'LDA': 0x10,    # LDA operand - ACC = operand (–∑–∞–≥—Ä—É–∑–∫–∞ –≤ –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä)
            'STA': 0x11,    # STA operand - [operand] = ACC (—Å–æ—Ö—Ä–∞–Ω–µ–Ω–∏–µ –∏–∑ –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä–∞)
            'LDI': 0x12,    # LDI imm     - ACC = immediate (–Ω–µ–ø–æ—Å—Ä–µ–¥—Å—Ç–≤–µ–Ω–Ω–∞—è –∑–∞–≥—Ä—É–∑–∫–∞)
            
            # –ö–æ–º–∞–Ω–¥—ã —Å—Ä–∞–≤–Ω–µ–Ω–∏—è –∏ –ø–µ—Ä–µ—Ö–æ–¥–æ–≤
            'CMP': 0x20,    # CMP operand - —Å—Ä–∞–≤–Ω–∏—Ç—å ACC –∏ operand
            'JMP': 0x21,    # JMP addr    - –±–µ–∑—É—Å–ª–æ–≤–Ω—ã–π –ø–µ—Ä–µ—Ö–æ–¥
            'JZ':  0x22,    # JZ addr     - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ Z=1
            'JNZ': 0x23,    # JNZ addr    - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ Z=0
            'JC':  0x24,    # JC addr     - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ C=1
            'JNC': 0x25,    # JNC addr    - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ C=0
            'JV':  0x26,    # JV addr     - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ V=1
            'JNV': 0x27,    # JNV addr    - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ V=0
            'JN':  0x28,    # JN addr     - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ N=1
            'JNN': 0x29,    # JNN addr    - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ N=0
            
            # –°–∏—Å—Ç–µ–º–Ω—ã–µ –∫–æ–º–∞–Ω–¥—ã
            'HALT': 0xFF,   # HALT        - –æ—Å—Ç–∞–Ω–æ–≤–∫–∞
            'NOP':  0x00,   # NOP         - –Ω–µ—Ç –æ–ø–µ—Ä–∞—Ü–∏–∏
        }
        
    def reset(self):
        """–°–±—Ä–æ—Å –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞ –≤ –Ω–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ"""
        self.processor = ProcessorState()
        self.memory = MemoryState()
        self.memory.ram = [0] * self.memory_size
        self.labels = {}
        self.compiled_code = []
        self.source_code = ""
        
        # –°–±—Ä–∞—Å—ã–≤–∞–µ–º –ø—Ä–æ–º–µ–∂—É—Ç–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–ª—è —Å–∏—Å—Ç–µ–º—ã —Ñ–∞–∑ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
        self._current_instruction_line = None
        self._current_instruction = None
        self._current_operands = None
    
    def _parse_number(self, value: str) -> int:
        """–ü–∞—Ä—Å–∏–Ω–≥ —á–∏—Å–ª–æ–≤—ã—Ö –∑–Ω–∞—á–µ–Ω–∏–π –≤ —Ä–∞–∑–Ω—ã—Ö —Ñ–æ—Ä–º–∞—Ç–∞—Ö"""
        value = value.strip().lower()
        
        if value.startswith('0x'):
            return int(value[2:], 16)
        elif value.startswith('0b'):
            return int(value[2:], 2)
        else:
            return int(value)
    
    def _parse_operand(self, operand_str: str) -> Tuple[Any, AddressingMode]:
        """–ü–∞—Ä—Å–∏–Ω–≥ –æ–ø–µ—Ä–∞–Ω–¥–∞ —Å –æ–ø—Ä–µ–¥–µ–ª–µ–Ω–∏–µ–º —Ç–∏–ø–∞ –∞–¥—Ä–µ—Å–∞—Ü–∏–∏ (–æ–¥–Ω–æ–∞–¥—Ä–µ—Å–Ω–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞)
        
        –§–æ—Ä–º–∞—Ç—ã:
        - –ù–µ–ø–æ—Å—Ä–µ–¥—Å—Ç–≤–µ–Ω–Ω–æ–µ –∑–Ω–∞—á–µ–Ω–∏–µ: LDA 100 (–¥–µ—Å—è—Ç–∏—á–Ω–æ–µ —á–∏—Å–ª–æ –±–µ–∑ –ø—Ä–µ—Ñ–∏–∫—Å–∞)
        - –ü—Ä—è–º–æ–π –∞–¥—Ä–µ—Å: LDA [0x0100] –∏–ª–∏ LDA 0x0100 (hex —Å –ø—Ä–µ—Ñ–∏–∫—Å–æ–º 0x)
        """
        operand_str = operand_str.strip()
        
        # –ü—Ä—è–º–∞—è –∞–¥—Ä–µ—Å–∞—Ü–∏—è [address] - –≤—Å–µ–≥–¥–∞ –ø—Ä—è–º–æ–π –∞–¥—Ä–µ—Å –ø–∞–º—è—Ç–∏
        if operand_str.startswith('[') and operand_str.endswith(']'):
            inner = operand_str[1:-1].strip()
            addr = self._parse_number(inner)
            print(f"DEBUG _parse_operand: operand_str='{operand_str}', inner='{inner}', addr=0x{addr:04X}, mode=DIRECT")
            return addr, AddressingMode.DIRECT
        
        # –®–µ—Å—Ç–Ω–∞–¥—Ü–∞—Ç–µ—Ä–∏—á–Ω–æ–µ —á–∏—Å–ª–æ (0x...) - –ø—Ä—è–º–æ–π –∞–¥—Ä–µ—Å –ø–∞–º—è—Ç–∏
        if operand_str.startswith('0x') or operand_str.startswith('0X'):
            addr = self._parse_number(operand_str)
            print(f"DEBUG _parse_operand: operand_str='{operand_str}', addr=0x{addr:04X}, mode=DIRECT (hex –∞–¥—Ä–µ—Å)")
            return addr, AddressingMode.DIRECT
        
        # –î–µ—Å—è—Ç–∏—á–Ω–æ–µ —á–∏—Å–ª–æ (–±–µ–∑ –ø—Ä–µ—Ñ–∏–∫—Å–∞) - –Ω–µ–ø–æ—Å—Ä–µ–¥—Å—Ç–≤–µ–Ω–Ω–æ–µ –∑–Ω–∞—á–µ–Ω–∏–µ
        if operand_str.isdigit() or (operand_str.startswith('-') and operand_str[1:].isdigit()):
            val = self._parse_number(operand_str)
            print(f"DEBUG _parse_operand: operand_str='{operand_str}', value={val}, mode=IMMEDIATE (decimal)")
            return val, AddressingMode.IMMEDIATE
        
        # –ú–µ—Ç–∫–∞ (–¥–ª—è –ø–µ—Ä–µ—Ö–æ–¥–æ–≤) - –±—É–¥–µ—Ç —Ä–∞–∑—Ä–µ—à–µ–Ω–∞ –ø–æ–∑–∂–µ
        return operand_str, AddressingMode.IMMEDIATE
    
    def _encode_instruction(self, opcode: int, operand: int = 0, 
                          addressing_mode: AddressingMode = AddressingMode.IMMEDIATE) -> int:
        """–ö–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –≤ –º–∞—à–∏–Ω–Ω—ã–π –∫–æ–¥ (–æ–¥–Ω–æ–∞–¥—Ä–µ—Å–Ω–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞)
        
        –§–æ—Ä–º–∞—Ç –∫–æ–º–∞–Ω–¥—ã:
        - 16 –±–∏—Ç: [15:12] - –∫–æ–¥ –æ–ø–µ—Ä–∞—Ü–∏–∏ (4 –±–∏—Ç–∞), [11:0] - –∞–¥—Ä–µ—Å/–∑–Ω–∞—á–µ–Ω–∏–µ (12 –±–∏—Ç)
        - 32 –±–∏—Ç (–¥–ª—è –Ω–µ–ø–æ—Å—Ä–µ–¥—Å—Ç–≤–µ–Ω–Ω—ã—Ö –∑–Ω–∞—á–µ–Ω–∏–π): [31:16] - –∑–Ω–∞—á–µ–Ω–∏–µ (16 –±–∏—Ç), [15:0] - –∫–æ–¥ –æ–ø–µ—Ä–∞—Ü–∏–∏ –∏ –∞–¥—Ä–µ—Å
        """
        # –î–ª—è –∫–æ–º–∞–Ω–¥ –±–µ–∑ –æ–ø–µ—Ä–∞–Ω–¥–∞ (NOT, HALT, NOP) –∏—Å–ø–æ–ª—å–∑—É–µ–º 16-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç
        if operand == 0 and addressing_mode == AddressingMode.IMMEDIATE:
            # 16-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç: [15:12] - opcode, [11:0] - 0
            return (opcode << 12)
        
        # –î–ª—è –∫–æ–º–∞–Ω–¥ —Å –Ω–µ–ø–æ—Å—Ä–µ–¥—Å—Ç–≤–µ–Ω–Ω—ã–º–∏ –∑–Ω–∞—á–µ–Ω–∏—è–º–∏ (IMMEDIATE —Ä–µ–∂–∏–º)
        if addressing_mode == AddressingMode.IMMEDIATE and operand != 0:
            # –ï—Å–ª–∏ –∑–Ω–∞—á–µ–Ω–∏–µ –ø–æ–º–µ—â–∞–µ—Ç—Å—è –≤ 12 –±–∏—Ç, –∏—Å–ø–æ–ª—å–∑—É–µ–º 16-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç
            if operand <= 0xFFF:
                # 16-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç: [15:12] - opcode, [11:0] - immediate value
                return (opcode << 12) | (operand & 0xFFF)
            else:
                # –ï—Å–ª–∏ –∑–Ω–∞—á–µ–Ω–∏–µ –Ω–µ –ø–æ–º–µ—â–∞–µ—Ç—Å—è –≤ 12 –±–∏—Ç, –∏—Å–ø–æ–ª—å–∑—É–µ–º 32-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç
                # 32-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç: [31:16] - immediate value (16 –±–∏—Ç), [15:12] - opcode, [11:0] - 0
                return (operand << 16) | (opcode << 12)
        
        # –î–ª—è –∫–æ–º–∞–Ω–¥ —Å –∞–¥—Ä–µ—Å–∞–º–∏ –ø–∞–º—è—Ç–∏ (DIRECT —Ä–µ–∂–∏–º) –∏—Å–ø–æ–ª—å–∑—É–µ–º 16-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç
        if addressing_mode == AddressingMode.DIRECT:
            # 16-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç: [15:12] - opcode, [11:0] - address (12 –±–∏—Ç, –º–∞–∫—Å–∏–º—É–º 0xFFF)
            if operand > 0xFFF:
                raise Exception(f"Address {operand} exceeds 12-bit limit (0xFFF)")
            return (opcode << 12) | (operand & 0xFFF)
        
        # –ü–æ —É–º–æ–ª—á–∞–Ω–∏—é 16-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç
        return (opcode << 12) | (operand & 0xFFF)
    
    def _addressing_mode_to_code(self, mode: AddressingMode) -> int:
        """–ü—Ä–µ–æ–±—Ä–∞–∑–æ–≤–∞–Ω–∏–µ —Ä–µ–∂–∏–º–∞ –∞–¥—Ä–µ—Å–∞—Ü–∏–∏ –≤ –∫–æ–¥ (–æ–¥–Ω–æ–∞–¥—Ä–µ—Å–Ω–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞)"""
        mode_codes = {
            AddressingMode.IMMEDIATE: 0,
            AddressingMode.DIRECT: 1
        }
        return mode_codes.get(mode, 0)
    
    def _decode_instruction(self, instruction: int) -> InstructionField:
        """–î–µ–∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –¥–ª—è –æ—Ç–æ–±—Ä–∞–∂–µ–Ω–∏—è –ø–æ–ª–µ–π (–æ–¥–Ω–æ–∞–¥—Ä–µ—Å–Ω–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞)"""
        if instruction > 0xFFFF:  # 32-–±–∏—Ç–Ω–∞—è –∫–æ–º–∞–Ω–¥–∞ (–¥–ª—è LDI —Å –Ω–µ–ø–æ—Å—Ä–µ–¥—Å—Ç–≤–µ–Ω–Ω—ã–º –∑–Ω–∞—á–µ–Ω–∏–µ–º)
            immediate = instruction >> 16
            opcode = (instruction >> 12) & 0xF
            operand = immediate  # –î–ª—è 32-–±–∏—Ç–Ω–æ–≥–æ —Ñ–æ—Ä–º–∞—Ç–∞ –æ–ø–µ—Ä–∞–Ω–¥ = –Ω–µ–ø–æ—Å—Ä–µ–¥—Å—Ç–≤–µ–Ω–Ω–æ–µ –∑–Ω–∞—á–µ–Ω–∏–µ
            addressing_mode = AddressingMode.IMMEDIATE
        else:  # 16-–±–∏—Ç–Ω–∞—è –∫–æ–º–∞–Ω–¥–∞
            opcode = (instruction >> 12) & 0xF
            operand = instruction & 0xFFF  # [11:0] - –∞–¥—Ä–µ—Å –∏–ª–∏ –∑–Ω–∞—á–µ–Ω–∏–µ
            # –ü–æ —É–º–æ–ª—á–∞–Ω–∏—é —Å—á–∏—Ç–∞–µ–º –∞–¥—Ä–µ—Å–æ–º –ø–∞–º—è—Ç–∏ (DIRECT)
            # –î–ª—è —Ç–æ—á–Ω–æ–≥–æ –æ–ø—Ä–µ–¥–µ–ª–µ–Ω–∏—è –Ω—É–∂–µ–Ω –∫–æ–Ω—Ç–µ–∫—Å—Ç –∫–æ–º–∞–Ω–¥—ã
            addressing_mode = AddressingMode.DIRECT if operand != 0 else AddressingMode.IMMEDIATE
            immediate = 0
        
        # –û–ø—Ä–µ–¥–µ–ª—è–µ–º —Ç–∏–ø –∫–æ–º–∞–Ω–¥—ã
        instruction_type = "I" if operand != 0 or immediate != 0 else "S"
        
        return InstructionField(
            opcode=opcode,
            opcode_bits=format(opcode, '04b'),
            operand=operand if operand != 0 else immediate,
            operand_bits=format(operand, '012b') if operand != 0 else (format(immediate, '016b') if immediate != 0 else ""),
            immediate=immediate,
            immediate_bits=format(immediate, '016b') if immediate != 0 else "",
            addressing_mode=addressing_mode,
            instruction_type=instruction_type
        )
    
    def _get_operand_value(self, operand: Any, addressing_mode: AddressingMode) -> int:
        """–ü–æ–ª—É—á–µ–Ω–∏–µ –∑–Ω–∞—á–µ–Ω–∏—è –æ–ø–µ—Ä–∞–Ω–¥–∞ –≤ –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–∏ –æ—Ç —Ä–µ–∂–∏–º–∞ –∞–¥—Ä–µ—Å–∞—Ü–∏–∏ (–æ–¥–Ω–æ–∞–¥—Ä–µ—Å–Ω–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞)"""
        if addressing_mode == AddressingMode.IMMEDIATE:
            return operand
        elif addressing_mode == AddressingMode.DIRECT:
            if 0 <= operand < len(self.memory.ram):
                value = self.memory.ram[operand]
                print(f"DEBUG _get_operand_value DIRECT: operand=0x{operand:04X}, value=0x{value:04X}, memory[0x{operand:04X}]=0x{value:04X}")
                return value
            print(f"DEBUG _get_operand_value DIRECT: operand=0x{operand:04X} OUT_OF_BOUNDS (memory_size=0x{len(self.memory.ram):04X})")
            return 0
        return 0
    
    def _set_operand_value(self, operand: Any, value: int, addressing_mode: AddressingMode):
        """–£—Å—Ç–∞–Ω–æ–≤–∫–∞ –∑–Ω–∞—á–µ–Ω–∏—è –æ–ø–µ—Ä–∞–Ω–¥–∞ –≤ –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–∏ –æ—Ç —Ä–µ–∂–∏–º–∞ –∞–¥—Ä–µ—Å–∞—Ü–∏–∏ (–æ–¥–Ω–æ–∞–¥—Ä–µ—Å–Ω–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞)"""
        if addressing_mode == AddressingMode.DIRECT:
            # –ö–†–ò–¢–ò–ß–ù–û: –°–æ–∑–¥–∞–µ–º –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫ –¥–ª—è Pydantic, —á—Ç–æ–±—ã –∏–∑–º–µ–Ω–µ–Ω–∏—è –±—ã–ª–∏ –≤–∏–¥–Ω—ã
            if not self.memory.ram:
                # –ï—Å–ª–∏ –ø–∞–º—è—Ç—å –Ω–µ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞, —Å–æ–∑–¥–∞–µ–º –Ω–æ–≤—É—é
                min_size = max(operand + 1, self.memory_size)
                self.memory.ram = [0] * min_size
                print(f"DEBUG _set_operand_value: –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞ –ø–∞–º—è—Ç—å —Ä–∞–∑–º–µ—Ä–æ–º {min_size}")
            
            # –ì–∞—Ä–∞–Ω—Ç–∏—Ä—É–µ–º –¥–æ—Å—Ç–∞—Ç–æ—á–Ω—ã–π —Ä–∞–∑–º–µ—Ä –ø–∞–º—è—Ç–∏
            if operand >= len(self.memory.ram):
                new_ram = list(self.memory.ram)
                new_ram.extend([0] * (operand + 1 - len(new_ram)))
                self.memory.ram = new_ram
                print(f"DEBUG _set_operand_value: –†–∞—Å—à–∏—Ä–µ–Ω–∞ –ø–∞–º—è—Ç—å –¥–æ {len(self.memory.ram)} –¥–ª—è –∞–¥—Ä–µ—Å–∞ 0x{operand:04X}")
            
            # –°–æ–∑–¥–∞–µ–º –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫ –¥–ª—è Pydantic
            new_ram = list(self.memory.ram)
            new_ram[operand] = int(value) & 0xFFFF
            self.memory.ram = new_ram
            print(f"DEBUG _set_operand_value: –ó–∞–ø–∏—Å–∞–Ω–æ –∑–Ω–∞—á–µ–Ω–∏–µ 0x{value:04X} (decimal {value}) –ø–æ –∞–¥—Ä–µ—Å—É 0x{operand:04X}, ram[0x{operand:04X}]={self.memory.ram[operand]}")
    
    def update_flags(self, result: int, operation: str = ""):
        """–û–±–Ω–æ–≤–ª–µ–Ω–∏–µ —Ñ–ª–∞–≥–æ–≤ –ø–æ—Å–ª–µ –æ–ø–µ—Ä–∞—Ü–∏–∏"""
        self.processor.flags["zero"] = (result == 0)
        self.processor.flags["negative"] = (result < 0)
        
        # –ü—Ä–æ–≤–µ—Ä–∫–∞ –ø–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏—è –¥–ª—è 16-–±–∏—Ç–Ω—ã—Ö —á–∏—Å–µ–ª
        if result > 32767 or result < -32768:
            self.processor.flags["overflow"] = True
        else:
            self.processor.flags["overflow"] = False
        
        # –£–ø—Ä–æ—â–µ–Ω–Ω–∞—è –ª–æ–≥–∏–∫–∞ –¥–ª—è —Ñ–ª–∞–≥–∞ –ø–µ—Ä–µ–Ω–æ—Å–∞
        if operation == "add" and result < 0:
            self.processor.flags["carry"] = True
        elif operation == "sub" and result > 0:
            self.processor.flags["carry"] = True
        else:
            self.processor.flags["carry"] = False
    
    def _update_accumulator(self, value: int):
        """–û–±–Ω–æ–≤–∏—Ç—å –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –∑–Ω–∞—á–µ–Ω–∏–µ–º value"""
        self.processor.accumulator = int(value) & 0xFFFF
        print(f"DEBUG _update_accumulator: ACC = 0x{self.processor.accumulator:04X} (decimal {self.processor.accumulator})")
    
    def execute_instruction(self, instruction: str, operands: List[str] = None):
        """–í—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –æ–¥–Ω–æ–π –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ (–æ–¥–Ω–æ–∞–¥—Ä–µ—Å–Ω–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞)"""
        instruction = instruction.upper().strip()
        operands = operands or []
        
        if instruction not in self.instructions:
            raise Exception(f"Unknown instruction: {instruction}")
        
        # –ê—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏: –æ–ø–µ—Ä–∞–Ω–¥ –≤—Å–µ–≥–¥–∞ –∞–¥—Ä–µ—Å –ø–∞–º—è—Ç–∏
        # –§–æ—Ä–º–∞—Ç: ADD addr - ACC = ACC + –ø–∞–º—è—Ç—å[addr]
        if instruction == "ADD":
            if len(operands) >= 1:
                operand, mode = self._parse_operand(operands[0])
                # –ê—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏ —Ä–∞–±–æ—Ç–∞—é—Ç —Ç–æ–ª—å–∫–æ —Å –ø–∞–º—è—Ç—å—é
                if mode != AddressingMode.DIRECT:
                    raise Exception(f"ADD requires DIRECT addressing mode (memory address), got {mode}")
                val = self._get_operand_value(operand, mode)
                result = self.processor.accumulator + val
                result = int(result) & 0xFFFF
                self.update_flags(result, "add")
                self._update_accumulator(result)
                print(f"DEBUG ADD: ACC={self.processor.accumulator:04X}, memory[0x{operand:04X}]={val:04X}, result={result:04X}")
            else:
                raise Exception(f"ADD requires 1 operand: ADD addr")
        
        # –§–æ—Ä–º–∞—Ç: SUB addr - ACC = ACC - –ø–∞–º—è—Ç—å[addr]
        elif instruction == "SUB":
            if len(operands) >= 1:
                operand, mode = self._parse_operand(operands[0])
                if mode != AddressingMode.DIRECT:
                    raise Exception(f"SUB requires DIRECT addressing mode (memory address), got {mode}")
                val = self._get_operand_value(operand, mode)
                result = self.processor.accumulator - val
                result = result & 0xFFFF
                self.update_flags(result, "sub")
                self._update_accumulator(result)
            else:
                raise Exception(f"SUB requires 1 operand: SUB addr")
        
        # –§–æ—Ä–º–∞—Ç: MUL addr - ACC = ACC * –ø–∞–º—è—Ç—å[addr]
        elif instruction == "MUL":
            if len(operands) >= 1:
                operand, mode = self._parse_operand(operands[0])
                if mode != AddressingMode.DIRECT:
                    raise Exception(f"MUL requires DIRECT addressing mode (memory address), got {mode}")
                val = self._get_operand_value(operand, mode)
                result = self.processor.accumulator * val
                result = result & 0xFFFF
                self.update_flags(result)
                self._update_accumulator(result)
            else:
                raise Exception(f"MUL requires 1 operand: MUL addr")
        
        # –§–æ—Ä–º–∞—Ç: DIV addr - ACC = ACC / –ø–∞–º—è—Ç—å[addr]
        elif instruction == "DIV":
            if len(operands) >= 1:
                operand, mode = self._parse_operand(operands[0])
                if mode != AddressingMode.DIRECT:
                    raise Exception(f"DIV requires DIRECT addressing mode (memory address), got {mode}")
                val = self._get_operand_value(operand, mode)
                if val == 0:
                    raise Exception("Division by zero")
                result = self.processor.accumulator // val
                result = result & 0xFFFF
                self.update_flags(result)
                self._update_accumulator(result)
            else:
                raise Exception(f"DIV requires 1 operand: DIV addr")
            
        # –õ–æ–≥–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏: –æ–ø–µ—Ä–∞–Ω–¥ –≤—Å–µ–≥–¥–∞ –∞–¥—Ä–µ—Å –ø–∞–º—è—Ç–∏
        # –§–æ—Ä–º–∞—Ç: AND addr - ACC = ACC & –ø–∞–º—è—Ç—å[addr]
        elif instruction == "AND":
            if len(operands) >= 1:
                operand, mode = self._parse_operand(operands[0])
                if mode != AddressingMode.DIRECT:
                    raise Exception(f"AND requires DIRECT addressing mode (memory address), got {mode}")
                val = self._get_operand_value(operand, mode)
                result = self.processor.accumulator & val
                result = result & 0xFFFF
                self.update_flags(result)
                self._update_accumulator(result)
            else:
                raise Exception(f"AND requires 1 operand: AND addr")
            
        # –§–æ—Ä–º–∞—Ç: OR addr - ACC = ACC | –ø–∞–º—è—Ç—å[addr]
        elif instruction == "OR":
            if len(operands) >= 1:
                operand, mode = self._parse_operand(operands[0])
                if mode != AddressingMode.DIRECT:
                    raise Exception(f"OR requires DIRECT addressing mode (memory address), got {mode}")
                val = self._get_operand_value(operand, mode)
                result = self.processor.accumulator | val
                result = result & 0xFFFF
                self.update_flags(result)
                self._update_accumulator(result)
            else:
                raise Exception(f"OR requires 1 operand: OR addr")
            
        # –§–æ—Ä–º–∞—Ç: XOR addr - ACC = ACC ^ –ø–∞–º—è—Ç—å[addr]
        elif instruction == "XOR":
            if len(operands) >= 1:
                operand, mode = self._parse_operand(operands[0])
                if mode != AddressingMode.DIRECT:
                    raise Exception(f"XOR requires DIRECT addressing mode (memory address), got {mode}")
                val = self._get_operand_value(operand, mode)
                result = self.processor.accumulator ^ val
                result = result & 0xFFFF
                self.update_flags(result)
                self._update_accumulator(result)
            else:
                raise Exception(f"XOR requires 1 operand: XOR addr")
            
        # –§–æ—Ä–º–∞—Ç: NOT - ACC = ~ACC
        elif instruction == "NOT":
            result = ~self.processor.accumulator
            result = result & 0xFFFF
            self.update_flags(result)
            self._update_accumulator(result)
            
        # –ö–æ–º–∞–Ω–¥—ã –∑–∞–≥—Ä—É–∑–∫–∏ –∏ —Å–æ—Ö—Ä–∞–Ω–µ–Ω–∏—è
        # –§–æ—Ä–º–∞—Ç: LDA addr - ACC = –ø–∞–º—è—Ç—å[addr] (–∑–∞–≥—Ä—É–∑–∫–∞ –∏–∑ –ø–∞–º—è—Ç–∏)
        elif instruction == "LDA":
            if len(operands) >= 1:
                operand, mode = self._parse_operand(operands[0])
                # LDA –≤—Å–µ–≥–¥–∞ —Ä–∞–±–æ—Ç–∞–µ—Ç —Å –∞–¥—Ä–µ—Å–æ–º –ø–∞–º—è—Ç–∏
                if mode != AddressingMode.DIRECT:
                    raise Exception(f"LDA requires DIRECT addressing mode (memory address), got {mode}")
                val = self._get_operand_value(operand, mode)
                val = int(val) & 0xFFFF
                self._update_accumulator(val)
                print(f"DEBUG LDA: ACC={self.processor.accumulator:04X}, memory[0x{operand:04X}]={val:04X}")
            else:
                raise Exception(f"LDA requires 1 operand: LDA addr")
            
        # –§–æ—Ä–º–∞—Ç: STA addr - –ø–∞–º—è—Ç—å[addr] = ACC (—Å–æ—Ö—Ä–∞–Ω–µ–Ω–∏–µ –≤ –ø–∞–º—è—Ç—å)
        elif instruction == "STA":
            if len(operands) >= 1:
                operand, mode = self._parse_operand(operands[0])
                if mode != AddressingMode.DIRECT:
                    raise Exception(f"STA requires DIRECT addressing mode (memory address), got {mode}")
                val = self.processor.accumulator
                self._set_operand_value(operand, val, mode)
                print(f"DEBUG STA: memory[0x{operand:04X}] = ACC={val:04X}")
            else:
                raise Exception(f"STA requires 1 operand: STA addr")
            
        # –§–æ—Ä–º–∞—Ç: LDI imm - ACC = imm (–Ω–µ–ø–æ—Å—Ä–µ–¥—Å—Ç–≤–µ–Ω–Ω–∞—è –∑–∞–≥—Ä—É–∑–∫–∞ –∫–æ–Ω—Å—Ç–∞–Ω—Ç—ã)
        elif instruction == "LDI":
            if len(operands) >= 1:
                imm, mode = self._parse_operand(operands[0])
                # LDI –≤—Å–µ–≥–¥–∞ —Ä–∞–±–æ—Ç–∞–µ—Ç —Å –Ω–µ–ø–æ—Å—Ä–µ–¥—Å—Ç–≤–µ–Ω–Ω—ã–º –∑–Ω–∞—á–µ–Ω–∏–µ–º
                if mode != AddressingMode.IMMEDIATE:
                    raise Exception(f"LDI requires IMMEDIATE addressing mode (constant value), got {mode}")
                imm = int(imm) & 0xFFFF
                self._update_accumulator(imm)
                print(f"DEBUG LDI: ACC={self.processor.accumulator:04X}, imm={imm:04X}")
            else:
                raise Exception(f"LDI requires 1 operand: LDI imm")
            
        # –ö–æ–º–∞–Ω–¥—ã —Å—Ä–∞–≤–Ω–µ–Ω–∏—è: –æ–ø–µ—Ä–∞–Ω–¥ –≤—Å–µ–≥–¥–∞ –∞–¥—Ä–µ—Å –ø–∞–º—è—Ç–∏
        # –§–æ—Ä–º–∞—Ç: CMP addr - —É—Å—Ç–∞–Ω–æ–≤–∏—Ç—å —Ñ–ª–∞–≥–∏ –Ω–∞ –æ—Å–Ω–æ–≤–µ (ACC - –ø–∞–º—è—Ç—å[addr])
        elif instruction == "CMP":
            if len(operands) >= 1:
                operand, mode = self._parse_operand(operands[0])
                if mode != AddressingMode.DIRECT:
                    raise Exception(f"CMP requires DIRECT addressing mode (memory address), got {mode}")
                val = self._get_operand_value(operand, mode)
                result = self.processor.accumulator - val
                self.update_flags(result)
            else:
                raise Exception(f"CMP requires 1 operand: CMP addr")
        
        # –§–æ—Ä–º–∞—Ç: JMP address - –±–µ–∑—É—Å–ª–æ–≤–Ω—ã–π –ø–µ—Ä–µ—Ö–æ–¥
        elif instruction == "JMP":
            if len(operands) >= 1:
                addr, mode1 = self._parse_operand(operands[0])
                if mode1 == AddressingMode.IMMEDIATE:
                    self.processor.program_counter = addr
                else:
                    self.processor.program_counter = self._get_operand_value(addr, mode1)
            else:
                raise Exception(f"JMP requires 1 operand: JMP address")
            return  # –ù–µ —É–≤–µ–ª–∏—á–∏–≤–∞–µ–º PC
        
        # –§–æ—Ä–º–∞—Ç: JZ address - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ Z=1
        elif instruction == "JZ":
            if len(operands) >= 1:
                if self.processor.flags["zero"]:
                    addr, mode1 = self._parse_operand(operands[0])
                    if mode1 == AddressingMode.IMMEDIATE:
                        self.processor.program_counter = addr
                    else:
                        self.processor.program_counter = self._get_operand_value(addr, mode1)
                    return
            else:
                raise Exception(f"JZ requires 1 operand: JZ address")
        
        # –§–æ—Ä–º–∞—Ç: JNZ address - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ Z=0
        elif instruction == "JNZ":
            if len(operands) >= 1:
                if not self.processor.flags["zero"]:
                    addr, mode1 = self._parse_operand(operands[0])
                    if mode1 == AddressingMode.IMMEDIATE:
                        self.processor.program_counter = addr
                    else:
                        self.processor.program_counter = self._get_operand_value(addr, mode1)
                    return
            else:
                raise Exception(f"JNZ requires 1 operand: JNZ address")
                
        # –§–æ—Ä–º–∞—Ç: JC address - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ C=1
        elif instruction == "JC":
            if len(operands) >= 1:
                if self.processor.flags["carry"]:
                    addr, mode1 = self._parse_operand(operands[0])
                    if mode1 == AddressingMode.IMMEDIATE:
                        self.processor.program_counter = addr
                    else:
                        self.processor.program_counter = self._get_operand_value(addr, mode1)
                    return
            else:
                raise Exception(f"JC requires 1 operand: JC address")
                
        # –§–æ—Ä–º–∞—Ç: JNC address - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ C=0
        elif instruction == "JNC":
            if len(operands) >= 1:
                if not self.processor.flags["carry"]:
                    addr, mode1 = self._parse_operand(operands[0])
                    if mode1 == AddressingMode.IMMEDIATE:
                        self.processor.program_counter = addr
                    else:
                        self.processor.program_counter = self._get_operand_value(addr, mode1)
                    return
            else:
                raise Exception(f"JNC requires 1 operand: JNC address")
        
        elif instruction == "HALT":
            self.processor.is_halted = True
            return
        
        elif instruction == "NOP":
            pass
        
        # –£–≤–µ–ª–∏—á–∏–≤–∞–µ–º —Å—á–µ—Ç—á–∏–∫ –∫–æ–º–∞–Ω–¥, –µ—Å–ª–∏ –Ω–µ –±—ã–ª–æ –ø–µ—Ä–µ—Ö–æ–¥–∞
        self.processor.program_counter += 1
    
    def step(self) -> bool:
        """–í—ã–ø–æ–ª–Ω–∏—Ç—å –æ–¥–∏–Ω —à–∞–≥ –ø—Ä–æ–≥—Ä–∞–º–º—ã (–æ–¥–Ω—É —Ñ–∞–∑—É: fetch, decode –∏–ª–∏ execute)"""
        if self.processor.is_halted:
            return False
        
        # –ö–†–ò–¢–ò–ß–ù–û: –£–±–µ–∂–¥–∞–µ–º—Å—è, —á—Ç–æ –ø–∞–º—è—Ç—å –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞ –ø–µ—Ä–µ–¥ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ–º —à–∞–≥–∞
        if not self.memory.ram:
            min_size = max(0x0200, self.memory_size)
            self.memory.ram = [0] * min_size
            print(f"DEBUG step: –ü–∞–º—è—Ç—å –Ω–µ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞, —Å–æ–∑–¥–∞–Ω–∞ –ø–∞–º—è—Ç—å —Ä–∞–∑–º–µ—Ä–æ–º {min_size}")
        
        # –û–ø—Ä–µ–¥–µ–ª—è–µ–º —Ç–µ–∫—É—â—É—é —Ñ–∞–∑—É –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
        # –ï—Å–ª–∏ –Ω–µ—Ç —Å–æ—Ö—Ä–∞–Ω–µ–Ω–Ω–æ–π –∫–æ–º–∞–Ω–¥—ã, –Ω–∞—á–∏–Ω–∞–µ–º —Å fetch
        if self._current_instruction_line is None:
            # –§–ê–ó–ê FETCH: —á–∏—Ç–∞–µ–º –∫–æ–º–∞–Ω–¥—É –∏–∑ compiled_code[pc]
            if not self.compiled_code or self.processor.program_counter >= len(self.compiled_code):
                self.processor.is_halted = True
                return False
            
            # –ß–∏—Ç–∞–µ–º –∫–æ–º–∞–Ω–¥—É –∏–∑ –ø–∞–º—è—Ç–∏ –∫–æ–º–∞–Ω–¥
            self._current_instruction_line = self.compiled_code[self.processor.program_counter]
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä–∞ –î–û fetch (–∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –ù–ï –º–µ–Ω—è–µ—Ç—Å—è –≤ fetch)
            accumulator_before = int(self.processor.accumulator) & 0xFFFF
            registers_before = [accumulator_before]  # –î–ª—è —Å–æ–≤–º–µ—Å—Ç–∏–º–æ—Å—Ç–∏ —Å –∏—Å—Ç–æ—Ä–∏–µ–π
            flags_before = dict(self.processor.flags)
            pc_before = self.processor.program_counter
            
            # –ó–∞–≥—Ä—É–∂–∞–µ–º –∫–æ–º–∞–Ω–¥—É –≤ IR
            self.processor.current_command = self._current_instruction_line
            self.processor.instruction_register_asm = self._current_instruction_line
            
            # –û–ø—Ä–µ–¥–µ–ª—è–µ–º –æ–ø–∫–æ–¥ –∫–æ–º–∞–Ω–¥—ã –¥–ª—è IR
            parts = self._current_instruction_line.replace(',', ' ').split()
            instruction_name = parts[0] if parts else ""
            ir_value = self.instructions.get(instruction_name, 0)
            self.processor.instruction_register = ir_value
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º –≤ –∏—Å—Ç–æ—Ä–∏—é —Å —Ñ–∞–∑–æ–π fetch
            registers_before_final = registers_before if registers_before else [0]
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ RAM –Ω–∞ –º–æ–º–µ–Ω—Ç fetch
            ram_state = list(self.memory.ram) if self.memory.ram else []
            
            history_entry = {
                'command': str(self._current_instruction_line).strip(),
                'instruction': '',
                'operands': [],
                'execution_phase': 'fetch',
                'registers_before': registers_before_final,
                'registers_after': registers_before_final.copy(),  # –í fetch —Ä–µ–≥–∏—Å—Ç—Ä—ã –Ω–µ –º–µ–Ω—è—é—Ç—Å—è
                'registers': registers_before_final.copy(),
                'ram': ram_state.copy(),  # –°–æ—Å—Ç–æ—è–Ω–∏–µ RAM –Ω–∞ –º–æ–º–µ–Ω—Ç fetch
                'ram_before': ram_state.copy(),
                'ram_after': ram_state.copy(),  # –í fetch RAM –Ω–µ –º–µ–Ω—è–µ—Ç—Å—è
                'flags_before': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'flags_after': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'flags': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'programCounter': int(pc_before),
                'programCounter_before': int(pc_before),
                'programCounter_after': int(pc_before),  # –í fetch PC –Ω–µ –º–µ–Ω—è–µ—Ç—Å—è
                'instruction_register': int(ir_value) & 0xFFFF,
                'instruction_register_asm': str(self._current_instruction_line).strip()
            }
            # –§–æ—Ä–º–∞—Ç–∏—Ä—É–µ–º –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –¥–ª—è –≤—ã–≤–æ–¥–∞
            acc_str = f"ACC=0x{accumulator_before:04X}({accumulator_before})"
            print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
            print(f"üîµ –§–ê–ó–ê FETCH | PC=0x{pc_before:04X} | –ö–æ–º–∞–Ω–¥–∞: {self._current_instruction_line}")
            print(f"   {acc_str}")
            print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
            self.memory.history.append(history_entry)
            return True
                
        # –ï—Å–ª–∏ –∫–æ–º–∞–Ω–¥–∞ –∑–∞–≥—Ä—É–∂–µ–Ω–∞, –Ω–æ –Ω–µ —Ä–∞—Å–ø–∞—Ä—Å–µ–Ω–∞, –ø–µ—Ä–µ—Ö–æ–¥–∏–º –∫ decode
        elif self._current_instruction is None:
            # –§–ê–ó–ê DECODE: –ø–∞—Ä—Å–∏–º –∫–æ–º–∞–Ω–¥—É –∏ –æ–ø–µ—Ä–∞–Ω–¥—ã
            instruction_line = self._current_instruction_line
            parts = instruction_line.replace(',', ' ').split()
            self._current_instruction = parts[0]
            self._current_operands = [p.strip() for p in parts[1:] if p.strip()] if len(parts) > 1 else []
            
            # –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º –æ–ø–∫–æ–¥ –∫–æ–º–∞–Ω–¥—ã –≤ IR
            if self._current_instruction in self.instructions:
                self.processor.instruction_register = self.instructions[self._current_instruction]
            else:
                self.processor.instruction_register = 0
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä–∞ –î–û decode (–∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –ù–ï –º–µ–Ω—è–µ—Ç—Å—è –≤ decode)
            accumulator_before = int(self.processor.accumulator) & 0xFFFF
            registers_before = [accumulator_before]  # –î–ª—è —Å–æ–≤–º–µ—Å—Ç–∏–º–æ—Å—Ç–∏ —Å –∏—Å—Ç–æ—Ä–∏–µ–π
            flags_before = dict(self.processor.flags)
            pc_before = self.processor.program_counter
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º –≤ –∏—Å—Ç–æ—Ä–∏—é —Å —Ñ–∞–∑–æ–π decode
            registers_before_final = registers_before if registers_before else [0]
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ RAM –Ω–∞ –º–æ–º–µ–Ω—Ç decode
            ram_state = list(self.memory.ram) if self.memory.ram else []
            
            # –ü–æ–ª—É—á–∞–µ–º IR –∏ IR_asm
            ir_value = int(self.processor.instruction_register) & 0xFFFF
            ir_asm = str(self.processor.instruction_register_asm) if self.processor.instruction_register_asm else str(instruction_line).strip()
            
            history_entry = {
                'command': str(instruction_line).strip(),
                'instruction': str(self._current_instruction).strip(),
                'operands': [str(op).strip() for op in self._current_operands] if self._current_operands else [],
                'execution_phase': 'decode',
                'registers_before': registers_before_final,
                'registers_after': registers_before_final.copy(),  # –í decode —Ä–µ–≥–∏—Å—Ç—Ä—ã –Ω–µ –º–µ–Ω—è—é—Ç—Å—è
                'registers': registers_before_final.copy(),
                'ram': ram_state.copy(),  # –°–æ—Å—Ç–æ—è–Ω–∏–µ RAM –Ω–∞ –º–æ–º–µ–Ω—Ç decode
                'ram_before': ram_state.copy(),
                'ram_after': ram_state.copy(),  # –í decode RAM –Ω–µ –º–µ–Ω—è–µ—Ç—Å—è
                'flags_before': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'flags_after': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'flags': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'programCounter': int(pc_before),
                'programCounter_before': int(pc_before),
                'programCounter_after': int(pc_before),  # –í decode PC –Ω–µ –º–µ–Ω—è–µ—Ç—Å—è
                'instruction_register': int(ir_value) & 0xFFFF,
                'instruction_register_asm': ir_asm
            }
            # –§–æ—Ä–º–∞—Ç–∏—Ä—É–µ–º –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –¥–ª—è –≤—ã–≤–æ–¥–∞
            acc_str = f"ACC=0x{accumulator_before:04X}({accumulator_before})"
            print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
            print(f"üü° –§–ê–ó–ê DECODE | PC=0x{pc_before:04X} | –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è: {self._current_instruction} | –û–ø–µ—Ä–∞–Ω–¥—ã: {self._current_operands}")
            print(f"   {acc_str}")
            print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
            self.memory.history.append(history_entry)
            return True
                
        else:
            # –§–ê–ó–ê EXECUTE: –≤—ã–ø–æ–ª–Ω—è–µ–º –∫–æ–º–∞–Ω–¥—É
            instruction = self._current_instruction
            operands = self._current_operands
            instruction_line = self._current_instruction_line
            
            # –ö–†–ò–¢–ò–ß–ù–û: –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä–∞ –∏ RAM –ü–ï–†–ï–î –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ–º
            accumulator_before = int(self.processor.accumulator) & 0xFFFF
            registers_before = [accumulator_before]  # –î–ª—è —Å–æ–≤–º–µ—Å—Ç–∏–º–æ—Å—Ç–∏ —Å –∏—Å—Ç–æ—Ä–∏–µ–π
            flags_before = dict(self.processor.flags)
            pc_before = self.processor.program_counter
            ram_before_state = list(self.memory.ram) if self.memory.ram else []  # –°–æ—Ö—Ä–∞–Ω—è–µ–º RAM –î–û –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
            
            # –§–æ—Ä–º–∞—Ç–∏—Ä—É–µ–º –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –î–û –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
            acc_before_str = f"ACC=0x{accumulator_before:04X}({accumulator_before})"
            print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
            print(f"üü¢ –§–ê–ó–ê EXECUTE | PC=0x{pc_before:04X} | –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è: {instruction} | –û–ø–µ—Ä–∞–Ω–¥—ã: {operands}")
            print(f"   {acc_before_str}")
            
            # –í—ã–ø–æ–ª–Ω—è–µ–º –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—é
            try:
                self.execute_instruction(instruction, operands)
                self.processor.cycles += 1
                
                # –ö–†–ò–¢–ò–ß–ù–û: –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä–∞ –∏ RAM –ü–û–°–õ–ï –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
                accumulator_after = int(self.processor.accumulator) & 0xFFFF
                registers_after = [accumulator_after]  # –î–ª—è —Å–æ–≤–º–µ—Å—Ç–∏–º–æ—Å—Ç–∏ —Å –∏—Å—Ç–æ—Ä–∏–µ–π
                flags_after = dict(self.processor.flags)
                pc_after = self.processor.program_counter
                ram_after_state = list(self.memory.ram) if self.memory.ram else []  # –°–æ—Ö—Ä–∞–Ω—è–µ–º RAM –ü–û–°–õ–ï –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
                
                # –§–æ—Ä–º–∞—Ç–∏—Ä—É–µ–º –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –ü–û–°–õ–ï –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
                acc_after_str = f"ACC=0x{accumulator_after:04X}({accumulator_after})"
                
                # –ü—Ä–æ–≤–µ—Ä—è–µ–º, –∏–∑–º–µ–Ω–∏–ª—Å—è –ª–∏ –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä
                accumulator_changed = accumulator_before != accumulator_after
                if accumulator_changed:
                    print(f"   {acc_after_str}")
                    print(f"   ‚ö†Ô∏è –ò–ó–ú–ï–ù–ï–ù: ACC: 0x{accumulator_before:04X} ‚Üí 0x{accumulator_after:04X}")
                else:
                    print(f"   {acc_after_str} (–Ω–µ –∏–∑–º–µ–Ω–∏–ª—Å—è)")
                print(f"   PC: 0x{pc_before:04X} ‚Üí 0x{pc_after:04X}")
                print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
                
                # –û–±–Ω–æ–≤–ª—è–µ–º IR –¥–ª—è —Å–ª–µ–¥—É—é—â–µ–π –∫–æ–º–∞–Ω–¥—ã (–µ—Å–ª–∏ –ø—Ä–æ–≥—Ä–∞–º–º–∞ –Ω–µ –æ—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω–∞)
                if not self.processor.is_halted and pc_after < len(self.compiled_code):
                    next_instruction_line = self.compiled_code[pc_after]
                    next_parts = next_instruction_line.replace(',', ' ').split()
                    next_instruction = next_parts[0] if next_parts else ""
                    self.processor.current_command = next_instruction_line
                    self.processor.instruction_register_asm = next_instruction_line
                    if next_instruction in self.instructions:
                        self.processor.instruction_register = self.instructions[next_instruction]
                    else:
                        self.processor.instruction_register = 0
                
                # –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ –≤ –∏—Å—Ç–æ—Ä–∏—é —Å —Ñ–∞–∑–æ–π execute
                registers_before_final = registers_before if registers_before else [0]
                registers_after_final = registers_after if registers_after else [0]
                
                # ram_before_state –∏ ram_after_state —É–∂–µ —Å–æ—Ö—Ä–∞–Ω–µ–Ω—ã –≤—ã—à–µ
                
                # –ü–æ–ª—É—á–∞–µ–º IR –∏ IR_asm –¥–ª—è execute —Ñ–∞–∑—ã
                ir_value_before = int(self.processor.instruction_register) & 0xFFFF
                ir_asm = str(self.processor.instruction_register_asm) if self.processor.instruction_register_asm else str(instruction_line).strip()
                
                history_entry = {
                    'command': str(instruction_line).strip(),
                    'instruction': str(instruction).strip(),
                    'operands': [str(op).strip() for op in operands] if operands else [],
                    'execution_phase': 'execute',
                    'registers_before': registers_before_final,
                    'registers_after': registers_after_final,
                    'registers': registers_after_final,
                    'ram': ram_after_state.copy(),  # –°–æ—Å—Ç–æ—è–Ω–∏–µ RAM –ø–æ—Å–ª–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
                    'ram_before': ram_before_state.copy(),  # –°–æ—Å—Ç–æ—è–Ω–∏–µ RAM –¥–æ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
                    'ram_after': ram_after_state.copy(),  # –°–æ—Å—Ç–æ—è–Ω–∏–µ RAM –ø–æ—Å–ª–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
                    'flags_before': {
                        'zero': bool(flags_before.get('zero', False)),
                        'carry': bool(flags_before.get('carry', False)),
                        'overflow': bool(flags_before.get('overflow', False)),
                        'negative': bool(flags_before.get('negative', False))
                    },
                    'flags_after': {
                        'zero': bool(flags_after.get('zero', False)),
                        'carry': bool(flags_after.get('carry', False)),
                        'overflow': bool(flags_after.get('overflow', False)),
                        'negative': bool(flags_after.get('negative', False))
                    },
                    'flags': {
                        'zero': bool(flags_after.get('zero', False)),
                        'carry': bool(flags_after.get('carry', False)),
                        'overflow': bool(flags_after.get('overflow', False)),
                        'negative': bool(flags_after.get('negative', False))
                    },
                    'programCounter': int(pc_after),
                    'programCounter_before': int(pc_before),
                    'programCounter_after': int(pc_after),
                    'instruction_register': int(ir_value_before) & 0xFFFF,
                    'instruction_register_asm': ir_asm
                }
                self.memory.history.append(history_entry)
                
                # –°–±—Ä–∞—Å—ã–≤–∞–µ–º –ø—Ä–æ–º–µ–∂—É—Ç–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–ª—è —Å–ª–µ–¥—É—é—â–µ–π –∫–æ–º–∞–Ω–¥—ã
                self._current_instruction_line = None
                self._current_instruction = None
                self._current_operands = None
                
                return not self.processor.is_halted
                
            except Exception as e:
                self.processor.is_halted = True
                self.processor.current_command = f"ERROR: {str(e)}"
                # –°–±—Ä–∞—Å—ã–≤–∞–µ–º –ø—Ä–æ–º–µ–∂—É—Ç–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ
                self._current_instruction_line = None
                self._current_instruction = None
                self._current_operands = None
                return False
    
    def load_program(self, compiled_code: List[str], source_code: str = ""):
        """–ó–∞–≥—Ä—É–∑–∏—Ç—å —Å–∫–æ–º–ø–∏–ª–∏—Ä–æ–≤–∞–Ω–Ω—É—é –ø—Ä–æ–≥—Ä–∞–º–º—É"""
        self.compiled_code = compiled_code
        self.source_code = source_code
        self.processor.program_counter = 0
        self.processor.is_halted = False
        
        # –û—á–∏—â–∞–µ–º –∏—Å—Ç–æ—Ä–∏—é –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è (–≤—Å–µ execution_phase –∏–∑ –ø—Ä–µ–¥—ã–¥—É—â–∏—Ö –∑–∞–ø–∏—Å–µ–π —É–¥–∞–ª—è—é—Ç—Å—è)
        # –ü–æ—Å–ª–µ –æ—á–∏—Å—Ç–∫–∏ –∏—Å—Ç–æ—Ä–∏–∏ execution_phase –±—É–¥–µ—Ç None (—Ç–∞–∫ –∫–∞–∫ –∏—Å—Ç–æ—Ä–∏—è –ø—É—Å—Ç–∞—è)
        self.memory.history = []
        
        # –°–±—Ä–∞—Å—ã–≤–∞–µ–º –ø—Ä–æ–º–µ–∂—É—Ç–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–ª—è —Å–∏—Å—Ç–µ–º—ã —Ñ–∞–∑ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
        # –≠—Ç–æ –≥–∞—Ä–∞–Ω—Ç–∏—Ä—É–µ—Ç, —á—Ç–æ —Å–ª–µ–¥—É—é—â–∏–π –≤—ã–∑–æ–≤ step() –Ω–∞—á–Ω–µ—Ç —Å —Ñ–∞–∑—ã fetch
        self._current_instruction_line = None
        self._current_instruction = None
        self._current_operands = None
        
        # –°–±—Ä–∞—Å—ã–≤–∞–µ–º –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –≤ –Ω–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ
        self.processor.accumulator = 0
        # –°–±—Ä–∞—Å—ã–≤–∞–µ–º —Ñ–ª–∞–≥–∏
        self.processor.flags = {
            "zero": False,
            "carry": False,
            "overflow": False,
            "negative": False
        }
        # –°–±—Ä–∞—Å—ã–≤–∞–µ–º —Å—á–µ—Ç—á–∏–∫ —Ü–∏–∫–ª–æ–≤
        self.processor.cycles = 0
        
        # –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä—É–µ–º IR –ø–µ—Ä–≤–æ–π –∫–æ–º–∞–Ω–¥–æ–π –ø—Ä–æ–≥—Ä–∞–º–º—ã
        if compiled_code and len(compiled_code) > 0:
            first_instruction_line = compiled_code[0]
            first_parts = first_instruction_line.replace(',', ' ').split()
            first_instruction = first_parts[0] if first_parts else ""
            self.processor.current_command = first_instruction_line
            self.processor.instruction_register_asm = first_instruction_line
            if first_instruction in self.instructions:
                self.processor.instruction_register = self.instructions[first_instruction]
            else:
                self.processor.instruction_register = 0
        else:
            self.processor.current_command = ""
            self.processor.instruction_register_asm = ""
            self.processor.instruction_register = 0
    
    def get_state(self) -> Dict[str, Any]:
        """–ü–æ–ª—É—á–∏—Ç—å —Ç–µ–∫—É—â–µ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞"""
        # –ü—Ä–æ–≤–µ—Ä—è–µ–º –ø–∞–º—è—Ç—å –ø–µ—Ä–µ–¥ —Å–µ—Ä–∏–∞–ª–∏–∑–∞—Ü–∏–µ–π (–¥–ª—è –æ—Ç–ª–∞–¥–∫–∏ –∑–∞–¥–∞—á–∏ 1)
        if self.memory.ram and len(self.memory.ram) > 0x0100:
            check_val = self.memory.ram[0x0100]
            if check_val != 0:
                print(f"DEBUG get_state: –ü–∞–º—è—Ç—å —Å–æ–¥–µ—Ä–∂–∏—Ç –¥–∞–Ω–Ω—ã–µ, ram[0x0100]={check_val} (0x{check_val:04X}), size={len(self.memory.ram)}")
        
        # –ö–†–ò–¢–ò–ß–ù–û: –£–±–µ–∂–¥–∞–µ–º—Å—è, —á—Ç–æ –ø–∞–º—è—Ç—å –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞ –ø–µ—Ä–µ–¥ —Å–µ—Ä–∏–∞–ª–∏–∑–∞—Ü–∏–µ–π
        if not self.memory.ram:
            print(f"WARNING get_state: –ü–∞–º—è—Ç—å –Ω–µ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞, —Å–æ–∑–¥–∞–µ–º –ø—É—Å—Ç—É—é –ø–∞–º—è—Ç—å")
            self.memory.ram = [0] * self.memory_size
        
        # –ì–∞—Ä–∞–Ω—Ç–∏—Ä—É–µ–º, —á—Ç–æ –∏—Å—Ç–æ—Ä–∏—è –ø—Ä–∞–≤–∏–ª—å–Ω–æ —Å–µ—Ä–∏–∞–ª–∏–∑—É–µ—Ç—Å—è
        # –ü—Ä–µ–æ–±—Ä–∞–∑—É–µ–º –∫–∞–∂–¥—ã–π —ç–ª–µ–º–µ–Ω—Ç –∏—Å—Ç–æ—Ä–∏–∏, —á—Ç–æ–±—ã —É–±–µ–¥–∏—Ç—å—Å—è, —á—Ç–æ –≤—Å–µ –∑–Ω–∞—á–µ–Ω–∏—è - —ç—Ç–æ –±–∞–∑–æ–≤—ã–µ —Ç–∏–ø—ã Python
        history_serialized = []
        for entry in self.memory.history:
            history_entry = {}
            for key, value in entry.items():
                if key in ['registers_before', 'registers_after', 'registers']:
                    # –ü—Ä–µ–æ–±—Ä–∞–∑—É–µ–º –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –≤ —Å–ø–∏—Å–æ–∫ —Ü–µ–ª—ã—Ö —á–∏—Å–µ–ª (–¥–ª—è —Å–æ–≤–º–µ—Å—Ç–∏–º–æ—Å—Ç–∏)
                    if isinstance(value, list) and len(value) > 0:
                        # –ü—Ä–µ–æ–±—Ä–∞–∑—É–µ–º –∫–∞–∂–¥—ã–π —ç–ª–µ–º–µ–Ω—Ç –≤ int –∏ –æ–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º 16-–±–∏—Ç–Ω—ã–º –¥–∏–∞–ø–∞–∑–æ–Ω–æ–º
                        regs = [int(r) & 0xFFFF for r in value]
                        history_entry[key] = regs
                    else:
                        history_entry[key] = [0]
                elif key in ['flags_before', 'flags_after', 'flags']:
                    # –ü—Ä–µ–æ–±—Ä–∞–∑—É–µ–º —Ñ–ª–∞–≥–∏ –≤ —Å–ª–æ–≤–∞—Ä—å —Å –±—É–ª–µ–≤—ã–º–∏ –∑–Ω–∞—á–µ–Ω–∏—è–º–∏
                    if isinstance(value, dict):
                        history_entry[key] = {
                            'zero': bool(value.get('zero', False)),
                            'carry': bool(value.get('carry', False)),
                            'overflow': bool(value.get('overflow', False)),
                            'negative': bool(value.get('negative', False))
                        }
                    else:
                        history_entry[key] = {'zero': False, 'carry': False, 'overflow': False, 'negative': False}
                elif key == 'execution_phase':
                    # –°–µ—Ä–∏–∞–ª–∏–∑—É–µ–º execution_phase –∫–∞–∫ —Å—Ç—Ä–æ–∫—É
                    print(f"DEBUG get_state: execution_phase serialization: key={key}, value={value} (type={type(value)}), result={value}")
                    history_entry[key] = str(value) if value is not None else None
                else:
                    # –î–ª—è –æ—Å—Ç–∞–ª—å–Ω—ã—Ö –ø–æ–ª–µ–π –ø—Ä–æ—Å—Ç–æ –∫–æ–ø–∏—Ä—É–µ–º –∑–Ω–∞—á–µ–Ω–∏–µ
                    history_entry[key] = value
            history_serialized.append(history_entry)
        
        return {
            "processor": {
                "accumulator": int(self.processor.accumulator) & 0xFFFF,
                "registers": [int(self.processor.accumulator) & 0xFFFF],  # –î–ª—è —Å–æ–≤–º–µ—Å—Ç–∏–º–æ—Å—Ç–∏ —Å frontend
                "program_counter": self.processor.program_counter,
                "instruction_register": self.processor.instruction_register,
                "instruction_register_asm": self.processor.instruction_register_asm,
                "flags": {
                    'zero': bool(self.processor.flags.get('zero', False)),
                    'carry': bool(self.processor.flags.get('carry', False)),
                    'overflow': bool(self.processor.flags.get('overflow', False)),
                    'negative': bool(self.processor.flags.get('negative', False))
                },
                "current_command": self.processor.current_command,
                "is_halted": self.processor.is_halted,
                "cycles": self.processor.cycles
            },
            "memory": {
                # –ö–†–ò–¢–ò–ß–ù–û: –°–æ–∑–¥–∞–µ–º –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫ –¥–ª—è —Å–µ—Ä–∏–∞–ª–∏–∑–∞—Ü–∏–∏, —á—Ç–æ–±—ã Pydantic –≤–∏–¥–µ–ª –∏–∑–º–µ–Ω–µ–Ω–∏—è
                # –£–±–µ–∂–¥–∞–µ–º—Å—è, —á—Ç–æ –ø–∞–º—è—Ç—å –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞
                "ram": [int(r) & 0xFFFF for r in (self.memory.ram if self.memory.ram else [])],  # 16-–±–∏—Ç–Ω—ã–µ –∑–Ω–∞—á–µ–Ω–∏—è
                "history": history_serialized
            },
            "source_code": self.source_code,
            "machine_code": self.compiled_code,
            "current_task": None
        }