<profile>

<section name = "Vitis HLS Report for 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'" level="0">
<item name = "Date">Tue Nov  2 10:41:59 2021
</item>
<item name = "Version">2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)</item>
<item name = "Project">yuv_filter.prj</item>
<item name = "Solution">solution3 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.960 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">40007, 2457607, 0.400 ms, 24.576 ms, 40007, 2457607, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y">40005, 2457605, 7, 1, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 389, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 51, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 250, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8s_9s_17_1_1_U65">mul_8s_9s_17_1_1, 0, 0, 0, 51, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_17s_17_4_1_U67">mac_muladd_8s_8s_17s_17_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_9ns_18s_18_4_1_U68">mac_muladd_8s_9ns_18s_18_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_9s_9ns_8ns_18_4_1_U66">mac_muladd_9s_9ns_8ns_18_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="C_fu_240_p2">+, 0, 0, 14, 9, 6</column>
<column name="add_ln101_1_fu_369_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln102_1_fu_452_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln102_2_fu_466_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln102_fu_472_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln103_1_fu_354_p2">+, 0, 0, 22, 22, 22</column>
<column name="add_ln103_fu_345_p2">+, 0, 0, 22, 22, 22</column>
<column name="add_ln89_fu_225_p2">+, 0, 0, 39, 32, 1</column>
<column name="x_2_fu_308_p2">+, 0, 0, 23, 16, 1</column>
<column name="y_1_fu_294_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln100_fu_553_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln101_fu_384_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln102_fu_488_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln89_fu_219_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln92_fu_272_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln100_fu_583_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln101_fu_416_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln102_fu_520_p2">or, 0, 0, 2, 1, 1</column>
<column name="B_fu_526_p3">select, 0, 0, 8, 1, 8</column>
<column name="G_fu_422_p3">select, 0, 0, 8, 1, 8</column>
<column name="R_fu_589_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln100_fu_575_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln101_fu_408_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln102_fu_512_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln72_1_fu_314_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln72_fu_277_p3">select, 0, 0, 16, 1, 1</column>
<column name="D_fu_246_p2">xor, 0, 0, 9, 8, 9</column>
<column name="E_fu_260_p2">xor, 0, 0, 9, 9, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 32, 64</column>
<column name="in_channels_ch1_blk_n">9, 2, 1, 2</column>
<column name="in_channels_ch2_blk_n">9, 2, 1, 2</column>
<column name="in_channels_ch3_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_128">9, 2, 32, 64</column>
<column name="x_fu_124">9, 2, 16, 32</column>
<column name="y_fu_120">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_reg_719">8, 0, 8, 0</column>
<column name="D_reg_663">8, 0, 8, 0</column>
<column name="E_reg_679">8, 0, 8, 0</column>
<column name="G_reg_714">8, 0, 8, 0</column>
<column name="R_reg_729">8, 0, 8, 0</column>
<column name="V_reg_658">8, 0, 8, 0</column>
<column name="add_ln103_1_reg_704">22, 0, 22, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="icmp_ln92_reg_689">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_128">32, 0, 32, 0</column>
<column name="select_ln72_reg_694">16, 0, 16, 0</column>
<column name="x_fu_124">16, 0, 16, 0</column>
<column name="y_fu_120">16, 0, 16, 0</column>
<column name="zext_ln103_1_reg_724">22, 0, 64, 42</column>
<column name="D_reg_663">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, return value</column>
<column name="in_channels_ch1_dout">in, 8, ap_fifo, in_channels_ch1, pointer</column>
<column name="in_channels_ch1_empty_n">in, 1, ap_fifo, in_channels_ch1, pointer</column>
<column name="in_channels_ch1_read">out, 1, ap_fifo, in_channels_ch1, pointer</column>
<column name="in_channels_ch2_dout">in, 8, ap_fifo, in_channels_ch2, pointer</column>
<column name="in_channels_ch2_empty_n">in, 1, ap_fifo, in_channels_ch2, pointer</column>
<column name="in_channels_ch2_read">out, 1, ap_fifo, in_channels_ch2, pointer</column>
<column name="in_channels_ch3_dout">in, 8, ap_fifo, in_channels_ch3, pointer</column>
<column name="in_channels_ch3_empty_n">in, 1, ap_fifo, in_channels_ch3, pointer</column>
<column name="in_channels_ch3_read">out, 1, ap_fifo, in_channels_ch3, pointer</column>
<column name="bound">in, 32, ap_none, bound, scalar</column>
<column name="height">in, 16, ap_none, height, scalar</column>
<column name="out_channels_ch1_address0">out, 22, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_ce0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_we0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_d0">out, 8, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch2_address0">out, 22, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_ce0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_we0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_d0">out, 8, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch3_address0">out, 22, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_ce0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_we0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_d0">out, 8, ap_memory, out_channels_ch3, array</column>
</table>
</item>
</section>
</profile>
