<<<

[#CM_MVSA01_CHERI,reftext="CM.MVSA01 ({cheri_base32_ext_name})"]
==== CM.MVSA01 ({cheri_base32_ext_name})

Synopsis::
CM.MVSA01: Move argument registers 0 and 1 into two saved registers. 16-bit encoding.


Mnemonic::
`cm.mvsa01 c1s', c2s'`

Encoding::
[wavedrom, , svg]
....
{reg:[
    { bits:  2, name: 0x2,      attr: ['C2'] },
    { bits:  3, name: 'r2s\'',  attr: [] },
    { bits:  2, name: 0x1,      attr: [] },
    { bits:  3, name: 'r1s\'',  attr: [] },
    { bits:  3, name: 0x3,      attr: [] },
    { bits:  3, name: 0x5,      attr: ['FUNCT3'] },
],config:{bits:16}}
....

NOTE: The encoding uses sreg number specifiers instead of xreg number specifiers to save encoding space.
The saved register encoding is shown in xref:saved_register_mapping[xrefstyle=short].

Description::
Atomically move two saved capability registers `{abi_creg}s0-{abi_creg}s7` into `{abi_creg}a0` and `{abi_creg}a1`.

Prerequisites::
{c_cheri_base_ext_names}, Zcmp

Operation::
[source,SAIL,subs="verbatim,quotes"]
--
TBD
--
