Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 23 16:37:49 2024
| Host         : P1-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  14          
TIMING-18  Warning           Missing input or output delay               12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3004)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7749)
5. checking no_input_delay (1)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3004)
---------------------------
 There are 1421 register/latch pins with no clock driven by root clock pin: VGA/pixCounter_reg[1]/Q (HIGH)

 There are 1565 register/latch pins with no clock driven by root clock pin: pixCounter_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: seg_ctrl/clock_250Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7749)
---------------------------------------------------
 There are 7749 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.942        0.000                      0                  119        0.265        0.000                      0                  119        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.942        0.000                      0                  119        0.265        0.000                      0                  119        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_6_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 3.545ns (41.617%)  route 4.973ns (58.383%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.658     5.261    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X1Y28         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_6_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.133 r  VGA/ImageData/MemoryArray_reg_6_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.198    VGA/ImageData/MemoryArray_reg_6_0_n_0
    RAMB36_X1Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.623 r  VGA/ImageData/MemoryArray_reg_7_0/DOADO[0]
                         net (fo=1, routed)           3.022    11.645    VGA/ImageData/MemoryArray_reg_7_0_n_35
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.769 r  VGA/ImageData/MemoryArray_reg_i_16/O
                         net (fo=1, routed)           0.741    12.510    VGA/ImageData/MemoryArray_reg_i_16_n_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I4_O)        0.124    12.634 r  VGA/ImageData/MemoryArray_reg_i_8/O
                         net (fo=1, routed)           1.145    13.779    VGA/ColorPalette/ADDRARDADDR[0]
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    15.142    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.322    
                         clock uncertainty           -0.035    15.286    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.720    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_6_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 3.545ns (42.099%)  route 4.876ns (57.901%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.654     5.257    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_6_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.129 r  VGA/ImageData/MemoryArray_reg_6_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.194    VGA/ImageData/MemoryArray_reg_6_4_n_0
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.619 r  VGA/ImageData/MemoryArray_reg_7_4/DOADO[0]
                         net (fo=1, routed)           3.532    12.151    VGA/ImageData/MemoryArray_reg_7_4_n_35
    SLICE_X68Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.275 r  VGA/ImageData/MemoryArray_reg_i_12/O
                         net (fo=1, routed)           0.300    12.575    VGA/ImageData/MemoryArray_reg_i_12_n_0
    SLICE_X68Y60         LUT5 (Prop_lut5_I4_O)        0.124    12.699 r  VGA/ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           0.979    13.677    VGA/ColorPalette/ADDRARDADDR[4]
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    15.142    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.322    
                         clock uncertainty           -0.035    15.286    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.720    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_8_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 3.421ns (42.054%)  route 4.714ns (57.946%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.837     5.439    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X1Y32         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_8_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.311 r  VGA/ImageData/MemoryArray_reg_8_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.376    VGA/ImageData/MemoryArray_reg_8_1_n_0
    RAMB36_X1Y33         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.801 r  VGA/ImageData/MemoryArray_reg_9_1/DOADO[0]
                         net (fo=1, routed)           3.920    12.722    VGA/ImageData/MemoryArray_reg_9_1_n_35
    SLICE_X62Y45         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  VGA/ImageData/MemoryArray_reg_i_7/O
                         net (fo=1, routed)           0.728    13.574    VGA/ColorPalette/ADDRARDADDR[1]
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    15.142    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.322    
                         clock uncertainty           -0.035    15.286    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.720    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_8_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 3.421ns (42.990%)  route 4.537ns (57.010%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.750     5.353    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X3Y28         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_8_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  VGA/ImageData/MemoryArray_reg_8_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    VGA/ImageData/MemoryArray_reg_8_2_n_0
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 r  VGA/ImageData/MemoryArray_reg_9_2/DOADO[0]
                         net (fo=1, routed)           3.436    12.151    VGA/ImageData/MemoryArray_reg_9_2_n_35
    SLICE_X68Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.275 r  VGA/ImageData/MemoryArray_reg_i_6/O
                         net (fo=1, routed)           1.035    13.310    VGA/ColorPalette/ADDRARDADDR[2]
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    15.142    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.322    
                         clock uncertainty           -0.035    15.286    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.720    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.310    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_8_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.421ns (43.441%)  route 4.454ns (56.559%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.828     5.430    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X1Y35         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_8_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.302 r  VGA/ImageData/MemoryArray_reg_8_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.367    VGA/ImageData/MemoryArray_reg_8_6_n_0
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.792 r  VGA/ImageData/MemoryArray_reg_9_6/DOADO[0]
                         net (fo=1, routed)           3.749    12.541    VGA/ImageData/MemoryArray_reg_9_6_n_35
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.124    12.665 r  VGA/ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           0.640    13.305    VGA/ColorPalette/ADDRARDADDR[6]
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    15.142    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.322    
                         clock uncertainty           -0.035    15.286    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.720    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_8_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 3.421ns (43.731%)  route 4.402ns (56.269%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.842     5.444    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X1Y30         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_8_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.316 r  VGA/ImageData/MemoryArray_reg_8_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.381    VGA/ImageData/MemoryArray_reg_8_3_n_0
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.806 r  VGA/ImageData/MemoryArray_reg_9_3/DOADO[0]
                         net (fo=1, routed)           3.761    12.567    VGA/ImageData/MemoryArray_reg_9_3_n_35
    SLICE_X62Y45         LUT5 (Prop_lut5_I1_O)        0.124    12.691 r  VGA/ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           0.576    13.267    VGA/ColorPalette/ADDRARDADDR[3]
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    15.142    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    15.322    
                         clock uncertainty           -0.035    15.286    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.720    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.267    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_4_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 3.545ns (45.223%)  route 4.294ns (54.777%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.675     5.277    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_4_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.149 r  VGA/ImageData/MemoryArray_reg_4_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.214    VGA/ImageData/MemoryArray_reg_4_5_n_0
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.639 r  VGA/ImageData/MemoryArray_reg_5_5/DOADO[0]
                         net (fo=1, routed)           3.417    12.057    VGA/ImageData/MemoryArray_reg_5_5_n_35
    SLICE_X62Y54         LUT6 (Prop_lut6_I1_O)        0.124    12.181 r  VGA/ImageData/MemoryArray_reg_i_11/O
                         net (fo=1, routed)           0.162    12.343    VGA/ImageData/MemoryArray_reg_i_11_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.124    12.467 r  VGA/ImageData/MemoryArray_reg_i_3/O
                         net (fo=1, routed)           0.650    13.116    VGA/ColorPalette/ADDRARDADDR[5]
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    15.142    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.187    15.329    
                         clock uncertainty           -0.035    15.293    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.727    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.116    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 VGA/ImageData/VGA/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ImageData/MemoryArray_reg_6_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 0.668ns (9.465%)  route 6.390ns (90.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.801     5.404    VGA/ImageData/clock_100_IBUF_BUFG
    SLICE_X50Y37         FDCE                                         r  VGA/ImageData/VGA/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.518     5.922 f  VGA/ImageData/VGA/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           2.128     8.049    VGA/ImageData/VGA/ImageData/MemoryArray_reg_6_0_cooolgate_en_sig_28
    SLICE_X10Y28         LUT5 (Prop_lut5_I4_O)        0.150     8.199 r  VGA/ImageData/MemoryArray_reg_6_4_ENARDEN_cooolgate_en_gate_61_LOPT_REMAP/O
                         net (fo=1, routed)           4.262    12.461    VGA/ImageData/MemoryArray_reg_6_4_ENARDEN_cooolgate_en_sig_33
    RAMB36_X0Y24         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_6_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.535    14.957    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_6_4/CLKARDCLK
                         clock pessimism              0.180    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    14.455    VGA/ImageData/MemoryArray_reg_6_4
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 VGA/ImageData/MemoryArray_reg_2_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 3.545ns (52.153%)  route 3.252ns (47.847%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.847     5.449    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_2_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.321 r  VGA/ImageData/MemoryArray_reg_2_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.386    VGA/ImageData/MemoryArray_reg_2_7_n_0
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.811 r  VGA/ImageData/MemoryArray_reg_3_7/DOADO[0]
                         net (fo=1, routed)           1.615    10.426    VGA/ImageData/MemoryArray_reg_3_7_n_35
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.550 r  VGA/ImageData/MemoryArray_reg_i_9/O
                         net (fo=1, routed)           0.840    11.391    VGA/ImageData/MemoryArray_reg_i_9_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.515 r  VGA/ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           0.732    12.247    VGA/ColorPalette/ADDRARDADDR[7]
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    15.142    VGA/ColorPalette/clock_100_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  VGA/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.267    15.409    
                         clock uncertainty           -0.035    15.374    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.808    VGA/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 VGA/ImageData/VGA/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/ImageData/MemoryArray_reg_6_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.642ns (9.906%)  route 5.839ns (90.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.801     5.404    VGA/ImageData/clock_100_IBUF_BUFG
    SLICE_X50Y37         FDCE                                         r  VGA/ImageData/VGA/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.518     5.922 f  VGA/ImageData/VGA/ImageData/MemoryArray_reg_6_0_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           2.305     8.226    VGA/ImageData/VGA/ImageData/MemoryArray_reg_6_0_cooolgate_en_sig_28
    SLICE_X62Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.350 r  VGA/ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_gate_53_LOPT_REMAP/O
                         net (fo=1, routed)           3.534    11.885    VGA/ImageData/MemoryArray_reg_6_0_ENARDEN_cooolgate_en_sig_29
    RAMB36_X1Y28         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_6_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.537    14.959    VGA/ImageData/clock_100_IBUF_BUFG
    RAMB36_X1Y28         RAMB36E1                                     r  VGA/ImageData/MemoryArray_reg_6_0/CLKARDCLK
                         clock pessimism              0.180    15.139    
                         clock uncertainty           -0.035    15.104    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.661    VGA/ImageData/MemoryArray_reg_6_0
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  2.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_ctrl/clock_250Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/clock_250Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.563     1.482    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X37Y108        FDRE                                         r  seg_ctrl/clock_250Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  seg_ctrl/clock_250Hz_reg/Q
                         net (fo=19, routed)          0.170     1.794    seg_ctrl/clock_250Hz
    SLICE_X37Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  seg_ctrl/clock_250Hz_i_1/O
                         net (fo=1, routed)           0.000     1.839    seg_ctrl/clock_250Hz_i_1_n_0
    SLICE_X37Y108        FDRE                                         r  seg_ctrl/clock_250Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.834     1.999    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X37Y108        FDRE                                         r  seg_ctrl/clock_250Hz_reg/C
                         clock pessimism             -0.516     1.482    
    SLICE_X37Y108        FDRE (Hold_fdre_C_D)         0.091     1.573    seg_ctrl/clock_250Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.483    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y106        FDRE                                         r  seg_ctrl/count_250Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  seg_ctrl/count_250Hz_reg[7]/Q
                         net (fo=2, routed)           0.133     1.757    seg_ctrl/count_250Hz[7]
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.868 r  seg_ctrl/count_250Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.868    seg_ctrl/data0[7]
    SLICE_X36Y106        FDRE                                         r  seg_ctrl/count_250Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.835     2.000    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y106        FDRE                                         r  seg_ctrl/count_250Hz_reg[7]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X36Y106        FDRE (Hold_fdre_C_D)         0.105     1.588    seg_ctrl/count_250Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 pixCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.565     1.484    clock_100_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  pixCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pixCounter_reg[1]/Q
                         net (fo=2, routed)           0.219     1.844    pixCounter_reg_n_0_[1]
    SLICE_X51Y96         LUT3 (Prop_lut3_I1_O)        0.043     1.887 r  pixCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.887    pixCounter[2]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  pixCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.835     2.000    clock_100_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  pixCounter_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.107     1.591    pixCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.483    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y106        FDRE                                         r  seg_ctrl/count_250Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  seg_ctrl/count_250Hz_reg[7]/Q
                         net (fo=2, routed)           0.133     1.757    seg_ctrl/count_250Hz[7]
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.901 r  seg_ctrl/count_250Hz0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.901    seg_ctrl/data0[8]
    SLICE_X36Y106        FDRE                                         r  seg_ctrl/count_250Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.835     2.000    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y106        FDRE                                         r  seg_ctrl/count_250Hz_reg[8]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X36Y106        FDRE (Hold_fdre_C_D)         0.105     1.588    seg_ctrl/count_250Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pixCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.565     1.484    clock_100_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  pixCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pixCounter_reg[1]/Q
                         net (fo=2, routed)           0.219     1.844    pixCounter_reg_n_0_[1]
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    pixCounter[1]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.835     2.000    clock_100_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  pixCounter_reg[1]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092     1.576    pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.565     1.484    clock_100_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  pixCounter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.856    pixCounter_reg_n_0_[0]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.901 r  pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    pixCounter[0]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.835     2.000    clock_100_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  pixCounter_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092     1.576    pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.251ns (57.596%)  route 0.185ns (42.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.483    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  seg_ctrl/count_250Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  seg_ctrl/count_250Hz_reg[2]/Q
                         net (fo=2, routed)           0.185     1.809    seg_ctrl/count_250Hz[2]
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.919 r  seg_ctrl/count_250Hz0_carry/O[1]
                         net (fo=1, routed)           0.000     1.919    seg_ctrl/data0[2]
    SLICE_X36Y105        FDRE                                         r  seg_ctrl/count_250Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.835     2.000    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  seg_ctrl/count_250Hz_reg[2]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)         0.105     1.588    seg_ctrl/count_250Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.251ns (57.596%)  route 0.185ns (42.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.483    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y106        FDRE                                         r  seg_ctrl/count_250Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  seg_ctrl/count_250Hz_reg[6]/Q
                         net (fo=2, routed)           0.185     1.809    seg_ctrl/count_250Hz[6]
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.919 r  seg_ctrl/count_250Hz0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.919    seg_ctrl/data0[6]
    SLICE_X36Y106        FDRE                                         r  seg_ctrl/count_250Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.835     2.000    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y106        FDRE                                         r  seg_ctrl/count_250Hz_reg[6]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X36Y106        FDRE (Hold_fdre_C_D)         0.105     1.588    seg_ctrl/count_250Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.483    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  seg_ctrl/count_250Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  seg_ctrl/count_250Hz_reg[1]/Q
                         net (fo=2, routed)           0.184     1.808    seg_ctrl/count_250Hz[1]
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.923 r  seg_ctrl/count_250Hz0_carry/O[0]
                         net (fo=1, routed)           0.000     1.923    seg_ctrl/data0[1]
    SLICE_X36Y105        FDRE                                         r  seg_ctrl/count_250Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.835     2.000    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  seg_ctrl/count_250Hz_reg[1]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)         0.105     1.588    seg_ctrl/count_250Hz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 seg_ctrl/count_250Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_ctrl/count_250Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.252ns (57.056%)  route 0.190ns (42.944%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.564     1.483    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  seg_ctrl/count_250Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  seg_ctrl/count_250Hz_reg[3]/Q
                         net (fo=2, routed)           0.190     1.814    seg_ctrl/count_250Hz[3]
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.925 r  seg_ctrl/count_250Hz0_carry/O[2]
                         net (fo=1, routed)           0.000     1.925    seg_ctrl/data0[3]
    SLICE_X36Y105        FDRE                                         r  seg_ctrl/count_250Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.835     2.000    seg_ctrl/clock_100_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  seg_ctrl/count_250Hz_reg[3]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)         0.105     1.588    seg_ctrl/count_250Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  VGA/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   VGA/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  VGA/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   VGA/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   VGA/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  VGA/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y12  VGA/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   VGA/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  VGA/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   VGA/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  pixCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y96  VGA/pixCounter_reg[1]/C



