read -sv run_verilog_mid/adder_32b_14_71_0bb3ece55252ea13b259d90223b7523e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_71_0bb3ece55252ea13b259d90223b7523e_yosys.v
