// Seed: 2658540649
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd39
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output uwire id_5;
  output logic [7:0] id_4;
  inout wire _id_3;
  inout tri1 id_2;
  input wire id_1;
  assign id_2 = -1;
  id_9 :
  assert property (@(posedge id_8 or id_2) 1'b0)
  else;
  wire id_10;
  if (1) assign id_5 = id_6 == -1;
  else begin : LABEL_0
    wire  id_11;
    logic id_12 [1 'b0 : id_3];
  end
  wire id_13;
  always begin : LABEL_1
    $signed(86);
    ;
  end
  assign id_4[-1'd0] = 1;
  module_0 modCall_1 (
      id_13,
      id_6,
      id_10,
      id_9
  );
  logic id_14 = id_10;
endmodule
