NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v2.sv","mvau_stream_tb_v2.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v2.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Signals","Signal"],["Testbench","Testbench"]],[[23,0,1,"Testbench","Testbench"],[24,0,3,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[25,0,1,"Signals","Signals"],[26,0,2,"rst_n","rst_n"],[27,0,2,"in_v","in_v"],[28,0,2,"weights","weights"],[29,0,2,"in_wgt","in_wgt"],[30,0,2,"in_mat","in_mat"],[31,0,2,"in_act","in_act"],[32,0,2,"mvau_beh","mvau_beh"],[33,0,2,"out_v","out_v"],[34,0,2,"out","out"],[35,0,2,"out_packed","out_packed"],[36,0,2,"test_count","test_count"],[37,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[38,0,0,"CLK_GEN","CLK_GEN"],[39,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[40,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[41,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"]]);