
mini-projet-442.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016f00  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e6b4  080170d0  080170d0  000180d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025784  08025784  000270fc  2**0
                  CONTENTS
  4 .ARM          00000008  08025784  08025784  00026784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802578c  0802578c  000270fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802578c  0802578c  0002678c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08025790  08025790  00026790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  08025794  00027000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009708  200000fc  08025890  000270fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  20009804  08025890  00027804  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000270fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00034ad8  00000000  00000000  0002712c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000070f3  00000000  00000000  0005bc04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002c68  00000000  00000000  00062cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002269  00000000  00000000  00065960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000a4a0  00000000  00000000  00067bc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00038312  00000000  00000000  00072069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011aaf3  00000000  00000000  000aa37b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c4e6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c6bc  00000000  00000000  001c4eb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001d1570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000fc 	.word	0x200000fc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080170b8 	.word	0x080170b8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000100 	.word	0x20000100
 800020c:	080170b8 	.word	0x080170b8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_uldivmod>:
 8000a8c:	b953      	cbnz	r3, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a8e:	b94a      	cbnz	r2, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a90:	2900      	cmp	r1, #0
 8000a92:	bf08      	it	eq
 8000a94:	2800      	cmpeq	r0, #0
 8000a96:	bf1c      	itt	ne
 8000a98:	f04f 31ff 	movne.w	r1, #4294967295
 8000a9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa0:	f000 b96a 	b.w	8000d78 <__aeabi_idiv0>
 8000aa4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aac:	f000 f806 	bl	8000abc <__udivmoddi4>
 8000ab0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab8:	b004      	add	sp, #16
 8000aba:	4770      	bx	lr

08000abc <__udivmoddi4>:
 8000abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac0:	9d08      	ldr	r5, [sp, #32]
 8000ac2:	460c      	mov	r4, r1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d14e      	bne.n	8000b66 <__udivmoddi4+0xaa>
 8000ac8:	4694      	mov	ip, r2
 8000aca:	458c      	cmp	ip, r1
 8000acc:	4686      	mov	lr, r0
 8000ace:	fab2 f282 	clz	r2, r2
 8000ad2:	d962      	bls.n	8000b9a <__udivmoddi4+0xde>
 8000ad4:	b14a      	cbz	r2, 8000aea <__udivmoddi4+0x2e>
 8000ad6:	f1c2 0320 	rsb	r3, r2, #32
 8000ada:	4091      	lsls	r1, r2
 8000adc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ae0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ae4:	4319      	orrs	r1, r3
 8000ae6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aee:	fa1f f68c 	uxth.w	r6, ip
 8000af2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000af6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000afa:	fb07 1114 	mls	r1, r7, r4, r1
 8000afe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b02:	fb04 f106 	mul.w	r1, r4, r6
 8000b06:	4299      	cmp	r1, r3
 8000b08:	d90a      	bls.n	8000b20 <__udivmoddi4+0x64>
 8000b0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b12:	f080 8112 	bcs.w	8000d3a <__udivmoddi4+0x27e>
 8000b16:	4299      	cmp	r1, r3
 8000b18:	f240 810f 	bls.w	8000d3a <__udivmoddi4+0x27e>
 8000b1c:	3c02      	subs	r4, #2
 8000b1e:	4463      	add	r3, ip
 8000b20:	1a59      	subs	r1, r3, r1
 8000b22:	fa1f f38e 	uxth.w	r3, lr
 8000b26:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b2a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b32:	fb00 f606 	mul.w	r6, r0, r6
 8000b36:	429e      	cmp	r6, r3
 8000b38:	d90a      	bls.n	8000b50 <__udivmoddi4+0x94>
 8000b3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b3e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b42:	f080 80fc 	bcs.w	8000d3e <__udivmoddi4+0x282>
 8000b46:	429e      	cmp	r6, r3
 8000b48:	f240 80f9 	bls.w	8000d3e <__udivmoddi4+0x282>
 8000b4c:	4463      	add	r3, ip
 8000b4e:	3802      	subs	r0, #2
 8000b50:	1b9b      	subs	r3, r3, r6
 8000b52:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b56:	2100      	movs	r1, #0
 8000b58:	b11d      	cbz	r5, 8000b62 <__udivmoddi4+0xa6>
 8000b5a:	40d3      	lsrs	r3, r2
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b66:	428b      	cmp	r3, r1
 8000b68:	d905      	bls.n	8000b76 <__udivmoddi4+0xba>
 8000b6a:	b10d      	cbz	r5, 8000b70 <__udivmoddi4+0xb4>
 8000b6c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b70:	2100      	movs	r1, #0
 8000b72:	4608      	mov	r0, r1
 8000b74:	e7f5      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000b76:	fab3 f183 	clz	r1, r3
 8000b7a:	2900      	cmp	r1, #0
 8000b7c:	d146      	bne.n	8000c0c <__udivmoddi4+0x150>
 8000b7e:	42a3      	cmp	r3, r4
 8000b80:	d302      	bcc.n	8000b88 <__udivmoddi4+0xcc>
 8000b82:	4290      	cmp	r0, r2
 8000b84:	f0c0 80f0 	bcc.w	8000d68 <__udivmoddi4+0x2ac>
 8000b88:	1a86      	subs	r6, r0, r2
 8000b8a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b8e:	2001      	movs	r0, #1
 8000b90:	2d00      	cmp	r5, #0
 8000b92:	d0e6      	beq.n	8000b62 <__udivmoddi4+0xa6>
 8000b94:	e9c5 6300 	strd	r6, r3, [r5]
 8000b98:	e7e3      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	f040 8090 	bne.w	8000cc0 <__udivmoddi4+0x204>
 8000ba0:	eba1 040c 	sub.w	r4, r1, ip
 8000ba4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ba8:	fa1f f78c 	uxth.w	r7, ip
 8000bac:	2101      	movs	r1, #1
 8000bae:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bb6:	fb08 4416 	mls	r4, r8, r6, r4
 8000bba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bbe:	fb07 f006 	mul.w	r0, r7, r6
 8000bc2:	4298      	cmp	r0, r3
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x11c>
 8000bc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bca:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x11a>
 8000bd0:	4298      	cmp	r0, r3
 8000bd2:	f200 80cd 	bhi.w	8000d70 <__udivmoddi4+0x2b4>
 8000bd6:	4626      	mov	r6, r4
 8000bd8:	1a1c      	subs	r4, r3, r0
 8000bda:	fa1f f38e 	uxth.w	r3, lr
 8000bde:	fbb4 f0f8 	udiv	r0, r4, r8
 8000be2:	fb08 4410 	mls	r4, r8, r0, r4
 8000be6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bea:	fb00 f707 	mul.w	r7, r0, r7
 8000bee:	429f      	cmp	r7, r3
 8000bf0:	d908      	bls.n	8000c04 <__udivmoddi4+0x148>
 8000bf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bfa:	d202      	bcs.n	8000c02 <__udivmoddi4+0x146>
 8000bfc:	429f      	cmp	r7, r3
 8000bfe:	f200 80b0 	bhi.w	8000d62 <__udivmoddi4+0x2a6>
 8000c02:	4620      	mov	r0, r4
 8000c04:	1bdb      	subs	r3, r3, r7
 8000c06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c0a:	e7a5      	b.n	8000b58 <__udivmoddi4+0x9c>
 8000c0c:	f1c1 0620 	rsb	r6, r1, #32
 8000c10:	408b      	lsls	r3, r1
 8000c12:	fa22 f706 	lsr.w	r7, r2, r6
 8000c16:	431f      	orrs	r7, r3
 8000c18:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c1c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c20:	ea43 030c 	orr.w	r3, r3, ip
 8000c24:	40f4      	lsrs	r4, r6
 8000c26:	fa00 f801 	lsl.w	r8, r0, r1
 8000c2a:	0c38      	lsrs	r0, r7, #16
 8000c2c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c30:	fbb4 fef0 	udiv	lr, r4, r0
 8000c34:	fa1f fc87 	uxth.w	ip, r7
 8000c38:	fb00 441e 	mls	r4, r0, lr, r4
 8000c3c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c40:	fb0e f90c 	mul.w	r9, lr, ip
 8000c44:	45a1      	cmp	r9, r4
 8000c46:	fa02 f201 	lsl.w	r2, r2, r1
 8000c4a:	d90a      	bls.n	8000c62 <__udivmoddi4+0x1a6>
 8000c4c:	193c      	adds	r4, r7, r4
 8000c4e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c52:	f080 8084 	bcs.w	8000d5e <__udivmoddi4+0x2a2>
 8000c56:	45a1      	cmp	r9, r4
 8000c58:	f240 8081 	bls.w	8000d5e <__udivmoddi4+0x2a2>
 8000c5c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c60:	443c      	add	r4, r7
 8000c62:	eba4 0409 	sub.w	r4, r4, r9
 8000c66:	fa1f f983 	uxth.w	r9, r3
 8000c6a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c6e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c72:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c76:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c7a:	45a4      	cmp	ip, r4
 8000c7c:	d907      	bls.n	8000c8e <__udivmoddi4+0x1d2>
 8000c7e:	193c      	adds	r4, r7, r4
 8000c80:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c84:	d267      	bcs.n	8000d56 <__udivmoddi4+0x29a>
 8000c86:	45a4      	cmp	ip, r4
 8000c88:	d965      	bls.n	8000d56 <__udivmoddi4+0x29a>
 8000c8a:	3b02      	subs	r3, #2
 8000c8c:	443c      	add	r4, r7
 8000c8e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c92:	fba0 9302 	umull	r9, r3, r0, r2
 8000c96:	eba4 040c 	sub.w	r4, r4, ip
 8000c9a:	429c      	cmp	r4, r3
 8000c9c:	46ce      	mov	lr, r9
 8000c9e:	469c      	mov	ip, r3
 8000ca0:	d351      	bcc.n	8000d46 <__udivmoddi4+0x28a>
 8000ca2:	d04e      	beq.n	8000d42 <__udivmoddi4+0x286>
 8000ca4:	b155      	cbz	r5, 8000cbc <__udivmoddi4+0x200>
 8000ca6:	ebb8 030e 	subs.w	r3, r8, lr
 8000caa:	eb64 040c 	sbc.w	r4, r4, ip
 8000cae:	fa04 f606 	lsl.w	r6, r4, r6
 8000cb2:	40cb      	lsrs	r3, r1
 8000cb4:	431e      	orrs	r6, r3
 8000cb6:	40cc      	lsrs	r4, r1
 8000cb8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	e750      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000cc0:	f1c2 0320 	rsb	r3, r2, #32
 8000cc4:	fa20 f103 	lsr.w	r1, r0, r3
 8000cc8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ccc:	fa24 f303 	lsr.w	r3, r4, r3
 8000cd0:	4094      	lsls	r4, r2
 8000cd2:	430c      	orrs	r4, r1
 8000cd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cdc:	fa1f f78c 	uxth.w	r7, ip
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3110 	mls	r1, r8, r0, r3
 8000ce8:	0c23      	lsrs	r3, r4, #16
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f107 	mul.w	r1, r0, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d908      	bls.n	8000d08 <__udivmoddi4+0x24c>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cfe:	d22c      	bcs.n	8000d5a <__udivmoddi4+0x29e>
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d92a      	bls.n	8000d5a <__udivmoddi4+0x29e>
 8000d04:	3802      	subs	r0, #2
 8000d06:	4463      	add	r3, ip
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d10:	fb08 3311 	mls	r3, r8, r1, r3
 8000d14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d18:	fb01 f307 	mul.w	r3, r1, r7
 8000d1c:	42a3      	cmp	r3, r4
 8000d1e:	d908      	bls.n	8000d32 <__udivmoddi4+0x276>
 8000d20:	eb1c 0404 	adds.w	r4, ip, r4
 8000d24:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d28:	d213      	bcs.n	8000d52 <__udivmoddi4+0x296>
 8000d2a:	42a3      	cmp	r3, r4
 8000d2c:	d911      	bls.n	8000d52 <__udivmoddi4+0x296>
 8000d2e:	3902      	subs	r1, #2
 8000d30:	4464      	add	r4, ip
 8000d32:	1ae4      	subs	r4, r4, r3
 8000d34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d38:	e739      	b.n	8000bae <__udivmoddi4+0xf2>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	e6f0      	b.n	8000b20 <__udivmoddi4+0x64>
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e706      	b.n	8000b50 <__udivmoddi4+0x94>
 8000d42:	45c8      	cmp	r8, r9
 8000d44:	d2ae      	bcs.n	8000ca4 <__udivmoddi4+0x1e8>
 8000d46:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d4a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d4e:	3801      	subs	r0, #1
 8000d50:	e7a8      	b.n	8000ca4 <__udivmoddi4+0x1e8>
 8000d52:	4631      	mov	r1, r6
 8000d54:	e7ed      	b.n	8000d32 <__udivmoddi4+0x276>
 8000d56:	4603      	mov	r3, r0
 8000d58:	e799      	b.n	8000c8e <__udivmoddi4+0x1d2>
 8000d5a:	4630      	mov	r0, r6
 8000d5c:	e7d4      	b.n	8000d08 <__udivmoddi4+0x24c>
 8000d5e:	46d6      	mov	lr, sl
 8000d60:	e77f      	b.n	8000c62 <__udivmoddi4+0x1a6>
 8000d62:	4463      	add	r3, ip
 8000d64:	3802      	subs	r0, #2
 8000d66:	e74d      	b.n	8000c04 <__udivmoddi4+0x148>
 8000d68:	4606      	mov	r6, r0
 8000d6a:	4623      	mov	r3, r4
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	e70f      	b.n	8000b90 <__udivmoddi4+0xd4>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	4463      	add	r3, ip
 8000d74:	e730      	b.n	8000bd8 <__udivmoddi4+0x11c>
 8000d76:	bf00      	nop

08000d78 <__aeabi_idiv0>:
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3301      	adds	r3, #1
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8000d8c:	89fb      	ldrh	r3, [r7, #14]
 8000d8e:	021b      	lsls	r3, r3, #8
 8000d90:	b21a      	sxth	r2, r3
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	b21b      	sxth	r3, r3
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	b21b      	sxth	r3, r3
 8000d9c:	81fb      	strh	r3, [r7, #14]
	return rv;
 8000d9e:	89fb      	ldrh	r3, [r7, #14]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3714      	adds	r7, #20
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr

08000dac <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	3303      	adds	r3, #3
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	021b      	lsls	r3, r3, #8
 8000dc0:	687a      	ldr	r2, [r7, #4]
 8000dc2:	3202      	adds	r2, #2
 8000dc4:	7812      	ldrb	r2, [r2, #0]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	021b      	lsls	r3, r3, #8
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	3201      	adds	r2, #1
 8000dd2:	7812      	ldrb	r2, [r2, #0]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	021b      	lsls	r3, r3, #8
 8000ddc:	687a      	ldr	r2, [r7, #4]
 8000dde:	7812      	ldrb	r2, [r2, #0]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	60fb      	str	r3, [r7, #12]
	return rv;
 8000de4:	68fb      	ldr	r3, [r7, #12]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr

08000df2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8000df2:	b480      	push	{r7}
 8000df4:	b083      	sub	sp, #12
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	1c5a      	adds	r2, r3, #1
 8000e02:	607a      	str	r2, [r7, #4]
 8000e04:	887a      	ldrh	r2, [r7, #2]
 8000e06:	b2d2      	uxtb	r2, r2
 8000e08:	701a      	strb	r2, [r3, #0]
 8000e0a:	887b      	ldrh	r3, [r7, #2]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	1c5a      	adds	r2, r3, #1
 8000e14:	607a      	str	r2, [r7, #4]
 8000e16:	887a      	ldrh	r2, [r7, #2]
 8000e18:	b2d2      	uxtb	r2, r2
 8000e1a:	701a      	strb	r2, [r3, #0]
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	1c5a      	adds	r2, r3, #1
 8000e36:	607a      	str	r2, [r7, #4]
 8000e38:	683a      	ldr	r2, [r7, #0]
 8000e3a:	b2d2      	uxtb	r2, r2
 8000e3c:	701a      	strb	r2, [r3, #0]
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	0a1b      	lsrs	r3, r3, #8
 8000e42:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	1c5a      	adds	r2, r3, #1
 8000e48:	607a      	str	r2, [r7, #4]
 8000e4a:	683a      	ldr	r2, [r7, #0]
 8000e4c:	b2d2      	uxtb	r2, r2
 8000e4e:	701a      	strb	r2, [r3, #0]
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	0a1b      	lsrs	r3, r3, #8
 8000e54:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	1c5a      	adds	r2, r3, #1
 8000e5a:	607a      	str	r2, [r7, #4]
 8000e5c:	683a      	ldr	r2, [r7, #0]
 8000e5e:	b2d2      	uxtb	r2, r2
 8000e60:	701a      	strb	r2, [r3, #0]
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	0a1b      	lsrs	r3, r3, #8
 8000e66:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	1c5a      	adds	r2, r3, #1
 8000e6c:	607a      	str	r2, [r7, #4]
 8000e6e:	683a      	ldr	r2, [r7, #0]
 8000e70:	b2d2      	uxtb	r2, r2
 8000e72:	701a      	strb	r2, [r3, #0]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr

08000e80 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8000e80:	b480      	push	{r7}
 8000e82:	b087      	sub	sp, #28
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	60f8      	str	r0, [r7, #12]
 8000e88:	60b9      	str	r1, [r7, #8]
 8000e8a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d00d      	beq.n	8000eb6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	1c53      	adds	r3, r2, #1
 8000e9e:	613b      	str	r3, [r7, #16]
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	1c59      	adds	r1, r3, #1
 8000ea4:	6179      	str	r1, [r7, #20]
 8000ea6:	7812      	ldrb	r2, [r2, #0]
 8000ea8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	3b01      	subs	r3, #1
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d1f1      	bne.n	8000e9a <mem_cpy+0x1a>
	}
}
 8000eb6:	bf00      	nop
 8000eb8:	371c      	adds	r7, #28
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8000ec2:	b480      	push	{r7}
 8000ec4:	b087      	sub	sp, #28
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	60f8      	str	r0, [r7, #12]
 8000eca:	60b9      	str	r1, [r7, #8]
 8000ecc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	1c5a      	adds	r2, r3, #1
 8000ed6:	617a      	str	r2, [r7, #20]
 8000ed8:	68ba      	ldr	r2, [r7, #8]
 8000eda:	b2d2      	uxtb	r2, r2
 8000edc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	3b01      	subs	r3, #1
 8000ee2:	607b      	str	r3, [r7, #4]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d1f3      	bne.n	8000ed2 <mem_set+0x10>
}
 8000eea:	bf00      	nop
 8000eec:	bf00      	nop
 8000eee:	371c      	adds	r7, #28
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8000ef8:	b480      	push	{r7}
 8000efa:	b089      	sub	sp, #36	@ 0x24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	61fb      	str	r3, [r7, #28]
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	1c5a      	adds	r2, r3, #1
 8000f14:	61fa      	str	r2, [r7, #28]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	4619      	mov	r1, r3
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	1c5a      	adds	r2, r3, #1
 8000f1e:	61ba      	str	r2, [r7, #24]
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	1acb      	subs	r3, r1, r3
 8000f24:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	607b      	str	r3, [r7, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d002      	beq.n	8000f38 <mem_cmp+0x40>
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d0eb      	beq.n	8000f10 <mem_cmp+0x18>

	return r;
 8000f38:	697b      	ldr	r3, [r7, #20]
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3724      	adds	r7, #36	@ 0x24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8000f46:	b480      	push	{r7}
 8000f48:	b083      	sub	sp, #12
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
 8000f4e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8000f50:	e002      	b.n	8000f58 <chk_chr+0x12>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	3301      	adds	r3, #1
 8000f56:	607b      	str	r3, [r7, #4]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d005      	beq.n	8000f6c <chk_chr+0x26>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	461a      	mov	r2, r3
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d1f2      	bne.n	8000f52 <chk_chr+0xc>
	return *str;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	781b      	ldrb	r3, [r3, #0]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr

08000f7c <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d009      	beq.n	8000f9e <lock_fs+0x22>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f011 fcd1 	bl	8012936 <ff_req_grant>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <lock_fs+0x22>
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e000      	b.n	8000fa0 <lock_fs+0x24>
 8000f9e:	2300      	movs	r3, #0
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d00d      	beq.n	8000fd6 <unlock_fs+0x2e>
 8000fba:	78fb      	ldrb	r3, [r7, #3]
 8000fbc:	2b0c      	cmp	r3, #12
 8000fbe:	d00a      	beq.n	8000fd6 <unlock_fs+0x2e>
 8000fc0:	78fb      	ldrb	r3, [r7, #3]
 8000fc2:	2b0b      	cmp	r3, #11
 8000fc4:	d007      	beq.n	8000fd6 <unlock_fs+0x2e>
 8000fc6:	78fb      	ldrb	r3, [r7, #3]
 8000fc8:	2b0f      	cmp	r3, #15
 8000fca:	d004      	beq.n	8000fd6 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f011 fcc5 	bl	8012960 <ff_rel_grant>
	}
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8000fea:	2300      	movs	r3, #0
 8000fec:	60bb      	str	r3, [r7, #8]
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	e029      	b.n	8001048 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8000ff4:	4a27      	ldr	r2, [pc, #156]	@ (8001094 <chk_lock+0xb4>)
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	011b      	lsls	r3, r3, #4
 8000ffa:	4413      	add	r3, r2
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d01d      	beq.n	800103e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8001002:	4a24      	ldr	r2, [pc, #144]	@ (8001094 <chk_lock+0xb4>)
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	011b      	lsls	r3, r3, #4
 8001008:	4413      	add	r3, r2
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	429a      	cmp	r2, r3
 8001012:	d116      	bne.n	8001042 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8001014:	4a1f      	ldr	r2, [pc, #124]	@ (8001094 <chk_lock+0xb4>)
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	011b      	lsls	r3, r3, #4
 800101a:	4413      	add	r3, r2
 800101c:	3304      	adds	r3, #4
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8001024:	429a      	cmp	r2, r3
 8001026:	d10c      	bne.n	8001042 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8001028:	4a1a      	ldr	r2, [pc, #104]	@ (8001094 <chk_lock+0xb4>)
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	011b      	lsls	r3, r3, #4
 800102e:	4413      	add	r3, r2
 8001030:	3308      	adds	r3, #8
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8001038:	429a      	cmp	r2, r3
 800103a:	d102      	bne.n	8001042 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800103c:	e007      	b.n	800104e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800103e:	2301      	movs	r3, #1
 8001040:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	3301      	adds	r3, #1
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d9d2      	bls.n	8000ff4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2b02      	cmp	r3, #2
 8001052:	d109      	bne.n	8001068 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d102      	bne.n	8001060 <chk_lock+0x80>
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	2b02      	cmp	r3, #2
 800105e:	d101      	bne.n	8001064 <chk_lock+0x84>
 8001060:	2300      	movs	r3, #0
 8001062:	e010      	b.n	8001086 <chk_lock+0xa6>
 8001064:	2312      	movs	r3, #18
 8001066:	e00e      	b.n	8001086 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d108      	bne.n	8001080 <chk_lock+0xa0>
 800106e:	4a09      	ldr	r2, [pc, #36]	@ (8001094 <chk_lock+0xb4>)
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	011b      	lsls	r3, r3, #4
 8001074:	4413      	add	r3, r2
 8001076:	330c      	adds	r3, #12
 8001078:	881b      	ldrh	r3, [r3, #0]
 800107a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800107e:	d101      	bne.n	8001084 <chk_lock+0xa4>
 8001080:	2310      	movs	r3, #16
 8001082:	e000      	b.n	8001086 <chk_lock+0xa6>
 8001084:	2300      	movs	r3, #0
}
 8001086:	4618      	mov	r0, r3
 8001088:	3714      	adds	r7, #20
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	20000120 	.word	0x20000120

08001098 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800109e:	2300      	movs	r3, #0
 80010a0:	607b      	str	r3, [r7, #4]
 80010a2:	e002      	b.n	80010aa <enq_lock+0x12>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3301      	adds	r3, #1
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d806      	bhi.n	80010be <enq_lock+0x26>
 80010b0:	4a09      	ldr	r2, [pc, #36]	@ (80010d8 <enq_lock+0x40>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	011b      	lsls	r3, r3, #4
 80010b6:	4413      	add	r3, r2
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d1f2      	bne.n	80010a4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	bf14      	ite	ne
 80010c4:	2301      	movne	r3, #1
 80010c6:	2300      	moveq	r3, #0
 80010c8:	b2db      	uxtb	r3, r3
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	20000120 	.word	0x20000120

080010dc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	e01f      	b.n	800112c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80010ec:	4a41      	ldr	r2, [pc, #260]	@ (80011f4 <inc_lock+0x118>)
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	011b      	lsls	r3, r3, #4
 80010f2:	4413      	add	r3, r2
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d113      	bne.n	8001126 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80010fe:	4a3d      	ldr	r2, [pc, #244]	@ (80011f4 <inc_lock+0x118>)
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	011b      	lsls	r3, r3, #4
 8001104:	4413      	add	r3, r2
 8001106:	3304      	adds	r3, #4
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800110e:	429a      	cmp	r2, r3
 8001110:	d109      	bne.n	8001126 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8001112:	4a38      	ldr	r2, [pc, #224]	@ (80011f4 <inc_lock+0x118>)
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	011b      	lsls	r3, r3, #4
 8001118:	4413      	add	r3, r2
 800111a:	3308      	adds	r3, #8
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8001122:	429a      	cmp	r2, r3
 8001124:	d006      	beq.n	8001134 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	3301      	adds	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2b01      	cmp	r3, #1
 8001130:	d9dc      	bls.n	80010ec <inc_lock+0x10>
 8001132:	e000      	b.n	8001136 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8001134:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	2b02      	cmp	r3, #2
 800113a:	d132      	bne.n	80011a2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	e002      	b.n	8001148 <inc_lock+0x6c>
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	3301      	adds	r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d806      	bhi.n	800115c <inc_lock+0x80>
 800114e:	4a29      	ldr	r2, [pc, #164]	@ (80011f4 <inc_lock+0x118>)
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	011b      	lsls	r3, r3, #4
 8001154:	4413      	add	r3, r2
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1f2      	bne.n	8001142 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	2b02      	cmp	r3, #2
 8001160:	d101      	bne.n	8001166 <inc_lock+0x8a>
 8001162:	2300      	movs	r3, #0
 8001164:	e040      	b.n	80011e8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	4922      	ldr	r1, [pc, #136]	@ (80011f4 <inc_lock+0x118>)
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	011b      	lsls	r3, r3, #4
 8001170:	440b      	add	r3, r1
 8001172:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689a      	ldr	r2, [r3, #8]
 8001178:	491e      	ldr	r1, [pc, #120]	@ (80011f4 <inc_lock+0x118>)
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	011b      	lsls	r3, r3, #4
 800117e:	440b      	add	r3, r1
 8001180:	3304      	adds	r3, #4
 8001182:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	695a      	ldr	r2, [r3, #20]
 8001188:	491a      	ldr	r1, [pc, #104]	@ (80011f4 <inc_lock+0x118>)
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	011b      	lsls	r3, r3, #4
 800118e:	440b      	add	r3, r1
 8001190:	3308      	adds	r3, #8
 8001192:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8001194:	4a17      	ldr	r2, [pc, #92]	@ (80011f4 <inc_lock+0x118>)
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	011b      	lsls	r3, r3, #4
 800119a:	4413      	add	r3, r2
 800119c:	330c      	adds	r3, #12
 800119e:	2200      	movs	r2, #0
 80011a0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d009      	beq.n	80011bc <inc_lock+0xe0>
 80011a8:	4a12      	ldr	r2, [pc, #72]	@ (80011f4 <inc_lock+0x118>)
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	011b      	lsls	r3, r3, #4
 80011ae:	4413      	add	r3, r2
 80011b0:	330c      	adds	r3, #12
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <inc_lock+0xe0>
 80011b8:	2300      	movs	r3, #0
 80011ba:	e015      	b.n	80011e8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d108      	bne.n	80011d4 <inc_lock+0xf8>
 80011c2:	4a0c      	ldr	r2, [pc, #48]	@ (80011f4 <inc_lock+0x118>)
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	011b      	lsls	r3, r3, #4
 80011c8:	4413      	add	r3, r2
 80011ca:	330c      	adds	r3, #12
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	3301      	adds	r3, #1
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	e001      	b.n	80011d8 <inc_lock+0xfc>
 80011d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011d8:	4906      	ldr	r1, [pc, #24]	@ (80011f4 <inc_lock+0x118>)
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	011b      	lsls	r3, r3, #4
 80011de:	440b      	add	r3, r1
 80011e0:	330c      	adds	r3, #12
 80011e2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	3301      	adds	r3, #1
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	20000120 	.word	0x20000120

080011f8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	3b01      	subs	r3, #1
 8001204:	607b      	str	r3, [r7, #4]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d825      	bhi.n	8001258 <dec_lock+0x60>
		n = Files[i].ctr;
 800120c:	4a17      	ldr	r2, [pc, #92]	@ (800126c <dec_lock+0x74>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	011b      	lsls	r3, r3, #4
 8001212:	4413      	add	r3, r2
 8001214:	330c      	adds	r3, #12
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800121a:	89fb      	ldrh	r3, [r7, #14]
 800121c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001220:	d101      	bne.n	8001226 <dec_lock+0x2e>
 8001222:	2300      	movs	r3, #0
 8001224:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8001226:	89fb      	ldrh	r3, [r7, #14]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d002      	beq.n	8001232 <dec_lock+0x3a>
 800122c:	89fb      	ldrh	r3, [r7, #14]
 800122e:	3b01      	subs	r3, #1
 8001230:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8001232:	4a0e      	ldr	r2, [pc, #56]	@ (800126c <dec_lock+0x74>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	011b      	lsls	r3, r3, #4
 8001238:	4413      	add	r3, r2
 800123a:	330c      	adds	r3, #12
 800123c:	89fa      	ldrh	r2, [r7, #14]
 800123e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8001240:	89fb      	ldrh	r3, [r7, #14]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d105      	bne.n	8001252 <dec_lock+0x5a>
 8001246:	4a09      	ldr	r2, [pc, #36]	@ (800126c <dec_lock+0x74>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	011b      	lsls	r3, r3, #4
 800124c:	4413      	add	r3, r2
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8001252:	2300      	movs	r3, #0
 8001254:	737b      	strb	r3, [r7, #13]
 8001256:	e001      	b.n	800125c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8001258:	2302      	movs	r3, #2
 800125a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800125c:	7b7b      	ldrb	r3, [r7, #13]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3714      	adds	r7, #20
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	20000120 	.word	0x20000120

08001270 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8001278:	2300      	movs	r3, #0
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	e010      	b.n	80012a0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800127e:	4a0d      	ldr	r2, [pc, #52]	@ (80012b4 <clear_lock+0x44>)
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	011b      	lsls	r3, r3, #4
 8001284:	4413      	add	r3, r2
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	429a      	cmp	r2, r3
 800128c:	d105      	bne.n	800129a <clear_lock+0x2a>
 800128e:	4a09      	ldr	r2, [pc, #36]	@ (80012b4 <clear_lock+0x44>)
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	011b      	lsls	r3, r3, #4
 8001294:	4413      	add	r3, r2
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	3301      	adds	r3, #1
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d9eb      	bls.n	800127e <clear_lock+0xe>
	}
}
 80012a6:	bf00      	nop
 80012a8:	bf00      	nop
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	20000120 	.word	0x20000120

080012b8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80012c0:	2300      	movs	r3, #0
 80012c2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	78db      	ldrb	r3, [r3, #3]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d034      	beq.n	8001336 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	7858      	ldrb	r0, [r3, #1]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80012dc:	2301      	movs	r3, #1
 80012de:	697a      	ldr	r2, [r7, #20]
 80012e0:	f011 fa64 	bl	80127ac <disk_write>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d002      	beq.n	80012f0 <sync_window+0x38>
			res = FR_DISK_ERR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	73fb      	strb	r3, [r7, #15]
 80012ee:	e022      	b.n	8001336 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2200      	movs	r2, #0
 80012f4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012fa:	697a      	ldr	r2, [r7, #20]
 80012fc:	1ad2      	subs	r2, r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	69db      	ldr	r3, [r3, #28]
 8001302:	429a      	cmp	r2, r3
 8001304:	d217      	bcs.n	8001336 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	789b      	ldrb	r3, [r3, #2]
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	e010      	b.n	8001330 <sync_window+0x78>
					wsect += fs->fsize;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	69db      	ldr	r3, [r3, #28]
 8001312:	697a      	ldr	r2, [r7, #20]
 8001314:	4413      	add	r3, r2
 8001316:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	7858      	ldrb	r0, [r3, #1]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8001322:	2301      	movs	r3, #1
 8001324:	697a      	ldr	r2, [r7, #20]
 8001326:	f011 fa41 	bl	80127ac <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	3b01      	subs	r3, #1
 800132e:	613b      	str	r3, [r7, #16]
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d8eb      	bhi.n	800130e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8001336:	7bfb      	ldrb	r3, [r7, #15]
}
 8001338:	4618      	mov	r0, r3
 800133a:	3718      	adds	r7, #24
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800134a:	2300      	movs	r3, #0
 800134c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	683a      	ldr	r2, [r7, #0]
 8001354:	429a      	cmp	r2, r3
 8001356:	d01b      	beq.n	8001390 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f7ff ffad 	bl	80012b8 <sync_window>
 800135e:	4603      	mov	r3, r0
 8001360:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8001362:	7bfb      	ldrb	r3, [r7, #15]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d113      	bne.n	8001390 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	7858      	ldrb	r0, [r3, #1]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8001372:	2301      	movs	r3, #1
 8001374:	683a      	ldr	r2, [r7, #0]
 8001376:	f011 f9f9 	bl	801276c <disk_read>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d004      	beq.n	800138a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8001380:	f04f 33ff 	mov.w	r3, #4294967295
 8001384:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8001386:	2301      	movs	r3, #1
 8001388:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	683a      	ldr	r2, [r7, #0]
 800138e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8001390:	7bfb      	ldrb	r3, [r7, #15]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff ff87 	bl	80012b8 <sync_window>
 80013aa:	4603      	mov	r3, r0
 80013ac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d158      	bne.n	8001466 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b03      	cmp	r3, #3
 80013ba:	d148      	bne.n	800144e <sync_fs+0xb2>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	791b      	ldrb	r3, [r3, #4]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d144      	bne.n	800144e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3334      	adds	r3, #52	@ 0x34
 80013c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013cc:	2100      	movs	r1, #0
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fd77 	bl	8000ec2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	3334      	adds	r3, #52	@ 0x34
 80013d8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80013dc:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fd06 	bl	8000df2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	3334      	adds	r3, #52	@ 0x34
 80013ea:	4921      	ldr	r1, [pc, #132]	@ (8001470 <sync_fs+0xd4>)
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff fd1b 	bl	8000e28 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	3334      	adds	r3, #52	@ 0x34
 80013f6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80013fa:	491e      	ldr	r1, [pc, #120]	@ (8001474 <sync_fs+0xd8>)
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff fd13 	bl	8000e28 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	3334      	adds	r3, #52	@ 0x34
 8001406:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	4619      	mov	r1, r3
 8001410:	4610      	mov	r0, r2
 8001412:	f7ff fd09 	bl	8000e28 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	3334      	adds	r3, #52	@ 0x34
 800141a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	691b      	ldr	r3, [r3, #16]
 8001422:	4619      	mov	r1, r3
 8001424:	4610      	mov	r0, r2
 8001426:	f7ff fcff 	bl	8000e28 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	1c5a      	adds	r2, r3, #1
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	7858      	ldrb	r0, [r3, #1]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001442:	2301      	movs	r3, #1
 8001444:	f011 f9b2 	bl	80127ac <disk_write>
			fs->fsi_flag = 0;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	785b      	ldrb	r3, [r3, #1]
 8001452:	2200      	movs	r2, #0
 8001454:	2100      	movs	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f011 f9c8 	bl	80127ec <disk_ioctl>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <sync_fs+0xca>
 8001462:	2301      	movs	r3, #1
 8001464:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8001466:	7bfb      	ldrb	r3, [r7, #15]
}
 8001468:	4618      	mov	r0, r3
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	41615252 	.word	0x41615252
 8001474:	61417272 	.word	0x61417272

08001478 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	3b02      	subs	r3, #2
 8001486:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	3b02      	subs	r3, #2
 800148e:	683a      	ldr	r2, [r7, #0]
 8001490:	429a      	cmp	r2, r3
 8001492:	d301      	bcc.n	8001498 <clust2sect+0x20>
 8001494:	2300      	movs	r3, #0
 8001496:	e008      	b.n	80014aa <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	895b      	ldrh	r3, [r3, #10]
 800149c:	461a      	mov	r2, r3
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	fb03 f202 	mul.w	r2, r3, r2
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014a8:	4413      	add	r3, r2
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b086      	sub	sp, #24
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
 80014be:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d904      	bls.n	80014d6 <get_fat+0x20>
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	683a      	ldr	r2, [r7, #0]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d302      	bcc.n	80014dc <get_fat+0x26>
		val = 1;	/* Internal error */
 80014d6:	2301      	movs	r3, #1
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	e08e      	b.n	80015fa <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80014dc:	f04f 33ff 	mov.w	r3, #4294967295
 80014e0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b03      	cmp	r3, #3
 80014e8:	d061      	beq.n	80015ae <get_fat+0xf8>
 80014ea:	2b03      	cmp	r3, #3
 80014ec:	dc7b      	bgt.n	80015e6 <get_fat+0x130>
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d002      	beq.n	80014f8 <get_fat+0x42>
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d041      	beq.n	800157a <get_fat+0xc4>
 80014f6:	e076      	b.n	80015e6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	085b      	lsrs	r3, r3, #1
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	4413      	add	r3, r2
 8001504:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	0a5b      	lsrs	r3, r3, #9
 800150e:	4413      	add	r3, r2
 8001510:	4619      	mov	r1, r3
 8001512:	6938      	ldr	r0, [r7, #16]
 8001514:	f7ff ff14 	bl	8001340 <move_window>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d166      	bne.n	80015ec <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	1c5a      	adds	r2, r3, #1
 8001522:	60fa      	str	r2, [r7, #12]
 8001524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001528:	693a      	ldr	r2, [r7, #16]
 800152a:	4413      	add	r3, r2
 800152c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001530:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	0a5b      	lsrs	r3, r3, #9
 800153a:	4413      	add	r3, r2
 800153c:	4619      	mov	r1, r3
 800153e:	6938      	ldr	r0, [r7, #16]
 8001540:	f7ff fefe 	bl	8001340 <move_window>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d152      	bne.n	80015f0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	4413      	add	r3, r2
 8001554:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001558:	021b      	lsls	r3, r3, #8
 800155a:	68ba      	ldr	r2, [r7, #8]
 800155c:	4313      	orrs	r3, r2
 800155e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	2b00      	cmp	r3, #0
 8001568:	d002      	beq.n	8001570 <get_fat+0xba>
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	091b      	lsrs	r3, r3, #4
 800156e:	e002      	b.n	8001576 <get_fat+0xc0>
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001576:	617b      	str	r3, [r7, #20]
			break;
 8001578:	e03f      	b.n	80015fa <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	0a1b      	lsrs	r3, r3, #8
 8001582:	4413      	add	r3, r2
 8001584:	4619      	mov	r1, r3
 8001586:	6938      	ldr	r0, [r7, #16]
 8001588:	f7ff feda 	bl	8001340 <move_window>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d130      	bne.n	80015f4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80015a0:	4413      	add	r3, r2
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff fbea 	bl	8000d7c <ld_word>
 80015a8:	4603      	mov	r3, r0
 80015aa:	617b      	str	r3, [r7, #20]
			break;
 80015ac:	e025      	b.n	80015fa <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	09db      	lsrs	r3, r3, #7
 80015b6:	4413      	add	r3, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	6938      	ldr	r0, [r7, #16]
 80015bc:	f7ff fec0 	bl	8001340 <move_window>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d118      	bne.n	80015f8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80015d4:	4413      	add	r3, r2
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff fbe8 	bl	8000dac <ld_dword>
 80015dc:	4603      	mov	r3, r0
 80015de:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80015e2:	617b      	str	r3, [r7, #20]
			break;
 80015e4:	e009      	b.n	80015fa <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80015e6:	2301      	movs	r3, #1
 80015e8:	617b      	str	r3, [r7, #20]
 80015ea:	e006      	b.n	80015fa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80015ec:	bf00      	nop
 80015ee:	e004      	b.n	80015fa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80015f0:	bf00      	nop
 80015f2:	e002      	b.n	80015fa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80015f4:	bf00      	nop
 80015f6:	e000      	b.n	80015fa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80015f8:	bf00      	nop
		}
	}

	return val;
 80015fa:	697b      	ldr	r3, [r7, #20]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b089      	sub	sp, #36	@ 0x24
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8001610:	2302      	movs	r3, #2
 8001612:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	2b01      	cmp	r3, #1
 8001618:	f240 80d9 	bls.w	80017ce <put_fat+0x1ca>
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	68ba      	ldr	r2, [r7, #8]
 8001622:	429a      	cmp	r2, r3
 8001624:	f080 80d3 	bcs.w	80017ce <put_fat+0x1ca>
		switch (fs->fs_type) {
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b03      	cmp	r3, #3
 800162e:	f000 8096 	beq.w	800175e <put_fat+0x15a>
 8001632:	2b03      	cmp	r3, #3
 8001634:	f300 80cb 	bgt.w	80017ce <put_fat+0x1ca>
 8001638:	2b01      	cmp	r3, #1
 800163a:	d002      	beq.n	8001642 <put_fat+0x3e>
 800163c:	2b02      	cmp	r3, #2
 800163e:	d06e      	beq.n	800171e <put_fat+0x11a>
 8001640:	e0c5      	b.n	80017ce <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	61bb      	str	r3, [r7, #24]
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	085b      	lsrs	r3, r3, #1
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4413      	add	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	0a5b      	lsrs	r3, r3, #9
 8001658:	4413      	add	r3, r2
 800165a:	4619      	mov	r1, r3
 800165c:	68f8      	ldr	r0, [r7, #12]
 800165e:	f7ff fe6f 	bl	8001340 <move_window>
 8001662:	4603      	mov	r3, r0
 8001664:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001666:	7ffb      	ldrb	r3, [r7, #31]
 8001668:	2b00      	cmp	r3, #0
 800166a:	f040 80a9 	bne.w	80017c0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	1c59      	adds	r1, r3, #1
 8001678:	61b9      	str	r1, [r7, #24]
 800167a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800167e:	4413      	add	r3, r2
 8001680:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b00      	cmp	r3, #0
 800168a:	d00d      	beq.n	80016a8 <put_fat+0xa4>
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	b25b      	sxtb	r3, r3
 8001692:	f003 030f 	and.w	r3, r3, #15
 8001696:	b25a      	sxtb	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	b2db      	uxtb	r3, r3
 800169c:	011b      	lsls	r3, r3, #4
 800169e:	b25b      	sxtb	r3, r3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	b25b      	sxtb	r3, r3
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	e001      	b.n	80016ac <put_fat+0xa8>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	697a      	ldr	r2, [r7, #20]
 80016ae:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2201      	movs	r2, #1
 80016b4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	0a5b      	lsrs	r3, r3, #9
 80016be:	4413      	add	r3, r2
 80016c0:	4619      	mov	r1, r3
 80016c2:	68f8      	ldr	r0, [r7, #12]
 80016c4:	f7ff fe3c 	bl	8001340 <move_window>
 80016c8:	4603      	mov	r3, r0
 80016ca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80016cc:	7ffb      	ldrb	r3, [r7, #31]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d178      	bne.n	80017c4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016de:	4413      	add	r3, r2
 80016e0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	f003 0301 	and.w	r3, r3, #1
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d003      	beq.n	80016f4 <put_fat+0xf0>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	091b      	lsrs	r3, r3, #4
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	e00e      	b.n	8001712 <put_fat+0x10e>
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	b25b      	sxtb	r3, r3
 80016fa:	f023 030f 	bic.w	r3, r3, #15
 80016fe:	b25a      	sxtb	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	0a1b      	lsrs	r3, r3, #8
 8001704:	b25b      	sxtb	r3, r3
 8001706:	f003 030f 	and.w	r3, r3, #15
 800170a:	b25b      	sxtb	r3, r3
 800170c:	4313      	orrs	r3, r2
 800170e:	b25b      	sxtb	r3, r3
 8001710:	b2db      	uxtb	r3, r3
 8001712:	697a      	ldr	r2, [r7, #20]
 8001714:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2201      	movs	r2, #1
 800171a:	70da      	strb	r2, [r3, #3]
			break;
 800171c:	e057      	b.n	80017ce <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	0a1b      	lsrs	r3, r3, #8
 8001726:	4413      	add	r3, r2
 8001728:	4619      	mov	r1, r3
 800172a:	68f8      	ldr	r0, [r7, #12]
 800172c:	f7ff fe08 	bl	8001340 <move_window>
 8001730:	4603      	mov	r3, r0
 8001732:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001734:	7ffb      	ldrb	r3, [r7, #31]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d146      	bne.n	80017c8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8001748:	4413      	add	r3, r2
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	b292      	uxth	r2, r2
 800174e:	4611      	mov	r1, r2
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff fb4e 	bl	8000df2 <st_word>
			fs->wflag = 1;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	2201      	movs	r2, #1
 800175a:	70da      	strb	r2, [r3, #3]
			break;
 800175c:	e037      	b.n	80017ce <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	09db      	lsrs	r3, r3, #7
 8001766:	4413      	add	r3, r2
 8001768:	4619      	mov	r1, r3
 800176a:	68f8      	ldr	r0, [r7, #12]
 800176c:	f7ff fde8 	bl	8001340 <move_window>
 8001770:	4603      	mov	r3, r0
 8001772:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001774:	7ffb      	ldrb	r3, [r7, #31]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d128      	bne.n	80017cc <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800178e:	4413      	add	r3, r2
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fb0b 	bl	8000dac <ld_dword>
 8001796:	4603      	mov	r3, r0
 8001798:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800179c:	4323      	orrs	r3, r4
 800179e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80017ae:	4413      	add	r3, r2
 80017b0:	6879      	ldr	r1, [r7, #4]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fb38 	bl	8000e28 <st_dword>
			fs->wflag = 1;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2201      	movs	r2, #1
 80017bc:	70da      	strb	r2, [r3, #3]
			break;
 80017be:	e006      	b.n	80017ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 80017c0:	bf00      	nop
 80017c2:	e004      	b.n	80017ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 80017c4:	bf00      	nop
 80017c6:	e002      	b.n	80017ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 80017c8:	bf00      	nop
 80017ca:	e000      	b.n	80017ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 80017cc:	bf00      	nop
		}
	}
	return res;
 80017ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3724      	adds	r7, #36	@ 0x24
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd90      	pop	{r4, r7, pc}

080017d8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b088      	sub	sp, #32
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80017e4:	2300      	movs	r3, #0
 80017e6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d904      	bls.n	80017fe <remove_chain+0x26>
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	68ba      	ldr	r2, [r7, #8]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d301      	bcc.n	8001802 <remove_chain+0x2a>
 80017fe:	2302      	movs	r3, #2
 8001800:	e04b      	b.n	800189a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d00c      	beq.n	8001822 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8001808:	f04f 32ff 	mov.w	r2, #4294967295
 800180c:	6879      	ldr	r1, [r7, #4]
 800180e:	69b8      	ldr	r0, [r7, #24]
 8001810:	f7ff fef8 	bl	8001604 <put_fat>
 8001814:	4603      	mov	r3, r0
 8001816:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8001818:	7ffb      	ldrb	r3, [r7, #31]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <remove_chain+0x4a>
 800181e:	7ffb      	ldrb	r3, [r7, #31]
 8001820:	e03b      	b.n	800189a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8001822:	68b9      	ldr	r1, [r7, #8]
 8001824:	68f8      	ldr	r0, [r7, #12]
 8001826:	f7ff fe46 	bl	80014b6 <get_fat>
 800182a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d031      	beq.n	8001896 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d101      	bne.n	800183c <remove_chain+0x64>
 8001838:	2302      	movs	r3, #2
 800183a:	e02e      	b.n	800189a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001842:	d101      	bne.n	8001848 <remove_chain+0x70>
 8001844:	2301      	movs	r3, #1
 8001846:	e028      	b.n	800189a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8001848:	2200      	movs	r2, #0
 800184a:	68b9      	ldr	r1, [r7, #8]
 800184c:	69b8      	ldr	r0, [r7, #24]
 800184e:	f7ff fed9 	bl	8001604 <put_fat>
 8001852:	4603      	mov	r3, r0
 8001854:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8001856:	7ffb      	ldrb	r3, [r7, #31]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <remove_chain+0x88>
 800185c:	7ffb      	ldrb	r3, [r7, #31]
 800185e:	e01c      	b.n	800189a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	695a      	ldr	r2, [r3, #20]
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	3b02      	subs	r3, #2
 800186a:	429a      	cmp	r2, r3
 800186c:	d20b      	bcs.n	8001886 <remove_chain+0xae>
			fs->free_clst++;
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	1c5a      	adds	r2, r3, #1
 8001874:	69bb      	ldr	r3, [r7, #24]
 8001876:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	791b      	ldrb	r3, [r3, #4]
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	b2da      	uxtb	r2, r3
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	699b      	ldr	r3, [r3, #24]
 800188e:	68ba      	ldr	r2, [r7, #8]
 8001890:	429a      	cmp	r2, r3
 8001892:	d3c6      	bcc.n	8001822 <remove_chain+0x4a>
 8001894:	e000      	b.n	8001898 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8001896:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3720      	adds	r7, #32
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b088      	sub	sp, #32
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
 80018aa:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d10d      	bne.n	80018d4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	691b      	ldr	r3, [r3, #16]
 80018bc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d004      	beq.n	80018ce <create_chain+0x2c>
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d31b      	bcc.n	8001906 <create_chain+0x64>
 80018ce:	2301      	movs	r3, #1
 80018d0:	61bb      	str	r3, [r7, #24]
 80018d2:	e018      	b.n	8001906 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80018d4:	6839      	ldr	r1, [r7, #0]
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f7ff fded 	bl	80014b6 <get_fat>
 80018dc:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d801      	bhi.n	80018e8 <create_chain+0x46>
 80018e4:	2301      	movs	r3, #1
 80018e6:	e070      	b.n	80019ca <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ee:	d101      	bne.n	80018f4 <create_chain+0x52>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	e06a      	b.n	80019ca <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	68fa      	ldr	r2, [r7, #12]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d201      	bcs.n	8001902 <create_chain+0x60>
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	e063      	b.n	80019ca <create_chain+0x128>
		scl = clst;
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	3301      	adds	r3, #1
 800190e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	69fa      	ldr	r2, [r7, #28]
 8001916:	429a      	cmp	r2, r3
 8001918:	d307      	bcc.n	800192a <create_chain+0x88>
				ncl = 2;
 800191a:	2302      	movs	r3, #2
 800191c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800191e:	69fa      	ldr	r2, [r7, #28]
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	429a      	cmp	r2, r3
 8001924:	d901      	bls.n	800192a <create_chain+0x88>
 8001926:	2300      	movs	r3, #0
 8001928:	e04f      	b.n	80019ca <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800192a:	69f9      	ldr	r1, [r7, #28]
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff fdc2 	bl	80014b6 <get_fat>
 8001932:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d00e      	beq.n	8001958 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d003      	beq.n	8001948 <create_chain+0xa6>
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001946:	d101      	bne.n	800194c <create_chain+0xaa>
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	e03e      	b.n	80019ca <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800194c:	69fa      	ldr	r2, [r7, #28]
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	429a      	cmp	r2, r3
 8001952:	d1da      	bne.n	800190a <create_chain+0x68>
 8001954:	2300      	movs	r3, #0
 8001956:	e038      	b.n	80019ca <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8001958:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800195a:	f04f 32ff 	mov.w	r2, #4294967295
 800195e:	69f9      	ldr	r1, [r7, #28]
 8001960:	6938      	ldr	r0, [r7, #16]
 8001962:	f7ff fe4f 	bl	8001604 <put_fat>
 8001966:	4603      	mov	r3, r0
 8001968:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800196a:	7dfb      	ldrb	r3, [r7, #23]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d109      	bne.n	8001984 <create_chain+0xe2>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d006      	beq.n	8001984 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8001976:	69fa      	ldr	r2, [r7, #28]
 8001978:	6839      	ldr	r1, [r7, #0]
 800197a:	6938      	ldr	r0, [r7, #16]
 800197c:	f7ff fe42 	bl	8001604 <put_fat>
 8001980:	4603      	mov	r3, r0
 8001982:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8001984:	7dfb      	ldrb	r3, [r7, #23]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d116      	bne.n	80019b8 <create_chain+0x116>
		fs->last_clst = ncl;
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	69fa      	ldr	r2, [r7, #28]
 800198e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	695a      	ldr	r2, [r3, #20]
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	3b02      	subs	r3, #2
 800199a:	429a      	cmp	r2, r3
 800199c:	d804      	bhi.n	80019a8 <create_chain+0x106>
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	695b      	ldr	r3, [r3, #20]
 80019a2:	1e5a      	subs	r2, r3, #1
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	791b      	ldrb	r3, [r3, #4]
 80019ac:	f043 0301 	orr.w	r3, r3, #1
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	711a      	strb	r2, [r3, #4]
 80019b6:	e007      	b.n	80019c8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80019b8:	7dfb      	ldrb	r3, [r7, #23]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d102      	bne.n	80019c4 <create_chain+0x122>
 80019be:	f04f 33ff 	mov.w	r3, #4294967295
 80019c2:	e000      	b.n	80019c6 <create_chain+0x124>
 80019c4:	2301      	movs	r3, #1
 80019c6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80019c8:	69fb      	ldr	r3, [r7, #28]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3720      	adds	r7, #32
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b087      	sub	sp, #28
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
 80019da:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e6:	3304      	adds	r3, #4
 80019e8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	0a5b      	lsrs	r3, r3, #9
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	8952      	ldrh	r2, [r2, #10]
 80019f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80019f6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1d1a      	adds	r2, r3, #4
 80019fc:	613a      	str	r2, [r7, #16]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d101      	bne.n	8001a0c <clmt_clust+0x3a>
 8001a08:	2300      	movs	r3, #0
 8001a0a:	e010      	b.n	8001a2e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8001a0c:	697a      	ldr	r2, [r7, #20]
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d307      	bcc.n	8001a24 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	3304      	adds	r3, #4
 8001a20:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8001a22:	e7e9      	b.n	80019f8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8001a24:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	4413      	add	r3, r2
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	371c      	adds	r7, #28
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr

08001a3a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b086      	sub	sp, #24
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
 8001a42:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001a50:	d204      	bcs.n	8001a5c <dir_sdi+0x22>
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f003 031f 	and.w	r3, r3, #31
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <dir_sdi+0x26>
		return FR_INT_ERR;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	e063      	b.n	8001b28 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	683a      	ldr	r2, [r7, #0]
 8001a64:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d106      	bne.n	8001a80 <dir_sdi+0x46>
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d902      	bls.n	8001a80 <dir_sdi+0x46>
		clst = fs->dirbase;
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a7e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10c      	bne.n	8001aa0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	095b      	lsrs	r3, r3, #5
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	8912      	ldrh	r2, [r2, #8]
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d301      	bcc.n	8001a96 <dir_sdi+0x5c>
 8001a92:	2302      	movs	r3, #2
 8001a94:	e048      	b.n	8001b28 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	61da      	str	r2, [r3, #28]
 8001a9e:	e029      	b.n	8001af4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	895b      	ldrh	r3, [r3, #10]
 8001aa4:	025b      	lsls	r3, r3, #9
 8001aa6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8001aa8:	e019      	b.n	8001ade <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6979      	ldr	r1, [r7, #20]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fd01 	bl	80014b6 <get_fat>
 8001ab4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001abc:	d101      	bne.n	8001ac2 <dir_sdi+0x88>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e032      	b.n	8001b28 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d904      	bls.n	8001ad2 <dir_sdi+0x98>
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d301      	bcc.n	8001ad6 <dir_sdi+0x9c>
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	e028      	b.n	8001b28 <dir_sdi+0xee>
			ofs -= csz;
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d2e1      	bcs.n	8001aaa <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8001ae6:	6979      	ldr	r1, [r7, #20]
 8001ae8:	6938      	ldr	r0, [r7, #16]
 8001aea:	f7ff fcc5 	bl	8001478 <clust2sect>
 8001aee:	4602      	mov	r2, r0
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d101      	bne.n	8001b06 <dir_sdi+0xcc>
 8001b02:	2302      	movs	r3, #2
 8001b04:	e010      	b.n	8001b28 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	69da      	ldr	r2, [r3, #28]
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	0a5b      	lsrs	r3, r3, #9
 8001b0e:	441a      	add	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b20:	441a      	add	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3718      	adds	r7, #24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	3320      	adds	r3, #32
 8001b46:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	69db      	ldr	r3, [r3, #28]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d003      	beq.n	8001b58 <dir_next+0x28>
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001b56:	d301      	bcc.n	8001b5c <dir_next+0x2c>
 8001b58:	2304      	movs	r3, #4
 8001b5a:	e0aa      	b.n	8001cb2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f040 8098 	bne.w	8001c98 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	69db      	ldr	r3, [r3, #28]
 8001b6c:	1c5a      	adds	r2, r3, #1
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d10b      	bne.n	8001b92 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	095b      	lsrs	r3, r3, #5
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	8912      	ldrh	r2, [r2, #8]
 8001b82:	4293      	cmp	r3, r2
 8001b84:	f0c0 8088 	bcc.w	8001c98 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	61da      	str	r2, [r3, #28]
 8001b8e:	2304      	movs	r3, #4
 8001b90:	e08f      	b.n	8001cb2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	0a5b      	lsrs	r3, r3, #9
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	8952      	ldrh	r2, [r2, #10]
 8001b9a:	3a01      	subs	r2, #1
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d17a      	bne.n	8001c98 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4610      	mov	r0, r2
 8001bac:	f7ff fc83 	bl	80014b6 <get_fat>
 8001bb0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d801      	bhi.n	8001bbc <dir_next+0x8c>
 8001bb8:	2302      	movs	r3, #2
 8001bba:	e07a      	b.n	8001cb2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc2:	d101      	bne.n	8001bc8 <dir_next+0x98>
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e074      	b.n	8001cb2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	697a      	ldr	r2, [r7, #20]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d358      	bcc.n	8001c84 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d104      	bne.n	8001be2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	61da      	str	r2, [r3, #28]
 8001bde:	2304      	movs	r3, #4
 8001be0:	e067      	b.n	8001cb2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	4619      	mov	r1, r3
 8001bea:	4610      	mov	r0, r2
 8001bec:	f7ff fe59 	bl	80018a2 <create_chain>
 8001bf0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d101      	bne.n	8001bfc <dir_next+0xcc>
 8001bf8:	2307      	movs	r3, #7
 8001bfa:	e05a      	b.n	8001cb2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d101      	bne.n	8001c06 <dir_next+0xd6>
 8001c02:	2302      	movs	r3, #2
 8001c04:	e055      	b.n	8001cb2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c0c:	d101      	bne.n	8001c12 <dir_next+0xe2>
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e04f      	b.n	8001cb2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8001c12:	68f8      	ldr	r0, [r7, #12]
 8001c14:	f7ff fb50 	bl	80012b8 <sync_window>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <dir_next+0xf2>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e047      	b.n	8001cb2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	3334      	adds	r3, #52	@ 0x34
 8001c26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff f948 	bl	8000ec2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8001c32:	2300      	movs	r3, #0
 8001c34:	613b      	str	r3, [r7, #16]
 8001c36:	6979      	ldr	r1, [r7, #20]
 8001c38:	68f8      	ldr	r0, [r7, #12]
 8001c3a:	f7ff fc1d 	bl	8001478 <clust2sect>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c44:	e012      	b.n	8001c6c <dir_next+0x13c>
						fs->wflag = 1;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2201      	movs	r2, #1
 8001c4a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	f7ff fb33 	bl	80012b8 <sync_window>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <dir_next+0x12c>
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e02a      	b.n	8001cb2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	613b      	str	r3, [r7, #16]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	895b      	ldrh	r3, [r3, #10]
 8001c70:	461a      	mov	r2, r3
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d3e6      	bcc.n	8001c46 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	1ad2      	subs	r2, r2, r3
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	697a      	ldr	r2, [r7, #20]
 8001c88:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8001c8a:	6979      	ldr	r1, [r7, #20]
 8001c8c:	68f8      	ldr	r0, [r7, #12]
 8001c8e:	f7ff fbf3 	bl	8001478 <clust2sect>
 8001c92:	4602      	mov	r2, r0
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001caa:	441a      	add	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3718      	adds	r7, #24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b086      	sub	sp, #24
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
 8001cc2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8001cca:	2100      	movs	r1, #0
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f7ff feb4 	bl	8001a3a <dir_sdi>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8001cd6:	7dfb      	ldrb	r3, [r7, #23]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d12b      	bne.n	8001d34 <dir_alloc+0x7a>
		n = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	69db      	ldr	r3, [r3, #28]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	68f8      	ldr	r0, [r7, #12]
 8001ce8:	f7ff fb2a 	bl	8001340 <move_window>
 8001cec:	4603      	mov	r3, r0
 8001cee:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8001cf0:	7dfb      	ldrb	r3, [r7, #23]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d11d      	bne.n	8001d32 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a1b      	ldr	r3, [r3, #32]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	2be5      	cmp	r3, #229	@ 0xe5
 8001cfe:	d004      	beq.n	8001d0a <dir_alloc+0x50>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6a1b      	ldr	r3, [r3, #32]
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d107      	bne.n	8001d1a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	613b      	str	r3, [r7, #16]
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d102      	bne.n	8001d1e <dir_alloc+0x64>
 8001d18:	e00c      	b.n	8001d34 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8001d1e:	2101      	movs	r1, #1
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f7ff ff05 	bl	8001b30 <dir_next>
 8001d26:	4603      	mov	r3, r0
 8001d28:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d0d7      	beq.n	8001ce0 <dir_alloc+0x26>
 8001d30:	e000      	b.n	8001d34 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8001d32:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8001d34:	7dfb      	ldrb	r3, [r7, #23]
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	d101      	bne.n	8001d3e <dir_alloc+0x84>
 8001d3a:	2307      	movs	r3, #7
 8001d3c:	75fb      	strb	r3, [r7, #23]
	return res;
 8001d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	331a      	adds	r3, #26
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff f810 	bl	8000d7c <ld_word>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	2b03      	cmp	r3, #3
 8001d66:	d109      	bne.n	8001d7c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	3314      	adds	r3, #20
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff f805 	bl	8000d7c <ld_word>
 8001d72:	4603      	mov	r3, r0
 8001d74:	041b      	lsls	r3, r3, #16
 8001d76:	68fa      	ldr	r2, [r7, #12]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b084      	sub	sp, #16
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	60f8      	str	r0, [r7, #12]
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	331a      	adds	r3, #26
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	b292      	uxth	r2, r2
 8001d9a:	4611      	mov	r1, r2
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff f828 	bl	8000df2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b03      	cmp	r3, #3
 8001da8:	d109      	bne.n	8001dbe <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	f103 0214 	add.w	r2, r3, #20
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	0c1b      	lsrs	r3, r3, #16
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	4619      	mov	r1, r3
 8001db8:	4610      	mov	r0, r2
 8001dba:	f7ff f81a 	bl	8000df2 <st_word>
	}
}
 8001dbe:	bf00      	nop
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b086      	sub	sp, #24
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7ff fe2f 	bl	8001a3a <dir_sdi>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8001de0:	7dfb      	ldrb	r3, [r7, #23]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <dir_find+0x24>
 8001de6:	7dfb      	ldrb	r3, [r7, #23]
 8001de8:	e03e      	b.n	8001e68 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	4619      	mov	r1, r3
 8001df0:	6938      	ldr	r0, [r7, #16]
 8001df2:	f7ff faa5 	bl	8001340 <move_window>
 8001df6:	4603      	mov	r3, r0
 8001df8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8001dfa:	7dfb      	ldrb	r3, [r7, #23]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d12f      	bne.n	8001e60 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8001e08:	7bfb      	ldrb	r3, [r7, #15]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d102      	bne.n	8001e14 <dir_find+0x4e>
 8001e0e:	2304      	movs	r3, #4
 8001e10:	75fb      	strb	r3, [r7, #23]
 8001e12:	e028      	b.n	8001e66 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	330b      	adds	r3, #11
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a1b      	ldr	r3, [r3, #32]
 8001e2a:	330b      	adds	r3, #11
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	f003 0308 	and.w	r3, r3, #8
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d10a      	bne.n	8001e4c <dir_find+0x86>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a18      	ldr	r0, [r3, #32]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	3324      	adds	r3, #36	@ 0x24
 8001e3e:	220b      	movs	r2, #11
 8001e40:	4619      	mov	r1, r3
 8001e42:	f7ff f859 	bl	8000ef8 <mem_cmp>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d00b      	beq.n	8001e64 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7ff fe6e 	bl	8001b30 <dir_next>
 8001e54:	4603      	mov	r3, r0
 8001e56:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8001e58:	7dfb      	ldrb	r3, [r7, #23]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d0c5      	beq.n	8001dea <dir_find+0x24>
 8001e5e:	e002      	b.n	8001e66 <dir_find+0xa0>
		if (res != FR_OK) break;
 8001e60:	bf00      	nop
 8001e62:	e000      	b.n	8001e66 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8001e64:	bf00      	nop

	return res;
 8001e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3718      	adds	r7, #24
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8001e7e:	2101      	movs	r1, #1
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f7ff ff1a 	bl	8001cba <dir_alloc>
 8001e86:	4603      	mov	r3, r0
 8001e88:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d11c      	bne.n	8001eca <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	69db      	ldr	r3, [r3, #28]
 8001e94:	4619      	mov	r1, r3
 8001e96:	68b8      	ldr	r0, [r7, #8]
 8001e98:	f7ff fa52 	bl	8001340 <move_window>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8001ea0:	7bfb      	ldrb	r3, [r7, #15]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d111      	bne.n	8001eca <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	2100      	movs	r1, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff f807 	bl	8000ec2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6a18      	ldr	r0, [r3, #32]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3324      	adds	r3, #36	@ 0x24
 8001ebc:	220b      	movs	r2, #11
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	f7fe ffde 	bl	8000e80 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	3324      	adds	r3, #36	@ 0x24
 8001ee8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8001eea:	220b      	movs	r2, #11
 8001eec:	2120      	movs	r1, #32
 8001eee:	68b8      	ldr	r0, [r7, #8]
 8001ef0:	f7fe ffe7 	bl	8000ec2 <mem_set>
	si = i = 0; ni = 8;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	61fb      	str	r3, [r7, #28]
 8001efc:	2308      	movs	r3, #8
 8001efe:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	1c5a      	adds	r2, r3, #1
 8001f04:	61fa      	str	r2, [r7, #28]
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	4413      	add	r3, r2
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8001f0e:	7efb      	ldrb	r3, [r7, #27]
 8001f10:	2b20      	cmp	r3, #32
 8001f12:	d94e      	bls.n	8001fb2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8001f14:	7efb      	ldrb	r3, [r7, #27]
 8001f16:	2b2f      	cmp	r3, #47	@ 0x2f
 8001f18:	d006      	beq.n	8001f28 <create_name+0x54>
 8001f1a:	7efb      	ldrb	r3, [r7, #27]
 8001f1c:	2b5c      	cmp	r3, #92	@ 0x5c
 8001f1e:	d110      	bne.n	8001f42 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8001f20:	e002      	b.n	8001f28 <create_name+0x54>
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	3301      	adds	r3, #1
 8001f26:	61fb      	str	r3, [r7, #28]
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	2b2f      	cmp	r3, #47	@ 0x2f
 8001f32:	d0f6      	beq.n	8001f22 <create_name+0x4e>
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	4413      	add	r3, r2
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2b5c      	cmp	r3, #92	@ 0x5c
 8001f3e:	d0f0      	beq.n	8001f22 <create_name+0x4e>
			break;
 8001f40:	e038      	b.n	8001fb4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8001f42:	7efb      	ldrb	r3, [r7, #27]
 8001f44:	2b2e      	cmp	r3, #46	@ 0x2e
 8001f46:	d003      	beq.n	8001f50 <create_name+0x7c>
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d30c      	bcc.n	8001f6a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	2b0b      	cmp	r3, #11
 8001f54:	d002      	beq.n	8001f5c <create_name+0x88>
 8001f56:	7efb      	ldrb	r3, [r7, #27]
 8001f58:	2b2e      	cmp	r3, #46	@ 0x2e
 8001f5a:	d001      	beq.n	8001f60 <create_name+0x8c>
 8001f5c:	2306      	movs	r3, #6
 8001f5e:	e044      	b.n	8001fea <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8001f60:	2308      	movs	r3, #8
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	230b      	movs	r3, #11
 8001f66:	617b      	str	r3, [r7, #20]
			continue;
 8001f68:	e022      	b.n	8001fb0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8001f6a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	da04      	bge.n	8001f7c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8001f72:	7efb      	ldrb	r3, [r7, #27]
 8001f74:	3b80      	subs	r3, #128	@ 0x80
 8001f76:	4a1f      	ldr	r2, [pc, #124]	@ (8001ff4 <create_name+0x120>)
 8001f78:	5cd3      	ldrb	r3, [r2, r3]
 8001f7a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8001f7c:	7efb      	ldrb	r3, [r7, #27]
 8001f7e:	4619      	mov	r1, r3
 8001f80:	481d      	ldr	r0, [pc, #116]	@ (8001ff8 <create_name+0x124>)
 8001f82:	f7fe ffe0 	bl	8000f46 <chk_chr>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <create_name+0xbc>
 8001f8c:	2306      	movs	r3, #6
 8001f8e:	e02c      	b.n	8001fea <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8001f90:	7efb      	ldrb	r3, [r7, #27]
 8001f92:	2b60      	cmp	r3, #96	@ 0x60
 8001f94:	d905      	bls.n	8001fa2 <create_name+0xce>
 8001f96:	7efb      	ldrb	r3, [r7, #27]
 8001f98:	2b7a      	cmp	r3, #122	@ 0x7a
 8001f9a:	d802      	bhi.n	8001fa2 <create_name+0xce>
 8001f9c:	7efb      	ldrb	r3, [r7, #27]
 8001f9e:	3b20      	subs	r3, #32
 8001fa0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1c5a      	adds	r2, r3, #1
 8001fa6:	613a      	str	r2, [r7, #16]
 8001fa8:	68ba      	ldr	r2, [r7, #8]
 8001faa:	4413      	add	r3, r2
 8001fac:	7efa      	ldrb	r2, [r7, #27]
 8001fae:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8001fb0:	e7a6      	b.n	8001f00 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8001fb2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8001fb4:	68fa      	ldr	r2, [r7, #12]
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	441a      	add	r2, r3
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d101      	bne.n	8001fc8 <create_name+0xf4>
 8001fc4:	2306      	movs	r3, #6
 8001fc6:	e010      	b.n	8001fea <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	2be5      	cmp	r3, #229	@ 0xe5
 8001fce:	d102      	bne.n	8001fd6 <create_name+0x102>
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	2205      	movs	r2, #5
 8001fd4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8001fd6:	7efb      	ldrb	r3, [r7, #27]
 8001fd8:	2b20      	cmp	r3, #32
 8001fda:	d801      	bhi.n	8001fe0 <create_name+0x10c>
 8001fdc:	2204      	movs	r2, #4
 8001fde:	e000      	b.n	8001fe2 <create_name+0x10e>
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	330b      	adds	r3, #11
 8001fe6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8001fe8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3720      	adds	r7, #32
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	0801731c 	.word	0x0801731c
 8001ff8:	080170d0 	.word	0x080170d0

08001ffc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8002010:	e002      	b.n	8002018 <follow_path+0x1c>
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	3301      	adds	r3, #1
 8002016:	603b      	str	r3, [r7, #0]
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b2f      	cmp	r3, #47	@ 0x2f
 800201e:	d0f8      	beq.n	8002012 <follow_path+0x16>
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	2b5c      	cmp	r3, #92	@ 0x5c
 8002026:	d0f4      	beq.n	8002012 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	2200      	movs	r2, #0
 800202c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b1f      	cmp	r3, #31
 8002034:	d80a      	bhi.n	800204c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2280      	movs	r2, #128	@ 0x80
 800203a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800203e:	2100      	movs	r1, #0
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f7ff fcfa 	bl	8001a3a <dir_sdi>
 8002046:	4603      	mov	r3, r0
 8002048:	75fb      	strb	r3, [r7, #23]
 800204a:	e043      	b.n	80020d4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800204c:	463b      	mov	r3, r7
 800204e:	4619      	mov	r1, r3
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f7ff ff3f 	bl	8001ed4 <create_name>
 8002056:	4603      	mov	r3, r0
 8002058:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800205a:	7dfb      	ldrb	r3, [r7, #23]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d134      	bne.n	80020ca <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f7ff feb0 	bl	8001dc6 <dir_find>
 8002066:	4603      	mov	r3, r0
 8002068:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8002070:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8002072:	7dfb      	ldrb	r3, [r7, #23]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d00a      	beq.n	800208e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8002078:	7dfb      	ldrb	r3, [r7, #23]
 800207a:	2b04      	cmp	r3, #4
 800207c:	d127      	bne.n	80020ce <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800207e:	7afb      	ldrb	r3, [r7, #11]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	2b00      	cmp	r3, #0
 8002086:	d122      	bne.n	80020ce <follow_path+0xd2>
 8002088:	2305      	movs	r3, #5
 800208a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800208c:	e01f      	b.n	80020ce <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800208e:	7afb      	ldrb	r3, [r7, #11]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d11c      	bne.n	80020d2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	799b      	ldrb	r3, [r3, #6]
 800209c:	f003 0310 	and.w	r3, r3, #16
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d102      	bne.n	80020aa <follow_path+0xae>
				res = FR_NO_PATH; break;
 80020a4:	2305      	movs	r3, #5
 80020a6:	75fb      	strb	r3, [r7, #23]
 80020a8:	e014      	b.n	80020d4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	695b      	ldr	r3, [r3, #20]
 80020b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020b8:	4413      	add	r3, r2
 80020ba:	4619      	mov	r1, r3
 80020bc:	68f8      	ldr	r0, [r7, #12]
 80020be:	f7ff fe43 	bl	8001d48 <ld_clust>
 80020c2:	4602      	mov	r2, r0
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80020c8:	e7c0      	b.n	800204c <follow_path+0x50>
			if (res != FR_OK) break;
 80020ca:	bf00      	nop
 80020cc:	e002      	b.n	80020d4 <follow_path+0xd8>
				break;
 80020ce:	bf00      	nop
 80020d0:	e000      	b.n	80020d4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80020d2:	bf00      	nop
			}
		}
	}

	return res;
 80020d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3718      	adds	r7, #24
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80020de:	b480      	push	{r7}
 80020e0:	b087      	sub	sp, #28
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80020e6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ea:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d031      	beq.n	8002158 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	617b      	str	r3, [r7, #20]
 80020fa:	e002      	b.n	8002102 <get_ldnumber+0x24>
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	3301      	adds	r3, #1
 8002100:	617b      	str	r3, [r7, #20]
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	2b20      	cmp	r3, #32
 8002108:	d903      	bls.n	8002112 <get_ldnumber+0x34>
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	2b3a      	cmp	r3, #58	@ 0x3a
 8002110:	d1f4      	bne.n	80020fc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	2b3a      	cmp	r3, #58	@ 0x3a
 8002118:	d11c      	bne.n	8002154 <get_ldnumber+0x76>
			tp = *path;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	1c5a      	adds	r2, r3, #1
 8002124:	60fa      	str	r2, [r7, #12]
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	3b30      	subs	r3, #48	@ 0x30
 800212a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	2b09      	cmp	r3, #9
 8002130:	d80e      	bhi.n	8002150 <get_ldnumber+0x72>
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	429a      	cmp	r2, r3
 8002138:	d10a      	bne.n	8002150 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d107      	bne.n	8002150 <get_ldnumber+0x72>
					vol = (int)i;
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	3301      	adds	r3, #1
 8002148:	617b      	str	r3, [r7, #20]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	697a      	ldr	r2, [r7, #20]
 800214e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	e002      	b.n	800215a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8002154:	2300      	movs	r3, #0
 8002156:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8002158:	693b      	ldr	r3, [r7, #16]
}
 800215a:	4618      	mov	r0, r3
 800215c:	371c      	adds	r7, #28
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
	...

08002168 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	70da      	strb	r2, [r3, #3]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f04f 32ff 	mov.w	r2, #4294967295
 800217e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8002180:	6839      	ldr	r1, [r7, #0]
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7ff f8dc 	bl	8001340 <move_window>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <check_fs+0x2a>
 800218e:	2304      	movs	r3, #4
 8002190:	e038      	b.n	8002204 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3334      	adds	r3, #52	@ 0x34
 8002196:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800219a:	4618      	mov	r0, r3
 800219c:	f7fe fdee 	bl	8000d7c <ld_word>
 80021a0:	4603      	mov	r3, r0
 80021a2:	461a      	mov	r2, r3
 80021a4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d001      	beq.n	80021b0 <check_fs+0x48>
 80021ac:	2303      	movs	r3, #3
 80021ae:	e029      	b.n	8002204 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80021b6:	2be9      	cmp	r3, #233	@ 0xe9
 80021b8:	d009      	beq.n	80021ce <check_fs+0x66>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80021c0:	2beb      	cmp	r3, #235	@ 0xeb
 80021c2:	d11e      	bne.n	8002202 <check_fs+0x9a>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80021ca:	2b90      	cmp	r3, #144	@ 0x90
 80021cc:	d119      	bne.n	8002202 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	3334      	adds	r3, #52	@ 0x34
 80021d2:	3336      	adds	r3, #54	@ 0x36
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7fe fde9 	bl	8000dac <ld_dword>
 80021da:	4603      	mov	r3, r0
 80021dc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80021e0:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <check_fs+0xa4>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d101      	bne.n	80021ea <check_fs+0x82>
 80021e6:	2300      	movs	r3, #0
 80021e8:	e00c      	b.n	8002204 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	3334      	adds	r3, #52	@ 0x34
 80021ee:	3352      	adds	r3, #82	@ 0x52
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7fe fddb 	bl	8000dac <ld_dword>
 80021f6:	4603      	mov	r3, r0
 80021f8:	4a05      	ldr	r2, [pc, #20]	@ (8002210 <check_fs+0xa8>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d101      	bne.n	8002202 <check_fs+0x9a>
 80021fe:	2300      	movs	r3, #0
 8002200:	e000      	b.n	8002204 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8002202:	2302      	movs	r3, #2
}
 8002204:	4618      	mov	r0, r3
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	00544146 	.word	0x00544146
 8002210:	33544146 	.word	0x33544146

08002214 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b096      	sub	sp, #88	@ 0x58
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	4613      	mov	r3, r2
 8002220:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8002228:	68f8      	ldr	r0, [r7, #12]
 800222a:	f7ff ff58 	bl	80020de <get_ldnumber>
 800222e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8002230:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002232:	2b00      	cmp	r3, #0
 8002234:	da01      	bge.n	800223a <find_volume+0x26>
 8002236:	230b      	movs	r3, #11
 8002238:	e235      	b.n	80026a6 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800223a:	4aa5      	ldr	r2, [pc, #660]	@ (80024d0 <find_volume+0x2bc>)
 800223c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800223e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002242:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002246:	2b00      	cmp	r3, #0
 8002248:	d101      	bne.n	800224e <find_volume+0x3a>
 800224a:	230c      	movs	r3, #12
 800224c:	e22b      	b.n	80026a6 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800224e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002250:	f7fe fe94 	bl	8000f7c <lock_fs>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <find_volume+0x4a>
 800225a:	230f      	movs	r3, #15
 800225c:	e223      	b.n	80026a6 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002262:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	f023 0301 	bic.w	r3, r3, #1
 800226a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800226c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d01a      	beq.n	80022aa <find_volume+0x96>
		stat = disk_status(fs->drv);
 8002274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002276:	785b      	ldrb	r3, [r3, #1]
 8002278:	4618      	mov	r0, r3
 800227a:	f010 fa37 	bl	80126ec <disk_status>
 800227e:	4603      	mov	r3, r0
 8002280:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002284:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	2b00      	cmp	r3, #0
 800228e:	d10c      	bne.n	80022aa <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8002290:	79fb      	ldrb	r3, [r7, #7]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d007      	beq.n	80022a6 <find_volume+0x92>
 8002296:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800229a:	f003 0304 	and.w	r3, r3, #4
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 80022a2:	230a      	movs	r3, #10
 80022a4:	e1ff      	b.n	80026a6 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 80022a6:	2300      	movs	r3, #0
 80022a8:	e1fd      	b.n	80026a6 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80022aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022ac:	2200      	movs	r2, #0
 80022ae:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80022b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022b6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80022b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022ba:	785b      	ldrb	r3, [r3, #1]
 80022bc:	4618      	mov	r0, r3
 80022be:	f010 fa2f 	bl	8012720 <disk_initialize>
 80022c2:	4603      	mov	r3, r0
 80022c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80022c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80022d4:	2303      	movs	r3, #3
 80022d6:	e1e6      	b.n	80026a6 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d007      	beq.n	80022ee <find_volume+0xda>
 80022de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80022e2:	f003 0304 	and.w	r3, r3, #4
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80022ea:	230a      	movs	r3, #10
 80022ec:	e1db      	b.n	80026a6 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80022f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80022f4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80022f6:	f7ff ff37 	bl	8002168 <check_fs>
 80022fa:	4603      	mov	r3, r0
 80022fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8002300:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002304:	2b02      	cmp	r3, #2
 8002306:	d149      	bne.n	800239c <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002308:	2300      	movs	r3, #0
 800230a:	643b      	str	r3, [r7, #64]	@ 0x40
 800230c:	e01e      	b.n	800234c <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800230e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002310:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8002314:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002316:	011b      	lsls	r3, r3, #4
 8002318:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800231c:	4413      	add	r3, r2
 800231e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8002320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002322:	3304      	adds	r3, #4
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d006      	beq.n	8002338 <find_volume+0x124>
 800232a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800232c:	3308      	adds	r3, #8
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe fd3c 	bl	8000dac <ld_dword>
 8002334:	4602      	mov	r2, r0
 8002336:	e000      	b.n	800233a <find_volume+0x126>
 8002338:	2200      	movs	r2, #0
 800233a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	3358      	adds	r3, #88	@ 0x58
 8002340:	443b      	add	r3, r7
 8002342:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002346:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002348:	3301      	adds	r3, #1
 800234a:	643b      	str	r3, [r7, #64]	@ 0x40
 800234c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800234e:	2b03      	cmp	r3, #3
 8002350:	d9dd      	bls.n	800230e <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8002352:	2300      	movs	r3, #0
 8002354:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8002356:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002358:	2b00      	cmp	r3, #0
 800235a:	d002      	beq.n	8002362 <find_volume+0x14e>
 800235c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800235e:	3b01      	subs	r3, #1
 8002360:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8002362:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	3358      	adds	r3, #88	@ 0x58
 8002368:	443b      	add	r3, r7
 800236a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800236e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8002370:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002372:	2b00      	cmp	r3, #0
 8002374:	d005      	beq.n	8002382 <find_volume+0x16e>
 8002376:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002378:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800237a:	f7ff fef5 	bl	8002168 <check_fs>
 800237e:	4603      	mov	r3, r0
 8002380:	e000      	b.n	8002384 <find_volume+0x170>
 8002382:	2303      	movs	r3, #3
 8002384:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8002388:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800238c:	2b01      	cmp	r3, #1
 800238e:	d905      	bls.n	800239c <find_volume+0x188>
 8002390:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002392:	3301      	adds	r3, #1
 8002394:	643b      	str	r3, [r7, #64]	@ 0x40
 8002396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002398:	2b03      	cmp	r3, #3
 800239a:	d9e2      	bls.n	8002362 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800239c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80023a0:	2b04      	cmp	r3, #4
 80023a2:	d101      	bne.n	80023a8 <find_volume+0x194>
 80023a4:	2301      	movs	r3, #1
 80023a6:	e17e      	b.n	80026a6 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80023a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d901      	bls.n	80023b4 <find_volume+0x1a0>
 80023b0:	230d      	movs	r3, #13
 80023b2:	e178      	b.n	80026a6 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80023b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023b6:	3334      	adds	r3, #52	@ 0x34
 80023b8:	330b      	adds	r3, #11
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fe fcde 	bl	8000d7c <ld_word>
 80023c0:	4603      	mov	r3, r0
 80023c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023c6:	d001      	beq.n	80023cc <find_volume+0x1b8>
 80023c8:	230d      	movs	r3, #13
 80023ca:	e16c      	b.n	80026a6 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80023cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ce:	3334      	adds	r3, #52	@ 0x34
 80023d0:	3316      	adds	r3, #22
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7fe fcd2 	bl	8000d7c <ld_word>
 80023d8:	4603      	mov	r3, r0
 80023da:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80023dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <find_volume+0x1dc>
 80023e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023e4:	3334      	adds	r3, #52	@ 0x34
 80023e6:	3324      	adds	r3, #36	@ 0x24
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7fe fcdf 	bl	8000dac <ld_dword>
 80023ee:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80023f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023f4:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80023f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023f8:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80023fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023fe:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8002400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002402:	789b      	ldrb	r3, [r3, #2]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d005      	beq.n	8002414 <find_volume+0x200>
 8002408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800240a:	789b      	ldrb	r3, [r3, #2]
 800240c:	2b02      	cmp	r3, #2
 800240e:	d001      	beq.n	8002414 <find_volume+0x200>
 8002410:	230d      	movs	r3, #13
 8002412:	e148      	b.n	80026a6 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8002414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002416:	789b      	ldrb	r3, [r3, #2]
 8002418:	461a      	mov	r2, r3
 800241a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800241c:	fb02 f303 	mul.w	r3, r2, r3
 8002420:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8002422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002424:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002428:	461a      	mov	r2, r3
 800242a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800242c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800242e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002430:	895b      	ldrh	r3, [r3, #10]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d008      	beq.n	8002448 <find_volume+0x234>
 8002436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002438:	895b      	ldrh	r3, [r3, #10]
 800243a:	461a      	mov	r2, r3
 800243c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800243e:	895b      	ldrh	r3, [r3, #10]
 8002440:	3b01      	subs	r3, #1
 8002442:	4013      	ands	r3, r2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <find_volume+0x238>
 8002448:	230d      	movs	r3, #13
 800244a:	e12c      	b.n	80026a6 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800244c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800244e:	3334      	adds	r3, #52	@ 0x34
 8002450:	3311      	adds	r3, #17
 8002452:	4618      	mov	r0, r3
 8002454:	f7fe fc92 	bl	8000d7c <ld_word>
 8002458:	4603      	mov	r3, r0
 800245a:	461a      	mov	r2, r3
 800245c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800245e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8002460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002462:	891b      	ldrh	r3, [r3, #8]
 8002464:	f003 030f 	and.w	r3, r3, #15
 8002468:	b29b      	uxth	r3, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <find_volume+0x25e>
 800246e:	230d      	movs	r3, #13
 8002470:	e119      	b.n	80026a6 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8002472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002474:	3334      	adds	r3, #52	@ 0x34
 8002476:	3313      	adds	r3, #19
 8002478:	4618      	mov	r0, r3
 800247a:	f7fe fc7f 	bl	8000d7c <ld_word>
 800247e:	4603      	mov	r3, r0
 8002480:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8002482:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002484:	2b00      	cmp	r3, #0
 8002486:	d106      	bne.n	8002496 <find_volume+0x282>
 8002488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800248a:	3334      	adds	r3, #52	@ 0x34
 800248c:	3320      	adds	r3, #32
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe fc8c 	bl	8000dac <ld_dword>
 8002494:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8002496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002498:	3334      	adds	r3, #52	@ 0x34
 800249a:	330e      	adds	r3, #14
 800249c:	4618      	mov	r0, r3
 800249e:	f7fe fc6d 	bl	8000d7c <ld_word>
 80024a2:	4603      	mov	r3, r0
 80024a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80024a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d101      	bne.n	80024b0 <find_volume+0x29c>
 80024ac:	230d      	movs	r3, #13
 80024ae:	e0fa      	b.n	80026a6 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80024b0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80024b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024b4:	4413      	add	r3, r2
 80024b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024b8:	8912      	ldrh	r2, [r2, #8]
 80024ba:	0912      	lsrs	r2, r2, #4
 80024bc:	b292      	uxth	r2, r2
 80024be:	4413      	add	r3, r2
 80024c0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80024c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80024c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d204      	bcs.n	80024d4 <find_volume+0x2c0>
 80024ca:	230d      	movs	r3, #13
 80024cc:	e0eb      	b.n	80026a6 <find_volume+0x492>
 80024ce:	bf00      	nop
 80024d0:	20000118 	.word	0x20000118
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80024d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80024d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024dc:	8952      	ldrh	r2, [r2, #10]
 80024de:	fbb3 f3f2 	udiv	r3, r3, r2
 80024e2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80024e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <find_volume+0x2da>
 80024ea:	230d      	movs	r3, #13
 80024ec:	e0db      	b.n	80026a6 <find_volume+0x492>
		fmt = FS_FAT32;
 80024ee:	2303      	movs	r3, #3
 80024f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80024f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d802      	bhi.n	8002504 <find_volume+0x2f0>
 80024fe:	2302      	movs	r3, #2
 8002500:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8002504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002506:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800250a:	4293      	cmp	r3, r2
 800250c:	d802      	bhi.n	8002514 <find_volume+0x300>
 800250e:	2301      	movs	r3, #1
 8002510:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8002514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002516:	1c9a      	adds	r2, r3, #2
 8002518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800251a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800251c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800251e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002520:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8002522:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8002524:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002526:	441a      	add	r2, r3
 8002528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800252a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800252c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800252e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002530:	441a      	add	r2, r3
 8002532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002534:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8002536:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800253a:	2b03      	cmp	r3, #3
 800253c:	d11e      	bne.n	800257c <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800253e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002540:	3334      	adds	r3, #52	@ 0x34
 8002542:	332a      	adds	r3, #42	@ 0x2a
 8002544:	4618      	mov	r0, r3
 8002546:	f7fe fc19 	bl	8000d7c <ld_word>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <find_volume+0x340>
 8002550:	230d      	movs	r3, #13
 8002552:	e0a8      	b.n	80026a6 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8002554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002556:	891b      	ldrh	r3, [r3, #8]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <find_volume+0x34c>
 800255c:	230d      	movs	r3, #13
 800255e:	e0a2      	b.n	80026a6 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8002560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002562:	3334      	adds	r3, #52	@ 0x34
 8002564:	332c      	adds	r3, #44	@ 0x2c
 8002566:	4618      	mov	r0, r3
 8002568:	f7fe fc20 	bl	8000dac <ld_dword>
 800256c:	4602      	mov	r2, r0
 800256e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002570:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8002572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002574:	699b      	ldr	r3, [r3, #24]
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	647b      	str	r3, [r7, #68]	@ 0x44
 800257a:	e01f      	b.n	80025bc <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800257c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800257e:	891b      	ldrh	r3, [r3, #8]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d101      	bne.n	8002588 <find_volume+0x374>
 8002584:	230d      	movs	r3, #13
 8002586:	e08e      	b.n	80026a6 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8002588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800258a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800258c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800258e:	441a      	add	r2, r3
 8002590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002592:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002594:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002598:	2b02      	cmp	r3, #2
 800259a:	d103      	bne.n	80025a4 <find_volume+0x390>
 800259c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	e00a      	b.n	80025ba <find_volume+0x3a6>
 80025a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025a6:	699a      	ldr	r2, [r3, #24]
 80025a8:	4613      	mov	r3, r2
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	4413      	add	r3, r2
 80025ae:	085a      	lsrs	r2, r3, #1
 80025b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80025ba:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80025bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025be:	69da      	ldr	r2, [r3, #28]
 80025c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025c2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80025c6:	0a5b      	lsrs	r3, r3, #9
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d201      	bcs.n	80025d0 <find_volume+0x3bc>
 80025cc:	230d      	movs	r3, #13
 80025ce:	e06a      	b.n	80026a6 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80025d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025d2:	f04f 32ff 	mov.w	r2, #4294967295
 80025d6:	615a      	str	r2, [r3, #20]
 80025d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025da:	695a      	ldr	r2, [r3, #20]
 80025dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025de:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80025e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025e2:	2280      	movs	r2, #128	@ 0x80
 80025e4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80025e6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80025ea:	2b03      	cmp	r3, #3
 80025ec:	d149      	bne.n	8002682 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80025ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025f0:	3334      	adds	r3, #52	@ 0x34
 80025f2:	3330      	adds	r3, #48	@ 0x30
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7fe fbc1 	bl	8000d7c <ld_word>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d140      	bne.n	8002682 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8002600:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002602:	3301      	adds	r3, #1
 8002604:	4619      	mov	r1, r3
 8002606:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002608:	f7fe fe9a 	bl	8001340 <move_window>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d137      	bne.n	8002682 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 8002612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002614:	2200      	movs	r2, #0
 8002616:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800261a:	3334      	adds	r3, #52	@ 0x34
 800261c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8002620:	4618      	mov	r0, r3
 8002622:	f7fe fbab 	bl	8000d7c <ld_word>
 8002626:	4603      	mov	r3, r0
 8002628:	461a      	mov	r2, r3
 800262a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800262e:	429a      	cmp	r2, r3
 8002630:	d127      	bne.n	8002682 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8002632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002634:	3334      	adds	r3, #52	@ 0x34
 8002636:	4618      	mov	r0, r3
 8002638:	f7fe fbb8 	bl	8000dac <ld_dword>
 800263c:	4603      	mov	r3, r0
 800263e:	4a1c      	ldr	r2, [pc, #112]	@ (80026b0 <find_volume+0x49c>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d11e      	bne.n	8002682 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8002644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002646:	3334      	adds	r3, #52	@ 0x34
 8002648:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800264c:	4618      	mov	r0, r3
 800264e:	f7fe fbad 	bl	8000dac <ld_dword>
 8002652:	4603      	mov	r3, r0
 8002654:	4a17      	ldr	r2, [pc, #92]	@ (80026b4 <find_volume+0x4a0>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d113      	bne.n	8002682 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800265a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800265c:	3334      	adds	r3, #52	@ 0x34
 800265e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8002662:	4618      	mov	r0, r3
 8002664:	f7fe fba2 	bl	8000dac <ld_dword>
 8002668:	4602      	mov	r2, r0
 800266a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800266c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800266e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002670:	3334      	adds	r3, #52	@ 0x34
 8002672:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8002676:	4618      	mov	r0, r3
 8002678:	f7fe fb98 	bl	8000dac <ld_dword>
 800267c:	4602      	mov	r2, r0
 800267e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002680:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8002682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002684:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8002688:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800268a:	4b0b      	ldr	r3, [pc, #44]	@ (80026b8 <find_volume+0x4a4>)
 800268c:	881b      	ldrh	r3, [r3, #0]
 800268e:	3301      	adds	r3, #1
 8002690:	b29a      	uxth	r2, r3
 8002692:	4b09      	ldr	r3, [pc, #36]	@ (80026b8 <find_volume+0x4a4>)
 8002694:	801a      	strh	r2, [r3, #0]
 8002696:	4b08      	ldr	r3, [pc, #32]	@ (80026b8 <find_volume+0x4a4>)
 8002698:	881a      	ldrh	r2, [r3, #0]
 800269a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800269c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800269e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80026a0:	f7fe fde6 	bl	8001270 <clear_lock>
#endif
	return FR_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3758      	adds	r7, #88	@ 0x58
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	41615252 	.word	0x41615252
 80026b4:	61417272 	.word	0x61417272
 80026b8:	2000011c 	.word	0x2000011c

080026bc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80026c6:	2309      	movs	r3, #9
 80026c8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d02e      	beq.n	800272e <validate+0x72>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d02a      	beq.n	800272e <validate+0x72>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d025      	beq.n	800272e <validate+0x72>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	889a      	ldrh	r2, [r3, #4]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	88db      	ldrh	r3, [r3, #6]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d11e      	bne.n	800272e <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7fe fc41 	bl	8000f7c <lock_fs>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d014      	beq.n	800272a <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	785b      	ldrb	r3, [r3, #1]
 8002706:	4618      	mov	r0, r3
 8002708:	f00f fff0 	bl	80126ec <disk_status>
 800270c:	4603      	mov	r3, r0
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b00      	cmp	r3, #0
 8002714:	d102      	bne.n	800271c <validate+0x60>
				res = FR_OK;
 8002716:	2300      	movs	r3, #0
 8002718:	73fb      	strb	r3, [r7, #15]
 800271a:	e008      	b.n	800272e <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2100      	movs	r1, #0
 8002722:	4618      	mov	r0, r3
 8002724:	f7fe fc40 	bl	8000fa8 <unlock_fs>
 8002728:	e001      	b.n	800272e <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800272a:	230f      	movs	r3, #15
 800272c:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800272e:	7bfb      	ldrb	r3, [r7, #15]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d102      	bne.n	800273a <validate+0x7e>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	e000      	b.n	800273c <validate+0x80>
 800273a:	2300      	movs	r3, #0
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	6013      	str	r3, [r2, #0]
	return res;
 8002740:	7bfb      	ldrb	r3, [r7, #15]
}
 8002742:	4618      	mov	r0, r3
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
	...

0800274c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b088      	sub	sp, #32
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	4613      	mov	r3, r2
 8002758:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800275e:	f107 0310 	add.w	r3, r7, #16
 8002762:	4618      	mov	r0, r3
 8002764:	f7ff fcbb 	bl	80020de <get_ldnumber>
 8002768:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	2b00      	cmp	r3, #0
 800276e:	da01      	bge.n	8002774 <f_mount+0x28>
 8002770:	230b      	movs	r3, #11
 8002772:	e048      	b.n	8002806 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8002774:	4a26      	ldr	r2, [pc, #152]	@ (8002810 <f_mount+0xc4>)
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800277c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00f      	beq.n	80027a4 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8002784:	69b8      	ldr	r0, [r7, #24]
 8002786:	f7fe fd73 	bl	8001270 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	4618      	mov	r0, r3
 8002790:	f010 f8c5 	bl	801291e <ff_del_syncobj>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <f_mount+0x52>
 800279a:	2302      	movs	r3, #2
 800279c:	e033      	b.n	8002806 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	2200      	movs	r2, #0
 80027a2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00f      	beq.n	80027ca <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	b2da      	uxtb	r2, r3
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	330c      	adds	r3, #12
 80027b8:	4619      	mov	r1, r3
 80027ba:	4610      	mov	r0, r2
 80027bc:	f010 f88f 	bl	80128de <ff_cre_syncobj>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <f_mount+0x7e>
 80027c6:	2302      	movs	r3, #2
 80027c8:	e01d      	b.n	8002806 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	4910      	ldr	r1, [pc, #64]	@ (8002810 <f_mount+0xc4>)
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d002      	beq.n	80027e0 <f_mount+0x94>
 80027da:	79fb      	ldrb	r3, [r7, #7]
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d001      	beq.n	80027e4 <f_mount+0x98>
 80027e0:	2300      	movs	r3, #0
 80027e2:	e010      	b.n	8002806 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80027e4:	f107 010c 	add.w	r1, r7, #12
 80027e8:	f107 0308 	add.w	r3, r7, #8
 80027ec:	2200      	movs	r2, #0
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff fd10 	bl	8002214 <find_volume>
 80027f4:	4603      	mov	r3, r0
 80027f6:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	7dfa      	ldrb	r2, [r7, #23]
 80027fc:	4611      	mov	r1, r2
 80027fe:	4618      	mov	r0, r3
 8002800:	f7fe fbd2 	bl	8000fa8 <unlock_fs>
 8002804:	7dfb      	ldrb	r3, [r7, #23]
}
 8002806:	4618      	mov	r0, r3
 8002808:	3720      	adds	r7, #32
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20000118 	.word	0x20000118

08002814 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b09a      	sub	sp, #104	@ 0x68
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	4613      	mov	r3, r2
 8002820:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d101      	bne.n	800282c <f_open+0x18>
 8002828:	2309      	movs	r3, #9
 800282a:	e1b0      	b.n	8002b8e <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800282c:	79fb      	ldrb	r3, [r7, #7]
 800282e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002832:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8002834:	79fa      	ldrb	r2, [r7, #7]
 8002836:	f107 0114 	add.w	r1, r7, #20
 800283a:	f107 0308 	add.w	r3, r7, #8
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff fce8 	bl	8002214 <find_volume>
 8002844:	4603      	mov	r3, r0
 8002846:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800284a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800284e:	2b00      	cmp	r3, #0
 8002850:	f040 818d 	bne.w	8002b6e <f_open+0x35a>
		dj.obj.fs = fs;
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8002858:	68ba      	ldr	r2, [r7, #8]
 800285a:	f107 0318 	add.w	r3, r7, #24
 800285e:	4611      	mov	r1, r2
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff fbcb 	bl	8001ffc <follow_path>
 8002866:	4603      	mov	r3, r0
 8002868:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800286c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002870:	2b00      	cmp	r3, #0
 8002872:	d118      	bne.n	80028a6 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8002874:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002878:	b25b      	sxtb	r3, r3
 800287a:	2b00      	cmp	r3, #0
 800287c:	da03      	bge.n	8002886 <f_open+0x72>
				res = FR_INVALID_NAME;
 800287e:	2306      	movs	r3, #6
 8002880:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002884:	e00f      	b.n	80028a6 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8002886:	79fb      	ldrb	r3, [r7, #7]
 8002888:	2b01      	cmp	r3, #1
 800288a:	bf8c      	ite	hi
 800288c:	2301      	movhi	r3, #1
 800288e:	2300      	movls	r3, #0
 8002890:	b2db      	uxtb	r3, r3
 8002892:	461a      	mov	r2, r3
 8002894:	f107 0318 	add.w	r3, r7, #24
 8002898:	4611      	mov	r1, r2
 800289a:	4618      	mov	r0, r3
 800289c:	f7fe fba0 	bl	8000fe0 <chk_lock>
 80028a0:	4603      	mov	r3, r0
 80028a2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80028a6:	79fb      	ldrb	r3, [r7, #7]
 80028a8:	f003 031c 	and.w	r3, r3, #28
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d07f      	beq.n	80029b0 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 80028b0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d017      	beq.n	80028e8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80028b8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d10e      	bne.n	80028de <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80028c0:	f7fe fbea 	bl	8001098 <enq_lock>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d006      	beq.n	80028d8 <f_open+0xc4>
 80028ca:	f107 0318 	add.w	r3, r7, #24
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7ff face 	bl	8001e70 <dir_register>
 80028d4:	4603      	mov	r3, r0
 80028d6:	e000      	b.n	80028da <f_open+0xc6>
 80028d8:	2312      	movs	r3, #18
 80028da:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80028de:	79fb      	ldrb	r3, [r7, #7]
 80028e0:	f043 0308 	orr.w	r3, r3, #8
 80028e4:	71fb      	strb	r3, [r7, #7]
 80028e6:	e010      	b.n	800290a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80028e8:	7fbb      	ldrb	r3, [r7, #30]
 80028ea:	f003 0311 	and.w	r3, r3, #17
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <f_open+0xe6>
					res = FR_DENIED;
 80028f2:	2307      	movs	r3, #7
 80028f4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80028f8:	e007      	b.n	800290a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	f003 0304 	and.w	r3, r3, #4
 8002900:	2b00      	cmp	r3, #0
 8002902:	d002      	beq.n	800290a <f_open+0xf6>
 8002904:	2308      	movs	r3, #8
 8002906:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800290a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800290e:	2b00      	cmp	r3, #0
 8002910:	d168      	bne.n	80029e4 <f_open+0x1d0>
 8002912:	79fb      	ldrb	r3, [r7, #7]
 8002914:	f003 0308 	and.w	r3, r3, #8
 8002918:	2b00      	cmp	r3, #0
 800291a:	d063      	beq.n	80029e4 <f_open+0x1d0>
				dw = GET_FATTIME();
 800291c:	f00f fc84 	bl	8012228 <get_fattime>
 8002920:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8002922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002924:	330e      	adds	r3, #14
 8002926:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8002928:	4618      	mov	r0, r3
 800292a:	f7fe fa7d 	bl	8000e28 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800292e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002930:	3316      	adds	r3, #22
 8002932:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8002934:	4618      	mov	r0, r3
 8002936:	f7fe fa77 	bl	8000e28 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800293a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800293c:	330b      	adds	r3, #11
 800293e:	2220      	movs	r2, #32
 8002940:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002946:	4611      	mov	r1, r2
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff f9fd 	bl	8001d48 <ld_clust>
 800294e:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002954:	2200      	movs	r2, #0
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff fa15 	bl	8001d86 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800295c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800295e:	331c      	adds	r3, #28
 8002960:	2100      	movs	r1, #0
 8002962:	4618      	mov	r0, r3
 8002964:	f7fe fa60 	bl	8000e28 <st_dword>
					fs->wflag = 1;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2201      	movs	r2, #1
 800296c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800296e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002970:	2b00      	cmp	r3, #0
 8002972:	d037      	beq.n	80029e4 <f_open+0x1d0>
						dw = fs->winsect;
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002978:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800297a:	f107 0318 	add.w	r3, r7, #24
 800297e:	2200      	movs	r2, #0
 8002980:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002982:	4618      	mov	r0, r3
 8002984:	f7fe ff28 	bl	80017d8 <remove_chain>
 8002988:	4603      	mov	r3, r0
 800298a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800298e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002992:	2b00      	cmp	r3, #0
 8002994:	d126      	bne.n	80029e4 <f_open+0x1d0>
							res = move_window(fs, dw);
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800299a:	4618      	mov	r0, r3
 800299c:	f7fe fcd0 	bl	8001340 <move_window>
 80029a0:	4603      	mov	r3, r0
 80029a2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80029aa:	3a01      	subs	r2, #1
 80029ac:	611a      	str	r2, [r3, #16]
 80029ae:	e019      	b.n	80029e4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80029b0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d115      	bne.n	80029e4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80029b8:	7fbb      	ldrb	r3, [r7, #30]
 80029ba:	f003 0310 	and.w	r3, r3, #16
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <f_open+0x1b6>
					res = FR_NO_FILE;
 80029c2:	2304      	movs	r3, #4
 80029c4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80029c8:	e00c      	b.n	80029e4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80029ca:	79fb      	ldrb	r3, [r7, #7]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d007      	beq.n	80029e4 <f_open+0x1d0>
 80029d4:	7fbb      	ldrb	r3, [r7, #30]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d002      	beq.n	80029e4 <f_open+0x1d0>
						res = FR_DENIED;
 80029de:	2307      	movs	r3, #7
 80029e0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80029e4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d126      	bne.n	8002a3a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	f003 0308 	and.w	r3, r3, #8
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d003      	beq.n	80029fe <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80029f6:	79fb      	ldrb	r3, [r7, #7]
 80029f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029fc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8002a06:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	bf8c      	ite	hi
 8002a12:	2301      	movhi	r3, #1
 8002a14:	2300      	movls	r3, #0
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	461a      	mov	r2, r3
 8002a1a:	f107 0318 	add.w	r3, r7, #24
 8002a1e:	4611      	mov	r1, r2
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7fe fb5b 	bl	80010dc <inc_lock>
 8002a26:	4602      	mov	r2, r0
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d102      	bne.n	8002a3a <f_open+0x226>
 8002a34:	2302      	movs	r3, #2
 8002a36:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8002a3a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f040 8095 	bne.w	8002b6e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002a48:	4611      	mov	r1, r2
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff f97c 	bl	8001d48 <ld_clust>
 8002a50:	4602      	mov	r2, r0
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8002a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a58:	331c      	adds	r3, #28
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7fe f9a6 	bl	8000dac <ld_dword>
 8002a60:	4602      	mov	r2, r0
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	88da      	ldrh	r2, [r3, #6]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	79fa      	ldrb	r2, [r7, #7]
 8002a7e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	3330      	adds	r3, #48	@ 0x30
 8002a96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7fe fa10 	bl	8000ec2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	f003 0320 	and.w	r3, r3, #32
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d060      	beq.n	8002b6e <f_open+0x35a>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d05c      	beq.n	8002b6e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	68da      	ldr	r2, [r3, #12]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	895b      	ldrh	r3, [r3, #10]
 8002ac0:	025b      	lsls	r3, r3, #9
 8002ac2:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ad0:	e016      	b.n	8002b00 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7fe fced 	bl	80014b6 <get_fat>
 8002adc:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8002ade:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d802      	bhi.n	8002aea <f_open+0x2d6>
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8002aea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af0:	d102      	bne.n	8002af8 <f_open+0x2e4>
 8002af2:	2301      	movs	r3, #1
 8002af4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8002af8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002afa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b00:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d103      	bne.n	8002b10 <f_open+0x2fc>
 8002b08:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002b0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d8e0      	bhi.n	8002ad2 <f_open+0x2be>
				}
				fp->clust = clst;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002b14:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8002b16:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d127      	bne.n	8002b6e <f_open+0x35a>
 8002b1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d022      	beq.n	8002b6e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fe fca3 	bl	8001478 <clust2sect>
 8002b32:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8002b34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d103      	bne.n	8002b42 <f_open+0x32e>
						res = FR_INT_ERR;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002b40:	e015      	b.n	8002b6e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8002b42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b44:	0a5a      	lsrs	r2, r3, #9
 8002b46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b48:	441a      	add	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	7858      	ldrb	r0, [r3, #1]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6a1a      	ldr	r2, [r3, #32]
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	f00f fe05 	bl	801276c <disk_read>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d002      	beq.n	8002b6e <f_open+0x35a>
 8002b68:	2301      	movs	r3, #1
 8002b6a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8002b6e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d002      	beq.n	8002b7c <f_open+0x368>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8002b82:	4611      	mov	r1, r2
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7fe fa0f 	bl	8000fa8 <unlock_fs>
 8002b8a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3768      	adds	r7, #104	@ 0x68
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b08e      	sub	sp, #56	@ 0x38
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	60f8      	str	r0, [r7, #12]
 8002b9e:	60b9      	str	r1, [r7, #8]
 8002ba0:	607a      	str	r2, [r7, #4]
 8002ba2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	2200      	movs	r2, #0
 8002bac:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f107 0214 	add.w	r2, r7, #20
 8002bb4:	4611      	mov	r1, r2
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff fd80 	bl	80026bc <validate>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8002bc2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d107      	bne.n	8002bda <f_read+0x44>
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	7d5b      	ldrb	r3, [r3, #21]
 8002bce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002bd2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d009      	beq.n	8002bee <f_read+0x58>
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8002be0:	4611      	mov	r1, r2
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7fe f9e0 	bl	8000fa8 <unlock_fs>
 8002be8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002bec:	e13d      	b.n	8002e6a <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	7d1b      	ldrb	r3, [r3, #20]
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d106      	bne.n	8002c08 <f_read+0x72>
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	2107      	movs	r1, #7
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7fe f9d2 	bl	8000fa8 <unlock_fs>
 8002c04:	2307      	movs	r3, #7
 8002c06:	e130      	b.n	8002e6a <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	6a3b      	ldr	r3, [r7, #32]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	f240 811c 	bls.w	8002e56 <f_read+0x2c0>
 8002c1e:	6a3b      	ldr	r3, [r7, #32]
 8002c20:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8002c22:	e118      	b.n	8002e56 <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	699b      	ldr	r3, [r3, #24]
 8002c28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f040 80e4 	bne.w	8002dfa <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	0a5b      	lsrs	r3, r3, #9
 8002c38:	697a      	ldr	r2, [r7, #20]
 8002c3a:	8952      	ldrh	r2, [r2, #10]
 8002c3c:	3a01      	subs	r2, #1
 8002c3e:	4013      	ands	r3, r2
 8002c40:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d139      	bne.n	8002cbc <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d103      	bne.n	8002c58 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c56:	e013      	b.n	8002c80 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d007      	beq.n	8002c70 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	4619      	mov	r1, r3
 8002c66:	68f8      	ldr	r0, [r7, #12]
 8002c68:	f7fe feb3 	bl	80019d2 <clmt_clust>
 8002c6c:	6338      	str	r0, [r7, #48]	@ 0x30
 8002c6e:	e007      	b.n	8002c80 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	69db      	ldr	r3, [r3, #28]
 8002c76:	4619      	mov	r1, r3
 8002c78:	4610      	mov	r0, r2
 8002c7a:	f7fe fc1c 	bl	80014b6 <get_fat>
 8002c7e:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8002c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d809      	bhi.n	8002c9a <f_read+0x104>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2202      	movs	r2, #2
 8002c8a:	755a      	strb	r2, [r3, #21]
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	2102      	movs	r1, #2
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7fe f989 	bl	8000fa8 <unlock_fs>
 8002c96:	2302      	movs	r3, #2
 8002c98:	e0e7      	b.n	8002e6a <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8002c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ca0:	d109      	bne.n	8002cb6 <f_read+0x120>
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	755a      	strb	r2, [r3, #21]
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	2101      	movs	r1, #1
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7fe f97b 	bl	8000fa8 <unlock_fs>
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e0d9      	b.n	8002e6a <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cba:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	4610      	mov	r0, r2
 8002cc6:	f7fe fbd7 	bl	8001478 <clust2sect>
 8002cca:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d109      	bne.n	8002ce6 <f_read+0x150>
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	755a      	strb	r2, [r3, #21]
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	2102      	movs	r1, #2
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7fe f963 	bl	8000fa8 <unlock_fs>
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e0c1      	b.n	8002e6a <f_read+0x2d4>
			sect += csect;
 8002ce6:	69ba      	ldr	r2, [r7, #24]
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	4413      	add	r3, r2
 8002cec:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	0a5b      	lsrs	r3, r3, #9
 8002cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8002cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d03e      	beq.n	8002d78 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8002cfa:	69fa      	ldr	r2, [r7, #28]
 8002cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cfe:	4413      	add	r3, r2
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	8952      	ldrh	r2, [r2, #10]
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d905      	bls.n	8002d14 <f_read+0x17e>
					cc = fs->csize - csect;
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	895b      	ldrh	r3, [r3, #10]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	7858      	ldrb	r0, [r3, #1]
 8002d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d1e:	f00f fd25 	bl	801276c <disk_read>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d009      	beq.n	8002d3c <f_read+0x1a6>
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	755a      	strb	r2, [r3, #21]
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	2101      	movs	r1, #1
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7fe f938 	bl	8000fa8 <unlock_fs>
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e096      	b.n	8002e6a <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	7d1b      	ldrb	r3, [r3, #20]
 8002d40:	b25b      	sxtb	r3, r3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	da14      	bge.n	8002d70 <f_read+0x1da>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6a1a      	ldr	r2, [r3, #32]
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d90d      	bls.n	8002d70 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6a1a      	ldr	r2, [r3, #32]
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	025b      	lsls	r3, r3, #9
 8002d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d60:	18d0      	adds	r0, r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	3330      	adds	r3, #48	@ 0x30
 8002d66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	f7fe f888 	bl	8000e80 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8002d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d72:	025b      	lsls	r3, r3, #9
 8002d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8002d76:	e05a      	b.n	8002e2e <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d038      	beq.n	8002df4 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	7d1b      	ldrb	r3, [r3, #20]
 8002d86:	b25b      	sxtb	r3, r3
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	da1d      	bge.n	8002dc8 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	7858      	ldrb	r0, [r3, #1]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a1a      	ldr	r2, [r3, #32]
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	f00f fd06 	bl	80127ac <disk_write>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d009      	beq.n	8002dba <f_read+0x224>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2201      	movs	r2, #1
 8002daa:	755a      	strb	r2, [r3, #21]
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	2101      	movs	r1, #1
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fe f8f9 	bl	8000fa8 <unlock_fs>
 8002db6:	2301      	movs	r3, #1
 8002db8:	e057      	b.n	8002e6a <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	7d1b      	ldrb	r3, [r3, #20]
 8002dbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002dc2:	b2da      	uxtb	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	7858      	ldrb	r0, [r3, #1]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	f00f fcc9 	bl	801276c <disk_read>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d009      	beq.n	8002df4 <f_read+0x25e>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2201      	movs	r2, #1
 8002de4:	755a      	strb	r2, [r3, #21]
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	2101      	movs	r1, #1
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fe f8dc 	bl	8000fa8 <unlock_fs>
 8002df0:	2301      	movs	r3, #1
 8002df2:	e03a      	b.n	8002e6a <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e02:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8002e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8002e08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d901      	bls.n	8002e14 <f_read+0x27e>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	699b      	ldr	r3, [r3, #24]
 8002e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e22:	4413      	add	r3, r2
 8002e24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e26:	4619      	mov	r1, r3
 8002e28:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002e2a:	f7fe f829 	bl	8000e80 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8002e2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e32:	4413      	add	r3, r2
 8002e34:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	699a      	ldr	r2, [r3, #24]
 8002e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e3c:	441a      	add	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	619a      	str	r2, [r3, #24]
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e48:	441a      	add	r2, r3
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	601a      	str	r2, [r3, #0]
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f47f aee3 	bne.w	8002c24 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	2100      	movs	r1, #0
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fe f8a0 	bl	8000fa8 <unlock_fs>
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3738      	adds	r7, #56	@ 0x38
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}

08002e72 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8002e72:	b580      	push	{r7, lr}
 8002e74:	b086      	sub	sp, #24
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f107 0208 	add.w	r2, r7, #8
 8002e80:	4611      	mov	r1, r2
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7ff fc1a 	bl	80026bc <validate>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8002e8c:	7dfb      	ldrb	r3, [r7, #23]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d16d      	bne.n	8002f6e <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	7d1b      	ldrb	r3, [r3, #20]
 8002e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d067      	beq.n	8002f6e <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	7d1b      	ldrb	r3, [r3, #20]
 8002ea2:	b25b      	sxtb	r3, r3
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	da1a      	bge.n	8002ede <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	7858      	ldrb	r0, [r3, #1]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a1a      	ldr	r2, [r3, #32]
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	f00f fc78 	bl	80127ac <disk_write>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d006      	beq.n	8002ed0 <f_sync+0x5e>
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fe f86e 	bl	8000fa8 <unlock_fs>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e055      	b.n	8002f7c <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	7d1b      	ldrb	r3, [r3, #20]
 8002ed4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ed8:	b2da      	uxtb	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8002ede:	f00f f9a3 	bl	8012228 <get_fattime>
 8002ee2:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eea:	4619      	mov	r1, r3
 8002eec:	4610      	mov	r0, r2
 8002eee:	f7fe fa27 	bl	8001340 <move_window>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8002ef6:	7dfb      	ldrb	r3, [r7, #23]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d138      	bne.n	8002f6e <f_sync+0xfc>
					dir = fp->dir_ptr;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f00:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	330b      	adds	r3, #11
 8002f06:	781a      	ldrb	r2, [r3, #0]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	330b      	adds	r3, #11
 8002f0c:	f042 0220 	orr.w	r2, r2, #32
 8002f10:	b2d2      	uxtb	r2, r2
 8002f12:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6818      	ldr	r0, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	68f9      	ldr	r1, [r7, #12]
 8002f20:	f7fe ff31 	bl	8001d86 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f103 021c 	add.w	r2, r3, #28
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4610      	mov	r0, r2
 8002f32:	f7fd ff79 	bl	8000e28 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	3316      	adds	r3, #22
 8002f3a:	6939      	ldr	r1, [r7, #16]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7fd ff73 	bl	8000e28 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	3312      	adds	r3, #18
 8002f46:	2100      	movs	r1, #0
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7fd ff52 	bl	8000df2 <st_word>
					fs->wflag = 1;
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	2201      	movs	r2, #1
 8002f52:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fe fa20 	bl	800139c <sync_fs>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	7d1b      	ldrb	r3, [r3, #20]
 8002f64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f68:	b2da      	uxtb	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	7dfa      	ldrb	r2, [r7, #23]
 8002f72:	4611      	mov	r1, r2
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7fe f817 	bl	8000fa8 <unlock_fs>
 8002f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f7ff ff70 	bl	8002e72 <f_sync>
 8002f92:	4603      	mov	r3, r0
 8002f94:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d11d      	bne.n	8002fd8 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f107 0208 	add.w	r2, r7, #8
 8002fa2:	4611      	mov	r1, r2
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff fb89 	bl	80026bc <validate>
 8002faa:	4603      	mov	r3, r0
 8002fac:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8002fae:	7bfb      	ldrb	r3, [r7, #15]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d111      	bne.n	8002fd8 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7fe f91d 	bl	80011f8 <dec_lock>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8002fc2:	7bfb      	ldrb	r3, [r7, #15]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d102      	bne.n	8002fce <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7fd ffe8 	bl	8000fa8 <unlock_fs>
#endif
		}
	}
	return res;
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b090      	sub	sp, #64	@ 0x40
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
 8002fea:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f107 0208 	add.w	r2, r7, #8
 8002ff2:	4611      	mov	r1, r2
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff fb61 	bl	80026bc <validate>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8003000:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003004:	2b00      	cmp	r3, #0
 8003006:	d103      	bne.n	8003010 <f_lseek+0x2e>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	7d5b      	ldrb	r3, [r3, #21]
 800300c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8003010:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003014:	2b00      	cmp	r3, #0
 8003016:	d009      	beq.n	800302c <f_lseek+0x4a>
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800301e:	4611      	mov	r1, r2
 8003020:	4618      	mov	r0, r3
 8003022:	f7fd ffc1 	bl	8000fa8 <unlock_fs>
 8003026:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800302a:	e229      	b.n	8003480 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003030:	2b00      	cmp	r3, #0
 8003032:	f000 80ea 	beq.w	800320a <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800303c:	d164      	bne.n	8003108 <f_lseek+0x126>
			tbl = fp->cltbl;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003042:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8003044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003046:	1d1a      	adds	r2, r3, #4
 8003048:	627a      	str	r2, [r7, #36]	@ 0x24
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	617b      	str	r3, [r7, #20]
 800304e:	2302      	movs	r3, #2
 8003050:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8003058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800305a:	2b00      	cmp	r3, #0
 800305c:	d044      	beq.n	80030e8 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800305e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003060:	613b      	str	r3, [r7, #16]
 8003062:	2300      	movs	r3, #0
 8003064:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003068:	3302      	adds	r3, #2
 800306a:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800306c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003072:	3301      	adds	r3, #1
 8003074:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800307a:	4618      	mov	r0, r3
 800307c:	f7fe fa1b 	bl	80014b6 <get_fat>
 8003080:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8003082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003084:	2b01      	cmp	r3, #1
 8003086:	d809      	bhi.n	800309c <f_lseek+0xba>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2202      	movs	r2, #2
 800308c:	755a      	strb	r2, [r3, #21]
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	2102      	movs	r1, #2
 8003092:	4618      	mov	r0, r3
 8003094:	f7fd ff88 	bl	8000fa8 <unlock_fs>
 8003098:	2302      	movs	r3, #2
 800309a:	e1f1      	b.n	8003480 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800309c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800309e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a2:	d109      	bne.n	80030b8 <f_lseek+0xd6>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	755a      	strb	r2, [r3, #21]
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	2101      	movs	r1, #1
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7fd ff7a 	bl	8000fa8 <unlock_fs>
 80030b4:	2301      	movs	r3, #1
 80030b6:	e1e3      	b.n	8003480 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	3301      	adds	r3, #1
 80030bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030be:	429a      	cmp	r2, r3
 80030c0:	d0d4      	beq.n	800306c <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80030c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d809      	bhi.n	80030de <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 80030ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030cc:	1d1a      	adds	r2, r3, #4
 80030ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80030d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030d2:	601a      	str	r2, [r3, #0]
 80030d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d6:	1d1a      	adds	r2, r3, #4
 80030d8:	627a      	str	r2, [r7, #36]	@ 0x24
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d3ba      	bcc.n	800305e <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030ee:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80030f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d803      	bhi.n	8003100 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 80030f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fa:	2200      	movs	r2, #0
 80030fc:	601a      	str	r2, [r3, #0]
 80030fe:	e1b6      	b.n	800346e <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8003100:	2311      	movs	r3, #17
 8003102:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8003106:	e1b2      	b.n	800346e <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d902      	bls.n	8003118 <f_lseek+0x136>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 81a4 	beq.w	800346e <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	3b01      	subs	r3, #1
 800312a:	4619      	mov	r1, r3
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f7fe fc50 	bl	80019d2 <clmt_clust>
 8003132:	4602      	mov	r2, r0
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	69db      	ldr	r3, [r3, #28]
 800313e:	4619      	mov	r1, r3
 8003140:	4610      	mov	r0, r2
 8003142:	f7fe f999 	bl	8001478 <clust2sect>
 8003146:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d109      	bne.n	8003162 <f_lseek+0x180>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2202      	movs	r2, #2
 8003152:	755a      	strb	r2, [r3, #21]
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	2102      	movs	r1, #2
 8003158:	4618      	mov	r0, r3
 800315a:	f7fd ff25 	bl	8000fa8 <unlock_fs>
 800315e:	2302      	movs	r3, #2
 8003160:	e18e      	b.n	8003480 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	3b01      	subs	r3, #1
 8003166:	0a5b      	lsrs	r3, r3, #9
 8003168:	68ba      	ldr	r2, [r7, #8]
 800316a:	8952      	ldrh	r2, [r2, #10]
 800316c:	3a01      	subs	r2, #1
 800316e:	4013      	ands	r3, r2
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	4413      	add	r3, r2
 8003174:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800317e:	2b00      	cmp	r3, #0
 8003180:	f000 8175 	beq.w	800346e <f_lseek+0x48c>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	429a      	cmp	r2, r3
 800318c:	f000 816f 	beq.w	800346e <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	7d1b      	ldrb	r3, [r3, #20]
 8003194:	b25b      	sxtb	r3, r3
 8003196:	2b00      	cmp	r3, #0
 8003198:	da1d      	bge.n	80031d6 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	7858      	ldrb	r0, [r3, #1]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a1a      	ldr	r2, [r3, #32]
 80031a8:	2301      	movs	r3, #1
 80031aa:	f00f faff 	bl	80127ac <disk_write>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d009      	beq.n	80031c8 <f_lseek+0x1e6>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	755a      	strb	r2, [r3, #21]
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	2101      	movs	r1, #1
 80031be:	4618      	mov	r0, r3
 80031c0:	f7fd fef2 	bl	8000fa8 <unlock_fs>
 80031c4:	2301      	movs	r3, #1
 80031c6:	e15b      	b.n	8003480 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	7d1b      	ldrb	r3, [r3, #20]
 80031cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031d0:	b2da      	uxtb	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	7858      	ldrb	r0, [r3, #1]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80031e0:	2301      	movs	r3, #1
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	f00f fac2 	bl	801276c <disk_read>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d009      	beq.n	8003202 <f_lseek+0x220>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	755a      	strb	r2, [r3, #21]
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	2101      	movs	r1, #1
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7fd fed5 	bl	8000fa8 <unlock_fs>
 80031fe:	2301      	movs	r3, #1
 8003200:	e13e      	b.n	8003480 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	621a      	str	r2, [r3, #32]
 8003208:	e131      	b.n	800346e <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	429a      	cmp	r2, r3
 8003212:	d908      	bls.n	8003226 <f_lseek+0x244>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	7d1b      	ldrb	r3, [r3, #20]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d102      	bne.n	8003226 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800322c:	2300      	movs	r3, #0
 800322e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003234:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	2b00      	cmp	r3, #0
 800323a:	f000 80c0 	beq.w	80033be <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	895b      	ldrh	r3, [r3, #10]
 8003242:	025b      	lsls	r3, r3, #9
 8003244:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d01b      	beq.n	8003284 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	1e5a      	subs	r2, r3, #1
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	fbb2 f2f3 	udiv	r2, r2, r3
 8003256:	6a3b      	ldr	r3, [r7, #32]
 8003258:	1e59      	subs	r1, r3, #1
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8003260:	429a      	cmp	r2, r3
 8003262:	d30f      	bcc.n	8003284 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8003264:	6a3b      	ldr	r3, [r7, #32]
 8003266:	1e5a      	subs	r2, r3, #1
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	425b      	negs	r3, r3
 800326c:	401a      	ands	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	69db      	ldr	r3, [r3, #28]
 8003280:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003282:	e02c      	b.n	80032de <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800328a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800328c:	2b00      	cmp	r3, #0
 800328e:	d123      	bne.n	80032d8 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2100      	movs	r1, #0
 8003294:	4618      	mov	r0, r3
 8003296:	f7fe fb04 	bl	80018a2 <create_chain>
 800329a:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800329c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d109      	bne.n	80032b6 <f_lseek+0x2d4>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2202      	movs	r2, #2
 80032a6:	755a      	strb	r2, [r3, #21]
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	2102      	movs	r1, #2
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7fd fe7b 	bl	8000fa8 <unlock_fs>
 80032b2:	2302      	movs	r3, #2
 80032b4:	e0e4      	b.n	8003480 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80032b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032bc:	d109      	bne.n	80032d2 <f_lseek+0x2f0>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2201      	movs	r2, #1
 80032c2:	755a      	strb	r2, [r3, #21]
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	2101      	movs	r1, #1
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7fd fe6d 	bl	8000fa8 <unlock_fs>
 80032ce:	2301      	movs	r3, #1
 80032d0:	e0d6      	b.n	8003480 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80032d6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80032dc:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80032de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d06c      	beq.n	80033be <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 80032e4:	e044      	b.n	8003370 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 80032e6:	683a      	ldr	r2, [r7, #0]
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	603b      	str	r3, [r7, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	699a      	ldr	r2, [r3, #24]
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	441a      	add	r2, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	7d1b      	ldrb	r3, [r3, #20]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00b      	beq.n	800331e <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800330a:	4618      	mov	r0, r3
 800330c:	f7fe fac9 	bl	80018a2 <create_chain>
 8003310:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8003312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003314:	2b00      	cmp	r3, #0
 8003316:	d108      	bne.n	800332a <f_lseek+0x348>
							ofs = 0; break;
 8003318:	2300      	movs	r3, #0
 800331a:	603b      	str	r3, [r7, #0]
 800331c:	e02c      	b.n	8003378 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003322:	4618      	mov	r0, r3
 8003324:	f7fe f8c7 	bl	80014b6 <get_fat>
 8003328:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800332a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800332c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003330:	d109      	bne.n	8003346 <f_lseek+0x364>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	755a      	strb	r2, [r3, #21]
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2101      	movs	r1, #1
 800333c:	4618      	mov	r0, r3
 800333e:	f7fd fe33 	bl	8000fa8 <unlock_fs>
 8003342:	2301      	movs	r3, #1
 8003344:	e09c      	b.n	8003480 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8003346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003348:	2b01      	cmp	r3, #1
 800334a:	d904      	bls.n	8003356 <f_lseek+0x374>
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	699b      	ldr	r3, [r3, #24]
 8003350:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003352:	429a      	cmp	r2, r3
 8003354:	d309      	bcc.n	800336a <f_lseek+0x388>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2202      	movs	r2, #2
 800335a:	755a      	strb	r2, [r3, #21]
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2102      	movs	r1, #2
 8003360:	4618      	mov	r0, r3
 8003362:	f7fd fe21 	bl	8000fa8 <unlock_fs>
 8003366:	2302      	movs	r3, #2
 8003368:	e08a      	b.n	8003480 <f_lseek+0x49e>
					fp->clust = clst;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800336e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	429a      	cmp	r2, r3
 8003376:	d8b6      	bhi.n	80032e6 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	699a      	ldr	r2, [r3, #24]
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	441a      	add	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800338a:	2b00      	cmp	r3, #0
 800338c:	d017      	beq.n	80033be <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003392:	4618      	mov	r0, r3
 8003394:	f7fe f870 	bl	8001478 <clust2sect>
 8003398:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800339a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800339c:	2b00      	cmp	r3, #0
 800339e:	d109      	bne.n	80033b4 <f_lseek+0x3d2>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2202      	movs	r2, #2
 80033a4:	755a      	strb	r2, [r3, #21]
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	2102      	movs	r1, #2
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7fd fdfc 	bl	8000fa8 <unlock_fs>
 80033b0:	2302      	movs	r3, #2
 80033b2:	e065      	b.n	8003480 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	0a5b      	lsrs	r3, r3, #9
 80033b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80033ba:	4413      	add	r3, r2
 80033bc:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	699a      	ldr	r2, [r3, #24]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d90a      	bls.n	80033e0 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	699a      	ldr	r2, [r3, #24]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	7d1b      	ldrb	r3, [r3, #20]
 80033d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033da:	b2da      	uxtb	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d040      	beq.n	800346e <f_lseek+0x48c>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a1b      	ldr	r3, [r3, #32]
 80033f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d03b      	beq.n	800346e <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	7d1b      	ldrb	r3, [r3, #20]
 80033fa:	b25b      	sxtb	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	da1d      	bge.n	800343c <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	7858      	ldrb	r0, [r3, #1]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a1a      	ldr	r2, [r3, #32]
 800340e:	2301      	movs	r3, #1
 8003410:	f00f f9cc 	bl	80127ac <disk_write>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d009      	beq.n	800342e <f_lseek+0x44c>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2201      	movs	r2, #1
 800341e:	755a      	strb	r2, [r3, #21]
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	2101      	movs	r1, #1
 8003424:	4618      	mov	r0, r3
 8003426:	f7fd fdbf 	bl	8000fa8 <unlock_fs>
 800342a:	2301      	movs	r3, #1
 800342c:	e028      	b.n	8003480 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	7d1b      	ldrb	r3, [r3, #20]
 8003432:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003436:	b2da      	uxtb	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	7858      	ldrb	r0, [r3, #1]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8003446:	2301      	movs	r3, #1
 8003448:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800344a:	f00f f98f 	bl	801276c <disk_read>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d009      	beq.n	8003468 <f_lseek+0x486>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	755a      	strb	r2, [r3, #21]
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	2101      	movs	r1, #1
 800345e:	4618      	mov	r0, r3
 8003460:	f7fd fda2 	bl	8000fa8 <unlock_fs>
 8003464:	2301      	movs	r3, #1
 8003466:	e00b      	b.n	8003480 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800346c:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8003474:	4611      	mov	r1, r2
 8003476:	4618      	mov	r0, r3
 8003478:	f7fd fd96 	bl	8000fa8 <unlock_fs>
 800347c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8003480:	4618      	mov	r0, r3
 8003482:	3740      	adds	r7, #64	@ 0x40
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 800348c:	bf00      	nop
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr

08003496 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8003496:	b480      	push	{r7}
 8003498:	b083      	sub	sp, #12
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
 800349e:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 80034b0:	bf00      	nop
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
	...

080034bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	4a07      	ldr	r2, [pc, #28]	@ (80034e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80034cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	4a06      	ldr	r2, [pc, #24]	@ (80034ec <vApplicationGetIdleTaskMemory+0x30>)
 80034d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2280      	movs	r2, #128	@ 0x80
 80034d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80034da:	bf00      	nop
 80034dc:	3714      	adds	r7, #20
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	20000140 	.word	0x20000140
 80034ec:	200001e0 	.word	0x200001e0

080034f0 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	4603      	mov	r3, r0
 80034f8:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 80034fa:	20c8      	movs	r0, #200	@ 0xc8
 80034fc:	f002 fec6 	bl	800628c <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8003500:	f000 fa7a 	bl	80039f8 <ft5336_I2C_InitializeIfRequired>
}
 8003504:	bf00      	nop
 8003506:	3708      	adds	r7, #8
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	4603      	mov	r3, r0
 8003514:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8003516:	bf00      	nop
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr

08003522 <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b084      	sub	sp, #16
 8003526:	af00      	add	r7, sp, #0
 8003528:	4603      	mov	r3, r0
 800352a:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 800352c:	2300      	movs	r3, #0
 800352e:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8003530:	2300      	movs	r3, #0
 8003532:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8003534:	2300      	movs	r3, #0
 8003536:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8003538:	f000 fa5e 	bl	80039f8 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 800353c:	2300      	movs	r3, #0
 800353e:	73fb      	strb	r3, [r7, #15]
 8003540:	e010      	b.n	8003564 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 8003542:	88fb      	ldrh	r3, [r7, #6]
 8003544:	b2db      	uxtb	r3, r3
 8003546:	21a8      	movs	r1, #168	@ 0xa8
 8003548:	4618      	mov	r0, r3
 800354a:	f002 fe81 	bl	8006250 <TS_IO_Read>
 800354e:	4603      	mov	r3, r0
 8003550:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 8003552:	7b7b      	ldrb	r3, [r7, #13]
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b51      	cmp	r3, #81	@ 0x51
 8003558:	d101      	bne.n	800355e <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 800355a:	2301      	movs	r3, #1
 800355c:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 800355e:	7bfb      	ldrb	r3, [r7, #15]
 8003560:	3301      	adds	r3, #1
 8003562:	73fb      	strb	r3, [r7, #15]
 8003564:	7bfb      	ldrb	r3, [r7, #15]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d802      	bhi.n	8003570 <ft5336_ReadID+0x4e>
 800356a:	7bbb      	ldrb	r3, [r7, #14]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d0e8      	beq.n	8003542 <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8003570:	7b7b      	ldrb	r3, [r7, #13]
 8003572:	b2db      	uxtb	r3, r3
}
 8003574:	4618      	mov	r0, r3
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	4603      	mov	r3, r0
 8003584:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8003586:	88fb      	ldrh	r3, [r7, #6]
 8003588:	4618      	mov	r0, r3
 800358a:	f000 fa45 	bl	8003a18 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 800358e:	88fb      	ldrh	r3, [r7, #6]
 8003590:	4618      	mov	r0, r3
 8003592:	f000 f933 	bl	80037fc <ft5336_TS_DisableIT>
}
 8003596:	bf00      	nop
 8003598:	3708      	adds	r7, #8
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
	...

080035a0 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80035aa:	2300      	movs	r3, #0
 80035ac:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80035ae:	88fb      	ldrh	r3, [r7, #6]
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2102      	movs	r1, #2
 80035b4:	4618      	mov	r0, r3
 80035b6:	f002 fe4b 	bl	8006250 <TS_IO_Read>
 80035ba:	4603      	mov	r3, r0
 80035bc:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	f003 030f 	and.w	r3, r3, #15
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b05      	cmp	r3, #5
 80035d0:	d901      	bls.n	80035d6 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 80035d2:	2300      	movs	r3, #0
 80035d4:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 80035d6:	7bfb      	ldrb	r3, [r7, #15]
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	4b05      	ldr	r3, [pc, #20]	@ (80035f0 <ft5336_TS_DetectTouch+0x50>)
 80035dc:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 80035de:	4b04      	ldr	r3, [pc, #16]	@ (80035f0 <ft5336_TS_DetectTouch+0x50>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
 80035e6:	b2db      	uxtb	r3, r3
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3710      	adds	r7, #16
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	200003e0 	.word	0x200003e0

080035f4 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b086      	sub	sp, #24
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	4603      	mov	r3, r0
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]
 8003600:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8003602:	2300      	movs	r3, #0
 8003604:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8003606:	2300      	movs	r3, #0
 8003608:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 800360a:	2300      	movs	r3, #0
 800360c:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800360e:	2300      	movs	r3, #0
 8003610:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 8003612:	2300      	movs	r3, #0
 8003614:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8003616:	4b6d      	ldr	r3, [pc, #436]	@ (80037cc <ft5336_TS_GetXY+0x1d8>)
 8003618:	789a      	ldrb	r2, [r3, #2]
 800361a:	4b6c      	ldr	r3, [pc, #432]	@ (80037cc <ft5336_TS_GetXY+0x1d8>)
 800361c:	785b      	ldrb	r3, [r3, #1]
 800361e:	429a      	cmp	r2, r3
 8003620:	f080 80cf 	bcs.w	80037c2 <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8003624:	4b69      	ldr	r3, [pc, #420]	@ (80037cc <ft5336_TS_GetXY+0x1d8>)
 8003626:	789b      	ldrb	r3, [r3, #2]
 8003628:	2b09      	cmp	r3, #9
 800362a:	d871      	bhi.n	8003710 <ft5336_TS_GetXY+0x11c>
 800362c:	a201      	add	r2, pc, #4	@ (adr r2, 8003634 <ft5336_TS_GetXY+0x40>)
 800362e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003632:	bf00      	nop
 8003634:	0800365d 	.word	0x0800365d
 8003638:	0800366f 	.word	0x0800366f
 800363c:	08003681 	.word	0x08003681
 8003640:	08003693 	.word	0x08003693
 8003644:	080036a5 	.word	0x080036a5
 8003648:	080036b7 	.word	0x080036b7
 800364c:	080036c9 	.word	0x080036c9
 8003650:	080036db 	.word	0x080036db
 8003654:	080036ed 	.word	0x080036ed
 8003658:	080036ff 	.word	0x080036ff
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 800365c:	2304      	movs	r3, #4
 800365e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8003660:	2303      	movs	r3, #3
 8003662:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 8003664:	2306      	movs	r3, #6
 8003666:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8003668:	2305      	movs	r3, #5
 800366a:	753b      	strb	r3, [r7, #20]
      break;
 800366c:	e051      	b.n	8003712 <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 800366e:	230a      	movs	r3, #10
 8003670:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 8003672:	2309      	movs	r3, #9
 8003674:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 8003676:	230c      	movs	r3, #12
 8003678:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 800367a:	230b      	movs	r3, #11
 800367c:	753b      	strb	r3, [r7, #20]
      break;
 800367e:	e048      	b.n	8003712 <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 8003680:	2310      	movs	r3, #16
 8003682:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 8003684:	230f      	movs	r3, #15
 8003686:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8003688:	2312      	movs	r3, #18
 800368a:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 800368c:	2311      	movs	r3, #17
 800368e:	753b      	strb	r3, [r7, #20]
      break;
 8003690:	e03f      	b.n	8003712 <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 8003692:	2316      	movs	r3, #22
 8003694:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 8003696:	2315      	movs	r3, #21
 8003698:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 800369a:	2318      	movs	r3, #24
 800369c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 800369e:	2317      	movs	r3, #23
 80036a0:	753b      	strb	r3, [r7, #20]
      break;
 80036a2:	e036      	b.n	8003712 <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80036a4:	231c      	movs	r3, #28
 80036a6:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80036a8:	231b      	movs	r3, #27
 80036aa:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80036ac:	231e      	movs	r3, #30
 80036ae:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80036b0:	231d      	movs	r3, #29
 80036b2:	753b      	strb	r3, [r7, #20]
      break;
 80036b4:	e02d      	b.n	8003712 <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 80036b6:	2322      	movs	r3, #34	@ 0x22
 80036b8:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 80036ba:	2321      	movs	r3, #33	@ 0x21
 80036bc:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 80036be:	2324      	movs	r3, #36	@ 0x24
 80036c0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 80036c2:	2323      	movs	r3, #35	@ 0x23
 80036c4:	753b      	strb	r3, [r7, #20]
      break;
 80036c6:	e024      	b.n	8003712 <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 80036c8:	2328      	movs	r3, #40	@ 0x28
 80036ca:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 80036cc:	2327      	movs	r3, #39	@ 0x27
 80036ce:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 80036d0:	232a      	movs	r3, #42	@ 0x2a
 80036d2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 80036d4:	2329      	movs	r3, #41	@ 0x29
 80036d6:	753b      	strb	r3, [r7, #20]
      break;
 80036d8:	e01b      	b.n	8003712 <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 80036da:	232e      	movs	r3, #46	@ 0x2e
 80036dc:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 80036de:	232d      	movs	r3, #45	@ 0x2d
 80036e0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 80036e2:	2330      	movs	r3, #48	@ 0x30
 80036e4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 80036e6:	232f      	movs	r3, #47	@ 0x2f
 80036e8:	753b      	strb	r3, [r7, #20]
      break;
 80036ea:	e012      	b.n	8003712 <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 80036ec:	2334      	movs	r3, #52	@ 0x34
 80036ee:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 80036f0:	2333      	movs	r3, #51	@ 0x33
 80036f2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 80036f4:	2336      	movs	r3, #54	@ 0x36
 80036f6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 80036f8:	2335      	movs	r3, #53	@ 0x35
 80036fa:	753b      	strb	r3, [r7, #20]
      break;
 80036fc:	e009      	b.n	8003712 <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 80036fe:	233a      	movs	r3, #58	@ 0x3a
 8003700:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 8003702:	2339      	movs	r3, #57	@ 0x39
 8003704:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8003706:	233c      	movs	r3, #60	@ 0x3c
 8003708:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 800370a:	233b      	movs	r3, #59	@ 0x3b
 800370c:	753b      	strb	r3, [r7, #20]
      break;
 800370e:	e000      	b.n	8003712 <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8003710:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 8003712:	89fb      	ldrh	r3, [r7, #14]
 8003714:	b2db      	uxtb	r3, r3
 8003716:	7dfa      	ldrb	r2, [r7, #23]
 8003718:	4611      	mov	r1, r2
 800371a:	4618      	mov	r0, r3
 800371c:	f002 fd98 	bl	8006250 <TS_IO_Read>
 8003720:	4603      	mov	r3, r0
 8003722:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8003724:	7cfb      	ldrb	r3, [r7, #19]
 8003726:	b2db      	uxtb	r3, r3
 8003728:	461a      	mov	r2, r3
 800372a:	4b29      	ldr	r3, [pc, #164]	@ (80037d0 <ft5336_TS_GetXY+0x1dc>)
 800372c:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800372e:	89fb      	ldrh	r3, [r7, #14]
 8003730:	b2db      	uxtb	r3, r3
 8003732:	7dba      	ldrb	r2, [r7, #22]
 8003734:	4611      	mov	r1, r2
 8003736:	4618      	mov	r0, r3
 8003738:	f002 fd8a 	bl	8006250 <TS_IO_Read>
 800373c:	4603      	mov	r3, r0
 800373e:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8003740:	7cfb      	ldrb	r3, [r7, #19]
 8003742:	b2db      	uxtb	r3, r3
 8003744:	021b      	lsls	r3, r3, #8
 8003746:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800374a:	b21a      	sxth	r2, r3
 800374c:	4b20      	ldr	r3, [pc, #128]	@ (80037d0 <ft5336_TS_GetXY+0x1dc>)
 800374e:	881b      	ldrh	r3, [r3, #0]
 8003750:	b21b      	sxth	r3, r3
 8003752:	4313      	orrs	r3, r2
 8003754:	b21b      	sxth	r3, r3
 8003756:	b29a      	uxth	r2, r3
 8003758:	4b1d      	ldr	r3, [pc, #116]	@ (80037d0 <ft5336_TS_GetXY+0x1dc>)
 800375a:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 800375c:	4b1c      	ldr	r3, [pc, #112]	@ (80037d0 <ft5336_TS_GetXY+0x1dc>)
 800375e:	881a      	ldrh	r2, [r3, #0]
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 8003764:	89fb      	ldrh	r3, [r7, #14]
 8003766:	b2db      	uxtb	r3, r3
 8003768:	7d7a      	ldrb	r2, [r7, #21]
 800376a:	4611      	mov	r1, r2
 800376c:	4618      	mov	r0, r3
 800376e:	f002 fd6f 	bl	8006250 <TS_IO_Read>
 8003772:	4603      	mov	r3, r0
 8003774:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8003776:	7cfb      	ldrb	r3, [r7, #19]
 8003778:	b2db      	uxtb	r3, r3
 800377a:	461a      	mov	r2, r3
 800377c:	4b14      	ldr	r3, [pc, #80]	@ (80037d0 <ft5336_TS_GetXY+0x1dc>)
 800377e:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 8003780:	89fb      	ldrh	r3, [r7, #14]
 8003782:	b2db      	uxtb	r3, r3
 8003784:	7d3a      	ldrb	r2, [r7, #20]
 8003786:	4611      	mov	r1, r2
 8003788:	4618      	mov	r0, r3
 800378a:	f002 fd61 	bl	8006250 <TS_IO_Read>
 800378e:	4603      	mov	r3, r0
 8003790:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8003792:	7cfb      	ldrb	r3, [r7, #19]
 8003794:	b2db      	uxtb	r3, r3
 8003796:	021b      	lsls	r3, r3, #8
 8003798:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800379c:	b21a      	sxth	r2, r3
 800379e:	4b0c      	ldr	r3, [pc, #48]	@ (80037d0 <ft5336_TS_GetXY+0x1dc>)
 80037a0:	881b      	ldrh	r3, [r3, #0]
 80037a2:	b21b      	sxth	r3, r3
 80037a4:	4313      	orrs	r3, r2
 80037a6:	b21b      	sxth	r3, r3
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	4b09      	ldr	r3, [pc, #36]	@ (80037d0 <ft5336_TS_GetXY+0x1dc>)
 80037ac:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80037ae:	4b08      	ldr	r3, [pc, #32]	@ (80037d0 <ft5336_TS_GetXY+0x1dc>)
 80037b0:	881a      	ldrh	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 80037b6:	4b05      	ldr	r3, [pc, #20]	@ (80037cc <ft5336_TS_GetXY+0x1d8>)
 80037b8:	789b      	ldrb	r3, [r3, #2]
 80037ba:	3301      	adds	r3, #1
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	4b03      	ldr	r3, [pc, #12]	@ (80037cc <ft5336_TS_GetXY+0x1d8>)
 80037c0:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 80037c2:	bf00      	nop
 80037c4:	3718      	adds	r7, #24
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	200003e0 	.word	0x200003e0
 80037d0:	200003e4 	.word	0x200003e4

080037d4 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	4603      	mov	r3, r0
 80037dc:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 80037de:	2300      	movs	r3, #0
 80037e0:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 80037e2:	2301      	movs	r3, #1
 80037e4:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 80037e6:	88fb      	ldrh	r3, [r7, #6]
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	7bfa      	ldrb	r2, [r7, #15]
 80037ec:	21a4      	movs	r1, #164	@ 0xa4
 80037ee:	4618      	mov	r0, r3
 80037f0:	f002 fd14 	bl	800621c <TS_IO_Write>
}
 80037f4:	bf00      	nop
 80037f6:	3710      	adds	r7, #16
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	4603      	mov	r3, r0
 8003804:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8003806:	2300      	movs	r3, #0
 8003808:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800380a:	2300      	movs	r3, #0
 800380c:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800380e:	88fb      	ldrh	r3, [r7, #6]
 8003810:	b2db      	uxtb	r3, r3
 8003812:	7bfa      	ldrb	r2, [r7, #15]
 8003814:	21a4      	movs	r1, #164	@ 0xa4
 8003816:	4618      	mov	r0, r3
 8003818:	f002 fd00 	bl	800621c <TS_IO_Write>
}
 800381c:	bf00      	nop
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	4603      	mov	r3, r0
 800382c:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	4603      	mov	r3, r0
 8003844:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr

08003852 <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b084      	sub	sp, #16
 8003856:	af00      	add	r7, sp, #0
 8003858:	4603      	mov	r3, r0
 800385a:	6039      	str	r1, [r7, #0]
 800385c:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 800385e:	2300      	movs	r3, #0
 8003860:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 8003862:	88fb      	ldrh	r3, [r7, #6]
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2101      	movs	r1, #1
 8003868:	4618      	mov	r0, r3
 800386a:	f002 fcf1 	bl	8006250 <TS_IO_Read>
 800386e:	4603      	mov	r3, r0
 8003870:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 8003872:	7bfb      	ldrb	r3, [r7, #15]
 8003874:	b2db      	uxtb	r3, r3
 8003876:	461a      	mov	r2, r3
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	601a      	str	r2, [r3, #0]
}
 800387c:	bf00      	nop
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b086      	sub	sp, #24
 8003888:	af00      	add	r7, sp, #0
 800388a:	60b9      	str	r1, [r7, #8]
 800388c:	607a      	str	r2, [r7, #4]
 800388e:	603b      	str	r3, [r7, #0]
 8003890:	4603      	mov	r3, r0
 8003892:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8003894:	2300      	movs	r3, #0
 8003896:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 8003898:	2300      	movs	r3, #0
 800389a:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 800389c:	2300      	movs	r3, #0
 800389e:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 80038a0:	2300      	movs	r3, #0
 80038a2:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 80038a4:	4b4d      	ldr	r3, [pc, #308]	@ (80039dc <ft5336_TS_GetTouchInfo+0x158>)
 80038a6:	785b      	ldrb	r3, [r3, #1]
 80038a8:	461a      	mov	r2, r3
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	4293      	cmp	r3, r2
 80038ae:	f080 8090 	bcs.w	80039d2 <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	2b09      	cmp	r3, #9
 80038b6:	d85d      	bhi.n	8003974 <ft5336_TS_GetTouchInfo+0xf0>
 80038b8:	a201      	add	r2, pc, #4	@ (adr r2, 80038c0 <ft5336_TS_GetTouchInfo+0x3c>)
 80038ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038be:	bf00      	nop
 80038c0:	080038e9 	.word	0x080038e9
 80038c4:	080038f7 	.word	0x080038f7
 80038c8:	08003905 	.word	0x08003905
 80038cc:	08003913 	.word	0x08003913
 80038d0:	08003921 	.word	0x08003921
 80038d4:	0800392f 	.word	0x0800392f
 80038d8:	0800393d 	.word	0x0800393d
 80038dc:	0800394b 	.word	0x0800394b
 80038e0:	08003959 	.word	0x08003959
 80038e4:	08003967 	.word	0x08003967
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 80038e8:	2303      	movs	r3, #3
 80038ea:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 80038ec:	2307      	movs	r3, #7
 80038ee:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 80038f0:	2308      	movs	r3, #8
 80038f2:	757b      	strb	r3, [r7, #21]
      break;
 80038f4:	e03f      	b.n	8003976 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 80038f6:	2309      	movs	r3, #9
 80038f8:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 80038fa:	230d      	movs	r3, #13
 80038fc:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 80038fe:	230e      	movs	r3, #14
 8003900:	757b      	strb	r3, [r7, #21]
      break;
 8003902:	e038      	b.n	8003976 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8003904:	230f      	movs	r3, #15
 8003906:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8003908:	2313      	movs	r3, #19
 800390a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 800390c:	2314      	movs	r3, #20
 800390e:	757b      	strb	r3, [r7, #21]
      break;
 8003910:	e031      	b.n	8003976 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 8003912:	2315      	movs	r3, #21
 8003914:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8003916:	2319      	movs	r3, #25
 8003918:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 800391a:	231a      	movs	r3, #26
 800391c:	757b      	strb	r3, [r7, #21]
      break;
 800391e:	e02a      	b.n	8003976 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 8003920:	231b      	movs	r3, #27
 8003922:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8003924:	231f      	movs	r3, #31
 8003926:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8003928:	2320      	movs	r3, #32
 800392a:	757b      	strb	r3, [r7, #21]
      break;
 800392c:	e023      	b.n	8003976 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 800392e:	2321      	movs	r3, #33	@ 0x21
 8003930:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 8003932:	2325      	movs	r3, #37	@ 0x25
 8003934:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8003936:	2326      	movs	r3, #38	@ 0x26
 8003938:	757b      	strb	r3, [r7, #21]
      break;
 800393a:	e01c      	b.n	8003976 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 800393c:	2327      	movs	r3, #39	@ 0x27
 800393e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 8003940:	232b      	movs	r3, #43	@ 0x2b
 8003942:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8003944:	232c      	movs	r3, #44	@ 0x2c
 8003946:	757b      	strb	r3, [r7, #21]
      break;
 8003948:	e015      	b.n	8003976 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 800394a:	232d      	movs	r3, #45	@ 0x2d
 800394c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 800394e:	2331      	movs	r3, #49	@ 0x31
 8003950:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 8003952:	2332      	movs	r3, #50	@ 0x32
 8003954:	757b      	strb	r3, [r7, #21]
      break;
 8003956:	e00e      	b.n	8003976 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8003958:	2333      	movs	r3, #51	@ 0x33
 800395a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 800395c:	2337      	movs	r3, #55	@ 0x37
 800395e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 8003960:	2338      	movs	r3, #56	@ 0x38
 8003962:	757b      	strb	r3, [r7, #21]
      break;
 8003964:	e007      	b.n	8003976 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 8003966:	2339      	movs	r3, #57	@ 0x39
 8003968:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 800396a:	233d      	movs	r3, #61	@ 0x3d
 800396c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 800396e:	233e      	movs	r3, #62	@ 0x3e
 8003970:	757b      	strb	r3, [r7, #21]
      break;
 8003972:	e000      	b.n	8003976 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 8003974:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8003976:	89fb      	ldrh	r3, [r7, #14]
 8003978:	b2db      	uxtb	r3, r3
 800397a:	7dfa      	ldrb	r2, [r7, #23]
 800397c:	4611      	mov	r1, r2
 800397e:	4618      	mov	r0, r3
 8003980:	f002 fc66 	bl	8006250 <TS_IO_Read>
 8003984:	4603      	mov	r3, r0
 8003986:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8003988:	7d3b      	ldrb	r3, [r7, #20]
 800398a:	b2db      	uxtb	r3, r3
 800398c:	119b      	asrs	r3, r3, #6
 800398e:	f003 0203 	and.w	r2, r3, #3
 8003992:	6a3b      	ldr	r3, [r7, #32]
 8003994:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 8003996:	89fb      	ldrh	r3, [r7, #14]
 8003998:	b2db      	uxtb	r3, r3
 800399a:	7dba      	ldrb	r2, [r7, #22]
 800399c:	4611      	mov	r1, r2
 800399e:	4618      	mov	r0, r3
 80039a0:	f002 fc56 	bl	8006250 <TS_IO_Read>
 80039a4:	4603      	mov	r3, r0
 80039a6:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 80039a8:	7d3b      	ldrb	r3, [r7, #20]
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	461a      	mov	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 80039b2:	89fb      	ldrh	r3, [r7, #14]
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	7d7a      	ldrb	r2, [r7, #21]
 80039b8:	4611      	mov	r1, r2
 80039ba:	4618      	mov	r0, r3
 80039bc:	f002 fc48 	bl	8006250 <TS_IO_Read>
 80039c0:	4603      	mov	r3, r0
 80039c2:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 80039c4:	7d3b      	ldrb	r3, [r7, #20]
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	111b      	asrs	r3, r3, #4
 80039ca:	f003 0204 	and.w	r2, r3, #4
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 80039d2:	bf00      	nop
 80039d4:	3718      	adds	r7, #24
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	200003e0 	.word	0x200003e0

080039e0 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 80039e4:	4b03      	ldr	r3, [pc, #12]	@ (80039f4 <ft5336_Get_I2C_InitializedStatus+0x14>)
 80039e6:	781b      	ldrb	r3, [r3, #0]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	200003e0 	.word	0x200003e0

080039f8 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 80039fc:	f7ff fff0 	bl	80039e0 <ft5336_Get_I2C_InitializedStatus>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d104      	bne.n	8003a10 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8003a06:	f002 fbff 	bl	8006208 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8003a0a:	4b02      	ldr	r3, [pc, #8]	@ (8003a14 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	701a      	strb	r2, [r3, #0]
  }
}
 8003a10:	bf00      	nop
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	200003e0 	.word	0x200003e0

08003a18 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b085      	sub	sp, #20
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	4603      	mov	r3, r0
 8003a20:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8003a22:	2300      	movs	r3, #0
 8003a24:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8003a26:	68fb      	ldr	r3, [r7, #12]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003a38:	f3bf 8f4f 	dsb	sy
}
 8003a3c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003a3e:	f3bf 8f6f 	isb	sy
}
 8003a42:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8003a44:	4b0d      	ldr	r3, [pc, #52]	@ (8003a7c <SCB_EnableICache+0x48>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003a4c:	f3bf 8f4f 	dsb	sy
}
 8003a50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003a52:	f3bf 8f6f 	isb	sy
}
 8003a56:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8003a58:	4b08      	ldr	r3, [pc, #32]	@ (8003a7c <SCB_EnableICache+0x48>)
 8003a5a:	695b      	ldr	r3, [r3, #20]
 8003a5c:	4a07      	ldr	r2, [pc, #28]	@ (8003a7c <SCB_EnableICache+0x48>)
 8003a5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a62:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003a64:	f3bf 8f4f 	dsb	sy
}
 8003a68:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003a6a:	f3bf 8f6f 	isb	sy
}
 8003a6e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8003a70:	bf00      	nop
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	e000ed00 	.word	0xe000ed00

08003a80 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8003a86:	4b1f      	ldr	r3, [pc, #124]	@ (8003b04 <SCB_EnableDCache+0x84>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003a8e:	f3bf 8f4f 	dsb	sy
}
 8003a92:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8003a94:	4b1b      	ldr	r3, [pc, #108]	@ (8003b04 <SCB_EnableDCache+0x84>)
 8003a96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a9a:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	0b5b      	lsrs	r3, r3, #13
 8003aa0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003aa4:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	08db      	lsrs	r3, r3, #3
 8003aaa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003aae:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	015a      	lsls	r2, r3, #5
 8003ab4:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8003ab8:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8003aba:	68ba      	ldr	r2, [r7, #8]
 8003abc:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003abe:	4911      	ldr	r1, [pc, #68]	@ (8003b04 <SCB_EnableDCache+0x84>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	1e5a      	subs	r2, r3, #1
 8003aca:	60ba      	str	r2, [r7, #8]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d1ef      	bne.n	8003ab0 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	1e5a      	subs	r2, r3, #1
 8003ad4:	60fa      	str	r2, [r7, #12]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1e5      	bne.n	8003aa6 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8003ada:	f3bf 8f4f 	dsb	sy
}
 8003ade:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8003ae0:	4b08      	ldr	r3, [pc, #32]	@ (8003b04 <SCB_EnableDCache+0x84>)
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	4a07      	ldr	r2, [pc, #28]	@ (8003b04 <SCB_EnableDCache+0x84>)
 8003ae6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aea:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003aec:	f3bf 8f4f 	dsb	sy
}
 8003af0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003af2:	f3bf 8f6f 	isb	sy
}
 8003af6:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8003af8:	bf00      	nop
 8003afa:	3714      	adds	r7, #20
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	e000ed00 	.word	0xe000ed00

08003b08 <whatBodyPart>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
enum BodyPart whatBodyPart(uint8_t frontX, uint8_t frontY, uint8_t backX, uint8_t backY, uint8_t missingX, uint8_t missingY)
{
 8003b08:	b490      	push	{r4, r7}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	4604      	mov	r4, r0
 8003b10:	4608      	mov	r0, r1
 8003b12:	4611      	mov	r1, r2
 8003b14:	461a      	mov	r2, r3
 8003b16:	4623      	mov	r3, r4
 8003b18:	71fb      	strb	r3, [r7, #7]
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	71bb      	strb	r3, [r7, #6]
 8003b1e:	460b      	mov	r3, r1
 8003b20:	717b      	strb	r3, [r7, #5]
 8003b22:	4613      	mov	r3, r2
 8003b24:	713b      	strb	r3, [r7, #4]
	/*
	  . F .
	  . X .
	  . B .
	*/
	if (frontX == backX)
 8003b26:	79fa      	ldrb	r2, [r7, #7]
 8003b28:	797b      	ldrb	r3, [r7, #5]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d101      	bne.n	8003b32 <whatBodyPart+0x2a>
		return BottomTop;
 8003b2e:	2302      	movs	r3, #2
 8003b30:	e046      	b.n	8003bc0 <whatBodyPart+0xb8>
	/*
	  . . .
	  F X B
	  . . .
	*/
	if (frontY == backY)
 8003b32:	79ba      	ldrb	r2, [r7, #6]
 8003b34:	793b      	ldrb	r3, [r7, #4]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d101      	bne.n	8003b3e <whatBodyPart+0x36>
		return LeftRight;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e040      	b.n	8003bc0 <whatBodyPart+0xb8>
	/*
	  . B .       . . .
	  F X .       . X B
	  . . .       . F .
	*/
	if (frontX < backX && frontY > backY)
 8003b3e:	79fa      	ldrb	r2, [r7, #7]
 8003b40:	797b      	ldrb	r3, [r7, #5]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d20b      	bcs.n	8003b5e <whatBodyPart+0x56>
 8003b46:	79ba      	ldrb	r2, [r7, #6]
 8003b48:	793b      	ldrb	r3, [r7, #4]
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d907      	bls.n	8003b5e <whatBodyPart+0x56>
	{
		if (missingX == frontX)
 8003b4e:	7c3a      	ldrb	r2, [r7, #16]
 8003b50:	79fb      	ldrb	r3, [r7, #7]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d101      	bne.n	8003b5a <whatBodyPart+0x52>
			return BottomRight;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e032      	b.n	8003bc0 <whatBodyPart+0xb8>
		else
			return LeftTop;
 8003b5a:	2304      	movs	r3, #4
 8003b5c:	e030      	b.n	8003bc0 <whatBodyPart+0xb8>
	/*
	  . . .       . F .
	  F X .       . X B
	  . B .       . . .
	*/
	if (frontX < backX && frontY < backY)
 8003b5e:	79fa      	ldrb	r2, [r7, #7]
 8003b60:	797b      	ldrb	r3, [r7, #5]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d20b      	bcs.n	8003b7e <whatBodyPart+0x76>
 8003b66:	79ba      	ldrb	r2, [r7, #6]
 8003b68:	793b      	ldrb	r3, [r7, #4]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d207      	bcs.n	8003b7e <whatBodyPart+0x76>
	{
		if (missingX == frontX)
 8003b6e:	7c3a      	ldrb	r2, [r7, #16]
 8003b70:	79fb      	ldrb	r3, [r7, #7]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d101      	bne.n	8003b7a <whatBodyPart+0x72>
			return RightTop;
 8003b76:	2305      	movs	r3, #5
 8003b78:	e022      	b.n	8003bc0 <whatBodyPart+0xb8>
		else
			return BottomLeft;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	e020      	b.n	8003bc0 <whatBodyPart+0xb8>
	/*
	  . . .       . F .
	  . X F       B X .
	  . B .       . . .
	*/
	if (frontX > backX && frontY < backY)
 8003b7e:	79fa      	ldrb	r2, [r7, #7]
 8003b80:	797b      	ldrb	r3, [r7, #5]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d90b      	bls.n	8003b9e <whatBodyPart+0x96>
 8003b86:	79ba      	ldrb	r2, [r7, #6]
 8003b88:	793b      	ldrb	r3, [r7, #4]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d207      	bcs.n	8003b9e <whatBodyPart+0x96>
	{
		if (missingX == frontX)
 8003b8e:	7c3a      	ldrb	r2, [r7, #16]
 8003b90:	79fb      	ldrb	r3, [r7, #7]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d101      	bne.n	8003b9a <whatBodyPart+0x92>
			return LeftTop;
 8003b96:	2304      	movs	r3, #4
 8003b98:	e012      	b.n	8003bc0 <whatBodyPart+0xb8>
		else
			return BottomRight;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e010      	b.n	8003bc0 <whatBodyPart+0xb8>
	/*
	  . B .       . . .
	  . X F       B X .
	  . . .       . F .
	*/
	if (frontX > backX && frontY > backY)
 8003b9e:	79fa      	ldrb	r2, [r7, #7]
 8003ba0:	797b      	ldrb	r3, [r7, #5]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d90b      	bls.n	8003bbe <whatBodyPart+0xb6>
 8003ba6:	79ba      	ldrb	r2, [r7, #6]
 8003ba8:	793b      	ldrb	r3, [r7, #4]
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d907      	bls.n	8003bbe <whatBodyPart+0xb6>
	{
		if (missingX == frontX)
 8003bae:	7c3a      	ldrb	r2, [r7, #16]
 8003bb0:	79fb      	ldrb	r3, [r7, #7]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d101      	bne.n	8003bba <whatBodyPart+0xb2>
			return BottomLeft;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	e002      	b.n	8003bc0 <whatBodyPart+0xb8>
		else
			return RightTop;
 8003bba:	2305      	movs	r3, #5
 8003bbc:	e000      	b.n	8003bc0 <whatBodyPart+0xb8>
	}

	return BottomTop; // ne devrait jamais arriver
 8003bbe:	2302      	movs	r3, #2
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3708      	adds	r7, #8
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bc90      	pop	{r4, r7}
 8003bc8:	4770      	bx	lr
	...

08003bcc <isSnakePosition>:

uint8_t isSnakePosition(uint8_t x, uint8_t y)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	460a      	mov	r2, r1
 8003bd6:	71fb      	strb	r3, [r7, #7]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	71bb      	strb	r3, [r7, #6]
	if (x == snakeHeadPosition[0] && y == snakeHeadPosition[1])
 8003bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8003c54 <isSnakePosition+0x88>)
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	79fa      	ldrb	r2, [r7, #7]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d106      	bne.n	8003bf4 <isSnakePosition+0x28>
 8003be6:	4b1b      	ldr	r3, [pc, #108]	@ (8003c54 <isSnakePosition+0x88>)
 8003be8:	785b      	ldrb	r3, [r3, #1]
 8003bea:	79ba      	ldrb	r2, [r7, #6]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d101      	bne.n	8003bf4 <isSnakePosition+0x28>
		return 1;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e029      	b.n	8003c48 <isSnakePosition+0x7c>

	for (int i = 0; i < snakeSize; i++)
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	60fb      	str	r3, [r7, #12]
 8003bf8:	e013      	b.n	8003c22 <isSnakePosition+0x56>
	{
		if (x == snakeBodyPosition[i][0] && y == snakeBodyPosition[i][1])
 8003bfa:	4a17      	ldr	r2, [pc, #92]	@ (8003c58 <isSnakePosition+0x8c>)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8003c02:	79fa      	ldrb	r2, [r7, #7]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d109      	bne.n	8003c1c <isSnakePosition+0x50>
 8003c08:	4a13      	ldr	r2, [pc, #76]	@ (8003c58 <isSnakePosition+0x8c>)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	4413      	add	r3, r2
 8003c10:	785b      	ldrb	r3, [r3, #1]
 8003c12:	79ba      	ldrb	r2, [r7, #6]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d101      	bne.n	8003c1c <isSnakePosition+0x50>
			return 1;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e015      	b.n	8003c48 <isSnakePosition+0x7c>
	for (int i = 0; i < snakeSize; i++)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	3301      	adds	r3, #1
 8003c20:	60fb      	str	r3, [r7, #12]
 8003c22:	4b0e      	ldr	r3, [pc, #56]	@ (8003c5c <isSnakePosition+0x90>)
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	461a      	mov	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	dbe5      	blt.n	8003bfa <isSnakePosition+0x2e>
	}

	if (x == snakeTailPosition[0] && y == snakeTailPosition[1])
 8003c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8003c60 <isSnakePosition+0x94>)
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	79fa      	ldrb	r2, [r7, #7]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d106      	bne.n	8003c46 <isSnakePosition+0x7a>
 8003c38:	4b09      	ldr	r3, [pc, #36]	@ (8003c60 <isSnakePosition+0x94>)
 8003c3a:	785b      	ldrb	r3, [r3, #1]
 8003c3c:	79ba      	ldrb	r2, [r7, #6]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d101      	bne.n	8003c46 <isSnakePosition+0x7a>
		return 1;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e000      	b.n	8003c48 <isSnakePosition+0x7c>

	return 0;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3714      	adds	r7, #20
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr
 8003c54:	20000038 	.word	0x20000038
 8003c58:	20000ab4 	.word	0x20000ab4
 8003c5c:	20000aa0 	.word	0x20000aa0
 8003c60:	2000003c 	.word	0x2000003c

08003c64 <isApplePosition>:

uint8_t isApplePosition(uint8_t x, uint8_t y, uint8_t appleIndex)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b085      	sub	sp, #20
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	71fb      	strb	r3, [r7, #7]
 8003c6e:	460b      	mov	r3, r1
 8003c70:	71bb      	strb	r3, [r7, #6]
 8003c72:	4613      	mov	r3, r2
 8003c74:	717b      	strb	r3, [r7, #5]
	for (int i = 0; i < NB_APPLES; i++)
 8003c76:	2300      	movs	r3, #0
 8003c78:	60fb      	str	r3, [r7, #12]
 8003c7a:	e019      	b.n	8003cb0 <isApplePosition+0x4c>
	{
		if (i == appleIndex)
 8003c7c:	797b      	ldrb	r3, [r7, #5]
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d011      	beq.n	8003ca8 <isApplePosition+0x44>
			continue;

		if (x == applePosition[i][0] && y == applePosition[i][1])
 8003c84:	79fb      	ldrb	r3, [r7, #7]
 8003c86:	490f      	ldr	r1, [pc, #60]	@ (8003cc4 <isApplePosition+0x60>)
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	f911 2012 	ldrsb.w	r2, [r1, r2, lsl #1]
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d10b      	bne.n	8003caa <isApplePosition+0x46>
 8003c92:	79ba      	ldrb	r2, [r7, #6]
 8003c94:	490b      	ldr	r1, [pc, #44]	@ (8003cc4 <isApplePosition+0x60>)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	440b      	add	r3, r1
 8003c9c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d102      	bne.n	8003caa <isApplePosition+0x46>
			return 1;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e007      	b.n	8003cb8 <isApplePosition+0x54>
			continue;
 8003ca8:	bf00      	nop
	for (int i = 0; i < NB_APPLES; i++)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	3301      	adds	r3, #1
 8003cae:	60fb      	str	r3, [r7, #12]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2b03      	cmp	r3, #3
 8003cb4:	dde2      	ble.n	8003c7c <isApplePosition+0x18>
	}

	return 0;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3714      	adds	r7, #20
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	20000ba8 	.word	0x20000ba8

08003cc8 <updateJoystickDirection>:

void updateJoystickDirection()
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8003cce:	463b      	mov	r3, r7
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	601a      	str	r2, [r3, #0]
 8003cd4:	605a      	str	r2, [r3, #4]
 8003cd6:	609a      	str	r2, [r3, #8]
 8003cd8:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	60bb      	str	r3, [r7, #8]
	sConfig.Channel = ADC_CHANNEL_8;
 8003ce2:	2308      	movs	r3, #8
 8003ce4:	603b      	str	r3, [r7, #0]

	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8003ce6:	463b      	mov	r3, r7
 8003ce8:	4619      	mov	r1, r3
 8003cea:	482f      	ldr	r0, [pc, #188]	@ (8003da8 <updateJoystickDirection+0xe0>)
 8003cec:	f006 fef4 	bl	800aad8 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc3);
 8003cf0:	482d      	ldr	r0, [pc, #180]	@ (8003da8 <updateJoystickDirection+0xe0>)
 8003cf2:	f006 fd8b 	bl	800a80c <HAL_ADC_Start>
	while (HAL_ADC_PollForConversion(&hadc3, 100) != HAL_OK)
 8003cf6:	bf00      	nop
 8003cf8:	2164      	movs	r1, #100	@ 0x64
 8003cfa:	482b      	ldr	r0, [pc, #172]	@ (8003da8 <updateJoystickDirection+0xe0>)
 8003cfc:	f006 fe54 	bl	800a9a8 <HAL_ADC_PollForConversion>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1f8      	bne.n	8003cf8 <updateJoystickDirection+0x30>
		;
	joystick_v = HAL_ADC_GetValue(&hadc3);
 8003d06:	4828      	ldr	r0, [pc, #160]	@ (8003da8 <updateJoystickDirection+0xe0>)
 8003d08:	f006 fed9 	bl	800aabe <HAL_ADC_GetValue>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	4a27      	ldr	r2, [pc, #156]	@ (8003dac <updateJoystickDirection+0xe4>)
 8003d10:	6013      	str	r3, [r2, #0]

	HAL_ADC_Start(&hadc1);
 8003d12:	4827      	ldr	r0, [pc, #156]	@ (8003db0 <updateJoystickDirection+0xe8>)
 8003d14:	f006 fd7a 	bl	800a80c <HAL_ADC_Start>
	while (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK)
 8003d18:	bf00      	nop
 8003d1a:	2164      	movs	r1, #100	@ 0x64
 8003d1c:	4824      	ldr	r0, [pc, #144]	@ (8003db0 <updateJoystickDirection+0xe8>)
 8003d1e:	f006 fe43 	bl	800a9a8 <HAL_ADC_PollForConversion>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d1f8      	bne.n	8003d1a <updateJoystickDirection+0x52>
		;
	joystick_h = HAL_ADC_GetValue(&hadc1);
 8003d28:	4821      	ldr	r0, [pc, #132]	@ (8003db0 <updateJoystickDirection+0xe8>)
 8003d2a:	f006 fec8 	bl	800aabe <HAL_ADC_GetValue>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	4a20      	ldr	r2, [pc, #128]	@ (8003db4 <updateJoystickDirection+0xec>)
 8003d32:	6013      	str	r3, [r2, #0]

	// On actualise la direction du snake
	if (joystick_v < 1000 && headPart != HeadTop)
 8003d34:	4b1d      	ldr	r3, [pc, #116]	@ (8003dac <updateJoystickDirection+0xe4>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d3c:	d207      	bcs.n	8003d4e <updateJoystickDirection+0x86>
 8003d3e:	4b1e      	ldr	r3, [pc, #120]	@ (8003db8 <updateJoystickDirection+0xf0>)
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d003      	beq.n	8003d4e <updateJoystickDirection+0x86>
	{
		direction = Down;
 8003d46:	4b1d      	ldr	r3, [pc, #116]	@ (8003dbc <updateJoystickDirection+0xf4>)
 8003d48:	2201      	movs	r2, #1
 8003d4a:	701a      	strb	r2, [r3, #0]
 8003d4c:	e028      	b.n	8003da0 <updateJoystickDirection+0xd8>
	}
	else if (joystick_v > 3000 && headPart != HeadBottom)
 8003d4e:	4b17      	ldr	r3, [pc, #92]	@ (8003dac <updateJoystickDirection+0xe4>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d907      	bls.n	8003d6a <updateJoystickDirection+0xa2>
 8003d5a:	4b17      	ldr	r3, [pc, #92]	@ (8003db8 <updateJoystickDirection+0xf0>)
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d003      	beq.n	8003d6a <updateJoystickDirection+0xa2>
	{
		direction = Up;
 8003d62:	4b16      	ldr	r3, [pc, #88]	@ (8003dbc <updateJoystickDirection+0xf4>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	701a      	strb	r2, [r3, #0]
 8003d68:	e01a      	b.n	8003da0 <updateJoystickDirection+0xd8>
	}
	else if (joystick_h < 1000 && headPart != HeadLeft)
 8003d6a:	4b12      	ldr	r3, [pc, #72]	@ (8003db4 <updateJoystickDirection+0xec>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d72:	d207      	bcs.n	8003d84 <updateJoystickDirection+0xbc>
 8003d74:	4b10      	ldr	r3, [pc, #64]	@ (8003db8 <updateJoystickDirection+0xf0>)
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d003      	beq.n	8003d84 <updateJoystickDirection+0xbc>
	{
		direction = Right;
 8003d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8003dbc <updateJoystickDirection+0xf4>)
 8003d7e:	2203      	movs	r2, #3
 8003d80:	701a      	strb	r2, [r3, #0]
 8003d82:	e00d      	b.n	8003da0 <updateJoystickDirection+0xd8>
	}
	else if (joystick_h > 3000 && headPart != HeadRight)
 8003d84:	4b0b      	ldr	r3, [pc, #44]	@ (8003db4 <updateJoystickDirection+0xec>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d907      	bls.n	8003da0 <updateJoystickDirection+0xd8>
 8003d90:	4b09      	ldr	r3, [pc, #36]	@ (8003db8 <updateJoystickDirection+0xf0>)
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	2b03      	cmp	r3, #3
 8003d96:	d003      	beq.n	8003da0 <updateJoystickDirection+0xd8>
	{
		direction = Left;
 8003d98:	4b08      	ldr	r3, [pc, #32]	@ (8003dbc <updateJoystickDirection+0xf4>)
 8003d9a:	2202      	movs	r2, #2
 8003d9c:	701a      	strb	r2, [r3, #0]
	}
}
 8003d9e:	e7ff      	b.n	8003da0 <updateJoystickDirection+0xd8>
 8003da0:	bf00      	nop
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	20000430 	.word	0x20000430
 8003dac:	20000a1c 	.word	0x20000a1c
 8003db0:	200003e8 	.word	0x200003e8
 8003db4:	20000a20 	.word	0x20000a20
 8003db8:	20000a25 	.word	0x20000a25
 8003dbc:	20000a24 	.word	0x20000a24

08003dc0 <restartGame>:

void restartGame()
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
	gameOver = 0;
 8003dc6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ec0 <restartGame+0x100>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	601a      	str	r2, [r3, #0]
	lastMove = 1;
 8003dcc:	4b3d      	ldr	r3, [pc, #244]	@ (8003ec4 <restartGame+0x104>)
 8003dce:	2201      	movs	r2, #1
 8003dd0:	601a      	str	r2, [r3, #0]
	snakeSize = 0;
 8003dd2:	4b3d      	ldr	r3, [pc, #244]	@ (8003ec8 <restartGame+0x108>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	701a      	strb	r2, [r3, #0]
	speed = initSpeed;
 8003dd8:	2203      	movs	r2, #3
 8003dda:	4b3c      	ldr	r3, [pc, #240]	@ (8003ecc <restartGame+0x10c>)
 8003ddc:	701a      	strb	r2, [r3, #0]
	snakeHeadPosition[0] = 7;
 8003dde:	4b3c      	ldr	r3, [pc, #240]	@ (8003ed0 <restartGame+0x110>)
 8003de0:	2207      	movs	r2, #7
 8003de2:	701a      	strb	r2, [r3, #0]
	snakeHeadPosition[1] = 6;
 8003de4:	4b3a      	ldr	r3, [pc, #232]	@ (8003ed0 <restartGame+0x110>)
 8003de6:	2206      	movs	r2, #6
 8003de8:	705a      	strb	r2, [r3, #1]
	snakeTailPosition[0] = 7;
 8003dea:	4b3a      	ldr	r3, [pc, #232]	@ (8003ed4 <restartGame+0x114>)
 8003dec:	2207      	movs	r2, #7
 8003dee:	701a      	strb	r2, [r3, #0]
	snakeTailPosition[1] = 7;
 8003df0:	4b38      	ldr	r3, [pc, #224]	@ (8003ed4 <restartGame+0x114>)
 8003df2:	2207      	movs	r2, #7
 8003df4:	705a      	strb	r2, [r3, #1]
	direction = Up;
 8003df6:	4b38      	ldr	r3, [pc, #224]	@ (8003ed8 <restartGame+0x118>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	701a      	strb	r2, [r3, #0]
	headPart = HeadTop;
 8003dfc:	4b37      	ldr	r3, [pc, #220]	@ (8003edc <restartGame+0x11c>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	701a      	strb	r2, [r3, #0]
	tailPart = TailTop;
 8003e02:	4b37      	ldr	r3, [pc, #220]	@ (8003ee0 <restartGame+0x120>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	701a      	strb	r2, [r3, #0]

	for (int i = 0; i < NB_APPLES; i++)
 8003e08:	2300      	movs	r3, #0
 8003e0a:	607b      	str	r3, [r7, #4]
 8003e0c:	e04d      	b.n	8003eaa <restartGame+0xea>
	{
		do
		{
			applePosition[i][0] = rand() % GRID_SIZE_X;
 8003e0e:	f011 ffff 	bl	8015e10 <rand>
 8003e12:	4602      	mov	r2, r0
 8003e14:	4b33      	ldr	r3, [pc, #204]	@ (8003ee4 <restartGame+0x124>)
 8003e16:	fb83 1302 	smull	r1, r3, r3, r2
 8003e1a:	4413      	add	r3, r2
 8003e1c:	10d9      	asrs	r1, r3, #3
 8003e1e:	17d3      	asrs	r3, r2, #31
 8003e20:	1ac9      	subs	r1, r1, r3
 8003e22:	460b      	mov	r3, r1
 8003e24:	011b      	lsls	r3, r3, #4
 8003e26:	1a5b      	subs	r3, r3, r1
 8003e28:	1ad1      	subs	r1, r2, r3
 8003e2a:	b249      	sxtb	r1, r1
 8003e2c:	4a2e      	ldr	r2, [pc, #184]	@ (8003ee8 <restartGame+0x128>)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
			applePosition[i][1] = rand() % GRID_SIZE_Y;
 8003e34:	f011 ffec 	bl	8015e10 <rand>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	425a      	negs	r2, r3
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	f002 0207 	and.w	r2, r2, #7
 8003e44:	bf58      	it	pl
 8003e46:	4253      	negpl	r3, r2
 8003e48:	b259      	sxtb	r1, r3
 8003e4a:	4a27      	ldr	r2, [pc, #156]	@ (8003ee8 <restartGame+0x128>)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	005b      	lsls	r3, r3, #1
 8003e50:	4413      	add	r3, r2
 8003e52:	460a      	mov	r2, r1
 8003e54:	705a      	strb	r2, [r3, #1]
		} while (isSnakePosition(applePosition[i][0], applePosition[i][1]) || isApplePosition(applePosition[i][0], applePosition[i][1], i));
 8003e56:	4a24      	ldr	r2, [pc, #144]	@ (8003ee8 <restartGame+0x128>)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 8003e5e:	b2da      	uxtb	r2, r3
 8003e60:	4921      	ldr	r1, [pc, #132]	@ (8003ee8 <restartGame+0x128>)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	440b      	add	r3, r1
 8003e68:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	4619      	mov	r1, r3
 8003e70:	4610      	mov	r0, r2
 8003e72:	f7ff feab 	bl	8003bcc <isSnakePosition>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d1c8      	bne.n	8003e0e <restartGame+0x4e>
 8003e7c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ee8 <restartGame+0x128>)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 8003e84:	b2d8      	uxtb	r0, r3
 8003e86:	4a18      	ldr	r2, [pc, #96]	@ (8003ee8 <restartGame+0x128>)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	4413      	add	r3, r2
 8003e8e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	b2d2      	uxtb	r2, r2
 8003e98:	4619      	mov	r1, r3
 8003e9a:	f7ff fee3 	bl	8003c64 <isApplePosition>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1b4      	bne.n	8003e0e <restartGame+0x4e>
	for (int i = 0; i < NB_APPLES; i++)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	607b      	str	r3, [r7, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b03      	cmp	r3, #3
 8003eae:	ddae      	ble.n	8003e0e <restartGame+0x4e>
	}

	BSP_LCD_Clear((uint32_t)0xFF81CD4B);
 8003eb0:	480e      	ldr	r0, [pc, #56]	@ (8003eec <restartGame+0x12c>)
 8003eb2:	f002 ff39 	bl	8006d28 <BSP_LCD_Clear>
}
 8003eb6:	bf00      	nop
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	20000ab0 	.word	0x20000ab0
 8003ec4:	20000034 	.word	0x20000034
 8003ec8:	20000aa0 	.word	0x20000aa0
 8003ecc:	20000030 	.word	0x20000030
 8003ed0:	20000038 	.word	0x20000038
 8003ed4:	2000003c 	.word	0x2000003c
 8003ed8:	20000a24 	.word	0x20000a24
 8003edc:	20000a25 	.word	0x20000a25
 8003ee0:	20000031 	.word	0x20000031
 8003ee4:	88888889 	.word	0x88888889
 8003ee8:	20000ba8 	.word	0x20000ba8
 8003eec:	ff81cd4b 	.word	0xff81cd4b

08003ef0 <displayGameStatus>:

void displayGameStatus()
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	af00      	add	r7, sp, #0
	// On affiche le texte en fonction de l'tat du jeu
	if (gameOver)
 8003ef4:	4b27      	ldr	r3, [pc, #156]	@ (8003f94 <displayGameStatus+0xa4>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d015      	beq.n	8003f28 <displayGameStatus+0x38>
	{
		BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 8003efc:	4826      	ldr	r0, [pc, #152]	@ (8003f98 <displayGameStatus+0xa8>)
 8003efe:	f002 feb1 	bl	8006c64 <BSP_LCD_SetTextColor>
		BSP_LCD_SetFont(&Font24);
 8003f02:	4826      	ldr	r0, [pc, #152]	@ (8003f9c <displayGameStatus+0xac>)
 8003f04:	f002 fee0 	bl	8006cc8 <BSP_LCD_SetFont>
		BSP_LCD_DisplayStringAt(0, 100, (uint8_t *)"Game Over", CENTER_MODE);
 8003f08:	2301      	movs	r3, #1
 8003f0a:	4a25      	ldr	r2, [pc, #148]	@ (8003fa0 <displayGameStatus+0xb0>)
 8003f0c:	2164      	movs	r1, #100	@ 0x64
 8003f0e:	2000      	movs	r0, #0
 8003f10:	f002 ff76 	bl	8006e00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_SetFont(&Font16);
 8003f14:	4823      	ldr	r0, [pc, #140]	@ (8003fa4 <displayGameStatus+0xb4>)
 8003f16:	f002 fed7 	bl	8006cc8 <BSP_LCD_SetFont>
		BSP_LCD_DisplayStringAt(0, 130, (uint8_t *)"Touch the screen to restart", CENTER_MODE);
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	4a22      	ldr	r2, [pc, #136]	@ (8003fa8 <displayGameStatus+0xb8>)
 8003f1e:	2182      	movs	r1, #130	@ 0x82
 8003f20:	2000      	movs	r0, #0
 8003f22:	f002 ff6d 	bl	8006e00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_SetFont(&Font24);
		BSP_LCD_DisplayStringAt(0, 100, (uint8_t *)"Snake Game", CENTER_MODE);
		BSP_LCD_SetFont(&Font16);
		BSP_LCD_DisplayStringAt(0, 130, (uint8_t *)"Touch the screen to start", CENTER_MODE);
	}
}
 8003f26:	e032      	b.n	8003f8e <displayGameStatus+0x9e>
	else if (gamePaused)
 8003f28:	4b20      	ldr	r3, [pc, #128]	@ (8003fac <displayGameStatus+0xbc>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d015      	beq.n	8003f5c <displayGameStatus+0x6c>
		BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 8003f30:	4819      	ldr	r0, [pc, #100]	@ (8003f98 <displayGameStatus+0xa8>)
 8003f32:	f002 fe97 	bl	8006c64 <BSP_LCD_SetTextColor>
		BSP_LCD_SetFont(&Font24);
 8003f36:	4819      	ldr	r0, [pc, #100]	@ (8003f9c <displayGameStatus+0xac>)
 8003f38:	f002 fec6 	bl	8006cc8 <BSP_LCD_SetFont>
		BSP_LCD_DisplayStringAt(0, 100, (uint8_t *)"Game Paused", CENTER_MODE);
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	4a1c      	ldr	r2, [pc, #112]	@ (8003fb0 <displayGameStatus+0xc0>)
 8003f40:	2164      	movs	r1, #100	@ 0x64
 8003f42:	2000      	movs	r0, #0
 8003f44:	f002 ff5c 	bl	8006e00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_SetFont(&Font16);
 8003f48:	4816      	ldr	r0, [pc, #88]	@ (8003fa4 <displayGameStatus+0xb4>)
 8003f4a:	f002 febd 	bl	8006cc8 <BSP_LCD_SetFont>
		BSP_LCD_DisplayStringAt(0, 130, (uint8_t *)"Touch the screen to resume", CENTER_MODE);
 8003f4e:	2301      	movs	r3, #1
 8003f50:	4a18      	ldr	r2, [pc, #96]	@ (8003fb4 <displayGameStatus+0xc4>)
 8003f52:	2182      	movs	r1, #130	@ 0x82
 8003f54:	2000      	movs	r0, #0
 8003f56:	f002 ff53 	bl	8006e00 <BSP_LCD_DisplayStringAt>
}
 8003f5a:	e018      	b.n	8003f8e <displayGameStatus+0x9e>
	else if (!gameStarted)
 8003f5c:	4b16      	ldr	r3, [pc, #88]	@ (8003fb8 <displayGameStatus+0xc8>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d114      	bne.n	8003f8e <displayGameStatus+0x9e>
		BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 8003f64:	480c      	ldr	r0, [pc, #48]	@ (8003f98 <displayGameStatus+0xa8>)
 8003f66:	f002 fe7d 	bl	8006c64 <BSP_LCD_SetTextColor>
		BSP_LCD_SetFont(&Font24);
 8003f6a:	480c      	ldr	r0, [pc, #48]	@ (8003f9c <displayGameStatus+0xac>)
 8003f6c:	f002 feac 	bl	8006cc8 <BSP_LCD_SetFont>
		BSP_LCD_DisplayStringAt(0, 100, (uint8_t *)"Snake Game", CENTER_MODE);
 8003f70:	2301      	movs	r3, #1
 8003f72:	4a12      	ldr	r2, [pc, #72]	@ (8003fbc <displayGameStatus+0xcc>)
 8003f74:	2164      	movs	r1, #100	@ 0x64
 8003f76:	2000      	movs	r0, #0
 8003f78:	f002 ff42 	bl	8006e00 <BSP_LCD_DisplayStringAt>
		BSP_LCD_SetFont(&Font16);
 8003f7c:	4809      	ldr	r0, [pc, #36]	@ (8003fa4 <displayGameStatus+0xb4>)
 8003f7e:	f002 fea3 	bl	8006cc8 <BSP_LCD_SetFont>
		BSP_LCD_DisplayStringAt(0, 130, (uint8_t *)"Touch the screen to start", CENTER_MODE);
 8003f82:	2301      	movs	r3, #1
 8003f84:	4a0e      	ldr	r2, [pc, #56]	@ (8003fc0 <displayGameStatus+0xd0>)
 8003f86:	2182      	movs	r1, #130	@ 0x82
 8003f88:	2000      	movs	r0, #0
 8003f8a:	f002 ff39 	bl	8006e00 <BSP_LCD_DisplayStringAt>
}
 8003f8e:	bf00      	nop
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	20000ab0 	.word	0x20000ab0
 8003f98:	ffa52a2a 	.word	0xffa52a2a
 8003f9c:	20000040 	.word	0x20000040
 8003fa0:	08017114 	.word	0x08017114
 8003fa4:	20000048 	.word	0x20000048
 8003fa8:	08017120 	.word	0x08017120
 8003fac:	20000aac 	.word	0x20000aac
 8003fb0:	0801713c 	.word	0x0801713c
 8003fb4:	08017148 	.word	0x08017148
 8003fb8:	20000aa8 	.word	0x20000aa8
 8003fbc:	08017164 	.word	0x08017164
 8003fc0:	08017170 	.word	0x08017170

08003fc4 <initializeSD>:

void initializeSD()
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	af00      	add	r7, sp, #0
	if (f_mount(&SDFatFS, (TCHAR const *)SDPath, 0) != FR_OK)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	4905      	ldr	r1, [pc, #20]	@ (8003fe0 <initializeSD+0x1c>)
 8003fcc:	4805      	ldr	r0, [pc, #20]	@ (8003fe4 <initializeSD+0x20>)
 8003fce:	f7fe fbbd 	bl	800274c <f_mount>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d001      	beq.n	8003fdc <initializeSD+0x18>
	{
		Error_Handler();
 8003fd8:	f001 ff46 	bl	8005e68 <Error_Handler>
	}
}
 8003fdc:	bf00      	nop
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	200010b4 	.word	0x200010b4
 8003fe4:	200010b8 	.word	0x200010b8

08003fe8 <initializeAudio>:

void initializeAudio(uint32_t freq)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af02      	add	r7, sp, #8
 8003fee:	6078      	str	r0, [r7, #4]
	// Initialisation de l'audio
	if (BSP_AUDIO_IN_OUT_Init(INPUT_DEVICE_INPUT_LINE_1,
 8003ff0:	2302      	movs	r3, #2
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	2310      	movs	r3, #16
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	2102      	movs	r1, #2
 8003ffa:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8003ffe:	f002 fb25 	bl	800664c <BSP_AUDIO_IN_OUT_Init>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d001      	beq.n	800400c <initializeAudio+0x24>
							  OUTPUT_DEVICE_HEADPHONE, freq,
							  DEFAULT_AUDIO_IN_BIT_RESOLUTION,
							  DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK)
	{
		Error_Handler();
 8004008:	f001 ff2e 	bl	8005e68 <Error_Handler>
	}

	// Initialisation du buffer audio
	memset((uint16_t *)AUDIO_BUFFER_OUT, 0, AUDIO_BLOCK_SIZE * 2);
 800400c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004010:	2100      	movs	r1, #0
 8004012:	480b      	ldr	r0, [pc, #44]	@ (8004040 <initializeAudio+0x58>)
 8004014:	f012 f85f 	bl	80160d6 <memset>

	// Dmarrage de l'audio
	BSP_AUDIO_OUT_SetVolume(40);
 8004018:	2028      	movs	r0, #40	@ 0x28
 800401a:	f002 f96d 	bl	80062f8 <BSP_AUDIO_OUT_SetVolume>
	BSP_AUDIO_OUT_SetAudioFrameSlot(CODEC_AUDIOFRAME_SLOT_02);
 800401e:	2005      	movs	r0, #5
 8004020:	f002 f982 	bl	8006328 <BSP_AUDIO_OUT_SetAudioFrameSlot>

	if (BSP_AUDIO_OUT_Play((uint16_t *)AUDIO_BUFFER_OUT,
 8004024:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004028:	4805      	ldr	r0, [pc, #20]	@ (8004040 <initializeAudio+0x58>)
 800402a:	f002 f93b 	bl	80062a4 <BSP_AUDIO_OUT_Play>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <initializeAudio+0x50>
						   AUDIO_BLOCK_SIZE * 2) != AUDIO_OK)
	{
		Error_Handler();
 8004034:	f001 ff18 	bl	8005e68 <Error_Handler>
	}
}
 8004038:	bf00      	nop
 800403a:	3708      	adds	r7, #8
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	c007fc00 	.word	0xc007fc00

08004044 <extractHeaderInfo>:

void extractHeaderInfo()
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
	uint32_t data = 0;
 800404a:	2300      	movs	r3, #0
 800404c:	607b      	str	r3, [r7, #4]
	uint32_t bytesread;

	// Lecture de la taille du fichier
	f_lseek(&SDFile, 04);
 800404e:	2104      	movs	r1, #4
 8004050:	4817      	ldr	r0, [pc, #92]	@ (80040b0 <extractHeaderInfo+0x6c>)
 8004052:	f7fe ffc6 	bl	8002fe2 <f_lseek>
	f_read(&SDFile, &data, 4, (void *)&bytesread);
 8004056:	463b      	mov	r3, r7
 8004058:	1d39      	adds	r1, r7, #4
 800405a:	2204      	movs	r2, #4
 800405c:	4814      	ldr	r0, [pc, #80]	@ (80040b0 <extractHeaderInfo+0x6c>)
 800405e:	f7fe fd9a 	bl	8002b96 <f_read>
	numberOfBlocks = data / 512;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	0a5b      	lsrs	r3, r3, #9
 8004066:	4a13      	ldr	r2, [pc, #76]	@ (80040b4 <extractHeaderInfo+0x70>)
 8004068:	6013      	str	r3, [r2, #0]
	data = 0;
 800406a:	2300      	movs	r3, #0
 800406c:	607b      	str	r3, [r7, #4]

	// Lecture de la frquence d'chantillonnage
	f_lseek(&SDFile, 24);
 800406e:	2118      	movs	r1, #24
 8004070:	480f      	ldr	r0, [pc, #60]	@ (80040b0 <extractHeaderInfo+0x6c>)
 8004072:	f7fe ffb6 	bl	8002fe2 <f_lseek>
	f_read(&SDFile, &data, 4, (void *)&bytesread);
 8004076:	463b      	mov	r3, r7
 8004078:	1d39      	adds	r1, r7, #4
 800407a:	2204      	movs	r2, #4
 800407c:	480c      	ldr	r0, [pc, #48]	@ (80040b0 <extractHeaderInfo+0x6c>)
 800407e:	f7fe fd8a 	bl	8002b96 <f_read>
	audioFrequency = data;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a0c      	ldr	r2, [pc, #48]	@ (80040b8 <extractHeaderInfo+0x74>)
 8004086:	6013      	str	r3, [r2, #0]
	data = 0;
 8004088:	2300      	movs	r3, #0
 800408a:	607b      	str	r3, [r7, #4]

	// Nombre d'octets par secondes
	f_lseek(&SDFile, 28);
 800408c:	211c      	movs	r1, #28
 800408e:	4808      	ldr	r0, [pc, #32]	@ (80040b0 <extractHeaderInfo+0x6c>)
 8004090:	f7fe ffa7 	bl	8002fe2 <f_lseek>
	f_read(&SDFile, (uint8_t *)&data, 4, (void *)&bytesread);
 8004094:	463b      	mov	r3, r7
 8004096:	1d39      	adds	r1, r7, #4
 8004098:	2204      	movs	r2, #4
 800409a:	4805      	ldr	r0, [pc, #20]	@ (80040b0 <extractHeaderInfo+0x6c>)
 800409c:	f7fe fd7b 	bl	8002b96 <f_read>
	bytesPerSecond = data;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a06      	ldr	r2, [pc, #24]	@ (80040bc <extractHeaderInfo+0x78>)
 80040a4:	6013      	str	r3, [r2, #0]
}
 80040a6:	bf00      	nop
 80040a8:	3708      	adds	r7, #8
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	200012ec 	.word	0x200012ec
 80040b4:	20000978 	.word	0x20000978
 80040b8:	20000028 	.word	0x20000028
 80040bc:	2000002c 	.word	0x2000002c

080040c0 <loadWav>:

void loadWav()
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0
	f_close(&SDFile);
 80040c4:	480b      	ldr	r0, [pc, #44]	@ (80040f4 <loadWav+0x34>)
 80040c6:	f7fe ff5d 	bl	8002f84 <f_close>
	f_open(&SDFile, Song_Name, FA_READ);
 80040ca:	2201      	movs	r2, #1
 80040cc:	490a      	ldr	r1, [pc, #40]	@ (80040f8 <loadWav+0x38>)
 80040ce:	4809      	ldr	r0, [pc, #36]	@ (80040f4 <loadWav+0x34>)
 80040d0:	f7fe fba0 	bl	8002814 <f_open>
	extractHeaderInfo();
 80040d4:	f7ff ffb6 	bl	8004044 <extractHeaderInfo>
	initializeAudio(audioFrequency);
 80040d8:	4b08      	ldr	r3, [pc, #32]	@ (80040fc <loadWav+0x3c>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4618      	mov	r0, r3
 80040de:	f7ff ff83 	bl	8003fe8 <initializeAudio>
	f_lseek(&SDFile, 44);
 80040e2:	212c      	movs	r1, #44	@ 0x2c
 80040e4:	4803      	ldr	r0, [pc, #12]	@ (80040f4 <loadWav+0x34>)
 80040e6:	f7fe ff7c 	bl	8002fe2 <f_lseek>
	blockPointer = 0;
 80040ea:	4b05      	ldr	r3, [pc, #20]	@ (8004100 <loadWav+0x40>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	601a      	str	r2, [r3, #0]
}
 80040f0:	bf00      	nop
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	200012ec 	.word	0x200012ec
 80040f8:	0801718c 	.word	0x0801718c
 80040fc:	20000028 	.word	0x20000028
 8004100:	2000097c 	.word	0x2000097c

08004104 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8004104:	b5b0      	push	{r4, r5, r7, lr}
 8004106:	b0aa      	sub	sp, #168	@ 0xa8
 8004108:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	/* USER CODE END 1 */

	/* Enable I-Cache---------------------------------------------------------*/
	SCB_EnableICache();
 800410a:	f7ff fc93 	bl	8003a34 <SCB_EnableICache>

	/* Enable D-Cache---------------------------------------------------------*/
	SCB_EnableDCache();
 800410e:	f7ff fcb7 	bl	8003a80 <SCB_EnableDCache>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8004112:	f006 fae6 	bl	800a6e2 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8004116:	f000 f8ef 	bl	80042f8 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 800411a:	f000 f95d 	bl	80043d8 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800411e:	f000 fc9b 	bl	8004a58 <MX_GPIO_Init>
	MX_DMA_Init();
 8004122:	f000 fbdb 	bl	80048dc <MX_DMA_Init>
	MX_SDMMC1_SD_Init();
 8004126:	f000 fb89 	bl	800483c <MX_SDMMC1_SD_Init>
	MX_FATFS_Init();
 800412a:	f00e f86b 	bl	8012204 <MX_FATFS_Init>
	MX_FMC_Init();
 800412e:	f000 fc0b 	bl	8004948 <MX_FMC_Init>
	MX_LTDC_Init();
 8004132:	f000 fa59 	bl	80045e8 <MX_LTDC_Init>
	MX_USART1_UART_Init();
 8004136:	f000 fba1 	bl	800487c <MX_USART1_UART_Init>
	MX_DMA2D_Init();
 800413a:	f000 fa23 	bl	8004584 <MX_DMA2D_Init>
	MX_SAI2_Init();
 800413e:	f000 fad5 	bl	80046ec <MX_SAI2_Init>
	MX_ADC1_Init();
 8004142:	f000 f97b 	bl	800443c <MX_ADC1_Init>
	MX_ADC3_Init();
 8004146:	f000 f9cb 	bl	80044e0 <MX_ADC3_Init>
	/* USER CODE BEGIN 2 */

	// Initialisation de l'cran LCD
	BSP_LCD_Init();
 800414a:	f002 fc83 	bl	8006a54 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 800414e:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8004152:	2000      	movs	r0, #0
 8004154:	f002 fd16 	bl	8006b84 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS + BSP_LCD_GetXSize() * BSP_LCD_GetYSize() * 4);
 8004158:	f002 fcec 	bl	8006b34 <BSP_LCD_GetXSize>
 800415c:	4604      	mov	r4, r0
 800415e:	f002 fcfd 	bl	8006b5c <BSP_LCD_GetYSize>
 8004162:	4603      	mov	r3, r0
 8004164:	fb04 f303 	mul.w	r3, r4, r3
 8004168:	f103 5340 	add.w	r3, r3, #805306368	@ 0x30000000
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	4619      	mov	r1, r3
 8004170:	2001      	movs	r0, #1
 8004172:	f002 fd07 	bl	8006b84 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_DisplayOn();
 8004176:	f003 f8f5 	bl	8007364 <BSP_LCD_DisplayOn>
	BSP_LCD_SelectLayer(0);
 800417a:	2000      	movs	r0, #0
 800417c:	f002 fd62 	bl	8006c44 <BSP_LCD_SelectLayer>
	BSP_LCD_Clear((uint32_t)0xFF81CD4B);
 8004180:	484d      	ldr	r0, [pc, #308]	@ (80042b8 <main+0x1b4>)
 8004182:	f002 fdd1 	bl	8006d28 <BSP_LCD_Clear>
	BSP_LCD_SelectLayer(1);
 8004186:	2001      	movs	r0, #1
 8004188:	f002 fd5c 	bl	8006c44 <BSP_LCD_SelectLayer>
	BSP_LCD_Clear(00);
 800418c:	2000      	movs	r0, #0
 800418e:	f002 fdcb 	bl	8006d28 <BSP_LCD_Clear>
	BSP_LCD_SetFont(&Font16);
 8004192:	484a      	ldr	r0, [pc, #296]	@ (80042bc <main+0x1b8>)
 8004194:	f002 fd98 	bl	8006cc8 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 8004198:	4849      	ldr	r0, [pc, #292]	@ (80042c0 <main+0x1bc>)
 800419a:	f002 fd63 	bl	8006c64 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(00);
 800419e:	2000      	movs	r0, #0
 80041a0:	f002 fd78 	bl	8006c94 <BSP_LCD_SetBackColor>
	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 80041a4:	f002 fcc6 	bl	8006b34 <BSP_LCD_GetXSize>
 80041a8:	4603      	mov	r3, r0
 80041aa:	b29c      	uxth	r4, r3
 80041ac:	f002 fcd6 	bl	8006b5c <BSP_LCD_GetYSize>
 80041b0:	4603      	mov	r3, r0
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	4619      	mov	r1, r3
 80041b6:	4620      	mov	r0, r4
 80041b8:	f003 fce6 	bl	8007b88 <BSP_TS_Init>
	/* USER CODE END 2 */

	/* Create the mutex(es) */
	/* definition and creation of displayMutex */
	osMutexDef(displayMutex);
 80041bc:	2300      	movs	r3, #0
 80041be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80041c2:	2300      	movs	r3, #0
 80041c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	displayMutexHandle = osMutexCreate(osMutex(displayMutex));
 80041c8:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80041cc:	4618      	mov	r0, r3
 80041ce:	f00e fc7f 	bl	8012ad0 <osMutexCreate>
 80041d2:	4603      	mov	r3, r0
 80041d4:	4a3b      	ldr	r2, [pc, #236]	@ (80042c4 <main+0x1c0>)
 80041d6:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* definition and creation of WakeUp */
	osMessageQDef(WakeUp, 1, uint8_t);
 80041d8:	4b3b      	ldr	r3, [pc, #236]	@ (80042c8 <main+0x1c4>)
 80041da:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 80041de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80041e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	WakeUpHandle = osMessageCreate(osMessageQ(WakeUp), NULL);
 80041e4:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80041e8:	2100      	movs	r1, #0
 80041ea:	4618      	mov	r0, r3
 80041ec:	f00e fd51 	bl	8012c92 <osMessageCreate>
 80041f0:	4603      	mov	r3, r0
 80041f2:	4a36      	ldr	r2, [pc, #216]	@ (80042cc <main+0x1c8>)
 80041f4:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 80041f6:	4b36      	ldr	r3, [pc, #216]	@ (80042d0 <main+0x1cc>)
 80041f8:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 80041fc:	461d      	mov	r5, r3
 80041fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004200:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004202:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004206:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800420a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800420e:	2100      	movs	r1, #0
 8004210:	4618      	mov	r0, r3
 8004212:	f00e fbfd 	bl	8012a10 <osThreadCreate>
 8004216:	4603      	mov	r3, r0
 8004218:	4a2e      	ldr	r2, [pc, #184]	@ (80042d4 <main+0x1d0>)
 800421a:	6013      	str	r3, [r2, #0]

	/* definition and creation of displayTask */
	osThreadDef(displayTask, StartDisplayTask, osPriorityLow, 0, 1024);
 800421c:	4b2e      	ldr	r3, [pc, #184]	@ (80042d8 <main+0x1d4>)
 800421e:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8004222:	461d      	mov	r5, r3
 8004224:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004226:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004228:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800422c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 8004230:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004234:	2100      	movs	r1, #0
 8004236:	4618      	mov	r0, r3
 8004238:	f00e fbea 	bl	8012a10 <osThreadCreate>
 800423c:	4603      	mov	r3, r0
 800423e:	4a27      	ldr	r2, [pc, #156]	@ (80042dc <main+0x1d8>)
 8004240:	6013      	str	r3, [r2, #0]

	/* definition and creation of manageBodyParts */
	osThreadDef(manageBodyParts, StartManageBodyParts, osPriorityHigh, 0, 256);
 8004242:	4b27      	ldr	r3, [pc, #156]	@ (80042e0 <main+0x1dc>)
 8004244:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8004248:	461d      	mov	r5, r3
 800424a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800424c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800424e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004252:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	manageBodyPartsHandle = osThreadCreate(osThread(manageBodyParts), NULL);
 8004256:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800425a:	2100      	movs	r1, #0
 800425c:	4618      	mov	r0, r3
 800425e:	f00e fbd7 	bl	8012a10 <osThreadCreate>
 8004262:	4603      	mov	r3, r0
 8004264:	4a1f      	ldr	r2, [pc, #124]	@ (80042e4 <main+0x1e0>)
 8004266:	6013      	str	r3, [r2, #0]

	/* definition and creation of tsHandlerTask */
	osThreadDef(tsHandlerTask, StartTsHandler, osPriorityHigh, 0, 256);
 8004268:	4b1f      	ldr	r3, [pc, #124]	@ (80042e8 <main+0x1e4>)
 800426a:	f107 0420 	add.w	r4, r7, #32
 800426e:	461d      	mov	r5, r3
 8004270:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004272:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004274:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004278:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	tsHandlerTaskHandle = osThreadCreate(osThread(tsHandlerTask), NULL);
 800427c:	f107 0320 	add.w	r3, r7, #32
 8004280:	2100      	movs	r1, #0
 8004282:	4618      	mov	r0, r3
 8004284:	f00e fbc4 	bl	8012a10 <osThreadCreate>
 8004288:	4603      	mov	r3, r0
 800428a:	4a18      	ldr	r2, [pc, #96]	@ (80042ec <main+0x1e8>)
 800428c:	6013      	str	r3, [r2, #0]

	/* definition and creation of playSongTask */
	osThreadDef(playSongTask, StartPlaySongTask, osPriorityHigh, 0, 256);
 800428e:	4b18      	ldr	r3, [pc, #96]	@ (80042f0 <main+0x1ec>)
 8004290:	1d3c      	adds	r4, r7, #4
 8004292:	461d      	mov	r5, r3
 8004294:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004296:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004298:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800429c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	playSongTaskHandle = osThreadCreate(osThread(playSongTask), NULL);
 80042a0:	1d3b      	adds	r3, r7, #4
 80042a2:	2100      	movs	r1, #0
 80042a4:	4618      	mov	r0, r3
 80042a6:	f00e fbb3 	bl	8012a10 <osThreadCreate>
 80042aa:	4603      	mov	r3, r0
 80042ac:	4a11      	ldr	r2, [pc, #68]	@ (80042f4 <main+0x1f0>)
 80042ae:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 80042b0:	f00e fb8b 	bl	80129ca <osKernelStart>
	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80042b4:	bf00      	nop
 80042b6:	e7fd      	b.n	80042b4 <main+0x1b0>
 80042b8:	ff81cd4b 	.word	0xff81cd4b
 80042bc:	20000048 	.word	0x20000048
 80042c0:	ffa52a2a 	.word	0xffa52a2a
 80042c4:	20000974 	.word	0x20000974
 80042c8:	08017198 	.word	0x08017198
 80042cc:	20000970 	.word	0x20000970
 80042d0:	080171b4 	.word	0x080171b4
 80042d4:	2000095c 	.word	0x2000095c
 80042d8:	080171dc 	.word	0x080171dc
 80042dc:	20000960 	.word	0x20000960
 80042e0:	08017208 	.word	0x08017208
 80042e4:	20000964 	.word	0x20000964
 80042e8:	08017234 	.word	0x08017234
 80042ec:	20000968 	.word	0x20000968
 80042f0:	08017260 	.word	0x08017260
 80042f4:	2000096c 	.word	0x2000096c

080042f8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b094      	sub	sp, #80	@ 0x50
 80042fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80042fe:	f107 0320 	add.w	r3, r7, #32
 8004302:	2230      	movs	r2, #48	@ 0x30
 8004304:	2100      	movs	r1, #0
 8004306:	4618      	mov	r0, r3
 8004308:	f011 fee5 	bl	80160d6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800430c:	f107 030c 	add.w	r3, r7, #12
 8004310:	2200      	movs	r2, #0
 8004312:	601a      	str	r2, [r3, #0]
 8004314:	605a      	str	r2, [r3, #4]
 8004316:	609a      	str	r2, [r3, #8]
 8004318:	60da      	str	r2, [r3, #12]
 800431a:	611a      	str	r2, [r3, #16]

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 800431c:	f009 f9aa 	bl	800d674 <HAL_PWR_EnableBkUpAccess>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8004320:	4b2b      	ldr	r3, [pc, #172]	@ (80043d0 <SystemClock_Config+0xd8>)
 8004322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004324:	4a2a      	ldr	r2, [pc, #168]	@ (80043d0 <SystemClock_Config+0xd8>)
 8004326:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800432a:	6413      	str	r3, [r2, #64]	@ 0x40
 800432c:	4b28      	ldr	r3, [pc, #160]	@ (80043d0 <SystemClock_Config+0xd8>)
 800432e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004330:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004334:	60bb      	str	r3, [r7, #8]
 8004336:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004338:	4b26      	ldr	r3, [pc, #152]	@ (80043d4 <SystemClock_Config+0xdc>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a25      	ldr	r2, [pc, #148]	@ (80043d4 <SystemClock_Config+0xdc>)
 800433e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004342:	6013      	str	r3, [r2, #0]
 8004344:	4b23      	ldr	r3, [pc, #140]	@ (80043d4 <SystemClock_Config+0xdc>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800434c:	607b      	str	r3, [r7, #4]
 800434e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004350:	2301      	movs	r3, #1
 8004352:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004354:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004358:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800435a:	2302      	movs	r3, #2
 800435c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800435e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004362:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 8004364:	2319      	movs	r3, #25
 8004366:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 400;
 8004368:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800436c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800436e:	2302      	movs	r3, #2
 8004370:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 9;
 8004372:	2309      	movs	r3, #9
 8004374:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004376:	f107 0320 	add.w	r3, r7, #32
 800437a:	4618      	mov	r0, r3
 800437c:	f009 f9da 	bl	800d734 <HAL_RCC_OscConfig>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <SystemClock_Config+0x92>
	{
		Error_Handler();
 8004386:	f001 fd6f 	bl	8005e68 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800438a:	f009 f983 	bl	800d694 <HAL_PWREx_EnableOverDrive>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d001      	beq.n	8004398 <SystemClock_Config+0xa0>
	{
		Error_Handler();
 8004394:	f001 fd68 	bl	8005e68 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004398:	230f      	movs	r3, #15
 800439a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800439c:	2302      	movs	r3, #2
 800439e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80043a0:	2300      	movs	r3, #0
 80043a2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80043a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80043a8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80043aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80043ae:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80043b0:	f107 030c 	add.w	r3, r7, #12
 80043b4:	2106      	movs	r1, #6
 80043b6:	4618      	mov	r0, r3
 80043b8:	f009 fc60 	bl	800dc7c <HAL_RCC_ClockConfig>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <SystemClock_Config+0xce>
	{
		Error_Handler();
 80043c2:	f001 fd51 	bl	8005e68 <Error_Handler>
	}
}
 80043c6:	bf00      	nop
 80043c8:	3750      	adds	r7, #80	@ 0x50
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	40023800 	.word	0x40023800
 80043d4:	40007000 	.word	0x40007000

080043d8 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b0a2      	sub	sp, #136	@ 0x88
 80043dc:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80043de:	1d3b      	adds	r3, r7, #4
 80043e0:	2284      	movs	r2, #132	@ 0x84
 80043e2:	2100      	movs	r1, #0
 80043e4:	4618      	mov	r0, r3
 80043e6:	f011 fe76 	bl	80160d6 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC | RCC_PERIPHCLK_SAI2 | RCC_PERIPHCLK_SDMMC1 | RCC_PERIPHCLK_CLK48;
 80043ea:	4b13      	ldr	r3, [pc, #76]	@ (8004438 <PeriphCommonClock_Config+0x60>)
 80043ec:	607b      	str	r3, [r7, #4]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80043ee:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80043f2:	61bb      	str	r3, [r7, #24]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80043f4:	2305      	movs	r3, #5
 80043f6:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80043f8:	2302      	movs	r3, #2
 80043fa:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80043fc:	2303      	movs	r3, #3
 80043fe:	627b      	str	r3, [r7, #36]	@ 0x24
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 8004400:	2301      	movs	r3, #1
 8004402:	62fb      	str	r3, [r7, #44]	@ 0x2c
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8004404:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004408:	633b      	str	r3, [r7, #48]	@ 0x30
	PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 800440a:	2300      	movs	r3, #0
 800440c:	647b      	str	r3, [r7, #68]	@ 0x44
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800440e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004412:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8004416:	2300      	movs	r3, #0
 8004418:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800441c:	1d3b      	adds	r3, r7, #4
 800441e:	4618      	mov	r0, r3
 8004420:	f009 fe44 	bl	800e0ac <HAL_RCCEx_PeriphCLKConfig>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <PeriphCommonClock_Config+0x56>
	{
		Error_Handler();
 800442a:	f001 fd1d 	bl	8005e68 <Error_Handler>
	}
}
 800442e:	bf00      	nop
 8004430:	3788      	adds	r7, #136	@ 0x88
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	00b00008 	.word	0x00b00008

0800443c <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8004442:	463b      	mov	r3, r7
 8004444:	2200      	movs	r2, #0
 8004446:	601a      	str	r2, [r3, #0]
 8004448:	605a      	str	r2, [r3, #4]
 800444a:	609a      	str	r2, [r3, #8]
 800444c:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 800444e:	4b21      	ldr	r3, [pc, #132]	@ (80044d4 <MX_ADC1_Init+0x98>)
 8004450:	4a21      	ldr	r2, [pc, #132]	@ (80044d8 <MX_ADC1_Init+0x9c>)
 8004452:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004454:	4b1f      	ldr	r3, [pc, #124]	@ (80044d4 <MX_ADC1_Init+0x98>)
 8004456:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800445a:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800445c:	4b1d      	ldr	r3, [pc, #116]	@ (80044d4 <MX_ADC1_Init+0x98>)
 800445e:	2200      	movs	r2, #0
 8004460:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004462:	4b1c      	ldr	r3, [pc, #112]	@ (80044d4 <MX_ADC1_Init+0x98>)
 8004464:	2200      	movs	r2, #0
 8004466:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8004468:	4b1a      	ldr	r3, [pc, #104]	@ (80044d4 <MX_ADC1_Init+0x98>)
 800446a:	2200      	movs	r2, #0
 800446c:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800446e:	4b19      	ldr	r3, [pc, #100]	@ (80044d4 <MX_ADC1_Init+0x98>)
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004476:	4b17      	ldr	r3, [pc, #92]	@ (80044d4 <MX_ADC1_Init+0x98>)
 8004478:	2200      	movs	r2, #0
 800447a:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800447c:	4b15      	ldr	r3, [pc, #84]	@ (80044d4 <MX_ADC1_Init+0x98>)
 800447e:	4a17      	ldr	r2, [pc, #92]	@ (80044dc <MX_ADC1_Init+0xa0>)
 8004480:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004482:	4b14      	ldr	r3, [pc, #80]	@ (80044d4 <MX_ADC1_Init+0x98>)
 8004484:	2200      	movs	r2, #0
 8004486:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8004488:	4b12      	ldr	r3, [pc, #72]	@ (80044d4 <MX_ADC1_Init+0x98>)
 800448a:	2201      	movs	r2, #1
 800448c:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800448e:	4b11      	ldr	r3, [pc, #68]	@ (80044d4 <MX_ADC1_Init+0x98>)
 8004490:	2200      	movs	r2, #0
 8004492:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004496:	4b0f      	ldr	r3, [pc, #60]	@ (80044d4 <MX_ADC1_Init+0x98>)
 8004498:	2201      	movs	r2, #1
 800449a:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800449c:	480d      	ldr	r0, [pc, #52]	@ (80044d4 <MX_ADC1_Init+0x98>)
 800449e:	f006 f971 	bl	800a784 <HAL_ADC_Init>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d001      	beq.n	80044ac <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 80044a8:	f001 fcde 	bl	8005e68 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 80044ac:	2300      	movs	r3, #0
 80044ae:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80044b0:	2301      	movs	r3, #1
 80044b2:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80044b4:	2300      	movs	r3, #0
 80044b6:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80044b8:	463b      	mov	r3, r7
 80044ba:	4619      	mov	r1, r3
 80044bc:	4805      	ldr	r0, [pc, #20]	@ (80044d4 <MX_ADC1_Init+0x98>)
 80044be:	f006 fb0b 	bl	800aad8 <HAL_ADC_ConfigChannel>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d001      	beq.n	80044cc <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 80044c8:	f001 fcce 	bl	8005e68 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */
}
 80044cc:	bf00      	nop
 80044ce:	3710      	adds	r7, #16
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	200003e8 	.word	0x200003e8
 80044d8:	40012000 	.word	0x40012000
 80044dc:	0f000001 	.word	0x0f000001

080044e0 <MX_ADC3_Init>:
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 80044e6:	463b      	mov	r3, r7
 80044e8:	2200      	movs	r2, #0
 80044ea:	601a      	str	r2, [r3, #0]
 80044ec:	605a      	str	r2, [r3, #4]
 80044ee:	609a      	str	r2, [r3, #8]
 80044f0:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC3_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc3.Instance = ADC3;
 80044f2:	4b21      	ldr	r3, [pc, #132]	@ (8004578 <MX_ADC3_Init+0x98>)
 80044f4:	4a21      	ldr	r2, [pc, #132]	@ (800457c <MX_ADC3_Init+0x9c>)
 80044f6:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80044f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004578 <MX_ADC3_Init+0x98>)
 80044fa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80044fe:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8004500:	4b1d      	ldr	r3, [pc, #116]	@ (8004578 <MX_ADC3_Init+0x98>)
 8004502:	2200      	movs	r2, #0
 8004504:	609a      	str	r2, [r3, #8]
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004506:	4b1c      	ldr	r3, [pc, #112]	@ (8004578 <MX_ADC3_Init+0x98>)
 8004508:	2200      	movs	r2, #0
 800450a:	611a      	str	r2, [r3, #16]
	hadc3.Init.ContinuousConvMode = DISABLE;
 800450c:	4b1a      	ldr	r3, [pc, #104]	@ (8004578 <MX_ADC3_Init+0x98>)
 800450e:	2200      	movs	r2, #0
 8004510:	619a      	str	r2, [r3, #24]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8004512:	4b19      	ldr	r3, [pc, #100]	@ (8004578 <MX_ADC3_Init+0x98>)
 8004514:	2200      	movs	r2, #0
 8004516:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800451a:	4b17      	ldr	r3, [pc, #92]	@ (8004578 <MX_ADC3_Init+0x98>)
 800451c:	2200      	movs	r2, #0
 800451e:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004520:	4b15      	ldr	r3, [pc, #84]	@ (8004578 <MX_ADC3_Init+0x98>)
 8004522:	4a17      	ldr	r2, [pc, #92]	@ (8004580 <MX_ADC3_Init+0xa0>)
 8004524:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004526:	4b14      	ldr	r3, [pc, #80]	@ (8004578 <MX_ADC3_Init+0x98>)
 8004528:	2200      	movs	r2, #0
 800452a:	60da      	str	r2, [r3, #12]
	hadc3.Init.NbrOfConversion = 1;
 800452c:	4b12      	ldr	r3, [pc, #72]	@ (8004578 <MX_ADC3_Init+0x98>)
 800452e:	2201      	movs	r2, #1
 8004530:	61da      	str	r2, [r3, #28]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 8004532:	4b11      	ldr	r3, [pc, #68]	@ (8004578 <MX_ADC3_Init+0x98>)
 8004534:	2200      	movs	r2, #0
 8004536:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800453a:	4b0f      	ldr	r3, [pc, #60]	@ (8004578 <MX_ADC3_Init+0x98>)
 800453c:	2201      	movs	r2, #1
 800453e:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8004540:	480d      	ldr	r0, [pc, #52]	@ (8004578 <MX_ADC3_Init+0x98>)
 8004542:	f006 f91f 	bl	800a784 <HAL_ADC_Init>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d001      	beq.n	8004550 <MX_ADC3_Init+0x70>
	{
		Error_Handler();
 800454c:	f001 fc8c 	bl	8005e68 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8004550:	2306      	movs	r3, #6
 8004552:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8004554:	2301      	movs	r3, #1
 8004556:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004558:	2300      	movs	r3, #0
 800455a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800455c:	463b      	mov	r3, r7
 800455e:	4619      	mov	r1, r3
 8004560:	4805      	ldr	r0, [pc, #20]	@ (8004578 <MX_ADC3_Init+0x98>)
 8004562:	f006 fab9 	bl	800aad8 <HAL_ADC_ConfigChannel>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d001      	beq.n	8004570 <MX_ADC3_Init+0x90>
	{
		Error_Handler();
 800456c:	f001 fc7c 	bl	8005e68 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */
}
 8004570:	bf00      	nop
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	20000430 	.word	0x20000430
 800457c:	40012200 	.word	0x40012200
 8004580:	0f000001 	.word	0x0f000001

08004584 <MX_DMA2D_Init>:
 * @brief DMA2D Initialization Function
 * @param None
 * @retval None
 */
static void MX_DMA2D_Init(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0
	/* USER CODE END DMA2D_Init 0 */

	/* USER CODE BEGIN DMA2D_Init 1 */

	/* USER CODE END DMA2D_Init 1 */
	hdma2d.Instance = DMA2D;
 8004588:	4b15      	ldr	r3, [pc, #84]	@ (80045e0 <MX_DMA2D_Init+0x5c>)
 800458a:	4a16      	ldr	r2, [pc, #88]	@ (80045e4 <MX_DMA2D_Init+0x60>)
 800458c:	601a      	str	r2, [r3, #0]
	hdma2d.Init.Mode = DMA2D_M2M;
 800458e:	4b14      	ldr	r3, [pc, #80]	@ (80045e0 <MX_DMA2D_Init+0x5c>)
 8004590:	2200      	movs	r2, #0
 8004592:	605a      	str	r2, [r3, #4]
	hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8004594:	4b12      	ldr	r3, [pc, #72]	@ (80045e0 <MX_DMA2D_Init+0x5c>)
 8004596:	2200      	movs	r2, #0
 8004598:	609a      	str	r2, [r3, #8]
	hdma2d.Init.OutputOffset = 0;
 800459a:	4b11      	ldr	r3, [pc, #68]	@ (80045e0 <MX_DMA2D_Init+0x5c>)
 800459c:	2200      	movs	r2, #0
 800459e:	60da      	str	r2, [r3, #12]
	hdma2d.LayerCfg[1].InputOffset = 0;
 80045a0:	4b0f      	ldr	r3, [pc, #60]	@ (80045e0 <MX_DMA2D_Init+0x5c>)
 80045a2:	2200      	movs	r2, #0
 80045a4:	629a      	str	r2, [r3, #40]	@ 0x28
	hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80045a6:	4b0e      	ldr	r3, [pc, #56]	@ (80045e0 <MX_DMA2D_Init+0x5c>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	62da      	str	r2, [r3, #44]	@ 0x2c
	hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80045ac:	4b0c      	ldr	r3, [pc, #48]	@ (80045e0 <MX_DMA2D_Init+0x5c>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	631a      	str	r2, [r3, #48]	@ 0x30
	hdma2d.LayerCfg[1].InputAlpha = 0;
 80045b2:	4b0b      	ldr	r3, [pc, #44]	@ (80045e0 <MX_DMA2D_Init+0x5c>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80045b8:	4809      	ldr	r0, [pc, #36]	@ (80045e0 <MX_DMA2D_Init+0x5c>)
 80045ba:	f007 f9c3 	bl	800b944 <HAL_DMA2D_Init>
 80045be:	4603      	mov	r3, r0
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d001      	beq.n	80045c8 <MX_DMA2D_Init+0x44>
	{
		Error_Handler();
 80045c4:	f001 fc50 	bl	8005e68 <Error_Handler>
	}
	if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80045c8:	2101      	movs	r1, #1
 80045ca:	4805      	ldr	r0, [pc, #20]	@ (80045e0 <MX_DMA2D_Init+0x5c>)
 80045cc:	f007 fb18 	bl	800bc00 <HAL_DMA2D_ConfigLayer>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d001      	beq.n	80045da <MX_DMA2D_Init+0x56>
	{
		Error_Handler();
 80045d6:	f001 fc47 	bl	8005e68 <Error_Handler>
	}
	/* USER CODE BEGIN DMA2D_Init 2 */

	/* USER CODE END DMA2D_Init 2 */
}
 80045da:	bf00      	nop
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	20000478 	.word	0x20000478
 80045e4:	4002b000 	.word	0x4002b000

080045e8 <MX_LTDC_Init>:
 * @brief LTDC Initialization Function
 * @param None
 * @retval None
 */
static void MX_LTDC_Init(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b08e      	sub	sp, #56	@ 0x38
 80045ec:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN LTDC_Init 0 */

	/* USER CODE END LTDC_Init 0 */

	LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80045ee:	1d3b      	adds	r3, r7, #4
 80045f0:	2234      	movs	r2, #52	@ 0x34
 80045f2:	2100      	movs	r1, #0
 80045f4:	4618      	mov	r0, r3
 80045f6:	f011 fd6e 	bl	80160d6 <memset>

	/* USER CODE BEGIN LTDC_Init 1 */

	/* USER CODE END LTDC_Init 1 */
	hltdc.Instance = LTDC;
 80045fa:	4b3a      	ldr	r3, [pc, #232]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 80045fc:	4a3a      	ldr	r2, [pc, #232]	@ (80046e8 <MX_LTDC_Init+0x100>)
 80045fe:	601a      	str	r2, [r3, #0]
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8004600:	4b38      	ldr	r3, [pc, #224]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 8004602:	2200      	movs	r2, #0
 8004604:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8004606:	4b37      	ldr	r3, [pc, #220]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 8004608:	2200      	movs	r2, #0
 800460a:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800460c:	4b35      	ldr	r3, [pc, #212]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 800460e:	2200      	movs	r2, #0
 8004610:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8004612:	4b34      	ldr	r3, [pc, #208]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 8004614:	2200      	movs	r2, #0
 8004616:	611a      	str	r2, [r3, #16]
	hltdc.Init.HorizontalSync = 40;
 8004618:	4b32      	ldr	r3, [pc, #200]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 800461a:	2228      	movs	r2, #40	@ 0x28
 800461c:	615a      	str	r2, [r3, #20]
	hltdc.Init.VerticalSync = 9;
 800461e:	4b31      	ldr	r3, [pc, #196]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 8004620:	2209      	movs	r2, #9
 8004622:	619a      	str	r2, [r3, #24]
	hltdc.Init.AccumulatedHBP = 53;
 8004624:	4b2f      	ldr	r3, [pc, #188]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 8004626:	2235      	movs	r2, #53	@ 0x35
 8004628:	61da      	str	r2, [r3, #28]
	hltdc.Init.AccumulatedVBP = 11;
 800462a:	4b2e      	ldr	r3, [pc, #184]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 800462c:	220b      	movs	r2, #11
 800462e:	621a      	str	r2, [r3, #32]
	hltdc.Init.AccumulatedActiveW = 533;
 8004630:	4b2c      	ldr	r3, [pc, #176]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 8004632:	f240 2215 	movw	r2, #533	@ 0x215
 8004636:	625a      	str	r2, [r3, #36]	@ 0x24
	hltdc.Init.AccumulatedActiveH = 283;
 8004638:	4b2a      	ldr	r3, [pc, #168]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 800463a:	f240 121b 	movw	r2, #283	@ 0x11b
 800463e:	629a      	str	r2, [r3, #40]	@ 0x28
	hltdc.Init.TotalWidth = 565;
 8004640:	4b28      	ldr	r3, [pc, #160]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 8004642:	f240 2235 	movw	r2, #565	@ 0x235
 8004646:	62da      	str	r2, [r3, #44]	@ 0x2c
	hltdc.Init.TotalHeigh = 285;
 8004648:	4b26      	ldr	r3, [pc, #152]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 800464a:	f240 121d 	movw	r2, #285	@ 0x11d
 800464e:	631a      	str	r2, [r3, #48]	@ 0x30
	hltdc.Init.Backcolor.Blue = 0;
 8004650:	4b24      	ldr	r3, [pc, #144]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8004658:	4b22      	ldr	r3, [pc, #136]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 800465a:	2200      	movs	r2, #0
 800465c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	hltdc.Init.Backcolor.Red = 0;
 8004660:	4b20      	ldr	r3, [pc, #128]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 8004662:	2200      	movs	r2, #0
 8004664:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8004668:	481e      	ldr	r0, [pc, #120]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 800466a:	f008 fc8b 	bl	800cf84 <HAL_LTDC_Init>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <MX_LTDC_Init+0x90>
	{
		Error_Handler();
 8004674:	f001 fbf8 	bl	8005e68 <Error_Handler>
	}
	pLayerCfg.WindowX0 = 0;
 8004678:	2300      	movs	r3, #0
 800467a:	607b      	str	r3, [r7, #4]
	pLayerCfg.WindowX1 = 480;
 800467c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8004680:	60bb      	str	r3, [r7, #8]
	pLayerCfg.WindowY0 = 0;
 8004682:	2300      	movs	r3, #0
 8004684:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowY1 = 272;
 8004686:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800468a:	613b      	str	r3, [r7, #16]
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800468c:	2302      	movs	r3, #2
 800468e:	617b      	str	r3, [r7, #20]
	pLayerCfg.Alpha = 255;
 8004690:	23ff      	movs	r3, #255	@ 0xff
 8004692:	61bb      	str	r3, [r7, #24]
	pLayerCfg.Alpha0 = 0;
 8004694:	2300      	movs	r3, #0
 8004696:	61fb      	str	r3, [r7, #28]
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8004698:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800469c:	623b      	str	r3, [r7, #32]
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800469e:	2307      	movs	r3, #7
 80046a0:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.FBStartAdress = 0xC0000000;
 80046a2:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80046a6:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.ImageWidth = 480;
 80046a8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80046ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	pLayerCfg.ImageHeight = 272;
 80046ae:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80046b2:	633b      	str	r3, [r7, #48]	@ 0x30
	pLayerCfg.Backcolor.Blue = 0;
 80046b4:	2300      	movs	r3, #0
 80046b6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	pLayerCfg.Backcolor.Green = 0;
 80046ba:	2300      	movs	r3, #0
 80046bc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	pLayerCfg.Backcolor.Red = 0;
 80046c0:	2300      	movs	r3, #0
 80046c2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80046c6:	1d3b      	adds	r3, r7, #4
 80046c8:	2200      	movs	r2, #0
 80046ca:	4619      	mov	r1, r3
 80046cc:	4805      	ldr	r0, [pc, #20]	@ (80046e4 <MX_LTDC_Init+0xfc>)
 80046ce:	f008 fdeb 	bl	800d2a8 <HAL_LTDC_ConfigLayer>
 80046d2:	4603      	mov	r3, r0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d001      	beq.n	80046dc <MX_LTDC_Init+0xf4>
	{
		Error_Handler();
 80046d8:	f001 fbc6 	bl	8005e68 <Error_Handler>
	}
	/* USER CODE BEGIN LTDC_Init 2 */

	/* USER CODE END LTDC_Init 2 */
}
 80046dc:	bf00      	nop
 80046de:	3738      	adds	r7, #56	@ 0x38
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	200004b8 	.word	0x200004b8
 80046e8:	40016800 	.word	0x40016800

080046ec <MX_SAI2_Init>:
 * @brief SAI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SAI2_Init(void)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0
	/* USER CODE END SAI2_Init 0 */

	/* USER CODE BEGIN SAI2_Init 1 */

	/* USER CODE END SAI2_Init 1 */
	hsai_BlockA2.Instance = SAI2_Block_A;
 80046f0:	4b4e      	ldr	r3, [pc, #312]	@ (800482c <MX_SAI2_Init+0x140>)
 80046f2:	4a4f      	ldr	r2, [pc, #316]	@ (8004830 <MX_SAI2_Init+0x144>)
 80046f4:	601a      	str	r2, [r3, #0]
	hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 80046f6:	4b4d      	ldr	r3, [pc, #308]	@ (800482c <MX_SAI2_Init+0x140>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	631a      	str	r2, [r3, #48]	@ 0x30
	hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80046fc:	4b4b      	ldr	r3, [pc, #300]	@ (800482c <MX_SAI2_Init+0x140>)
 80046fe:	2200      	movs	r2, #0
 8004700:	605a      	str	r2, [r3, #4]
	hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8004702:	4b4a      	ldr	r3, [pc, #296]	@ (800482c <MX_SAI2_Init+0x140>)
 8004704:	2240      	movs	r2, #64	@ 0x40
 8004706:	635a      	str	r2, [r3, #52]	@ 0x34
	hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8004708:	4b48      	ldr	r3, [pc, #288]	@ (800482c <MX_SAI2_Init+0x140>)
 800470a:	2200      	movs	r2, #0
 800470c:	639a      	str	r2, [r3, #56]	@ 0x38
	hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800470e:	4b47      	ldr	r3, [pc, #284]	@ (800482c <MX_SAI2_Init+0x140>)
 8004710:	2200      	movs	r2, #0
 8004712:	63da      	str	r2, [r3, #60]	@ 0x3c
	hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8004714:	4b45      	ldr	r3, [pc, #276]	@ (800482c <MX_SAI2_Init+0x140>)
 8004716:	2200      	movs	r2, #0
 8004718:	609a      	str	r2, [r3, #8]
	hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800471a:	4b44      	ldr	r3, [pc, #272]	@ (800482c <MX_SAI2_Init+0x140>)
 800471c:	2200      	movs	r2, #0
 800471e:	611a      	str	r2, [r3, #16]
	hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8004720:	4b42      	ldr	r3, [pc, #264]	@ (800482c <MX_SAI2_Init+0x140>)
 8004722:	2200      	movs	r2, #0
 8004724:	615a      	str	r2, [r3, #20]
	hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8004726:	4b41      	ldr	r3, [pc, #260]	@ (800482c <MX_SAI2_Init+0x140>)
 8004728:	2200      	movs	r2, #0
 800472a:	619a      	str	r2, [r3, #24]
	hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 800472c:	4b3f      	ldr	r3, [pc, #252]	@ (800482c <MX_SAI2_Init+0x140>)
 800472e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8004732:	61da      	str	r2, [r3, #28]
	hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8004734:	4b3d      	ldr	r3, [pc, #244]	@ (800482c <MX_SAI2_Init+0x140>)
 8004736:	2200      	movs	r2, #0
 8004738:	60da      	str	r2, [r3, #12]
	hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 800473a:	4b3c      	ldr	r3, [pc, #240]	@ (800482c <MX_SAI2_Init+0x140>)
 800473c:	2200      	movs	r2, #0
 800473e:	625a      	str	r2, [r3, #36]	@ 0x24
	hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8004740:	4b3a      	ldr	r3, [pc, #232]	@ (800482c <MX_SAI2_Init+0x140>)
 8004742:	2200      	movs	r2, #0
 8004744:	629a      	str	r2, [r3, #40]	@ 0x28
	hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8004746:	4b39      	ldr	r3, [pc, #228]	@ (800482c <MX_SAI2_Init+0x140>)
 8004748:	2200      	movs	r2, #0
 800474a:	62da      	str	r2, [r3, #44]	@ 0x2c
	hsai_BlockA2.FrameInit.FrameLength = 8;
 800474c:	4b37      	ldr	r3, [pc, #220]	@ (800482c <MX_SAI2_Init+0x140>)
 800474e:	2208      	movs	r2, #8
 8004750:	641a      	str	r2, [r3, #64]	@ 0x40
	hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8004752:	4b36      	ldr	r3, [pc, #216]	@ (800482c <MX_SAI2_Init+0x140>)
 8004754:	2201      	movs	r2, #1
 8004756:	645a      	str	r2, [r3, #68]	@ 0x44
	hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8004758:	4b34      	ldr	r3, [pc, #208]	@ (800482c <MX_SAI2_Init+0x140>)
 800475a:	2200      	movs	r2, #0
 800475c:	649a      	str	r2, [r3, #72]	@ 0x48
	hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800475e:	4b33      	ldr	r3, [pc, #204]	@ (800482c <MX_SAI2_Init+0x140>)
 8004760:	2200      	movs	r2, #0
 8004762:	64da      	str	r2, [r3, #76]	@ 0x4c
	hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8004764:	4b31      	ldr	r3, [pc, #196]	@ (800482c <MX_SAI2_Init+0x140>)
 8004766:	2200      	movs	r2, #0
 8004768:	651a      	str	r2, [r3, #80]	@ 0x50
	hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 800476a:	4b30      	ldr	r3, [pc, #192]	@ (800482c <MX_SAI2_Init+0x140>)
 800476c:	2200      	movs	r2, #0
 800476e:	655a      	str	r2, [r3, #84]	@ 0x54
	hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8004770:	4b2e      	ldr	r3, [pc, #184]	@ (800482c <MX_SAI2_Init+0x140>)
 8004772:	2200      	movs	r2, #0
 8004774:	659a      	str	r2, [r3, #88]	@ 0x58
	hsai_BlockA2.SlotInit.SlotNumber = 1;
 8004776:	4b2d      	ldr	r3, [pc, #180]	@ (800482c <MX_SAI2_Init+0x140>)
 8004778:	2201      	movs	r2, #1
 800477a:	65da      	str	r2, [r3, #92]	@ 0x5c
	hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 800477c:	4b2b      	ldr	r3, [pc, #172]	@ (800482c <MX_SAI2_Init+0x140>)
 800477e:	2200      	movs	r2, #0
 8004780:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8004782:	482a      	ldr	r0, [pc, #168]	@ (800482c <MX_SAI2_Init+0x140>)
 8004784:	f00a face 	bl	800ed24 <HAL_SAI_Init>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d001      	beq.n	8004792 <MX_SAI2_Init+0xa6>
	{
		Error_Handler();
 800478e:	f001 fb6b 	bl	8005e68 <Error_Handler>
	}
	hsai_BlockB2.Instance = SAI2_Block_B;
 8004792:	4b28      	ldr	r3, [pc, #160]	@ (8004834 <MX_SAI2_Init+0x148>)
 8004794:	4a28      	ldr	r2, [pc, #160]	@ (8004838 <MX_SAI2_Init+0x14c>)
 8004796:	601a      	str	r2, [r3, #0]
	hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 8004798:	4b26      	ldr	r3, [pc, #152]	@ (8004834 <MX_SAI2_Init+0x148>)
 800479a:	2200      	movs	r2, #0
 800479c:	631a      	str	r2, [r3, #48]	@ 0x30
	hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 800479e:	4b25      	ldr	r3, [pc, #148]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047a0:	2203      	movs	r2, #3
 80047a2:	605a      	str	r2, [r3, #4]
	hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 80047a4:	4b23      	ldr	r3, [pc, #140]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047a6:	2240      	movs	r2, #64	@ 0x40
 80047a8:	635a      	str	r2, [r3, #52]	@ 0x34
	hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80047aa:	4b22      	ldr	r3, [pc, #136]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	639a      	str	r2, [r3, #56]	@ 0x38
	hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80047b0:	4b20      	ldr	r3, [pc, #128]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047b2:	2200      	movs	r2, #0
 80047b4:	63da      	str	r2, [r3, #60]	@ 0x3c
	hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 80047b6:	4b1f      	ldr	r3, [pc, #124]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047b8:	2201      	movs	r2, #1
 80047ba:	609a      	str	r2, [r3, #8]
	hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80047bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047be:	2200      	movs	r2, #0
 80047c0:	611a      	str	r2, [r3, #16]
	hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80047c2:	4b1c      	ldr	r3, [pc, #112]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	619a      	str	r2, [r3, #24]
	hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80047c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	60da      	str	r2, [r3, #12]
	hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 80047ce:	4b19      	ldr	r3, [pc, #100]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	625a      	str	r2, [r3, #36]	@ 0x24
	hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 80047d4:	4b17      	ldr	r3, [pc, #92]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	629a      	str	r2, [r3, #40]	@ 0x28
	hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80047da:	4b16      	ldr	r3, [pc, #88]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047dc:	2200      	movs	r2, #0
 80047de:	62da      	str	r2, [r3, #44]	@ 0x2c
	hsai_BlockB2.FrameInit.FrameLength = 8;
 80047e0:	4b14      	ldr	r3, [pc, #80]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047e2:	2208      	movs	r2, #8
 80047e4:	641a      	str	r2, [r3, #64]	@ 0x40
	hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 80047e6:	4b13      	ldr	r3, [pc, #76]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047e8:	2201      	movs	r2, #1
 80047ea:	645a      	str	r2, [r3, #68]	@ 0x44
	hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80047ec:	4b11      	ldr	r3, [pc, #68]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	649a      	str	r2, [r3, #72]	@ 0x48
	hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80047f2:	4b10      	ldr	r3, [pc, #64]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	64da      	str	r2, [r3, #76]	@ 0x4c
	hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80047f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004834 <MX_SAI2_Init+0x148>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	651a      	str	r2, [r3, #80]	@ 0x50
	hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 80047fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004834 <MX_SAI2_Init+0x148>)
 8004800:	2200      	movs	r2, #0
 8004802:	655a      	str	r2, [r3, #84]	@ 0x54
	hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8004804:	4b0b      	ldr	r3, [pc, #44]	@ (8004834 <MX_SAI2_Init+0x148>)
 8004806:	2200      	movs	r2, #0
 8004808:	659a      	str	r2, [r3, #88]	@ 0x58
	hsai_BlockB2.SlotInit.SlotNumber = 1;
 800480a:	4b0a      	ldr	r3, [pc, #40]	@ (8004834 <MX_SAI2_Init+0x148>)
 800480c:	2201      	movs	r2, #1
 800480e:	65da      	str	r2, [r3, #92]	@ 0x5c
	hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8004810:	4b08      	ldr	r3, [pc, #32]	@ (8004834 <MX_SAI2_Init+0x148>)
 8004812:	2200      	movs	r2, #0
 8004814:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8004816:	4807      	ldr	r0, [pc, #28]	@ (8004834 <MX_SAI2_Init+0x148>)
 8004818:	f00a fa84 	bl	800ed24 <HAL_SAI_Init>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d001      	beq.n	8004826 <MX_SAI2_Init+0x13a>
	{
		Error_Handler();
 8004822:	f001 fb21 	bl	8005e68 <Error_Handler>
	}
	/* USER CODE BEGIN SAI2_Init 2 */

	/* USER CODE END SAI2_Init 2 */
}
 8004826:	bf00      	nop
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	20000560 	.word	0x20000560
 8004830:	40015c04 	.word	0x40015c04
 8004834:	200005e4 	.word	0x200005e4
 8004838:	40015c24 	.word	0x40015c24

0800483c <MX_SDMMC1_SD_Init>:
 * @brief SDMMC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDMMC1_SD_Init(void)
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0
	/* USER CODE END SDMMC1_Init 0 */

	/* USER CODE BEGIN SDMMC1_Init 1 */

	/* USER CODE END SDMMC1_Init 1 */
	hsd1.Instance = SDMMC1;
 8004840:	4b0c      	ldr	r3, [pc, #48]	@ (8004874 <MX_SDMMC1_SD_Init+0x38>)
 8004842:	4a0d      	ldr	r2, [pc, #52]	@ (8004878 <MX_SDMMC1_SD_Init+0x3c>)
 8004844:	601a      	str	r2, [r3, #0]
	hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8004846:	4b0b      	ldr	r3, [pc, #44]	@ (8004874 <MX_SDMMC1_SD_Init+0x38>)
 8004848:	2200      	movs	r2, #0
 800484a:	605a      	str	r2, [r3, #4]
	hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 800484c:	4b09      	ldr	r3, [pc, #36]	@ (8004874 <MX_SDMMC1_SD_Init+0x38>)
 800484e:	2200      	movs	r2, #0
 8004850:	609a      	str	r2, [r3, #8]
	hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8004852:	4b08      	ldr	r3, [pc, #32]	@ (8004874 <MX_SDMMC1_SD_Init+0x38>)
 8004854:	2200      	movs	r2, #0
 8004856:	60da      	str	r2, [r3, #12]
	hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8004858:	4b06      	ldr	r3, [pc, #24]	@ (8004874 <MX_SDMMC1_SD_Init+0x38>)
 800485a:	2200      	movs	r2, #0
 800485c:	611a      	str	r2, [r3, #16]
	hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800485e:	4b05      	ldr	r3, [pc, #20]	@ (8004874 <MX_SDMMC1_SD_Init+0x38>)
 8004860:	2200      	movs	r2, #0
 8004862:	615a      	str	r2, [r3, #20]
	hsd1.Init.ClockDiv = 0;
 8004864:	4b03      	ldr	r3, [pc, #12]	@ (8004874 <MX_SDMMC1_SD_Init+0x38>)
 8004866:	2200      	movs	r2, #0
 8004868:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDMMC1_Init 2 */

	/* USER CODE END SDMMC1_Init 2 */
}
 800486a:	bf00      	nop
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr
 8004874:	20000728 	.word	0x20000728
 8004878:	40012c00 	.word	0x40012c00

0800487c <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8004880:	4b14      	ldr	r3, [pc, #80]	@ (80048d4 <MX_USART1_UART_Init+0x58>)
 8004882:	4a15      	ldr	r2, [pc, #84]	@ (80048d8 <MX_USART1_UART_Init+0x5c>)
 8004884:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8004886:	4b13      	ldr	r3, [pc, #76]	@ (80048d4 <MX_USART1_UART_Init+0x58>)
 8004888:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800488c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800488e:	4b11      	ldr	r3, [pc, #68]	@ (80048d4 <MX_USART1_UART_Init+0x58>)
 8004890:	2200      	movs	r2, #0
 8004892:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8004894:	4b0f      	ldr	r3, [pc, #60]	@ (80048d4 <MX_USART1_UART_Init+0x58>)
 8004896:	2200      	movs	r2, #0
 8004898:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800489a:	4b0e      	ldr	r3, [pc, #56]	@ (80048d4 <MX_USART1_UART_Init+0x58>)
 800489c:	2200      	movs	r2, #0
 800489e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80048a0:	4b0c      	ldr	r3, [pc, #48]	@ (80048d4 <MX_USART1_UART_Init+0x58>)
 80048a2:	220c      	movs	r2, #12
 80048a4:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048a6:	4b0b      	ldr	r3, [pc, #44]	@ (80048d4 <MX_USART1_UART_Init+0x58>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80048ac:	4b09      	ldr	r3, [pc, #36]	@ (80048d4 <MX_USART1_UART_Init+0x58>)
 80048ae:	2200      	movs	r2, #0
 80048b0:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80048b2:	4b08      	ldr	r3, [pc, #32]	@ (80048d4 <MX_USART1_UART_Init+0x58>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80048b8:	4b06      	ldr	r3, [pc, #24]	@ (80048d4 <MX_USART1_UART_Init+0x58>)
 80048ba:	2200      	movs	r2, #0
 80048bc:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 80048be:	4805      	ldr	r0, [pc, #20]	@ (80048d4 <MX_USART1_UART_Init+0x58>)
 80048c0:	f00c fa1a 	bl	8010cf8 <HAL_UART_Init>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d001      	beq.n	80048ce <MX_USART1_UART_Init+0x52>
	{
		Error_Handler();
 80048ca:	f001 facd 	bl	8005e68 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */
}
 80048ce:	bf00      	nop
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	2000086c 	.word	0x2000086c
 80048d8:	40011000 	.word	0x40011000

080048dc <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80048e2:	4b18      	ldr	r3, [pc, #96]	@ (8004944 <MX_DMA_Init+0x68>)
 80048e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e6:	4a17      	ldr	r2, [pc, #92]	@ (8004944 <MX_DMA_Init+0x68>)
 80048e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80048ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80048ee:	4b15      	ldr	r3, [pc, #84]	@ (8004944 <MX_DMA_Init+0x68>)
 80048f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048f6:	607b      	str	r3, [r7, #4]
 80048f8:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80048fa:	2200      	movs	r2, #0
 80048fc:	2105      	movs	r1, #5
 80048fe:	203b      	movs	r0, #59	@ 0x3b
 8004900:	f006 fbf2 	bl	800b0e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8004904:	203b      	movs	r0, #59	@ 0x3b
 8004906:	f006 fc0b 	bl	800b120 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 800490a:	2200      	movs	r2, #0
 800490c:	2105      	movs	r1, #5
 800490e:	203c      	movs	r0, #60	@ 0x3c
 8004910:	f006 fbea 	bl	800b0e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8004914:	203c      	movs	r0, #60	@ 0x3c
 8004916:	f006 fc03 	bl	800b120 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800491a:	2200      	movs	r2, #0
 800491c:	2105      	movs	r1, #5
 800491e:	2045      	movs	r0, #69	@ 0x45
 8004920:	f006 fbe2 	bl	800b0e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8004924:	2045      	movs	r0, #69	@ 0x45
 8004926:	f006 fbfb 	bl	800b120 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800492a:	2200      	movs	r2, #0
 800492c:	2105      	movs	r1, #5
 800492e:	2046      	movs	r0, #70	@ 0x46
 8004930:	f006 fbda 	bl	800b0e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8004934:	2046      	movs	r0, #70	@ 0x46
 8004936:	f006 fbf3 	bl	800b120 <HAL_NVIC_EnableIRQ>
}
 800493a:	bf00      	nop
 800493c:	3708      	adds	r7, #8
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	40023800 	.word	0x40023800

08004948 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN FMC_Init 0 */

	/* USER CODE END FMC_Init 0 */

	FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800494e:	1d3b      	adds	r3, r7, #4
 8004950:	2200      	movs	r2, #0
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	605a      	str	r2, [r3, #4]
 8004956:	609a      	str	r2, [r3, #8]
 8004958:	60da      	str	r2, [r3, #12]
 800495a:	611a      	str	r2, [r3, #16]
 800495c:	615a      	str	r2, [r3, #20]
 800495e:	619a      	str	r2, [r3, #24]

	/* USER CODE END FMC_Init 1 */

	/** Perform the SDRAM1 memory initialization sequence
	 */
	hsdram1.Instance = FMC_SDRAM_DEVICE;
 8004960:	4b3a      	ldr	r3, [pc, #232]	@ (8004a4c <MX_FMC_Init+0x104>)
 8004962:	4a3b      	ldr	r2, [pc, #236]	@ (8004a50 <MX_FMC_Init+0x108>)
 8004964:	601a      	str	r2, [r3, #0]
	/* hsdram1.Init */
	hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8004966:	4b39      	ldr	r3, [pc, #228]	@ (8004a4c <MX_FMC_Init+0x104>)
 8004968:	2200      	movs	r2, #0
 800496a:	605a      	str	r2, [r3, #4]
	hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800496c:	4b37      	ldr	r3, [pc, #220]	@ (8004a4c <MX_FMC_Init+0x104>)
 800496e:	2200      	movs	r2, #0
 8004970:	609a      	str	r2, [r3, #8]
	hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8004972:	4b36      	ldr	r3, [pc, #216]	@ (8004a4c <MX_FMC_Init+0x104>)
 8004974:	2204      	movs	r2, #4
 8004976:	60da      	str	r2, [r3, #12]
	hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8004978:	4b34      	ldr	r3, [pc, #208]	@ (8004a4c <MX_FMC_Init+0x104>)
 800497a:	2210      	movs	r2, #16
 800497c:	611a      	str	r2, [r3, #16]
	hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800497e:	4b33      	ldr	r3, [pc, #204]	@ (8004a4c <MX_FMC_Init+0x104>)
 8004980:	2240      	movs	r2, #64	@ 0x40
 8004982:	615a      	str	r2, [r3, #20]
	hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8004984:	4b31      	ldr	r3, [pc, #196]	@ (8004a4c <MX_FMC_Init+0x104>)
 8004986:	2280      	movs	r2, #128	@ 0x80
 8004988:	619a      	str	r2, [r3, #24]
	hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800498a:	4b30      	ldr	r3, [pc, #192]	@ (8004a4c <MX_FMC_Init+0x104>)
 800498c:	2200      	movs	r2, #0
 800498e:	61da      	str	r2, [r3, #28]
	hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8004990:	4b2e      	ldr	r3, [pc, #184]	@ (8004a4c <MX_FMC_Init+0x104>)
 8004992:	2200      	movs	r2, #0
 8004994:	621a      	str	r2, [r3, #32]
	hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8004996:	4b2d      	ldr	r3, [pc, #180]	@ (8004a4c <MX_FMC_Init+0x104>)
 8004998:	2200      	movs	r2, #0
 800499a:	625a      	str	r2, [r3, #36]	@ 0x24
	hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800499c:	4b2b      	ldr	r3, [pc, #172]	@ (8004a4c <MX_FMC_Init+0x104>)
 800499e:	2200      	movs	r2, #0
 80049a0:	629a      	str	r2, [r3, #40]	@ 0x28
	/* SdramTiming */
	SdramTiming.LoadToActiveDelay = 16;
 80049a2:	2310      	movs	r3, #16
 80049a4:	607b      	str	r3, [r7, #4]
	SdramTiming.ExitSelfRefreshDelay = 16;
 80049a6:	2310      	movs	r3, #16
 80049a8:	60bb      	str	r3, [r7, #8]
	SdramTiming.SelfRefreshTime = 16;
 80049aa:	2310      	movs	r3, #16
 80049ac:	60fb      	str	r3, [r7, #12]
	SdramTiming.RowCycleDelay = 16;
 80049ae:	2310      	movs	r3, #16
 80049b0:	613b      	str	r3, [r7, #16]
	SdramTiming.WriteRecoveryTime = 16;
 80049b2:	2310      	movs	r3, #16
 80049b4:	617b      	str	r3, [r7, #20]
	SdramTiming.RPDelay = 16;
 80049b6:	2310      	movs	r3, #16
 80049b8:	61bb      	str	r3, [r7, #24]
	SdramTiming.RCDDelay = 16;
 80049ba:	2310      	movs	r3, #16
 80049bc:	61fb      	str	r3, [r7, #28]

	if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80049be:	1d3b      	adds	r3, r7, #4
 80049c0:	4619      	mov	r1, r3
 80049c2:	4822      	ldr	r0, [pc, #136]	@ (8004a4c <MX_FMC_Init+0x104>)
 80049c4:	f00b fe28 	bl	8010618 <HAL_SDRAM_Init>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <MX_FMC_Init+0x8a>
	{
		Error_Handler();
 80049ce:	f001 fa4b 	bl	8005e68 <Error_Handler>
	}

	/** Perform the SDRAM2 memory initialization sequence
	 */
	hsdram2.Instance = FMC_SDRAM_DEVICE;
 80049d2:	4b20      	ldr	r3, [pc, #128]	@ (8004a54 <MX_FMC_Init+0x10c>)
 80049d4:	4a1e      	ldr	r2, [pc, #120]	@ (8004a50 <MX_FMC_Init+0x108>)
 80049d6:	601a      	str	r2, [r3, #0]
	/* hsdram2.Init */
	hsdram2.Init.SDBank = FMC_SDRAM_BANK2;
 80049d8:	4b1e      	ldr	r3, [pc, #120]	@ (8004a54 <MX_FMC_Init+0x10c>)
 80049da:	2201      	movs	r2, #1
 80049dc:	605a      	str	r2, [r3, #4]
	hsdram2.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80049de:	4b1d      	ldr	r3, [pc, #116]	@ (8004a54 <MX_FMC_Init+0x10c>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	609a      	str	r2, [r3, #8]
	hsdram2.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80049e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004a54 <MX_FMC_Init+0x10c>)
 80049e6:	2204      	movs	r2, #4
 80049e8:	60da      	str	r2, [r3, #12]
	hsdram2.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80049ea:	4b1a      	ldr	r3, [pc, #104]	@ (8004a54 <MX_FMC_Init+0x10c>)
 80049ec:	2210      	movs	r2, #16
 80049ee:	611a      	str	r2, [r3, #16]
	hsdram2.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80049f0:	4b18      	ldr	r3, [pc, #96]	@ (8004a54 <MX_FMC_Init+0x10c>)
 80049f2:	2240      	movs	r2, #64	@ 0x40
 80049f4:	615a      	str	r2, [r3, #20]
	hsdram2.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 80049f6:	4b17      	ldr	r3, [pc, #92]	@ (8004a54 <MX_FMC_Init+0x10c>)
 80049f8:	2280      	movs	r2, #128	@ 0x80
 80049fa:	619a      	str	r2, [r3, #24]
	hsdram2.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80049fc:	4b15      	ldr	r3, [pc, #84]	@ (8004a54 <MX_FMC_Init+0x10c>)
 80049fe:	2200      	movs	r2, #0
 8004a00:	61da      	str	r2, [r3, #28]
	hsdram2.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8004a02:	4b14      	ldr	r3, [pc, #80]	@ (8004a54 <MX_FMC_Init+0x10c>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	621a      	str	r2, [r3, #32]
	hsdram2.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8004a08:	4b12      	ldr	r3, [pc, #72]	@ (8004a54 <MX_FMC_Init+0x10c>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	625a      	str	r2, [r3, #36]	@ 0x24
	hsdram2.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8004a0e:	4b11      	ldr	r3, [pc, #68]	@ (8004a54 <MX_FMC_Init+0x10c>)
 8004a10:	2200      	movs	r2, #0
 8004a12:	629a      	str	r2, [r3, #40]	@ 0x28
	/* SdramTiming */
	SdramTiming.LoadToActiveDelay = 16;
 8004a14:	2310      	movs	r3, #16
 8004a16:	607b      	str	r3, [r7, #4]
	SdramTiming.ExitSelfRefreshDelay = 16;
 8004a18:	2310      	movs	r3, #16
 8004a1a:	60bb      	str	r3, [r7, #8]
	SdramTiming.SelfRefreshTime = 16;
 8004a1c:	2310      	movs	r3, #16
 8004a1e:	60fb      	str	r3, [r7, #12]
	SdramTiming.RowCycleDelay = 16;
 8004a20:	2310      	movs	r3, #16
 8004a22:	613b      	str	r3, [r7, #16]
	SdramTiming.WriteRecoveryTime = 16;
 8004a24:	2310      	movs	r3, #16
 8004a26:	617b      	str	r3, [r7, #20]
	SdramTiming.RPDelay = 16;
 8004a28:	2310      	movs	r3, #16
 8004a2a:	61bb      	str	r3, [r7, #24]
	SdramTiming.RCDDelay = 16;
 8004a2c:	2310      	movs	r3, #16
 8004a2e:	61fb      	str	r3, [r7, #28]

	if (HAL_SDRAM_Init(&hsdram2, &SdramTiming) != HAL_OK)
 8004a30:	1d3b      	adds	r3, r7, #4
 8004a32:	4619      	mov	r1, r3
 8004a34:	4807      	ldr	r0, [pc, #28]	@ (8004a54 <MX_FMC_Init+0x10c>)
 8004a36:	f00b fdef 	bl	8010618 <HAL_SDRAM_Init>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d001      	beq.n	8004a44 <MX_FMC_Init+0xfc>
	{
		Error_Handler();
 8004a40:	f001 fa12 	bl	8005e68 <Error_Handler>
	}

	/* USER CODE BEGIN FMC_Init 2 */

	/* USER CODE END FMC_Init 2 */
}
 8004a44:	bf00      	nop
 8004a46:	3720      	adds	r7, #32
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	200008f4 	.word	0x200008f4
 8004a50:	a0000140 	.word	0xa0000140
 8004a54:	20000928 	.word	0x20000928

08004a58 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b090      	sub	sp, #64	@ 0x40
 8004a5c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004a62:	2200      	movs	r2, #0
 8004a64:	601a      	str	r2, [r3, #0]
 8004a66:	605a      	str	r2, [r3, #4]
 8004a68:	609a      	str	r2, [r3, #8]
 8004a6a:	60da      	str	r2, [r3, #12]
 8004a6c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004a6e:	4bae      	ldr	r3, [pc, #696]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a72:	4aad      	ldr	r2, [pc, #692]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004a74:	f043 0310 	orr.w	r3, r3, #16
 8004a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a7a:	4bab      	ldr	r3, [pc, #684]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a7e:	f003 0310 	and.w	r3, r3, #16
 8004a82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8004a86:	4ba8      	ldr	r3, [pc, #672]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a8a:	4aa7      	ldr	r2, [pc, #668]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004a8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a92:	4ba5      	ldr	r3, [pc, #660]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004a9e:	4ba2      	ldr	r3, [pc, #648]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa2:	4aa1      	ldr	r2, [pc, #644]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004aa4:	f043 0302 	orr.w	r3, r3, #2
 8004aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004aaa:	4b9f      	ldr	r3, [pc, #636]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	623b      	str	r3, [r7, #32]
 8004ab4:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8004ab6:	4b9c      	ldr	r3, [pc, #624]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aba:	4a9b      	ldr	r2, [pc, #620]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004abc:	f043 0308 	orr.w	r3, r3, #8
 8004ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ac2:	4b99      	ldr	r3, [pc, #612]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac6:	f003 0308 	and.w	r3, r3, #8
 8004aca:	61fb      	str	r3, [r7, #28]
 8004acc:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004ace:	4b96      	ldr	r3, [pc, #600]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad2:	4a95      	ldr	r2, [pc, #596]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004ad4:	f043 0304 	orr.w	r3, r3, #4
 8004ad8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ada:	4b93      	ldr	r3, [pc, #588]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	61bb      	str	r3, [r7, #24]
 8004ae4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004ae6:	4b90      	ldr	r3, [pc, #576]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aea:	4a8f      	ldr	r2, [pc, #572]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004aec:	f043 0301 	orr.w	r3, r3, #1
 8004af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004af2:	4b8d      	ldr	r3, [pc, #564]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af6:	f003 0301 	and.w	r3, r3, #1
 8004afa:	617b      	str	r3, [r7, #20]
 8004afc:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOJ_CLK_ENABLE();
 8004afe:	4b8a      	ldr	r3, [pc, #552]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b02:	4a89      	ldr	r2, [pc, #548]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b04:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b0a:	4b87      	ldr	r3, [pc, #540]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b12:	613b      	str	r3, [r7, #16]
 8004b14:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 8004b16:	4b84      	ldr	r3, [pc, #528]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1a:	4a83      	ldr	r2, [pc, #524]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b22:	4b81      	ldr	r3, [pc, #516]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b2a:	60fb      	str	r3, [r7, #12]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOK_CLK_ENABLE();
 8004b2e:	4b7e      	ldr	r3, [pc, #504]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b32:	4a7d      	ldr	r2, [pc, #500]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b34:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b3a:	4b7b      	ldr	r3, [pc, #492]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b42:	60bb      	str	r3, [r7, #8]
 8004b44:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8004b46:	4b78      	ldr	r3, [pc, #480]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b4a:	4a77      	ldr	r2, [pc, #476]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b4c:	f043 0320 	orr.w	r3, r3, #32
 8004b50:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b52:	4b75      	ldr	r3, [pc, #468]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b56:	f003 0320 	and.w	r3, r3, #32
 8004b5a:	607b      	str	r3, [r7, #4]
 8004b5c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8004b5e:	4b72      	ldr	r3, [pc, #456]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b62:	4a71      	ldr	r2, [pc, #452]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b6a:	4b6f      	ldr	r3, [pc, #444]	@ (8004d28 <MX_GPIO_Init+0x2d0>)
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b72:	603b      	str	r3, [r7, #0]
 8004b74:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8004b76:	2201      	movs	r2, #1
 8004b78:	2120      	movs	r1, #32
 8004b7a:	486c      	ldr	r0, [pc, #432]	@ (8004d2c <MX_GPIO_Init+0x2d4>)
 8004b7c:	f007 fc3e 	bl	800c3fc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin | ARDUINO_D8_Pin | LCD_DISP_Pin, GPIO_PIN_RESET);
 8004b80:	2200      	movs	r2, #0
 8004b82:	f241 010c 	movw	r1, #4108	@ 0x100c
 8004b86:	486a      	ldr	r0, [pc, #424]	@ (8004d30 <MX_GPIO_Init+0x2d8>)
 8004b88:	f007 fc38 	bl	800c3fc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	2108      	movs	r1, #8
 8004b90:	4868      	ldr	r0, [pc, #416]	@ (8004d34 <MX_GPIO_Init+0x2dc>)
 8004b92:	f007 fc33 	bl	800c3fc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOH, DCMI_PWR_EN_Pin | LED2_Pin | LED1_Pin | LED3_Pin, GPIO_PIN_RESET);
 8004b96:	2200      	movs	r2, #0
 8004b98:	f44f 5170 	mov.w	r1, #15360	@ 0x3c00
 8004b9c:	4866      	ldr	r0, [pc, #408]	@ (8004d38 <MX_GPIO_Init+0x2e0>)
 8004b9e:	f007 fc2d 	bl	800c3fc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin, GPIO_PIN_RESET);
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	21c8      	movs	r1, #200	@ 0xc8
 8004ba6:	4865      	ldr	r0, [pc, #404]	@ (8004d3c <MX_GPIO_Init+0x2e4>)
 8004ba8:	f007 fc28 	bl	800c3fc <HAL_GPIO_WritePin>

	/*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8004bac:	2308      	movs	r3, #8
 8004bae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8004bb8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	4860      	ldr	r0, [pc, #384]	@ (8004d40 <MX_GPIO_Init+0x2e8>)
 8004bc0:	f007 f94c 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_D2_Pin */
	GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8004bc4:	2304      	movs	r3, #4
 8004bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bc8:	2302      	movs	r3, #2
 8004bca:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8004bd4:	2309      	movs	r3, #9
 8004bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8004bd8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4858      	ldr	r0, [pc, #352]	@ (8004d40 <MX_GPIO_Init+0x2e8>)
 8004be0:	f007 f93c 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
	GPIO_InitStruct.Pin = RMII_TXD1_Pin | RMII_TXD0_Pin | RMII_TX_EN_Pin;
 8004be4:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8004be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bea:	2302      	movs	r3, #2
 8004bec:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004bf6:	230b      	movs	r3, #11
 8004bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004bfa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004bfe:	4619      	mov	r1, r3
 8004c00:	484e      	ldr	r0, [pc, #312]	@ (8004d3c <MX_GPIO_Init+0x2e4>)
 8004c02:	f007 f92b 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
	GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin | ARDUINO_SDA_D14_Pin;
 8004c06:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c0c:	2312      	movs	r3, #18
 8004c0e:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c10:	2300      	movs	r3, #0
 8004c12:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c14:	2300      	movs	r3, #0
 8004c16:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004c18:	2304      	movs	r3, #4
 8004c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c1c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004c20:	4619      	mov	r1, r3
 8004c22:	4848      	ldr	r0, [pc, #288]	@ (8004d44 <MX_GPIO_Init+0x2ec>)
 8004c24:	f007 f91a 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8004c28:	2310      	movs	r3, #16
 8004c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c30:	2300      	movs	r3, #0
 8004c32:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c34:	2300      	movs	r3, #0
 8004c36:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c38:	2302      	movs	r3, #2
 8004c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8004c3c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004c40:	4619      	mov	r1, r3
 8004c42:	4840      	ldr	r0, [pc, #256]	@ (8004d44 <MX_GPIO_Init+0x2ec>)
 8004c44:	f007 f90a 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : SPDIF_RX0_Pin */
	GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8004c48:	2380      	movs	r3, #128	@ 0x80
 8004c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c50:	2300      	movs	r3, #0
 8004c52:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c54:	2300      	movs	r3, #0
 8004c56:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8004c58:	2308      	movs	r3, #8
 8004c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8004c5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004c60:	4619      	mov	r1, r3
 8004c62:	4832      	ldr	r0, [pc, #200]	@ (8004d2c <MX_GPIO_Init+0x2d4>)
 8004c64:	f007 f8fa 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8004c68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c6e:	2302      	movs	r3, #2
 8004c70:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c72:	2300      	movs	r3, #0
 8004c74:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c76:	2300      	movs	r3, #0
 8004c78:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8004c7e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004c82:	4619      	mov	r1, r3
 8004c84:	4830      	ldr	r0, [pc, #192]	@ (8004d48 <MX_GPIO_Init+0x2f0>)
 8004c86:	f007 f8e9 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
	GPIO_InitStruct.Pin = DCMI_D6_Pin | DCMI_D7_Pin;
 8004c8a:	2360      	movs	r3, #96	@ 0x60
 8004c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c8e:	2302      	movs	r3, #2
 8004c90:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c92:	2300      	movs	r3, #0
 8004c94:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c96:	2300      	movs	r3, #0
 8004c98:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004c9a:	230d      	movs	r3, #13
 8004c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004c9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	4826      	ldr	r0, [pc, #152]	@ (8004d40 <MX_GPIO_Init+0x2e8>)
 8004ca6:	f007 f8d9 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_VBUS_Pin */
	GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8004caa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004cb8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	4823      	ldr	r0, [pc, #140]	@ (8004d4c <MX_GPIO_Init+0x2f4>)
 8004cc0:	f007 f8cc 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : Audio_INT_Pin */
	GPIO_InitStruct.Pin = Audio_INT_Pin;
 8004cc4:	2340      	movs	r3, #64	@ 0x40
 8004cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8004cc8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8004ccc:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8004cd2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	4814      	ldr	r0, [pc, #80]	@ (8004d2c <MX_GPIO_Init+0x2d4>)
 8004cda:	f007 f8bf 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
	GPIO_InitStruct.Pin = OTG_FS_P_Pin | OTG_FS_N_Pin | OTG_FS_ID_Pin;
 8004cde:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ce4:	2302      	movs	r3, #2
 8004ce6:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cec:	2303      	movs	r3, #3
 8004cee:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004cf0:	230a      	movs	r3, #10
 8004cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cf4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	4813      	ldr	r0, [pc, #76]	@ (8004d48 <MX_GPIO_Init+0x2f0>)
 8004cfc:	f007 f8ae 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8004d00:	2320      	movs	r3, #32
 8004d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004d04:	2301      	movs	r3, #1
 8004d06:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	63bb      	str	r3, [r7, #56]	@ 0x38
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8004d10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d14:	4619      	mov	r1, r3
 8004d16:	4805      	ldr	r0, [pc, #20]	@ (8004d2c <MX_GPIO_Init+0x2d4>)
 8004d18:	f007 f8a0 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_D5_Pin */
	GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8004d1c:	2308      	movs	r3, #8
 8004d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d20:	2302      	movs	r3, #2
 8004d22:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d24:	2300      	movs	r3, #0
 8004d26:	e013      	b.n	8004d50 <MX_GPIO_Init+0x2f8>
 8004d28:	40023800 	.word	0x40023800
 8004d2c:	40020c00 	.word	0x40020c00
 8004d30:	40022000 	.word	0x40022000
 8004d34:	40022800 	.word	0x40022800
 8004d38:	40021c00 	.word	0x40021c00
 8004d3c:	40021800 	.word	0x40021800
 8004d40:	40021000 	.word	0x40021000
 8004d44:	40020400 	.word	0x40020400
 8004d48:	40020000 	.word	0x40020000
 8004d4c:	40022400 	.word	0x40022400
 8004d50:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d52:	2300      	movs	r3, #0
 8004d54:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004d56:	230d      	movs	r3, #13
 8004d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8004d5a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d5e:	4619      	mov	r1, r3
 8004d60:	48bb      	ldr	r0, [pc, #748]	@ (8005050 <MX_GPIO_Init+0x5f8>)
 8004d62:	f007 f87b 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
	GPIO_InitStruct.Pin = ARDUINO_D7_Pin | ARDUINO_D8_Pin | LCD_DISP_Pin;
 8004d66:	f241 030c 	movw	r3, #4108	@ 0x100c
 8004d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d70:	2300      	movs	r3, #0
 8004d72:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d74:	2300      	movs	r3, #0
 8004d76:	63bb      	str	r3, [r7, #56]	@ 0x38
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004d78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	48b5      	ldr	r0, [pc, #724]	@ (8005054 <MX_GPIO_Init+0x5fc>)
 8004d80:	f007 f86c 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : uSD_Detect_Pin */
	GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8004d84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8004d92:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d96:	4619      	mov	r1, r3
 8004d98:	48af      	ldr	r0, [pc, #700]	@ (8005058 <MX_GPIO_Init+0x600>)
 8004d9a:	f007 f85f 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_BL_CTRL_Pin */
	GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8004d9e:	2308      	movs	r3, #8
 8004da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004da2:	2301      	movs	r3, #1
 8004da4:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004da6:	2300      	movs	r3, #0
 8004da8:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004daa:	2300      	movs	r3, #0
 8004dac:	63bb      	str	r3, [r7, #56]	@ 0x38
	HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8004dae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004db2:	4619      	mov	r1, r3
 8004db4:	48a9      	ldr	r0, [pc, #676]	@ (800505c <MX_GPIO_Init+0x604>)
 8004db6:	f007 f851 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_VSYNC_Pin */
	GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8004dba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004dcc:	230d      	movs	r3, #13
 8004dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8004dd0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	48a2      	ldr	r0, [pc, #648]	@ (8005060 <MX_GPIO_Init+0x608>)
 8004dd8:	f007 f840 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8004ddc:	2310      	movs	r3, #16
 8004dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004de0:	2300      	movs	r3, #0
 8004de2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de4:	2300      	movs	r3, #0
 8004de6:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8004de8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004dec:	4619      	mov	r1, r3
 8004dee:	4898      	ldr	r0, [pc, #608]	@ (8005050 <MX_GPIO_Init+0x5f8>)
 8004df0:	f007 f834 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : TP3_Pin NC2_Pin */
	GPIO_InitStruct.Pin = TP3_Pin | NC2_Pin;
 8004df4:	f248 0304 	movw	r3, #32772	@ 0x8004
 8004df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004e02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004e06:	4619      	mov	r1, r3
 8004e08:	4896      	ldr	r0, [pc, #600]	@ (8005064 <MX_GPIO_Init+0x60c>)
 8004e0a:	f007 f827 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_SCK_D13_Pin */
	GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8004e0e:	2302      	movs	r3, #2
 8004e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e12:	2302      	movs	r3, #2
 8004e14:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e16:	2300      	movs	r3, #0
 8004e18:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004e1e:	2305      	movs	r3, #5
 8004e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8004e22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004e26:	4619      	mov	r1, r3
 8004e28:	488a      	ldr	r0, [pc, #552]	@ (8005054 <MX_GPIO_Init+0x5fc>)
 8004e2a:	f007 f817 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_PWR_EN_Pin LED2_Pin LED1_Pin LED3_Pin */
	GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin | LED2_Pin | LED1_Pin | LED3_Pin;
 8004e2e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e34:	2301      	movs	r3, #1
 8004e36:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	63bb      	str	r3, [r7, #56]	@ 0x38
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004e40:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004e44:	4619      	mov	r1, r3
 8004e46:	4887      	ldr	r0, [pc, #540]	@ (8005064 <MX_GPIO_Init+0x60c>)
 8004e48:	f007 f808 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_D4_Pin DCMI_D0_Pin */
	GPIO_InitStruct.Pin = DCMI_D4_Pin | DCMI_D0_Pin;
 8004e4c:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8004e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e52:	2302      	movs	r3, #2
 8004e54:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e56:	2300      	movs	r3, #0
 8004e58:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004e5e:	230d      	movs	r3, #13
 8004e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004e62:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004e66:	4619      	mov	r1, r3
 8004e68:	487e      	ldr	r0, [pc, #504]	@ (8005064 <MX_GPIO_Init+0x60c>)
 8004e6a:	f006 fff7 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e72:	2302      	movs	r3, #2
 8004e74:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e76:	2300      	movs	r3, #0
 8004e78:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004e7e:	2302      	movs	r3, #2
 8004e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8004e82:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004e86:	4619      	mov	r1, r3
 8004e88:	4872      	ldr	r0, [pc, #456]	@ (8005054 <MX_GPIO_Init+0x5fc>)
 8004e8a:	f006 ffe7 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8004e8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e94:	2302      	movs	r3, #2
 8004e96:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8004ea4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	486f      	ldr	r0, [pc, #444]	@ (8005068 <MX_GPIO_Init+0x610>)
 8004eac:	f006 ffd6 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_INT_Pin */
	GPIO_InitStruct.Pin = LCD_INT_Pin;
 8004eb0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8004eb6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8004eba:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8004ec0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	4863      	ldr	r0, [pc, #396]	@ (8005054 <MX_GPIO_Init+0x5fc>)
 8004ec8:	f006 ffc8 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
	GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin | ARDUINO_TX_D1_Pin;
 8004ecc:	23c0      	movs	r3, #192	@ 0xc0
 8004ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ed0:	2302      	movs	r3, #2
 8004ed2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004edc:	2308      	movs	r3, #8
 8004ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ee0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	485c      	ldr	r0, [pc, #368]	@ (8005058 <MX_GPIO_Init+0x600>)
 8004ee8:	f006 ffb8 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : ULPI_NXT_Pin */
	GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8004eec:	2310      	movs	r3, #16
 8004eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ef0:	2302      	movs	r3, #2
 8004ef2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ef8:	2303      	movs	r3, #3
 8004efa:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8004efc:	230a      	movs	r3, #10
 8004efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8004f00:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004f04:	4619      	mov	r1, r3
 8004f06:	4857      	ldr	r0, [pc, #348]	@ (8005064 <MX_GPIO_Init+0x60c>)
 8004f08:	f006 ffa8 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
	GPIO_InitStruct.Pin = ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin;
 8004f0c:	23c8      	movs	r3, #200	@ 0xc8
 8004f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f10:	2301      	movs	r3, #1
 8004f12:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f14:	2300      	movs	r3, #0
 8004f16:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	63bb      	str	r3, [r7, #56]	@ 0x38
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004f1c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004f20:	4619      	mov	r1, r3
 8004f22:	484f      	ldr	r0, [pc, #316]	@ (8005060 <MX_GPIO_Init+0x608>)
 8004f24:	f006 ff9a 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin ULPI_D2_Pin
							 ULPI_D1_Pin ULPI_D4_Pin */
	GPIO_InitStruct.Pin = ULPI_D6_Pin | ULPI_D5_Pin | ULPI_D3_Pin | ULPI_D2_Pin | ULPI_D1_Pin | ULPI_D4_Pin;
 8004f28:	f643 4303 	movw	r3, #15363	@ 0x3c03
 8004f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f2e:	2302      	movs	r3, #2
 8004f30:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f32:	2300      	movs	r3, #0
 8004f34:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f36:	2303      	movs	r3, #3
 8004f38:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8004f3a:	230a      	movs	r3, #10
 8004f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f3e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004f42:	4619      	mov	r1, r3
 8004f44:	4849      	ldr	r0, [pc, #292]	@ (800506c <MX_GPIO_Init+0x614>)
 8004f46:	f006 ff89 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
	GPIO_InitStruct.Pin = ULPI_STP_Pin | ULPI_DIR_Pin;
 8004f4a:	2305      	movs	r3, #5
 8004f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f4e:	2302      	movs	r3, #2
 8004f50:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f52:	2300      	movs	r3, #0
 8004f54:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f56:	2303      	movs	r3, #3
 8004f58:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8004f5a:	230a      	movs	r3, #10
 8004f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004f62:	4619      	mov	r1, r3
 8004f64:	483c      	ldr	r0, [pc, #240]	@ (8005058 <MX_GPIO_Init+0x600>)
 8004f66:	f006 ff79 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
	GPIO_InitStruct.Pin = RMII_MDC_Pin | RMII_RXD0_Pin | RMII_RXD1_Pin;
 8004f6a:	2332      	movs	r3, #50	@ 0x32
 8004f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f6e:	2302      	movs	r3, #2
 8004f70:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f72:	2300      	movs	r3, #0
 8004f74:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f76:	2303      	movs	r3, #3
 8004f78:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004f7a:	230b      	movs	r3, #11
 8004f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f7e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004f82:	4619      	mov	r1, r3
 8004f84:	4834      	ldr	r0, [pc, #208]	@ (8005058 <MX_GPIO_Init+0x600>)
 8004f86:	f006 ff69 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : PB2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004f8a:	2304      	movs	r3, #4
 8004f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f8e:	2302      	movs	r3, #2
 8004f90:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f92:	2300      	movs	r3, #0
 8004f94:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f96:	2303      	movs	r3, #3
 8004f98:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8004f9a:	2309      	movs	r3, #9
 8004f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	4831      	ldr	r0, [pc, #196]	@ (800506c <MX_GPIO_Init+0x614>)
 8004fa6:	f006 ff59 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
	GPIO_InitStruct.Pin = QSPI_D1_Pin | QSPI_D3_Pin | QSPI_D0_Pin;
 8004faa:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8004fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8004fbc:	2309      	movs	r3, #9
 8004fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004fc0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	4822      	ldr	r0, [pc, #136]	@ (8005050 <MX_GPIO_Init+0x5f8>)
 8004fc8:	f006 ff48 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : RMII_RXER_Pin */
	GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8004fcc:	2304      	movs	r3, #4
 8004fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8004fd8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004fdc:	4619      	mov	r1, r3
 8004fde:	4820      	ldr	r0, [pc, #128]	@ (8005060 <MX_GPIO_Init+0x608>)
 8004fe0:	f006 ff3c 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
	GPIO_InitStruct.Pin = RMII_REF_CLK_Pin | RMII_MDIO_Pin | RMII_CRS_DV_Pin;
 8004fe4:	2386      	movs	r3, #134	@ 0x86
 8004fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fe8:	2302      	movs	r3, #2
 8004fea:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fec:	2300      	movs	r3, #0
 8004fee:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004ff4:	230b      	movs	r3, #11
 8004ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ff8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	481a      	ldr	r0, [pc, #104]	@ (8005068 <MX_GPIO_Init+0x610>)
 8005000:	f006 ff2c 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
	GPIO_InitStruct.Pin = DCMI_HSYNC_Pin | GPIO_PIN_6;
 8005004:	2350      	movs	r3, #80	@ 0x50
 8005006:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005008:	2302      	movs	r3, #2
 800500a:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800500c:	2300      	movs	r3, #0
 800500e:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005010:	2300      	movs	r3, #0
 8005012:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8005014:	230d      	movs	r3, #13
 8005016:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005018:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800501c:	4619      	mov	r1, r3
 800501e:	4812      	ldr	r0, [pc, #72]	@ (8005068 <MX_GPIO_Init+0x610>)
 8005020:	f006 ff1c 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
	GPIO_InitStruct.Pin = ULPI_CLK_Pin | ULPI_D0_Pin;
 8005024:	2328      	movs	r3, #40	@ 0x28
 8005026:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005028:	2302      	movs	r3, #2
 800502a:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800502c:	2300      	movs	r3, #0
 800502e:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005030:	2303      	movs	r3, #3
 8005032:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8005034:	230a      	movs	r3, #10
 8005036:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005038:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800503c:	4619      	mov	r1, r3
 800503e:	480a      	ldr	r0, [pc, #40]	@ (8005068 <MX_GPIO_Init+0x610>)
 8005040:	f006 ff0c 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_SDA_Pin */
	GPIO_InitStruct.Pin = LCD_SDA_Pin;
 8005044:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005048:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800504a:	2312      	movs	r3, #18
 800504c:	633b      	str	r3, [r7, #48]	@ 0x30
 800504e:	e00f      	b.n	8005070 <MX_GPIO_Init+0x618>
 8005050:	40020c00 	.word	0x40020c00
 8005054:	40022000 	.word	0x40022000
 8005058:	40020800 	.word	0x40020800
 800505c:	40022800 	.word	0x40022800
 8005060:	40021800 	.word	0x40021800
 8005064:	40021c00 	.word	0x40021c00
 8005068:	40020000 	.word	0x40020000
 800506c:	40020400 	.word	0x40020400
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005070:	2300      	movs	r3, #0
 8005072:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005074:	2303      	movs	r3, #3
 8005076:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005078:	2304      	movs	r3, #4
 800507a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(LCD_SDA_GPIO_Port, &GPIO_InitStruct);
 800507c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005080:	4619      	mov	r1, r3
 8005082:	480c      	ldr	r0, [pc, #48]	@ (80050b4 <MX_GPIO_Init+0x65c>)
 8005084:	f006 feea 	bl	800be5c <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
	GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin | ARDUINO_MOSI_PWM_D11_Pin;
 8005088:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800508c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800508e:	2302      	movs	r3, #2
 8005090:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005092:	2300      	movs	r3, #0
 8005094:	637b      	str	r3, [r7, #52]	@ 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005096:	2300      	movs	r3, #0
 8005098:	63bb      	str	r3, [r7, #56]	@ 0x38
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800509a:	2305      	movs	r3, #5
 800509c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800509e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80050a2:	4619      	mov	r1, r3
 80050a4:	4804      	ldr	r0, [pc, #16]	@ (80050b8 <MX_GPIO_Init+0x660>)
 80050a6:	f006 fed9 	bl	800be5c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80050aa:	bf00      	nop
 80050ac:	3740      	adds	r7, #64	@ 0x40
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	40021c00 	.word	0x40021c00
 80050b8:	40020400 	.word	0x40020400

080050bc <BSP_AUDIO_OUT_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */

void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
	char a = 1;
 80050c2:	2301      	movs	r3, #1
 80050c4:	71fb      	strb	r3, [r7, #7]
	xQueueSendFromISR(WakeUpHandle, &a, 0);
 80050c6:	4b05      	ldr	r3, [pc, #20]	@ (80050dc <BSP_AUDIO_OUT_TransferComplete_CallBack+0x20>)
 80050c8:	6818      	ldr	r0, [r3, #0]
 80050ca:	1df9      	adds	r1, r7, #7
 80050cc:	2300      	movs	r3, #0
 80050ce:	2200      	movs	r2, #0
 80050d0:	f00e fa1c 	bl	801350c <xQueueGenericSendFromISR>
}
 80050d4:	bf00      	nop
 80050d6:	3708      	adds	r7, #8
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	20000970 	.word	0x20000970

080050e0 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
	char a = 0;
 80050e6:	2300      	movs	r3, #0
 80050e8:	71fb      	strb	r3, [r7, #7]
	xQueueSendFromISR(WakeUpHandle, &a, 0);
 80050ea:	4b05      	ldr	r3, [pc, #20]	@ (8005100 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 80050ec:	6818      	ldr	r0, [r3, #0]
 80050ee:	1df9      	adds	r1, r7, #7
 80050f0:	2300      	movs	r3, #0
 80050f2:	2200      	movs	r2, #0
 80050f4:	f00e fa0a 	bl	801350c <xQueueGenericSendFromISR>
}
 80050f8:	bf00      	nop
 80050fa:	3708      	adds	r7, #8
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	20000970 	.word	0x20000970

08005104 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;)
	{
		updateJoystickDirection();
 800510c:	f7fe fddc 	bl	8003cc8 <updateJoystickDirection>
		osDelay(10);
 8005110:	200a      	movs	r0, #10
 8005112:	f00d fcc9 	bl	8012aa8 <osDelay>
		updateJoystickDirection();
 8005116:	bf00      	nop
 8005118:	e7f8      	b.n	800510c <StartDefaultTask+0x8>
	...

0800511c <StartDisplayTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void const *argument)
{
 800511c:	b590      	push	{r4, r7, lr}
 800511e:	b0d1      	sub	sp, #324	@ 0x144
 8005120:	af00      	add	r7, sp, #0
 8005122:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8005126:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800512a:	6018      	str	r0, [r3, #0]
	/* USER CODE BEGIN StartDisplayTask */
	vTaskSuspend(manageBodyPartsHandle);
 800512c:	4bb8      	ldr	r3, [pc, #736]	@ (8005410 <StartDisplayTask+0x2f4>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4618      	mov	r0, r3
 8005132:	f00f f9a5 	bl	8014480 <vTaskSuspend>
	vTaskSuspend(tsHandlerTaskHandle);
 8005136:	4bb7      	ldr	r3, [pc, #732]	@ (8005414 <StartDisplayTask+0x2f8>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4618      	mov	r0, r3
 800513c:	f00f f9a0 	bl	8014480 <vTaskSuspend>
	vTaskSuspend(playSongTaskHandle);
 8005140:	4bb5      	ldr	r3, [pc, #724]	@ (8005418 <StartDisplayTask+0x2fc>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4618      	mov	r0, r3
 8005146:	f00f f99b 	bl	8014480 <vTaskSuspend>
	vTaskDelay(100);
 800514a:	2064      	movs	r0, #100	@ 0x64
 800514c:	f00f f960 	bl	8014410 <vTaskDelay>

	uwInternelBuffer = (uint8_t *)0xC0260000;
 8005150:	4bb2      	ldr	r3, [pc, #712]	@ (800541c <StartDisplayTask+0x300>)
 8005152:	4ab3      	ldr	r2, [pc, #716]	@ (8005420 <StartDisplayTask+0x304>)
 8005154:	601a      	str	r2, [r3, #0]
	uwInternelBuffer2 = (uint8_t *)0xC0360000;
 8005156:	4bb3      	ldr	r3, [pc, #716]	@ (8005424 <StartDisplayTask+0x308>)
 8005158:	4ab3      	ldr	r2, [pc, #716]	@ (8005428 <StartDisplayTask+0x30c>)
 800515a:	601a      	str	r2, [r3, #0]

	uint8_t counter;

	/*##- Initialize the Directory Files pointers (heap) ###################*/
	for (counter = 0; counter < MAX_BMP_FILES; counter++)
 800515c:	2300      	movs	r3, #0
 800515e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8005162:	e01e      	b.n	80051a2 <StartDisplayTask+0x86>
	{
		pDirectoryFiles[counter] = malloc(MAX_BMP_FILE_NAME);
 8005164:	f897 413f 	ldrb.w	r4, [r7, #319]	@ 0x13f
 8005168:	200b      	movs	r0, #11
 800516a:	f010 fd9b 	bl	8015ca4 <malloc>
 800516e:	4603      	mov	r3, r0
 8005170:	461a      	mov	r2, r3
 8005172:	4bae      	ldr	r3, [pc, #696]	@ (800542c <StartDisplayTask+0x310>)
 8005174:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (pDirectoryFiles[counter] == NULL)
 8005178:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800517c:	4aab      	ldr	r2, [pc, #684]	@ (800542c <StartDisplayTask+0x310>)
 800517e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d108      	bne.n	8005198 <StartDisplayTask+0x7c>
		{
			/* Set the Text Color */
			BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8005186:	48aa      	ldr	r0, [pc, #680]	@ (8005430 <StartDisplayTask+0x314>)
 8005188:	f001 fd6c 	bl	8006c64 <BSP_LCD_SetTextColor>

			BSP_LCD_DisplayStringAtLine(8,
 800518c:	49a9      	ldr	r1, [pc, #676]	@ (8005434 <StartDisplayTask+0x318>)
 800518e:	2008      	movs	r0, #8
 8005190:	f001 fefe 	bl	8006f90 <BSP_LCD_DisplayStringAtLine>
										(uint8_t *)"  Cannot allocate memory ");

			while (1)
 8005194:	bf00      	nop
 8005196:	e7fd      	b.n	8005194 <StartDisplayTask+0x78>
	for (counter = 0; counter < MAX_BMP_FILES; counter++)
 8005198:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800519c:	3301      	adds	r3, #1
 800519e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80051a2:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80051a6:	2b18      	cmp	r3, #24
 80051a8:	d9dc      	bls.n	8005164 <StartDisplayTask+0x48>
			}
		}
	}

	// Lancement de la musique
	initializeSD();
 80051aa:	f7fe ff0b 	bl	8003fc4 <initializeSD>
	loadWav(0);
 80051ae:	2000      	movs	r0, #0
 80051b0:	f7fe ff86 	bl	80040c0 <loadWav>

	vTaskResume(manageBodyPartsHandle);
 80051b4:	4b96      	ldr	r3, [pc, #600]	@ (8005410 <StartDisplayTask+0x2f4>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4618      	mov	r0, r3
 80051ba:	f00f fa2b 	bl	8014614 <vTaskResume>
	vTaskResume(tsHandlerTaskHandle);
 80051be:	4b95      	ldr	r3, [pc, #596]	@ (8005414 <StartDisplayTask+0x2f8>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4618      	mov	r0, r3
 80051c4:	f00f fa26 	bl	8014614 <vTaskResume>
	vTaskResume(playSongTaskHandle);
 80051c8:	4b93      	ldr	r3, [pc, #588]	@ (8005418 <StartDisplayTask+0x2fc>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f00f fa21 	bl	8014614 <vTaskResume>

	vTaskDelay(1000);
 80051d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80051d6:	f00f f91b 	bl	8014410 <vTaskDelay>
	/* Infinite loop */
	for (;;)
	{
		if ((gameOver && !lastMove) || gamePaused || !gameStarted)
 80051da:	4b97      	ldr	r3, [pc, #604]	@ (8005438 <StartDisplayTask+0x31c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d003      	beq.n	80051ea <StartDisplayTask+0xce>
 80051e2:	4b96      	ldr	r3, [pc, #600]	@ (800543c <StartDisplayTask+0x320>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d007      	beq.n	80051fa <StartDisplayTask+0xde>
 80051ea:	4b95      	ldr	r3, [pc, #596]	@ (8005440 <StartDisplayTask+0x324>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d103      	bne.n	80051fa <StartDisplayTask+0xde>
 80051f2:	4b94      	ldr	r3, [pc, #592]	@ (8005444 <StartDisplayTask+0x328>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d110      	bne.n	800521c <StartDisplayTask+0x100>
		{ // revoir la condition
			xSemaphoreTake(displayMutexHandle, portMAX_DELAY);
 80051fa:	4b93      	ldr	r3, [pc, #588]	@ (8005448 <StartDisplayTask+0x32c>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f04f 31ff 	mov.w	r1, #4294967295
 8005202:	4618      	mov	r0, r3
 8005204:	f00e fba6 	bl	8013954 <xQueueSemaphoreTake>
			displayGameStatus();
 8005208:	f7fe fe72 	bl	8003ef0 <displayGameStatus>
			xSemaphoreGive(displayMutexHandle);
 800520c:	4b8e      	ldr	r3, [pc, #568]	@ (8005448 <StartDisplayTask+0x32c>)
 800520e:	6818      	ldr	r0, [r3, #0]
 8005210:	2300      	movs	r3, #0
 8005212:	2200      	movs	r2, #0
 8005214:	2100      	movs	r1, #0
 8005216:	f00e f86f 	bl	80132f8 <xQueueGenericSend>
 800521a:	e22c      	b.n	8005676 <StartDisplayTask+0x55a>
		}
		else
		{
			// On convertit la direction en texte
			char directionText[100];
			switch (direction)
 800521c:	4b8b      	ldr	r3, [pc, #556]	@ (800544c <StartDisplayTask+0x330>)
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	2b03      	cmp	r3, #3
 8005222:	d827      	bhi.n	8005274 <StartDisplayTask+0x158>
 8005224:	a201      	add	r2, pc, #4	@ (adr r2, 800522c <StartDisplayTask+0x110>)
 8005226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522a:	bf00      	nop
 800522c:	0800523d 	.word	0x0800523d
 8005230:	0800524b 	.word	0x0800524b
 8005234:	08005259 	.word	0x08005259
 8005238:	08005267 	.word	0x08005267
			{
			case Up:
				sprintf(directionText, (char *)"Direction: Up   ");
 800523c:	f107 0308 	add.w	r3, r7, #8
 8005240:	4983      	ldr	r1, [pc, #524]	@ (8005450 <StartDisplayTask+0x334>)
 8005242:	4618      	mov	r0, r3
 8005244:	f010 fee4 	bl	8016010 <siprintf>
				break;
 8005248:	e014      	b.n	8005274 <StartDisplayTask+0x158>
			case Down:
				sprintf(directionText, (char *)"Direction: Down ");
 800524a:	f107 0308 	add.w	r3, r7, #8
 800524e:	4981      	ldr	r1, [pc, #516]	@ (8005454 <StartDisplayTask+0x338>)
 8005250:	4618      	mov	r0, r3
 8005252:	f010 fedd 	bl	8016010 <siprintf>
				break;
 8005256:	e00d      	b.n	8005274 <StartDisplayTask+0x158>
			case Left:
				sprintf(directionText, (char *)"Direction: Left ");
 8005258:	f107 0308 	add.w	r3, r7, #8
 800525c:	497e      	ldr	r1, [pc, #504]	@ (8005458 <StartDisplayTask+0x33c>)
 800525e:	4618      	mov	r0, r3
 8005260:	f010 fed6 	bl	8016010 <siprintf>
				break;
 8005264:	e006      	b.n	8005274 <StartDisplayTask+0x158>
			case Right:
				sprintf(directionText, (char *)"Direction: Right");
 8005266:	f107 0308 	add.w	r3, r7, #8
 800526a:	497c      	ldr	r1, [pc, #496]	@ (800545c <StartDisplayTask+0x340>)
 800526c:	4618      	mov	r0, r3
 800526e:	f010 fecf 	bl	8016010 <siprintf>
				break;
 8005272:	bf00      	nop
			}
			// On convertit le score en texte
			char scoreText[100];
			sprintf(scoreText, (char *)"Score: %d", snakeSize);
 8005274:	4b7a      	ldr	r3, [pc, #488]	@ (8005460 <StartDisplayTask+0x344>)
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	461a      	mov	r2, r3
 800527a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800527e:	4979      	ldr	r1, [pc, #484]	@ (8005464 <StartDisplayTask+0x348>)
 8005280:	4618      	mov	r0, r3
 8005282:	f010 fec5 	bl	8016010 <siprintf>

			// On convertit la vitesse en texte
			char speedText[100];
			sprintf(speedText, (char *)"Speed: %d Hz", speed);
 8005286:	4b78      	ldr	r3, [pc, #480]	@ (8005468 <StartDisplayTask+0x34c>)
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	461a      	mov	r2, r3
 800528c:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8005290:	4976      	ldr	r1, [pc, #472]	@ (800546c <StartDisplayTask+0x350>)
 8005292:	4618      	mov	r0, r3
 8005294:	f010 febc 	bl	8016010 <siprintf>

			xSemaphoreTake(displayMutexHandle, portMAX_DELAY);
 8005298:	4b6b      	ldr	r3, [pc, #428]	@ (8005448 <StartDisplayTask+0x32c>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f04f 31ff 	mov.w	r1, #4294967295
 80052a0:	4618      	mov	r0, r3
 80052a2:	f00e fb57 	bl	8013954 <xQueueSemaphoreTake>
			BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 80052a6:	4872      	ldr	r0, [pc, #456]	@ (8005470 <StartDisplayTask+0x354>)
 80052a8:	f001 fcdc 	bl	8006c64 <BSP_LCD_SetTextColor>
			BSP_LCD_DrawHLine(0, 8 * 32, BSP_LCD_GetXSize());
 80052ac:	f001 fc42 	bl	8006b34 <BSP_LCD_GetXSize>
 80052b0:	4603      	mov	r3, r0
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	461a      	mov	r2, r3
 80052b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80052ba:	2000      	movs	r0, #0
 80052bc:	f001 fe80 	bl	8006fc0 <BSP_LCD_DrawHLine>
			BSP_LCD_DrawHLine(0, 8 * 32 + 1, BSP_LCD_GetXSize());
 80052c0:	f001 fc38 	bl	8006b34 <BSP_LCD_GetXSize>
 80052c4:	4603      	mov	r3, r0
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	461a      	mov	r2, r3
 80052ca:	f240 1101 	movw	r1, #257	@ 0x101
 80052ce:	2000      	movs	r0, #0
 80052d0:	f001 fe76 	bl	8006fc0 <BSP_LCD_DrawHLine>

			// On affiche la direction, le score et la vitesse
			BSP_LCD_DisplayStringAt(0, 8 * 32 + 2, (uint8_t *)directionText, LEFT_MODE);
 80052d4:	f107 0208 	add.w	r2, r7, #8
 80052d8:	2303      	movs	r3, #3
 80052da:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80052de:	2000      	movs	r0, #0
 80052e0:	f001 fd8e 	bl	8006e00 <BSP_LCD_DisplayStringAt>
			BSP_LCD_DisplayStringAt(200, 8 * 32 + 2, (uint8_t *)scoreText, LEFT_MODE);
 80052e4:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 80052e8:	2303      	movs	r3, #3
 80052ea:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80052ee:	20c8      	movs	r0, #200	@ 0xc8
 80052f0:	f001 fd86 	bl	8006e00 <BSP_LCD_DisplayStringAt>
			BSP_LCD_DisplayStringAt(350, 8 * 32 + 2, (uint8_t *)speedText, LEFT_MODE);
 80052f4:	f107 02d0 	add.w	r2, r7, #208	@ 0xd0
 80052f8:	2303      	movs	r3, #3
 80052fa:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80052fe:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8005302:	f001 fd7d 	bl	8006e00 <BSP_LCD_DisplayStringAt>

			// On affiche la tte du snake
			if (!gameOver)
 8005306:	4b4c      	ldr	r3, [pc, #304]	@ (8005438 <StartDisplayTask+0x31c>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d13e      	bne.n	800538c <StartDisplayTask+0x270>
				switch (headPart)
 800530e:	4b59      	ldr	r3, [pc, #356]	@ (8005474 <StartDisplayTask+0x358>)
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	2b03      	cmp	r3, #3
 8005314:	d83a      	bhi.n	800538c <StartDisplayTask+0x270>
 8005316:	a201      	add	r2, pc, #4	@ (adr r2, 800531c <StartDisplayTask+0x200>)
 8005318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800531c:	08005345 	.word	0x08005345
 8005320:	0800532d 	.word	0x0800532d
 8005324:	0800535d 	.word	0x0800535d
 8005328:	08005375 	.word	0x08005375
				{
				case HeadBottom:
					BSP_LCD_DrawBitmap(snakeHeadPosition[0] * 32, snakeHeadPosition[1] * 32, (uint8_t *)images_bmp_color_head_bottom_81CD4B_bmp);
 800532c:	4b52      	ldr	r3, [pc, #328]	@ (8005478 <StartDisplayTask+0x35c>)
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	015b      	lsls	r3, r3, #5
 8005332:	4618      	mov	r0, r3
 8005334:	4b50      	ldr	r3, [pc, #320]	@ (8005478 <StartDisplayTask+0x35c>)
 8005336:	785b      	ldrb	r3, [r3, #1]
 8005338:	015b      	lsls	r3, r3, #5
 800533a:	4a50      	ldr	r2, [pc, #320]	@ (800547c <StartDisplayTask+0x360>)
 800533c:	4619      	mov	r1, r3
 800533e:	f001 fee5 	bl	800710c <BSP_LCD_DrawBitmap>
					break;
 8005342:	e023      	b.n	800538c <StartDisplayTask+0x270>
				case HeadTop:
					BSP_LCD_DrawBitmap(snakeHeadPosition[0] * 32, snakeHeadPosition[1] * 32, (uint8_t *)images_bmp_color_head_top_81CD4B_bmp);
 8005344:	4b4c      	ldr	r3, [pc, #304]	@ (8005478 <StartDisplayTask+0x35c>)
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	015b      	lsls	r3, r3, #5
 800534a:	4618      	mov	r0, r3
 800534c:	4b4a      	ldr	r3, [pc, #296]	@ (8005478 <StartDisplayTask+0x35c>)
 800534e:	785b      	ldrb	r3, [r3, #1]
 8005350:	015b      	lsls	r3, r3, #5
 8005352:	4a4b      	ldr	r2, [pc, #300]	@ (8005480 <StartDisplayTask+0x364>)
 8005354:	4619      	mov	r1, r3
 8005356:	f001 fed9 	bl	800710c <BSP_LCD_DrawBitmap>
					break;
 800535a:	e017      	b.n	800538c <StartDisplayTask+0x270>
				case HeadLeft:
					BSP_LCD_DrawBitmap(snakeHeadPosition[0] * 32, snakeHeadPosition[1] * 32, (uint8_t *)images_bmp_color_head_left_81CD4B_bmp);
 800535c:	4b46      	ldr	r3, [pc, #280]	@ (8005478 <StartDisplayTask+0x35c>)
 800535e:	781b      	ldrb	r3, [r3, #0]
 8005360:	015b      	lsls	r3, r3, #5
 8005362:	4618      	mov	r0, r3
 8005364:	4b44      	ldr	r3, [pc, #272]	@ (8005478 <StartDisplayTask+0x35c>)
 8005366:	785b      	ldrb	r3, [r3, #1]
 8005368:	015b      	lsls	r3, r3, #5
 800536a:	4a46      	ldr	r2, [pc, #280]	@ (8005484 <StartDisplayTask+0x368>)
 800536c:	4619      	mov	r1, r3
 800536e:	f001 fecd 	bl	800710c <BSP_LCD_DrawBitmap>
					break;
 8005372:	e00b      	b.n	800538c <StartDisplayTask+0x270>
				case HeadRight:
					BSP_LCD_DrawBitmap(snakeHeadPosition[0] * 32, snakeHeadPosition[1] * 32, (uint8_t *)images_bmp_color_head_right_81CD4B_bmp);
 8005374:	4b40      	ldr	r3, [pc, #256]	@ (8005478 <StartDisplayTask+0x35c>)
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	015b      	lsls	r3, r3, #5
 800537a:	4618      	mov	r0, r3
 800537c:	4b3e      	ldr	r3, [pc, #248]	@ (8005478 <StartDisplayTask+0x35c>)
 800537e:	785b      	ldrb	r3, [r3, #1]
 8005380:	015b      	lsls	r3, r3, #5
 8005382:	4a41      	ldr	r2, [pc, #260]	@ (8005488 <StartDisplayTask+0x36c>)
 8005384:	4619      	mov	r1, r3
 8005386:	f001 fec1 	bl	800710c <BSP_LCD_DrawBitmap>
					break;
 800538a:	bf00      	nop
				}

			// On affiche le corps du snake
			for (int i = 0; i < snakeSize; i++)
 800538c:	2300      	movs	r3, #0
 800538e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8005392:	e0d4      	b.n	800553e <StartDisplayTask+0x422>
			{
				switch (snakeBodyParts[i])
 8005394:	4a3d      	ldr	r2, [pc, #244]	@ (800548c <StartDisplayTask+0x370>)
 8005396:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800539a:	4413      	add	r3, r2
 800539c:	781b      	ldrb	r3, [r3, #0]
 800539e:	2b05      	cmp	r3, #5
 80053a0:	f200 80c8 	bhi.w	8005534 <StartDisplayTask+0x418>
 80053a4:	a201      	add	r2, pc, #4	@ (adr r2, 80053ac <StartDisplayTask+0x290>)
 80053a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053aa:	bf00      	nop
 80053ac:	080053c5 	.word	0x080053c5
 80053b0:	080053eb 	.word	0x080053eb
 80053b4:	0800549d 	.word	0x0800549d
 80053b8:	080054c3 	.word	0x080054c3
 80053bc:	080054e9 	.word	0x080054e9
 80053c0:	0800550f 	.word	0x0800550f
				{
				case BottomLeft:
					BSP_LCD_DrawBitmap(snakeBodyPosition[i][0] * 32, snakeBodyPosition[i][1] * 32, (uint8_t *)images_bmp_color_bottom_left_81CD4B_bmp);
 80053c4:	4a32      	ldr	r2, [pc, #200]	@ (8005490 <StartDisplayTask+0x374>)
 80053c6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80053ca:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80053ce:	015b      	lsls	r3, r3, #5
 80053d0:	4618      	mov	r0, r3
 80053d2:	4a2f      	ldr	r2, [pc, #188]	@ (8005490 <StartDisplayTask+0x374>)
 80053d4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80053d8:	005b      	lsls	r3, r3, #1
 80053da:	4413      	add	r3, r2
 80053dc:	785b      	ldrb	r3, [r3, #1]
 80053de:	015b      	lsls	r3, r3, #5
 80053e0:	4a2c      	ldr	r2, [pc, #176]	@ (8005494 <StartDisplayTask+0x378>)
 80053e2:	4619      	mov	r1, r3
 80053e4:	f001 fe92 	bl	800710c <BSP_LCD_DrawBitmap>
					break;
 80053e8:	e0a4      	b.n	8005534 <StartDisplayTask+0x418>
				case BottomRight:
					BSP_LCD_DrawBitmap(snakeBodyPosition[i][0] * 32, snakeBodyPosition[i][1] * 32, (uint8_t *)images_bmp_color_bottom_right_81CD4B_bmp);
 80053ea:	4a29      	ldr	r2, [pc, #164]	@ (8005490 <StartDisplayTask+0x374>)
 80053ec:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80053f0:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80053f4:	015b      	lsls	r3, r3, #5
 80053f6:	4618      	mov	r0, r3
 80053f8:	4a25      	ldr	r2, [pc, #148]	@ (8005490 <StartDisplayTask+0x374>)
 80053fa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80053fe:	005b      	lsls	r3, r3, #1
 8005400:	4413      	add	r3, r2
 8005402:	785b      	ldrb	r3, [r3, #1]
 8005404:	015b      	lsls	r3, r3, #5
 8005406:	4a24      	ldr	r2, [pc, #144]	@ (8005498 <StartDisplayTask+0x37c>)
 8005408:	4619      	mov	r1, r3
 800540a:	f001 fe7f 	bl	800710c <BSP_LCD_DrawBitmap>
					break;
 800540e:	e091      	b.n	8005534 <StartDisplayTask+0x418>
 8005410:	20000964 	.word	0x20000964
 8005414:	20000968 	.word	0x20000968
 8005418:	2000096c 	.word	0x2000096c
 800541c:	200009e4 	.word	0x200009e4
 8005420:	c0260000 	.word	0xc0260000
 8005424:	200009e8 	.word	0x200009e8
 8005428:	c0360000 	.word	0xc0360000
 800542c:	20000980 	.word	0x20000980
 8005430:	ffff0000 	.word	0xffff0000
 8005434:	0801727c 	.word	0x0801727c
 8005438:	20000ab0 	.word	0x20000ab0
 800543c:	20000034 	.word	0x20000034
 8005440:	20000aac 	.word	0x20000aac
 8005444:	20000aa8 	.word	0x20000aa8
 8005448:	20000974 	.word	0x20000974
 800544c:	20000a24 	.word	0x20000a24
 8005450:	08017298 	.word	0x08017298
 8005454:	080172ac 	.word	0x080172ac
 8005458:	080172c0 	.word	0x080172c0
 800545c:	080172d4 	.word	0x080172d4
 8005460:	20000aa0 	.word	0x20000aa0
 8005464:	080172e8 	.word	0x080172e8
 8005468:	20000030 	.word	0x20000030
 800546c:	080172f4 	.word	0x080172f4
 8005470:	ffa52a2a 	.word	0xffa52a2a
 8005474:	20000a25 	.word	0x20000a25
 8005478:	20000038 	.word	0x20000038
 800547c:	0801a5cc 	.word	0x0801a5cc
 8005480:	0801b258 	.word	0x0801b258
 8005484:	0801bee4 	.word	0x0801bee4
 8005488:	0801cb70 	.word	0x0801cb70
 800548c:	20000a28 	.word	0x20000a28
 8005490:	20000ab4 	.word	0x20000ab4
 8005494:	08018028 	.word	0x08018028
 8005498:	08018cb4 	.word	0x08018cb4
				case BottomTop:
					BSP_LCD_DrawBitmap(snakeBodyPosition[i][0] * 32, snakeBodyPosition[i][1] * 32, (uint8_t *)images_bmp_color_bottom_top_81CD4B_bmp);
 800549c:	4a78      	ldr	r2, [pc, #480]	@ (8005680 <StartDisplayTask+0x564>)
 800549e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80054a2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80054a6:	015b      	lsls	r3, r3, #5
 80054a8:	4618      	mov	r0, r3
 80054aa:	4a75      	ldr	r2, [pc, #468]	@ (8005680 <StartDisplayTask+0x564>)
 80054ac:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	4413      	add	r3, r2
 80054b4:	785b      	ldrb	r3, [r3, #1]
 80054b6:	015b      	lsls	r3, r3, #5
 80054b8:	4a72      	ldr	r2, [pc, #456]	@ (8005684 <StartDisplayTask+0x568>)
 80054ba:	4619      	mov	r1, r3
 80054bc:	f001 fe26 	bl	800710c <BSP_LCD_DrawBitmap>
					break;
 80054c0:	e038      	b.n	8005534 <StartDisplayTask+0x418>
				case LeftRight:
					BSP_LCD_DrawBitmap(snakeBodyPosition[i][0] * 32, snakeBodyPosition[i][1] * 32, (uint8_t *)images_bmp_color_left_right_81CD4B_bmp);
 80054c2:	4a6f      	ldr	r2, [pc, #444]	@ (8005680 <StartDisplayTask+0x564>)
 80054c4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80054c8:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80054cc:	015b      	lsls	r3, r3, #5
 80054ce:	4618      	mov	r0, r3
 80054d0:	4a6b      	ldr	r2, [pc, #428]	@ (8005680 <StartDisplayTask+0x564>)
 80054d2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80054d6:	005b      	lsls	r3, r3, #1
 80054d8:	4413      	add	r3, r2
 80054da:	785b      	ldrb	r3, [r3, #1]
 80054dc:	015b      	lsls	r3, r3, #5
 80054de:	4a6a      	ldr	r2, [pc, #424]	@ (8005688 <StartDisplayTask+0x56c>)
 80054e0:	4619      	mov	r1, r3
 80054e2:	f001 fe13 	bl	800710c <BSP_LCD_DrawBitmap>
					break;
 80054e6:	e025      	b.n	8005534 <StartDisplayTask+0x418>
				case LeftTop:
					BSP_LCD_DrawBitmap(snakeBodyPosition[i][0] * 32, snakeBodyPosition[i][1] * 32, (uint8_t *)images_bmp_color_left_top_81CD4B_bmp);
 80054e8:	4a65      	ldr	r2, [pc, #404]	@ (8005680 <StartDisplayTask+0x564>)
 80054ea:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80054ee:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80054f2:	015b      	lsls	r3, r3, #5
 80054f4:	4618      	mov	r0, r3
 80054f6:	4a62      	ldr	r2, [pc, #392]	@ (8005680 <StartDisplayTask+0x564>)
 80054f8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80054fc:	005b      	lsls	r3, r3, #1
 80054fe:	4413      	add	r3, r2
 8005500:	785b      	ldrb	r3, [r3, #1]
 8005502:	015b      	lsls	r3, r3, #5
 8005504:	4a61      	ldr	r2, [pc, #388]	@ (800568c <StartDisplayTask+0x570>)
 8005506:	4619      	mov	r1, r3
 8005508:	f001 fe00 	bl	800710c <BSP_LCD_DrawBitmap>
					break;
 800550c:	e012      	b.n	8005534 <StartDisplayTask+0x418>
				case RightTop:
					BSP_LCD_DrawBitmap(snakeBodyPosition[i][0] * 32, snakeBodyPosition[i][1] * 32, (uint8_t *)images_bmp_color_right_top_81CD4B_bmp);
 800550e:	4a5c      	ldr	r2, [pc, #368]	@ (8005680 <StartDisplayTask+0x564>)
 8005510:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005514:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8005518:	015b      	lsls	r3, r3, #5
 800551a:	4618      	mov	r0, r3
 800551c:	4a58      	ldr	r2, [pc, #352]	@ (8005680 <StartDisplayTask+0x564>)
 800551e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005522:	005b      	lsls	r3, r3, #1
 8005524:	4413      	add	r3, r2
 8005526:	785b      	ldrb	r3, [r3, #1]
 8005528:	015b      	lsls	r3, r3, #5
 800552a:	4a59      	ldr	r2, [pc, #356]	@ (8005690 <StartDisplayTask+0x574>)
 800552c:	4619      	mov	r1, r3
 800552e:	f001 fded 	bl	800710c <BSP_LCD_DrawBitmap>
					break;
 8005532:	bf00      	nop
			for (int i = 0; i < snakeSize; i++)
 8005534:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005538:	3301      	adds	r3, #1
 800553a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800553e:	4b55      	ldr	r3, [pc, #340]	@ (8005694 <StartDisplayTask+0x578>)
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	461a      	mov	r2, r3
 8005544:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005548:	4293      	cmp	r3, r2
 800554a:	f6ff af23 	blt.w	8005394 <StartDisplayTask+0x278>
				}
			}

			// On affiche la queue du snake
			switch (tailPart)
 800554e:	4b52      	ldr	r3, [pc, #328]	@ (8005698 <StartDisplayTask+0x57c>)
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	2b03      	cmp	r3, #3
 8005554:	d83a      	bhi.n	80055cc <StartDisplayTask+0x4b0>
 8005556:	a201      	add	r2, pc, #4	@ (adr r2, 800555c <StartDisplayTask+0x440>)
 8005558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800555c:	0800556d 	.word	0x0800556d
 8005560:	08005585 	.word	0x08005585
 8005564:	0800559d 	.word	0x0800559d
 8005568:	080055b5 	.word	0x080055b5
			{
			case TailBottom:
				BSP_LCD_DrawBitmap(snakeTailPosition[0] * 32, snakeTailPosition[1] * 32, (uint8_t *)images_bmp_color_tail_bottom_81CD4B_bmp);
 800556c:	4b4b      	ldr	r3, [pc, #300]	@ (800569c <StartDisplayTask+0x580>)
 800556e:	781b      	ldrb	r3, [r3, #0]
 8005570:	015b      	lsls	r3, r3, #5
 8005572:	4618      	mov	r0, r3
 8005574:	4b49      	ldr	r3, [pc, #292]	@ (800569c <StartDisplayTask+0x580>)
 8005576:	785b      	ldrb	r3, [r3, #1]
 8005578:	015b      	lsls	r3, r3, #5
 800557a:	4a49      	ldr	r2, [pc, #292]	@ (80056a0 <StartDisplayTask+0x584>)
 800557c:	4619      	mov	r1, r3
 800557e:	f001 fdc5 	bl	800710c <BSP_LCD_DrawBitmap>
				break;
 8005582:	e023      	b.n	80055cc <StartDisplayTask+0x4b0>
			case TailTop:
				BSP_LCD_DrawBitmap(snakeTailPosition[0] * 32, snakeTailPosition[1] * 32, (uint8_t *)images_bmp_color_tail_top_81CD4B_bmp);
 8005584:	4b45      	ldr	r3, [pc, #276]	@ (800569c <StartDisplayTask+0x580>)
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	015b      	lsls	r3, r3, #5
 800558a:	4618      	mov	r0, r3
 800558c:	4b43      	ldr	r3, [pc, #268]	@ (800569c <StartDisplayTask+0x580>)
 800558e:	785b      	ldrb	r3, [r3, #1]
 8005590:	015b      	lsls	r3, r3, #5
 8005592:	4a44      	ldr	r2, [pc, #272]	@ (80056a4 <StartDisplayTask+0x588>)
 8005594:	4619      	mov	r1, r3
 8005596:	f001 fdb9 	bl	800710c <BSP_LCD_DrawBitmap>
				break;
 800559a:	e017      	b.n	80055cc <StartDisplayTask+0x4b0>
			case TailLeft:
				BSP_LCD_DrawBitmap(snakeTailPosition[0] * 32, snakeTailPosition[1] * 32, (uint8_t *)images_bmp_color_tail_left_81CD4B_bmp);
 800559c:	4b3f      	ldr	r3, [pc, #252]	@ (800569c <StartDisplayTask+0x580>)
 800559e:	781b      	ldrb	r3, [r3, #0]
 80055a0:	015b      	lsls	r3, r3, #5
 80055a2:	4618      	mov	r0, r3
 80055a4:	4b3d      	ldr	r3, [pc, #244]	@ (800569c <StartDisplayTask+0x580>)
 80055a6:	785b      	ldrb	r3, [r3, #1]
 80055a8:	015b      	lsls	r3, r3, #5
 80055aa:	4a3f      	ldr	r2, [pc, #252]	@ (80056a8 <StartDisplayTask+0x58c>)
 80055ac:	4619      	mov	r1, r3
 80055ae:	f001 fdad 	bl	800710c <BSP_LCD_DrawBitmap>
				break;
 80055b2:	e00b      	b.n	80055cc <StartDisplayTask+0x4b0>
			case TailRight:
				BSP_LCD_DrawBitmap(snakeTailPosition[0] * 32, snakeTailPosition[1] * 32, (uint8_t *)images_bmp_color_tail_right_81CD4B_bmp);
 80055b4:	4b39      	ldr	r3, [pc, #228]	@ (800569c <StartDisplayTask+0x580>)
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	015b      	lsls	r3, r3, #5
 80055ba:	4618      	mov	r0, r3
 80055bc:	4b37      	ldr	r3, [pc, #220]	@ (800569c <StartDisplayTask+0x580>)
 80055be:	785b      	ldrb	r3, [r3, #1]
 80055c0:	015b      	lsls	r3, r3, #5
 80055c2:	4a3a      	ldr	r2, [pc, #232]	@ (80056ac <StartDisplayTask+0x590>)
 80055c4:	4619      	mov	r1, r3
 80055c6:	f001 fda1 	bl	800710c <BSP_LCD_DrawBitmap>
				break;
 80055ca:	bf00      	nop
			}

			// On efface l'ancienne queue avec un carr vert
			if (!appleEaten && (snakeHeadPosition[0] != oldTailPosition[0] || snakeHeadPosition[1] != oldTailPosition[1]))
 80055cc:	4b38      	ldr	r3, [pc, #224]	@ (80056b0 <StartDisplayTask+0x594>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d11a      	bne.n	800560a <StartDisplayTask+0x4ee>
 80055d4:	4b37      	ldr	r3, [pc, #220]	@ (80056b4 <StartDisplayTask+0x598>)
 80055d6:	781a      	ldrb	r2, [r3, #0]
 80055d8:	4b37      	ldr	r3, [pc, #220]	@ (80056b8 <StartDisplayTask+0x59c>)
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	429a      	cmp	r2, r3
 80055de:	d105      	bne.n	80055ec <StartDisplayTask+0x4d0>
 80055e0:	4b34      	ldr	r3, [pc, #208]	@ (80056b4 <StartDisplayTask+0x598>)
 80055e2:	785a      	ldrb	r2, [r3, #1]
 80055e4:	4b34      	ldr	r3, [pc, #208]	@ (80056b8 <StartDisplayTask+0x59c>)
 80055e6:	785b      	ldrb	r3, [r3, #1]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d00e      	beq.n	800560a <StartDisplayTask+0x4ee>
			{
				// On efface l'ancienne queue si:
				//    - le snake a avanc et n'a pas mang de pomme 
				// et
				//    - la tte n'est pas  la position de l'ancienne queue (sinon on efface la tte)
				BSP_LCD_SetTextColor((uint32_t)0xFF81CD4B); // 0xFF81CD4B
 80055ec:	4833      	ldr	r0, [pc, #204]	@ (80056bc <StartDisplayTask+0x5a0>)
 80055ee:	f001 fb39 	bl	8006c64 <BSP_LCD_SetTextColor>
				BSP_LCD_FillRect(oldTailPosition[0] * 32, oldTailPosition[1] * 32, 32, 32);
 80055f2:	4b31      	ldr	r3, [pc, #196]	@ (80056b8 <StartDisplayTask+0x59c>)
 80055f4:	781b      	ldrb	r3, [r3, #0]
 80055f6:	015b      	lsls	r3, r3, #5
 80055f8:	b298      	uxth	r0, r3
 80055fa:	4b2f      	ldr	r3, [pc, #188]	@ (80056b8 <StartDisplayTask+0x59c>)
 80055fc:	785b      	ldrb	r3, [r3, #1]
 80055fe:	015b      	lsls	r3, r3, #5
 8005600:	b299      	uxth	r1, r3
 8005602:	2320      	movs	r3, #32
 8005604:	2220      	movs	r2, #32
 8005606:	f001 fe33 	bl	8007270 <BSP_LCD_FillRect>
			}

			// On affiche les pommes
			for (int i = 0; i < NB_APPLES; i++)
 800560a:	2300      	movs	r3, #0
 800560c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8005610:	e01f      	b.n	8005652 <StartDisplayTask+0x536>
				if (applePosition[i][0] != -1)
 8005612:	4a2b      	ldr	r2, [pc, #172]	@ (80056c0 <StartDisplayTask+0x5a4>)
 8005614:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005618:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 800561c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005620:	d012      	beq.n	8005648 <StartDisplayTask+0x52c>
					BSP_LCD_DrawBitmap(applePosition[i][0] * 32, applePosition[i][1] * 32, (uint8_t *)images_bmp_color_apple_81CD4B_bmp);
 8005622:	4a27      	ldr	r2, [pc, #156]	@ (80056c0 <StartDisplayTask+0x5a4>)
 8005624:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005628:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 800562c:	015b      	lsls	r3, r3, #5
 800562e:	4618      	mov	r0, r3
 8005630:	4a23      	ldr	r2, [pc, #140]	@ (80056c0 <StartDisplayTask+0x5a4>)
 8005632:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005636:	005b      	lsls	r3, r3, #1
 8005638:	4413      	add	r3, r2
 800563a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800563e:	015b      	lsls	r3, r3, #5
 8005640:	4a20      	ldr	r2, [pc, #128]	@ (80056c4 <StartDisplayTask+0x5a8>)
 8005642:	4619      	mov	r1, r3
 8005644:	f001 fd62 	bl	800710c <BSP_LCD_DrawBitmap>
			for (int i = 0; i < NB_APPLES; i++)
 8005648:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800564c:	3301      	adds	r3, #1
 800564e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8005652:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005656:	2b03      	cmp	r3, #3
 8005658:	dddb      	ble.n	8005612 <StartDisplayTask+0x4f6>
			xSemaphoreGive(displayMutexHandle);
 800565a:	4b1b      	ldr	r3, [pc, #108]	@ (80056c8 <StartDisplayTask+0x5ac>)
 800565c:	6818      	ldr	r0, [r3, #0]
 800565e:	2300      	movs	r3, #0
 8005660:	2200      	movs	r2, #0
 8005662:	2100      	movs	r1, #0
 8005664:	f00d fe48 	bl	80132f8 <xQueueGenericSend>

			if (gameOver)
 8005668:	4b18      	ldr	r3, [pc, #96]	@ (80056cc <StartDisplayTask+0x5b0>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d002      	beq.n	8005676 <StartDisplayTask+0x55a>
				lastMove = 0;
 8005670:	4b17      	ldr	r3, [pc, #92]	@ (80056d0 <StartDisplayTask+0x5b4>)
 8005672:	2200      	movs	r2, #0
 8005674:	601a      	str	r2, [r3, #0]
		}

		osDelay(90);
 8005676:	205a      	movs	r0, #90	@ 0x5a
 8005678:	f00d fa16 	bl	8012aa8 <osDelay>
		if ((gameOver && !lastMove) || gamePaused || !gameStarted)
 800567c:	e5ad      	b.n	80051da <StartDisplayTask+0xbe>
 800567e:	bf00      	nop
 8005680:	20000ab4 	.word	0x20000ab4
 8005684:	08019940 	.word	0x08019940
 8005688:	0801d7fc 	.word	0x0801d7fc
 800568c:	0801e488 	.word	0x0801e488
 8005690:	0801f114 	.word	0x0801f114
 8005694:	20000aa0 	.word	0x20000aa0
 8005698:	20000031 	.word	0x20000031
 800569c:	2000003c 	.word	0x2000003c
 80056a0:	0801fda0 	.word	0x0801fda0
 80056a4:	08020a2c 	.word	0x08020a2c
 80056a8:	080216b8 	.word	0x080216b8
 80056ac:	08022344 	.word	0x08022344
 80056b0:	20000aa4 	.word	0x20000aa4
 80056b4:	20000038 	.word	0x20000038
 80056b8:	20000ba4 	.word	0x20000ba4
 80056bc:	ff81cd4b 	.word	0xff81cd4b
 80056c0:	20000ba8 	.word	0x20000ba8
 80056c4:	0801739c 	.word	0x0801739c
 80056c8:	20000974 	.word	0x20000974
 80056cc:	20000ab0 	.word	0x20000ab0
 80056d0:	20000034 	.word	0x20000034

080056d4 <StartManageBodyParts>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartManageBodyParts */
void StartManageBodyParts(void const *argument)
{
 80056d4:	b5b0      	push	{r4, r5, r7, lr}
 80056d6:	b08e      	sub	sp, #56	@ 0x38
 80056d8:	af02      	add	r7, sp, #8
 80056da:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartManageBodyParts */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80056dc:	f00f f916 	bl	801490c <xTaskGetTickCount>
 80056e0:	4603      	mov	r3, r0
 80056e2:	60fb      	str	r3, [r7, #12]
	TickType_t delay = pdMS_TO_TICKS(1000. / initSpeed);
 80056e4:	2303      	movs	r3, #3
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7fa ff34 	bl	8000554 <__aeabi_i2d>
 80056ec:	4602      	mov	r2, r0
 80056ee:	460b      	mov	r3, r1
 80056f0:	f04f 0000 	mov.w	r0, #0
 80056f4:	4990      	ldr	r1, [pc, #576]	@ (8005938 <StartManageBodyParts+0x264>)
 80056f6:	f7fb f8c1 	bl	800087c <__aeabi_ddiv>
 80056fa:	4602      	mov	r2, r0
 80056fc:	460b      	mov	r3, r1
 80056fe:	4610      	mov	r0, r2
 8005700:	4619      	mov	r1, r3
 8005702:	f7fb f9a3 	bl	8000a4c <__aeabi_d2uiz>
 8005706:	4603      	mov	r3, r0
 8005708:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800570c:	fb02 f303 	mul.w	r3, r2, r3
 8005710:	4a8a      	ldr	r2, [pc, #552]	@ (800593c <StartManageBodyParts+0x268>)
 8005712:	fba2 2303 	umull	r2, r3, r2, r3
 8005716:	099b      	lsrs	r3, r3, #6
 8005718:	617b      	str	r3, [r7, #20]

	/* Infinite loop */
	for (;;)
	{
		delay = pdMS_TO_TICKS(1000. / speed);
 800571a:	4b89      	ldr	r3, [pc, #548]	@ (8005940 <StartManageBodyParts+0x26c>)
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	4618      	mov	r0, r3
 8005720:	f7fa ff18 	bl	8000554 <__aeabi_i2d>
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	f04f 0000 	mov.w	r0, #0
 800572c:	4982      	ldr	r1, [pc, #520]	@ (8005938 <StartManageBodyParts+0x264>)
 800572e:	f7fb f8a5 	bl	800087c <__aeabi_ddiv>
 8005732:	4602      	mov	r2, r0
 8005734:	460b      	mov	r3, r1
 8005736:	4610      	mov	r0, r2
 8005738:	4619      	mov	r1, r3
 800573a:	f7fb f987 	bl	8000a4c <__aeabi_d2uiz>
 800573e:	4603      	mov	r3, r0
 8005740:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005744:	fb02 f303 	mul.w	r3, r2, r3
 8005748:	4a7c      	ldr	r2, [pc, #496]	@ (800593c <StartManageBodyParts+0x268>)
 800574a:	fba2 2303 	umull	r2, r3, r2, r3
 800574e:	099b      	lsrs	r3, r3, #6
 8005750:	617b      	str	r3, [r7, #20]

		if (!gameOver && !gamePaused && gameStarted)
 8005752:	4b7c      	ldr	r3, [pc, #496]	@ (8005944 <StartManageBodyParts+0x270>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	f040 82b6 	bne.w	8005cc8 <StartManageBodyParts+0x5f4>
 800575c:	4b7a      	ldr	r3, [pc, #488]	@ (8005948 <StartManageBodyParts+0x274>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	f040 82b1 	bne.w	8005cc8 <StartManageBodyParts+0x5f4>
 8005766:	4b79      	ldr	r3, [pc, #484]	@ (800594c <StartManageBodyParts+0x278>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	f000 82ac 	beq.w	8005cc8 <StartManageBodyParts+0x5f4>
		{
			// Le jeu est en cours

			// On sauvegarde la position de la queue et de la tte
			oldTailPosition[0] = snakeTailPosition[0];
 8005770:	4b77      	ldr	r3, [pc, #476]	@ (8005950 <StartManageBodyParts+0x27c>)
 8005772:	781a      	ldrb	r2, [r3, #0]
 8005774:	4b77      	ldr	r3, [pc, #476]	@ (8005954 <StartManageBodyParts+0x280>)
 8005776:	701a      	strb	r2, [r3, #0]
			oldTailPosition[1] = snakeTailPosition[1];
 8005778:	4b75      	ldr	r3, [pc, #468]	@ (8005950 <StartManageBodyParts+0x27c>)
 800577a:	785a      	ldrb	r2, [r3, #1]
 800577c:	4b75      	ldr	r3, [pc, #468]	@ (8005954 <StartManageBodyParts+0x280>)
 800577e:	705a      	strb	r2, [r3, #1]

			uint8_t oldHeadPosition[2];
			oldHeadPosition[0] = snakeHeadPosition[0];
 8005780:	4b75      	ldr	r3, [pc, #468]	@ (8005958 <StartManageBodyParts+0x284>)
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	723b      	strb	r3, [r7, #8]
			oldHeadPosition[1] = snakeHeadPosition[1];
 8005786:	4b74      	ldr	r3, [pc, #464]	@ (8005958 <StartManageBodyParts+0x284>)
 8005788:	785b      	ldrb	r3, [r3, #1]
 800578a:	727b      	strb	r3, [r7, #9]

			// On met a jour la position de la tte en fonction de la direction
			switch (direction)
 800578c:	4b73      	ldr	r3, [pc, #460]	@ (800595c <StartManageBodyParts+0x288>)
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	2b03      	cmp	r3, #3
 8005792:	d833      	bhi.n	80057fc <StartManageBodyParts+0x128>
 8005794:	a201      	add	r2, pc, #4	@ (adr r2, 800579c <StartManageBodyParts+0xc8>)
 8005796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800579a:	bf00      	nop
 800579c:	080057ad 	.word	0x080057ad
 80057a0:	080057c1 	.word	0x080057c1
 80057a4:	080057d5 	.word	0x080057d5
 80057a8:	080057e9 	.word	0x080057e9
			{
			case Up:
				headPart = HeadTop;
 80057ac:	4b6c      	ldr	r3, [pc, #432]	@ (8005960 <StartManageBodyParts+0x28c>)
 80057ae:	2200      	movs	r2, #0
 80057b0:	701a      	strb	r2, [r3, #0]
				snakeHeadPosition[1]--;
 80057b2:	4b69      	ldr	r3, [pc, #420]	@ (8005958 <StartManageBodyParts+0x284>)
 80057b4:	785b      	ldrb	r3, [r3, #1]
 80057b6:	3b01      	subs	r3, #1
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	4b67      	ldr	r3, [pc, #412]	@ (8005958 <StartManageBodyParts+0x284>)
 80057bc:	705a      	strb	r2, [r3, #1]
				break;
 80057be:	e01d      	b.n	80057fc <StartManageBodyParts+0x128>
			case Down:
				headPart = HeadBottom;
 80057c0:	4b67      	ldr	r3, [pc, #412]	@ (8005960 <StartManageBodyParts+0x28c>)
 80057c2:	2201      	movs	r2, #1
 80057c4:	701a      	strb	r2, [r3, #0]
				snakeHeadPosition[1]++;
 80057c6:	4b64      	ldr	r3, [pc, #400]	@ (8005958 <StartManageBodyParts+0x284>)
 80057c8:	785b      	ldrb	r3, [r3, #1]
 80057ca:	3301      	adds	r3, #1
 80057cc:	b2da      	uxtb	r2, r3
 80057ce:	4b62      	ldr	r3, [pc, #392]	@ (8005958 <StartManageBodyParts+0x284>)
 80057d0:	705a      	strb	r2, [r3, #1]
				break;
 80057d2:	e013      	b.n	80057fc <StartManageBodyParts+0x128>
			case Left:
				headPart = HeadLeft;
 80057d4:	4b62      	ldr	r3, [pc, #392]	@ (8005960 <StartManageBodyParts+0x28c>)
 80057d6:	2202      	movs	r2, #2
 80057d8:	701a      	strb	r2, [r3, #0]
				snakeHeadPosition[0]--;
 80057da:	4b5f      	ldr	r3, [pc, #380]	@ (8005958 <StartManageBodyParts+0x284>)
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	3b01      	subs	r3, #1
 80057e0:	b2da      	uxtb	r2, r3
 80057e2:	4b5d      	ldr	r3, [pc, #372]	@ (8005958 <StartManageBodyParts+0x284>)
 80057e4:	701a      	strb	r2, [r3, #0]
				break;
 80057e6:	e009      	b.n	80057fc <StartManageBodyParts+0x128>
			case Right:
				headPart = HeadRight;
 80057e8:	4b5d      	ldr	r3, [pc, #372]	@ (8005960 <StartManageBodyParts+0x28c>)
 80057ea:	2203      	movs	r2, #3
 80057ec:	701a      	strb	r2, [r3, #0]
				snakeHeadPosition[0]++;
 80057ee:	4b5a      	ldr	r3, [pc, #360]	@ (8005958 <StartManageBodyParts+0x284>)
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	3301      	adds	r3, #1
 80057f4:	b2da      	uxtb	r2, r3
 80057f6:	4b58      	ldr	r3, [pc, #352]	@ (8005958 <StartManageBodyParts+0x284>)
 80057f8:	701a      	strb	r2, [r3, #0]
				break;
 80057fa:	bf00      	nop
			}

			// on vrifie si on est mort
			if (snakeHeadPosition[0] >= GRID_SIZE_X || snakeHeadPosition[1] >= GRID_SIZE_Y || snakeHeadPosition[0] < 0 || snakeHeadPosition[1] < 0)
 80057fc:	4b56      	ldr	r3, [pc, #344]	@ (8005958 <StartManageBodyParts+0x284>)
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	2b0e      	cmp	r3, #14
 8005802:	d803      	bhi.n	800580c <StartManageBodyParts+0x138>
 8005804:	4b54      	ldr	r3, [pc, #336]	@ (8005958 <StartManageBodyParts+0x284>)
 8005806:	785b      	ldrb	r3, [r3, #1]
 8005808:	2b07      	cmp	r3, #7
 800580a:	d903      	bls.n	8005814 <StartManageBodyParts+0x140>
			{
				// On a touch un mur
				gameOver = 1;
 800580c:	4b4d      	ldr	r3, [pc, #308]	@ (8005944 <StartManageBodyParts+0x270>)
 800580e:	2201      	movs	r2, #1
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	e01f      	b.n	8005854 <StartManageBodyParts+0x180>
			}
			else
			{
				for (int i = 0; i < snakeSize; i++)
 8005814:	2300      	movs	r3, #0
 8005816:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005818:	e016      	b.n	8005848 <StartManageBodyParts+0x174>
				{
					if (snakeHeadPosition[0] == snakeBodyPosition[i][0] && snakeHeadPosition[1] == snakeBodyPosition[i][1])
 800581a:	4b4f      	ldr	r3, [pc, #316]	@ (8005958 <StartManageBodyParts+0x284>)
 800581c:	781a      	ldrb	r2, [r3, #0]
 800581e:	4951      	ldr	r1, [pc, #324]	@ (8005964 <StartManageBodyParts+0x290>)
 8005820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005822:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8005826:	429a      	cmp	r2, r3
 8005828:	d10b      	bne.n	8005842 <StartManageBodyParts+0x16e>
 800582a:	4b4b      	ldr	r3, [pc, #300]	@ (8005958 <StartManageBodyParts+0x284>)
 800582c:	785a      	ldrb	r2, [r3, #1]
 800582e:	494d      	ldr	r1, [pc, #308]	@ (8005964 <StartManageBodyParts+0x290>)
 8005830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005832:	005b      	lsls	r3, r3, #1
 8005834:	440b      	add	r3, r1
 8005836:	785b      	ldrb	r3, [r3, #1]
 8005838:	429a      	cmp	r2, r3
 800583a:	d102      	bne.n	8005842 <StartManageBodyParts+0x16e>
					{
						// On a touch notre corps
						gameOver = 1;
 800583c:	4b41      	ldr	r3, [pc, #260]	@ (8005944 <StartManageBodyParts+0x270>)
 800583e:	2201      	movs	r2, #1
 8005840:	601a      	str	r2, [r3, #0]
				for (int i = 0; i < snakeSize; i++)
 8005842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005844:	3301      	adds	r3, #1
 8005846:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005848:	4b47      	ldr	r3, [pc, #284]	@ (8005968 <StartManageBodyParts+0x294>)
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	461a      	mov	r2, r3
 800584e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005850:	4293      	cmp	r3, r2
 8005852:	dbe2      	blt.n	800581a <StartManageBodyParts+0x146>
				}
			}
			// Note: Inutile de vrifier si on a touch la queue. Celle ci n'a pas encore avanc.

			// On vrifie si on a mang la pomme avant de bouger le corps et la queue
			appleEaten = 0;
 8005854:	4b45      	ldr	r3, [pc, #276]	@ (800596c <StartManageBodyParts+0x298>)
 8005856:	2200      	movs	r2, #0
 8005858:	601a      	str	r2, [r3, #0]
			for (int i = 0; i < NB_APPLES; i++)
 800585a:	2300      	movs	r3, #0
 800585c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800585e:	e10d      	b.n	8005a7c <StartManageBodyParts+0x3a8>
			{
				if (snakeHeadPosition[0] == applePosition[i][0] && snakeHeadPosition[1] == applePosition[i][1])
 8005860:	4b3d      	ldr	r3, [pc, #244]	@ (8005958 <StartManageBodyParts+0x284>)
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	4619      	mov	r1, r3
 8005866:	4a42      	ldr	r2, [pc, #264]	@ (8005970 <StartManageBodyParts+0x29c>)
 8005868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800586a:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 800586e:	4299      	cmp	r1, r3
 8005870:	f040 8101 	bne.w	8005a76 <StartManageBodyParts+0x3a2>
 8005874:	4b38      	ldr	r3, [pc, #224]	@ (8005958 <StartManageBodyParts+0x284>)
 8005876:	785b      	ldrb	r3, [r3, #1]
 8005878:	4619      	mov	r1, r3
 800587a:	4a3d      	ldr	r2, [pc, #244]	@ (8005970 <StartManageBodyParts+0x29c>)
 800587c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	4413      	add	r3, r2
 8005882:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005886:	4299      	cmp	r1, r3
 8005888:	f040 80f5 	bne.w	8005a76 <StartManageBodyParts+0x3a2>
				{
					snakeSize++;
 800588c:	4b36      	ldr	r3, [pc, #216]	@ (8005968 <StartManageBodyParts+0x294>)
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	3301      	adds	r3, #1
 8005892:	b2da      	uxtb	r2, r3
 8005894:	4b34      	ldr	r3, [pc, #208]	@ (8005968 <StartManageBodyParts+0x294>)
 8005896:	701a      	strb	r2, [r3, #0]
					appleEaten = 1;
 8005898:	4b34      	ldr	r3, [pc, #208]	@ (800596c <StartManageBodyParts+0x298>)
 800589a:	2201      	movs	r2, #1
 800589c:	601a      	str	r2, [r3, #0]

					// On augmente la vitesse de 1Hz a chaque palier
					for (int i = 0; i < 5; i++)
 800589e:	2300      	movs	r3, #0
 80058a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80058a2:	e011      	b.n	80058c8 <StartManageBodyParts+0x1f4>
					{
						if (snakeSize == palierIncreaseSpeed[i])
 80058a4:	4a33      	ldr	r2, [pc, #204]	@ (8005974 <StartManageBodyParts+0x2a0>)
 80058a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a8:	4413      	add	r3, r2
 80058aa:	781a      	ldrb	r2, [r3, #0]
 80058ac:	4b2e      	ldr	r3, [pc, #184]	@ (8005968 <StartManageBodyParts+0x294>)
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d106      	bne.n	80058c2 <StartManageBodyParts+0x1ee>
						{
							speed++;
 80058b4:	4b22      	ldr	r3, [pc, #136]	@ (8005940 <StartManageBodyParts+0x26c>)
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	3301      	adds	r3, #1
 80058ba:	b2da      	uxtb	r2, r3
 80058bc:	4b20      	ldr	r3, [pc, #128]	@ (8005940 <StartManageBodyParts+0x26c>)
 80058be:	701a      	strb	r2, [r3, #0]
							break;
 80058c0:	e005      	b.n	80058ce <StartManageBodyParts+0x1fa>
					for (int i = 0; i < 5; i++)
 80058c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c4:	3301      	adds	r3, #1
 80058c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80058c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ca:	2b04      	cmp	r3, #4
 80058cc:	ddea      	ble.n	80058a4 <StartManageBodyParts+0x1d0>
						}
					}

					// On ajoute un bodyPart  la queue
					for (int i = snakeSize - 1; i > 0; i--)
 80058ce:	4b26      	ldr	r3, [pc, #152]	@ (8005968 <StartManageBodyParts+0x294>)
 80058d0:	781b      	ldrb	r3, [r3, #0]
 80058d2:	3b01      	subs	r3, #1
 80058d4:	623b      	str	r3, [r7, #32]
 80058d6:	e020      	b.n	800591a <StartManageBodyParts+0x246>
					{
						snakeBodyParts[i] = snakeBodyParts[i - 1];
 80058d8:	6a3b      	ldr	r3, [r7, #32]
 80058da:	3b01      	subs	r3, #1
 80058dc:	4a26      	ldr	r2, [pc, #152]	@ (8005978 <StartManageBodyParts+0x2a4>)
 80058de:	5cd1      	ldrb	r1, [r2, r3]
 80058e0:	4a25      	ldr	r2, [pc, #148]	@ (8005978 <StartManageBodyParts+0x2a4>)
 80058e2:	6a3b      	ldr	r3, [r7, #32]
 80058e4:	4413      	add	r3, r2
 80058e6:	460a      	mov	r2, r1
 80058e8:	701a      	strb	r2, [r3, #0]
						snakeBodyPosition[i][0] = snakeBodyPosition[i - 1][0];
 80058ea:	6a3b      	ldr	r3, [r7, #32]
 80058ec:	3b01      	subs	r3, #1
 80058ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005964 <StartManageBodyParts+0x290>)
 80058f0:	f812 1013 	ldrb.w	r1, [r2, r3, lsl #1]
 80058f4:	4a1b      	ldr	r2, [pc, #108]	@ (8005964 <StartManageBodyParts+0x290>)
 80058f6:	6a3b      	ldr	r3, [r7, #32]
 80058f8:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
						snakeBodyPosition[i][1] = snakeBodyPosition[i - 1][1];
 80058fc:	6a3b      	ldr	r3, [r7, #32]
 80058fe:	3b01      	subs	r3, #1
 8005900:	4a18      	ldr	r2, [pc, #96]	@ (8005964 <StartManageBodyParts+0x290>)
 8005902:	005b      	lsls	r3, r3, #1
 8005904:	4413      	add	r3, r2
 8005906:	7859      	ldrb	r1, [r3, #1]
 8005908:	4a16      	ldr	r2, [pc, #88]	@ (8005964 <StartManageBodyParts+0x290>)
 800590a:	6a3b      	ldr	r3, [r7, #32]
 800590c:	005b      	lsls	r3, r3, #1
 800590e:	4413      	add	r3, r2
 8005910:	460a      	mov	r2, r1
 8005912:	705a      	strb	r2, [r3, #1]
					for (int i = snakeSize - 1; i > 0; i--)
 8005914:	6a3b      	ldr	r3, [r7, #32]
 8005916:	3b01      	subs	r3, #1
 8005918:	623b      	str	r3, [r7, #32]
 800591a:	6a3b      	ldr	r3, [r7, #32]
 800591c:	2b00      	cmp	r3, #0
 800591e:	dcdb      	bgt.n	80058d8 <StartManageBodyParts+0x204>

					// On met a jour le premier bodyPart
					uint8_t backX;
					uint8_t backY;

					if (snakeSize > 1)
 8005920:	4b11      	ldr	r3, [pc, #68]	@ (8005968 <StartManageBodyParts+0x294>)
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d929      	bls.n	800597c <StartManageBodyParts+0x2a8>
					{
						backX = snakeBodyPosition[0][0];
 8005928:	4b0e      	ldr	r3, [pc, #56]	@ (8005964 <StartManageBodyParts+0x290>)
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	77fb      	strb	r3, [r7, #31]
						backY = snakeBodyPosition[0][1];
 800592e:	4b0d      	ldr	r3, [pc, #52]	@ (8005964 <StartManageBodyParts+0x290>)
 8005930:	785b      	ldrb	r3, [r3, #1]
 8005932:	77bb      	strb	r3, [r7, #30]
 8005934:	e028      	b.n	8005988 <StartManageBodyParts+0x2b4>
 8005936:	bf00      	nop
 8005938:	408f4000 	.word	0x408f4000
 800593c:	10624dd3 	.word	0x10624dd3
 8005940:	20000030 	.word	0x20000030
 8005944:	20000ab0 	.word	0x20000ab0
 8005948:	20000aac 	.word	0x20000aac
 800594c:	20000aa8 	.word	0x20000aa8
 8005950:	2000003c 	.word	0x2000003c
 8005954:	20000ba4 	.word	0x20000ba4
 8005958:	20000038 	.word	0x20000038
 800595c:	20000a24 	.word	0x20000a24
 8005960:	20000a25 	.word	0x20000a25
 8005964:	20000ab4 	.word	0x20000ab4
 8005968:	20000aa0 	.word	0x20000aa0
 800596c:	20000aa4 	.word	0x20000aa4
 8005970:	20000ba8 	.word	0x20000ba8
 8005974:	08022fd0 	.word	0x08022fd0
 8005978:	20000a28 	.word	0x20000a28
					}
					else
					{
						backX = snakeTailPosition[0];
 800597c:	4ba6      	ldr	r3, [pc, #664]	@ (8005c18 <StartManageBodyParts+0x544>)
 800597e:	781b      	ldrb	r3, [r3, #0]
 8005980:	77fb      	strb	r3, [r7, #31]
						backY = snakeTailPosition[1];
 8005982:	4ba5      	ldr	r3, [pc, #660]	@ (8005c18 <StartManageBodyParts+0x544>)
 8005984:	785b      	ldrb	r3, [r3, #1]
 8005986:	77bb      	strb	r3, [r7, #30]
					}

					// Trouve le type de bodyPart  mettre
					snakeBodyParts[0] = whatBodyPart(snakeHeadPosition[0], snakeHeadPosition[1], backX, backY, oldHeadPosition[0], oldHeadPosition[1]);
 8005988:	4ba4      	ldr	r3, [pc, #656]	@ (8005c1c <StartManageBodyParts+0x548>)
 800598a:	7818      	ldrb	r0, [r3, #0]
 800598c:	4ba3      	ldr	r3, [pc, #652]	@ (8005c1c <StartManageBodyParts+0x548>)
 800598e:	7859      	ldrb	r1, [r3, #1]
 8005990:	7a3b      	ldrb	r3, [r7, #8]
 8005992:	7a7a      	ldrb	r2, [r7, #9]
 8005994:	7fbd      	ldrb	r5, [r7, #30]
 8005996:	7ffc      	ldrb	r4, [r7, #31]
 8005998:	9201      	str	r2, [sp, #4]
 800599a:	9300      	str	r3, [sp, #0]
 800599c:	462b      	mov	r3, r5
 800599e:	4622      	mov	r2, r4
 80059a0:	f7fe f8b2 	bl	8003b08 <whatBodyPart>
 80059a4:	4603      	mov	r3, r0
 80059a6:	461a      	mov	r2, r3
 80059a8:	4b9d      	ldr	r3, [pc, #628]	@ (8005c20 <StartManageBodyParts+0x54c>)
 80059aa:	701a      	strb	r2, [r3, #0]
					snakeBodyPosition[0][0] = oldHeadPosition[0];
 80059ac:	7a3a      	ldrb	r2, [r7, #8]
 80059ae:	4b9d      	ldr	r3, [pc, #628]	@ (8005c24 <StartManageBodyParts+0x550>)
 80059b0:	701a      	strb	r2, [r3, #0]
					snakeBodyPosition[0][1] = oldHeadPosition[1];
 80059b2:	7a7a      	ldrb	r2, [r7, #9]
 80059b4:	4b9b      	ldr	r3, [pc, #620]	@ (8005c24 <StartManageBodyParts+0x550>)
 80059b6:	705a      	strb	r2, [r3, #1]

					// Si on a de la place pour une nouvelle pomme
					uint8_t NBFreeCells = GRID_SIZE_X * GRID_SIZE_Y - snakeSize - 1;
 80059b8:	4b9b      	ldr	r3, [pc, #620]	@ (8005c28 <StartManageBodyParts+0x554>)
 80059ba:	781b      	ldrb	r3, [r3, #0]
 80059bc:	f1c3 0377 	rsb	r3, r3, #119	@ 0x77
 80059c0:	74fb      	strb	r3, [r7, #19]
					if (NBFreeCells > NB_APPLES)
 80059c2:	7cfb      	ldrb	r3, [r7, #19]
 80059c4:	2b04      	cmp	r3, #4
 80059c6:	d94b      	bls.n	8005a60 <StartManageBodyParts+0x38c>
					{
						// On gnre une nouvelle pomme  une position alatoire qui n'est pas sur le snake ou une autre pomme
						do
						{
							applePosition[i][0] = rand() % GRID_SIZE_X;
 80059c8:	f010 fa22 	bl	8015e10 <rand>
 80059cc:	4602      	mov	r2, r0
 80059ce:	4b97      	ldr	r3, [pc, #604]	@ (8005c2c <StartManageBodyParts+0x558>)
 80059d0:	fb83 1302 	smull	r1, r3, r3, r2
 80059d4:	4413      	add	r3, r2
 80059d6:	10d9      	asrs	r1, r3, #3
 80059d8:	17d3      	asrs	r3, r2, #31
 80059da:	1ac9      	subs	r1, r1, r3
 80059dc:	460b      	mov	r3, r1
 80059de:	011b      	lsls	r3, r3, #4
 80059e0:	1a5b      	subs	r3, r3, r1
 80059e2:	1ad1      	subs	r1, r2, r3
 80059e4:	b249      	sxtb	r1, r1
 80059e6:	4a92      	ldr	r2, [pc, #584]	@ (8005c30 <StartManageBodyParts+0x55c>)
 80059e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ea:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
							applePosition[i][1] = rand() % GRID_SIZE_Y;
 80059ee:	f010 fa0f 	bl	8015e10 <rand>
 80059f2:	4603      	mov	r3, r0
 80059f4:	425a      	negs	r2, r3
 80059f6:	f003 0307 	and.w	r3, r3, #7
 80059fa:	f002 0207 	and.w	r2, r2, #7
 80059fe:	bf58      	it	pl
 8005a00:	4253      	negpl	r3, r2
 8005a02:	b259      	sxtb	r1, r3
 8005a04:	4a8a      	ldr	r2, [pc, #552]	@ (8005c30 <StartManageBodyParts+0x55c>)
 8005a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a08:	005b      	lsls	r3, r3, #1
 8005a0a:	4413      	add	r3, r2
 8005a0c:	460a      	mov	r2, r1
 8005a0e:	705a      	strb	r2, [r3, #1]
						} while (isSnakePosition(applePosition[i][0], applePosition[i][1]) || isApplePosition(applePosition[i][0], applePosition[i][1], i));
 8005a10:	4a87      	ldr	r2, [pc, #540]	@ (8005c30 <StartManageBodyParts+0x55c>)
 8005a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a14:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 8005a18:	b2da      	uxtb	r2, r3
 8005a1a:	4985      	ldr	r1, [pc, #532]	@ (8005c30 <StartManageBodyParts+0x55c>)
 8005a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a1e:	005b      	lsls	r3, r3, #1
 8005a20:	440b      	add	r3, r1
 8005a22:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	4619      	mov	r1, r3
 8005a2a:	4610      	mov	r0, r2
 8005a2c:	f7fe f8ce 	bl	8003bcc <isSnakePosition>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1c8      	bne.n	80059c8 <StartManageBodyParts+0x2f4>
 8005a36:	4a7e      	ldr	r2, [pc, #504]	@ (8005c30 <StartManageBodyParts+0x55c>)
 8005a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a3a:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 8005a3e:	b2d8      	uxtb	r0, r3
 8005a40:	4a7b      	ldr	r2, [pc, #492]	@ (8005c30 <StartManageBodyParts+0x55c>)
 8005a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a44:	005b      	lsls	r3, r3, #1
 8005a46:	4413      	add	r3, r2
 8005a48:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a50:	b2d2      	uxtb	r2, r2
 8005a52:	4619      	mov	r1, r3
 8005a54:	f7fe f906 	bl	8003c64 <isApplePosition>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1b4      	bne.n	80059c8 <StartManageBodyParts+0x2f4>
 8005a5e:	e00a      	b.n	8005a76 <StartManageBodyParts+0x3a2>
					}
					else
					{
						applePosition[i][0] = -1;
 8005a60:	4a73      	ldr	r2, [pc, #460]	@ (8005c30 <StartManageBodyParts+0x55c>)
 8005a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a64:	21ff      	movs	r1, #255	@ 0xff
 8005a66:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
						applePosition[i][1] = -1;
 8005a6a:	4a71      	ldr	r2, [pc, #452]	@ (8005c30 <StartManageBodyParts+0x55c>)
 8005a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a6e:	005b      	lsls	r3, r3, #1
 8005a70:	4413      	add	r3, r2
 8005a72:	22ff      	movs	r2, #255	@ 0xff
 8005a74:	705a      	strb	r2, [r3, #1]
			for (int i = 0; i < NB_APPLES; i++)
 8005a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a78:	3301      	adds	r3, #1
 8005a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a7e:	2b03      	cmp	r3, #3
 8005a80:	f77f aeee 	ble.w	8005860 <StartManageBodyParts+0x18c>
					}
				}
			}

			// On n'a pas mang de pomme on avance le corps et la queue sans ajouter de bodyPart
			if (!appleEaten)
 8005a84:	4b6b      	ldr	r3, [pc, #428]	@ (8005c34 <StartManageBodyParts+0x560>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	f040 811d 	bne.w	8005cc8 <StartManageBodyParts+0x5f4>
			{
				// on met a jour la position de la queue
				if (snakeSize > 0)
 8005a8e:	4b66      	ldr	r3, [pc, #408]	@ (8005c28 <StartManageBodyParts+0x554>)
 8005a90:	781b      	ldrb	r3, [r3, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d011      	beq.n	8005aba <StartManageBodyParts+0x3e6>
				{
					snakeTailPosition[0] = snakeBodyPosition[snakeSize - 1][0];
 8005a96:	4b64      	ldr	r3, [pc, #400]	@ (8005c28 <StartManageBodyParts+0x554>)
 8005a98:	781b      	ldrb	r3, [r3, #0]
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	4a61      	ldr	r2, [pc, #388]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005a9e:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8005aa2:	4b5d      	ldr	r3, [pc, #372]	@ (8005c18 <StartManageBodyParts+0x544>)
 8005aa4:	701a      	strb	r2, [r3, #0]
					snakeTailPosition[1] = snakeBodyPosition[snakeSize - 1][1];
 8005aa6:	4b60      	ldr	r3, [pc, #384]	@ (8005c28 <StartManageBodyParts+0x554>)
 8005aa8:	781b      	ldrb	r3, [r3, #0]
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	4a5d      	ldr	r2, [pc, #372]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005aae:	005b      	lsls	r3, r3, #1
 8005ab0:	4413      	add	r3, r2
 8005ab2:	785a      	ldrb	r2, [r3, #1]
 8005ab4:	4b58      	ldr	r3, [pc, #352]	@ (8005c18 <StartManageBodyParts+0x544>)
 8005ab6:	705a      	strb	r2, [r3, #1]
 8005ab8:	e005      	b.n	8005ac6 <StartManageBodyParts+0x3f2>
				}
				else
				{
					snakeTailPosition[0] = oldHeadPosition[0];
 8005aba:	7a3a      	ldrb	r2, [r7, #8]
 8005abc:	4b56      	ldr	r3, [pc, #344]	@ (8005c18 <StartManageBodyParts+0x544>)
 8005abe:	701a      	strb	r2, [r3, #0]
					snakeTailPosition[1] = oldHeadPosition[1];
 8005ac0:	7a7a      	ldrb	r2, [r7, #9]
 8005ac2:	4b55      	ldr	r3, [pc, #340]	@ (8005c18 <StartManageBodyParts+0x544>)
 8005ac4:	705a      	strb	r2, [r3, #1]
				}

				// On avance le corps
				for (int i = snakeSize - 1; i > 0; i--)
 8005ac6:	4b58      	ldr	r3, [pc, #352]	@ (8005c28 <StartManageBodyParts+0x554>)
 8005ac8:	781b      	ldrb	r3, [r3, #0]
 8005aca:	3b01      	subs	r3, #1
 8005acc:	61bb      	str	r3, [r7, #24]
 8005ace:	e020      	b.n	8005b12 <StartManageBodyParts+0x43e>
				{
					snakeBodyParts[i] = snakeBodyParts[i - 1];
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	3b01      	subs	r3, #1
 8005ad4:	4a52      	ldr	r2, [pc, #328]	@ (8005c20 <StartManageBodyParts+0x54c>)
 8005ad6:	5cd1      	ldrb	r1, [r2, r3]
 8005ad8:	4a51      	ldr	r2, [pc, #324]	@ (8005c20 <StartManageBodyParts+0x54c>)
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	4413      	add	r3, r2
 8005ade:	460a      	mov	r2, r1
 8005ae0:	701a      	strb	r2, [r3, #0]
					snakeBodyPosition[i][0] = snakeBodyPosition[i - 1][0];
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	4a4f      	ldr	r2, [pc, #316]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005ae8:	f812 1013 	ldrb.w	r1, [r2, r3, lsl #1]
 8005aec:	4a4d      	ldr	r2, [pc, #308]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
					snakeBodyPosition[i][1] = snakeBodyPosition[i - 1][1];
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	3b01      	subs	r3, #1
 8005af8:	4a4a      	ldr	r2, [pc, #296]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005afa:	005b      	lsls	r3, r3, #1
 8005afc:	4413      	add	r3, r2
 8005afe:	7859      	ldrb	r1, [r3, #1]
 8005b00:	4a48      	ldr	r2, [pc, #288]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	005b      	lsls	r3, r3, #1
 8005b06:	4413      	add	r3, r2
 8005b08:	460a      	mov	r2, r1
 8005b0a:	705a      	strb	r2, [r3, #1]
				for (int i = snakeSize - 1; i > 0; i--)
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	3b01      	subs	r3, #1
 8005b10:	61bb      	str	r3, [r7, #24]
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	dcdb      	bgt.n	8005ad0 <StartManageBodyParts+0x3fc>
				}

				// On met a jour le corps
				if (snakeSize > 0)
 8005b18:	4b43      	ldr	r3, [pc, #268]	@ (8005c28 <StartManageBodyParts+0x554>)
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	f000 80b3 	beq.w	8005c88 <StartManageBodyParts+0x5b4>
				{
					// On trouve le type de bodyPart  mettre juste derrire la tte
					snakeBodyParts[0] = whatBodyPart(snakeHeadPosition[0], snakeHeadPosition[1], snakeBodyPosition[0][0], snakeBodyPosition[0][1], oldHeadPosition[0], oldHeadPosition[1]);
 8005b22:	4b3e      	ldr	r3, [pc, #248]	@ (8005c1c <StartManageBodyParts+0x548>)
 8005b24:	7818      	ldrb	r0, [r3, #0]
 8005b26:	4b3d      	ldr	r3, [pc, #244]	@ (8005c1c <StartManageBodyParts+0x548>)
 8005b28:	7859      	ldrb	r1, [r3, #1]
 8005b2a:	4b3e      	ldr	r3, [pc, #248]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005b2c:	781c      	ldrb	r4, [r3, #0]
 8005b2e:	4b3d      	ldr	r3, [pc, #244]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005b30:	785d      	ldrb	r5, [r3, #1]
 8005b32:	7a3b      	ldrb	r3, [r7, #8]
 8005b34:	7a7a      	ldrb	r2, [r7, #9]
 8005b36:	9201      	str	r2, [sp, #4]
 8005b38:	9300      	str	r3, [sp, #0]
 8005b3a:	462b      	mov	r3, r5
 8005b3c:	4622      	mov	r2, r4
 8005b3e:	f7fd ffe3 	bl	8003b08 <whatBodyPart>
 8005b42:	4603      	mov	r3, r0
 8005b44:	461a      	mov	r2, r3
 8005b46:	4b36      	ldr	r3, [pc, #216]	@ (8005c20 <StartManageBodyParts+0x54c>)
 8005b48:	701a      	strb	r2, [r3, #0]
					snakeBodyPosition[0][0] = oldHeadPosition[0];
 8005b4a:	7a3a      	ldrb	r2, [r7, #8]
 8005b4c:	4b35      	ldr	r3, [pc, #212]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005b4e:	701a      	strb	r2, [r3, #0]
					snakeBodyPosition[0][1] = oldHeadPosition[1];
 8005b50:	7a7a      	ldrb	r2, [r7, #9]
 8005b52:	4b34      	ldr	r3, [pc, #208]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005b54:	705a      	strb	r2, [r3, #1]

					// On met a jour le l'orientation de la queue
					switch (snakeBodyParts[snakeSize - 1])
 8005b56:	4b34      	ldr	r3, [pc, #208]	@ (8005c28 <StartManageBodyParts+0x554>)
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	4a30      	ldr	r2, [pc, #192]	@ (8005c20 <StartManageBodyParts+0x54c>)
 8005b5e:	5cd3      	ldrb	r3, [r2, r3]
 8005b60:	2b05      	cmp	r3, #5
 8005b62:	f200 80b1 	bhi.w	8005cc8 <StartManageBodyParts+0x5f4>
 8005b66:	a201      	add	r2, pc, #4	@ (adr r2, 8005b6c <StartManageBodyParts+0x498>)
 8005b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b6c:	08005b85 	.word	0x08005b85
 8005b70:	08005ba9 	.word	0x08005ba9
 8005b74:	08005bcd 	.word	0x08005bcd
 8005b78:	08005bf3 	.word	0x08005bf3
 8005b7c:	08005c3d 	.word	0x08005c3d
 8005b80:	08005c63 	.word	0x08005c63
					{
					case BottomLeft:
						// TailTop ou TailRight
						if (snakeBodyPosition[snakeSize - 1][0] == snakeTailPosition[0])
 8005b84:	4b28      	ldr	r3, [pc, #160]	@ (8005c28 <StartManageBodyParts+0x554>)
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	4a26      	ldr	r2, [pc, #152]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005b8c:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8005b90:	4b21      	ldr	r3, [pc, #132]	@ (8005c18 <StartManageBodyParts+0x544>)
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d103      	bne.n	8005ba0 <StartManageBodyParts+0x4cc>
						{
							tailPart = TailTop;
 8005b98:	4b27      	ldr	r3, [pc, #156]	@ (8005c38 <StartManageBodyParts+0x564>)
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	701a      	strb	r2, [r3, #0]
						}
						else
						{
							tailPart = TailRight;
						}
						break;
 8005b9e:	e093      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
							tailPart = TailRight;
 8005ba0:	4b25      	ldr	r3, [pc, #148]	@ (8005c38 <StartManageBodyParts+0x564>)
 8005ba2:	2203      	movs	r2, #3
 8005ba4:	701a      	strb	r2, [r3, #0]
						break;
 8005ba6:	e08f      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
					case BottomRight:
						// TailBottom ou TailLeft
						if (snakeBodyPosition[snakeSize - 1][0] == snakeTailPosition[0])
 8005ba8:	4b1f      	ldr	r3, [pc, #124]	@ (8005c28 <StartManageBodyParts+0x554>)
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	3b01      	subs	r3, #1
 8005bae:	4a1d      	ldr	r2, [pc, #116]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005bb0:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8005bb4:	4b18      	ldr	r3, [pc, #96]	@ (8005c18 <StartManageBodyParts+0x544>)
 8005bb6:	781b      	ldrb	r3, [r3, #0]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d103      	bne.n	8005bc4 <StartManageBodyParts+0x4f0>
						{
							tailPart = TailTop;
 8005bbc:	4b1e      	ldr	r3, [pc, #120]	@ (8005c38 <StartManageBodyParts+0x564>)
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	701a      	strb	r2, [r3, #0]
						}
						else
						{
							tailPart = TailLeft;
						}
						break;
 8005bc2:	e081      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
							tailPart = TailLeft;
 8005bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8005c38 <StartManageBodyParts+0x564>)
 8005bc6:	2202      	movs	r2, #2
 8005bc8:	701a      	strb	r2, [r3, #0]
						break;
 8005bca:	e07d      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
					case BottomTop:
						// TailTop ou TailBottom
						if (snakeBodyPosition[snakeSize - 1][1] < snakeTailPosition[1])
 8005bcc:	4b16      	ldr	r3, [pc, #88]	@ (8005c28 <StartManageBodyParts+0x554>)
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	4a14      	ldr	r2, [pc, #80]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005bd4:	005b      	lsls	r3, r3, #1
 8005bd6:	4413      	add	r3, r2
 8005bd8:	785a      	ldrb	r2, [r3, #1]
 8005bda:	4b0f      	ldr	r3, [pc, #60]	@ (8005c18 <StartManageBodyParts+0x544>)
 8005bdc:	785b      	ldrb	r3, [r3, #1]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d203      	bcs.n	8005bea <StartManageBodyParts+0x516>
						{
							tailPart = TailTop;
 8005be2:	4b15      	ldr	r3, [pc, #84]	@ (8005c38 <StartManageBodyParts+0x564>)
 8005be4:	2201      	movs	r2, #1
 8005be6:	701a      	strb	r2, [r3, #0]
						}
						else
						{
							tailPart = TailBottom;
						}
						break;
 8005be8:	e06e      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
							tailPart = TailBottom;
 8005bea:	4b13      	ldr	r3, [pc, #76]	@ (8005c38 <StartManageBodyParts+0x564>)
 8005bec:	2200      	movs	r2, #0
 8005bee:	701a      	strb	r2, [r3, #0]
						break;
 8005bf0:	e06a      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
					case LeftRight:
						// TailRight ou TailLeft
						if (snakeBodyPosition[snakeSize - 1][0] < snakeTailPosition[0])
 8005bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8005c28 <StartManageBodyParts+0x554>)
 8005bf4:	781b      	ldrb	r3, [r3, #0]
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8005c24 <StartManageBodyParts+0x550>)
 8005bfa:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8005bfe:	4b06      	ldr	r3, [pc, #24]	@ (8005c18 <StartManageBodyParts+0x544>)
 8005c00:	781b      	ldrb	r3, [r3, #0]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d203      	bcs.n	8005c0e <StartManageBodyParts+0x53a>
						{
							tailPart = TailLeft;
 8005c06:	4b0c      	ldr	r3, [pc, #48]	@ (8005c38 <StartManageBodyParts+0x564>)
 8005c08:	2202      	movs	r2, #2
 8005c0a:	701a      	strb	r2, [r3, #0]
						}
						else
						{
							tailPart = TailRight;
						}
						break;
 8005c0c:	e05c      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
							tailPart = TailRight;
 8005c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8005c38 <StartManageBodyParts+0x564>)
 8005c10:	2203      	movs	r2, #3
 8005c12:	701a      	strb	r2, [r3, #0]
						break;
 8005c14:	e058      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
 8005c16:	bf00      	nop
 8005c18:	2000003c 	.word	0x2000003c
 8005c1c:	20000038 	.word	0x20000038
 8005c20:	20000a28 	.word	0x20000a28
 8005c24:	20000ab4 	.word	0x20000ab4
 8005c28:	20000aa0 	.word	0x20000aa0
 8005c2c:	88888889 	.word	0x88888889
 8005c30:	20000ba8 	.word	0x20000ba8
 8005c34:	20000aa4 	.word	0x20000aa4
 8005c38:	20000031 	.word	0x20000031
					case LeftTop:
						// TailRight ou TailBottom
						if (snakeBodyPosition[snakeSize - 1][1] == snakeTailPosition[1])
 8005c3c:	4b26      	ldr	r3, [pc, #152]	@ (8005cd8 <StartManageBodyParts+0x604>)
 8005c3e:	781b      	ldrb	r3, [r3, #0]
 8005c40:	3b01      	subs	r3, #1
 8005c42:	4a26      	ldr	r2, [pc, #152]	@ (8005cdc <StartManageBodyParts+0x608>)
 8005c44:	005b      	lsls	r3, r3, #1
 8005c46:	4413      	add	r3, r2
 8005c48:	785a      	ldrb	r2, [r3, #1]
 8005c4a:	4b25      	ldr	r3, [pc, #148]	@ (8005ce0 <StartManageBodyParts+0x60c>)
 8005c4c:	785b      	ldrb	r3, [r3, #1]
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	d103      	bne.n	8005c5a <StartManageBodyParts+0x586>
						{
							tailPart = TailRight;
 8005c52:	4b24      	ldr	r3, [pc, #144]	@ (8005ce4 <StartManageBodyParts+0x610>)
 8005c54:	2203      	movs	r2, #3
 8005c56:	701a      	strb	r2, [r3, #0]
						}
						else
						{
							tailPart = TailBottom;
						}
						break;
 8005c58:	e036      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
							tailPart = TailBottom;
 8005c5a:	4b22      	ldr	r3, [pc, #136]	@ (8005ce4 <StartManageBodyParts+0x610>)
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	701a      	strb	r2, [r3, #0]
						break;
 8005c60:	e032      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
					case RightTop:
						// TailLeft ou TailBottom
						if (snakeBodyPosition[snakeSize - 1][1] == snakeTailPosition[1])
 8005c62:	4b1d      	ldr	r3, [pc, #116]	@ (8005cd8 <StartManageBodyParts+0x604>)
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	3b01      	subs	r3, #1
 8005c68:	4a1c      	ldr	r2, [pc, #112]	@ (8005cdc <StartManageBodyParts+0x608>)
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	4413      	add	r3, r2
 8005c6e:	785a      	ldrb	r2, [r3, #1]
 8005c70:	4b1b      	ldr	r3, [pc, #108]	@ (8005ce0 <StartManageBodyParts+0x60c>)
 8005c72:	785b      	ldrb	r3, [r3, #1]
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d103      	bne.n	8005c80 <StartManageBodyParts+0x5ac>
						{
							tailPart = TailLeft;
 8005c78:	4b1a      	ldr	r3, [pc, #104]	@ (8005ce4 <StartManageBodyParts+0x610>)
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	701a      	strb	r2, [r3, #0]
						}
						else
						{
							tailPart = TailBottom;
						}
						break;
 8005c7e:	e023      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
							tailPart = TailBottom;
 8005c80:	4b18      	ldr	r3, [pc, #96]	@ (8005ce4 <StartManageBodyParts+0x610>)
 8005c82:	2200      	movs	r2, #0
 8005c84:	701a      	strb	r2, [r3, #0]
						break;
 8005c86:	e01f      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
					}
				}
				else
				{
					switch (headPart)
 8005c88:	4b17      	ldr	r3, [pc, #92]	@ (8005ce8 <StartManageBodyParts+0x614>)
 8005c8a:	781b      	ldrb	r3, [r3, #0]
 8005c8c:	2b03      	cmp	r3, #3
 8005c8e:	d81b      	bhi.n	8005cc8 <StartManageBodyParts+0x5f4>
 8005c90:	a201      	add	r2, pc, #4	@ (adr r2, 8005c98 <StartManageBodyParts+0x5c4>)
 8005c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c96:	bf00      	nop
 8005c98:	08005ca9 	.word	0x08005ca9
 8005c9c:	08005cb1 	.word	0x08005cb1
 8005ca0:	08005cb9 	.word	0x08005cb9
 8005ca4:	08005cc1 	.word	0x08005cc1
					{
					case HeadTop:
						tailPart = TailTop;
 8005ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8005ce4 <StartManageBodyParts+0x610>)
 8005caa:	2201      	movs	r2, #1
 8005cac:	701a      	strb	r2, [r3, #0]
						break;
 8005cae:	e00b      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
					case HeadBottom:
						tailPart = TailBottom;
 8005cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ce4 <StartManageBodyParts+0x610>)
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	701a      	strb	r2, [r3, #0]
						break;
 8005cb6:	e007      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
					case HeadLeft:
						tailPart = TailLeft;
 8005cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8005ce4 <StartManageBodyParts+0x610>)
 8005cba:	2202      	movs	r2, #2
 8005cbc:	701a      	strb	r2, [r3, #0]
						break;
 8005cbe:	e003      	b.n	8005cc8 <StartManageBodyParts+0x5f4>
					case HeadRight:
						tailPart = TailRight;
 8005cc0:	4b08      	ldr	r3, [pc, #32]	@ (8005ce4 <StartManageBodyParts+0x610>)
 8005cc2:	2203      	movs	r2, #3
 8005cc4:	701a      	strb	r2, [r3, #0]
						break;
 8005cc6:	bf00      	nop
					}
				}
			}
		}

		vTaskDelayUntil(&xLastWakeTime, delay);
 8005cc8:	f107 030c 	add.w	r3, r7, #12
 8005ccc:	6979      	ldr	r1, [r7, #20]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f00e fb18 	bl	8014304 <vTaskDelayUntil>
		delay = pdMS_TO_TICKS(1000. / speed);
 8005cd4:	e521      	b.n	800571a <StartManageBodyParts+0x46>
 8005cd6:	bf00      	nop
 8005cd8:	20000aa0 	.word	0x20000aa0
 8005cdc:	20000ab4 	.word	0x20000ab4
 8005ce0:	2000003c 	.word	0x2000003c
 8005ce4:	20000031 	.word	0x20000031
 8005ce8:	20000a25 	.word	0x20000a25

08005cec <StartTsHandler>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTsHandler */
void StartTsHandler(void const *argument)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTsHandler */
	/* Infinite loop */
	for (;;)
	{
		if (!gameStarted)
 8005cf4:	4b29      	ldr	r3, [pc, #164]	@ (8005d9c <StartTsHandler+0xb0>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d101      	bne.n	8005d00 <StartTsHandler+0x14>
			rand();
 8005cfc:	f010 f888 	bl	8015e10 <rand>

		BSP_TS_GetState(&TS_State);
 8005d00:	4827      	ldr	r0, [pc, #156]	@ (8005da0 <StartTsHandler+0xb4>)
 8005d02:	f001 ff81 	bl	8007c08 <BSP_TS_GetState>

		if (!TS_State.touchDetected && screenPressed)
 8005d06:	4b26      	ldr	r3, [pc, #152]	@ (8005da0 <StartTsHandler+0xb4>)
 8005d08:	781b      	ldrb	r3, [r3, #0]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d136      	bne.n	8005d7c <StartTsHandler+0x90>
 8005d0e:	4b25      	ldr	r3, [pc, #148]	@ (8005da4 <StartTsHandler+0xb8>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d032      	beq.n	8005d7c <StartTsHandler+0x90>
		{
			if (gameOver)
 8005d16:	4b24      	ldr	r3, [pc, #144]	@ (8005da8 <StartTsHandler+0xbc>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d005      	beq.n	8005d2a <StartTsHandler+0x3e>
			{
				BSP_LCD_Clear((uint32_t)0xFF81CD4B);
 8005d1e:	4823      	ldr	r0, [pc, #140]	@ (8005dac <StartTsHandler+0xc0>)
 8005d20:	f001 f802 	bl	8006d28 <BSP_LCD_Clear>
				restartGame();
 8005d24:	f7fe f84c 	bl	8003dc0 <restartGame>
 8005d28:	e028      	b.n	8005d7c <StartTsHandler+0x90>
			}
			else if (gamePaused)
 8005d2a:	4b21      	ldr	r3, [pc, #132]	@ (8005db0 <StartTsHandler+0xc4>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d014      	beq.n	8005d5c <StartTsHandler+0x70>
			{
				xSemaphoreTake(displayMutexHandle, portMAX_DELAY);
 8005d32:	4b20      	ldr	r3, [pc, #128]	@ (8005db4 <StartTsHandler+0xc8>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f04f 31ff 	mov.w	r1, #4294967295
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f00d fe0a 	bl	8013954 <xQueueSemaphoreTake>
				BSP_LCD_Clear((uint32_t)0xFF81CD4B);
 8005d40:	481a      	ldr	r0, [pc, #104]	@ (8005dac <StartTsHandler+0xc0>)
 8005d42:	f000 fff1 	bl	8006d28 <BSP_LCD_Clear>
				xSemaphoreGive(displayMutexHandle);
 8005d46:	4b1b      	ldr	r3, [pc, #108]	@ (8005db4 <StartTsHandler+0xc8>)
 8005d48:	6818      	ldr	r0, [r3, #0]
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	2100      	movs	r1, #0
 8005d50:	f00d fad2 	bl	80132f8 <xQueueGenericSend>
				gamePaused = 0;
 8005d54:	4b16      	ldr	r3, [pc, #88]	@ (8005db0 <StartTsHandler+0xc4>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	601a      	str	r2, [r3, #0]
 8005d5a:	e00f      	b.n	8005d7c <StartTsHandler+0x90>
			}
			else if (!gameStarted)
 8005d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8005d9c <StartTsHandler+0xb0>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d108      	bne.n	8005d76 <StartTsHandler+0x8a>
			{
				BSP_LCD_Clear((uint32_t)0xFF81CD4B);
 8005d64:	4811      	ldr	r0, [pc, #68]	@ (8005dac <StartTsHandler+0xc0>)
 8005d66:	f000 ffdf 	bl	8006d28 <BSP_LCD_Clear>
				restartGame();
 8005d6a:	f7fe f829 	bl	8003dc0 <restartGame>
				gameStarted = 1;
 8005d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8005d9c <StartTsHandler+0xb0>)
 8005d70:	2201      	movs	r2, #1
 8005d72:	601a      	str	r2, [r3, #0]
 8005d74:	e002      	b.n	8005d7c <StartTsHandler+0x90>
			}
			else
			{
				gamePaused = 1;
 8005d76:	4b0e      	ldr	r3, [pc, #56]	@ (8005db0 <StartTsHandler+0xc4>)
 8005d78:	2201      	movs	r2, #1
 8005d7a:	601a      	str	r2, [r3, #0]
			}
		}

		if (TS_State.touchDetected)
 8005d7c:	4b08      	ldr	r3, [pc, #32]	@ (8005da0 <StartTsHandler+0xb4>)
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d003      	beq.n	8005d8c <StartTsHandler+0xa0>
		{
			screenPressed = 1;
 8005d84:	4b07      	ldr	r3, [pc, #28]	@ (8005da4 <StartTsHandler+0xb8>)
 8005d86:	2201      	movs	r2, #1
 8005d88:	601a      	str	r2, [r3, #0]
 8005d8a:	e002      	b.n	8005d92 <StartTsHandler+0xa6>
		}
		else
		{
			screenPressed = 0;
 8005d8c:	4b05      	ldr	r3, [pc, #20]	@ (8005da4 <StartTsHandler+0xb8>)
 8005d8e:	2200      	movs	r2, #0
 8005d90:	601a      	str	r2, [r3, #0]
		}

		osDelay(10);
 8005d92:	200a      	movs	r0, #10
 8005d94:	f00c fe88 	bl	8012aa8 <osDelay>
		if (!gameStarted)
 8005d98:	e7ac      	b.n	8005cf4 <StartTsHandler+0x8>
 8005d9a:	bf00      	nop
 8005d9c:	20000aa8 	.word	0x20000aa8
 8005da0:	200009ec 	.word	0x200009ec
 8005da4:	20000a18 	.word	0x20000a18
 8005da8:	20000ab0 	.word	0x20000ab0
 8005dac:	ff81cd4b 	.word	0xff81cd4b
 8005db0:	20000aac 	.word	0x20000aac
 8005db4:	20000974 	.word	0x20000974

08005db8 <StartPlaySongTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartPlaySongTask */
void StartPlaySongTask(void const *argument)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
	char i;
	uint32_t bytesread;
	/* Infinite loop */
	for (;;)
	{
		xQueueReceive(WakeUpHandle, &i, portMAX_DELAY);
 8005dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8005e2c <StartPlaySongTask+0x74>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f107 010f 	add.w	r1, r7, #15
 8005dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f00d fcd9 	bl	8013784 <xQueueReceive>
		if (i == 0)
 8005dd2:	7bfb      	ldrb	r3, [r7, #15]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d114      	bne.n	8005e02 <StartPlaySongTask+0x4a>
		{
			if (blockPointer++ == numberOfBlocks - 1)
 8005dd8:	4b15      	ldr	r3, [pc, #84]	@ (8005e30 <StartPlaySongTask+0x78>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	1c5a      	adds	r2, r3, #1
 8005dde:	4914      	ldr	r1, [pc, #80]	@ (8005e30 <StartPlaySongTask+0x78>)
 8005de0:	600a      	str	r2, [r1, #0]
 8005de2:	4a14      	ldr	r2, [pc, #80]	@ (8005e34 <StartPlaySongTask+0x7c>)
 8005de4:	6812      	ldr	r2, [r2, #0]
 8005de6:	3a01      	subs	r2, #1
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d101      	bne.n	8005df0 <StartPlaySongTask+0x38>
			{
				loadWav();
 8005dec:	f7fe f968 	bl	80040c0 <loadWav>
			}
			// On lit un bloc de 512 octets
			f_read(&SDFile, ((uint8_t *)AUDIO_BUFFER_OUT), AUDIO_BLOCK_SIZE, (void *)&bytesread);
 8005df0:	f107 0308 	add.w	r3, r7, #8
 8005df4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005df8:	490f      	ldr	r1, [pc, #60]	@ (8005e38 <StartPlaySongTask+0x80>)
 8005dfa:	4810      	ldr	r0, [pc, #64]	@ (8005e3c <StartPlaySongTask+0x84>)
 8005dfc:	f7fc fecb 	bl	8002b96 <f_read>
 8005e00:	e7de      	b.n	8005dc0 <StartPlaySongTask+0x8>
		}
		else
		{
			if (blockPointer++ == numberOfBlocks - 1)
 8005e02:	4b0b      	ldr	r3, [pc, #44]	@ (8005e30 <StartPlaySongTask+0x78>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	1c5a      	adds	r2, r3, #1
 8005e08:	4909      	ldr	r1, [pc, #36]	@ (8005e30 <StartPlaySongTask+0x78>)
 8005e0a:	600a      	str	r2, [r1, #0]
 8005e0c:	4a09      	ldr	r2, [pc, #36]	@ (8005e34 <StartPlaySongTask+0x7c>)
 8005e0e:	6812      	ldr	r2, [r2, #0]
 8005e10:	3a01      	subs	r2, #1
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d101      	bne.n	8005e1a <StartPlaySongTask+0x62>
			{
				loadWav();
 8005e16:	f7fe f953 	bl	80040c0 <loadWav>
			}
			// On lit un bloc de 512 octets
			f_read(&SDFile, ((uint8_t *)AUDIO_BUFFER_OUT + AUDIO_BLOCK_SIZE), AUDIO_BLOCK_SIZE, (void *)&bytesread);
 8005e1a:	f107 0308 	add.w	r3, r7, #8
 8005e1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e22:	4907      	ldr	r1, [pc, #28]	@ (8005e40 <StartPlaySongTask+0x88>)
 8005e24:	4805      	ldr	r0, [pc, #20]	@ (8005e3c <StartPlaySongTask+0x84>)
 8005e26:	f7fc feb6 	bl	8002b96 <f_read>
		xQueueReceive(WakeUpHandle, &i, portMAX_DELAY);
 8005e2a:	e7c9      	b.n	8005dc0 <StartPlaySongTask+0x8>
 8005e2c:	20000970 	.word	0x20000970
 8005e30:	2000097c 	.word	0x2000097c
 8005e34:	20000978 	.word	0x20000978
 8005e38:	c007fc00 	.word	0xc007fc00
 8005e3c:	200012ec 	.word	0x200012ec
 8005e40:	c007fe00 	.word	0xc007fe00

08005e44 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b082      	sub	sp, #8
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a04      	ldr	r2, [pc, #16]	@ (8005e64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d101      	bne.n	8005e5a <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8005e56:	f004 fc51 	bl	800a6fc <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8005e5a:	bf00      	nop
 8005e5c:	3708      	adds	r7, #8
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	40001000 	.word	0x40001000

08005e68 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005e6c:	b672      	cpsid	i
}
 8005e6e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8005e70:	bf00      	nop
 8005e72:	e7fd      	b.n	8005e70 <Error_Handler+0x8>

08005e74 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b08c      	sub	sp, #48	@ 0x30
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a51      	ldr	r2, [pc, #324]	@ (8005fc4 <I2Cx_MspInit+0x150>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d14d      	bne.n	8005f20 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8005e84:	4b50      	ldr	r3, [pc, #320]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e88:	4a4f      	ldr	r2, [pc, #316]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e90:	4b4d      	ldr	r3, [pc, #308]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e98:	61bb      	str	r3, [r7, #24]
 8005e9a:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8005e9c:	2380      	movs	r3, #128	@ 0x80
 8005e9e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8005ea0:	2312      	movs	r3, #18
 8005ea2:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8005eac:	2304      	movs	r3, #4
 8005eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8005eb0:	f107 031c 	add.w	r3, r7, #28
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	4845      	ldr	r0, [pc, #276]	@ (8005fcc <I2Cx_MspInit+0x158>)
 8005eb8:	f005 ffd0 	bl	800be5c <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8005ebc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ec0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8005ec2:	f107 031c 	add.w	r3, r7, #28
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	4840      	ldr	r0, [pc, #256]	@ (8005fcc <I2Cx_MspInit+0x158>)
 8005eca:	f005 ffc7 	bl	800be5c <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8005ece:	4b3e      	ldr	r3, [pc, #248]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed2:	4a3d      	ldr	r2, [pc, #244]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005ed4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005eda:	4b3b      	ldr	r3, [pc, #236]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ede:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ee2:	617b      	str	r3, [r7, #20]
 8005ee4:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8005ee6:	4b38      	ldr	r3, [pc, #224]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	4a37      	ldr	r2, [pc, #220]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005eec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ef0:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8005ef2:	4b35      	ldr	r3, [pc, #212]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	4a34      	ldr	r2, [pc, #208]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005ef8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005efc:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8005efe:	2200      	movs	r2, #0
 8005f00:	210f      	movs	r1, #15
 8005f02:	2048      	movs	r0, #72	@ 0x48
 8005f04:	f005 f8f0 	bl	800b0e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8005f08:	2048      	movs	r0, #72	@ 0x48
 8005f0a:	f005 f909 	bl	800b120 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8005f0e:	2200      	movs	r2, #0
 8005f10:	210f      	movs	r1, #15
 8005f12:	2049      	movs	r0, #73	@ 0x49
 8005f14:	f005 f8e8 	bl	800b0e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8005f18:	2049      	movs	r0, #73	@ 0x49
 8005f1a:	f005 f901 	bl	800b120 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8005f1e:	e04d      	b.n	8005fbc <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8005f20:	4b29      	ldr	r3, [pc, #164]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f24:	4a28      	ldr	r2, [pc, #160]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005f26:	f043 0302 	orr.w	r3, r3, #2
 8005f2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f2c:	4b26      	ldr	r3, [pc, #152]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f30:	f003 0302 	and.w	r3, r3, #2
 8005f34:	613b      	str	r3, [r7, #16]
 8005f36:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8005f38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005f3c:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8005f3e:	2312      	movs	r3, #18
 8005f40:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8005f42:	2300      	movs	r3, #0
 8005f44:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005f46:	2302      	movs	r3, #2
 8005f48:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8005f4a:	2304      	movs	r3, #4
 8005f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8005f4e:	f107 031c 	add.w	r3, r7, #28
 8005f52:	4619      	mov	r1, r3
 8005f54:	481e      	ldr	r0, [pc, #120]	@ (8005fd0 <I2Cx_MspInit+0x15c>)
 8005f56:	f005 ff81 	bl	800be5c <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8005f5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8005f60:	f107 031c 	add.w	r3, r7, #28
 8005f64:	4619      	mov	r1, r3
 8005f66:	481a      	ldr	r0, [pc, #104]	@ (8005fd0 <I2Cx_MspInit+0x15c>)
 8005f68:	f005 ff78 	bl	800be5c <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8005f6c:	4b16      	ldr	r3, [pc, #88]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f70:	4a15      	ldr	r2, [pc, #84]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005f72:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005f76:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f78:	4b13      	ldr	r3, [pc, #76]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f80:	60fb      	str	r3, [r7, #12]
 8005f82:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8005f84:	4b10      	ldr	r3, [pc, #64]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005f86:	6a1b      	ldr	r3, [r3, #32]
 8005f88:	4a0f      	ldr	r2, [pc, #60]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005f8a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005f8e:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8005f90:	4b0d      	ldr	r3, [pc, #52]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005f92:	6a1b      	ldr	r3, [r3, #32]
 8005f94:	4a0c      	ldr	r2, [pc, #48]	@ (8005fc8 <I2Cx_MspInit+0x154>)
 8005f96:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005f9a:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	210f      	movs	r1, #15
 8005fa0:	201f      	movs	r0, #31
 8005fa2:	f005 f8a1 	bl	800b0e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8005fa6:	201f      	movs	r0, #31
 8005fa8:	f005 f8ba 	bl	800b120 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8005fac:	2200      	movs	r2, #0
 8005fae:	210f      	movs	r1, #15
 8005fb0:	2020      	movs	r0, #32
 8005fb2:	f005 f899 	bl	800b0e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8005fb6:	2020      	movs	r0, #32
 8005fb8:	f005 f8b2 	bl	800b120 <HAL_NVIC_EnableIRQ>
}
 8005fbc:	bf00      	nop
 8005fbe:	3730      	adds	r7, #48	@ 0x30
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	20000bb0 	.word	0x20000bb0
 8005fc8:	40023800 	.word	0x40023800
 8005fcc:	40021c00 	.word	0x40021c00
 8005fd0:	40020400 	.word	0x40020400

08005fd4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f006 fd29 	bl	800ca34 <HAL_I2C_GetState>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d125      	bne.n	8006034 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a14      	ldr	r2, [pc, #80]	@ (800603c <I2Cx_Init+0x68>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d103      	bne.n	8005ff8 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a13      	ldr	r2, [pc, #76]	@ (8006040 <I2Cx_Init+0x6c>)
 8005ff4:	601a      	str	r2, [r3, #0]
 8005ff6:	e002      	b.n	8005ffe <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a12      	ldr	r2, [pc, #72]	@ (8006044 <I2Cx_Init+0x70>)
 8005ffc:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a11      	ldr	r2, [pc, #68]	@ (8006048 <I2Cx_Init+0x74>)
 8006002:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f7ff ff23 	bl	8005e74 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f006 f9fe 	bl	800c430 <HAL_I2C_Init>
  }
}
 8006034:	bf00      	nop
 8006036:	3708      	adds	r7, #8
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	20000bb0 	.word	0x20000bb0
 8006040:	40005c00 	.word	0x40005c00
 8006044:	40005400 	.word	0x40005400
 8006048:	40912732 	.word	0x40912732

0800604c <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b08a      	sub	sp, #40	@ 0x28
 8006050:	af04      	add	r7, sp, #16
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	4608      	mov	r0, r1
 8006056:	4611      	mov	r1, r2
 8006058:	461a      	mov	r2, r3
 800605a:	4603      	mov	r3, r0
 800605c:	72fb      	strb	r3, [r7, #11]
 800605e:	460b      	mov	r3, r1
 8006060:	813b      	strh	r3, [r7, #8]
 8006062:	4613      	mov	r3, r2
 8006064:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8006066:	2300      	movs	r3, #0
 8006068:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800606a:	7afb      	ldrb	r3, [r7, #11]
 800606c:	b299      	uxth	r1, r3
 800606e:	88f8      	ldrh	r0, [r7, #6]
 8006070:	893a      	ldrh	r2, [r7, #8]
 8006072:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006076:	9302      	str	r3, [sp, #8]
 8006078:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800607a:	9301      	str	r3, [sp, #4]
 800607c:	6a3b      	ldr	r3, [r7, #32]
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	4603      	mov	r3, r0
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	f006 fbbc 	bl	800c800 <HAL_I2C_Mem_Read>
 8006088:	4603      	mov	r3, r0
 800608a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800608c:	7dfb      	ldrb	r3, [r7, #23]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d004      	beq.n	800609c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8006092:	7afb      	ldrb	r3, [r7, #11]
 8006094:	4619      	mov	r1, r3
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f000 f832 	bl	8006100 <I2Cx_Error>
  }
  return status;    
 800609c:	7dfb      	ldrb	r3, [r7, #23]
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3718      	adds	r7, #24
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}

080060a6 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 80060a6:	b580      	push	{r7, lr}
 80060a8:	b08a      	sub	sp, #40	@ 0x28
 80060aa:	af04      	add	r7, sp, #16
 80060ac:	60f8      	str	r0, [r7, #12]
 80060ae:	4608      	mov	r0, r1
 80060b0:	4611      	mov	r1, r2
 80060b2:	461a      	mov	r2, r3
 80060b4:	4603      	mov	r3, r0
 80060b6:	72fb      	strb	r3, [r7, #11]
 80060b8:	460b      	mov	r3, r1
 80060ba:	813b      	strh	r3, [r7, #8]
 80060bc:	4613      	mov	r3, r2
 80060be:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80060c0:	2300      	movs	r3, #0
 80060c2:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80060c4:	7afb      	ldrb	r3, [r7, #11]
 80060c6:	b299      	uxth	r1, r3
 80060c8:	88f8      	ldrh	r0, [r7, #6]
 80060ca:	893a      	ldrh	r2, [r7, #8]
 80060cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80060d0:	9302      	str	r3, [sp, #8]
 80060d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80060d4:	9301      	str	r3, [sp, #4]
 80060d6:	6a3b      	ldr	r3, [r7, #32]
 80060d8:	9300      	str	r3, [sp, #0]
 80060da:	4603      	mov	r3, r0
 80060dc:	68f8      	ldr	r0, [r7, #12]
 80060de:	f006 fa7b 	bl	800c5d8 <HAL_I2C_Mem_Write>
 80060e2:	4603      	mov	r3, r0
 80060e4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80060e6:	7dfb      	ldrb	r3, [r7, #23]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d004      	beq.n	80060f6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80060ec:	7afb      	ldrb	r3, [r7, #11]
 80060ee:	4619      	mov	r1, r3
 80060f0:	68f8      	ldr	r0, [r7, #12]
 80060f2:	f000 f805 	bl	8006100 <I2Cx_Error>
  }
  return status;
 80060f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3718      	adds	r7, #24
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}

08006100 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b082      	sub	sp, #8
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	460b      	mov	r3, r1
 800610a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f006 fa1f 	bl	800c550 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f7ff ff5e 	bl	8005fd4 <I2Cx_Init>
}
 8006118:	bf00      	nop
 800611a:	3708      	adds	r7, #8
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8006120:	b580      	push	{r7, lr}
 8006122:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8006124:	4802      	ldr	r0, [pc, #8]	@ (8006130 <AUDIO_IO_Init+0x10>)
 8006126:	f7ff ff55 	bl	8005fd4 <I2Cx_Init>
}
 800612a:	bf00      	nop
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	20000bb0 	.word	0x20000bb0

08006134 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8006134:	b480      	push	{r7}
 8006136:	af00      	add	r7, sp, #0
}
 8006138:	bf00      	nop
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr
	...

08006144 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b086      	sub	sp, #24
 8006148:	af02      	add	r7, sp, #8
 800614a:	4603      	mov	r3, r0
 800614c:	71fb      	strb	r3, [r7, #7]
 800614e:	460b      	mov	r3, r1
 8006150:	80bb      	strh	r3, [r7, #4]
 8006152:	4613      	mov	r3, r2
 8006154:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8006156:	887b      	ldrh	r3, [r7, #2]
 8006158:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 800615a:	89fb      	ldrh	r3, [r7, #14]
 800615c:	0a1b      	lsrs	r3, r3, #8
 800615e:	b29b      	uxth	r3, r3
 8006160:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8006162:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006166:	021b      	lsls	r3, r3, #8
 8006168:	b21a      	sxth	r2, r3
 800616a:	887b      	ldrh	r3, [r7, #2]
 800616c:	b21b      	sxth	r3, r3
 800616e:	4313      	orrs	r3, r2
 8006170:	b21b      	sxth	r3, r3
 8006172:	b29b      	uxth	r3, r3
 8006174:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8006176:	88ba      	ldrh	r2, [r7, #4]
 8006178:	79f9      	ldrb	r1, [r7, #7]
 800617a:	2302      	movs	r3, #2
 800617c:	9301      	str	r3, [sp, #4]
 800617e:	1cbb      	adds	r3, r7, #2
 8006180:	9300      	str	r3, [sp, #0]
 8006182:	2302      	movs	r3, #2
 8006184:	4803      	ldr	r0, [pc, #12]	@ (8006194 <AUDIO_IO_Write+0x50>)
 8006186:	f7ff ff8e 	bl	80060a6 <I2Cx_WriteMultiple>
}
 800618a:	bf00      	nop
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	20000bb0 	.word	0x20000bb0

08006198 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b086      	sub	sp, #24
 800619c:	af02      	add	r7, sp, #8
 800619e:	4603      	mov	r3, r0
 80061a0:	460a      	mov	r2, r1
 80061a2:	71fb      	strb	r3, [r7, #7]
 80061a4:	4613      	mov	r3, r2
 80061a6:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 80061a8:	2300      	movs	r3, #0
 80061aa:	81bb      	strh	r3, [r7, #12]
 80061ac:	2300      	movs	r3, #0
 80061ae:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 80061b0:	88ba      	ldrh	r2, [r7, #4]
 80061b2:	79f9      	ldrb	r1, [r7, #7]
 80061b4:	2302      	movs	r3, #2
 80061b6:	9301      	str	r3, [sp, #4]
 80061b8:	f107 030c 	add.w	r3, r7, #12
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	2302      	movs	r3, #2
 80061c0:	480a      	ldr	r0, [pc, #40]	@ (80061ec <AUDIO_IO_Read+0x54>)
 80061c2:	f7ff ff43 	bl	800604c <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 80061c6:	89bb      	ldrh	r3, [r7, #12]
 80061c8:	0a1b      	lsrs	r3, r3, #8
 80061ca:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 80061cc:	89bb      	ldrh	r3, [r7, #12]
 80061ce:	b21b      	sxth	r3, r3
 80061d0:	021b      	lsls	r3, r3, #8
 80061d2:	b21a      	sxth	r2, r3
 80061d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80061d8:	4313      	orrs	r3, r2
 80061da:	b21b      	sxth	r3, r3
 80061dc:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 80061de:	89fb      	ldrh	r3, [r7, #14]
 80061e0:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 80061e2:	89bb      	ldrh	r3, [r7, #12]
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	20000bb0 	.word	0x20000bb0

080061f0 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f004 fa9f 	bl	800a73c <HAL_Delay>
}
 80061fe:	bf00      	nop
 8006200:	3708      	adds	r7, #8
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
	...

08006208 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 800620c:	4802      	ldr	r0, [pc, #8]	@ (8006218 <TS_IO_Init+0x10>)
 800620e:	f7ff fee1 	bl	8005fd4 <I2Cx_Init>
}
 8006212:	bf00      	nop
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	20000bb0 	.word	0x20000bb0

0800621c <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af02      	add	r7, sp, #8
 8006222:	4603      	mov	r3, r0
 8006224:	71fb      	strb	r3, [r7, #7]
 8006226:	460b      	mov	r3, r1
 8006228:	71bb      	strb	r3, [r7, #6]
 800622a:	4613      	mov	r3, r2
 800622c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800622e:	79bb      	ldrb	r3, [r7, #6]
 8006230:	b29a      	uxth	r2, r3
 8006232:	79f9      	ldrb	r1, [r7, #7]
 8006234:	2301      	movs	r3, #1
 8006236:	9301      	str	r3, [sp, #4]
 8006238:	1d7b      	adds	r3, r7, #5
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	2301      	movs	r3, #1
 800623e:	4803      	ldr	r0, [pc, #12]	@ (800624c <TS_IO_Write+0x30>)
 8006240:	f7ff ff31 	bl	80060a6 <I2Cx_WriteMultiple>
}
 8006244:	bf00      	nop
 8006246:	3708      	adds	r7, #8
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	20000bb0 	.word	0x20000bb0

08006250 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b086      	sub	sp, #24
 8006254:	af02      	add	r7, sp, #8
 8006256:	4603      	mov	r3, r0
 8006258:	460a      	mov	r2, r1
 800625a:	71fb      	strb	r3, [r7, #7]
 800625c:	4613      	mov	r3, r2
 800625e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8006260:	2300      	movs	r3, #0
 8006262:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8006264:	79bb      	ldrb	r3, [r7, #6]
 8006266:	b29a      	uxth	r2, r3
 8006268:	79f9      	ldrb	r1, [r7, #7]
 800626a:	2301      	movs	r3, #1
 800626c:	9301      	str	r3, [sp, #4]
 800626e:	f107 030f 	add.w	r3, r7, #15
 8006272:	9300      	str	r3, [sp, #0]
 8006274:	2301      	movs	r3, #1
 8006276:	4804      	ldr	r0, [pc, #16]	@ (8006288 <TS_IO_Read+0x38>)
 8006278:	f7ff fee8 	bl	800604c <I2Cx_ReadMultiple>

  return read_value;
 800627c:	7bfb      	ldrb	r3, [r7, #15]
}
 800627e:	4618      	mov	r0, r3
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	20000bb0 	.word	0x20000bb0

0800628c <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f004 fa51 	bl	800a73c <HAL_Delay>
}
 800629a:	bf00      	nop
 800629c:	3708      	adds	r7, #8
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
	...

080062a4 <BSP_AUDIO_OUT_Play>:
 * @param  pBuffer: Pointer to the buffer
 * @param  Size: Number of audio data in BYTES unit.
 *         In memory, first element is for left channel, second element is for right channel
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t BSP_AUDIO_OUT_Play(uint16_t *pBuffer, uint32_t Size) {
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b082      	sub	sp, #8
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]
	/* Call the audio Codec Play function */
	if (audio_drv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0) {
 80062ae:	4b10      	ldr	r3, [pc, #64]	@ (80062f0 <BSP_AUDIO_OUT_Play+0x4c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	683a      	ldr	r2, [r7, #0]
 80062b6:	b292      	uxth	r2, r2
 80062b8:	6879      	ldr	r1, [r7, #4]
 80062ba:	2034      	movs	r0, #52	@ 0x34
 80062bc:	4798      	blx	r3
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <BSP_AUDIO_OUT_Play+0x24>
		return AUDIO_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e00f      	b.n	80062e8 <BSP_AUDIO_OUT_Play+0x44>
	} else {
		/* Update the Media layer and enable it for play */
		HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer,
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062ce:	d203      	bcs.n	80062d8 <BSP_AUDIO_OUT_Play+0x34>
				DMA_MAX(Size / AUDIODATA_SIZE));
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	085b      	lsrs	r3, r3, #1
		HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer,
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	e001      	b.n	80062dc <BSP_AUDIO_OUT_Play+0x38>
 80062d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80062dc:	461a      	mov	r2, r3
 80062de:	6879      	ldr	r1, [r7, #4]
 80062e0:	4804      	ldr	r0, [pc, #16]	@ (80062f4 <BSP_AUDIO_OUT_Play+0x50>)
 80062e2:	f008 fed3 	bl	800f08c <HAL_SAI_Transmit_DMA>

		return AUDIO_OK;
 80062e6:	2300      	movs	r3, #0
	}
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3708      	adds	r7, #8
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	20000c04 	.word	0x20000c04
 80062f4:	20000c08 	.word	0x20000c08

080062f8 <BSP_AUDIO_OUT_SetVolume>:
 * @brief  Controls the current audio volume level.
 * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for
 *         Mute and 100 for Max volume level).
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume) {
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	4603      	mov	r3, r0
 8006300:	71fb      	strb	r3, [r7, #7]
	/* Call the codec volume control function with converted volume value */
	if (audio_drv->SetVolumeOut(AUDIO_I2C_ADDRESS, Volume) != 0) {
 8006302:	4b08      	ldr	r3, [pc, #32]	@ (8006324 <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006308:	79fa      	ldrb	r2, [r7, #7]
 800630a:	4611      	mov	r1, r2
 800630c:	2034      	movs	r0, #52	@ 0x34
 800630e:	4798      	blx	r3
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <BSP_AUDIO_OUT_SetVolume+0x22>
		return AUDIO_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e000      	b.n	800631c <BSP_AUDIO_OUT_SetVolume+0x24>
	} else {
		/* Return AUDIO_OK when all operations are correctly done */
		return AUDIO_OK;
 800631a:	2300      	movs	r3, #0
	}
}
 800631c:	4618      	mov	r0, r3
 800631e:	3708      	adds	r7, #8
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}
 8006324:	20000c04 	.word	0x20000c04

08006328 <BSP_AUDIO_OUT_SetAudioFrameSlot>:
 *            @arg CODEC_AUDIOFRAME_SLOT_13
 * @note   This API should be called after the BSP_AUDIO_OUT_Init() to adjust the
 *         audio frame slot.
 * @retval None
 */
void BSP_AUDIO_OUT_SetAudioFrameSlot(uint32_t AudioFrameSlot) {
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
	/* Disable SAI peripheral to allow access to SAI internal registers */
	__HAL_SAI_DISABLE(&haudio_out_sai);
 8006330:	4b0c      	ldr	r3, [pc, #48]	@ (8006364 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	4b0b      	ldr	r3, [pc, #44]	@ (8006364 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800633e:	601a      	str	r2, [r3, #0]

	/* Update the SAI audio frame slot configuration */
	haudio_out_sai.SlotInit.SlotActive = AudioFrameSlot;
 8006340:	4a08      	ldr	r2, [pc, #32]	@ (8006364 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6613      	str	r3, [r2, #96]	@ 0x60
	HAL_SAI_Init(&haudio_out_sai);
 8006346:	4807      	ldr	r0, [pc, #28]	@ (8006364 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 8006348:	f008 fcec 	bl	800ed24 <HAL_SAI_Init>

	/* Enable SAI peripheral to generate MCLK */
	__HAL_SAI_ENABLE(&haudio_out_sai);
 800634c:	4b05      	ldr	r3, [pc, #20]	@ (8006364 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	4b04      	ldr	r3, [pc, #16]	@ (8006364 <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800635a:	601a      	str	r2, [r3, #0]
}
 800635c:	bf00      	nop
 800635e:	3708      	adds	r7, #8
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}
 8006364:	20000c08 	.word	0x20000c08

08006368 <HAL_SAI_TxCpltCallback>:
/**
 * @brief  Tx Transfer completed callbacks.
 * @param  hsai: SAI handle
 * @retval None
 */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai) {
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
	/* Manage the remaining file size and new address offset: This function
	 should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
	BSP_AUDIO_OUT_TransferComplete_CallBack();
 8006370:	f7fe fea4 	bl	80050bc <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 8006374:	bf00      	nop
 8006376:	3708      	adds	r7, #8
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}

0800637c <HAL_SAI_TxHalfCpltCallback>:
/**
 * @brief  Tx Half Transfer completed callbacks.
 * @param  hsai: SAI handle
 * @retval None
 */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai) {
 800637c:	b580      	push	{r7, lr}
 800637e:	b082      	sub	sp, #8
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
	/* Manage the remaining file size and new address offset: This function
	 should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
	BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8006384:	f7fe feac 	bl	80050e0 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 8006388:	bf00      	nop
 800638a:	3708      	adds	r7, #8
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <HAL_SAI_ErrorCallback>:
/**
 * @brief  SAI error callbacks.
 * @param  hsai: SAI handle
 * @retval None
 */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai) {
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
	HAL_SAI_StateTypeDef audio_out_state;
	HAL_SAI_StateTypeDef audio_in_state;

	audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8006398:	480e      	ldr	r0, [pc, #56]	@ (80063d4 <HAL_SAI_ErrorCallback+0x44>)
 800639a:	f008 ff27 	bl	800f1ec <HAL_SAI_GetState>
 800639e:	4603      	mov	r3, r0
 80063a0:	73fb      	strb	r3, [r7, #15]
	audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 80063a2:	480d      	ldr	r0, [pc, #52]	@ (80063d8 <HAL_SAI_ErrorCallback+0x48>)
 80063a4:	f008 ff22 	bl	800f1ec <HAL_SAI_GetState>
 80063a8:	4603      	mov	r3, r0
 80063aa:	73bb      	strb	r3, [r7, #14]

	/* Determines if it is an audio out or audio in error */
	if ((audio_out_state == HAL_SAI_STATE_BUSY)
 80063ac:	7bfb      	ldrb	r3, [r7, #15]
 80063ae:	2b02      	cmp	r3, #2
 80063b0:	d002      	beq.n	80063b8 <HAL_SAI_ErrorCallback+0x28>
			|| (audio_out_state == HAL_SAI_STATE_BUSY_TX)) {
 80063b2:	7bfb      	ldrb	r3, [r7, #15]
 80063b4:	2b12      	cmp	r3, #18
 80063b6:	d101      	bne.n	80063bc <HAL_SAI_ErrorCallback+0x2c>
		BSP_AUDIO_OUT_Error_CallBack();
 80063b8:	f000 f810 	bl	80063dc <BSP_AUDIO_OUT_Error_CallBack>
	}

	if ((audio_in_state == HAL_SAI_STATE_BUSY)
 80063bc:	7bbb      	ldrb	r3, [r7, #14]
 80063be:	2b02      	cmp	r3, #2
 80063c0:	d002      	beq.n	80063c8 <HAL_SAI_ErrorCallback+0x38>
			|| (audio_in_state == HAL_SAI_STATE_BUSY_RX)) {
 80063c2:	7bbb      	ldrb	r3, [r7, #14]
 80063c4:	2b22      	cmp	r3, #34	@ 0x22
 80063c6:	d101      	bne.n	80063cc <HAL_SAI_ErrorCallback+0x3c>
		BSP_AUDIO_IN_Error_CallBack();
 80063c8:	f000 f9be 	bl	8006748 <BSP_AUDIO_IN_Error_CallBack>
	}
}
 80063cc:	bf00      	nop
 80063ce:	3710      	adds	r7, #16
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	20000c08 	.word	0x20000c08
 80063d8:	20000c8c 	.word	0x20000c8c

080063dc <BSP_AUDIO_OUT_Error_CallBack>:

/**
 * @brief  Manages the DMA FIFO error event.
 * @retval None
 */
__weak void BSP_AUDIO_OUT_Error_CallBack(void) {
 80063dc:	b480      	push	{r7}
 80063de:	af00      	add	r7, sp, #0
}
 80063e0:	bf00      	nop
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
	...

080063ec <BSP_AUDIO_OUT_MspInit>:
 * @brief  Initializes BSP_AUDIO_OUT MSP.
 * @param  hsai: SAI handle
 * @param  Params
 * @retval None
 */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params) {
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b08c      	sub	sp, #48	@ 0x30
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
	static DMA_HandleTypeDef hdma_sai_tx;
	GPIO_InitTypeDef gpio_init_structure;

	/* Enable SAI clock */
	AUDIO_OUT_SAIx_CLK_ENABLE();
 80063f6:	4b63      	ldr	r3, [pc, #396]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 80063f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063fa:	4a62      	ldr	r2, [pc, #392]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 80063fc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006400:	6453      	str	r3, [r2, #68]	@ 0x44
 8006402:	4b60      	ldr	r3, [pc, #384]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006406:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800640a:	61bb      	str	r3, [r7, #24]
 800640c:	69bb      	ldr	r3, [r7, #24]

	/* Enable GPIO clock */
	AUDIO_OUT_SAIx_MCLK_ENABLE();
 800640e:	4b5d      	ldr	r3, [pc, #372]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006412:	4a5c      	ldr	r2, [pc, #368]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006418:	6313      	str	r3, [r2, #48]	@ 0x30
 800641a:	4b5a      	ldr	r3, [pc, #360]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 800641c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800641e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006422:	617b      	str	r3, [r7, #20]
 8006424:	697b      	ldr	r3, [r7, #20]
	AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 8006426:	4b57      	ldr	r3, [pc, #348]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800642a:	4a56      	ldr	r2, [pc, #344]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 800642c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006430:	6313      	str	r3, [r2, #48]	@ 0x30
 8006432:	4b54      	ldr	r3, [pc, #336]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800643a:	613b      	str	r3, [r7, #16]
 800643c:	693b      	ldr	r3, [r7, #16]
	AUDIO_OUT_SAIx_FS_ENABLE();
 800643e:	4b51      	ldr	r3, [pc, #324]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006442:	4a50      	ldr	r2, [pc, #320]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006448:	6313      	str	r3, [r2, #48]	@ 0x30
 800644a:	4b4e      	ldr	r3, [pc, #312]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 800644c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800644e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006452:	60fb      	str	r3, [r7, #12]
 8006454:	68fb      	ldr	r3, [r7, #12]
	/* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
	gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 8006456:	2380      	movs	r3, #128	@ 0x80
 8006458:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800645a:	2302      	movs	r3, #2
 800645c:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Pull = GPIO_NOPULL;
 800645e:	2300      	movs	r3, #0
 8006460:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8006462:	2303      	movs	r3, #3
 8006464:	62bb      	str	r3, [r7, #40]	@ 0x28
	gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8006466:	230a      	movs	r3, #10
 8006468:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 800646a:	f107 031c 	add.w	r3, r7, #28
 800646e:	4619      	mov	r1, r3
 8006470:	4845      	ldr	r0, [pc, #276]	@ (8006588 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8006472:	f005 fcf3 	bl	800be5c <HAL_GPIO_Init>

	gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 8006476:	2320      	movs	r3, #32
 8006478:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800647a:	2302      	movs	r3, #2
 800647c:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Pull = GPIO_NOPULL;
 800647e:	2300      	movs	r3, #0
 8006480:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8006482:	2303      	movs	r3, #3
 8006484:	62bb      	str	r3, [r7, #40]	@ 0x28
	gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 8006486:	230a      	movs	r3, #10
 8006488:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 800648a:	f107 031c 	add.w	r3, r7, #28
 800648e:	4619      	mov	r1, r3
 8006490:	483d      	ldr	r0, [pc, #244]	@ (8006588 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8006492:	f005 fce3 	bl	800be5c <HAL_GPIO_Init>

	gpio_init_structure.Pin = AUDIO_OUT_SAIx_SD_PIN;
 8006496:	2340      	movs	r3, #64	@ 0x40
 8006498:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800649a:	2302      	movs	r3, #2
 800649c:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Pull = GPIO_NOPULL;
 800649e:	2300      	movs	r3, #0
 80064a0:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80064a2:	2303      	movs	r3, #3
 80064a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80064a6:	230a      	movs	r3, #10
 80064a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 80064aa:	f107 031c 	add.w	r3, r7, #28
 80064ae:	4619      	mov	r1, r3
 80064b0:	4835      	ldr	r0, [pc, #212]	@ (8006588 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80064b2:	f005 fcd3 	bl	800be5c <HAL_GPIO_Init>

	gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 80064b6:	2310      	movs	r3, #16
 80064b8:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80064ba:	2302      	movs	r3, #2
 80064bc:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Pull = GPIO_NOPULL;
 80064be:	2300      	movs	r3, #0
 80064c0:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80064c2:	2303      	movs	r3, #3
 80064c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80064c6:	230a      	movs	r3, #10
 80064c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 80064ca:	f107 031c 	add.w	r3, r7, #28
 80064ce:	4619      	mov	r1, r3
 80064d0:	482d      	ldr	r0, [pc, #180]	@ (8006588 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80064d2:	f005 fcc3 	bl	800be5c <HAL_GPIO_Init>

	/* Enable the DMA clock */
	AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 80064d6:	4b2b      	ldr	r3, [pc, #172]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 80064d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064da:	4a2a      	ldr	r2, [pc, #168]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 80064dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80064e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80064e2:	4b28      	ldr	r3, [pc, #160]	@ (8006584 <BSP_AUDIO_OUT_MspInit+0x198>)
 80064e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064ea:	60bb      	str	r3, [r7, #8]
 80064ec:	68bb      	ldr	r3, [r7, #8]

	if (hsai->Instance == AUDIO_OUT_SAIx) {
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a26      	ldr	r2, [pc, #152]	@ (800658c <BSP_AUDIO_OUT_MspInit+0x1a0>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d138      	bne.n	800656a <BSP_AUDIO_OUT_MspInit+0x17e>
		/* Configure the hdma_saiTx handle parameters */
		hdma_sai_tx.Init.Channel = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 80064f8:	4b25      	ldr	r3, [pc, #148]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80064fa:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80064fe:	605a      	str	r2, [r3, #4]
		hdma_sai_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006500:	4b23      	ldr	r3, [pc, #140]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006502:	2240      	movs	r2, #64	@ 0x40
 8006504:	609a      	str	r2, [r3, #8]
		hdma_sai_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006506:	4b22      	ldr	r3, [pc, #136]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006508:	2200      	movs	r2, #0
 800650a:	60da      	str	r2, [r3, #12]
		hdma_sai_tx.Init.MemInc = DMA_MINC_ENABLE;
 800650c:	4b20      	ldr	r3, [pc, #128]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800650e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006512:	611a      	str	r2, [r3, #16]
		hdma_sai_tx.Init.PeriphDataAlignment =
 8006514:	4b1e      	ldr	r3, [pc, #120]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006516:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800651a:	615a      	str	r2, [r3, #20]
				AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
		hdma_sai_tx.Init.MemDataAlignment = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 800651c:	4b1c      	ldr	r3, [pc, #112]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800651e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006522:	619a      	str	r2, [r3, #24]
		hdma_sai_tx.Init.Mode = DMA_CIRCULAR;
 8006524:	4b1a      	ldr	r3, [pc, #104]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006526:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800652a:	61da      	str	r2, [r3, #28]
		hdma_sai_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800652c:	4b18      	ldr	r3, [pc, #96]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800652e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006532:	621a      	str	r2, [r3, #32]
		hdma_sai_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006534:	4b16      	ldr	r3, [pc, #88]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006536:	2204      	movs	r2, #4
 8006538:	625a      	str	r2, [r3, #36]	@ 0x24
		hdma_sai_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800653a:	4b15      	ldr	r3, [pc, #84]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800653c:	2203      	movs	r2, #3
 800653e:	629a      	str	r2, [r3, #40]	@ 0x28
		hdma_sai_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8006540:	4b13      	ldr	r3, [pc, #76]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006542:	2200      	movs	r2, #0
 8006544:	62da      	str	r2, [r3, #44]	@ 0x2c
		hdma_sai_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8006546:	4b12      	ldr	r3, [pc, #72]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006548:	2200      	movs	r2, #0
 800654a:	631a      	str	r2, [r3, #48]	@ 0x30

		hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 800654c:	4b10      	ldr	r3, [pc, #64]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800654e:	4a11      	ldr	r2, [pc, #68]	@ (8006594 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8006550:	601a      	str	r2, [r3, #0]

		/* Associate the DMA handle */
		__HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a0e      	ldr	r2, [pc, #56]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006556:	66da      	str	r2, [r3, #108]	@ 0x6c
 8006558:	4a0d      	ldr	r2, [pc, #52]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6393      	str	r3, [r2, #56]	@ 0x38

		/* Deinitialize the Stream for new transfer */
		HAL_DMA_DeInit(&hdma_sai_tx);
 800655e:	480c      	ldr	r0, [pc, #48]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006560:	f004 fe9a 	bl	800b298 <HAL_DMA_DeInit>

		/* Configure the DMA Stream */
		HAL_DMA_Init(&hdma_sai_tx);
 8006564:	480a      	ldr	r0, [pc, #40]	@ (8006590 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006566:	f004 fde9 	bl	800b13c <HAL_DMA_Init>
	}

	/* SAI DMA IRQ Channel configuration */
	HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 800656a:	2200      	movs	r2, #0
 800656c:	210e      	movs	r1, #14
 800656e:	203c      	movs	r0, #60	@ 0x3c
 8006570:	f004 fdba 	bl	800b0e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ);
 8006574:	203c      	movs	r0, #60	@ 0x3c
 8006576:	f004 fdd3 	bl	800b120 <HAL_NVIC_EnableIRQ>
}
 800657a:	bf00      	nop
 800657c:	3730      	adds	r7, #48	@ 0x30
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	bf00      	nop
 8006584:	40023800 	.word	0x40023800
 8006588:	40022000 	.word	0x40022000
 800658c:	40015c04 	.word	0x40015c04
 8006590:	20000d10 	.word	0x20000d10
 8006594:	40026470 	.word	0x40026470

08006598 <BSP_AUDIO_OUT_ClockConfig>:
 * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
 *         Being __weak it can be overwritten by the application
 * @retval None
 */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai,
		uint32_t AudioFreq, void *Params) {
 8006598:	b580      	push	{r7, lr}
 800659a:	b0a6      	sub	sp, #152	@ 0x98
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	607a      	str	r2, [r7, #4]
	RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

	HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 80065a4:	f107 0314 	add.w	r3, r7, #20
 80065a8:	4618      	mov	r0, r3
 80065aa:	f008 f96f 	bl	800e88c <HAL_RCCEx_GetPeriphCLKConfig>

	/* Set the PLL configuration according to the audio frequency */
	if ((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K)
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d009      	beq.n	80065cc <BSP_AUDIO_OUT_ClockConfig+0x34>
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	f245 6222 	movw	r2, #22050	@ 0x5622
 80065be:	4293      	cmp	r3, r2
 80065c0:	d004      	beq.n	80065cc <BSP_AUDIO_OUT_ClockConfig+0x34>
			|| (AudioFreq == AUDIO_FREQUENCY_44K)) {
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d112      	bne.n	80065f2 <BSP_AUDIO_OUT_ClockConfig+0x5a>
		/* Configure PLLI2S prescalers */
		/* PLLI2S_VCO: VCO_429M
		 I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
		 I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
		rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80065cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80065d0:	617b      	str	r3, [r7, #20]
		rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 80065d2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80065d6:	657b      	str	r3, [r7, #84]	@ 0x54
		rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 80065d8:	f240 13ad 	movw	r3, #429	@ 0x1ad
 80065dc:	61bb      	str	r3, [r7, #24]
		rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 80065de:	2302      	movs	r3, #2
 80065e0:	623b      	str	r3, [r7, #32]
		rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 80065e2:	2313      	movs	r3, #19
 80065e4:	63bb      	str	r3, [r7, #56]	@ 0x38

		HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 80065e6:	f107 0314 	add.w	r3, r7, #20
 80065ea:	4618      	mov	r0, r3
 80065ec:	f007 fd5e 	bl	800e0ac <HAL_RCCEx_PeriphCLKConfig>
 80065f0:	e012      	b.n	8006618 <BSP_AUDIO_OUT_ClockConfig+0x80>
	{
		/* I2S clock config
		 PLLI2S_VCO: VCO_344M
		 I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
		 I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
		rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80065f2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80065f6:	617b      	str	r3, [r7, #20]
		rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 80065f8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80065fc:	657b      	str	r3, [r7, #84]	@ 0x54
		rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 80065fe:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8006602:	61bb      	str	r3, [r7, #24]
		rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8006604:	2307      	movs	r3, #7
 8006606:	623b      	str	r3, [r7, #32]
		rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8006608:	2301      	movs	r3, #1
 800660a:	63bb      	str	r3, [r7, #56]	@ 0x38

		HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 800660c:	f107 0314 	add.w	r3, r7, #20
 8006610:	4618      	mov	r0, r3
 8006612:	f007 fd4b 	bl	800e0ac <HAL_RCCEx_PeriphCLKConfig>
	}
}
 8006616:	bf00      	nop
 8006618:	bf00      	nop
 800661a:	3798      	adds	r7, #152	@ 0x98
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <SAIx_Out_DeInit>:

/**
 * @brief  Deinitializes the output Audio Codec audio interface (SAI).
 * @retval None
 */
static void SAIx_Out_DeInit(void) {
 8006620:	b580      	push	{r7, lr}
 8006622:	af00      	add	r7, sp, #0
	/* Initialize the haudio_out_sai Instance parameter */
	haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8006624:	4b07      	ldr	r3, [pc, #28]	@ (8006644 <SAIx_Out_DeInit+0x24>)
 8006626:	4a08      	ldr	r2, [pc, #32]	@ (8006648 <SAIx_Out_DeInit+0x28>)
 8006628:	601a      	str	r2, [r3, #0]

	/* Disable SAI peripheral */
	__HAL_SAI_DISABLE(&haudio_out_sai);
 800662a:	4b06      	ldr	r3, [pc, #24]	@ (8006644 <SAIx_Out_DeInit+0x24>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	4b04      	ldr	r3, [pc, #16]	@ (8006644 <SAIx_Out_DeInit+0x24>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006638:	601a      	str	r2, [r3, #0]

	HAL_SAI_DeInit(&haudio_out_sai);
 800663a:	4802      	ldr	r0, [pc, #8]	@ (8006644 <SAIx_Out_DeInit+0x24>)
 800663c:	f008 fcf0 	bl	800f020 <HAL_SAI_DeInit>
}
 8006640:	bf00      	nop
 8006642:	bd80      	pop	{r7, pc}
 8006644:	20000c08 	.word	0x20000c08
 8006648:	40015c04 	.word	0x40015c04

0800664c <BSP_AUDIO_IN_OUT_Init>:
 * @param  BitRes: Audio frequency to be configured.
 * @param  ChnlNbr: Channel number.
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
uint8_t BSP_AUDIO_IN_OUT_Init(uint16_t InputDevice, uint16_t OutputDevice,
		uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr) {
 800664c:	b590      	push	{r4, r7, lr}
 800664e:	b089      	sub	sp, #36	@ 0x24
 8006650:	af00      	add	r7, sp, #0
 8006652:	60ba      	str	r2, [r7, #8]
 8006654:	607b      	str	r3, [r7, #4]
 8006656:	4603      	mov	r3, r0
 8006658:	81fb      	strh	r3, [r7, #14]
 800665a:	460b      	mov	r3, r1
 800665c:	81bb      	strh	r3, [r7, #12]
	uint8_t ret = AUDIO_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	77fb      	strb	r3, [r7, #31]
	uint32_t deviceid = 0x00;
 8006662:	2300      	movs	r3, #0
 8006664:	617b      	str	r3, [r7, #20]
	uint32_t slot_active;

	if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1)
 8006666:	89fb      	ldrh	r3, [r7, #14]
 8006668:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800666c:	d006      	beq.n	800667c <BSP_AUDIO_IN_OUT_Init+0x30>
			&& (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2)) /* Only MICROPHONE_2 input supported */
 800666e:	89fb      	ldrh	r3, [r7, #14]
 8006670:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006674:	d002      	beq.n	800667c <BSP_AUDIO_IN_OUT_Init+0x30>
			{
		ret = AUDIO_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	77fb      	strb	r3, [r7, #31]
 800667a:	e054      	b.n	8006726 <BSP_AUDIO_IN_OUT_Init+0xda>
	} else {
		/* Disable SAI */
		SAIx_In_DeInit();
 800667c:	f000 f9d4 	bl	8006a28 <SAIx_In_DeInit>
		SAIx_Out_DeInit();
 8006680:	f7ff ffce 	bl	8006620 <SAIx_Out_DeInit>

		/* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
		BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 8006684:	2200      	movs	r2, #0
 8006686:	68b9      	ldr	r1, [r7, #8]
 8006688:	4829      	ldr	r0, [pc, #164]	@ (8006730 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 800668a:	f7ff ff85 	bl	8006598 <BSP_AUDIO_OUT_ClockConfig>

		/* SAI data transfer preparation:
		 Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
		haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800668e:	4b28      	ldr	r3, [pc, #160]	@ (8006730 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 8006690:	4a28      	ldr	r2, [pc, #160]	@ (8006734 <BSP_AUDIO_IN_OUT_Init+0xe8>)
 8006692:	601a      	str	r2, [r3, #0]
		if (HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET) {
 8006694:	4826      	ldr	r0, [pc, #152]	@ (8006730 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 8006696:	f008 fda9 	bl	800f1ec <HAL_SAI_GetState>
 800669a:	4603      	mov	r3, r0
 800669c:	2b00      	cmp	r3, #0
 800669e:	d103      	bne.n	80066a8 <BSP_AUDIO_IN_OUT_Init+0x5c>
			/* Init the SAI MSP: this __weak function can be redefined by the application*/
			BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 80066a0:	2100      	movs	r1, #0
 80066a2:	4823      	ldr	r0, [pc, #140]	@ (8006730 <BSP_AUDIO_IN_OUT_Init+0xe4>)
 80066a4:	f000 f858 	bl	8006758 <BSP_AUDIO_IN_MspInit>
		}

		/* SAI data transfer preparation:
		 Prepare the Media to be used for the audio transfer from memory to SAI peripheral */
		haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 80066a8:	4b23      	ldr	r3, [pc, #140]	@ (8006738 <BSP_AUDIO_IN_OUT_Init+0xec>)
 80066aa:	4a24      	ldr	r2, [pc, #144]	@ (800673c <BSP_AUDIO_IN_OUT_Init+0xf0>)
 80066ac:	601a      	str	r2, [r3, #0]
		if (HAL_SAI_GetState(&haudio_out_sai) == HAL_SAI_STATE_RESET) {
 80066ae:	4822      	ldr	r0, [pc, #136]	@ (8006738 <BSP_AUDIO_IN_OUT_Init+0xec>)
 80066b0:	f008 fd9c 	bl	800f1ec <HAL_SAI_GetState>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d103      	bne.n	80066c2 <BSP_AUDIO_IN_OUT_Init+0x76>
			/* Init the SAI MSP: this __weak function can be redefined by the application*/
			BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
 80066ba:	2100      	movs	r1, #0
 80066bc:	481e      	ldr	r0, [pc, #120]	@ (8006738 <BSP_AUDIO_IN_OUT_Init+0xec>)
 80066be:	f7ff fe95 	bl	80063ec <BSP_AUDIO_OUT_MspInit>

		/* Configure SAI in master mode :
		 *   - SAI2_block_A in master TX mode
		 *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
		 */
		if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2) {
 80066c2:	89fb      	ldrh	r3, [r7, #14]
 80066c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066c8:	d102      	bne.n	80066d0 <BSP_AUDIO_IN_OUT_Init+0x84>
			slot_active = CODEC_AUDIOFRAME_SLOT_13;
 80066ca:	230a      	movs	r3, #10
 80066cc:	61bb      	str	r3, [r7, #24]
 80066ce:	e001      	b.n	80066d4 <BSP_AUDIO_IN_OUT_Init+0x88>
		} else {
			slot_active = CODEC_AUDIOFRAME_SLOT_02;
 80066d0:	2305      	movs	r3, #5
 80066d2:	61bb      	str	r3, [r7, #24]
		}
		SAIx_In_Init(SAI_MODEMASTER_TX, slot_active, AudioFreq);
 80066d4:	68ba      	ldr	r2, [r7, #8]
 80066d6:	69b9      	ldr	r1, [r7, #24]
 80066d8:	2000      	movs	r0, #0
 80066da:	f000 f8ef 	bl	80068bc <SAIx_In_Init>

		/* wm8994 codec initialization */
		deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 80066de:	4b18      	ldr	r3, [pc, #96]	@ (8006740 <BSP_AUDIO_IN_OUT_Init+0xf4>)
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	2034      	movs	r0, #52	@ 0x34
 80066e4:	4798      	blx	r3
 80066e6:	6178      	str	r0, [r7, #20]

		if ((deviceid) == WM8994_ID) {
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	f648 1294 	movw	r2, #35220	@ 0x8994
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d109      	bne.n	8006706 <BSP_AUDIO_IN_OUT_Init+0xba>
			/* Reset the Codec Registers */
			wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 80066f2:	4b13      	ldr	r3, [pc, #76]	@ (8006740 <BSP_AUDIO_IN_OUT_Init+0xf4>)
 80066f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066f6:	2034      	movs	r0, #52	@ 0x34
 80066f8:	4798      	blx	r3
			/* Initialize the audio driver structure */
			audio_drv = &wm8994_drv;
 80066fa:	4b12      	ldr	r3, [pc, #72]	@ (8006744 <BSP_AUDIO_IN_OUT_Init+0xf8>)
 80066fc:	4a10      	ldr	r2, [pc, #64]	@ (8006740 <BSP_AUDIO_IN_OUT_Init+0xf4>)
 80066fe:	601a      	str	r2, [r3, #0]
			ret = AUDIO_OK;
 8006700:	2300      	movs	r3, #0
 8006702:	77fb      	strb	r3, [r7, #31]
 8006704:	e001      	b.n	800670a <BSP_AUDIO_IN_OUT_Init+0xbe>
		} else {
			ret = AUDIO_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	77fb      	strb	r3, [r7, #31]
		}

		if (ret == AUDIO_OK) {
 800670a:	7ffb      	ldrb	r3, [r7, #31]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d10a      	bne.n	8006726 <BSP_AUDIO_IN_OUT_Init+0xda>
			/* Initialize the codec internal registers */
			audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice | OutputDevice, 100,
 8006710:	4b0c      	ldr	r3, [pc, #48]	@ (8006744 <BSP_AUDIO_IN_OUT_Init+0xf8>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681c      	ldr	r4, [r3, #0]
 8006716:	89fa      	ldrh	r2, [r7, #14]
 8006718:	89bb      	ldrh	r3, [r7, #12]
 800671a:	4313      	orrs	r3, r2
 800671c:	b299      	uxth	r1, r3
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	2264      	movs	r2, #100	@ 0x64
 8006722:	2034      	movs	r0, #52	@ 0x34
 8006724:	47a0      	blx	r4
					AudioFreq);
		}
	}
	return ret;
 8006726:	7ffb      	ldrb	r3, [r7, #31]
}
 8006728:	4618      	mov	r0, r3
 800672a:	3724      	adds	r7, #36	@ 0x24
 800672c:	46bd      	mov	sp, r7
 800672e:	bd90      	pop	{r4, r7, pc}
 8006730:	20000c8c 	.word	0x20000c8c
 8006734:	40015c24 	.word	0x40015c24
 8006738:	20000c08 	.word	0x20000c08
 800673c:	40015c04 	.word	0x40015c04
 8006740:	20000058 	.word	0x20000058
 8006744:	20000c04 	.word	0x20000c04

08006748 <BSP_AUDIO_IN_Error_CallBack>:

/**
 * @brief  Audio IN Error callback function.
 * @retval None
 */
__weak void BSP_AUDIO_IN_Error_CallBack(void) {
 8006748:	b480      	push	{r7}
 800674a:	af00      	add	r7, sp, #0
	/* This function is called when an Interrupt due to transfer error on or peripheral
	 error occurs. */
}
 800674c:	bf00      	nop
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
	...

08006758 <BSP_AUDIO_IN_MspInit>:
 * @brief  Initializes BSP_AUDIO_IN MSP.
 * @param  hsai: SAI handle
 * @param  Params
 * @retval None
 */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params) {
 8006758:	b580      	push	{r7, lr}
 800675a:	b08c      	sub	sp, #48	@ 0x30
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
	static DMA_HandleTypeDef hdma_sai_rx;
	GPIO_InitTypeDef gpio_init_structure;

	/* Enable SAI clock */
	AUDIO_IN_SAIx_CLK_ENABLE();
 8006762:	4b50      	ldr	r3, [pc, #320]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006766:	4a4f      	ldr	r2, [pc, #316]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006768:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800676c:	6453      	str	r3, [r2, #68]	@ 0x44
 800676e:	4b4d      	ldr	r3, [pc, #308]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006772:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006776:	61bb      	str	r3, [r7, #24]
 8006778:	69bb      	ldr	r3, [r7, #24]

	/* Enable SD GPIO clock */
	AUDIO_IN_SAIx_SD_ENABLE();
 800677a:	4b4a      	ldr	r3, [pc, #296]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 800677c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800677e:	4a49      	ldr	r2, [pc, #292]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006780:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006784:	6313      	str	r3, [r2, #48]	@ 0x30
 8006786:	4b47      	ldr	r3, [pc, #284]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800678a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800678e:	617b      	str	r3, [r7, #20]
 8006790:	697b      	ldr	r3, [r7, #20]
	/* CODEC_SAI pin configuration: SD pin */
	gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 8006792:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006796:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8006798:	2302      	movs	r3, #2
 800679a:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Pull = GPIO_NOPULL;
 800679c:	2300      	movs	r3, #0
 800679e:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80067a0:	2302      	movs	r3, #2
 80067a2:	62bb      	str	r3, [r7, #40]	@ 0x28
	gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 80067a4:	230a      	movs	r3, #10
 80067a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 80067a8:	f107 031c 	add.w	r3, r7, #28
 80067ac:	4619      	mov	r1, r3
 80067ae:	483e      	ldr	r0, [pc, #248]	@ (80068a8 <BSP_AUDIO_IN_MspInit+0x150>)
 80067b0:	f005 fb54 	bl	800be5c <HAL_GPIO_Init>

	/* Enable Audio INT GPIO clock */
	AUDIO_IN_INT_GPIO_ENABLE();
 80067b4:	4b3b      	ldr	r3, [pc, #236]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80067b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067b8:	4a3a      	ldr	r2, [pc, #232]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80067ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067be:	6313      	str	r3, [r2, #48]	@ 0x30
 80067c0:	4b38      	ldr	r3, [pc, #224]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80067c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067c8:	613b      	str	r3, [r7, #16]
 80067ca:	693b      	ldr	r3, [r7, #16]
	/* Audio INT pin configuration: input */
	gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 80067cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067d0:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80067d2:	2300      	movs	r3, #0
 80067d4:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Pull = GPIO_NOPULL;
 80067d6:	2300      	movs	r3, #0
 80067d8:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80067da:	2302      	movs	r3, #2
 80067dc:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 80067de:	f107 031c 	add.w	r3, r7, #28
 80067e2:	4619      	mov	r1, r3
 80067e4:	4831      	ldr	r0, [pc, #196]	@ (80068ac <BSP_AUDIO_IN_MspInit+0x154>)
 80067e6:	f005 fb39 	bl	800be5c <HAL_GPIO_Init>

	/* Enable the DMA clock */
	AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 80067ea:	4b2e      	ldr	r3, [pc, #184]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80067ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067ee:	4a2d      	ldr	r2, [pc, #180]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80067f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80067f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80067f6:	4b2b      	ldr	r3, [pc, #172]	@ (80068a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80067f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067fe:	60fb      	str	r3, [r7, #12]
 8006800:	68fb      	ldr	r3, [r7, #12]

	if (hsai->Instance == AUDIO_IN_SAIx) {
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a2a      	ldr	r2, [pc, #168]	@ (80068b0 <BSP_AUDIO_IN_MspInit+0x158>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d137      	bne.n	800687c <BSP_AUDIO_IN_MspInit+0x124>
		/* Configure the hdma_sai_rx handle parameters */
		hdma_sai_rx.Init.Channel = AUDIO_IN_SAIx_DMAx_CHANNEL;
 800680c:	4b29      	ldr	r3, [pc, #164]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 800680e:	2200      	movs	r2, #0
 8006810:	605a      	str	r2, [r3, #4]
		hdma_sai_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006812:	4b28      	ldr	r3, [pc, #160]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006814:	2200      	movs	r2, #0
 8006816:	609a      	str	r2, [r3, #8]
		hdma_sai_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006818:	4b26      	ldr	r3, [pc, #152]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 800681a:	2200      	movs	r2, #0
 800681c:	60da      	str	r2, [r3, #12]
		hdma_sai_rx.Init.MemInc = DMA_MINC_ENABLE;
 800681e:	4b25      	ldr	r3, [pc, #148]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006820:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006824:	611a      	str	r2, [r3, #16]
		hdma_sai_rx.Init.PeriphDataAlignment =
 8006826:	4b23      	ldr	r3, [pc, #140]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006828:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800682c:	615a      	str	r2, [r3, #20]
				AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
		hdma_sai_rx.Init.MemDataAlignment = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 800682e:	4b21      	ldr	r3, [pc, #132]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006830:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006834:	619a      	str	r2, [r3, #24]
		hdma_sai_rx.Init.Mode = DMA_CIRCULAR;
 8006836:	4b1f      	ldr	r3, [pc, #124]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006838:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800683c:	61da      	str	r2, [r3, #28]
		hdma_sai_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800683e:	4b1d      	ldr	r3, [pc, #116]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006840:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006844:	621a      	str	r2, [r3, #32]
		hdma_sai_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006846:	4b1b      	ldr	r3, [pc, #108]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006848:	2200      	movs	r2, #0
 800684a:	625a      	str	r2, [r3, #36]	@ 0x24
		hdma_sai_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800684c:	4b19      	ldr	r3, [pc, #100]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 800684e:	2203      	movs	r2, #3
 8006850:	629a      	str	r2, [r3, #40]	@ 0x28
		hdma_sai_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8006852:	4b18      	ldr	r3, [pc, #96]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006854:	2200      	movs	r2, #0
 8006856:	62da      	str	r2, [r3, #44]	@ 0x2c
		hdma_sai_rx.Init.PeriphBurst = DMA_MBURST_SINGLE;
 8006858:	4b16      	ldr	r3, [pc, #88]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 800685a:	2200      	movs	r2, #0
 800685c:	631a      	str	r2, [r3, #48]	@ 0x30

		hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 800685e:	4b15      	ldr	r3, [pc, #84]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006860:	4a15      	ldr	r2, [pc, #84]	@ (80068b8 <BSP_AUDIO_IN_MspInit+0x160>)
 8006862:	601a      	str	r2, [r3, #0]

		/* Associate the DMA handle */
		__HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	4a13      	ldr	r2, [pc, #76]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006868:	671a      	str	r2, [r3, #112]	@ 0x70
 800686a:	4a12      	ldr	r2, [pc, #72]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6393      	str	r3, [r2, #56]	@ 0x38

		/* Deinitialize the Stream for new transfer */
		HAL_DMA_DeInit(&hdma_sai_rx);
 8006870:	4810      	ldr	r0, [pc, #64]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006872:	f004 fd11 	bl	800b298 <HAL_DMA_DeInit>

		/* Configure the DMA Stream */
		HAL_DMA_Init(&hdma_sai_rx);
 8006876:	480f      	ldr	r0, [pc, #60]	@ (80068b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006878:	f004 fc60 	bl	800b13c <HAL_DMA_Init>
	}

	/* SAI DMA IRQ Channel configuration */
	HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800687c:	2200      	movs	r2, #0
 800687e:	210f      	movs	r1, #15
 8006880:	2046      	movs	r0, #70	@ 0x46
 8006882:	f004 fc31 	bl	800b0e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8006886:	2046      	movs	r0, #70	@ 0x46
 8006888:	f004 fc4a 	bl	800b120 <HAL_NVIC_EnableIRQ>

	/* Audio INT IRQ Channel configuration */
	HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800688c:	2200      	movs	r2, #0
 800688e:	210f      	movs	r1, #15
 8006890:	2028      	movs	r0, #40	@ 0x28
 8006892:	f004 fc29 	bl	800b0e8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 8006896:	2028      	movs	r0, #40	@ 0x28
 8006898:	f004 fc42 	bl	800b120 <HAL_NVIC_EnableIRQ>
}
 800689c:	bf00      	nop
 800689e:	3730      	adds	r7, #48	@ 0x30
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}
 80068a4:	40023800 	.word	0x40023800
 80068a8:	40021800 	.word	0x40021800
 80068ac:	40021c00 	.word	0x40021c00
 80068b0:	40015c24 	.word	0x40015c24
 80068b4:	20000d70 	.word	0x20000d70
 80068b8:	400264b8 	.word	0x400264b8

080068bc <SAIx_In_Init>:
 * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
 * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
 * @retval None
 */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive,
		uint32_t AudioFreq) {
 80068bc:	b580      	push	{r7, lr}
 80068be:	b084      	sub	sp, #16
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]
	/* Initialize SAI2 block A in MASTER RX */
	/* Initialize the haudio_out_sai Instance parameter */
	haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 80068c8:	4b53      	ldr	r3, [pc, #332]	@ (8006a18 <SAIx_In_Init+0x15c>)
 80068ca:	4a54      	ldr	r2, [pc, #336]	@ (8006a1c <SAIx_In_Init+0x160>)
 80068cc:	601a      	str	r2, [r3, #0]

	/* Disable SAI peripheral to allow access to SAI internal registers */
	__HAL_SAI_DISABLE(&haudio_out_sai);
 80068ce:	4b52      	ldr	r3, [pc, #328]	@ (8006a18 <SAIx_In_Init+0x15c>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	4b50      	ldr	r3, [pc, #320]	@ (8006a18 <SAIx_In_Init+0x15c>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80068dc:	601a      	str	r2, [r3, #0]

	/* Configure SAI_Block_x
	 LSBFirst: Disabled
	 DataSize: 16 */
	haudio_out_sai.Init.AudioFrequency = AudioFreq;
 80068de:	4a4e      	ldr	r2, [pc, #312]	@ (8006a18 <SAIx_In_Init+0x15c>)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	61d3      	str	r3, [r2, #28]
	haudio_out_sai.Init.AudioMode = SaiOutMode;
 80068e4:	4a4c      	ldr	r2, [pc, #304]	@ (8006a18 <SAIx_In_Init+0x15c>)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	6053      	str	r3, [r2, #4]
	haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 80068ea:	4b4b      	ldr	r3, [pc, #300]	@ (8006a18 <SAIx_In_Init+0x15c>)
 80068ec:	2200      	movs	r2, #0
 80068ee:	615a      	str	r2, [r3, #20]
	haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 80068f0:	4b49      	ldr	r3, [pc, #292]	@ (8006a18 <SAIx_In_Init+0x15c>)
 80068f2:	2200      	movs	r2, #0
 80068f4:	631a      	str	r2, [r3, #48]	@ 0x30
	haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 80068f6:	4b48      	ldr	r3, [pc, #288]	@ (8006a18 <SAIx_In_Init+0x15c>)
 80068f8:	2280      	movs	r2, #128	@ 0x80
 80068fa:	635a      	str	r2, [r3, #52]	@ 0x34
	haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80068fc:	4b46      	ldr	r3, [pc, #280]	@ (8006a18 <SAIx_In_Init+0x15c>)
 80068fe:	2200      	movs	r2, #0
 8006900:	639a      	str	r2, [r3, #56]	@ 0x38
	haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8006902:	4b45      	ldr	r3, [pc, #276]	@ (8006a18 <SAIx_In_Init+0x15c>)
 8006904:	2201      	movs	r2, #1
 8006906:	63da      	str	r2, [r3, #60]	@ 0x3c
	haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8006908:	4b43      	ldr	r3, [pc, #268]	@ (8006a18 <SAIx_In_Init+0x15c>)
 800690a:	2200      	movs	r2, #0
 800690c:	609a      	str	r2, [r3, #8]
	haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 800690e:	4b42      	ldr	r3, [pc, #264]	@ (8006a18 <SAIx_In_Init+0x15c>)
 8006910:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006914:	611a      	str	r2, [r3, #16]
	haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8006916:	4b40      	ldr	r3, [pc, #256]	@ (8006a18 <SAIx_In_Init+0x15c>)
 8006918:	2201      	movs	r2, #1
 800691a:	619a      	str	r2, [r3, #24]
	 Frame Length: 64
	 Frame active Length: 32
	 FS Definition: Start frame + Channel Side identification
	 FS Polarity: FS active Low
	 FS Offset: FS asserted one bit before the first bit of slot 0 */
	haudio_out_sai.FrameInit.FrameLength = 64;
 800691c:	4b3e      	ldr	r3, [pc, #248]	@ (8006a18 <SAIx_In_Init+0x15c>)
 800691e:	2240      	movs	r2, #64	@ 0x40
 8006920:	641a      	str	r2, [r3, #64]	@ 0x40
	haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8006922:	4b3d      	ldr	r3, [pc, #244]	@ (8006a18 <SAIx_In_Init+0x15c>)
 8006924:	2220      	movs	r2, #32
 8006926:	645a      	str	r2, [r3, #68]	@ 0x44
	haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8006928:	4b3b      	ldr	r3, [pc, #236]	@ (8006a18 <SAIx_In_Init+0x15c>)
 800692a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800692e:	649a      	str	r2, [r3, #72]	@ 0x48
	haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8006930:	4b39      	ldr	r3, [pc, #228]	@ (8006a18 <SAIx_In_Init+0x15c>)
 8006932:	2200      	movs	r2, #0
 8006934:	64da      	str	r2, [r3, #76]	@ 0x4c
	haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8006936:	4b38      	ldr	r3, [pc, #224]	@ (8006a18 <SAIx_In_Init+0x15c>)
 8006938:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800693c:	651a      	str	r2, [r3, #80]	@ 0x50
	/* Configure SAI Block_x Slot
	 Slot First Bit Offset: 0
	 Slot Size  : 16
	 Slot Number: 4
	 Slot Active: All slot actives */
	haudio_out_sai.SlotInit.FirstBitOffset = 0;
 800693e:	4b36      	ldr	r3, [pc, #216]	@ (8006a18 <SAIx_In_Init+0x15c>)
 8006940:	2200      	movs	r2, #0
 8006942:	655a      	str	r2, [r3, #84]	@ 0x54
	haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8006944:	4b34      	ldr	r3, [pc, #208]	@ (8006a18 <SAIx_In_Init+0x15c>)
 8006946:	2200      	movs	r2, #0
 8006948:	659a      	str	r2, [r3, #88]	@ 0x58
	haudio_out_sai.SlotInit.SlotNumber = 4;
 800694a:	4b33      	ldr	r3, [pc, #204]	@ (8006a18 <SAIx_In_Init+0x15c>)
 800694c:	2204      	movs	r2, #4
 800694e:	65da      	str	r2, [r3, #92]	@ 0x5c
	haudio_out_sai.SlotInit.SlotActive = SlotActive;
 8006950:	4a31      	ldr	r2, [pc, #196]	@ (8006a18 <SAIx_In_Init+0x15c>)
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	6613      	str	r3, [r2, #96]	@ 0x60

	HAL_SAI_Init(&haudio_out_sai);
 8006956:	4830      	ldr	r0, [pc, #192]	@ (8006a18 <SAIx_In_Init+0x15c>)
 8006958:	f008 f9e4 	bl	800ed24 <HAL_SAI_Init>

	/* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
	/* Initialize the haudio_in_sai Instance parameter */
	haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800695c:	4b30      	ldr	r3, [pc, #192]	@ (8006a20 <SAIx_In_Init+0x164>)
 800695e:	4a31      	ldr	r2, [pc, #196]	@ (8006a24 <SAIx_In_Init+0x168>)
 8006960:	601a      	str	r2, [r3, #0]

	/* Disable SAI peripheral to allow access to SAI internal registers */
	__HAL_SAI_DISABLE(&haudio_in_sai);
 8006962:	4b2f      	ldr	r3, [pc, #188]	@ (8006a20 <SAIx_In_Init+0x164>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	4b2d      	ldr	r3, [pc, #180]	@ (8006a20 <SAIx_In_Init+0x164>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006970:	601a      	str	r2, [r3, #0]

	/* Configure SAI_Block_x
	 LSBFirst: Disabled
	 DataSize: 16 */
	haudio_in_sai.Init.AudioFrequency = AudioFreq;
 8006972:	4a2b      	ldr	r2, [pc, #172]	@ (8006a20 <SAIx_In_Init+0x164>)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	61d3      	str	r3, [r2, #28]
	haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 8006978:	4b29      	ldr	r3, [pc, #164]	@ (8006a20 <SAIx_In_Init+0x164>)
 800697a:	2203      	movs	r2, #3
 800697c:	605a      	str	r2, [r3, #4]
	haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800697e:	4b28      	ldr	r3, [pc, #160]	@ (8006a20 <SAIx_In_Init+0x164>)
 8006980:	2200      	movs	r2, #0
 8006982:	615a      	str	r2, [r3, #20]
	haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8006984:	4b26      	ldr	r3, [pc, #152]	@ (8006a20 <SAIx_In_Init+0x164>)
 8006986:	2200      	movs	r2, #0
 8006988:	631a      	str	r2, [r3, #48]	@ 0x30
	haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 800698a:	4b25      	ldr	r3, [pc, #148]	@ (8006a20 <SAIx_In_Init+0x164>)
 800698c:	2280      	movs	r2, #128	@ 0x80
 800698e:	635a      	str	r2, [r3, #52]	@ 0x34
	haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8006990:	4b23      	ldr	r3, [pc, #140]	@ (8006a20 <SAIx_In_Init+0x164>)
 8006992:	2200      	movs	r2, #0
 8006994:	639a      	str	r2, [r3, #56]	@ 0x38
	haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8006996:	4b22      	ldr	r3, [pc, #136]	@ (8006a20 <SAIx_In_Init+0x164>)
 8006998:	2201      	movs	r2, #1
 800699a:	63da      	str	r2, [r3, #60]	@ 0x3c
	haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 800699c:	4b20      	ldr	r3, [pc, #128]	@ (8006a20 <SAIx_In_Init+0x164>)
 800699e:	2201      	movs	r2, #1
 80069a0:	609a      	str	r2, [r3, #8]
	haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 80069a2:	4b1f      	ldr	r3, [pc, #124]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069a4:	2200      	movs	r2, #0
 80069a6:	611a      	str	r2, [r3, #16]
	haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80069a8:	4b1d      	ldr	r3, [pc, #116]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069aa:	2201      	movs	r2, #1
 80069ac:	619a      	str	r2, [r3, #24]
	 Frame Length: 64
	 Frame active Length: 32
	 FS Definition: Start frame + Channel Side identification
	 FS Polarity: FS active Low
	 FS Offset: FS asserted one bit before the first bit of slot 0 */
	haudio_in_sai.FrameInit.FrameLength = 64;
 80069ae:	4b1c      	ldr	r3, [pc, #112]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069b0:	2240      	movs	r2, #64	@ 0x40
 80069b2:	641a      	str	r2, [r3, #64]	@ 0x40
	haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 80069b4:	4b1a      	ldr	r3, [pc, #104]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069b6:	2220      	movs	r2, #32
 80069b8:	645a      	str	r2, [r3, #68]	@ 0x44
	haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80069ba:	4b19      	ldr	r3, [pc, #100]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069bc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80069c0:	649a      	str	r2, [r3, #72]	@ 0x48
	haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80069c2:	4b17      	ldr	r3, [pc, #92]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069c4:	2200      	movs	r2, #0
 80069c6:	64da      	str	r2, [r3, #76]	@ 0x4c
	haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80069c8:	4b15      	ldr	r3, [pc, #84]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069ca:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80069ce:	651a      	str	r2, [r3, #80]	@ 0x50
	/* Configure SAI Block_x Slot
	 Slot First Bit Offset: 0
	 Slot Size  : 16
	 Slot Number: 4
	 Slot Active: All slot active */
	haudio_in_sai.SlotInit.FirstBitOffset = 0;
 80069d0:	4b13      	ldr	r3, [pc, #76]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069d2:	2200      	movs	r2, #0
 80069d4:	655a      	str	r2, [r3, #84]	@ 0x54
	haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80069d6:	4b12      	ldr	r3, [pc, #72]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069d8:	2200      	movs	r2, #0
 80069da:	659a      	str	r2, [r3, #88]	@ 0x58
	haudio_in_sai.SlotInit.SlotNumber = 4;
 80069dc:	4b10      	ldr	r3, [pc, #64]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069de:	2204      	movs	r2, #4
 80069e0:	65da      	str	r2, [r3, #92]	@ 0x5c
	haudio_in_sai.SlotInit.SlotActive = SlotActive;
 80069e2:	4a0f      	ldr	r2, [pc, #60]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	6613      	str	r3, [r2, #96]	@ 0x60

	HAL_SAI_Init(&haudio_in_sai);
 80069e8:	480d      	ldr	r0, [pc, #52]	@ (8006a20 <SAIx_In_Init+0x164>)
 80069ea:	f008 f99b 	bl	800ed24 <HAL_SAI_Init>

	/* Enable SAI peripheral to generate MCLK */
	__HAL_SAI_ENABLE(&haudio_out_sai);
 80069ee:	4b0a      	ldr	r3, [pc, #40]	@ (8006a18 <SAIx_In_Init+0x15c>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	4b08      	ldr	r3, [pc, #32]	@ (8006a18 <SAIx_In_Init+0x15c>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80069fc:	601a      	str	r2, [r3, #0]

	/* Enable SAI peripheral */
	__HAL_SAI_ENABLE(&haudio_in_sai);
 80069fe:	4b08      	ldr	r3, [pc, #32]	@ (8006a20 <SAIx_In_Init+0x164>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	4b06      	ldr	r3, [pc, #24]	@ (8006a20 <SAIx_In_Init+0x164>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006a0c:	601a      	str	r2, [r3, #0]
}
 8006a0e:	bf00      	nop
 8006a10:	3710      	adds	r7, #16
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	20000c08 	.word	0x20000c08
 8006a1c:	40015c04 	.word	0x40015c04
 8006a20:	20000c8c 	.word	0x20000c8c
 8006a24:	40015c24 	.word	0x40015c24

08006a28 <SAIx_In_DeInit>:

/**
 * @brief  Deinitializes the output Audio Codec audio interface (SAI).
 * @retval None
 */
static void SAIx_In_DeInit(void) {
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	af00      	add	r7, sp, #0
	/* Initialize the haudio_in_sai Instance parameter */
	haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8006a2c:	4b07      	ldr	r3, [pc, #28]	@ (8006a4c <SAIx_In_DeInit+0x24>)
 8006a2e:	4a08      	ldr	r2, [pc, #32]	@ (8006a50 <SAIx_In_DeInit+0x28>)
 8006a30:	601a      	str	r2, [r3, #0]

	/* Disable SAI peripheral */
	__HAL_SAI_DISABLE(&haudio_in_sai);
 8006a32:	4b06      	ldr	r3, [pc, #24]	@ (8006a4c <SAIx_In_DeInit+0x24>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	4b04      	ldr	r3, [pc, #16]	@ (8006a4c <SAIx_In_DeInit+0x24>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006a40:	601a      	str	r2, [r3, #0]

	HAL_SAI_DeInit(&haudio_in_sai);
 8006a42:	4802      	ldr	r0, [pc, #8]	@ (8006a4c <SAIx_In_DeInit+0x24>)
 8006a44:	f008 faec 	bl	800f020 <HAL_SAI_DeInit>
}
 8006a48:	bf00      	nop
 8006a4a:	bd80      	pop	{r7, pc}
 8006a4c:	20000c8c 	.word	0x20000c8c
 8006a50:	40015c24 	.word	0x40015c24

08006a54 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8006a54:	b580      	push	{r7, lr}
 8006a56:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8006a58:	4b31      	ldr	r3, [pc, #196]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006a5a:	2228      	movs	r2, #40	@ 0x28
 8006a5c:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8006a5e:	4b30      	ldr	r3, [pc, #192]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006a60:	2209      	movs	r2, #9
 8006a62:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8006a64:	4b2e      	ldr	r3, [pc, #184]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006a66:	2235      	movs	r2, #53	@ 0x35
 8006a68:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8006a6a:	4b2d      	ldr	r3, [pc, #180]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006a6c:	220b      	movs	r2, #11
 8006a6e:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8006a70:	4b2b      	ldr	r3, [pc, #172]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006a72:	f240 121b 	movw	r2, #283	@ 0x11b
 8006a76:	629a      	str	r2, [r3, #40]	@ 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8006a78:	4b29      	ldr	r3, [pc, #164]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006a7a:	f240 2215 	movw	r2, #533	@ 0x215
 8006a7e:	625a      	str	r2, [r3, #36]	@ 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8006a80:	4b27      	ldr	r3, [pc, #156]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006a82:	f240 121d 	movw	r2, #285	@ 0x11d
 8006a86:	631a      	str	r2, [r3, #48]	@ 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8006a88:	4b25      	ldr	r3, [pc, #148]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006a8a:	f240 2235 	movw	r2, #565	@ 0x235
 8006a8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8006a90:	2100      	movs	r1, #0
 8006a92:	4823      	ldr	r0, [pc, #140]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006a94:	f000 fd5e 	bl	8007554 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8006a98:	4b21      	ldr	r3, [pc, #132]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006a9a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8006a9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8006aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006aa2:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8006aa6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8006aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8006ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8006ab8:	4b19      	ldr	r3, [pc, #100]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006aba:	2200      	movs	r2, #0
 8006abc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8006ac0:	4b17      	ldr	r3, [pc, #92]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8006ac6:	4b16      	ldr	r3, [pc, #88]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006ac8:	2200      	movs	r2, #0
 8006aca:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8006acc:	4b14      	ldr	r3, [pc, #80]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006ace:	2200      	movs	r2, #0
 8006ad0:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8006ad2:	4b13      	ldr	r3, [pc, #76]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8006ad8:	4b11      	ldr	r3, [pc, #68]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006ada:	4a12      	ldr	r2, [pc, #72]	@ (8006b24 <BSP_LCD_Init+0xd0>)
 8006adc:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8006ade:	4810      	ldr	r0, [pc, #64]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006ae0:	f006 fc20 	bl	800d324 <HAL_LTDC_GetState>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d103      	bne.n	8006af2 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8006aea:	2100      	movs	r1, #0
 8006aec:	480c      	ldr	r0, [pc, #48]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006aee:	f000 fc57 	bl	80073a0 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8006af2:	480b      	ldr	r0, [pc, #44]	@ (8006b20 <BSP_LCD_Init+0xcc>)
 8006af4:	f006 fa46 	bl	800cf84 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8006af8:	2201      	movs	r2, #1
 8006afa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006afe:	480a      	ldr	r0, [pc, #40]	@ (8006b28 <BSP_LCD_Init+0xd4>)
 8006b00:	f005 fc7c 	bl	800c3fc <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8006b04:	2201      	movs	r2, #1
 8006b06:	2108      	movs	r1, #8
 8006b08:	4808      	ldr	r0, [pc, #32]	@ (8006b2c <BSP_LCD_Init+0xd8>)
 8006b0a:	f005 fc77 	bl	800c3fc <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8006b0e:	f000 fe85 	bl	800781c <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8006b12:	4807      	ldr	r0, [pc, #28]	@ (8006b30 <BSP_LCD_Init+0xdc>)
 8006b14:	f000 f8d8 	bl	8006cc8 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8006b18:	2300      	movs	r3, #0
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	20000dd0 	.word	0x20000dd0
 8006b24:	40016800 	.word	0x40016800
 8006b28:	40022000 	.word	0x40022000
 8006b2c:	40022800 	.word	0x40022800
 8006b30:	20000040 	.word	0x20000040

08006b34 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8006b34:	b480      	push	{r7}
 8006b36:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8006b38:	4b06      	ldr	r3, [pc, #24]	@ (8006b54 <BSP_LCD_GetXSize+0x20>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a06      	ldr	r2, [pc, #24]	@ (8006b58 <BSP_LCD_GetXSize+0x24>)
 8006b3e:	2134      	movs	r1, #52	@ 0x34
 8006b40:	fb01 f303 	mul.w	r3, r1, r3
 8006b44:	4413      	add	r3, r2
 8006b46:	3360      	adds	r3, #96	@ 0x60
 8006b48:	681b      	ldr	r3, [r3, #0]
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr
 8006b54:	20000eb8 	.word	0x20000eb8
 8006b58:	20000dd0 	.word	0x20000dd0

08006b5c <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8006b60:	4b06      	ldr	r3, [pc, #24]	@ (8006b7c <BSP_LCD_GetYSize+0x20>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a06      	ldr	r2, [pc, #24]	@ (8006b80 <BSP_LCD_GetYSize+0x24>)
 8006b66:	2134      	movs	r1, #52	@ 0x34
 8006b68:	fb01 f303 	mul.w	r3, r1, r3
 8006b6c:	4413      	add	r3, r2
 8006b6e:	3364      	adds	r3, #100	@ 0x64
 8006b70:	681b      	ldr	r3, [r3, #0]
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr
 8006b7c:	20000eb8 	.word	0x20000eb8
 8006b80:	20000dd0 	.word	0x20000dd0

08006b84 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b090      	sub	sp, #64	@ 0x40
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	6039      	str	r1, [r7, #0]
 8006b8e:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8006b90:	2300      	movs	r3, #0
 8006b92:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8006b94:	f7ff ffce 	bl	8006b34 <BSP_LCD_GetXSize>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8006ba0:	f7ff ffdc 	bl	8006b5c <BSP_LCD_GetYSize>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	633b      	str	r3, [r7, #48]	@ 0x30
  layer_cfg.Alpha = 255;
 8006bb0:	23ff      	movs	r3, #255	@ 0xff
 8006bb2:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	627b      	str	r3, [r7, #36]	@ 0x24
  layer_cfg.Backcolor.Blue = 0;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  layer_cfg.Backcolor.Green = 0;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  layer_cfg.Backcolor.Red = 0;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8006bca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8006bce:	62bb      	str	r3, [r7, #40]	@ 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8006bd0:	2307      	movs	r3, #7
 8006bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8006bd4:	f7ff ffae 	bl	8006b34 <BSP_LCD_GetXSize>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	637b      	str	r3, [r7, #52]	@ 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8006bdc:	f7ff ffbe 	bl	8006b5c <BSP_LCD_GetYSize>
 8006be0:	4603      	mov	r3, r0
 8006be2:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8006be4:	88fa      	ldrh	r2, [r7, #6]
 8006be6:	f107 030c 	add.w	r3, r7, #12
 8006bea:	4619      	mov	r1, r3
 8006bec:	4812      	ldr	r0, [pc, #72]	@ (8006c38 <BSP_LCD_LayerDefaultInit+0xb4>)
 8006bee:	f006 fb5b 	bl	800d2a8 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8006bf2:	88fa      	ldrh	r2, [r7, #6]
 8006bf4:	4911      	ldr	r1, [pc, #68]	@ (8006c3c <BSP_LCD_LayerDefaultInit+0xb8>)
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	005b      	lsls	r3, r3, #1
 8006bfa:	4413      	add	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	440b      	add	r3, r1
 8006c00:	3304      	adds	r3, #4
 8006c02:	f04f 32ff 	mov.w	r2, #4294967295
 8006c06:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8006c08:	88fa      	ldrh	r2, [r7, #6]
 8006c0a:	490c      	ldr	r1, [pc, #48]	@ (8006c3c <BSP_LCD_LayerDefaultInit+0xb8>)
 8006c0c:	4613      	mov	r3, r2
 8006c0e:	005b      	lsls	r3, r3, #1
 8006c10:	4413      	add	r3, r2
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	440b      	add	r3, r1
 8006c16:	3308      	adds	r3, #8
 8006c18:	4a09      	ldr	r2, [pc, #36]	@ (8006c40 <BSP_LCD_LayerDefaultInit+0xbc>)
 8006c1a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8006c1c:	88fa      	ldrh	r2, [r7, #6]
 8006c1e:	4907      	ldr	r1, [pc, #28]	@ (8006c3c <BSP_LCD_LayerDefaultInit+0xb8>)
 8006c20:	4613      	mov	r3, r2
 8006c22:	005b      	lsls	r3, r3, #1
 8006c24:	4413      	add	r3, r2
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	440b      	add	r3, r1
 8006c2a:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8006c2e:	601a      	str	r2, [r3, #0]
}
 8006c30:	bf00      	nop
 8006c32:	3740      	adds	r7, #64	@ 0x40
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	20000dd0 	.word	0x20000dd0
 8006c3c:	20000ebc 	.word	0x20000ebc
 8006c40:	20000040 	.word	0x20000040

08006c44 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8006c4c:	4a04      	ldr	r2, [pc, #16]	@ (8006c60 <BSP_LCD_SelectLayer+0x1c>)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6013      	str	r3, [r2, #0]
} 
 8006c52:	bf00      	nop
 8006c54:	370c      	adds	r7, #12
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	20000eb8 	.word	0x20000eb8

08006c64 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8006c6c:	4b07      	ldr	r3, [pc, #28]	@ (8006c8c <BSP_LCD_SetTextColor+0x28>)
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	4907      	ldr	r1, [pc, #28]	@ (8006c90 <BSP_LCD_SetTextColor+0x2c>)
 8006c72:	4613      	mov	r3, r2
 8006c74:	005b      	lsls	r3, r3, #1
 8006c76:	4413      	add	r3, r2
 8006c78:	009b      	lsls	r3, r3, #2
 8006c7a:	440b      	add	r3, r1
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	601a      	str	r2, [r3, #0]
}
 8006c80:	bf00      	nop
 8006c82:	370c      	adds	r7, #12
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr
 8006c8c:	20000eb8 	.word	0x20000eb8
 8006c90:	20000ebc 	.word	0x20000ebc

08006c94 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8006c9c:	4b08      	ldr	r3, [pc, #32]	@ (8006cc0 <BSP_LCD_SetBackColor+0x2c>)
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	4908      	ldr	r1, [pc, #32]	@ (8006cc4 <BSP_LCD_SetBackColor+0x30>)
 8006ca2:	4613      	mov	r3, r2
 8006ca4:	005b      	lsls	r3, r3, #1
 8006ca6:	4413      	add	r3, r2
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	440b      	add	r3, r1
 8006cac:	3304      	adds	r3, #4
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	601a      	str	r2, [r3, #0]
}
 8006cb2:	bf00      	nop
 8006cb4:	370c      	adds	r7, #12
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop
 8006cc0:	20000eb8 	.word	0x20000eb8
 8006cc4:	20000ebc 	.word	0x20000ebc

08006cc8 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8006cd0:	4b08      	ldr	r3, [pc, #32]	@ (8006cf4 <BSP_LCD_SetFont+0x2c>)
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	4908      	ldr	r1, [pc, #32]	@ (8006cf8 <BSP_LCD_SetFont+0x30>)
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	005b      	lsls	r3, r3, #1
 8006cda:	4413      	add	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	440b      	add	r3, r1
 8006ce0:	3308      	adds	r3, #8
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	601a      	str	r2, [r3, #0]
}
 8006ce6:	bf00      	nop
 8006ce8:	370c      	adds	r7, #12
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr
 8006cf2:	bf00      	nop
 8006cf4:	20000eb8 	.word	0x20000eb8
 8006cf8:	20000ebc 	.word	0x20000ebc

08006cfc <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8006d00:	4b07      	ldr	r3, [pc, #28]	@ (8006d20 <BSP_LCD_GetFont+0x24>)
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	4907      	ldr	r1, [pc, #28]	@ (8006d24 <BSP_LCD_GetFont+0x28>)
 8006d06:	4613      	mov	r3, r2
 8006d08:	005b      	lsls	r3, r3, #1
 8006d0a:	4413      	add	r3, r2
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	440b      	add	r3, r1
 8006d10:	3308      	adds	r3, #8
 8006d12:	681b      	ldr	r3, [r3, #0]
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	20000eb8 	.word	0x20000eb8
 8006d24:	20000ebc 	.word	0x20000ebc

08006d28 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8006d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d2a:	b085      	sub	sp, #20
 8006d2c:	af02      	add	r7, sp, #8
 8006d2e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8006d30:	4b0f      	ldr	r3, [pc, #60]	@ (8006d70 <BSP_LCD_Clear+0x48>)
 8006d32:	681c      	ldr	r4, [r3, #0]
 8006d34:	4b0e      	ldr	r3, [pc, #56]	@ (8006d70 <BSP_LCD_Clear+0x48>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a0e      	ldr	r2, [pc, #56]	@ (8006d74 <BSP_LCD_Clear+0x4c>)
 8006d3a:	2134      	movs	r1, #52	@ 0x34
 8006d3c:	fb01 f303 	mul.w	r3, r1, r3
 8006d40:	4413      	add	r3, r2
 8006d42:	335c      	adds	r3, #92	@ 0x5c
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	461e      	mov	r6, r3
 8006d48:	f7ff fef4 	bl	8006b34 <BSP_LCD_GetXSize>
 8006d4c:	4605      	mov	r5, r0
 8006d4e:	f7ff ff05 	bl	8006b5c <BSP_LCD_GetYSize>
 8006d52:	4602      	mov	r2, r0
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	9301      	str	r3, [sp, #4]
 8006d58:	2300      	movs	r3, #0
 8006d5a:	9300      	str	r3, [sp, #0]
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	462a      	mov	r2, r5
 8006d60:	4631      	mov	r1, r6
 8006d62:	4620      	mov	r0, r4
 8006d64:	f000 fcca 	bl	80076fc <LL_FillBuffer>
}
 8006d68:	bf00      	nop
 8006d6a:	370c      	adds	r7, #12
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d70:	20000eb8 	.word	0x20000eb8
 8006d74:	20000dd0 	.word	0x20000dd0

08006d78 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8006d78:	b590      	push	{r4, r7, lr}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	4603      	mov	r3, r0
 8006d80:	80fb      	strh	r3, [r7, #6]
 8006d82:	460b      	mov	r3, r1
 8006d84:	80bb      	strh	r3, [r7, #4]
 8006d86:	4613      	mov	r3, r2
 8006d88:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8006d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8006df8 <BSP_LCD_DisplayChar+0x80>)
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	491b      	ldr	r1, [pc, #108]	@ (8006dfc <BSP_LCD_DisplayChar+0x84>)
 8006d90:	4613      	mov	r3, r2
 8006d92:	005b      	lsls	r3, r3, #1
 8006d94:	4413      	add	r3, r2
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	440b      	add	r3, r1
 8006d9a:	3308      	adds	r3, #8
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	6819      	ldr	r1, [r3, #0]
 8006da0:	78fb      	ldrb	r3, [r7, #3]
 8006da2:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8006da6:	4b14      	ldr	r3, [pc, #80]	@ (8006df8 <BSP_LCD_DisplayChar+0x80>)
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	4c14      	ldr	r4, [pc, #80]	@ (8006dfc <BSP_LCD_DisplayChar+0x84>)
 8006dac:	4613      	mov	r3, r2
 8006dae:	005b      	lsls	r3, r3, #1
 8006db0:	4413      	add	r3, r2
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	4423      	add	r3, r4
 8006db6:	3308      	adds	r3, #8
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8006dbc:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8006dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8006df8 <BSP_LCD_DisplayChar+0x80>)
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	4c0d      	ldr	r4, [pc, #52]	@ (8006dfc <BSP_LCD_DisplayChar+0x84>)
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	005b      	lsls	r3, r3, #1
 8006dca:	4413      	add	r3, r2
 8006dcc:	009b      	lsls	r3, r3, #2
 8006dce:	4423      	add	r3, r4
 8006dd0:	3308      	adds	r3, #8
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	889b      	ldrh	r3, [r3, #4]
 8006dd6:	3307      	adds	r3, #7
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	da00      	bge.n	8006dde <BSP_LCD_DisplayChar+0x66>
 8006ddc:	3307      	adds	r3, #7
 8006dde:	10db      	asrs	r3, r3, #3
 8006de0:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8006de4:	18ca      	adds	r2, r1, r3
 8006de6:	88b9      	ldrh	r1, [r7, #4]
 8006de8:	88fb      	ldrh	r3, [r7, #6]
 8006dea:	4618      	mov	r0, r3
 8006dec:	f000 fbce 	bl	800758c <DrawChar>
}
 8006df0:	bf00      	nop
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd90      	pop	{r4, r7, pc}
 8006df8:	20000eb8 	.word	0x20000eb8
 8006dfc:	20000ebc 	.word	0x20000ebc

08006e00 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8006e00:	b5b0      	push	{r4, r5, r7, lr}
 8006e02:	b088      	sub	sp, #32
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	60ba      	str	r2, [r7, #8]
 8006e08:	461a      	mov	r2, r3
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	81fb      	strh	r3, [r7, #14]
 8006e0e:	460b      	mov	r3, r1
 8006e10:	81bb      	strh	r3, [r7, #12]
 8006e12:	4613      	mov	r3, r2
 8006e14:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8006e16:	2301      	movs	r3, #1
 8006e18:	83fb      	strh	r3, [r7, #30]
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8006e1e:	2300      	movs	r3, #0
 8006e20:	61bb      	str	r3, [r7, #24]
 8006e22:	2300      	movs	r3, #0
 8006e24:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8006e2a:	e002      	b.n	8006e32 <BSP_LCD_DisplayStringAt+0x32>
 8006e2c:	69bb      	ldr	r3, [r7, #24]
 8006e2e:	3301      	adds	r3, #1
 8006e30:	61bb      	str	r3, [r7, #24]
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	1c5a      	adds	r2, r3, #1
 8006e36:	617a      	str	r2, [r7, #20]
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1f6      	bne.n	8006e2c <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8006e3e:	f7ff fe79 	bl	8006b34 <BSP_LCD_GetXSize>
 8006e42:	4601      	mov	r1, r0
 8006e44:	4b50      	ldr	r3, [pc, #320]	@ (8006f88 <BSP_LCD_DisplayStringAt+0x188>)
 8006e46:	681a      	ldr	r2, [r3, #0]
 8006e48:	4850      	ldr	r0, [pc, #320]	@ (8006f8c <BSP_LCD_DisplayStringAt+0x18c>)
 8006e4a:	4613      	mov	r3, r2
 8006e4c:	005b      	lsls	r3, r3, #1
 8006e4e:	4413      	add	r3, r2
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	4403      	add	r3, r0
 8006e54:	3308      	adds	r3, #8
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	889b      	ldrh	r3, [r3, #4]
 8006e5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e5e:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8006e60:	79fb      	ldrb	r3, [r7, #7]
 8006e62:	2b03      	cmp	r3, #3
 8006e64:	d01c      	beq.n	8006ea0 <BSP_LCD_DisplayStringAt+0xa0>
 8006e66:	2b03      	cmp	r3, #3
 8006e68:	dc33      	bgt.n	8006ed2 <BSP_LCD_DisplayStringAt+0xd2>
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d002      	beq.n	8006e74 <BSP_LCD_DisplayStringAt+0x74>
 8006e6e:	2b02      	cmp	r3, #2
 8006e70:	d019      	beq.n	8006ea6 <BSP_LCD_DisplayStringAt+0xa6>
 8006e72:	e02e      	b.n	8006ed2 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8006e74:	693a      	ldr	r2, [r7, #16]
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	1ad1      	subs	r1, r2, r3
 8006e7a:	4b43      	ldr	r3, [pc, #268]	@ (8006f88 <BSP_LCD_DisplayStringAt+0x188>)
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	4843      	ldr	r0, [pc, #268]	@ (8006f8c <BSP_LCD_DisplayStringAt+0x18c>)
 8006e80:	4613      	mov	r3, r2
 8006e82:	005b      	lsls	r3, r3, #1
 8006e84:	4413      	add	r3, r2
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	4403      	add	r3, r0
 8006e8a:	3308      	adds	r3, #8
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	889b      	ldrh	r3, [r3, #4]
 8006e90:	fb01 f303 	mul.w	r3, r1, r3
 8006e94:	085b      	lsrs	r3, r3, #1
 8006e96:	b29a      	uxth	r2, r3
 8006e98:	89fb      	ldrh	r3, [r7, #14]
 8006e9a:	4413      	add	r3, r2
 8006e9c:	83fb      	strh	r3, [r7, #30]
      break;
 8006e9e:	e01b      	b.n	8006ed8 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8006ea0:	89fb      	ldrh	r3, [r7, #14]
 8006ea2:	83fb      	strh	r3, [r7, #30]
      break;
 8006ea4:	e018      	b.n	8006ed8 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8006ea6:	693a      	ldr	r2, [r7, #16]
 8006ea8:	69bb      	ldr	r3, [r7, #24]
 8006eaa:	1ad3      	subs	r3, r2, r3
 8006eac:	b299      	uxth	r1, r3
 8006eae:	4b36      	ldr	r3, [pc, #216]	@ (8006f88 <BSP_LCD_DisplayStringAt+0x188>)
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	4836      	ldr	r0, [pc, #216]	@ (8006f8c <BSP_LCD_DisplayStringAt+0x18c>)
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	005b      	lsls	r3, r3, #1
 8006eb8:	4413      	add	r3, r2
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	4403      	add	r3, r0
 8006ebe:	3308      	adds	r3, #8
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	889b      	ldrh	r3, [r3, #4]
 8006ec4:	fb11 f303 	smulbb	r3, r1, r3
 8006ec8:	b29a      	uxth	r2, r3
 8006eca:	89fb      	ldrh	r3, [r7, #14]
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	83fb      	strh	r3, [r7, #30]
      break;
 8006ed0:	e002      	b.n	8006ed8 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 8006ed2:	89fb      	ldrh	r3, [r7, #14]
 8006ed4:	83fb      	strh	r3, [r7, #30]
      break;
 8006ed6:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8006ed8:	8bfb      	ldrh	r3, [r7, #30]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d003      	beq.n	8006ee6 <BSP_LCD_DisplayStringAt+0xe6>
 8006ede:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	da1d      	bge.n	8006f22 <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8006eea:	e01a      	b.n	8006f22 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	781a      	ldrb	r2, [r3, #0]
 8006ef0:	89b9      	ldrh	r1, [r7, #12]
 8006ef2:	8bfb      	ldrh	r3, [r7, #30]
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7ff ff3f 	bl	8006d78 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8006efa:	4b23      	ldr	r3, [pc, #140]	@ (8006f88 <BSP_LCD_DisplayStringAt+0x188>)
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	4923      	ldr	r1, [pc, #140]	@ (8006f8c <BSP_LCD_DisplayStringAt+0x18c>)
 8006f00:	4613      	mov	r3, r2
 8006f02:	005b      	lsls	r3, r3, #1
 8006f04:	4413      	add	r3, r2
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	440b      	add	r3, r1
 8006f0a:	3308      	adds	r3, #8
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	889a      	ldrh	r2, [r3, #4]
 8006f10:	8bfb      	ldrh	r3, [r7, #30]
 8006f12:	4413      	add	r3, r2
 8006f14:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	3301      	adds	r3, #1
 8006f1a:	60bb      	str	r3, [r7, #8]
    i++;
 8006f1c:	8bbb      	ldrh	r3, [r7, #28]
 8006f1e:	3301      	adds	r3, #1
 8006f20:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	bf14      	ite	ne
 8006f2a:	2301      	movne	r3, #1
 8006f2c:	2300      	moveq	r3, #0
 8006f2e:	b2dc      	uxtb	r4, r3
 8006f30:	f7ff fe00 	bl	8006b34 <BSP_LCD_GetXSize>
 8006f34:	8bb9      	ldrh	r1, [r7, #28]
 8006f36:	4b14      	ldr	r3, [pc, #80]	@ (8006f88 <BSP_LCD_DisplayStringAt+0x188>)
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	4d14      	ldr	r5, [pc, #80]	@ (8006f8c <BSP_LCD_DisplayStringAt+0x18c>)
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	005b      	lsls	r3, r3, #1
 8006f40:	4413      	add	r3, r2
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	442b      	add	r3, r5
 8006f46:	3308      	adds	r3, #8
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	889b      	ldrh	r3, [r3, #4]
 8006f4c:	fb01 f303 	mul.w	r3, r1, r3
 8006f50:	1ac3      	subs	r3, r0, r3
 8006f52:	b299      	uxth	r1, r3
 8006f54:	4b0c      	ldr	r3, [pc, #48]	@ (8006f88 <BSP_LCD_DisplayStringAt+0x188>)
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	480c      	ldr	r0, [pc, #48]	@ (8006f8c <BSP_LCD_DisplayStringAt+0x18c>)
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	005b      	lsls	r3, r3, #1
 8006f5e:	4413      	add	r3, r2
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	4403      	add	r3, r0
 8006f64:	3308      	adds	r3, #8
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	889b      	ldrh	r3, [r3, #4]
 8006f6a:	4299      	cmp	r1, r3
 8006f6c:	bf2c      	ite	cs
 8006f6e:	2301      	movcs	r3, #1
 8006f70:	2300      	movcc	r3, #0
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	4023      	ands	r3, r4
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d1b7      	bne.n	8006eec <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 8006f7c:	bf00      	nop
 8006f7e:	bf00      	nop
 8006f80:	3720      	adds	r7, #32
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bdb0      	pop	{r4, r5, r7, pc}
 8006f86:	bf00      	nop
 8006f88:	20000eb8 	.word	0x20000eb8
 8006f8c:	20000ebc 	.word	0x20000ebc

08006f90 <BSP_LCD_DisplayStringAtLine>:
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{  
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	4603      	mov	r3, r0
 8006f98:	6039      	str	r1, [r7, #0]
 8006f9a:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8006f9c:	f7ff feae 	bl	8006cfc <BSP_LCD_GetFont>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	88db      	ldrh	r3, [r3, #6]
 8006fa4:	88fa      	ldrh	r2, [r7, #6]
 8006fa6:	fb12 f303 	smulbb	r3, r2, r3
 8006faa:	b299      	uxth	r1, r3
 8006fac:	2303      	movs	r3, #3
 8006fae:	683a      	ldr	r2, [r7, #0]
 8006fb0:	2000      	movs	r0, #0
 8006fb2:	f7ff ff25 	bl	8006e00 <BSP_LCD_DisplayStringAt>
}
 8006fb6:	bf00      	nop
 8006fb8:	3708      	adds	r7, #8
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
	...

08006fc0 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8006fc0:	b5b0      	push	{r4, r5, r7, lr}
 8006fc2:	b086      	sub	sp, #24
 8006fc4:	af02      	add	r7, sp, #8
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	80fb      	strh	r3, [r7, #6]
 8006fca:	460b      	mov	r3, r1
 8006fcc:	80bb      	strh	r3, [r7, #4]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8006fd6:	4b26      	ldr	r3, [pc, #152]	@ (8007070 <BSP_LCD_DrawHLine+0xb0>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a26      	ldr	r2, [pc, #152]	@ (8007074 <BSP_LCD_DrawHLine+0xb4>)
 8006fdc:	2134      	movs	r1, #52	@ 0x34
 8006fde:	fb01 f303 	mul.w	r3, r1, r3
 8006fe2:	4413      	add	r3, r2
 8006fe4:	3348      	adds	r3, #72	@ 0x48
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2b02      	cmp	r3, #2
 8006fea:	d114      	bne.n	8007016 <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8006fec:	4b20      	ldr	r3, [pc, #128]	@ (8007070 <BSP_LCD_DrawHLine+0xb0>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a20      	ldr	r2, [pc, #128]	@ (8007074 <BSP_LCD_DrawHLine+0xb4>)
 8006ff2:	2134      	movs	r1, #52	@ 0x34
 8006ff4:	fb01 f303 	mul.w	r3, r1, r3
 8006ff8:	4413      	add	r3, r2
 8006ffa:	335c      	adds	r3, #92	@ 0x5c
 8006ffc:	681c      	ldr	r4, [r3, #0]
 8006ffe:	f7ff fd99 	bl	8006b34 <BSP_LCD_GetXSize>
 8007002:	4602      	mov	r2, r0
 8007004:	88bb      	ldrh	r3, [r7, #4]
 8007006:	fb03 f202 	mul.w	r2, r3, r2
 800700a:	88fb      	ldrh	r3, [r7, #6]
 800700c:	4413      	add	r3, r2
 800700e:	005b      	lsls	r3, r3, #1
 8007010:	4423      	add	r3, r4
 8007012:	60fb      	str	r3, [r7, #12]
 8007014:	e013      	b.n	800703e <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8007016:	4b16      	ldr	r3, [pc, #88]	@ (8007070 <BSP_LCD_DrawHLine+0xb0>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a16      	ldr	r2, [pc, #88]	@ (8007074 <BSP_LCD_DrawHLine+0xb4>)
 800701c:	2134      	movs	r1, #52	@ 0x34
 800701e:	fb01 f303 	mul.w	r3, r1, r3
 8007022:	4413      	add	r3, r2
 8007024:	335c      	adds	r3, #92	@ 0x5c
 8007026:	681c      	ldr	r4, [r3, #0]
 8007028:	f7ff fd84 	bl	8006b34 <BSP_LCD_GetXSize>
 800702c:	4602      	mov	r2, r0
 800702e:	88bb      	ldrh	r3, [r7, #4]
 8007030:	fb03 f202 	mul.w	r2, r3, r2
 8007034:	88fb      	ldrh	r3, [r7, #6]
 8007036:	4413      	add	r3, r2
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	4423      	add	r3, r4
 800703c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 800703e:	4b0c      	ldr	r3, [pc, #48]	@ (8007070 <BSP_LCD_DrawHLine+0xb0>)
 8007040:	6818      	ldr	r0, [r3, #0]
 8007042:	68f9      	ldr	r1, [r7, #12]
 8007044:	887c      	ldrh	r4, [r7, #2]
 8007046:	4b0a      	ldr	r3, [pc, #40]	@ (8007070 <BSP_LCD_DrawHLine+0xb0>)
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	4d0b      	ldr	r5, [pc, #44]	@ (8007078 <BSP_LCD_DrawHLine+0xb8>)
 800704c:	4613      	mov	r3, r2
 800704e:	005b      	lsls	r3, r3, #1
 8007050:	4413      	add	r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	442b      	add	r3, r5
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	9301      	str	r3, [sp, #4]
 800705a:	2300      	movs	r3, #0
 800705c:	9300      	str	r3, [sp, #0]
 800705e:	2301      	movs	r3, #1
 8007060:	4622      	mov	r2, r4
 8007062:	f000 fb4b 	bl	80076fc <LL_FillBuffer>
}
 8007066:	bf00      	nop
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bdb0      	pop	{r4, r5, r7, pc}
 800706e:	bf00      	nop
 8007070:	20000eb8 	.word	0x20000eb8
 8007074:	20000dd0 	.word	0x20000dd0
 8007078:	20000ebc 	.word	0x20000ebc

0800707c <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800707c:	b5b0      	push	{r4, r5, r7, lr}
 800707e:	b082      	sub	sp, #8
 8007080:	af00      	add	r7, sp, #0
 8007082:	4603      	mov	r3, r0
 8007084:	603a      	str	r2, [r7, #0]
 8007086:	80fb      	strh	r3, [r7, #6]
 8007088:	460b      	mov	r3, r1
 800708a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800708c:	4b1d      	ldr	r3, [pc, #116]	@ (8007104 <BSP_LCD_DrawPixel+0x88>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a1d      	ldr	r2, [pc, #116]	@ (8007108 <BSP_LCD_DrawPixel+0x8c>)
 8007092:	2134      	movs	r1, #52	@ 0x34
 8007094:	fb01 f303 	mul.w	r3, r1, r3
 8007098:	4413      	add	r3, r2
 800709a:	3348      	adds	r3, #72	@ 0x48
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	2b02      	cmp	r3, #2
 80070a0:	d116      	bne.n	80070d0 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 80070a2:	4b18      	ldr	r3, [pc, #96]	@ (8007104 <BSP_LCD_DrawPixel+0x88>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a18      	ldr	r2, [pc, #96]	@ (8007108 <BSP_LCD_DrawPixel+0x8c>)
 80070a8:	2134      	movs	r1, #52	@ 0x34
 80070aa:	fb01 f303 	mul.w	r3, r1, r3
 80070ae:	4413      	add	r3, r2
 80070b0:	335c      	adds	r3, #92	@ 0x5c
 80070b2:	681c      	ldr	r4, [r3, #0]
 80070b4:	88bd      	ldrh	r5, [r7, #4]
 80070b6:	f7ff fd3d 	bl	8006b34 <BSP_LCD_GetXSize>
 80070ba:	4603      	mov	r3, r0
 80070bc:	fb03 f205 	mul.w	r2, r3, r5
 80070c0:	88fb      	ldrh	r3, [r7, #6]
 80070c2:	4413      	add	r3, r2
 80070c4:	005b      	lsls	r3, r3, #1
 80070c6:	4423      	add	r3, r4
 80070c8:	683a      	ldr	r2, [r7, #0]
 80070ca:	b292      	uxth	r2, r2
 80070cc:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80070ce:	e015      	b.n	80070fc <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80070d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007104 <BSP_LCD_DrawPixel+0x88>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a0c      	ldr	r2, [pc, #48]	@ (8007108 <BSP_LCD_DrawPixel+0x8c>)
 80070d6:	2134      	movs	r1, #52	@ 0x34
 80070d8:	fb01 f303 	mul.w	r3, r1, r3
 80070dc:	4413      	add	r3, r2
 80070de:	335c      	adds	r3, #92	@ 0x5c
 80070e0:	681c      	ldr	r4, [r3, #0]
 80070e2:	88bd      	ldrh	r5, [r7, #4]
 80070e4:	f7ff fd26 	bl	8006b34 <BSP_LCD_GetXSize>
 80070e8:	4603      	mov	r3, r0
 80070ea:	fb03 f205 	mul.w	r2, r3, r5
 80070ee:	88fb      	ldrh	r3, [r7, #6]
 80070f0:	4413      	add	r3, r2
 80070f2:	009b      	lsls	r3, r3, #2
 80070f4:	4423      	add	r3, r4
 80070f6:	461a      	mov	r2, r3
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	6013      	str	r3, [r2, #0]
}
 80070fc:	bf00      	nop
 80070fe:	3708      	adds	r7, #8
 8007100:	46bd      	mov	sp, r7
 8007102:	bdb0      	pop	{r4, r5, r7, pc}
 8007104:	20000eb8 	.word	0x20000eb8
 8007108:	20000dd0 	.word	0x20000dd0

0800710c <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 800710c:	b590      	push	{r4, r7, lr}
 800710e:	b08b      	sub	sp, #44	@ 0x2c
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8007118:	2300      	movs	r3, #0
 800711a:	627b      	str	r3, [r7, #36]	@ 0x24
 800711c:	2300      	movs	r3, #0
 800711e:	61bb      	str	r3, [r7, #24]
 8007120:	2300      	movs	r3, #0
 8007122:	617b      	str	r3, [r7, #20]
 8007124:	2300      	movs	r3, #0
 8007126:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 8007128:	2300      	movs	r3, #0
 800712a:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	330a      	adds	r3, #10
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	461a      	mov	r2, r3
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	330b      	adds	r3, #11
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	021b      	lsls	r3, r3, #8
 800713c:	441a      	add	r2, r3
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	330c      	adds	r3, #12
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	041b      	lsls	r3, r3, #16
 8007146:	441a      	add	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	330d      	adds	r3, #13
 800714c:	781b      	ldrb	r3, [r3, #0]
 800714e:	061b      	lsls	r3, r3, #24
 8007150:	4413      	add	r3, r2
 8007152:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	3312      	adds	r3, #18
 8007158:	781b      	ldrb	r3, [r3, #0]
 800715a:	461a      	mov	r2, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	3313      	adds	r3, #19
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	021b      	lsls	r3, r3, #8
 8007164:	441a      	add	r2, r3
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	3314      	adds	r3, #20
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	041b      	lsls	r3, r3, #16
 800716e:	441a      	add	r2, r3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	3315      	adds	r3, #21
 8007174:	781b      	ldrb	r3, [r3, #0]
 8007176:	061b      	lsls	r3, r3, #24
 8007178:	4413      	add	r3, r2
 800717a:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	3316      	adds	r3, #22
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	461a      	mov	r2, r3
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	3317      	adds	r3, #23
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	021b      	lsls	r3, r3, #8
 800718c:	441a      	add	r2, r3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	3318      	adds	r3, #24
 8007192:	781b      	ldrb	r3, [r3, #0]
 8007194:	041b      	lsls	r3, r3, #16
 8007196:	441a      	add	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	3319      	adds	r3, #25
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	061b      	lsls	r3, r3, #24
 80071a0:	4413      	add	r3, r2
 80071a2:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	331c      	adds	r3, #28
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	461a      	mov	r2, r3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	331d      	adds	r3, #29
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	021b      	lsls	r3, r3, #8
 80071b4:	4413      	add	r3, r2
 80071b6:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 80071b8:	4b2b      	ldr	r3, [pc, #172]	@ (8007268 <BSP_LCD_DrawBitmap+0x15c>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a2b      	ldr	r2, [pc, #172]	@ (800726c <BSP_LCD_DrawBitmap+0x160>)
 80071be:	2134      	movs	r1, #52	@ 0x34
 80071c0:	fb01 f303 	mul.w	r3, r1, r3
 80071c4:	4413      	add	r3, r2
 80071c6:	335c      	adds	r3, #92	@ 0x5c
 80071c8:	681c      	ldr	r4, [r3, #0]
 80071ca:	f7ff fcb3 	bl	8006b34 <BSP_LCD_GetXSize>
 80071ce:	4602      	mov	r2, r0
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	fb03 f202 	mul.w	r2, r3, r2
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	4413      	add	r3, r2
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4423      	add	r3, r4
 80071de:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	3b20      	subs	r3, #32
 80071e4:	2b07      	cmp	r3, #7
 80071e6:	d802      	bhi.n	80071ee <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 80071e8:	2300      	movs	r3, #0
 80071ea:	61fb      	str	r3, [r7, #28]
 80071ec:	e008      	b.n	8007200 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	3b10      	subs	r3, #16
 80071f2:	2b07      	cmp	r3, #7
 80071f4:	d802      	bhi.n	80071fc <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 80071f6:	2302      	movs	r3, #2
 80071f8:	61fb      	str	r3, [r7, #28]
 80071fa:	e001      	b.n	8007200 <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 80071fc:	2301      	movs	r3, #1
 80071fe:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	3b01      	subs	r3, #1
 8007204:	69ba      	ldr	r2, [r7, #24]
 8007206:	fb02 f303 	mul.w	r3, r2, r3
 800720a:	693a      	ldr	r2, [r7, #16]
 800720c:	08d2      	lsrs	r2, r2, #3
 800720e:	fb03 f202 	mul.w	r2, r3, r2
 8007212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007214:	4413      	add	r3, r2
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	4413      	add	r3, r2
 800721a:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 800721c:	2300      	movs	r3, #0
 800721e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007220:	e018      	b.n	8007254 <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 8007222:	6a39      	ldr	r1, [r7, #32]
 8007224:	69fb      	ldr	r3, [r7, #28]
 8007226:	69ba      	ldr	r2, [r7, #24]
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 fab3 	bl	8007794 <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 800722e:	f7ff fc81 	bl	8006b34 <BSP_LCD_GetXSize>
 8007232:	4603      	mov	r3, r0
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	6a3a      	ldr	r2, [r7, #32]
 8007238:	4413      	add	r3, r2
 800723a:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	08db      	lsrs	r3, r3, #3
 8007240:	69ba      	ldr	r2, [r7, #24]
 8007242:	fb02 f303 	mul.w	r3, r2, r3
 8007246:	425b      	negs	r3, r3
 8007248:	687a      	ldr	r2, [r7, #4]
 800724a:	4413      	add	r3, r2
 800724c:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 800724e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007250:	3301      	adds	r3, #1
 8007252:	627b      	str	r3, [r7, #36]	@ 0x24
 8007254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	429a      	cmp	r2, r3
 800725a:	d3e2      	bcc.n	8007222 <BSP_LCD_DrawBitmap+0x116>
  } 
}
 800725c:	bf00      	nop
 800725e:	bf00      	nop
 8007260:	372c      	adds	r7, #44	@ 0x2c
 8007262:	46bd      	mov	sp, r7
 8007264:	bd90      	pop	{r4, r7, pc}
 8007266:	bf00      	nop
 8007268:	20000eb8 	.word	0x20000eb8
 800726c:	20000dd0 	.word	0x20000dd0

08007270 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8007270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007274:	b086      	sub	sp, #24
 8007276:	af02      	add	r7, sp, #8
 8007278:	4604      	mov	r4, r0
 800727a:	4608      	mov	r0, r1
 800727c:	4611      	mov	r1, r2
 800727e:	461a      	mov	r2, r3
 8007280:	4623      	mov	r3, r4
 8007282:	80fb      	strh	r3, [r7, #6]
 8007284:	4603      	mov	r3, r0
 8007286:	80bb      	strh	r3, [r7, #4]
 8007288:	460b      	mov	r3, r1
 800728a:	807b      	strh	r3, [r7, #2]
 800728c:	4613      	mov	r3, r2
 800728e:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8007290:	2300      	movs	r3, #0
 8007292:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8007294:	4b30      	ldr	r3, [pc, #192]	@ (8007358 <BSP_LCD_FillRect+0xe8>)
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	4930      	ldr	r1, [pc, #192]	@ (800735c <BSP_LCD_FillRect+0xec>)
 800729a:	4613      	mov	r3, r2
 800729c:	005b      	lsls	r3, r3, #1
 800729e:	4413      	add	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	440b      	add	r3, r1
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7ff fcdc 	bl	8006c64 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80072ac:	4b2a      	ldr	r3, [pc, #168]	@ (8007358 <BSP_LCD_FillRect+0xe8>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a2b      	ldr	r2, [pc, #172]	@ (8007360 <BSP_LCD_FillRect+0xf0>)
 80072b2:	2134      	movs	r1, #52	@ 0x34
 80072b4:	fb01 f303 	mul.w	r3, r1, r3
 80072b8:	4413      	add	r3, r2
 80072ba:	3348      	adds	r3, #72	@ 0x48
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2b02      	cmp	r3, #2
 80072c0:	d114      	bne.n	80072ec <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80072c2:	4b25      	ldr	r3, [pc, #148]	@ (8007358 <BSP_LCD_FillRect+0xe8>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a26      	ldr	r2, [pc, #152]	@ (8007360 <BSP_LCD_FillRect+0xf0>)
 80072c8:	2134      	movs	r1, #52	@ 0x34
 80072ca:	fb01 f303 	mul.w	r3, r1, r3
 80072ce:	4413      	add	r3, r2
 80072d0:	335c      	adds	r3, #92	@ 0x5c
 80072d2:	681c      	ldr	r4, [r3, #0]
 80072d4:	f7ff fc2e 	bl	8006b34 <BSP_LCD_GetXSize>
 80072d8:	4602      	mov	r2, r0
 80072da:	88bb      	ldrh	r3, [r7, #4]
 80072dc:	fb03 f202 	mul.w	r2, r3, r2
 80072e0:	88fb      	ldrh	r3, [r7, #6]
 80072e2:	4413      	add	r3, r2
 80072e4:	005b      	lsls	r3, r3, #1
 80072e6:	4423      	add	r3, r4
 80072e8:	60fb      	str	r3, [r7, #12]
 80072ea:	e013      	b.n	8007314 <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80072ec:	4b1a      	ldr	r3, [pc, #104]	@ (8007358 <BSP_LCD_FillRect+0xe8>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007360 <BSP_LCD_FillRect+0xf0>)
 80072f2:	2134      	movs	r1, #52	@ 0x34
 80072f4:	fb01 f303 	mul.w	r3, r1, r3
 80072f8:	4413      	add	r3, r2
 80072fa:	335c      	adds	r3, #92	@ 0x5c
 80072fc:	681c      	ldr	r4, [r3, #0]
 80072fe:	f7ff fc19 	bl	8006b34 <BSP_LCD_GetXSize>
 8007302:	4602      	mov	r2, r0
 8007304:	88bb      	ldrh	r3, [r7, #4]
 8007306:	fb03 f202 	mul.w	r2, r3, r2
 800730a:	88fb      	ldrh	r3, [r7, #6]
 800730c:	4413      	add	r3, r2
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	4423      	add	r3, r4
 8007312:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8007314:	4b10      	ldr	r3, [pc, #64]	@ (8007358 <BSP_LCD_FillRect+0xe8>)
 8007316:	681c      	ldr	r4, [r3, #0]
 8007318:	68fd      	ldr	r5, [r7, #12]
 800731a:	887e      	ldrh	r6, [r7, #2]
 800731c:	f8b7 8000 	ldrh.w	r8, [r7]
 8007320:	f7ff fc08 	bl	8006b34 <BSP_LCD_GetXSize>
 8007324:	4602      	mov	r2, r0
 8007326:	887b      	ldrh	r3, [r7, #2]
 8007328:	1ad1      	subs	r1, r2, r3
 800732a:	4b0b      	ldr	r3, [pc, #44]	@ (8007358 <BSP_LCD_FillRect+0xe8>)
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	480b      	ldr	r0, [pc, #44]	@ (800735c <BSP_LCD_FillRect+0xec>)
 8007330:	4613      	mov	r3, r2
 8007332:	005b      	lsls	r3, r3, #1
 8007334:	4413      	add	r3, r2
 8007336:	009b      	lsls	r3, r3, #2
 8007338:	4403      	add	r3, r0
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	9301      	str	r3, [sp, #4]
 800733e:	9100      	str	r1, [sp, #0]
 8007340:	4643      	mov	r3, r8
 8007342:	4632      	mov	r2, r6
 8007344:	4629      	mov	r1, r5
 8007346:	4620      	mov	r0, r4
 8007348:	f000 f9d8 	bl	80076fc <LL_FillBuffer>
}
 800734c:	bf00      	nop
 800734e:	3710      	adds	r7, #16
 8007350:	46bd      	mov	sp, r7
 8007352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007356:	bf00      	nop
 8007358:	20000eb8 	.word	0x20000eb8
 800735c:	20000ebc 	.word	0x20000ebc
 8007360:	20000dd0 	.word	0x20000dd0

08007364 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8007368:	4b0a      	ldr	r3, [pc, #40]	@ (8007394 <BSP_LCD_DisplayOn+0x30>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	699a      	ldr	r2, [r3, #24]
 800736e:	4b09      	ldr	r3, [pc, #36]	@ (8007394 <BSP_LCD_DisplayOn+0x30>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f042 0201 	orr.w	r2, r2, #1
 8007376:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8007378:	2201      	movs	r2, #1
 800737a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800737e:	4806      	ldr	r0, [pc, #24]	@ (8007398 <BSP_LCD_DisplayOn+0x34>)
 8007380:	f005 f83c 	bl	800c3fc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8007384:	2201      	movs	r2, #1
 8007386:	2108      	movs	r1, #8
 8007388:	4804      	ldr	r0, [pc, #16]	@ (800739c <BSP_LCD_DisplayOn+0x38>)
 800738a:	f005 f837 	bl	800c3fc <HAL_GPIO_WritePin>
}
 800738e:	bf00      	nop
 8007390:	bd80      	pop	{r7, pc}
 8007392:	bf00      	nop
 8007394:	20000dd0 	.word	0x20000dd0
 8007398:	40022000 	.word	0x40022000
 800739c:	40022800 	.word	0x40022800

080073a0 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b090      	sub	sp, #64	@ 0x40
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80073aa:	4b64      	ldr	r3, [pc, #400]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 80073ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073ae:	4a63      	ldr	r2, [pc, #396]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 80073b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80073b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80073b6:	4b61      	ldr	r3, [pc, #388]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 80073b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073ba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80073be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80073c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80073c2:	4b5e      	ldr	r3, [pc, #376]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 80073c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073c6:	4a5d      	ldr	r2, [pc, #372]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 80073c8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80073cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80073ce:	4b5b      	ldr	r3, [pc, #364]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 80073d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80073d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80073da:	4b58      	ldr	r3, [pc, #352]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 80073dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073de:	4a57      	ldr	r2, [pc, #348]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 80073e0:	f043 0310 	orr.w	r3, r3, #16
 80073e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80073e6:	4b55      	ldr	r3, [pc, #340]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 80073e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ea:	f003 0310 	and.w	r3, r3, #16
 80073ee:	623b      	str	r3, [r7, #32]
 80073f0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80073f2:	4b52      	ldr	r3, [pc, #328]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 80073f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073f6:	4a51      	ldr	r2, [pc, #324]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 80073f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80073fe:	4b4f      	ldr	r3, [pc, #316]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007406:	61fb      	str	r3, [r7, #28]
 8007408:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800740a:	4b4c      	ldr	r3, [pc, #304]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 800740c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800740e:	4a4b      	ldr	r2, [pc, #300]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007410:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007414:	6313      	str	r3, [r2, #48]	@ 0x30
 8007416:	4b49      	ldr	r3, [pc, #292]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800741a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800741e:	61bb      	str	r3, [r7, #24]
 8007420:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8007422:	4b46      	ldr	r3, [pc, #280]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007426:	4a45      	ldr	r2, [pc, #276]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007428:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800742c:	6313      	str	r3, [r2, #48]	@ 0x30
 800742e:	4b43      	ldr	r3, [pc, #268]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007432:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007436:	617b      	str	r3, [r7, #20]
 8007438:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800743a:	4b40      	ldr	r3, [pc, #256]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 800743c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800743e:	4a3f      	ldr	r2, [pc, #252]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007440:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007444:	6313      	str	r3, [r2, #48]	@ 0x30
 8007446:	4b3d      	ldr	r3, [pc, #244]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800744e:	613b      	str	r3, [r7, #16]
 8007450:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8007452:	4b3a      	ldr	r3, [pc, #232]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007456:	4a39      	ldr	r2, [pc, #228]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007458:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800745c:	6313      	str	r3, [r2, #48]	@ 0x30
 800745e:	4b37      	ldr	r3, [pc, #220]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007466:	60fb      	str	r3, [r7, #12]
 8007468:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800746a:	4b34      	ldr	r3, [pc, #208]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 800746c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800746e:	4a33      	ldr	r2, [pc, #204]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007470:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007474:	6313      	str	r3, [r2, #48]	@ 0x30
 8007476:	4b31      	ldr	r3, [pc, #196]	@ (800753c <BSP_LCD_MspInit+0x19c>)
 8007478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800747a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800747e:	60bb      	str	r3, [r7, #8]
 8007480:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8007482:	2310      	movs	r3, #16
 8007484:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8007486:	2302      	movs	r3, #2
 8007488:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800748a:	2300      	movs	r3, #0
 800748c:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800748e:	2302      	movs	r3, #2
 8007490:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8007492:	230e      	movs	r3, #14
 8007494:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8007496:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800749a:	4619      	mov	r1, r3
 800749c:	4828      	ldr	r0, [pc, #160]	@ (8007540 <BSP_LCD_MspInit+0x1a0>)
 800749e:	f004 fcdd 	bl	800be5c <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80074a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80074a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80074a8:	2302      	movs	r3, #2
 80074aa:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80074ac:	2309      	movs	r3, #9
 80074ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80074b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80074b4:	4619      	mov	r1, r3
 80074b6:	4823      	ldr	r0, [pc, #140]	@ (8007544 <BSP_LCD_MspInit+0x1a4>)
 80074b8:	f004 fcd0 	bl	800be5c <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80074bc:	f44f 4366 	mov.w	r3, #58880	@ 0xe600
 80074c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80074c2:	2302      	movs	r3, #2
 80074c4:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80074c6:	230e      	movs	r3, #14
 80074c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80074ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80074ce:	4619      	mov	r1, r3
 80074d0:	481d      	ldr	r0, [pc, #116]	@ (8007548 <BSP_LCD_MspInit+0x1a8>)
 80074d2:	f004 fcc3 	bl	800be5c <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 80074d6:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80074da:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80074dc:	2302      	movs	r3, #2
 80074de:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80074e0:	230e      	movs	r3, #14
 80074e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 80074e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80074e8:	4619      	mov	r1, r3
 80074ea:	4818      	ldr	r0, [pc, #96]	@ (800754c <BSP_LCD_MspInit+0x1ac>)
 80074ec:	f004 fcb6 	bl	800be5c <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 80074f0:	23f7      	movs	r3, #247	@ 0xf7
 80074f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80074f4:	2302      	movs	r3, #2
 80074f6:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80074f8:	230e      	movs	r3, #14
 80074fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 80074fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007500:	4619      	mov	r1, r3
 8007502:	4813      	ldr	r0, [pc, #76]	@ (8007550 <BSP_LCD_MspInit+0x1b0>)
 8007504:	f004 fcaa 	bl	800be5c <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8007508:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800750c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800750e:	2301      	movs	r3, #1
 8007510:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8007512:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007516:	4619      	mov	r1, r3
 8007518:	480b      	ldr	r0, [pc, #44]	@ (8007548 <BSP_LCD_MspInit+0x1a8>)
 800751a:	f004 fc9f 	bl	800be5c <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 800751e:	2308      	movs	r3, #8
 8007520:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8007522:	2301      	movs	r3, #1
 8007524:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8007526:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800752a:	4619      	mov	r1, r3
 800752c:	4808      	ldr	r0, [pc, #32]	@ (8007550 <BSP_LCD_MspInit+0x1b0>)
 800752e:	f004 fc95 	bl	800be5c <HAL_GPIO_Init>
}
 8007532:	bf00      	nop
 8007534:	3740      	adds	r7, #64	@ 0x40
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	40023800 	.word	0x40023800
 8007540:	40021000 	.word	0x40021000
 8007544:	40021800 	.word	0x40021800
 8007548:	40022000 	.word	0x40022000
 800754c:	40022400 	.word	0x40022400
 8007550:	40022800 	.word	0x40022800

08007554 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b082      	sub	sp, #8
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800755e:	4b0a      	ldr	r3, [pc, #40]	@ (8007588 <BSP_LCD_ClockConfig+0x34>)
 8007560:	2208      	movs	r2, #8
 8007562:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8007564:	4b08      	ldr	r3, [pc, #32]	@ (8007588 <BSP_LCD_ClockConfig+0x34>)
 8007566:	22c0      	movs	r2, #192	@ 0xc0
 8007568:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 800756a:	4b07      	ldr	r3, [pc, #28]	@ (8007588 <BSP_LCD_ClockConfig+0x34>)
 800756c:	2205      	movs	r2, #5
 800756e:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8007570:	4b05      	ldr	r3, [pc, #20]	@ (8007588 <BSP_LCD_ClockConfig+0x34>)
 8007572:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007576:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8007578:	4803      	ldr	r0, [pc, #12]	@ (8007588 <BSP_LCD_ClockConfig+0x34>)
 800757a:	f006 fd97 	bl	800e0ac <HAL_RCCEx_PeriphCLKConfig>
}
 800757e:	bf00      	nop
 8007580:	3708      	adds	r7, #8
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	20000ed4 	.word	0x20000ed4

0800758c <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b088      	sub	sp, #32
 8007590:	af00      	add	r7, sp, #0
 8007592:	4603      	mov	r3, r0
 8007594:	603a      	str	r2, [r7, #0]
 8007596:	80fb      	strh	r3, [r7, #6]
 8007598:	460b      	mov	r3, r1
 800759a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 800759c:	2300      	movs	r3, #0
 800759e:	61fb      	str	r3, [r7, #28]
 80075a0:	2300      	movs	r3, #0
 80075a2:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 80075a4:	4b53      	ldr	r3, [pc, #332]	@ (80076f4 <DrawChar+0x168>)
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	4953      	ldr	r1, [pc, #332]	@ (80076f8 <DrawChar+0x16c>)
 80075aa:	4613      	mov	r3, r2
 80075ac:	005b      	lsls	r3, r3, #1
 80075ae:	4413      	add	r3, r2
 80075b0:	009b      	lsls	r3, r3, #2
 80075b2:	440b      	add	r3, r1
 80075b4:	3308      	adds	r3, #8
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	88db      	ldrh	r3, [r3, #6]
 80075ba:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80075bc:	4b4d      	ldr	r3, [pc, #308]	@ (80076f4 <DrawChar+0x168>)
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	494d      	ldr	r1, [pc, #308]	@ (80076f8 <DrawChar+0x16c>)
 80075c2:	4613      	mov	r3, r2
 80075c4:	005b      	lsls	r3, r3, #1
 80075c6:	4413      	add	r3, r2
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	440b      	add	r3, r1
 80075cc:	3308      	adds	r3, #8
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	889b      	ldrh	r3, [r3, #4]
 80075d2:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 80075d4:	8a3b      	ldrh	r3, [r7, #16]
 80075d6:	3307      	adds	r3, #7
 80075d8:	2b00      	cmp	r3, #0
 80075da:	da00      	bge.n	80075de <DrawChar+0x52>
 80075dc:	3307      	adds	r3, #7
 80075de:	10db      	asrs	r3, r3, #3
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	00db      	lsls	r3, r3, #3
 80075e4:	b2da      	uxtb	r2, r3
 80075e6:	8a3b      	ldrh	r3, [r7, #16]
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	1ad3      	subs	r3, r2, r3
 80075ec:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 80075ee:	2300      	movs	r3, #0
 80075f0:	61fb      	str	r3, [r7, #28]
 80075f2:	e076      	b.n	80076e2 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80075f4:	8a3b      	ldrh	r3, [r7, #16]
 80075f6:	3307      	adds	r3, #7
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	da00      	bge.n	80075fe <DrawChar+0x72>
 80075fc:	3307      	adds	r3, #7
 80075fe:	10db      	asrs	r3, r3, #3
 8007600:	461a      	mov	r2, r3
 8007602:	69fb      	ldr	r3, [r7, #28]
 8007604:	fb02 f303 	mul.w	r3, r2, r3
 8007608:	683a      	ldr	r2, [r7, #0]
 800760a:	4413      	add	r3, r2
 800760c:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 800760e:	8a3b      	ldrh	r3, [r7, #16]
 8007610:	3307      	adds	r3, #7
 8007612:	2b00      	cmp	r3, #0
 8007614:	da00      	bge.n	8007618 <DrawChar+0x8c>
 8007616:	3307      	adds	r3, #7
 8007618:	10db      	asrs	r3, r3, #3
 800761a:	2b01      	cmp	r3, #1
 800761c:	d002      	beq.n	8007624 <DrawChar+0x98>
 800761e:	2b02      	cmp	r3, #2
 8007620:	d004      	beq.n	800762c <DrawChar+0xa0>
 8007622:	e00c      	b.n	800763e <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	617b      	str	r3, [r7, #20]
      break;
 800762a:	e016      	b.n	800765a <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	021b      	lsls	r3, r3, #8
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	3201      	adds	r2, #1
 8007636:	7812      	ldrb	r2, [r2, #0]
 8007638:	4313      	orrs	r3, r2
 800763a:	617b      	str	r3, [r7, #20]
      break;
 800763c:	e00d      	b.n	800765a <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	781b      	ldrb	r3, [r3, #0]
 8007642:	041a      	lsls	r2, r3, #16
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	3301      	adds	r3, #1
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	021b      	lsls	r3, r3, #8
 800764c:	4313      	orrs	r3, r2
 800764e:	68ba      	ldr	r2, [r7, #8]
 8007650:	3202      	adds	r2, #2
 8007652:	7812      	ldrb	r2, [r2, #0]
 8007654:	4313      	orrs	r3, r2
 8007656:	617b      	str	r3, [r7, #20]
      break;
 8007658:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 800765a:	2300      	movs	r3, #0
 800765c:	61bb      	str	r3, [r7, #24]
 800765e:	e036      	b.n	80076ce <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8007660:	8a3a      	ldrh	r2, [r7, #16]
 8007662:	69bb      	ldr	r3, [r7, #24]
 8007664:	1ad2      	subs	r2, r2, r3
 8007666:	7bfb      	ldrb	r3, [r7, #15]
 8007668:	4413      	add	r3, r2
 800766a:	3b01      	subs	r3, #1
 800766c:	2201      	movs	r2, #1
 800766e:	fa02 f303 	lsl.w	r3, r2, r3
 8007672:	461a      	mov	r2, r3
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	4013      	ands	r3, r2
 8007678:	2b00      	cmp	r3, #0
 800767a:	d012      	beq.n	80076a2 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800767c:	69bb      	ldr	r3, [r7, #24]
 800767e:	b29a      	uxth	r2, r3
 8007680:	88fb      	ldrh	r3, [r7, #6]
 8007682:	4413      	add	r3, r2
 8007684:	b298      	uxth	r0, r3
 8007686:	4b1b      	ldr	r3, [pc, #108]	@ (80076f4 <DrawChar+0x168>)
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	491b      	ldr	r1, [pc, #108]	@ (80076f8 <DrawChar+0x16c>)
 800768c:	4613      	mov	r3, r2
 800768e:	005b      	lsls	r3, r3, #1
 8007690:	4413      	add	r3, r2
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	440b      	add	r3, r1
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	88bb      	ldrh	r3, [r7, #4]
 800769a:	4619      	mov	r1, r3
 800769c:	f7ff fcee 	bl	800707c <BSP_LCD_DrawPixel>
 80076a0:	e012      	b.n	80076c8 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	b29a      	uxth	r2, r3
 80076a6:	88fb      	ldrh	r3, [r7, #6]
 80076a8:	4413      	add	r3, r2
 80076aa:	b298      	uxth	r0, r3
 80076ac:	4b11      	ldr	r3, [pc, #68]	@ (80076f4 <DrawChar+0x168>)
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	4911      	ldr	r1, [pc, #68]	@ (80076f8 <DrawChar+0x16c>)
 80076b2:	4613      	mov	r3, r2
 80076b4:	005b      	lsls	r3, r3, #1
 80076b6:	4413      	add	r3, r2
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	440b      	add	r3, r1
 80076bc:	3304      	adds	r3, #4
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	88bb      	ldrh	r3, [r7, #4]
 80076c2:	4619      	mov	r1, r3
 80076c4:	f7ff fcda 	bl	800707c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80076c8:	69bb      	ldr	r3, [r7, #24]
 80076ca:	3301      	adds	r3, #1
 80076cc:	61bb      	str	r3, [r7, #24]
 80076ce:	8a3b      	ldrh	r3, [r7, #16]
 80076d0:	69ba      	ldr	r2, [r7, #24]
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d3c4      	bcc.n	8007660 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 80076d6:	88bb      	ldrh	r3, [r7, #4]
 80076d8:	3301      	adds	r3, #1
 80076da:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80076dc:	69fb      	ldr	r3, [r7, #28]
 80076de:	3301      	adds	r3, #1
 80076e0:	61fb      	str	r3, [r7, #28]
 80076e2:	8a7b      	ldrh	r3, [r7, #18]
 80076e4:	69fa      	ldr	r2, [r7, #28]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d384      	bcc.n	80075f4 <DrawChar+0x68>
  }
}
 80076ea:	bf00      	nop
 80076ec:	bf00      	nop
 80076ee:	3720      	adds	r7, #32
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}
 80076f4:	20000eb8 	.word	0x20000eb8
 80076f8:	20000ebc 	.word	0x20000ebc

080076fc <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b086      	sub	sp, #24
 8007700:	af02      	add	r7, sp, #8
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	607a      	str	r2, [r7, #4]
 8007708:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 800770a:	4b1e      	ldr	r3, [pc, #120]	@ (8007784 <LL_FillBuffer+0x88>)
 800770c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8007710:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8007712:	4b1d      	ldr	r3, [pc, #116]	@ (8007788 <LL_FillBuffer+0x8c>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a1d      	ldr	r2, [pc, #116]	@ (800778c <LL_FillBuffer+0x90>)
 8007718:	2134      	movs	r1, #52	@ 0x34
 800771a:	fb01 f303 	mul.w	r3, r1, r3
 800771e:	4413      	add	r3, r2
 8007720:	3348      	adds	r3, #72	@ 0x48
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	2b02      	cmp	r3, #2
 8007726:	d103      	bne.n	8007730 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8007728:	4b16      	ldr	r3, [pc, #88]	@ (8007784 <LL_FillBuffer+0x88>)
 800772a:	2202      	movs	r2, #2
 800772c:	609a      	str	r2, [r3, #8]
 800772e:	e002      	b.n	8007736 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8007730:	4b14      	ldr	r3, [pc, #80]	@ (8007784 <LL_FillBuffer+0x88>)
 8007732:	2200      	movs	r2, #0
 8007734:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8007736:	4a13      	ldr	r2, [pc, #76]	@ (8007784 <LL_FillBuffer+0x88>)
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 800773c:	4b11      	ldr	r3, [pc, #68]	@ (8007784 <LL_FillBuffer+0x88>)
 800773e:	4a14      	ldr	r2, [pc, #80]	@ (8007790 <LL_FillBuffer+0x94>)
 8007740:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8007742:	4810      	ldr	r0, [pc, #64]	@ (8007784 <LL_FillBuffer+0x88>)
 8007744:	f004 f8fe 	bl	800b944 <HAL_DMA2D_Init>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d115      	bne.n	800777a <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 800774e:	68f9      	ldr	r1, [r7, #12]
 8007750:	480c      	ldr	r0, [pc, #48]	@ (8007784 <LL_FillBuffer+0x88>)
 8007752:	f004 fa55 	bl	800bc00 <HAL_DMA2D_ConfigLayer>
 8007756:	4603      	mov	r3, r0
 8007758:	2b00      	cmp	r3, #0
 800775a:	d10e      	bne.n	800777a <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800775c:	68ba      	ldr	r2, [r7, #8]
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	9300      	str	r3, [sp, #0]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	69f9      	ldr	r1, [r7, #28]
 8007766:	4807      	ldr	r0, [pc, #28]	@ (8007784 <LL_FillBuffer+0x88>)
 8007768:	f004 f936 	bl	800b9d8 <HAL_DMA2D_Start>
 800776c:	4603      	mov	r3, r0
 800776e:	2b00      	cmp	r3, #0
 8007770:	d103      	bne.n	800777a <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8007772:	210a      	movs	r1, #10
 8007774:	4803      	ldr	r0, [pc, #12]	@ (8007784 <LL_FillBuffer+0x88>)
 8007776:	f004 f95a 	bl	800ba2e <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800777a:	bf00      	nop
 800777c:	3710      	adds	r7, #16
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
 8007782:	bf00      	nop
 8007784:	20000e78 	.word	0x20000e78
 8007788:	20000eb8 	.word	0x20000eb8
 800778c:	20000dd0 	.word	0x20000dd0
 8007790:	4002b000 	.word	0x4002b000

08007794 <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 8007794:	b580      	push	{r7, lr}
 8007796:	b086      	sub	sp, #24
 8007798:	af02      	add	r7, sp, #8
 800779a:	60f8      	str	r0, [r7, #12]
 800779c:	60b9      	str	r1, [r7, #8]
 800779e:	607a      	str	r2, [r7, #4]
 80077a0:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 80077a2:	4b1c      	ldr	r3, [pc, #112]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 80077a4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80077a8:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80077aa:	4b1a      	ldr	r3, [pc, #104]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 80077ac:	2200      	movs	r2, #0
 80077ae:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 80077b0:	4b18      	ldr	r3, [pc, #96]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 80077b2:	2200      	movs	r2, #0
 80077b4:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80077b6:	4b17      	ldr	r3, [pc, #92]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 80077b8:	2200      	movs	r2, #0
 80077ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 80077bc:	4b15      	ldr	r3, [pc, #84]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 80077be:	22ff      	movs	r2, #255	@ 0xff
 80077c0:	635a      	str	r2, [r3, #52]	@ 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 80077c2:	4a14      	ldr	r2, [pc, #80]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 80077c8:	4b12      	ldr	r3, [pc, #72]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 80077ca:	2200      	movs	r2, #0
 80077cc:	629a      	str	r2, [r3, #40]	@ 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 80077ce:	4b11      	ldr	r3, [pc, #68]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 80077d0:	4a11      	ldr	r2, [pc, #68]	@ (8007818 <LL_ConvertLineToARGB8888+0x84>)
 80077d2:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80077d4:	480f      	ldr	r0, [pc, #60]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 80077d6:	f004 f8b5 	bl	800b944 <HAL_DMA2D_Init>
 80077da:	4603      	mov	r3, r0
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d115      	bne.n	800780c <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 80077e0:	2101      	movs	r1, #1
 80077e2:	480c      	ldr	r0, [pc, #48]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 80077e4:	f004 fa0c 	bl	800bc00 <HAL_DMA2D_ConfigLayer>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d10e      	bne.n	800780c <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 80077ee:	68f9      	ldr	r1, [r7, #12]
 80077f0:	68ba      	ldr	r2, [r7, #8]
 80077f2:	2301      	movs	r3, #1
 80077f4:	9300      	str	r3, [sp, #0]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4806      	ldr	r0, [pc, #24]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 80077fa:	f004 f8ed 	bl	800b9d8 <HAL_DMA2D_Start>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d103      	bne.n	800780c <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8007804:	210a      	movs	r1, #10
 8007806:	4803      	ldr	r0, [pc, #12]	@ (8007814 <LL_ConvertLineToARGB8888+0x80>)
 8007808:	f004 f911 	bl	800ba2e <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800780c:	bf00      	nop
 800780e:	3710      	adds	r7, #16
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}
 8007814:	20000e78 	.word	0x20000e78
 8007818:	4002b000 	.word	0x4002b000

0800781c <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 800781c:	b580      	push	{r7, lr}
 800781e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8007820:	4b29      	ldr	r3, [pc, #164]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 8007822:	4a2a      	ldr	r2, [pc, #168]	@ (80078cc <BSP_SDRAM_Init+0xb0>)
 8007824:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8007826:	4b2a      	ldr	r3, [pc, #168]	@ (80078d0 <BSP_SDRAM_Init+0xb4>)
 8007828:	2202      	movs	r2, #2
 800782a:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 800782c:	4b28      	ldr	r3, [pc, #160]	@ (80078d0 <BSP_SDRAM_Init+0xb4>)
 800782e:	2207      	movs	r2, #7
 8007830:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8007832:	4b27      	ldr	r3, [pc, #156]	@ (80078d0 <BSP_SDRAM_Init+0xb4>)
 8007834:	2204      	movs	r2, #4
 8007836:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8007838:	4b25      	ldr	r3, [pc, #148]	@ (80078d0 <BSP_SDRAM_Init+0xb4>)
 800783a:	2207      	movs	r2, #7
 800783c:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 800783e:	4b24      	ldr	r3, [pc, #144]	@ (80078d0 <BSP_SDRAM_Init+0xb4>)
 8007840:	2202      	movs	r2, #2
 8007842:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8007844:	4b22      	ldr	r3, [pc, #136]	@ (80078d0 <BSP_SDRAM_Init+0xb4>)
 8007846:	2202      	movs	r2, #2
 8007848:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 800784a:	4b21      	ldr	r3, [pc, #132]	@ (80078d0 <BSP_SDRAM_Init+0xb4>)
 800784c:	2202      	movs	r2, #2
 800784e:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8007850:	4b1d      	ldr	r3, [pc, #116]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 8007852:	2200      	movs	r2, #0
 8007854:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8007856:	4b1c      	ldr	r3, [pc, #112]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 8007858:	2200      	movs	r2, #0
 800785a:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800785c:	4b1a      	ldr	r3, [pc, #104]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 800785e:	2204      	movs	r2, #4
 8007860:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8007862:	4b19      	ldr	r3, [pc, #100]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 8007864:	2210      	movs	r2, #16
 8007866:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8007868:	4b17      	ldr	r3, [pc, #92]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 800786a:	2240      	movs	r2, #64	@ 0x40
 800786c:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 800786e:	4b16      	ldr	r3, [pc, #88]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 8007870:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007874:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8007876:	4b14      	ldr	r3, [pc, #80]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 8007878:	2200      	movs	r2, #0
 800787a:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800787c:	4b12      	ldr	r3, [pc, #72]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 800787e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007882:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8007884:	4b10      	ldr	r3, [pc, #64]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 8007886:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800788a:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 800788c:	4b0e      	ldr	r3, [pc, #56]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 800788e:	2200      	movs	r2, #0
 8007890:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8007892:	2100      	movs	r1, #0
 8007894:	480c      	ldr	r0, [pc, #48]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 8007896:	f000 f87f 	bl	8007998 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800789a:	490d      	ldr	r1, [pc, #52]	@ (80078d0 <BSP_SDRAM_Init+0xb4>)
 800789c:	480a      	ldr	r0, [pc, #40]	@ (80078c8 <BSP_SDRAM_Init+0xac>)
 800789e:	f008 febb 	bl	8010618 <HAL_SDRAM_Init>
 80078a2:	4603      	mov	r3, r0
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d003      	beq.n	80078b0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80078a8:	4b0a      	ldr	r3, [pc, #40]	@ (80078d4 <BSP_SDRAM_Init+0xb8>)
 80078aa:	2201      	movs	r2, #1
 80078ac:	701a      	strb	r2, [r3, #0]
 80078ae:	e002      	b.n	80078b6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80078b0:	4b08      	ldr	r3, [pc, #32]	@ (80078d4 <BSP_SDRAM_Init+0xb8>)
 80078b2:	2200      	movs	r2, #0
 80078b4:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80078b6:	f240 6003 	movw	r0, #1539	@ 0x603
 80078ba:	f000 f80d 	bl	80078d8 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80078be:	4b05      	ldr	r3, [pc, #20]	@ (80078d4 <BSP_SDRAM_Init+0xb8>)
 80078c0:	781b      	ldrb	r3, [r3, #0]
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	20000f58 	.word	0x20000f58
 80078cc:	a0000140 	.word	0xa0000140
 80078d0:	20000f8c 	.word	0x20000f8c
 80078d4:	20000050 	.word	0x20000050

080078d8 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80078e0:	2300      	movs	r3, #0
 80078e2:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80078e4:	4b2a      	ldr	r3, [pc, #168]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80078e6:	2201      	movs	r2, #1
 80078e8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80078ea:	4b29      	ldr	r3, [pc, #164]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80078ec:	2210      	movs	r2, #16
 80078ee:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80078f0:	4b27      	ldr	r3, [pc, #156]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80078f2:	2201      	movs	r2, #1
 80078f4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80078f6:	4b26      	ldr	r3, [pc, #152]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80078f8:	2200      	movs	r2, #0
 80078fa:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80078fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007900:	4923      	ldr	r1, [pc, #140]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007902:	4824      	ldr	r0, [pc, #144]	@ (8007994 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8007904:	f008 febc 	bl	8010680 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8007908:	2001      	movs	r0, #1
 800790a:	f002 ff17 	bl	800a73c <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 800790e:	4b20      	ldr	r3, [pc, #128]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007910:	2202      	movs	r2, #2
 8007912:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8007914:	4b1e      	ldr	r3, [pc, #120]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007916:	2210      	movs	r2, #16
 8007918:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800791a:	4b1d      	ldr	r3, [pc, #116]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800791c:	2201      	movs	r2, #1
 800791e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8007920:	4b1b      	ldr	r3, [pc, #108]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007922:	2200      	movs	r2, #0
 8007924:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8007926:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800792a:	4919      	ldr	r1, [pc, #100]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800792c:	4819      	ldr	r0, [pc, #100]	@ (8007994 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800792e:	f008 fea7 	bl	8010680 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8007932:	4b17      	ldr	r3, [pc, #92]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007934:	2203      	movs	r2, #3
 8007936:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8007938:	4b15      	ldr	r3, [pc, #84]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800793a:	2210      	movs	r2, #16
 800793c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 800793e:	4b14      	ldr	r3, [pc, #80]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007940:	2208      	movs	r2, #8
 8007942:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8007944:	4b12      	ldr	r3, [pc, #72]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007946:	2200      	movs	r2, #0
 8007948:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800794a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800794e:	4910      	ldr	r1, [pc, #64]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007950:	4810      	ldr	r0, [pc, #64]	@ (8007994 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8007952:	f008 fe95 	bl	8010680 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8007956:	f44f 7308 	mov.w	r3, #544	@ 0x220
 800795a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 800795c:	4b0c      	ldr	r3, [pc, #48]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800795e:	2204      	movs	r2, #4
 8007960:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8007962:	4b0b      	ldr	r3, [pc, #44]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007964:	2210      	movs	r2, #16
 8007966:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8007968:	4b09      	ldr	r3, [pc, #36]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800796a:	2201      	movs	r2, #1
 800796c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	4a07      	ldr	r2, [pc, #28]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007972:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8007974:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007978:	4905      	ldr	r1, [pc, #20]	@ (8007990 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800797a:	4806      	ldr	r0, [pc, #24]	@ (8007994 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800797c:	f008 fe80 	bl	8010680 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8007980:	6879      	ldr	r1, [r7, #4]
 8007982:	4804      	ldr	r0, [pc, #16]	@ (8007994 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8007984:	f008 feb1 	bl	80106ea <HAL_SDRAM_ProgramRefreshRate>
}
 8007988:	bf00      	nop
 800798a:	3710      	adds	r7, #16
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	20000fa8 	.word	0x20000fa8
 8007994:	20000f58 	.word	0x20000f58

08007998 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8007998:	b580      	push	{r7, lr}
 800799a:	b090      	sub	sp, #64	@ 0x40
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80079a2:	4b70      	ldr	r3, [pc, #448]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079a6:	4a6f      	ldr	r2, [pc, #444]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079a8:	f043 0301 	orr.w	r3, r3, #1
 80079ac:	6393      	str	r3, [r2, #56]	@ 0x38
 80079ae:	4b6d      	ldr	r3, [pc, #436]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80079ba:	4b6a      	ldr	r3, [pc, #424]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079be:	4a69      	ldr	r2, [pc, #420]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80079c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80079c6:	4b67      	ldr	r3, [pc, #412]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80079d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80079d2:	4b64      	ldr	r3, [pc, #400]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079d6:	4a63      	ldr	r2, [pc, #396]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079d8:	f043 0304 	orr.w	r3, r3, #4
 80079dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80079de:	4b61      	ldr	r3, [pc, #388]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079e2:	f003 0304 	and.w	r3, r3, #4
 80079e6:	623b      	str	r3, [r7, #32]
 80079e8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80079ea:	4b5e      	ldr	r3, [pc, #376]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ee:	4a5d      	ldr	r2, [pc, #372]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079f0:	f043 0308 	orr.w	r3, r3, #8
 80079f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80079f6:	4b5b      	ldr	r3, [pc, #364]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 80079f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079fa:	f003 0308 	and.w	r3, r3, #8
 80079fe:	61fb      	str	r3, [r7, #28]
 8007a00:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007a02:	4b58      	ldr	r3, [pc, #352]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a06:	4a57      	ldr	r2, [pc, #348]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a08:	f043 0310 	orr.w	r3, r3, #16
 8007a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a0e:	4b55      	ldr	r3, [pc, #340]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a12:	f003 0310 	and.w	r3, r3, #16
 8007a16:	61bb      	str	r3, [r7, #24]
 8007a18:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8007a1a:	4b52      	ldr	r3, [pc, #328]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a1e:	4a51      	ldr	r2, [pc, #324]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a20:	f043 0320 	orr.w	r3, r3, #32
 8007a24:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a26:	4b4f      	ldr	r3, [pc, #316]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a2a:	f003 0320 	and.w	r3, r3, #32
 8007a2e:	617b      	str	r3, [r7, #20]
 8007a30:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8007a32:	4b4c      	ldr	r3, [pc, #304]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a36:	4a4b      	ldr	r2, [pc, #300]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a3e:	4b49      	ldr	r3, [pc, #292]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a46:	613b      	str	r3, [r7, #16]
 8007a48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007a4a:	4b46      	ldr	r3, [pc, #280]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a4e:	4a45      	ldr	r2, [pc, #276]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a56:	4b43      	ldr	r3, [pc, #268]	@ (8007b64 <BSP_SDRAM_MspInit+0x1cc>)
 8007a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a5e:	60fb      	str	r3, [r7, #12]
 8007a60:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8007a62:	2302      	movs	r3, #2
 8007a64:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8007a66:	2301      	movs	r3, #1
 8007a68:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8007a6a:	2302      	movs	r3, #2
 8007a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8007a6e:	230c      	movs	r3, #12
 8007a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8007a72:	2308      	movs	r3, #8
 8007a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8007a76:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	483a      	ldr	r0, [pc, #232]	@ (8007b68 <BSP_SDRAM_MspInit+0x1d0>)
 8007a7e:	f004 f9ed 	bl	800be5c <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8007a82:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8007a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8007a88:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	4837      	ldr	r0, [pc, #220]	@ (8007b6c <BSP_SDRAM_MspInit+0x1d4>)
 8007a90:	f004 f9e4 	bl	800be5c <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8007a94:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8007a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8007a9a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	4833      	ldr	r0, [pc, #204]	@ (8007b70 <BSP_SDRAM_MspInit+0x1d8>)
 8007aa2:	f004 f9db 	bl	800be5c <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8007aa6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8007aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8007aac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007ab0:	4619      	mov	r1, r3
 8007ab2:	4830      	ldr	r0, [pc, #192]	@ (8007b74 <BSP_SDRAM_MspInit+0x1dc>)
 8007ab4:	f004 f9d2 	bl	800be5c <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8007ab8:	f248 1333 	movw	r3, #33075	@ 0x8133
 8007abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8007abe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007ac2:	4619      	mov	r1, r3
 8007ac4:	482c      	ldr	r0, [pc, #176]	@ (8007b78 <BSP_SDRAM_MspInit+0x1e0>)
 8007ac6:	f004 f9c9 	bl	800be5c <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8007aca:	2328      	movs	r3, #40	@ 0x28
 8007acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8007ace:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007ad2:	4619      	mov	r1, r3
 8007ad4:	4829      	ldr	r0, [pc, #164]	@ (8007b7c <BSP_SDRAM_MspInit+0x1e4>)
 8007ad6:	f004 f9c1 	bl	800be5c <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8007ada:	4b29      	ldr	r3, [pc, #164]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007adc:	2200      	movs	r2, #0
 8007ade:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8007ae0:	4b27      	ldr	r3, [pc, #156]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007ae2:	2280      	movs	r2, #128	@ 0x80
 8007ae4:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8007ae6:	4b26      	ldr	r3, [pc, #152]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007ae8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007aec:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8007aee:	4b24      	ldr	r3, [pc, #144]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007af0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007af4:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007af6:	4b22      	ldr	r3, [pc, #136]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007af8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007afc:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8007afe:	4b20      	ldr	r3, [pc, #128]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b00:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007b04:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8007b06:	4b1e      	ldr	r3, [pc, #120]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b08:	2200      	movs	r2, #0
 8007b0a:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8007b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b0e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007b12:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8007b14:	4b1a      	ldr	r3, [pc, #104]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b16:	2200      	movs	r2, #0
 8007b18:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8007b1a:	4b19      	ldr	r3, [pc, #100]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b1c:	2203      	movs	r2, #3
 8007b1e:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8007b20:	4b17      	ldr	r3, [pc, #92]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b22:	2200      	movs	r2, #0
 8007b24:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8007b26:	4b16      	ldr	r3, [pc, #88]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b28:	2200      	movs	r2, #0
 8007b2a:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8007b2c:	4b14      	ldr	r3, [pc, #80]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b2e:	4a15      	ldr	r2, [pc, #84]	@ (8007b84 <BSP_SDRAM_MspInit+0x1ec>)
 8007b30:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a12      	ldr	r2, [pc, #72]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b36:	631a      	str	r2, [r3, #48]	@ 0x30
 8007b38:	4a11      	ldr	r2, [pc, #68]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8007b3e:	4810      	ldr	r0, [pc, #64]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b40:	f003 fbaa 	bl	800b298 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8007b44:	480e      	ldr	r0, [pc, #56]	@ (8007b80 <BSP_SDRAM_MspInit+0x1e8>)
 8007b46:	f003 faf9 	bl	800b13c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	210f      	movs	r1, #15
 8007b4e:	2038      	movs	r0, #56	@ 0x38
 8007b50:	f003 faca 	bl	800b0e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8007b54:	2038      	movs	r0, #56	@ 0x38
 8007b56:	f003 fae3 	bl	800b120 <HAL_NVIC_EnableIRQ>
}
 8007b5a:	bf00      	nop
 8007b5c:	3740      	adds	r7, #64	@ 0x40
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	40023800 	.word	0x40023800
 8007b68:	40020800 	.word	0x40020800
 8007b6c:	40020c00 	.word	0x40020c00
 8007b70:	40021000 	.word	0x40021000
 8007b74:	40021400 	.word	0x40021400
 8007b78:	40021800 	.word	0x40021800
 8007b7c:	40021c00 	.word	0x40021c00
 8007b80:	20000fb8 	.word	0x20000fb8
 8007b84:	40026410 	.word	0x40026410

08007b88 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	4603      	mov	r3, r0
 8007b90:	460a      	mov	r2, r1
 8007b92:	80fb      	strh	r3, [r7, #6]
 8007b94:	4613      	mov	r3, r2
 8007b96:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8007b9c:	4a14      	ldr	r2, [pc, #80]	@ (8007bf0 <BSP_TS_Init+0x68>)
 8007b9e:	88fb      	ldrh	r3, [r7, #6]
 8007ba0:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8007ba2:	4a14      	ldr	r2, [pc, #80]	@ (8007bf4 <BSP_TS_Init+0x6c>)
 8007ba4:	88bb      	ldrh	r3, [r7, #4]
 8007ba6:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8007ba8:	4b13      	ldr	r3, [pc, #76]	@ (8007bf8 <BSP_TS_Init+0x70>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2070      	movs	r0, #112	@ 0x70
 8007bae:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8007bb0:	4b11      	ldr	r3, [pc, #68]	@ (8007bf8 <BSP_TS_Init+0x70>)
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	2070      	movs	r0, #112	@ 0x70
 8007bb6:	4798      	blx	r3
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b51      	cmp	r3, #81	@ 0x51
 8007bbc:	d110      	bne.n	8007be0 <BSP_TS_Init+0x58>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8007bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8007bfc <BSP_TS_Init+0x74>)
 8007bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8007bf8 <BSP_TS_Init+0x70>)
 8007bc2:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8007bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8007c00 <BSP_TS_Init+0x78>)
 8007bc6:	2270      	movs	r2, #112	@ 0x70
 8007bc8:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8007bca:	4b0e      	ldr	r3, [pc, #56]	@ (8007c04 <BSP_TS_Init+0x7c>)
 8007bcc:	2208      	movs	r2, #8
 8007bce:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8007bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8007bfc <BSP_TS_Init+0x74>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8007c00 <BSP_TS_Init+0x78>)
 8007bd8:	7812      	ldrb	r2, [r2, #0]
 8007bda:	4610      	mov	r0, r2
 8007bdc:	4798      	blx	r3
 8007bde:	e001      	b.n	8007be4 <BSP_TS_Init+0x5c>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8007be0:	2303      	movs	r3, #3
 8007be2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3710      	adds	r7, #16
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	2000101c 	.word	0x2000101c
 8007bf4:	2000101e 	.word	0x2000101e
 8007bf8:	20000000 	.word	0x20000000
 8007bfc:	20001018 	.word	0x20001018
 8007c00:	20001021 	.word	0x20001021
 8007c04:	20001020 	.word	0x20001020

08007c08 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8007c08:	b590      	push	{r4, r7, lr}
 8007c0a:	b097      	sub	sp, #92	@ 0x5c
 8007c0c:	af02      	add	r7, sp, #8
 8007c0e:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8007c10:	2300      	movs	r3, #0
 8007c12:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 8007c16:	2300      	movs	r3, #0
 8007c18:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 8007c22:	4bb8      	ldr	r3, [pc, #736]	@ (8007f04 <BSP_TS_GetState+0x2fc>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	691b      	ldr	r3, [r3, #16]
 8007c28:	4ab7      	ldr	r2, [pc, #732]	@ (8007f08 <BSP_TS_GetState+0x300>)
 8007c2a:	7812      	ldrb	r2, [r2, #0]
 8007c2c:	4610      	mov	r0, r2
 8007c2e:	4798      	blx	r3
 8007c30:	4603      	mov	r3, r0
 8007c32:	461a      	mov	r2, r3
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	781b      	ldrb	r3, [r3, #0]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	f000 8198 	beq.w	8007f72 <BSP_TS_GetState+0x36a>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8007c42:	2300      	movs	r3, #0
 8007c44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c46:	e187      	b.n	8007f58 <BSP_TS_GetState+0x350>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8007c48:	4bae      	ldr	r3, [pc, #696]	@ (8007f04 <BSP_TS_GetState+0x2fc>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	695b      	ldr	r3, [r3, #20]
 8007c4e:	4aae      	ldr	r2, [pc, #696]	@ (8007f08 <BSP_TS_GetState+0x300>)
 8007c50:	7812      	ldrb	r2, [r2, #0]
 8007c52:	4614      	mov	r4, r2
 8007c54:	f107 0120 	add.w	r1, r7, #32
 8007c58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c5a:	0052      	lsls	r2, r2, #1
 8007c5c:	1888      	adds	r0, r1, r2
 8007c5e:	f107 0114 	add.w	r1, r7, #20
 8007c62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c64:	0052      	lsls	r2, r2, #1
 8007c66:	440a      	add	r2, r1
 8007c68:	4601      	mov	r1, r0
 8007c6a:	4620      	mov	r0, r4
 8007c6c:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8007c6e:	4ba7      	ldr	r3, [pc, #668]	@ (8007f0c <BSP_TS_GetState+0x304>)
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d117      	bne.n	8007ca6 <BSP_TS_GetState+0x9e>
      {
        x[index] = brute_x[index];
 8007c76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c78:	005b      	lsls	r3, r3, #1
 8007c7a:	3350      	adds	r3, #80	@ 0x50
 8007c7c:	443b      	add	r3, r7
 8007c7e:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8007c82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c84:	005b      	lsls	r3, r3, #1
 8007c86:	3350      	adds	r3, #80	@ 0x50
 8007c88:	443b      	add	r3, r7
 8007c8a:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8007c8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c90:	005b      	lsls	r3, r3, #1
 8007c92:	3350      	adds	r3, #80	@ 0x50
 8007c94:	443b      	add	r3, r7
 8007c96:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8007c9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c9c:	005b      	lsls	r3, r3, #1
 8007c9e:	3350      	adds	r3, #80	@ 0x50
 8007ca0:	443b      	add	r3, r7
 8007ca2:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8007ca6:	4b99      	ldr	r3, [pc, #612]	@ (8007f0c <BSP_TS_GetState+0x304>)
 8007ca8:	781b      	ldrb	r3, [r3, #0]
 8007caa:	f003 0302 	and.w	r3, r3, #2
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d00e      	beq.n	8007cd0 <BSP_TS_GetState+0xc8>
      {
        x[index] = 4096 - brute_x[index];
 8007cb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cb4:	005b      	lsls	r3, r3, #1
 8007cb6:	3350      	adds	r3, #80	@ 0x50
 8007cb8:	443b      	add	r3, r7
 8007cba:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8007cbe:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8007cc2:	b29a      	uxth	r2, r3
 8007cc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cc6:	005b      	lsls	r3, r3, #1
 8007cc8:	3350      	adds	r3, #80	@ 0x50
 8007cca:	443b      	add	r3, r7
 8007ccc:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8007cd0:	4b8e      	ldr	r3, [pc, #568]	@ (8007f0c <BSP_TS_GetState+0x304>)
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	f003 0304 	and.w	r3, r3, #4
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00e      	beq.n	8007cfa <BSP_TS_GetState+0xf2>
      {
        y[index] = 4096 - brute_y[index];
 8007cdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cde:	005b      	lsls	r3, r3, #1
 8007ce0:	3350      	adds	r3, #80	@ 0x50
 8007ce2:	443b      	add	r3, r7
 8007ce4:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8007ce8:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8007cec:	b29a      	uxth	r2, r3
 8007cee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cf0:	005b      	lsls	r3, r3, #1
 8007cf2:	3350      	adds	r3, #80	@ 0x50
 8007cf4:	443b      	add	r3, r7
 8007cf6:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8007cfa:	4b84      	ldr	r3, [pc, #528]	@ (8007f0c <BSP_TS_GetState+0x304>)
 8007cfc:	781b      	ldrb	r3, [r3, #0]
 8007cfe:	f003 0308 	and.w	r3, r3, #8
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d017      	beq.n	8007d36 <BSP_TS_GetState+0x12e>
      {
        y[index] = brute_x[index];
 8007d06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d08:	005b      	lsls	r3, r3, #1
 8007d0a:	3350      	adds	r3, #80	@ 0x50
 8007d0c:	443b      	add	r3, r7
 8007d0e:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8007d12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d14:	005b      	lsls	r3, r3, #1
 8007d16:	3350      	adds	r3, #80	@ 0x50
 8007d18:	443b      	add	r3, r7
 8007d1a:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 8007d1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d20:	005b      	lsls	r3, r3, #1
 8007d22:	3350      	adds	r3, #80	@ 0x50
 8007d24:	443b      	add	r3, r7
 8007d26:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8007d2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d2c:	005b      	lsls	r3, r3, #1
 8007d2e:	3350      	adds	r3, #80	@ 0x50
 8007d30:	443b      	add	r3, r7
 8007d32:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8007d36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d38:	005b      	lsls	r3, r3, #1
 8007d3a:	3350      	adds	r3, #80	@ 0x50
 8007d3c:	443b      	add	r3, r7
 8007d3e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8007d42:	4619      	mov	r1, r3
 8007d44:	4a72      	ldr	r2, [pc, #456]	@ (8007f10 <BSP_TS_GetState+0x308>)
 8007d46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d4c:	4299      	cmp	r1, r3
 8007d4e:	d90d      	bls.n	8007d6c <BSP_TS_GetState+0x164>
 8007d50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d52:	005b      	lsls	r3, r3, #1
 8007d54:	3350      	adds	r3, #80	@ 0x50
 8007d56:	443b      	add	r3, r7
 8007d58:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8007d5c:	496c      	ldr	r1, [pc, #432]	@ (8007f10 <BSP_TS_GetState+0x308>)
 8007d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	1ad3      	subs	r3, r2, r3
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	e00c      	b.n	8007d86 <BSP_TS_GetState+0x17e>
 8007d6c:	4a68      	ldr	r2, [pc, #416]	@ (8007f10 <BSP_TS_GetState+0x308>)
 8007d6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d74:	b29a      	uxth	r2, r3
 8007d76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d78:	005b      	lsls	r3, r3, #1
 8007d7a:	3350      	adds	r3, #80	@ 0x50
 8007d7c:	443b      	add	r3, r7
 8007d7e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8007d82:	1ad3      	subs	r3, r2, r3
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8007d8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d8c:	005b      	lsls	r3, r3, #1
 8007d8e:	3350      	adds	r3, #80	@ 0x50
 8007d90:	443b      	add	r3, r7
 8007d92:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8007d96:	4619      	mov	r1, r3
 8007d98:	4a5e      	ldr	r2, [pc, #376]	@ (8007f14 <BSP_TS_GetState+0x30c>)
 8007d9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007da0:	4299      	cmp	r1, r3
 8007da2:	d90d      	bls.n	8007dc0 <BSP_TS_GetState+0x1b8>
 8007da4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007da6:	005b      	lsls	r3, r3, #1
 8007da8:	3350      	adds	r3, #80	@ 0x50
 8007daa:	443b      	add	r3, r7
 8007dac:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8007db0:	4958      	ldr	r1, [pc, #352]	@ (8007f14 <BSP_TS_GetState+0x30c>)
 8007db2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007db4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	1ad3      	subs	r3, r2, r3
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	e00c      	b.n	8007dda <BSP_TS_GetState+0x1d2>
 8007dc0:	4a54      	ldr	r2, [pc, #336]	@ (8007f14 <BSP_TS_GetState+0x30c>)
 8007dc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007dc8:	b29a      	uxth	r2, r3
 8007dca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dcc:	005b      	lsls	r3, r3, #1
 8007dce:	3350      	adds	r3, #80	@ 0x50
 8007dd0:	443b      	add	r3, r7
 8007dd2:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8007dd6:	1ad3      	subs	r3, r2, r3
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

      if ((x_diff + y_diff) > 5)
 8007dde:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8007de2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007de6:	4413      	add	r3, r2
 8007de8:	2b05      	cmp	r3, #5
 8007dea:	dd15      	ble.n	8007e18 <BSP_TS_GetState+0x210>
      {
        _x[index] = x[index];
 8007dec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dee:	005b      	lsls	r3, r3, #1
 8007df0:	3350      	adds	r3, #80	@ 0x50
 8007df2:	443b      	add	r3, r7
 8007df4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8007df8:	4619      	mov	r1, r3
 8007dfa:	4a45      	ldr	r2, [pc, #276]	@ (8007f10 <BSP_TS_GetState+0x308>)
 8007dfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dfe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8007e02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e04:	005b      	lsls	r3, r3, #1
 8007e06:	3350      	adds	r3, #80	@ 0x50
 8007e08:	443b      	add	r3, r7
 8007e0a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8007e0e:	4619      	mov	r1, r3
 8007e10:	4a40      	ldr	r2, [pc, #256]	@ (8007f14 <BSP_TS_GetState+0x30c>)
 8007e12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e14:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8007e18:	4b3b      	ldr	r3, [pc, #236]	@ (8007f08 <BSP_TS_GetState+0x300>)
 8007e1a:	781b      	ldrb	r3, [r3, #0]
 8007e1c:	2b70      	cmp	r3, #112	@ 0x70
 8007e1e:	d119      	bne.n	8007e54 <BSP_TS_GetState+0x24c>
      {
        TS_State->touchX[index] = x[index];
 8007e20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e22:	005b      	lsls	r3, r3, #1
 8007e24:	3350      	adds	r3, #80	@ 0x50
 8007e26:	443b      	add	r3, r7
 8007e28:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e30:	005b      	lsls	r3, r3, #1
 8007e32:	4413      	add	r3, r2
 8007e34:	460a      	mov	r2, r1
 8007e36:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 8007e38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e3a:	005b      	lsls	r3, r3, #1
 8007e3c:	3350      	adds	r3, #80	@ 0x50
 8007e3e:	443b      	add	r3, r7
 8007e40:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e48:	3304      	adds	r3, #4
 8007e4a:	005b      	lsls	r3, r3, #1
 8007e4c:	4413      	add	r3, r2
 8007e4e:	460a      	mov	r2, r1
 8007e50:	809a      	strh	r2, [r3, #4]
 8007e52:	e022      	b.n	8007e9a <BSP_TS_GetState+0x292>
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8007e54:	4b30      	ldr	r3, [pc, #192]	@ (8007f18 <BSP_TS_GetState+0x310>)
 8007e56:	881b      	ldrh	r3, [r3, #0]
 8007e58:	4619      	mov	r1, r3
 8007e5a:	4a2d      	ldr	r2, [pc, #180]	@ (8007f10 <BSP_TS_GetState+0x308>)
 8007e5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e62:	fb01 f303 	mul.w	r3, r1, r3
 8007e66:	0b1b      	lsrs	r3, r3, #12
 8007e68:	b299      	uxth	r1, r3
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e6e:	005b      	lsls	r3, r3, #1
 8007e70:	4413      	add	r3, r2
 8007e72:	460a      	mov	r2, r1
 8007e74:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8007e76:	4b29      	ldr	r3, [pc, #164]	@ (8007f1c <BSP_TS_GetState+0x314>)
 8007e78:	881b      	ldrh	r3, [r3, #0]
 8007e7a:	4619      	mov	r1, r3
 8007e7c:	4a25      	ldr	r2, [pc, #148]	@ (8007f14 <BSP_TS_GetState+0x30c>)
 8007e7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e84:	fb01 f303 	mul.w	r3, r1, r3
 8007e88:	0b1b      	lsrs	r3, r3, #12
 8007e8a:	b299      	uxth	r1, r3
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e90:	3304      	adds	r3, #4
 8007e92:	005b      	lsls	r3, r3, #1
 8007e94:	4413      	add	r3, r2
 8007e96:	460a      	mov	r2, r1
 8007e98:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8007e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8007f08 <BSP_TS_GetState+0x300>)
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f107 010c 	add.w	r1, r7, #12
 8007ea4:	f107 0210 	add.w	r2, r7, #16
 8007ea8:	f107 0308 	add.w	r3, r7, #8
 8007eac:	9300      	str	r3, [sp, #0]
 8007eae:	460b      	mov	r3, r1
 8007eb0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007eb2:	f7fb fce7 	bl	8003884 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	b2d9      	uxtb	r1, r3
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ebe:	4413      	add	r3, r2
 8007ec0:	3316      	adds	r3, #22
 8007ec2:	460a      	mov	r2, r1
 8007ec4:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	b2d9      	uxtb	r1, r3
 8007eca:	687a      	ldr	r2, [r7, #4]
 8007ecc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ece:	4413      	add	r3, r2
 8007ed0:	3320      	adds	r3, #32
 8007ed2:	460a      	mov	r2, r1
 8007ed4:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	2b03      	cmp	r3, #3
 8007eda:	d836      	bhi.n	8007f4a <BSP_TS_GetState+0x342>
 8007edc:	a201      	add	r2, pc, #4	@ (adr r2, 8007ee4 <BSP_TS_GetState+0x2dc>)
 8007ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ee2:	bf00      	nop
 8007ee4:	08007ef5 	.word	0x08007ef5
 8007ee8:	08007f21 	.word	0x08007f21
 8007eec:	08007f2f 	.word	0x08007f2f
 8007ef0:	08007f3d 	.word	0x08007f3d
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8007ef4:	687a      	ldr	r2, [r7, #4]
 8007ef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ef8:	4413      	add	r3, r2
 8007efa:	331b      	adds	r3, #27
 8007efc:	2201      	movs	r2, #1
 8007efe:	701a      	strb	r2, [r3, #0]
          break;
 8007f00:	e027      	b.n	8007f52 <BSP_TS_GetState+0x34a>
 8007f02:	bf00      	nop
 8007f04:	20001018 	.word	0x20001018
 8007f08:	20001021 	.word	0x20001021
 8007f0c:	20001020 	.word	0x20001020
 8007f10:	20001024 	.word	0x20001024
 8007f14:	20001038 	.word	0x20001038
 8007f18:	2000101c 	.word	0x2000101c
 8007f1c:	2000101e 	.word	0x2000101e
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f24:	4413      	add	r3, r2
 8007f26:	331b      	adds	r3, #27
 8007f28:	2202      	movs	r2, #2
 8007f2a:	701a      	strb	r2, [r3, #0]
          break;
 8007f2c:	e011      	b.n	8007f52 <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f32:	4413      	add	r3, r2
 8007f34:	331b      	adds	r3, #27
 8007f36:	2203      	movs	r2, #3
 8007f38:	701a      	strb	r2, [r3, #0]
          break;
 8007f3a:	e00a      	b.n	8007f52 <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f40:	4413      	add	r3, r2
 8007f42:	331b      	adds	r3, #27
 8007f44:	2200      	movs	r2, #0
 8007f46:	701a      	strb	r2, [r3, #0]
          break;
 8007f48:	e003      	b.n	8007f52 <BSP_TS_GetState+0x34a>
        default :
          ts_status = TS_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          break;
 8007f50:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 8007f52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f54:	3301      	adds	r3, #1
 8007f56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f60:	4293      	cmp	r3, r2
 8007f62:	f4ff ae71 	bcc.w	8007c48 <BSP_TS_GetState+0x40>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 f80a 	bl	8007f80 <BSP_TS_Get_GestureId>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8007f72:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3754      	adds	r7, #84	@ 0x54
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd90      	pop	{r4, r7, pc}
 8007f7e:	bf00      	nop

08007f80 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b084      	sub	sp, #16
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 8007f90:	4b3b      	ldr	r3, [pc, #236]	@ (8008080 <BSP_TS_Get_GestureId+0x100>)
 8007f92:	781b      	ldrb	r3, [r3, #0]
 8007f94:	461a      	mov	r2, r3
 8007f96:	f107 0308 	add.w	r3, r7, #8
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	4610      	mov	r0, r2
 8007f9e:	f7fb fc58 	bl	8003852 <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	2b49      	cmp	r3, #73	@ 0x49
 8007fa6:	d05e      	beq.n	8008066 <BSP_TS_Get_GestureId+0xe6>
 8007fa8:	2b49      	cmp	r3, #73	@ 0x49
 8007faa:	d860      	bhi.n	800806e <BSP_TS_Get_GestureId+0xee>
 8007fac:	2b1c      	cmp	r3, #28
 8007fae:	d83f      	bhi.n	8008030 <BSP_TS_Get_GestureId+0xb0>
 8007fb0:	2b1c      	cmp	r3, #28
 8007fb2:	d85c      	bhi.n	800806e <BSP_TS_Get_GestureId+0xee>
 8007fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8007fbc <BSP_TS_Get_GestureId+0x3c>)
 8007fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fba:	bf00      	nop
 8007fbc:	08008037 	.word	0x08008037
 8007fc0:	0800806f 	.word	0x0800806f
 8007fc4:	0800806f 	.word	0x0800806f
 8007fc8:	0800806f 	.word	0x0800806f
 8007fcc:	0800806f 	.word	0x0800806f
 8007fd0:	0800806f 	.word	0x0800806f
 8007fd4:	0800806f 	.word	0x0800806f
 8007fd8:	0800806f 	.word	0x0800806f
 8007fdc:	0800806f 	.word	0x0800806f
 8007fe0:	0800806f 	.word	0x0800806f
 8007fe4:	0800806f 	.word	0x0800806f
 8007fe8:	0800806f 	.word	0x0800806f
 8007fec:	0800806f 	.word	0x0800806f
 8007ff0:	0800806f 	.word	0x0800806f
 8007ff4:	0800806f 	.word	0x0800806f
 8007ff8:	0800806f 	.word	0x0800806f
 8007ffc:	0800803f 	.word	0x0800803f
 8008000:	0800806f 	.word	0x0800806f
 8008004:	0800806f 	.word	0x0800806f
 8008008:	0800806f 	.word	0x0800806f
 800800c:	08008047 	.word	0x08008047
 8008010:	0800806f 	.word	0x0800806f
 8008014:	0800806f 	.word	0x0800806f
 8008018:	0800806f 	.word	0x0800806f
 800801c:	0800804f 	.word	0x0800804f
 8008020:	0800806f 	.word	0x0800806f
 8008024:	0800806f 	.word	0x0800806f
 8008028:	0800806f 	.word	0x0800806f
 800802c:	08008057 	.word	0x08008057
 8008030:	2b40      	cmp	r3, #64	@ 0x40
 8008032:	d014      	beq.n	800805e <BSP_TS_Get_GestureId+0xde>
 8008034:	e01b      	b.n	800806e <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800803c:	e01a      	b.n	8008074 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2201      	movs	r2, #1
 8008042:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 8008044:	e016      	b.n	8008074 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2202      	movs	r2, #2
 800804a:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800804c:	e012      	b.n	8008074 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2203      	movs	r2, #3
 8008052:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 8008054:	e00e      	b.n	8008074 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2204      	movs	r2, #4
 800805a:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800805c:	e00a      	b.n	8008074 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2205      	movs	r2, #5
 8008062:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 8008064:	e006      	b.n	8008074 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2206      	movs	r2, #6
 800806a:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800806c:	e002      	b.n	8008074 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	73fb      	strb	r3, [r7, #15]
      break;
 8008072:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8008074:	7bfb      	ldrb	r3, [r7, #15]
}
 8008076:	4618      	mov	r0, r3
 8008078:	3710      	adds	r7, #16
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}
 800807e:	bf00      	nop
 8008080:	20001021 	.word	0x20001021

08008084 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b082      	sub	sp, #8
 8008088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800808a:	4b11      	ldr	r3, [pc, #68]	@ (80080d0 <HAL_MspInit+0x4c>)
 800808c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808e:	4a10      	ldr	r2, [pc, #64]	@ (80080d0 <HAL_MspInit+0x4c>)
 8008090:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008094:	6413      	str	r3, [r2, #64]	@ 0x40
 8008096:	4b0e      	ldr	r3, [pc, #56]	@ (80080d0 <HAL_MspInit+0x4c>)
 8008098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800809a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800809e:	607b      	str	r3, [r7, #4]
 80080a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80080a2:	4b0b      	ldr	r3, [pc, #44]	@ (80080d0 <HAL_MspInit+0x4c>)
 80080a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080a6:	4a0a      	ldr	r2, [pc, #40]	@ (80080d0 <HAL_MspInit+0x4c>)
 80080a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80080ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80080ae:	4b08      	ldr	r3, [pc, #32]	@ (80080d0 <HAL_MspInit+0x4c>)
 80080b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80080b6:	603b      	str	r3, [r7, #0]
 80080b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80080ba:	2200      	movs	r2, #0
 80080bc:	210f      	movs	r1, #15
 80080be:	f06f 0001 	mvn.w	r0, #1
 80080c2:	f003 f811 	bl	800b0e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80080c6:	bf00      	nop
 80080c8:	3708      	adds	r7, #8
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	bf00      	nop
 80080d0:	40023800 	.word	0x40023800

080080d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b08c      	sub	sp, #48	@ 0x30
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80080dc:	f107 031c 	add.w	r3, r7, #28
 80080e0:	2200      	movs	r2, #0
 80080e2:	601a      	str	r2, [r3, #0]
 80080e4:	605a      	str	r2, [r3, #4]
 80080e6:	609a      	str	r2, [r3, #8]
 80080e8:	60da      	str	r2, [r3, #12]
 80080ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a36      	ldr	r2, [pc, #216]	@ (80081cc <HAL_ADC_MspInit+0xf8>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d124      	bne.n	8008140 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80080f6:	4b36      	ldr	r3, [pc, #216]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 80080f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080fa:	4a35      	ldr	r2, [pc, #212]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 80080fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008100:	6453      	str	r3, [r2, #68]	@ 0x44
 8008102:	4b33      	ldr	r3, [pc, #204]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 8008104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800810a:	61bb      	str	r3, [r7, #24]
 800810c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800810e:	4b30      	ldr	r3, [pc, #192]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 8008110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008112:	4a2f      	ldr	r2, [pc, #188]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 8008114:	f043 0301 	orr.w	r3, r3, #1
 8008118:	6313      	str	r3, [r2, #48]	@ 0x30
 800811a:	4b2d      	ldr	r3, [pc, #180]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 800811c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800811e:	f003 0301 	and.w	r3, r3, #1
 8008122:	617b      	str	r3, [r7, #20]
 8008124:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008126:	2301      	movs	r3, #1
 8008128:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800812a:	2303      	movs	r3, #3
 800812c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800812e:	2300      	movs	r3, #0
 8008130:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008132:	f107 031c 	add.w	r3, r7, #28
 8008136:	4619      	mov	r1, r3
 8008138:	4826      	ldr	r0, [pc, #152]	@ (80081d4 <HAL_ADC_MspInit+0x100>)
 800813a:	f003 fe8f 	bl	800be5c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800813e:	e041      	b.n	80081c4 <HAL_ADC_MspInit+0xf0>
  else if(hadc->Instance==ADC3)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4a24      	ldr	r2, [pc, #144]	@ (80081d8 <HAL_ADC_MspInit+0x104>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d13c      	bne.n	80081c4 <HAL_ADC_MspInit+0xf0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800814a:	4b21      	ldr	r3, [pc, #132]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 800814c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800814e:	4a20      	ldr	r2, [pc, #128]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 8008150:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008154:	6453      	str	r3, [r2, #68]	@ 0x44
 8008156:	4b1e      	ldr	r3, [pc, #120]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 8008158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800815a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800815e:	613b      	str	r3, [r7, #16]
 8008160:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8008162:	4b1b      	ldr	r3, [pc, #108]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 8008164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008166:	4a1a      	ldr	r2, [pc, #104]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 8008168:	f043 0320 	orr.w	r3, r3, #32
 800816c:	6313      	str	r3, [r2, #48]	@ 0x30
 800816e:	4b18      	ldr	r3, [pc, #96]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 8008170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008172:	f003 0320 	and.w	r3, r3, #32
 8008176:	60fb      	str	r3, [r7, #12]
 8008178:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800817a:	4b15      	ldr	r3, [pc, #84]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 800817c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800817e:	4a14      	ldr	r2, [pc, #80]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 8008180:	f043 0301 	orr.w	r3, r3, #1
 8008184:	6313      	str	r3, [r2, #48]	@ 0x30
 8008186:	4b12      	ldr	r3, [pc, #72]	@ (80081d0 <HAL_ADC_MspInit+0xfc>)
 8008188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800818a:	f003 0301 	and.w	r3, r3, #1
 800818e:	60bb      	str	r3, [r7, #8]
 8008190:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8008192:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8008196:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008198:	2303      	movs	r3, #3
 800819a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800819c:	2300      	movs	r3, #0
 800819e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80081a0:	f107 031c 	add.w	r3, r7, #28
 80081a4:	4619      	mov	r1, r3
 80081a6:	480d      	ldr	r0, [pc, #52]	@ (80081dc <HAL_ADC_MspInit+0x108>)
 80081a8:	f003 fe58 	bl	800be5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80081ac:	2301      	movs	r3, #1
 80081ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80081b0:	2303      	movs	r3, #3
 80081b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081b4:	2300      	movs	r3, #0
 80081b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80081b8:	f107 031c 	add.w	r3, r7, #28
 80081bc:	4619      	mov	r1, r3
 80081be:	4805      	ldr	r0, [pc, #20]	@ (80081d4 <HAL_ADC_MspInit+0x100>)
 80081c0:	f003 fe4c 	bl	800be5c <HAL_GPIO_Init>
}
 80081c4:	bf00      	nop
 80081c6:	3730      	adds	r7, #48	@ 0x30
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	40012000 	.word	0x40012000
 80081d0:	40023800 	.word	0x40023800
 80081d4:	40020000 	.word	0x40020000
 80081d8:	40012200 	.word	0x40012200
 80081dc:	40021400 	.word	0x40021400

080081e0 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b085      	sub	sp, #20
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a0a      	ldr	r2, [pc, #40]	@ (8008218 <HAL_DMA2D_MspInit+0x38>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d10b      	bne.n	800820a <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80081f2:	4b0a      	ldr	r3, [pc, #40]	@ (800821c <HAL_DMA2D_MspInit+0x3c>)
 80081f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081f6:	4a09      	ldr	r2, [pc, #36]	@ (800821c <HAL_DMA2D_MspInit+0x3c>)
 80081f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80081fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80081fe:	4b07      	ldr	r3, [pc, #28]	@ (800821c <HAL_DMA2D_MspInit+0x3c>)
 8008200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008202:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008206:	60fb      	str	r3, [r7, #12]
 8008208:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800820a:	bf00      	nop
 800820c:	3714      	adds	r7, #20
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop
 8008218:	4002b000 	.word	0x4002b000
 800821c:	40023800 	.word	0x40023800

08008220 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b08e      	sub	sp, #56	@ 0x38
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008228:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800822c:	2200      	movs	r2, #0
 800822e:	601a      	str	r2, [r3, #0]
 8008230:	605a      	str	r2, [r3, #4]
 8008232:	609a      	str	r2, [r3, #8]
 8008234:	60da      	str	r2, [r3, #12]
 8008236:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a55      	ldr	r2, [pc, #340]	@ (8008394 <HAL_LTDC_MspInit+0x174>)
 800823e:	4293      	cmp	r3, r2
 8008240:	f040 80a3 	bne.w	800838a <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8008244:	4b54      	ldr	r3, [pc, #336]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 8008246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008248:	4a53      	ldr	r2, [pc, #332]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 800824a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800824e:	6453      	str	r3, [r2, #68]	@ 0x44
 8008250:	4b51      	ldr	r3, [pc, #324]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 8008252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008254:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008258:	623b      	str	r3, [r7, #32]
 800825a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800825c:	4b4e      	ldr	r3, [pc, #312]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 800825e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008260:	4a4d      	ldr	r2, [pc, #308]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 8008262:	f043 0310 	orr.w	r3, r3, #16
 8008266:	6313      	str	r3, [r2, #48]	@ 0x30
 8008268:	4b4b      	ldr	r3, [pc, #300]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 800826a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800826c:	f003 0310 	and.w	r3, r3, #16
 8008270:	61fb      	str	r3, [r7, #28]
 8008272:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8008274:	4b48      	ldr	r3, [pc, #288]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 8008276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008278:	4a47      	ldr	r2, [pc, #284]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 800827a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800827e:	6313      	str	r3, [r2, #48]	@ 0x30
 8008280:	4b45      	ldr	r3, [pc, #276]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 8008282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008284:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008288:	61bb      	str	r3, [r7, #24]
 800828a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800828c:	4b42      	ldr	r3, [pc, #264]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 800828e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008290:	4a41      	ldr	r2, [pc, #260]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 8008292:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008296:	6313      	str	r3, [r2, #48]	@ 0x30
 8008298:	4b3f      	ldr	r3, [pc, #252]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 800829a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800829c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082a0:	617b      	str	r3, [r7, #20]
 80082a2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80082a4:	4b3c      	ldr	r3, [pc, #240]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 80082a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082a8:	4a3b      	ldr	r2, [pc, #236]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 80082aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80082b0:	4b39      	ldr	r3, [pc, #228]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 80082b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082b8:	613b      	str	r3, [r7, #16]
 80082ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80082bc:	4b36      	ldr	r3, [pc, #216]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 80082be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082c0:	4a35      	ldr	r2, [pc, #212]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 80082c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80082c8:	4b33      	ldr	r3, [pc, #204]	@ (8008398 <HAL_LTDC_MspInit+0x178>)
 80082ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082d0:	60fb      	str	r3, [r7, #12]
 80082d2:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80082d4:	2310      	movs	r3, #16
 80082d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082d8:	2302      	movs	r3, #2
 80082da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082dc:	2300      	movs	r3, #0
 80082de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80082e0:	2300      	movs	r3, #0
 80082e2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80082e4:	230e      	movs	r3, #14
 80082e6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80082e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80082ec:	4619      	mov	r1, r3
 80082ee:	482b      	ldr	r0, [pc, #172]	@ (800839c <HAL_LTDC_MspInit+0x17c>)
 80082f0:	f003 fdb4 	bl	800be5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80082f4:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80082f8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082fa:	2302      	movs	r3, #2
 80082fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082fe:	2300      	movs	r3, #0
 8008300:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008302:	2300      	movs	r3, #0
 8008304:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8008306:	230e      	movs	r3, #14
 8008308:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800830a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800830e:	4619      	mov	r1, r3
 8008310:	4823      	ldr	r0, [pc, #140]	@ (80083a0 <HAL_LTDC_MspInit+0x180>)
 8008312:	f003 fda3 	bl	800be5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8008316:	23f7      	movs	r3, #247	@ 0xf7
 8008318:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800831a:	2302      	movs	r3, #2
 800831c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800831e:	2300      	movs	r3, #0
 8008320:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008322:	2300      	movs	r3, #0
 8008324:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8008326:	230e      	movs	r3, #14
 8008328:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800832a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800832e:	4619      	mov	r1, r3
 8008330:	481c      	ldr	r0, [pc, #112]	@ (80083a4 <HAL_LTDC_MspInit+0x184>)
 8008332:	f003 fd93 	bl	800be5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8008336:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800833a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800833c:	2302      	movs	r3, #2
 800833e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008340:	2300      	movs	r3, #0
 8008342:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008344:	2300      	movs	r3, #0
 8008346:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8008348:	2309      	movs	r3, #9
 800834a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800834c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008350:	4619      	mov	r1, r3
 8008352:	4815      	ldr	r0, [pc, #84]	@ (80083a8 <HAL_LTDC_MspInit+0x188>)
 8008354:	f003 fd82 	bl	800be5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8008358:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 800835c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800835e:	2302      	movs	r3, #2
 8008360:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008362:	2300      	movs	r3, #0
 8008364:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008366:	2300      	movs	r3, #0
 8008368:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800836a:	230e      	movs	r3, #14
 800836c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800836e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008372:	4619      	mov	r1, r3
 8008374:	480d      	ldr	r0, [pc, #52]	@ (80083ac <HAL_LTDC_MspInit+0x18c>)
 8008376:	f003 fd71 	bl	800be5c <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800837a:	2200      	movs	r2, #0
 800837c:	2105      	movs	r1, #5
 800837e:	2058      	movs	r0, #88	@ 0x58
 8008380:	f002 feb2 	bl	800b0e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8008384:	2058      	movs	r0, #88	@ 0x58
 8008386:	f002 fecb 	bl	800b120 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800838a:	bf00      	nop
 800838c:	3738      	adds	r7, #56	@ 0x38
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}
 8008392:	bf00      	nop
 8008394:	40016800 	.word	0x40016800
 8008398:	40023800 	.word	0x40023800
 800839c:	40021000 	.word	0x40021000
 80083a0:	40022400 	.word	0x40022400
 80083a4:	40022800 	.word	0x40022800
 80083a8:	40021800 	.word	0x40021800
 80083ac:	40022000 	.word	0x40022000

080083b0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b08a      	sub	sp, #40	@ 0x28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80083b8:	f107 0314 	add.w	r3, r7, #20
 80083bc:	2200      	movs	r2, #0
 80083be:	601a      	str	r2, [r3, #0]
 80083c0:	605a      	str	r2, [r3, #4]
 80083c2:	609a      	str	r2, [r3, #8]
 80083c4:	60da      	str	r2, [r3, #12]
 80083c6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a65      	ldr	r2, [pc, #404]	@ (8008564 <HAL_SD_MspInit+0x1b4>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	f040 80c3 	bne.w	800855a <HAL_SD_MspInit+0x1aa>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80083d4:	4b64      	ldr	r3, [pc, #400]	@ (8008568 <HAL_SD_MspInit+0x1b8>)
 80083d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083d8:	4a63      	ldr	r2, [pc, #396]	@ (8008568 <HAL_SD_MspInit+0x1b8>)
 80083da:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80083de:	6453      	str	r3, [r2, #68]	@ 0x44
 80083e0:	4b61      	ldr	r3, [pc, #388]	@ (8008568 <HAL_SD_MspInit+0x1b8>)
 80083e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083e8:	613b      	str	r3, [r7, #16]
 80083ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80083ec:	4b5e      	ldr	r3, [pc, #376]	@ (8008568 <HAL_SD_MspInit+0x1b8>)
 80083ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083f0:	4a5d      	ldr	r2, [pc, #372]	@ (8008568 <HAL_SD_MspInit+0x1b8>)
 80083f2:	f043 0304 	orr.w	r3, r3, #4
 80083f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80083f8:	4b5b      	ldr	r3, [pc, #364]	@ (8008568 <HAL_SD_MspInit+0x1b8>)
 80083fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083fc:	f003 0304 	and.w	r3, r3, #4
 8008400:	60fb      	str	r3, [r7, #12]
 8008402:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008404:	4b58      	ldr	r3, [pc, #352]	@ (8008568 <HAL_SD_MspInit+0x1b8>)
 8008406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008408:	4a57      	ldr	r2, [pc, #348]	@ (8008568 <HAL_SD_MspInit+0x1b8>)
 800840a:	f043 0308 	orr.w	r3, r3, #8
 800840e:	6313      	str	r3, [r2, #48]	@ 0x30
 8008410:	4b55      	ldr	r3, [pc, #340]	@ (8008568 <HAL_SD_MspInit+0x1b8>)
 8008412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008414:	f003 0308 	and.w	r3, r3, #8
 8008418:	60bb      	str	r3, [r7, #8]
 800841a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 800841c:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8008420:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008422:	2302      	movs	r3, #2
 8008424:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008426:	2300      	movs	r3, #0
 8008428:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800842a:	2303      	movs	r3, #3
 800842c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800842e:	230c      	movs	r3, #12
 8008430:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008432:	f107 0314 	add.w	r3, r7, #20
 8008436:	4619      	mov	r1, r3
 8008438:	484c      	ldr	r0, [pc, #304]	@ (800856c <HAL_SD_MspInit+0x1bc>)
 800843a:	f003 fd0f 	bl	800be5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 800843e:	2304      	movs	r3, #4
 8008440:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008442:	2302      	movs	r3, #2
 8008444:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008446:	2300      	movs	r3, #0
 8008448:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800844a:	2303      	movs	r3, #3
 800844c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800844e:	230c      	movs	r3, #12
 8008450:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8008452:	f107 0314 	add.w	r3, r7, #20
 8008456:	4619      	mov	r1, r3
 8008458:	4845      	ldr	r0, [pc, #276]	@ (8008570 <HAL_SD_MspInit+0x1c0>)
 800845a:	f003 fcff 	bl	800be5c <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 800845e:	4b45      	ldr	r3, [pc, #276]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 8008460:	4a45      	ldr	r2, [pc, #276]	@ (8008578 <HAL_SD_MspInit+0x1c8>)
 8008462:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8008464:	4b43      	ldr	r3, [pc, #268]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 8008466:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800846a:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800846c:	4b41      	ldr	r3, [pc, #260]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 800846e:	2200      	movs	r2, #0
 8008470:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008472:	4b40      	ldr	r3, [pc, #256]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 8008474:	2200      	movs	r2, #0
 8008476:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008478:	4b3e      	ldr	r3, [pc, #248]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 800847a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800847e:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8008480:	4b3c      	ldr	r3, [pc, #240]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 8008482:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008486:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8008488:	4b3a      	ldr	r3, [pc, #232]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 800848a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800848e:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8008490:	4b38      	ldr	r3, [pc, #224]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 8008492:	2220      	movs	r2, #32
 8008494:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008496:	4b37      	ldr	r3, [pc, #220]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 8008498:	2200      	movs	r2, #0
 800849a:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800849c:	4b35      	ldr	r3, [pc, #212]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 800849e:	2204      	movs	r2, #4
 80084a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80084a2:	4b34      	ldr	r3, [pc, #208]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 80084a4:	2203      	movs	r2, #3
 80084a6:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 80084a8:	4b32      	ldr	r3, [pc, #200]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 80084aa:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80084ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80084b0:	4b30      	ldr	r3, [pc, #192]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 80084b2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80084b6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 80084b8:	482e      	ldr	r0, [pc, #184]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 80084ba:	f002 fe3f 	bl	800b13c <HAL_DMA_Init>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d001      	beq.n	80084c8 <HAL_SD_MspInit+0x118>
    {
      Error_Handler();
 80084c4:	f7fd fcd0 	bl	8005e68 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	4a2a      	ldr	r2, [pc, #168]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 80084cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80084ce:	4a29      	ldr	r2, [pc, #164]	@ (8008574 <HAL_SD_MspInit+0x1c4>)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 80084d4:	4b29      	ldr	r3, [pc, #164]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 80084d6:	4a2a      	ldr	r2, [pc, #168]	@ (8008580 <HAL_SD_MspInit+0x1d0>)
 80084d8:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 80084da:	4b28      	ldr	r3, [pc, #160]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 80084dc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80084e0:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80084e2:	4b26      	ldr	r3, [pc, #152]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 80084e4:	2240      	movs	r2, #64	@ 0x40
 80084e6:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80084e8:	4b24      	ldr	r3, [pc, #144]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 80084ea:	2200      	movs	r2, #0
 80084ec:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80084ee:	4b23      	ldr	r3, [pc, #140]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 80084f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80084f4:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80084f6:	4b21      	ldr	r3, [pc, #132]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 80084f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80084fc:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80084fe:	4b1f      	ldr	r3, [pc, #124]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 8008500:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8008504:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8008506:	4b1d      	ldr	r3, [pc, #116]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 8008508:	2220      	movs	r2, #32
 800850a:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800850c:	4b1b      	ldr	r3, [pc, #108]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 800850e:	2200      	movs	r2, #0
 8008510:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8008512:	4b1a      	ldr	r3, [pc, #104]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 8008514:	2204      	movs	r2, #4
 8008516:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8008518:	4b18      	ldr	r3, [pc, #96]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 800851a:	2203      	movs	r2, #3
 800851c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 800851e:	4b17      	ldr	r3, [pc, #92]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 8008520:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8008524:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8008526:	4b15      	ldr	r3, [pc, #84]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 8008528:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800852c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 800852e:	4813      	ldr	r0, [pc, #76]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 8008530:	f002 fe04 	bl	800b13c <HAL_DMA_Init>
 8008534:	4603      	mov	r3, r0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d001      	beq.n	800853e <HAL_SD_MspInit+0x18e>
    {
      Error_Handler();
 800853a:	f7fd fc95 	bl	8005e68 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	4a0e      	ldr	r2, [pc, #56]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 8008542:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008544:	4a0d      	ldr	r2, [pc, #52]	@ (800857c <HAL_SD_MspInit+0x1cc>)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 800854a:	2200      	movs	r2, #0
 800854c:	2105      	movs	r1, #5
 800854e:	2031      	movs	r0, #49	@ 0x31
 8008550:	f002 fdca 	bl	800b0e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8008554:	2031      	movs	r0, #49	@ 0x31
 8008556:	f002 fde3 	bl	800b120 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800855a:	bf00      	nop
 800855c:	3728      	adds	r7, #40	@ 0x28
 800855e:	46bd      	mov	sp, r7
 8008560:	bd80      	pop	{r7, pc}
 8008562:	bf00      	nop
 8008564:	40012c00 	.word	0x40012c00
 8008568:	40023800 	.word	0x40023800
 800856c:	40020800 	.word	0x40020800
 8008570:	40020c00 	.word	0x40020c00
 8008574:	200007ac 	.word	0x200007ac
 8008578:	40026458 	.word	0x40026458
 800857c:	2000080c 	.word	0x2000080c
 8008580:	400264a0 	.word	0x400264a0

08008584 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b0ac      	sub	sp, #176	@ 0xb0
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800858c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008590:	2200      	movs	r2, #0
 8008592:	601a      	str	r2, [r3, #0]
 8008594:	605a      	str	r2, [r3, #4]
 8008596:	609a      	str	r2, [r3, #8]
 8008598:	60da      	str	r2, [r3, #12]
 800859a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800859c:	f107 0318 	add.w	r3, r7, #24
 80085a0:	2284      	movs	r2, #132	@ 0x84
 80085a2:	2100      	movs	r1, #0
 80085a4:	4618      	mov	r0, r3
 80085a6:	f00d fd96 	bl	80160d6 <memset>
  if(huart->Instance==USART1)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a32      	ldr	r2, [pc, #200]	@ (8008678 <HAL_UART_MspInit+0xf4>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d15c      	bne.n	800866e <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80085b4:	2340      	movs	r3, #64	@ 0x40
 80085b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80085b8:	2300      	movs	r3, #0
 80085ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80085bc:	f107 0318 	add.w	r3, r7, #24
 80085c0:	4618      	mov	r0, r3
 80085c2:	f005 fd73 	bl	800e0ac <HAL_RCCEx_PeriphCLKConfig>
 80085c6:	4603      	mov	r3, r0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d001      	beq.n	80085d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80085cc:	f7fd fc4c 	bl	8005e68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80085d0:	4b2a      	ldr	r3, [pc, #168]	@ (800867c <HAL_UART_MspInit+0xf8>)
 80085d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085d4:	4a29      	ldr	r2, [pc, #164]	@ (800867c <HAL_UART_MspInit+0xf8>)
 80085d6:	f043 0310 	orr.w	r3, r3, #16
 80085da:	6453      	str	r3, [r2, #68]	@ 0x44
 80085dc:	4b27      	ldr	r3, [pc, #156]	@ (800867c <HAL_UART_MspInit+0xf8>)
 80085de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085e0:	f003 0310 	and.w	r3, r3, #16
 80085e4:	617b      	str	r3, [r7, #20]
 80085e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80085e8:	4b24      	ldr	r3, [pc, #144]	@ (800867c <HAL_UART_MspInit+0xf8>)
 80085ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085ec:	4a23      	ldr	r2, [pc, #140]	@ (800867c <HAL_UART_MspInit+0xf8>)
 80085ee:	f043 0302 	orr.w	r3, r3, #2
 80085f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80085f4:	4b21      	ldr	r3, [pc, #132]	@ (800867c <HAL_UART_MspInit+0xf8>)
 80085f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085f8:	f003 0302 	and.w	r3, r3, #2
 80085fc:	613b      	str	r3, [r7, #16]
 80085fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008600:	4b1e      	ldr	r3, [pc, #120]	@ (800867c <HAL_UART_MspInit+0xf8>)
 8008602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008604:	4a1d      	ldr	r2, [pc, #116]	@ (800867c <HAL_UART_MspInit+0xf8>)
 8008606:	f043 0301 	orr.w	r3, r3, #1
 800860a:	6313      	str	r3, [r2, #48]	@ 0x30
 800860c:	4b1b      	ldr	r3, [pc, #108]	@ (800867c <HAL_UART_MspInit+0xf8>)
 800860e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008610:	f003 0301 	and.w	r3, r3, #1
 8008614:	60fb      	str	r3, [r7, #12]
 8008616:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8008618:	2380      	movs	r3, #128	@ 0x80
 800861a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800861e:	2302      	movs	r3, #2
 8008620:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008624:	2300      	movs	r3, #0
 8008626:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800862a:	2300      	movs	r3, #0
 800862c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008630:	2307      	movs	r3, #7
 8008632:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8008636:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800863a:	4619      	mov	r1, r3
 800863c:	4810      	ldr	r0, [pc, #64]	@ (8008680 <HAL_UART_MspInit+0xfc>)
 800863e:	f003 fc0d 	bl	800be5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8008642:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008646:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800864a:	2302      	movs	r3, #2
 800864c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008650:	2300      	movs	r3, #0
 8008652:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008656:	2300      	movs	r3, #0
 8008658:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800865c:	2307      	movs	r3, #7
 800865e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8008662:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008666:	4619      	mov	r1, r3
 8008668:	4806      	ldr	r0, [pc, #24]	@ (8008684 <HAL_UART_MspInit+0x100>)
 800866a:	f003 fbf7 	bl	800be5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800866e:	bf00      	nop
 8008670:	37b0      	adds	r7, #176	@ 0xb0
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
 8008676:	bf00      	nop
 8008678:	40011000 	.word	0x40011000
 800867c:	40023800 	.word	0x40023800
 8008680:	40020400 	.word	0x40020400
 8008684:	40020000 	.word	0x40020000

08008688 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8008688:	b580      	push	{r7, lr}
 800868a:	b086      	sub	sp, #24
 800868c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800868e:	1d3b      	adds	r3, r7, #4
 8008690:	2200      	movs	r2, #0
 8008692:	601a      	str	r2, [r3, #0]
 8008694:	605a      	str	r2, [r3, #4]
 8008696:	609a      	str	r2, [r3, #8]
 8008698:	60da      	str	r2, [r3, #12]
 800869a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800869c:	4b42      	ldr	r3, [pc, #264]	@ (80087a8 <HAL_FMC_MspInit+0x120>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d17c      	bne.n	800879e <HAL_FMC_MspInit+0x116>
    return;
  }
  FMC_Initialized = 1;
 80086a4:	4b40      	ldr	r3, [pc, #256]	@ (80087a8 <HAL_FMC_MspInit+0x120>)
 80086a6:	2201      	movs	r2, #1
 80086a8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80086aa:	4b40      	ldr	r3, [pc, #256]	@ (80087ac <HAL_FMC_MspInit+0x124>)
 80086ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086ae:	4a3f      	ldr	r2, [pc, #252]	@ (80087ac <HAL_FMC_MspInit+0x124>)
 80086b0:	f043 0301 	orr.w	r3, r3, #1
 80086b4:	6393      	str	r3, [r2, #56]	@ 0x38
 80086b6:	4b3d      	ldr	r3, [pc, #244]	@ (80087ac <HAL_FMC_MspInit+0x124>)
 80086b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086ba:	f003 0301 	and.w	r3, r3, #1
 80086be:	603b      	str	r3, [r7, #0]
 80086c0:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80086c2:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80086c6:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086c8:	2302      	movs	r3, #2
 80086ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086cc:	2300      	movs	r3, #0
 80086ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80086d0:	2303      	movs	r3, #3
 80086d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80086d4:	230c      	movs	r3, #12
 80086d6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80086d8:	1d3b      	adds	r3, r7, #4
 80086da:	4619      	mov	r1, r3
 80086dc:	4834      	ldr	r0, [pc, #208]	@ (80087b0 <HAL_FMC_MspInit+0x128>)
 80086de:	f003 fbbd 	bl	800be5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80086e2:	2360      	movs	r3, #96	@ 0x60
 80086e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086e6:	2302      	movs	r3, #2
 80086e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086ea:	2300      	movs	r3, #0
 80086ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80086ee:	2303      	movs	r3, #3
 80086f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80086f2:	230c      	movs	r3, #12
 80086f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80086f6:	1d3b      	adds	r3, r7, #4
 80086f8:	4619      	mov	r1, r3
 80086fa:	482e      	ldr	r0, [pc, #184]	@ (80087b4 <HAL_FMC_MspInit+0x12c>)
 80086fc:	f003 fbae 	bl	800be5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8008700:	f248 1333 	movw	r3, #33075	@ 0x8133
 8008704:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008706:	2302      	movs	r3, #2
 8008708:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800870a:	2300      	movs	r3, #0
 800870c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800870e:	2303      	movs	r3, #3
 8008710:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008712:	230c      	movs	r3, #12
 8008714:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008716:	1d3b      	adds	r3, r7, #4
 8008718:	4619      	mov	r1, r3
 800871a:	4827      	ldr	r0, [pc, #156]	@ (80087b8 <HAL_FMC_MspInit+0x130>)
 800871c:	f003 fb9e 	bl	800be5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8008720:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8008724:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008726:	2302      	movs	r3, #2
 8008728:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800872a:	2300      	movs	r3, #0
 800872c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800872e:	2303      	movs	r3, #3
 8008730:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008732:	230c      	movs	r3, #12
 8008734:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008736:	1d3b      	adds	r3, r7, #4
 8008738:	4619      	mov	r1, r3
 800873a:	4820      	ldr	r0, [pc, #128]	@ (80087bc <HAL_FMC_MspInit+0x134>)
 800873c:	f003 fb8e 	bl	800be5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8008740:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8008744:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008746:	2302      	movs	r3, #2
 8008748:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800874a:	2300      	movs	r3, #0
 800874c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800874e:	2303      	movs	r3, #3
 8008750:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008752:	230c      	movs	r3, #12
 8008754:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008756:	1d3b      	adds	r3, r7, #4
 8008758:	4619      	mov	r1, r3
 800875a:	4819      	ldr	r0, [pc, #100]	@ (80087c0 <HAL_FMC_MspInit+0x138>)
 800875c:	f003 fb7e 	bl	800be5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8008760:	2328      	movs	r3, #40	@ 0x28
 8008762:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008764:	2302      	movs	r3, #2
 8008766:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008768:	2300      	movs	r3, #0
 800876a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800876c:	2303      	movs	r3, #3
 800876e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008770:	230c      	movs	r3, #12
 8008772:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8008774:	1d3b      	adds	r3, r7, #4
 8008776:	4619      	mov	r1, r3
 8008778:	4812      	ldr	r0, [pc, #72]	@ (80087c4 <HAL_FMC_MspInit+0x13c>)
 800877a:	f003 fb6f 	bl	800be5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 800877e:	2308      	movs	r3, #8
 8008780:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008782:	2302      	movs	r3, #2
 8008784:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008786:	2300      	movs	r3, #0
 8008788:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800878a:	2303      	movs	r3, #3
 800878c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800878e:	230c      	movs	r3, #12
 8008790:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8008792:	1d3b      	adds	r3, r7, #4
 8008794:	4619      	mov	r1, r3
 8008796:	480c      	ldr	r0, [pc, #48]	@ (80087c8 <HAL_FMC_MspInit+0x140>)
 8008798:	f003 fb60 	bl	800be5c <HAL_GPIO_Init>
 800879c:	e000      	b.n	80087a0 <HAL_FMC_MspInit+0x118>
    return;
 800879e:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80087a0:	3718      	adds	r7, #24
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	2000104c 	.word	0x2000104c
 80087ac:	40023800 	.word	0x40023800
 80087b0:	40021000 	.word	0x40021000
 80087b4:	40020400 	.word	0x40020400
 80087b8:	40021800 	.word	0x40021800
 80087bc:	40020c00 	.word	0x40020c00
 80087c0:	40021400 	.word	0x40021400
 80087c4:	40021c00 	.word	0x40021c00
 80087c8:	40020800 	.word	0x40020800

080087cc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b082      	sub	sp, #8
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80087d4:	f7ff ff58 	bl	8008688 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80087d8:	bf00      	nop
 80087da:	3708      	adds	r7, #8
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}

080087e0 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b08a      	sub	sp, #40	@ 0x28
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a61      	ldr	r2, [pc, #388]	@ (8008974 <HAL_SAI_MspInit+0x194>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d15b      	bne.n	80088aa <HAL_SAI_MspInit+0xca>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 80087f2:	4b61      	ldr	r3, [pc, #388]	@ (8008978 <HAL_SAI_MspInit+0x198>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d10b      	bne.n	8008812 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80087fa:	4b60      	ldr	r3, [pc, #384]	@ (800897c <HAL_SAI_MspInit+0x19c>)
 80087fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087fe:	4a5f      	ldr	r2, [pc, #380]	@ (800897c <HAL_SAI_MspInit+0x19c>)
 8008800:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008804:	6453      	str	r3, [r2, #68]	@ 0x44
 8008806:	4b5d      	ldr	r3, [pc, #372]	@ (800897c <HAL_SAI_MspInit+0x19c>)
 8008808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800880a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800880e:	613b      	str	r3, [r7, #16]
 8008810:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8008812:	4b59      	ldr	r3, [pc, #356]	@ (8008978 <HAL_SAI_MspInit+0x198>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	3301      	adds	r3, #1
 8008818:	4a57      	ldr	r2, [pc, #348]	@ (8008978 <HAL_SAI_MspInit+0x198>)
 800881a:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 800881c:	23f0      	movs	r3, #240	@ 0xf0
 800881e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008820:	2302      	movs	r3, #2
 8008822:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008824:	2300      	movs	r3, #0
 8008826:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008828:	2300      	movs	r3, #0
 800882a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800882c:	230a      	movs	r3, #10
 800882e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8008830:	f107 0314 	add.w	r3, r7, #20
 8008834:	4619      	mov	r1, r3
 8008836:	4852      	ldr	r0, [pc, #328]	@ (8008980 <HAL_SAI_MspInit+0x1a0>)
 8008838:	f003 fb10 	bl	800be5c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 800883c:	4b51      	ldr	r3, [pc, #324]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 800883e:	4a52      	ldr	r2, [pc, #328]	@ (8008988 <HAL_SAI_MspInit+0x1a8>)
 8008840:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8008842:	4b50      	ldr	r3, [pc, #320]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 8008844:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8008848:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800884a:	4b4e      	ldr	r3, [pc, #312]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 800884c:	2240      	movs	r2, #64	@ 0x40
 800884e:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8008850:	4b4c      	ldr	r3, [pc, #304]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 8008852:	2200      	movs	r2, #0
 8008854:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8008856:	4b4b      	ldr	r3, [pc, #300]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 8008858:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800885c:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800885e:	4b49      	ldr	r3, [pc, #292]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 8008860:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008864:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008866:	4b47      	ldr	r3, [pc, #284]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 8008868:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800886c:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 800886e:	4b45      	ldr	r3, [pc, #276]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 8008870:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008874:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8008876:	4b43      	ldr	r3, [pc, #268]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 8008878:	2200      	movs	r2, #0
 800887a:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800887c:	4b41      	ldr	r3, [pc, #260]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 800887e:	2200      	movs	r2, #0
 8008880:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8008882:	4840      	ldr	r0, [pc, #256]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 8008884:	f002 fc5a 	bl	800b13c <HAL_DMA_Init>
 8008888:	4603      	mov	r3, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d001      	beq.n	8008892 <HAL_SAI_MspInit+0xb2>
    {
      Error_Handler();
 800888e:	f7fd faeb 	bl	8005e68 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	4a3b      	ldr	r2, [pc, #236]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 8008896:	671a      	str	r2, [r3, #112]	@ 0x70
 8008898:	4a3a      	ldr	r2, [pc, #232]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	4a38      	ldr	r2, [pc, #224]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 80088a2:	66da      	str	r2, [r3, #108]	@ 0x6c
 80088a4:	4a37      	ldr	r2, [pc, #220]	@ (8008984 <HAL_SAI_MspInit+0x1a4>)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a37      	ldr	r2, [pc, #220]	@ (800898c <HAL_SAI_MspInit+0x1ac>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d15b      	bne.n	800896c <HAL_SAI_MspInit+0x18c>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 80088b4:	4b30      	ldr	r3, [pc, #192]	@ (8008978 <HAL_SAI_MspInit+0x198>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d10b      	bne.n	80088d4 <HAL_SAI_MspInit+0xf4>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80088bc:	4b2f      	ldr	r3, [pc, #188]	@ (800897c <HAL_SAI_MspInit+0x19c>)
 80088be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088c0:	4a2e      	ldr	r2, [pc, #184]	@ (800897c <HAL_SAI_MspInit+0x19c>)
 80088c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80088c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80088c8:	4b2c      	ldr	r3, [pc, #176]	@ (800897c <HAL_SAI_MspInit+0x19c>)
 80088ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088d0:	60fb      	str	r3, [r7, #12]
 80088d2:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 80088d4:	4b28      	ldr	r3, [pc, #160]	@ (8008978 <HAL_SAI_MspInit+0x198>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	3301      	adds	r3, #1
 80088da:	4a27      	ldr	r2, [pc, #156]	@ (8008978 <HAL_SAI_MspInit+0x198>)
 80088dc:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 80088de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088e4:	2302      	movs	r3, #2
 80088e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088e8:	2300      	movs	r3, #0
 80088ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088ec:	2300      	movs	r3, #0
 80088ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80088f0:	230a      	movs	r3, #10
 80088f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 80088f4:	f107 0314 	add.w	r3, r7, #20
 80088f8:	4619      	mov	r1, r3
 80088fa:	4825      	ldr	r0, [pc, #148]	@ (8008990 <HAL_SAI_MspInit+0x1b0>)
 80088fc:	f003 faae 	bl	800be5c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream7;
 8008900:	4b24      	ldr	r3, [pc, #144]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 8008902:	4a25      	ldr	r2, [pc, #148]	@ (8008998 <HAL_SAI_MspInit+0x1b8>)
 8008904:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_0;
 8008906:	4b23      	ldr	r3, [pc, #140]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 8008908:	2200      	movs	r2, #0
 800890a:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800890c:	4b21      	ldr	r3, [pc, #132]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 800890e:	2200      	movs	r2, #0
 8008910:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8008912:	4b20      	ldr	r3, [pc, #128]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 8008914:	2200      	movs	r2, #0
 8008916:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8008918:	4b1e      	ldr	r3, [pc, #120]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 800891a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800891e:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008920:	4b1c      	ldr	r3, [pc, #112]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 8008922:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008926:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008928:	4b1a      	ldr	r3, [pc, #104]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 800892a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800892e:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8008930:	4b18      	ldr	r3, [pc, #96]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 8008932:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008936:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8008938:	4b16      	ldr	r3, [pc, #88]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 800893a:	2200      	movs	r2, #0
 800893c:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800893e:	4b15      	ldr	r3, [pc, #84]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 8008940:	2200      	movs	r2, #0
 8008942:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8008944:	4813      	ldr	r0, [pc, #76]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 8008946:	f002 fbf9 	bl	800b13c <HAL_DMA_Init>
 800894a:	4603      	mov	r3, r0
 800894c:	2b00      	cmp	r3, #0
 800894e:	d001      	beq.n	8008954 <HAL_SAI_MspInit+0x174>
    {
      Error_Handler();
 8008950:	f7fd fa8a 	bl	8005e68 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	4a0f      	ldr	r2, [pc, #60]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 8008958:	671a      	str	r2, [r3, #112]	@ 0x70
 800895a:	4a0e      	ldr	r2, [pc, #56]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	4a0c      	ldr	r2, [pc, #48]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 8008964:	66da      	str	r2, [r3, #108]	@ 0x6c
 8008966:	4a0b      	ldr	r2, [pc, #44]	@ (8008994 <HAL_SAI_MspInit+0x1b4>)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 800896c:	bf00      	nop
 800896e:	3728      	adds	r7, #40	@ 0x28
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}
 8008974:	40015c04 	.word	0x40015c04
 8008978:	20001050 	.word	0x20001050
 800897c:	40023800 	.word	0x40023800
 8008980:	40022000 	.word	0x40022000
 8008984:	20000668 	.word	0x20000668
 8008988:	40026470 	.word	0x40026470
 800898c:	40015c24 	.word	0x40015c24
 8008990:	40021800 	.word	0x40021800
 8008994:	200006c8 	.word	0x200006c8
 8008998:	400264b8 	.word	0x400264b8

0800899c <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b082      	sub	sp, #8
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a23      	ldr	r2, [pc, #140]	@ (8008a38 <HAL_SAI_MspDeInit+0x9c>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d11c      	bne.n	80089e8 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 80089ae:	4b23      	ldr	r3, [pc, #140]	@ (8008a3c <HAL_SAI_MspDeInit+0xa0>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	3b01      	subs	r3, #1
 80089b4:	4a21      	ldr	r2, [pc, #132]	@ (8008a3c <HAL_SAI_MspDeInit+0xa0>)
 80089b6:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 80089b8:	4b20      	ldr	r3, [pc, #128]	@ (8008a3c <HAL_SAI_MspDeInit+0xa0>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d105      	bne.n	80089cc <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 80089c0:	4b1f      	ldr	r3, [pc, #124]	@ (8008a40 <HAL_SAI_MspDeInit+0xa4>)
 80089c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089c4:	4a1e      	ldr	r2, [pc, #120]	@ (8008a40 <HAL_SAI_MspDeInit+0xa4>)
 80089c6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80089ca:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 80089cc:	21f0      	movs	r1, #240	@ 0xf0
 80089ce:	481d      	ldr	r0, [pc, #116]	@ (8008a44 <HAL_SAI_MspDeInit+0xa8>)
 80089d0:	f003 fbf0 	bl	800c1b4 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089d8:	4618      	mov	r0, r3
 80089da:	f002 fc5d 	bl	800b298 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089e2:	4618      	mov	r0, r3
 80089e4:	f002 fc58 	bl	800b298 <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a16      	ldr	r2, [pc, #88]	@ (8008a48 <HAL_SAI_MspDeInit+0xac>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d11d      	bne.n	8008a2e <HAL_SAI_MspDeInit+0x92>
    {
    SAI2_client --;
 80089f2:	4b12      	ldr	r3, [pc, #72]	@ (8008a3c <HAL_SAI_MspDeInit+0xa0>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	3b01      	subs	r3, #1
 80089f8:	4a10      	ldr	r2, [pc, #64]	@ (8008a3c <HAL_SAI_MspDeInit+0xa0>)
 80089fa:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 80089fc:	4b0f      	ldr	r3, [pc, #60]	@ (8008a3c <HAL_SAI_MspDeInit+0xa0>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d105      	bne.n	8008a10 <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 8008a04:	4b0e      	ldr	r3, [pc, #56]	@ (8008a40 <HAL_SAI_MspDeInit+0xa4>)
 8008a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a08:	4a0d      	ldr	r2, [pc, #52]	@ (8008a40 <HAL_SAI_MspDeInit+0xa4>)
 8008a0a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008a0e:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 8008a10:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008a14:	480d      	ldr	r0, [pc, #52]	@ (8008a4c <HAL_SAI_MspDeInit+0xb0>)
 8008a16:	f003 fbcd 	bl	800c1b4 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f002 fc3a 	bl	800b298 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a28:	4618      	mov	r0, r3
 8008a2a:	f002 fc35 	bl	800b298 <HAL_DMA_DeInit>
    }
}
 8008a2e:	bf00      	nop
 8008a30:	3708      	adds	r7, #8
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}
 8008a36:	bf00      	nop
 8008a38:	40015c04 	.word	0x40015c04
 8008a3c:	20001050 	.word	0x20001050
 8008a40:	40023800 	.word	0x40023800
 8008a44:	40022000 	.word	0x40022000
 8008a48:	40015c24 	.word	0x40015c24
 8008a4c:	40021800 	.word	0x40021800

08008a50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b08e      	sub	sp, #56	@ 0x38
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8008a60:	4b33      	ldr	r3, [pc, #204]	@ (8008b30 <HAL_InitTick+0xe0>)
 8008a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a64:	4a32      	ldr	r2, [pc, #200]	@ (8008b30 <HAL_InitTick+0xe0>)
 8008a66:	f043 0310 	orr.w	r3, r3, #16
 8008a6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8008a6c:	4b30      	ldr	r3, [pc, #192]	@ (8008b30 <HAL_InitTick+0xe0>)
 8008a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a70:	f003 0310 	and.w	r3, r3, #16
 8008a74:	60fb      	str	r3, [r7, #12]
 8008a76:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8008a78:	f107 0210 	add.w	r2, r7, #16
 8008a7c:	f107 0314 	add.w	r3, r7, #20
 8008a80:	4611      	mov	r1, r2
 8008a82:	4618      	mov	r0, r3
 8008a84:	f005 fae0 	bl	800e048 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8008a88:	6a3b      	ldr	r3, [r7, #32]
 8008a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8008a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d103      	bne.n	8008a9a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8008a92:	f005 fab1 	bl	800dff8 <HAL_RCC_GetPCLK1Freq>
 8008a96:	6378      	str	r0, [r7, #52]	@ 0x34
 8008a98:	e004      	b.n	8008aa4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8008a9a:	f005 faad 	bl	800dff8 <HAL_RCC_GetPCLK1Freq>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	005b      	lsls	r3, r3, #1
 8008aa2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8008aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aa6:	4a23      	ldr	r2, [pc, #140]	@ (8008b34 <HAL_InitTick+0xe4>)
 8008aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8008aac:	0c9b      	lsrs	r3, r3, #18
 8008aae:	3b01      	subs	r3, #1
 8008ab0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8008ab2:	4b21      	ldr	r3, [pc, #132]	@ (8008b38 <HAL_InitTick+0xe8>)
 8008ab4:	4a21      	ldr	r2, [pc, #132]	@ (8008b3c <HAL_InitTick+0xec>)
 8008ab6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8008ab8:	4b1f      	ldr	r3, [pc, #124]	@ (8008b38 <HAL_InitTick+0xe8>)
 8008aba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8008abe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8008ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8008b38 <HAL_InitTick+0xe8>)
 8008ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ac4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8008ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8008b38 <HAL_InitTick+0xe8>)
 8008ac8:	2200      	movs	r2, #0
 8008aca:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008acc:	4b1a      	ldr	r3, [pc, #104]	@ (8008b38 <HAL_InitTick+0xe8>)
 8008ace:	2200      	movs	r2, #0
 8008ad0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008ad2:	4b19      	ldr	r3, [pc, #100]	@ (8008b38 <HAL_InitTick+0xe8>)
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8008ad8:	4817      	ldr	r0, [pc, #92]	@ (8008b38 <HAL_InitTick+0xe8>)
 8008ada:	f007 fe2e 	bl	801073a <HAL_TIM_Base_Init>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8008ae4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d11b      	bne.n	8008b24 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8008aec:	4812      	ldr	r0, [pc, #72]	@ (8008b38 <HAL_InitTick+0xe8>)
 8008aee:	f007 fe85 	bl	80107fc <HAL_TIM_Base_Start_IT>
 8008af2:	4603      	mov	r3, r0
 8008af4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8008af8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d111      	bne.n	8008b24 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008b00:	2036      	movs	r0, #54	@ 0x36
 8008b02:	f002 fb0d 	bl	800b120 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2b0f      	cmp	r3, #15
 8008b0a:	d808      	bhi.n	8008b1e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	6879      	ldr	r1, [r7, #4]
 8008b10:	2036      	movs	r0, #54	@ 0x36
 8008b12:	f002 fae9 	bl	800b0e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008b16:	4a0a      	ldr	r2, [pc, #40]	@ (8008b40 <HAL_InitTick+0xf0>)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6013      	str	r3, [r2, #0]
 8008b1c:	e002      	b.n	8008b24 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8008b24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3738      	adds	r7, #56	@ 0x38
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}
 8008b30:	40023800 	.word	0x40023800
 8008b34:	431bde83 	.word	0x431bde83
 8008b38:	20001054 	.word	0x20001054
 8008b3c:	40001000 	.word	0x40001000
 8008b40:	20000094 	.word	0x20000094

08008b44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008b44:	b480      	push	{r7}
 8008b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008b48:	bf00      	nop
 8008b4a:	e7fd      	b.n	8008b48 <NMI_Handler+0x4>

08008b4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008b50:	bf00      	nop
 8008b52:	e7fd      	b.n	8008b50 <HardFault_Handler+0x4>

08008b54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008b54:	b480      	push	{r7}
 8008b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008b58:	bf00      	nop
 8008b5a:	e7fd      	b.n	8008b58 <MemManage_Handler+0x4>

08008b5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008b60:	bf00      	nop
 8008b62:	e7fd      	b.n	8008b60 <BusFault_Handler+0x4>

08008b64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008b64:	b480      	push	{r7}
 8008b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008b68:	bf00      	nop
 8008b6a:	e7fd      	b.n	8008b68 <UsageFault_Handler+0x4>

08008b6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008b70:	bf00      	nop
 8008b72:	46bd      	mov	sp, r7
 8008b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b78:	4770      	bx	lr
	...

08008b7c <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8008b80:	4802      	ldr	r0, [pc, #8]	@ (8008b8c <SDMMC1_IRQHandler+0x10>)
 8008b82:	f006 fea1 	bl	800f8c8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8008b86:	bf00      	nop
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	20000728 	.word	0x20000728

08008b90 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008b94:	4802      	ldr	r0, [pc, #8]	@ (8008ba0 <TIM6_DAC_IRQHandler+0x10>)
 8008b96:	f007 fea9 	bl	80108ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8008b9a:	bf00      	nop
 8008b9c:	bd80      	pop	{r7, pc}
 8008b9e:	bf00      	nop
 8008ba0:	20001054 	.word	0x20001054

08008ba4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8008ba8:	4802      	ldr	r0, [pc, #8]	@ (8008bb4 <DMA2_Stream3_IRQHandler+0x10>)
 8008baa:	f002 fc55 	bl	800b458 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8008bae:	bf00      	nop
 8008bb0:	bd80      	pop	{r7, pc}
 8008bb2:	bf00      	nop
 8008bb4:	200007ac 	.word	0x200007ac

08008bb8 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8008bbc:	4802      	ldr	r0, [pc, #8]	@ (8008bc8 <DMA2_Stream4_IRQHandler+0x10>)
 8008bbe:	f002 fc4b 	bl	800b458 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8008bc2:	bf00      	nop
 8008bc4:	bd80      	pop	{r7, pc}
 8008bc6:	bf00      	nop
 8008bc8:	20000668 	.word	0x20000668

08008bcc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8008bd0:	4802      	ldr	r0, [pc, #8]	@ (8008bdc <DMA2_Stream6_IRQHandler+0x10>)
 8008bd2:	f002 fc41 	bl	800b458 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8008bd6:	bf00      	nop
 8008bd8:	bd80      	pop	{r7, pc}
 8008bda:	bf00      	nop
 8008bdc:	2000080c 	.word	0x2000080c

08008be0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8008be4:	4802      	ldr	r0, [pc, #8]	@ (8008bf0 <DMA2_Stream7_IRQHandler+0x10>)
 8008be6:	f002 fc37 	bl	800b458 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8008bea:	bf00      	nop
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	bf00      	nop
 8008bf0:	200006c8 	.word	0x200006c8

08008bf4 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8008bf8:	4802      	ldr	r0, [pc, #8]	@ (8008c04 <LTDC_IRQHandler+0x10>)
 8008bfa:	f004 fa93 	bl	800d124 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8008bfe:	bf00      	nop
 8008c00:	bd80      	pop	{r7, pc}
 8008c02:	bf00      	nop
 8008c04:	200004b8 	.word	0x200004b8

08008c08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	af00      	add	r7, sp, #0
	return 1;
 8008c0c:	2301      	movs	r3, #1
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr

08008c18 <_kill>:

int _kill(int pid, int sig)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b082      	sub	sp, #8
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8008c22:	f00d fb0d 	bl	8016240 <__errno>
 8008c26:	4603      	mov	r3, r0
 8008c28:	2216      	movs	r2, #22
 8008c2a:	601a      	str	r2, [r3, #0]
	return -1;
 8008c2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3708      	adds	r7, #8
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}

08008c38 <_exit>:

void _exit (int status)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b082      	sub	sp, #8
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8008c40:	f04f 31ff 	mov.w	r1, #4294967295
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f7ff ffe7 	bl	8008c18 <_kill>
	while (1) {}		/* Make sure we hang here */
 8008c4a:	bf00      	nop
 8008c4c:	e7fd      	b.n	8008c4a <_exit+0x12>

08008c4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b086      	sub	sp, #24
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	60f8      	str	r0, [r7, #12]
 8008c56:	60b9      	str	r1, [r7, #8]
 8008c58:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	617b      	str	r3, [r7, #20]
 8008c5e:	e00a      	b.n	8008c76 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008c60:	f3af 8000 	nop.w
 8008c64:	4601      	mov	r1, r0
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	1c5a      	adds	r2, r3, #1
 8008c6a:	60ba      	str	r2, [r7, #8]
 8008c6c:	b2ca      	uxtb	r2, r1
 8008c6e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008c70:	697b      	ldr	r3, [r7, #20]
 8008c72:	3301      	adds	r3, #1
 8008c74:	617b      	str	r3, [r7, #20]
 8008c76:	697a      	ldr	r2, [r7, #20]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	429a      	cmp	r2, r3
 8008c7c:	dbf0      	blt.n	8008c60 <_read+0x12>
	}

return len;
 8008c7e:	687b      	ldr	r3, [r7, #4]
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3718      	adds	r7, #24
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}

08008c88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b086      	sub	sp, #24
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	60f8      	str	r0, [r7, #12]
 8008c90:	60b9      	str	r1, [r7, #8]
 8008c92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008c94:	2300      	movs	r3, #0
 8008c96:	617b      	str	r3, [r7, #20]
 8008c98:	e009      	b.n	8008cae <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	1c5a      	adds	r2, r3, #1
 8008c9e:	60ba      	str	r2, [r7, #8]
 8008ca0:	781b      	ldrb	r3, [r3, #0]
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	3301      	adds	r3, #1
 8008cac:	617b      	str	r3, [r7, #20]
 8008cae:	697a      	ldr	r2, [r7, #20]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	dbf1      	blt.n	8008c9a <_write+0x12>
	}
	return len;
 8008cb6:	687b      	ldr	r3, [r7, #4]
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3718      	adds	r7, #24
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}

08008cc0 <_close>:

int _close(int file)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b083      	sub	sp, #12
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
	return -1;
 8008cc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	370c      	adds	r7, #12
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr

08008cd8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b083      	sub	sp, #12
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008ce8:	605a      	str	r2, [r3, #4]
	return 0;
 8008cea:	2300      	movs	r3, #0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	370c      	adds	r7, #12
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <_isatty>:

int _isatty(int file)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
	return 1;
 8008d00:	2301      	movs	r3, #1
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	370c      	adds	r7, #12
 8008d06:	46bd      	mov	sp, r7
 8008d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0c:	4770      	bx	lr

08008d0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008d0e:	b480      	push	{r7}
 8008d10:	b085      	sub	sp, #20
 8008d12:	af00      	add	r7, sp, #0
 8008d14:	60f8      	str	r0, [r7, #12]
 8008d16:	60b9      	str	r1, [r7, #8]
 8008d18:	607a      	str	r2, [r7, #4]
	return 0;
 8008d1a:	2300      	movs	r3, #0
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3714      	adds	r7, #20
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr

08008d28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b086      	sub	sp, #24
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008d30:	4a14      	ldr	r2, [pc, #80]	@ (8008d84 <_sbrk+0x5c>)
 8008d32:	4b15      	ldr	r3, [pc, #84]	@ (8008d88 <_sbrk+0x60>)
 8008d34:	1ad3      	subs	r3, r2, r3
 8008d36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008d3c:	4b13      	ldr	r3, [pc, #76]	@ (8008d8c <_sbrk+0x64>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d102      	bne.n	8008d4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008d44:	4b11      	ldr	r3, [pc, #68]	@ (8008d8c <_sbrk+0x64>)
 8008d46:	4a12      	ldr	r2, [pc, #72]	@ (8008d90 <_sbrk+0x68>)
 8008d48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008d4a:	4b10      	ldr	r3, [pc, #64]	@ (8008d8c <_sbrk+0x64>)
 8008d4c:	681a      	ldr	r2, [r3, #0]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	4413      	add	r3, r2
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d207      	bcs.n	8008d68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008d58:	f00d fa72 	bl	8016240 <__errno>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	220c      	movs	r2, #12
 8008d60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008d62:	f04f 33ff 	mov.w	r3, #4294967295
 8008d66:	e009      	b.n	8008d7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008d68:	4b08      	ldr	r3, [pc, #32]	@ (8008d8c <_sbrk+0x64>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008d6e:	4b07      	ldr	r3, [pc, #28]	@ (8008d8c <_sbrk+0x64>)
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	4413      	add	r3, r2
 8008d76:	4a05      	ldr	r2, [pc, #20]	@ (8008d8c <_sbrk+0x64>)
 8008d78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3718      	adds	r7, #24
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}
 8008d84:	20050000 	.word	0x20050000
 8008d88:	00000800 	.word	0x00000800
 8008d8c:	200010a0 	.word	0x200010a0
 8008d90:	20009808 	.word	0x20009808

08008d94 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008d94:	b480      	push	{r7}
 8008d96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008d98:	4b06      	ldr	r3, [pc, #24]	@ (8008db4 <SystemInit+0x20>)
 8008d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d9e:	4a05      	ldr	r2, [pc, #20]	@ (8008db4 <SystemInit+0x20>)
 8008da0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008da4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008da8:	bf00      	nop
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop
 8008db4:	e000ed00 	.word	0xe000ed00

08008db8 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b088      	sub	sp, #32
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	607b      	str	r3, [r7, #4]
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	81fb      	strh	r3, [r7, #14]
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	81bb      	strh	r3, [r7, #12]
 8008dc8:	4613      	mov	r3, r2
 8008dca:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8008dd0:	89bb      	ldrh	r3, [r7, #12]
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8008dd6:	89bb      	ldrh	r3, [r7, #12]
 8008dd8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008ddc:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 8008dde:	2300      	movs	r3, #0
 8008de0:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8008de2:	f7fd f99d 	bl	8006120 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8008de6:	89fb      	ldrh	r3, [r7, #14]
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	2203      	movs	r2, #3
 8008dec:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8008df0:	4618      	mov	r0, r3
 8008df2:	f001 fc35 	bl	800a660 <CODEC_IO_Write>
 8008df6:	4603      	mov	r3, r0
 8008df8:	461a      	mov	r2, r3
 8008dfa:	69fb      	ldr	r3, [r7, #28]
 8008dfc:	4413      	add	r3, r2
 8008dfe:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8008e00:	89fb      	ldrh	r3, [r7, #14]
 8008e02:	b2db      	uxtb	r3, r3
 8008e04:	2200      	movs	r2, #0
 8008e06:	f640 0117 	movw	r1, #2071	@ 0x817
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f001 fc28 	bl	800a660 <CODEC_IO_Write>
 8008e10:	4603      	mov	r3, r0
 8008e12:	461a      	mov	r2, r3
 8008e14:	69fb      	ldr	r3, [r7, #28]
 8008e16:	4413      	add	r3, r2
 8008e18:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8008e1a:	89fb      	ldrh	r3, [r7, #14]
 8008e1c:	b2db      	uxtb	r3, r3
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8008e24:	4618      	mov	r0, r3
 8008e26:	f001 fc1b 	bl	800a660 <CODEC_IO_Write>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	69fb      	ldr	r3, [r7, #28]
 8008e30:	4413      	add	r3, r2
 8008e32:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8008e34:	89fb      	ldrh	r3, [r7, #14]
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	226c      	movs	r2, #108	@ 0x6c
 8008e3a:	2139      	movs	r1, #57	@ 0x39
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f001 fc0f 	bl	800a660 <CODEC_IO_Write>
 8008e42:	4603      	mov	r3, r0
 8008e44:	461a      	mov	r2, r3
 8008e46:	69fb      	ldr	r3, [r7, #28]
 8008e48:	4413      	add	r3, r2
 8008e4a:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8008e4c:	8afb      	ldrh	r3, [r7, #22]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d00c      	beq.n	8008e6c <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8008e52:	89fb      	ldrh	r3, [r7, #14]
 8008e54:	b2db      	uxtb	r3, r3
 8008e56:	2213      	movs	r2, #19
 8008e58:	2101      	movs	r1, #1
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f001 fc00 	bl	800a660 <CODEC_IO_Write>
 8008e60:	4603      	mov	r3, r0
 8008e62:	461a      	mov	r2, r3
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	4413      	add	r3, r2
 8008e68:	61fb      	str	r3, [r7, #28]
 8008e6a:	e00b      	b.n	8008e84 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8008e6c:	89fb      	ldrh	r3, [r7, #14]
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	2203      	movs	r2, #3
 8008e72:	2101      	movs	r1, #1
 8008e74:	4618      	mov	r0, r3
 8008e76:	f001 fbf3 	bl	800a660 <CODEC_IO_Write>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	69fb      	ldr	r3, [r7, #28]
 8008e80:	4413      	add	r3, r2
 8008e82:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 8008e84:	2032      	movs	r0, #50	@ 0x32
 8008e86:	f7fd f9b3 	bl	80061f0 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 8008e8a:	8b3b      	ldrh	r3, [r7, #24]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	f000 815f 	beq.w	8009150 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 8008e92:	4bae      	ldr	r3, [pc, #696]	@ (800914c <wm8994_Init+0x394>)
 8008e94:	2201      	movs	r2, #1
 8008e96:	601a      	str	r2, [r3, #0]

    switch (output_device)
 8008e98:	8b3b      	ldrh	r3, [r7, #24]
 8008e9a:	2b03      	cmp	r3, #3
 8008e9c:	f000 808c 	beq.w	8008fb8 <wm8994_Init+0x200>
 8008ea0:	2b03      	cmp	r3, #3
 8008ea2:	f300 8111 	bgt.w	80090c8 <wm8994_Init+0x310>
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d002      	beq.n	8008eb0 <wm8994_Init+0xf8>
 8008eaa:	2b02      	cmp	r3, #2
 8008eac:	d042      	beq.n	8008f34 <wm8994_Init+0x17c>
 8008eae:	e10b      	b.n	80090c8 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8008eb0:	89fb      	ldrh	r3, [r7, #14]
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8008eb8:	2105      	movs	r1, #5
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f001 fbd0 	bl	800a660 <CODEC_IO_Write>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	69fb      	ldr	r3, [r7, #28]
 8008ec6:	4413      	add	r3, r2
 8008ec8:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8008eca:	89fb      	ldrh	r3, [r7, #14]
 8008ecc:	b2db      	uxtb	r3, r3
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f240 6101 	movw	r1, #1537	@ 0x601
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	f001 fbc3 	bl	800a660 <CODEC_IO_Write>
 8008eda:	4603      	mov	r3, r0
 8008edc:	461a      	mov	r2, r3
 8008ede:	69fb      	ldr	r3, [r7, #28]
 8008ee0:	4413      	add	r3, r2
 8008ee2:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8008ee4:	89fb      	ldrh	r3, [r7, #14]
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	2200      	movs	r2, #0
 8008eea:	f240 6102 	movw	r1, #1538	@ 0x602
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f001 fbb6 	bl	800a660 <CODEC_IO_Write>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	69fb      	ldr	r3, [r7, #28]
 8008efa:	4413      	add	r3, r2
 8008efc:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8008efe:	89fb      	ldrh	r3, [r7, #14]
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	2202      	movs	r2, #2
 8008f04:	f240 6104 	movw	r1, #1540	@ 0x604
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f001 fba9 	bl	800a660 <CODEC_IO_Write>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	461a      	mov	r2, r3
 8008f12:	69fb      	ldr	r3, [r7, #28]
 8008f14:	4413      	add	r3, r2
 8008f16:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8008f18:	89fb      	ldrh	r3, [r7, #14]
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	2202      	movs	r2, #2
 8008f1e:	f240 6105 	movw	r1, #1541	@ 0x605
 8008f22:	4618      	mov	r0, r3
 8008f24:	f001 fb9c 	bl	800a660 <CODEC_IO_Write>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	69fb      	ldr	r3, [r7, #28]
 8008f2e:	4413      	add	r3, r2
 8008f30:	61fb      	str	r3, [r7, #28]
      break;
 8008f32:	e110      	b.n	8009156 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8008f34:	89fb      	ldrh	r3, [r7, #14]
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	f240 3203 	movw	r2, #771	@ 0x303
 8008f3c:	2105      	movs	r1, #5
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f001 fb8e 	bl	800a660 <CODEC_IO_Write>
 8008f44:	4603      	mov	r3, r0
 8008f46:	461a      	mov	r2, r3
 8008f48:	69fb      	ldr	r3, [r7, #28]
 8008f4a:	4413      	add	r3, r2
 8008f4c:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8008f4e:	89fb      	ldrh	r3, [r7, #14]
 8008f50:	b2db      	uxtb	r3, r3
 8008f52:	2201      	movs	r2, #1
 8008f54:	f240 6101 	movw	r1, #1537	@ 0x601
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f001 fb81 	bl	800a660 <CODEC_IO_Write>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	461a      	mov	r2, r3
 8008f62:	69fb      	ldr	r3, [r7, #28]
 8008f64:	4413      	add	r3, r2
 8008f66:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8008f68:	89fb      	ldrh	r3, [r7, #14]
 8008f6a:	b2db      	uxtb	r3, r3
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	f240 6102 	movw	r1, #1538	@ 0x602
 8008f72:	4618      	mov	r0, r3
 8008f74:	f001 fb74 	bl	800a660 <CODEC_IO_Write>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	69fb      	ldr	r3, [r7, #28]
 8008f7e:	4413      	add	r3, r2
 8008f80:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8008f82:	89fb      	ldrh	r3, [r7, #14]
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	2200      	movs	r2, #0
 8008f88:	f240 6104 	movw	r1, #1540	@ 0x604
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f001 fb67 	bl	800a660 <CODEC_IO_Write>
 8008f92:	4603      	mov	r3, r0
 8008f94:	461a      	mov	r2, r3
 8008f96:	69fb      	ldr	r3, [r7, #28]
 8008f98:	4413      	add	r3, r2
 8008f9a:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8008f9c:	89fb      	ldrh	r3, [r7, #14]
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	f240 6105 	movw	r1, #1541	@ 0x605
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f001 fb5a 	bl	800a660 <CODEC_IO_Write>
 8008fac:	4603      	mov	r3, r0
 8008fae:	461a      	mov	r2, r3
 8008fb0:	69fb      	ldr	r3, [r7, #28]
 8008fb2:	4413      	add	r3, r2
 8008fb4:	61fb      	str	r3, [r7, #28]
      break;
 8008fb6:	e0ce      	b.n	8009156 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8008fb8:	8afb      	ldrh	r3, [r7, #22]
 8008fba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fbe:	d141      	bne.n	8009044 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8008fc0:	89fb      	ldrh	r3, [r7, #14]
 8008fc2:	b2db      	uxtb	r3, r3
 8008fc4:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8008fc8:	2105      	movs	r1, #5
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f001 fb48 	bl	800a660 <CODEC_IO_Write>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	69fb      	ldr	r3, [r7, #28]
 8008fd6:	4413      	add	r3, r2
 8008fd8:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 8008fda:	89fb      	ldrh	r3, [r7, #14]
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	2203      	movs	r2, #3
 8008fe0:	f240 6101 	movw	r1, #1537	@ 0x601
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	f001 fb3b 	bl	800a660 <CODEC_IO_Write>
 8008fea:	4603      	mov	r3, r0
 8008fec:	461a      	mov	r2, r3
 8008fee:	69fb      	ldr	r3, [r7, #28]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8008ff4:	89fb      	ldrh	r3, [r7, #14]
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	2203      	movs	r2, #3
 8008ffa:	f240 6102 	movw	r1, #1538	@ 0x602
 8008ffe:	4618      	mov	r0, r3
 8009000:	f001 fb2e 	bl	800a660 <CODEC_IO_Write>
 8009004:	4603      	mov	r3, r0
 8009006:	461a      	mov	r2, r3
 8009008:	69fb      	ldr	r3, [r7, #28]
 800900a:	4413      	add	r3, r2
 800900c:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 800900e:	89fb      	ldrh	r3, [r7, #14]
 8009010:	b2db      	uxtb	r3, r3
 8009012:	2203      	movs	r2, #3
 8009014:	f240 6104 	movw	r1, #1540	@ 0x604
 8009018:	4618      	mov	r0, r3
 800901a:	f001 fb21 	bl	800a660 <CODEC_IO_Write>
 800901e:	4603      	mov	r3, r0
 8009020:	461a      	mov	r2, r3
 8009022:	69fb      	ldr	r3, [r7, #28]
 8009024:	4413      	add	r3, r2
 8009026:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8009028:	89fb      	ldrh	r3, [r7, #14]
 800902a:	b2db      	uxtb	r3, r3
 800902c:	2203      	movs	r2, #3
 800902e:	f240 6105 	movw	r1, #1541	@ 0x605
 8009032:	4618      	mov	r0, r3
 8009034:	f001 fb14 	bl	800a660 <CODEC_IO_Write>
 8009038:	4603      	mov	r3, r0
 800903a:	461a      	mov	r2, r3
 800903c:	69fb      	ldr	r3, [r7, #28]
 800903e:	4413      	add	r3, r2
 8009040:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 8009042:	e088      	b.n	8009156 <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8009044:	89fb      	ldrh	r3, [r7, #14]
 8009046:	b2db      	uxtb	r3, r3
 8009048:	f640 720f 	movw	r2, #3855	@ 0xf0f
 800904c:	2105      	movs	r1, #5
 800904e:	4618      	mov	r0, r3
 8009050:	f001 fb06 	bl	800a660 <CODEC_IO_Write>
 8009054:	4603      	mov	r3, r0
 8009056:	461a      	mov	r2, r3
 8009058:	69fb      	ldr	r3, [r7, #28]
 800905a:	4413      	add	r3, r2
 800905c:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800905e:	89fb      	ldrh	r3, [r7, #14]
 8009060:	b2db      	uxtb	r3, r3
 8009062:	2201      	movs	r2, #1
 8009064:	f240 6101 	movw	r1, #1537	@ 0x601
 8009068:	4618      	mov	r0, r3
 800906a:	f001 faf9 	bl	800a660 <CODEC_IO_Write>
 800906e:	4603      	mov	r3, r0
 8009070:	461a      	mov	r2, r3
 8009072:	69fb      	ldr	r3, [r7, #28]
 8009074:	4413      	add	r3, r2
 8009076:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8009078:	89fb      	ldrh	r3, [r7, #14]
 800907a:	b2db      	uxtb	r3, r3
 800907c:	2201      	movs	r2, #1
 800907e:	f240 6102 	movw	r1, #1538	@ 0x602
 8009082:	4618      	mov	r0, r3
 8009084:	f001 faec 	bl	800a660 <CODEC_IO_Write>
 8009088:	4603      	mov	r3, r0
 800908a:	461a      	mov	r2, r3
 800908c:	69fb      	ldr	r3, [r7, #28]
 800908e:	4413      	add	r3, r2
 8009090:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8009092:	89fb      	ldrh	r3, [r7, #14]
 8009094:	b2db      	uxtb	r3, r3
 8009096:	2202      	movs	r2, #2
 8009098:	f240 6104 	movw	r1, #1540	@ 0x604
 800909c:	4618      	mov	r0, r3
 800909e:	f001 fadf 	bl	800a660 <CODEC_IO_Write>
 80090a2:	4603      	mov	r3, r0
 80090a4:	461a      	mov	r2, r3
 80090a6:	69fb      	ldr	r3, [r7, #28]
 80090a8:	4413      	add	r3, r2
 80090aa:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 80090ac:	89fb      	ldrh	r3, [r7, #14]
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	2202      	movs	r2, #2
 80090b2:	f240 6105 	movw	r1, #1541	@ 0x605
 80090b6:	4618      	mov	r0, r3
 80090b8:	f001 fad2 	bl	800a660 <CODEC_IO_Write>
 80090bc:	4603      	mov	r3, r0
 80090be:	461a      	mov	r2, r3
 80090c0:	69fb      	ldr	r3, [r7, #28]
 80090c2:	4413      	add	r3, r2
 80090c4:	61fb      	str	r3, [r7, #28]
      break;
 80090c6:	e046      	b.n	8009156 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80090c8:	89fb      	ldrh	r3, [r7, #14]
 80090ca:	b2db      	uxtb	r3, r3
 80090cc:	f240 3203 	movw	r2, #771	@ 0x303
 80090d0:	2105      	movs	r1, #5
 80090d2:	4618      	mov	r0, r3
 80090d4:	f001 fac4 	bl	800a660 <CODEC_IO_Write>
 80090d8:	4603      	mov	r3, r0
 80090da:	461a      	mov	r2, r3
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	4413      	add	r3, r2
 80090e0:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80090e2:	89fb      	ldrh	r3, [r7, #14]
 80090e4:	b2db      	uxtb	r3, r3
 80090e6:	2201      	movs	r2, #1
 80090e8:	f240 6101 	movw	r1, #1537	@ 0x601
 80090ec:	4618      	mov	r0, r3
 80090ee:	f001 fab7 	bl	800a660 <CODEC_IO_Write>
 80090f2:	4603      	mov	r3, r0
 80090f4:	461a      	mov	r2, r3
 80090f6:	69fb      	ldr	r3, [r7, #28]
 80090f8:	4413      	add	r3, r2
 80090fa:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80090fc:	89fb      	ldrh	r3, [r7, #14]
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	2201      	movs	r2, #1
 8009102:	f240 6102 	movw	r1, #1538	@ 0x602
 8009106:	4618      	mov	r0, r3
 8009108:	f001 faaa 	bl	800a660 <CODEC_IO_Write>
 800910c:	4603      	mov	r3, r0
 800910e:	461a      	mov	r2, r3
 8009110:	69fb      	ldr	r3, [r7, #28]
 8009112:	4413      	add	r3, r2
 8009114:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8009116:	89fb      	ldrh	r3, [r7, #14]
 8009118:	b2db      	uxtb	r3, r3
 800911a:	2200      	movs	r2, #0
 800911c:	f240 6104 	movw	r1, #1540	@ 0x604
 8009120:	4618      	mov	r0, r3
 8009122:	f001 fa9d 	bl	800a660 <CODEC_IO_Write>
 8009126:	4603      	mov	r3, r0
 8009128:	461a      	mov	r2, r3
 800912a:	69fb      	ldr	r3, [r7, #28]
 800912c:	4413      	add	r3, r2
 800912e:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8009130:	89fb      	ldrh	r3, [r7, #14]
 8009132:	b2db      	uxtb	r3, r3
 8009134:	2200      	movs	r2, #0
 8009136:	f240 6105 	movw	r1, #1541	@ 0x605
 800913a:	4618      	mov	r0, r3
 800913c:	f001 fa90 	bl	800a660 <CODEC_IO_Write>
 8009140:	4603      	mov	r3, r0
 8009142:	461a      	mov	r2, r3
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	4413      	add	r3, r2
 8009148:	61fb      	str	r3, [r7, #28]
      break;
 800914a:	e004      	b.n	8009156 <wm8994_Init+0x39e>
 800914c:	200010a4 	.word	0x200010a4
    }
  }
  else
  {
    outputEnabled = 0;
 8009150:	4ba5      	ldr	r3, [pc, #660]	@ (80093e8 <wm8994_Init+0x630>)
 8009152:	2200      	movs	r2, #0
 8009154:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 8009156:	8afb      	ldrh	r3, [r7, #22]
 8009158:	2b00      	cmp	r3, #0
 800915a:	f000 81c3 	beq.w	80094e4 <wm8994_Init+0x72c>
  {
    inputEnabled = 1;
 800915e:	4ba3      	ldr	r3, [pc, #652]	@ (80093ec <wm8994_Init+0x634>)
 8009160:	2201      	movs	r2, #1
 8009162:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8009164:	8afb      	ldrh	r3, [r7, #22]
 8009166:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800916a:	f000 8141 	beq.w	80093f0 <wm8994_Init+0x638>
 800916e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009172:	f300 81b3 	bgt.w	80094dc <wm8994_Init+0x724>
 8009176:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800917a:	d05a      	beq.n	8009232 <wm8994_Init+0x47a>
 800917c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009180:	f300 81ac 	bgt.w	80094dc <wm8994_Init+0x724>
 8009184:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009188:	f000 80de 	beq.w	8009348 <wm8994_Init+0x590>
 800918c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009190:	f040 81a4 	bne.w	80094dc <wm8994_Init+0x724>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 8009194:	89fb      	ldrh	r3, [r7, #14]
 8009196:	b2db      	uxtb	r3, r3
 8009198:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 800919c:	2104      	movs	r1, #4
 800919e:	4618      	mov	r0, r3
 80091a0:	f001 fa5e 	bl	800a660 <CODEC_IO_Write>
 80091a4:	4603      	mov	r3, r0
 80091a6:	461a      	mov	r2, r3
 80091a8:	69fb      	ldr	r3, [r7, #28]
 80091aa:	4413      	add	r3, r2
 80091ac:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80091ae:	89fb      	ldrh	r3, [r7, #14]
 80091b0:	b2db      	uxtb	r3, r3
 80091b2:	22db      	movs	r2, #219	@ 0xdb
 80091b4:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80091b8:	4618      	mov	r0, r3
 80091ba:	f001 fa51 	bl	800a660 <CODEC_IO_Write>
 80091be:	4603      	mov	r3, r0
 80091c0:	461a      	mov	r2, r3
 80091c2:	69fb      	ldr	r3, [r7, #28]
 80091c4:	4413      	add	r3, r2
 80091c6:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 80091c8:	89fb      	ldrh	r3, [r7, #14]
 80091ca:	b2db      	uxtb	r3, r3
 80091cc:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 80091d0:	2102      	movs	r1, #2
 80091d2:	4618      	mov	r0, r3
 80091d4:	f001 fa44 	bl	800a660 <CODEC_IO_Write>
 80091d8:	4603      	mov	r3, r0
 80091da:	461a      	mov	r2, r3
 80091dc:	69fb      	ldr	r3, [r7, #28]
 80091de:	4413      	add	r3, r2
 80091e0:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 80091e2:	89fb      	ldrh	r3, [r7, #14]
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	2202      	movs	r2, #2
 80091e8:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 80091ec:	4618      	mov	r0, r3
 80091ee:	f001 fa37 	bl	800a660 <CODEC_IO_Write>
 80091f2:	4603      	mov	r3, r0
 80091f4:	461a      	mov	r2, r3
 80091f6:	69fb      	ldr	r3, [r7, #28]
 80091f8:	4413      	add	r3, r2
 80091fa:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 80091fc:	89fb      	ldrh	r3, [r7, #14]
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	2202      	movs	r2, #2
 8009202:	f240 6109 	movw	r1, #1545	@ 0x609
 8009206:	4618      	mov	r0, r3
 8009208:	f001 fa2a 	bl	800a660 <CODEC_IO_Write>
 800920c:	4603      	mov	r3, r0
 800920e:	461a      	mov	r2, r3
 8009210:	69fb      	ldr	r3, [r7, #28]
 8009212:	4413      	add	r3, r2
 8009214:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 8009216:	89fb      	ldrh	r3, [r7, #14]
 8009218:	b2db      	uxtb	r3, r3
 800921a:	220e      	movs	r2, #14
 800921c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8009220:	4618      	mov	r0, r3
 8009222:	f001 fa1d 	bl	800a660 <CODEC_IO_Write>
 8009226:	4603      	mov	r3, r0
 8009228:	461a      	mov	r2, r3
 800922a:	69fb      	ldr	r3, [r7, #28]
 800922c:	4413      	add	r3, r2
 800922e:	61fb      	str	r3, [r7, #28]
      break;
 8009230:	e15b      	b.n	80094ea <wm8994_Init+0x732>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 8009232:	89fb      	ldrh	r3, [r7, #14]
 8009234:	b2db      	uxtb	r3, r3
 8009236:	2211      	movs	r2, #17
 8009238:	2128      	movs	r1, #40	@ 0x28
 800923a:	4618      	mov	r0, r3
 800923c:	f001 fa10 	bl	800a660 <CODEC_IO_Write>
 8009240:	4603      	mov	r3, r0
 8009242:	461a      	mov	r2, r3
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	4413      	add	r3, r2
 8009248:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +0dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0020);
 800924a:	89fb      	ldrh	r3, [r7, #14]
 800924c:	b2db      	uxtb	r3, r3
 800924e:	2220      	movs	r2, #32
 8009250:	2129      	movs	r1, #41	@ 0x29
 8009252:	4618      	mov	r0, r3
 8009254:	f001 fa04 	bl	800a660 <CODEC_IO_Write>
 8009258:	4603      	mov	r3, r0
 800925a:	461a      	mov	r2, r3
 800925c:	69fb      	ldr	r3, [r7, #28]
 800925e:	4413      	add	r3, r2
 8009260:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0020);
 8009262:	89fb      	ldrh	r3, [r7, #14]
 8009264:	b2db      	uxtb	r3, r3
 8009266:	2220      	movs	r2, #32
 8009268:	212a      	movs	r1, #42	@ 0x2a
 800926a:	4618      	mov	r0, r3
 800926c:	f001 f9f8 	bl	800a660 <CODEC_IO_Write>
 8009270:	4603      	mov	r3, r0
 8009272:	461a      	mov	r2, r3
 8009274:	69fb      	ldr	r3, [r7, #28]
 8009276:	4413      	add	r3, r2
 8009278:	61fb      	str	r3, [r7, #28]
      counter += CODEC_IO_Write(DeviceAddr, 0x2B, 0x0000);
 800927a:	89fb      	ldrh	r3, [r7, #14]
 800927c:	b2db      	uxtb	r3, r3
 800927e:	2200      	movs	r2, #0
 8009280:	212b      	movs	r1, #43	@ 0x2b
 8009282:	4618      	mov	r0, r3
 8009284:	f001 f9ec 	bl	800a660 <CODEC_IO_Write>
 8009288:	4603      	mov	r3, r0
 800928a:	461a      	mov	r2, r3
 800928c:	69fb      	ldr	r3, [r7, #28]
 800928e:	4413      	add	r3, r2
 8009290:	61fb      	str	r3, [r7, #28]
      counter += CODEC_IO_Write(DeviceAddr, 0x2C, 0x0000);
 8009292:	89fb      	ldrh	r3, [r7, #14]
 8009294:	b2db      	uxtb	r3, r3
 8009296:	2200      	movs	r2, #0
 8009298:	212c      	movs	r1, #44	@ 0x2c
 800929a:	4618      	mov	r0, r3
 800929c:	f001 f9e0 	bl	800a660 <CODEC_IO_Write>
 80092a0:	4603      	mov	r3, r0
 80092a2:	461a      	mov	r2, r3
 80092a4:	69fb      	ldr	r3, [r7, #28]
 80092a6:	4413      	add	r3, r2
 80092a8:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 80092aa:	89fb      	ldrh	r3, [r7, #14]
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	f240 3203 	movw	r2, #771	@ 0x303
 80092b2:	2104      	movs	r1, #4
 80092b4:	4618      	mov	r0, r3
 80092b6:	f001 f9d3 	bl	800a660 <CODEC_IO_Write>
 80092ba:	4603      	mov	r3, r0
 80092bc:	461a      	mov	r2, r3
 80092be:	69fb      	ldr	r3, [r7, #28]
 80092c0:	4413      	add	r3, r2
 80092c2:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80092c4:	89fb      	ldrh	r3, [r7, #14]
 80092c6:	b2db      	uxtb	r3, r3
 80092c8:	22db      	movs	r2, #219	@ 0xdb
 80092ca:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80092ce:	4618      	mov	r0, r3
 80092d0:	f001 f9c6 	bl	800a660 <CODEC_IO_Write>
 80092d4:	4603      	mov	r3, r0
 80092d6:	461a      	mov	r2, r3
 80092d8:	69fb      	ldr	r3, [r7, #28]
 80092da:	4413      	add	r3, r2
 80092dc:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80092de:	89fb      	ldrh	r3, [r7, #14]
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	f246 3250 	movw	r2, #25424	@ 0x6350
 80092e6:	2102      	movs	r1, #2
 80092e8:	4618      	mov	r0, r3
 80092ea:	f001 f9b9 	bl	800a660 <CODEC_IO_Write>
 80092ee:	4603      	mov	r3, r0
 80092f0:	461a      	mov	r2, r3
 80092f2:	69fb      	ldr	r3, [r7, #28]
 80092f4:	4413      	add	r3, r2
 80092f6:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80092f8:	89fb      	ldrh	r3, [r7, #14]
 80092fa:	b2db      	uxtb	r3, r3
 80092fc:	2202      	movs	r2, #2
 80092fe:	f240 6106 	movw	r1, #1542	@ 0x606
 8009302:	4618      	mov	r0, r3
 8009304:	f001 f9ac 	bl	800a660 <CODEC_IO_Write>
 8009308:	4603      	mov	r3, r0
 800930a:	461a      	mov	r2, r3
 800930c:	69fb      	ldr	r3, [r7, #28]
 800930e:	4413      	add	r3, r2
 8009310:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8009312:	89fb      	ldrh	r3, [r7, #14]
 8009314:	b2db      	uxtb	r3, r3
 8009316:	2202      	movs	r2, #2
 8009318:	f240 6107 	movw	r1, #1543	@ 0x607
 800931c:	4618      	mov	r0, r3
 800931e:	f001 f99f 	bl	800a660 <CODEC_IO_Write>
 8009322:	4603      	mov	r3, r0
 8009324:	461a      	mov	r2, r3
 8009326:	69fb      	ldr	r3, [r7, #28]
 8009328:	4413      	add	r3, r2
 800932a:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 800932c:	89fb      	ldrh	r3, [r7, #14]
 800932e:	b2db      	uxtb	r3, r3
 8009330:	220d      	movs	r2, #13
 8009332:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8009336:	4618      	mov	r0, r3
 8009338:	f001 f992 	bl	800a660 <CODEC_IO_Write>
 800933c:	4603      	mov	r3, r0
 800933e:	461a      	mov	r2, r3
 8009340:	69fb      	ldr	r3, [r7, #28]
 8009342:	4413      	add	r3, r2
 8009344:	61fb      	str	r3, [r7, #28]
      break;
 8009346:	e0d0      	b.n	80094ea <wm8994_Init+0x732>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8009348:	89fb      	ldrh	r3, [r7, #14]
 800934a:	b2db      	uxtb	r3, r3
 800934c:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 8009350:	2104      	movs	r1, #4
 8009352:	4618      	mov	r0, r3
 8009354:	f001 f984 	bl	800a660 <CODEC_IO_Write>
 8009358:	4603      	mov	r3, r0
 800935a:	461a      	mov	r2, r3
 800935c:	69fb      	ldr	r3, [r7, #28]
 800935e:	4413      	add	r3, r2
 8009360:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8009362:	89fb      	ldrh	r3, [r7, #14]
 8009364:	b2db      	uxtb	r3, r3
 8009366:	22db      	movs	r2, #219	@ 0xdb
 8009368:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800936c:	4618      	mov	r0, r3
 800936e:	f001 f977 	bl	800a660 <CODEC_IO_Write>
 8009372:	4603      	mov	r3, r0
 8009374:	461a      	mov	r2, r3
 8009376:	69fb      	ldr	r3, [r7, #28]
 8009378:	4413      	add	r3, r2
 800937a:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 800937c:	89fb      	ldrh	r3, [r7, #14]
 800937e:	b2db      	uxtb	r3, r3
 8009380:	f246 3250 	movw	r2, #25424	@ 0x6350
 8009384:	2102      	movs	r1, #2
 8009386:	4618      	mov	r0, r3
 8009388:	f001 f96a 	bl	800a660 <CODEC_IO_Write>
 800938c:	4603      	mov	r3, r0
 800938e:	461a      	mov	r2, r3
 8009390:	69fb      	ldr	r3, [r7, #28]
 8009392:	4413      	add	r3, r2
 8009394:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8009396:	89fb      	ldrh	r3, [r7, #14]
 8009398:	b2db      	uxtb	r3, r3
 800939a:	2202      	movs	r2, #2
 800939c:	f240 6106 	movw	r1, #1542	@ 0x606
 80093a0:	4618      	mov	r0, r3
 80093a2:	f001 f95d 	bl	800a660 <CODEC_IO_Write>
 80093a6:	4603      	mov	r3, r0
 80093a8:	461a      	mov	r2, r3
 80093aa:	69fb      	ldr	r3, [r7, #28]
 80093ac:	4413      	add	r3, r2
 80093ae:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80093b0:	89fb      	ldrh	r3, [r7, #14]
 80093b2:	b2db      	uxtb	r3, r3
 80093b4:	2202      	movs	r2, #2
 80093b6:	f240 6107 	movw	r1, #1543	@ 0x607
 80093ba:	4618      	mov	r0, r3
 80093bc:	f001 f950 	bl	800a660 <CODEC_IO_Write>
 80093c0:	4603      	mov	r3, r0
 80093c2:	461a      	mov	r2, r3
 80093c4:	69fb      	ldr	r3, [r7, #28]
 80093c6:	4413      	add	r3, r2
 80093c8:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80093ca:	89fb      	ldrh	r3, [r7, #14]
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	220d      	movs	r2, #13
 80093d0:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80093d4:	4618      	mov	r0, r3
 80093d6:	f001 f943 	bl	800a660 <CODEC_IO_Write>
 80093da:	4603      	mov	r3, r0
 80093dc:	461a      	mov	r2, r3
 80093de:	69fb      	ldr	r3, [r7, #28]
 80093e0:	4413      	add	r3, r2
 80093e2:	61fb      	str	r3, [r7, #28]
      break; 
 80093e4:	e081      	b.n	80094ea <wm8994_Init+0x732>
 80093e6:	bf00      	nop
 80093e8:	200010a4 	.word	0x200010a4
 80093ec:	200010a8 	.word	0x200010a8
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 80093f0:	89fb      	ldrh	r3, [r7, #14]
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	f640 723c 	movw	r2, #3900	@ 0xf3c
 80093f8:	2104      	movs	r1, #4
 80093fa:	4618      	mov	r0, r3
 80093fc:	f001 f930 	bl	800a660 <CODEC_IO_Write>
 8009400:	4603      	mov	r3, r0
 8009402:	461a      	mov	r2, r3
 8009404:	69fb      	ldr	r3, [r7, #28]
 8009406:	4413      	add	r3, r2
 8009408:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800940a:	89fb      	ldrh	r3, [r7, #14]
 800940c:	b2db      	uxtb	r3, r3
 800940e:	22db      	movs	r2, #219	@ 0xdb
 8009410:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8009414:	4618      	mov	r0, r3
 8009416:	f001 f923 	bl	800a660 <CODEC_IO_Write>
 800941a:	4603      	mov	r3, r0
 800941c:	461a      	mov	r2, r3
 800941e:	69fb      	ldr	r3, [r7, #28]
 8009420:	4413      	add	r3, r2
 8009422:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8009424:	89fb      	ldrh	r3, [r7, #14]
 8009426:	b2db      	uxtb	r3, r3
 8009428:	22db      	movs	r2, #219	@ 0xdb
 800942a:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800942e:	4618      	mov	r0, r3
 8009430:	f001 f916 	bl	800a660 <CODEC_IO_Write>
 8009434:	4603      	mov	r3, r0
 8009436:	461a      	mov	r2, r3
 8009438:	69fb      	ldr	r3, [r7, #28]
 800943a:	4413      	add	r3, r2
 800943c:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 800943e:	89fb      	ldrh	r3, [r7, #14]
 8009440:	b2db      	uxtb	r3, r3
 8009442:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 8009446:	2102      	movs	r1, #2
 8009448:	4618      	mov	r0, r3
 800944a:	f001 f909 	bl	800a660 <CODEC_IO_Write>
 800944e:	4603      	mov	r3, r0
 8009450:	461a      	mov	r2, r3
 8009452:	69fb      	ldr	r3, [r7, #28]
 8009454:	4413      	add	r3, r2
 8009456:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8009458:	89fb      	ldrh	r3, [r7, #14]
 800945a:	b2db      	uxtb	r3, r3
 800945c:	2202      	movs	r2, #2
 800945e:	f240 6106 	movw	r1, #1542	@ 0x606
 8009462:	4618      	mov	r0, r3
 8009464:	f001 f8fc 	bl	800a660 <CODEC_IO_Write>
 8009468:	4603      	mov	r3, r0
 800946a:	461a      	mov	r2, r3
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	4413      	add	r3, r2
 8009470:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8009472:	89fb      	ldrh	r3, [r7, #14]
 8009474:	b2db      	uxtb	r3, r3
 8009476:	2202      	movs	r2, #2
 8009478:	f240 6107 	movw	r1, #1543	@ 0x607
 800947c:	4618      	mov	r0, r3
 800947e:	f001 f8ef 	bl	800a660 <CODEC_IO_Write>
 8009482:	4603      	mov	r3, r0
 8009484:	461a      	mov	r2, r3
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	4413      	add	r3, r2
 800948a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 800948c:	89fb      	ldrh	r3, [r7, #14]
 800948e:	b2db      	uxtb	r3, r3
 8009490:	2202      	movs	r2, #2
 8009492:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8009496:	4618      	mov	r0, r3
 8009498:	f001 f8e2 	bl	800a660 <CODEC_IO_Write>
 800949c:	4603      	mov	r3, r0
 800949e:	461a      	mov	r2, r3
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	4413      	add	r3, r2
 80094a4:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 80094a6:	89fb      	ldrh	r3, [r7, #14]
 80094a8:	b2db      	uxtb	r3, r3
 80094aa:	2202      	movs	r2, #2
 80094ac:	f240 6109 	movw	r1, #1545	@ 0x609
 80094b0:	4618      	mov	r0, r3
 80094b2:	f001 f8d5 	bl	800a660 <CODEC_IO_Write>
 80094b6:	4603      	mov	r3, r0
 80094b8:	461a      	mov	r2, r3
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	4413      	add	r3, r2
 80094be:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80094c0:	89fb      	ldrh	r3, [r7, #14]
 80094c2:	b2db      	uxtb	r3, r3
 80094c4:	220d      	movs	r2, #13
 80094c6:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80094ca:	4618      	mov	r0, r3
 80094cc:	f001 f8c8 	bl	800a660 <CODEC_IO_Write>
 80094d0:	4603      	mov	r3, r0
 80094d2:	461a      	mov	r2, r3
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	4413      	add	r3, r2
 80094d8:	61fb      	str	r3, [r7, #28]
      break;    
 80094da:	e006      	b.n	80094ea <wm8994_Init+0x732>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 80094dc:	69fb      	ldr	r3, [r7, #28]
 80094de:	3301      	adds	r3, #1
 80094e0:	61fb      	str	r3, [r7, #28]
      break;
 80094e2:	e002      	b.n	80094ea <wm8994_Init+0x732>
    }
  }
  else
  {
    inputEnabled = 0;
 80094e4:	4ba4      	ldr	r3, [pc, #656]	@ (8009778 <wm8994_Init+0x9c0>)
 80094e6:	2200      	movs	r2, #0
 80094e8:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	4aa3      	ldr	r2, [pc, #652]	@ (800977c <wm8994_Init+0x9c4>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d079      	beq.n	80095e6 <wm8994_Init+0x82e>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	4aa1      	ldr	r2, [pc, #644]	@ (800977c <wm8994_Init+0x9c4>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	f200 80ad 	bhi.w	8009656 <wm8994_Init+0x89e>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8009502:	4293      	cmp	r3, r2
 8009504:	d061      	beq.n	80095ca <wm8994_Init+0x812>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800950c:	4293      	cmp	r3, r2
 800950e:	f200 80a2 	bhi.w	8009656 <wm8994_Init+0x89e>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8009518:	4293      	cmp	r3, r2
 800951a:	f000 808e 	beq.w	800963a <wm8994_Init+0x882>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8009524:	4293      	cmp	r3, r2
 8009526:	f200 8096 	bhi.w	8009656 <wm8994_Init+0x89e>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8009530:	d03d      	beq.n	80095ae <wm8994_Init+0x7f6>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8009538:	f200 808d 	bhi.w	8009656 <wm8994_Init+0x89e>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f245 6222 	movw	r2, #22050	@ 0x5622
 8009542:	4293      	cmp	r3, r2
 8009544:	d06b      	beq.n	800961e <wm8994_Init+0x866>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	f245 6222 	movw	r2, #22050	@ 0x5622
 800954c:	4293      	cmp	r3, r2
 800954e:	f200 8082 	bhi.w	8009656 <wm8994_Init+0x89e>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8009558:	d01b      	beq.n	8009592 <wm8994_Init+0x7da>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8009560:	d879      	bhi.n	8009656 <wm8994_Init+0x89e>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8009568:	d005      	beq.n	8009576 <wm8994_Init+0x7be>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8009570:	4293      	cmp	r3, r2
 8009572:	d046      	beq.n	8009602 <wm8994_Init+0x84a>
 8009574:	e06f      	b.n	8009656 <wm8994_Init+0x89e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8009576:	89fb      	ldrh	r3, [r7, #14]
 8009578:	b2db      	uxtb	r3, r3
 800957a:	2203      	movs	r2, #3
 800957c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8009580:	4618      	mov	r0, r3
 8009582:	f001 f86d 	bl	800a660 <CODEC_IO_Write>
 8009586:	4603      	mov	r3, r0
 8009588:	461a      	mov	r2, r3
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	4413      	add	r3, r2
 800958e:	61fb      	str	r3, [r7, #28]
    break;
 8009590:	e06f      	b.n	8009672 <wm8994_Init+0x8ba>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8009592:	89fb      	ldrh	r3, [r7, #14]
 8009594:	b2db      	uxtb	r3, r3
 8009596:	2233      	movs	r2, #51	@ 0x33
 8009598:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800959c:	4618      	mov	r0, r3
 800959e:	f001 f85f 	bl	800a660 <CODEC_IO_Write>
 80095a2:	4603      	mov	r3, r0
 80095a4:	461a      	mov	r2, r3
 80095a6:	69fb      	ldr	r3, [r7, #28]
 80095a8:	4413      	add	r3, r2
 80095aa:	61fb      	str	r3, [r7, #28]
    break;
 80095ac:	e061      	b.n	8009672 <wm8994_Init+0x8ba>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 80095ae:	89fb      	ldrh	r3, [r7, #14]
 80095b0:	b2db      	uxtb	r3, r3
 80095b2:	2263      	movs	r2, #99	@ 0x63
 80095b4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80095b8:	4618      	mov	r0, r3
 80095ba:	f001 f851 	bl	800a660 <CODEC_IO_Write>
 80095be:	4603      	mov	r3, r0
 80095c0:	461a      	mov	r2, r3
 80095c2:	69fb      	ldr	r3, [r7, #28]
 80095c4:	4413      	add	r3, r2
 80095c6:	61fb      	str	r3, [r7, #28]
    break;
 80095c8:	e053      	b.n	8009672 <wm8994_Init+0x8ba>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80095ca:	89fb      	ldrh	r3, [r7, #14]
 80095cc:	b2db      	uxtb	r3, r3
 80095ce:	2283      	movs	r2, #131	@ 0x83
 80095d0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80095d4:	4618      	mov	r0, r3
 80095d6:	f001 f843 	bl	800a660 <CODEC_IO_Write>
 80095da:	4603      	mov	r3, r0
 80095dc:	461a      	mov	r2, r3
 80095de:	69fb      	ldr	r3, [r7, #28]
 80095e0:	4413      	add	r3, r2
 80095e2:	61fb      	str	r3, [r7, #28]
    break;
 80095e4:	e045      	b.n	8009672 <wm8994_Init+0x8ba>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80095e6:	89fb      	ldrh	r3, [r7, #14]
 80095e8:	b2db      	uxtb	r3, r3
 80095ea:	22a3      	movs	r2, #163	@ 0xa3
 80095ec:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80095f0:	4618      	mov	r0, r3
 80095f2:	f001 f835 	bl	800a660 <CODEC_IO_Write>
 80095f6:	4603      	mov	r3, r0
 80095f8:	461a      	mov	r2, r3
 80095fa:	69fb      	ldr	r3, [r7, #28]
 80095fc:	4413      	add	r3, r2
 80095fe:	61fb      	str	r3, [r7, #28]
    break;
 8009600:	e037      	b.n	8009672 <wm8994_Init+0x8ba>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8009602:	89fb      	ldrh	r3, [r7, #14]
 8009604:	b2db      	uxtb	r3, r3
 8009606:	2213      	movs	r2, #19
 8009608:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800960c:	4618      	mov	r0, r3
 800960e:	f001 f827 	bl	800a660 <CODEC_IO_Write>
 8009612:	4603      	mov	r3, r0
 8009614:	461a      	mov	r2, r3
 8009616:	69fb      	ldr	r3, [r7, #28]
 8009618:	4413      	add	r3, r2
 800961a:	61fb      	str	r3, [r7, #28]
    break;
 800961c:	e029      	b.n	8009672 <wm8994_Init+0x8ba>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 800961e:	89fb      	ldrh	r3, [r7, #14]
 8009620:	b2db      	uxtb	r3, r3
 8009622:	2243      	movs	r2, #67	@ 0x43
 8009624:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8009628:	4618      	mov	r0, r3
 800962a:	f001 f819 	bl	800a660 <CODEC_IO_Write>
 800962e:	4603      	mov	r3, r0
 8009630:	461a      	mov	r2, r3
 8009632:	69fb      	ldr	r3, [r7, #28]
 8009634:	4413      	add	r3, r2
 8009636:	61fb      	str	r3, [r7, #28]
    break;
 8009638:	e01b      	b.n	8009672 <wm8994_Init+0x8ba>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 800963a:	89fb      	ldrh	r3, [r7, #14]
 800963c:	b2db      	uxtb	r3, r3
 800963e:	2273      	movs	r2, #115	@ 0x73
 8009640:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8009644:	4618      	mov	r0, r3
 8009646:	f001 f80b 	bl	800a660 <CODEC_IO_Write>
 800964a:	4603      	mov	r3, r0
 800964c:	461a      	mov	r2, r3
 800964e:	69fb      	ldr	r3, [r7, #28]
 8009650:	4413      	add	r3, r2
 8009652:	61fb      	str	r3, [r7, #28]
    break; 
 8009654:	e00d      	b.n	8009672 <wm8994_Init+0x8ba>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8009656:	89fb      	ldrh	r3, [r7, #14]
 8009658:	b2db      	uxtb	r3, r3
 800965a:	2283      	movs	r2, #131	@ 0x83
 800965c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8009660:	4618      	mov	r0, r3
 8009662:	f000 fffd 	bl	800a660 <CODEC_IO_Write>
 8009666:	4603      	mov	r3, r0
 8009668:	461a      	mov	r2, r3
 800966a:	69fb      	ldr	r3, [r7, #28]
 800966c:	4413      	add	r3, r2
 800966e:	61fb      	str	r3, [r7, #28]
    break; 
 8009670:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8009672:	8afb      	ldrh	r3, [r7, #22]
 8009674:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009678:	d10e      	bne.n	8009698 <wm8994_Init+0x8e0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 800967a:	89fb      	ldrh	r3, [r7, #14]
 800967c:	b2db      	uxtb	r3, r3
 800967e:	f244 0218 	movw	r2, #16408	@ 0x4018
 8009682:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8009686:	4618      	mov	r0, r3
 8009688:	f000 ffea 	bl	800a660 <CODEC_IO_Write>
 800968c:	4603      	mov	r3, r0
 800968e:	461a      	mov	r2, r3
 8009690:	69fb      	ldr	r3, [r7, #28]
 8009692:	4413      	add	r3, r2
 8009694:	61fb      	str	r3, [r7, #28]
 8009696:	e00d      	b.n	80096b4 <wm8994_Init+0x8fc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8009698:	89fb      	ldrh	r3, [r7, #14]
 800969a:	b2db      	uxtb	r3, r3
 800969c:	f244 0210 	movw	r2, #16400	@ 0x4010
 80096a0:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80096a4:	4618      	mov	r0, r3
 80096a6:	f000 ffdb 	bl	800a660 <CODEC_IO_Write>
 80096aa:	4603      	mov	r3, r0
 80096ac:	461a      	mov	r2, r3
 80096ae:	69fb      	ldr	r3, [r7, #28]
 80096b0:	4413      	add	r3, r2
 80096b2:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 80096b4:	89fb      	ldrh	r3, [r7, #14]
 80096b6:	b2db      	uxtb	r3, r3
 80096b8:	2200      	movs	r2, #0
 80096ba:	f240 3102 	movw	r1, #770	@ 0x302
 80096be:	4618      	mov	r0, r3
 80096c0:	f000 ffce 	bl	800a660 <CODEC_IO_Write>
 80096c4:	4603      	mov	r3, r0
 80096c6:	461a      	mov	r2, r3
 80096c8:	69fb      	ldr	r3, [r7, #28]
 80096ca:	4413      	add	r3, r2
 80096cc:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 80096ce:	89fb      	ldrh	r3, [r7, #14]
 80096d0:	b2db      	uxtb	r3, r3
 80096d2:	220a      	movs	r2, #10
 80096d4:	f44f 7102 	mov.w	r1, #520	@ 0x208
 80096d8:	4618      	mov	r0, r3
 80096da:	f000 ffc1 	bl	800a660 <CODEC_IO_Write>
 80096de:	4603      	mov	r3, r0
 80096e0:	461a      	mov	r2, r3
 80096e2:	69fb      	ldr	r3, [r7, #28]
 80096e4:	4413      	add	r3, r2
 80096e6:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 80096e8:	89fb      	ldrh	r3, [r7, #14]
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	2201      	movs	r2, #1
 80096ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80096f2:	4618      	mov	r0, r3
 80096f4:	f000 ffb4 	bl	800a660 <CODEC_IO_Write>
 80096f8:	4603      	mov	r3, r0
 80096fa:	461a      	mov	r2, r3
 80096fc:	69fb      	ldr	r3, [r7, #28]
 80096fe:	4413      	add	r3, r2
 8009700:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8009702:	8b3b      	ldrh	r3, [r7, #24]
 8009704:	2b00      	cmp	r3, #0
 8009706:	f000 817b 	beq.w	8009a00 <wm8994_Init+0xc48>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 800970a:	8b3b      	ldrh	r3, [r7, #24]
 800970c:	2b02      	cmp	r3, #2
 800970e:	d157      	bne.n	80097c0 <wm8994_Init+0xa08>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8009710:	89fb      	ldrh	r3, [r7, #14]
 8009712:	b2db      	uxtb	r3, r3
 8009714:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009718:	212d      	movs	r1, #45	@ 0x2d
 800971a:	4618      	mov	r0, r3
 800971c:	f000 ffa0 	bl	800a660 <CODEC_IO_Write>
 8009720:	4603      	mov	r3, r0
 8009722:	461a      	mov	r2, r3
 8009724:	69fb      	ldr	r3, [r7, #28]
 8009726:	4413      	add	r3, r2
 8009728:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 800972a:	89fb      	ldrh	r3, [r7, #14]
 800972c:	b2db      	uxtb	r3, r3
 800972e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009732:	212e      	movs	r1, #46	@ 0x2e
 8009734:	4618      	mov	r0, r3
 8009736:	f000 ff93 	bl	800a660 <CODEC_IO_Write>
 800973a:	4603      	mov	r3, r0
 800973c:	461a      	mov	r2, r3
 800973e:	69fb      	ldr	r3, [r7, #28]
 8009740:	4413      	add	r3, r2
 8009742:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8009744:	4b0e      	ldr	r3, [pc, #56]	@ (8009780 <wm8994_Init+0x9c8>)
 8009746:	781b      	ldrb	r3, [r3, #0]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d01b      	beq.n	8009784 <wm8994_Init+0x9cc>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 800974c:	89fb      	ldrh	r3, [r7, #14]
 800974e:	b2db      	uxtb	r3, r3
 8009750:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8009754:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8009758:	4618      	mov	r0, r3
 800975a:	f000 ff81 	bl	800a660 <CODEC_IO_Write>
 800975e:	4603      	mov	r3, r0
 8009760:	461a      	mov	r2, r3
 8009762:	69fb      	ldr	r3, [r7, #28]
 8009764:	4413      	add	r3, r2
 8009766:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8009768:	4b05      	ldr	r3, [pc, #20]	@ (8009780 <wm8994_Init+0x9c8>)
 800976a:	2200      	movs	r2, #0
 800976c:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 800976e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8009772:	f7fc fd3d 	bl	80061f0 <AUDIO_IO_Delay>
 8009776:	e016      	b.n	80097a6 <wm8994_Init+0x9ee>
 8009778:	200010a8 	.word	0x200010a8
 800977c:	00017700 	.word	0x00017700
 8009780:	20000090 	.word	0x20000090
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8009784:	89fb      	ldrh	r3, [r7, #14]
 8009786:	b2db      	uxtb	r3, r3
 8009788:	f248 1208 	movw	r2, #33032	@ 0x8108
 800978c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8009790:	4618      	mov	r0, r3
 8009792:	f000 ff65 	bl	800a660 <CODEC_IO_Write>
 8009796:	4603      	mov	r3, r0
 8009798:	461a      	mov	r2, r3
 800979a:	69fb      	ldr	r3, [r7, #28]
 800979c:	4413      	add	r3, r2
 800979e:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 80097a0:	2032      	movs	r0, #50	@ 0x32
 80097a2:	f7fc fd25 	bl	80061f0 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 80097a6:	89fb      	ldrh	r3, [r7, #14]
 80097a8:	b2db      	uxtb	r3, r3
 80097aa:	2200      	movs	r2, #0
 80097ac:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80097b0:	4618      	mov	r0, r3
 80097b2:	f000 ff55 	bl	800a660 <CODEC_IO_Write>
 80097b6:	4603      	mov	r3, r0
 80097b8:	461a      	mov	r2, r3
 80097ba:	69fb      	ldr	r3, [r7, #28]
 80097bc:	4413      	add	r3, r2
 80097be:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 80097c0:	89fb      	ldrh	r3, [r7, #14]
 80097c2:	b2db      	uxtb	r3, r3
 80097c4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80097c8:	2103      	movs	r1, #3
 80097ca:	4618      	mov	r0, r3
 80097cc:	f000 ff48 	bl	800a660 <CODEC_IO_Write>
 80097d0:	4603      	mov	r3, r0
 80097d2:	461a      	mov	r2, r3
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	4413      	add	r3, r2
 80097d8:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 80097da:	89fb      	ldrh	r3, [r7, #14]
 80097dc:	b2db      	uxtb	r3, r3
 80097de:	2200      	movs	r2, #0
 80097e0:	2122      	movs	r1, #34	@ 0x22
 80097e2:	4618      	mov	r0, r3
 80097e4:	f000 ff3c 	bl	800a660 <CODEC_IO_Write>
 80097e8:	4603      	mov	r3, r0
 80097ea:	461a      	mov	r2, r3
 80097ec:	69fb      	ldr	r3, [r7, #28]
 80097ee:	4413      	add	r3, r2
 80097f0:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 80097f2:	89fb      	ldrh	r3, [r7, #14]
 80097f4:	b2db      	uxtb	r3, r3
 80097f6:	2200      	movs	r2, #0
 80097f8:	2123      	movs	r1, #35	@ 0x23
 80097fa:	4618      	mov	r0, r3
 80097fc:	f000 ff30 	bl	800a660 <CODEC_IO_Write>
 8009800:	4603      	mov	r3, r0
 8009802:	461a      	mov	r2, r3
 8009804:	69fb      	ldr	r3, [r7, #28]
 8009806:	4413      	add	r3, r2
 8009808:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 800980a:	89fb      	ldrh	r3, [r7, #14]
 800980c:	b2db      	uxtb	r3, r3
 800980e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8009812:	2136      	movs	r1, #54	@ 0x36
 8009814:	4618      	mov	r0, r3
 8009816:	f000 ff23 	bl	800a660 <CODEC_IO_Write>
 800981a:	4603      	mov	r3, r0
 800981c:	461a      	mov	r2, r3
 800981e:	69fb      	ldr	r3, [r7, #28]
 8009820:	4413      	add	r3, r2
 8009822:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8009824:	89fb      	ldrh	r3, [r7, #14]
 8009826:	b2db      	uxtb	r3, r3
 8009828:	f243 0203 	movw	r2, #12291	@ 0x3003
 800982c:	2101      	movs	r1, #1
 800982e:	4618      	mov	r0, r3
 8009830:	f000 ff16 	bl	800a660 <CODEC_IO_Write>
 8009834:	4603      	mov	r3, r0
 8009836:	461a      	mov	r2, r3
 8009838:	69fb      	ldr	r3, [r7, #28]
 800983a:	4413      	add	r3, r2
 800983c:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 800983e:	8afb      	ldrh	r3, [r7, #22]
 8009840:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009844:	d10d      	bne.n	8009862 <wm8994_Init+0xaaa>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8009846:	89fb      	ldrh	r3, [r7, #14]
 8009848:	b2db      	uxtb	r3, r3
 800984a:	f240 2205 	movw	r2, #517	@ 0x205
 800984e:	2151      	movs	r1, #81	@ 0x51
 8009850:	4618      	mov	r0, r3
 8009852:	f000 ff05 	bl	800a660 <CODEC_IO_Write>
 8009856:	4603      	mov	r3, r0
 8009858:	461a      	mov	r2, r3
 800985a:	69fb      	ldr	r3, [r7, #28]
 800985c:	4413      	add	r3, r2
 800985e:	61fb      	str	r3, [r7, #28]
 8009860:	e00b      	b.n	800987a <wm8994_Init+0xac2>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8009862:	89fb      	ldrh	r3, [r7, #14]
 8009864:	b2db      	uxtb	r3, r3
 8009866:	2205      	movs	r2, #5
 8009868:	2151      	movs	r1, #81	@ 0x51
 800986a:	4618      	mov	r0, r3
 800986c:	f000 fef8 	bl	800a660 <CODEC_IO_Write>
 8009870:	4603      	mov	r3, r0
 8009872:	461a      	mov	r2, r3
 8009874:	69fb      	ldr	r3, [r7, #28]
 8009876:	4413      	add	r3, r2
 8009878:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 800987a:	8b7b      	ldrh	r3, [r7, #26]
 800987c:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8009880:	f043 0303 	orr.w	r3, r3, #3
 8009884:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8009886:	89fb      	ldrh	r3, [r7, #14]
 8009888:	b2db      	uxtb	r3, r3
 800988a:	8b7a      	ldrh	r2, [r7, #26]
 800988c:	2101      	movs	r1, #1
 800988e:	4618      	mov	r0, r3
 8009890:	f000 fee6 	bl	800a660 <CODEC_IO_Write>
 8009894:	4603      	mov	r3, r0
 8009896:	461a      	mov	r2, r3
 8009898:	69fb      	ldr	r3, [r7, #28]
 800989a:	4413      	add	r3, r2
 800989c:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 800989e:	89fb      	ldrh	r3, [r7, #14]
 80098a0:	b2db      	uxtb	r3, r3
 80098a2:	2222      	movs	r2, #34	@ 0x22
 80098a4:	2160      	movs	r1, #96	@ 0x60
 80098a6:	4618      	mov	r0, r3
 80098a8:	f000 feda 	bl	800a660 <CODEC_IO_Write>
 80098ac:	4603      	mov	r3, r0
 80098ae:	461a      	mov	r2, r3
 80098b0:	69fb      	ldr	r3, [r7, #28]
 80098b2:	4413      	add	r3, r2
 80098b4:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 80098b6:	89fb      	ldrh	r3, [r7, #14]
 80098b8:	b2db      	uxtb	r3, r3
 80098ba:	f649 7225 	movw	r2, #40741	@ 0x9f25
 80098be:	214c      	movs	r1, #76	@ 0x4c
 80098c0:	4618      	mov	r0, r3
 80098c2:	f000 fecd 	bl	800a660 <CODEC_IO_Write>
 80098c6:	4603      	mov	r3, r0
 80098c8:	461a      	mov	r2, r3
 80098ca:	69fb      	ldr	r3, [r7, #28]
 80098cc:	4413      	add	r3, r2
 80098ce:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 80098d0:	200f      	movs	r0, #15
 80098d2:	f7fc fc8d 	bl	80061f0 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 80098d6:	89fb      	ldrh	r3, [r7, #14]
 80098d8:	b2db      	uxtb	r3, r3
 80098da:	2201      	movs	r2, #1
 80098dc:	212d      	movs	r1, #45	@ 0x2d
 80098de:	4618      	mov	r0, r3
 80098e0:	f000 febe 	bl	800a660 <CODEC_IO_Write>
 80098e4:	4603      	mov	r3, r0
 80098e6:	461a      	mov	r2, r3
 80098e8:	69fb      	ldr	r3, [r7, #28]
 80098ea:	4413      	add	r3, r2
 80098ec:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 80098ee:	89fb      	ldrh	r3, [r7, #14]
 80098f0:	b2db      	uxtb	r3, r3
 80098f2:	2201      	movs	r2, #1
 80098f4:	212e      	movs	r1, #46	@ 0x2e
 80098f6:	4618      	mov	r0, r3
 80098f8:	f000 feb2 	bl	800a660 <CODEC_IO_Write>
 80098fc:	4603      	mov	r3, r0
 80098fe:	461a      	mov	r2, r3
 8009900:	69fb      	ldr	r3, [r7, #28]
 8009902:	4413      	add	r3, r2
 8009904:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8009906:	89fb      	ldrh	r3, [r7, #14]
 8009908:	b2db      	uxtb	r3, r3
 800990a:	f44f 724c 	mov.w	r2, #816	@ 0x330
 800990e:	2103      	movs	r1, #3
 8009910:	4618      	mov	r0, r3
 8009912:	f000 fea5 	bl	800a660 <CODEC_IO_Write>
 8009916:	4603      	mov	r3, r0
 8009918:	461a      	mov	r2, r3
 800991a:	69fb      	ldr	r3, [r7, #28]
 800991c:	4413      	add	r3, r2
 800991e:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8009920:	89fb      	ldrh	r3, [r7, #14]
 8009922:	b2db      	uxtb	r3, r3
 8009924:	2233      	movs	r2, #51	@ 0x33
 8009926:	2154      	movs	r1, #84	@ 0x54
 8009928:	4618      	mov	r0, r3
 800992a:	f000 fe99 	bl	800a660 <CODEC_IO_Write>
 800992e:	4603      	mov	r3, r0
 8009930:	461a      	mov	r2, r3
 8009932:	69fb      	ldr	r3, [r7, #28]
 8009934:	4413      	add	r3, r2
 8009936:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8009938:	f240 1001 	movw	r0, #257	@ 0x101
 800993c:	f7fc fc58 	bl	80061f0 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8009940:	89fb      	ldrh	r3, [r7, #14]
 8009942:	b2db      	uxtb	r3, r3
 8009944:	22ee      	movs	r2, #238	@ 0xee
 8009946:	2160      	movs	r1, #96	@ 0x60
 8009948:	4618      	mov	r0, r3
 800994a:	f000 fe89 	bl	800a660 <CODEC_IO_Write>
 800994e:	4603      	mov	r3, r0
 8009950:	461a      	mov	r2, r3
 8009952:	69fb      	ldr	r3, [r7, #28]
 8009954:	4413      	add	r3, r2
 8009956:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8009958:	89fb      	ldrh	r3, [r7, #14]
 800995a:	b2db      	uxtb	r3, r3
 800995c:	22c0      	movs	r2, #192	@ 0xc0
 800995e:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8009962:	4618      	mov	r0, r3
 8009964:	f000 fe7c 	bl	800a660 <CODEC_IO_Write>
 8009968:	4603      	mov	r3, r0
 800996a:	461a      	mov	r2, r3
 800996c:	69fb      	ldr	r3, [r7, #28]
 800996e:	4413      	add	r3, r2
 8009970:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8009972:	89fb      	ldrh	r3, [r7, #14]
 8009974:	b2db      	uxtb	r3, r3
 8009976:	22c0      	movs	r2, #192	@ 0xc0
 8009978:	f240 6111 	movw	r1, #1553	@ 0x611
 800997c:	4618      	mov	r0, r3
 800997e:	f000 fe6f 	bl	800a660 <CODEC_IO_Write>
 8009982:	4603      	mov	r3, r0
 8009984:	461a      	mov	r2, r3
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	4413      	add	r3, r2
 800998a:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 800998c:	89fb      	ldrh	r3, [r7, #14]
 800998e:	b2db      	uxtb	r3, r3
 8009990:	2210      	movs	r2, #16
 8009992:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8009996:	4618      	mov	r0, r3
 8009998:	f000 fe62 	bl	800a660 <CODEC_IO_Write>
 800999c:	4603      	mov	r3, r0
 800999e:	461a      	mov	r2, r3
 80099a0:	69fb      	ldr	r3, [r7, #28]
 80099a2:	4413      	add	r3, r2
 80099a4:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 80099a6:	89fb      	ldrh	r3, [r7, #14]
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	22c0      	movs	r2, #192	@ 0xc0
 80099ac:	f240 6112 	movw	r1, #1554	@ 0x612
 80099b0:	4618      	mov	r0, r3
 80099b2:	f000 fe55 	bl	800a660 <CODEC_IO_Write>
 80099b6:	4603      	mov	r3, r0
 80099b8:	461a      	mov	r2, r3
 80099ba:	69fb      	ldr	r3, [r7, #28]
 80099bc:	4413      	add	r3, r2
 80099be:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 80099c0:	89fb      	ldrh	r3, [r7, #14]
 80099c2:	b2db      	uxtb	r3, r3
 80099c4:	22c0      	movs	r2, #192	@ 0xc0
 80099c6:	f240 6113 	movw	r1, #1555	@ 0x613
 80099ca:	4618      	mov	r0, r3
 80099cc:	f000 fe48 	bl	800a660 <CODEC_IO_Write>
 80099d0:	4603      	mov	r3, r0
 80099d2:	461a      	mov	r2, r3
 80099d4:	69fb      	ldr	r3, [r7, #28]
 80099d6:	4413      	add	r3, r2
 80099d8:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80099da:	89fb      	ldrh	r3, [r7, #14]
 80099dc:	b2db      	uxtb	r3, r3
 80099de:	2210      	movs	r2, #16
 80099e0:	f240 4122 	movw	r1, #1058	@ 0x422
 80099e4:	4618      	mov	r0, r3
 80099e6:	f000 fe3b 	bl	800a660 <CODEC_IO_Write>
 80099ea:	4603      	mov	r3, r0
 80099ec:	461a      	mov	r2, r3
 80099ee:	69fb      	ldr	r3, [r7, #28]
 80099f0:	4413      	add	r3, r2
 80099f2:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 80099f4:	7afa      	ldrb	r2, [r7, #11]
 80099f6:	89fb      	ldrh	r3, [r7, #14]
 80099f8:	4611      	mov	r1, r2
 80099fa:	4618      	mov	r0, r3
 80099fc:	f000 f984 	bl	8009d08 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8009a00:	8afb      	ldrh	r3, [r7, #22]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	f000 80a6 	beq.w	8009b54 <wm8994_Init+0xd9c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8009a08:	8afb      	ldrh	r3, [r7, #22]
 8009a0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a0e:	d003      	beq.n	8009a18 <wm8994_Init+0xc60>
 8009a10:	8afb      	ldrh	r3, [r7, #22]
 8009a12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a16:	d12b      	bne.n	8009a70 <wm8994_Init+0xcb8>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8009a18:	8b7b      	ldrh	r3, [r7, #26]
 8009a1a:	f043 0313 	orr.w	r3, r3, #19
 8009a1e:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8009a20:	89fb      	ldrh	r3, [r7, #14]
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	8b7a      	ldrh	r2, [r7, #26]
 8009a26:	2101      	movs	r1, #1
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f000 fe19 	bl	800a660 <CODEC_IO_Write>
 8009a2e:	4603      	mov	r3, r0
 8009a30:	461a      	mov	r2, r3
 8009a32:	69fb      	ldr	r3, [r7, #28]
 8009a34:	4413      	add	r3, r2
 8009a36:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8009a38:	89fb      	ldrh	r3, [r7, #14]
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	2202      	movs	r2, #2
 8009a3e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8009a42:	4618      	mov	r0, r3
 8009a44:	f000 fe0c 	bl	800a660 <CODEC_IO_Write>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	69fb      	ldr	r3, [r7, #28]
 8009a4e:	4413      	add	r3, r2
 8009a50:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8009a52:	89fb      	ldrh	r3, [r7, #14]
 8009a54:	b2db      	uxtb	r3, r3
 8009a56:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8009a5a:	f240 4111 	movw	r1, #1041	@ 0x411
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f000 fdfe 	bl	800a660 <CODEC_IO_Write>
 8009a64:	4603      	mov	r3, r0
 8009a66:	461a      	mov	r2, r3
 8009a68:	69fb      	ldr	r3, [r7, #28]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	61fb      	str	r3, [r7, #28]
 8009a6e:	e06b      	b.n	8009b48 <wm8994_Init+0xd90>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8009a70:	8afb      	ldrh	r3, [r7, #22]
 8009a72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a76:	d139      	bne.n	8009aec <wm8994_Init+0xd34>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8009a78:	8b7b      	ldrh	r3, [r7, #26]
 8009a7a:	f043 0313 	orr.w	r3, r3, #19
 8009a7e:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8009a80:	89fb      	ldrh	r3, [r7, #14]
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	8b7a      	ldrh	r2, [r7, #26]
 8009a86:	2101      	movs	r1, #1
 8009a88:	4618      	mov	r0, r3
 8009a8a:	f000 fde9 	bl	800a660 <CODEC_IO_Write>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	461a      	mov	r2, r3
 8009a92:	69fb      	ldr	r3, [r7, #28]
 8009a94:	4413      	add	r3, r2
 8009a96:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8009a98:	89fb      	ldrh	r3, [r7, #14]
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	2202      	movs	r2, #2
 8009a9e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f000 fddc 	bl	800a660 <CODEC_IO_Write>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	461a      	mov	r2, r3
 8009aac:	69fb      	ldr	r3, [r7, #28]
 8009aae:	4413      	add	r3, r2
 8009ab0:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8009ab2:	89fb      	ldrh	r3, [r7, #14]
 8009ab4:	b2db      	uxtb	r3, r3
 8009ab6:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8009aba:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f000 fdce 	bl	800a660 <CODEC_IO_Write>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	69fb      	ldr	r3, [r7, #28]
 8009aca:	4413      	add	r3, r2
 8009acc:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8009ace:	89fb      	ldrh	r3, [r7, #14]
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8009ad6:	f240 4111 	movw	r1, #1041	@ 0x411
 8009ada:	4618      	mov	r0, r3
 8009adc:	f000 fdc0 	bl	800a660 <CODEC_IO_Write>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	461a      	mov	r2, r3
 8009ae4:	69fb      	ldr	r3, [r7, #28]
 8009ae6:	4413      	add	r3, r2
 8009ae8:	61fb      	str	r3, [r7, #28]
 8009aea:	e02d      	b.n	8009b48 <wm8994_Init+0xd90>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8009aec:	8afb      	ldrh	r3, [r7, #22]
 8009aee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009af2:	d003      	beq.n	8009afc <wm8994_Init+0xd44>
 8009af4:	8afb      	ldrh	r3, [r7, #22]
 8009af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009afa:	d125      	bne.n	8009b48 <wm8994_Init+0xd90>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x008B);
 8009afc:	89fb      	ldrh	r3, [r7, #14]
 8009afe:	b2db      	uxtb	r3, r3
 8009b00:	228b      	movs	r2, #139	@ 0x8b
 8009b02:	2118      	movs	r1, #24
 8009b04:	4618      	mov	r0, r3
 8009b06:	f000 fdab 	bl	800a660 <CODEC_IO_Write>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	69fb      	ldr	r3, [r7, #28]
 8009b10:	4413      	add	r3, r2
 8009b12:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x008B);
 8009b14:	89fb      	ldrh	r3, [r7, #14]
 8009b16:	b2db      	uxtb	r3, r3
 8009b18:	228b      	movs	r2, #139	@ 0x8b
 8009b1a:	211a      	movs	r1, #26
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f000 fd9f 	bl	800a660 <CODEC_IO_Write>
 8009b22:	4603      	mov	r3, r0
 8009b24:	461a      	mov	r2, r3
 8009b26:	69fb      	ldr	r3, [r7, #28]
 8009b28:	4413      	add	r3, r2
 8009b2a:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8009b2c:	89fb      	ldrh	r3, [r7, #14]
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8009b34:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8009b38:	4618      	mov	r0, r3
 8009b3a:	f000 fd91 	bl	800a660 <CODEC_IO_Write>
 8009b3e:	4603      	mov	r3, r0
 8009b40:	461a      	mov	r2, r3
 8009b42:	69fb      	ldr	r3, [r7, #28]
 8009b44:	4413      	add	r3, r2
 8009b46:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8009b48:	7afa      	ldrb	r2, [r7, #11]
 8009b4a:	89fb      	ldrh	r3, [r7, #14]
 8009b4c:	4611      	mov	r1, r2
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f000 f8da 	bl	8009d08 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8009b54:	69fb      	ldr	r3, [r7, #28]
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	3720      	adds	r7, #32
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}
 8009b5e:	bf00      	nop

08009b60 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8009b64:	f7fc fae6 	bl	8006134 <AUDIO_IO_DeInit>
}
 8009b68:	bf00      	nop
 8009b6a:	bd80      	pop	{r7, pc}

08009b6c <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b082      	sub	sp, #8
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	4603      	mov	r3, r0
 8009b74:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8009b76:	f7fc fad3 	bl	8006120 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8009b7a:	88fb      	ldrh	r3, [r7, #6]
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	2100      	movs	r1, #0
 8009b80:	4618      	mov	r0, r3
 8009b82:	f7fc fb09 	bl	8006198 <AUDIO_IO_Read>
 8009b86:	4603      	mov	r3, r0
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3708      	adds	r7, #8
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	bd80      	pop	{r7, pc}

08009b90 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b084      	sub	sp, #16
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	4603      	mov	r3, r0
 8009b98:	6039      	str	r1, [r7, #0]
 8009b9a:	80fb      	strh	r3, [r7, #6]
 8009b9c:	4613      	mov	r3, r2
 8009b9e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8009ba4:	88fb      	ldrh	r3, [r7, #6]
 8009ba6:	2100      	movs	r1, #0
 8009ba8:	4618      	mov	r0, r3
 8009baa:	f000 faf3 	bl	800a194 <wm8994_SetMute>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	4413      	add	r3, r2
 8009bb4:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3710      	adds	r7, #16
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}

08009bc0 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8009bce:	88fb      	ldrh	r3, [r7, #6]
 8009bd0:	2101      	movs	r1, #1
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f000 fade 	bl	800a194 <wm8994_SetMute>
 8009bd8:	4602      	mov	r2, r0
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	4413      	add	r3, r2
 8009bde:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8009be0:	88fb      	ldrh	r3, [r7, #6]
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	2201      	movs	r2, #1
 8009be6:	2102      	movs	r1, #2
 8009be8:	4618      	mov	r0, r3
 8009bea:	f000 fd39 	bl	800a660 <CODEC_IO_Write>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	4413      	add	r3, r2
 8009bf6:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3710      	adds	r7, #16
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b084      	sub	sp, #16
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	4603      	mov	r3, r0
 8009c0a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8009c10:	88fb      	ldrh	r3, [r7, #6]
 8009c12:	2100      	movs	r1, #0
 8009c14:	4618      	mov	r0, r3
 8009c16:	f000 fabd 	bl	800a194 <wm8994_SetMute>
 8009c1a:	4602      	mov	r2, r0
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	4413      	add	r3, r2
 8009c20:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8009c22:	68fb      	ldr	r3, [r7, #12]
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	3710      	adds	r7, #16
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bd80      	pop	{r7, pc}

08009c2c <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b084      	sub	sp, #16
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	4603      	mov	r3, r0
 8009c34:	6039      	str	r1, [r7, #0]
 8009c36:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8009c38:	2300      	movs	r3, #0
 8009c3a:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8009c3c:	4b31      	ldr	r3, [pc, #196]	@ (8009d04 <wm8994_Stop+0xd8>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d05a      	beq.n	8009cfa <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8009c44:	88fb      	ldrh	r3, [r7, #6]
 8009c46:	2101      	movs	r1, #1
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f000 faa3 	bl	800a194 <wm8994_SetMute>
 8009c4e:	4602      	mov	r2, r0
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	4413      	add	r3, r2
 8009c54:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	2b02      	cmp	r3, #2
 8009c5a:	d04e      	beq.n	8009cfa <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8009c5c:	88fb      	ldrh	r3, [r7, #6]
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c64:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f000 fcf9 	bl	800a660 <CODEC_IO_Write>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	461a      	mov	r2, r3
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	4413      	add	r3, r2
 8009c76:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8009c78:	88fb      	ldrh	r3, [r7, #6]
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c80:	f240 4122 	movw	r1, #1058	@ 0x422
 8009c84:	4618      	mov	r0, r3
 8009c86:	f000 fceb 	bl	800a660 <CODEC_IO_Write>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	461a      	mov	r2, r3
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	4413      	add	r3, r2
 8009c92:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8009c94:	88fb      	ldrh	r3, [r7, #6]
 8009c96:	b2db      	uxtb	r3, r3
 8009c98:	2200      	movs	r2, #0
 8009c9a:	212d      	movs	r1, #45	@ 0x2d
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f000 fcdf 	bl	800a660 <CODEC_IO_Write>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	4413      	add	r3, r2
 8009caa:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 8009cac:	88fb      	ldrh	r3, [r7, #6]
 8009cae:	b2db      	uxtb	r3, r3
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	212e      	movs	r1, #46	@ 0x2e
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	f000 fcd3 	bl	800a660 <CODEC_IO_Write>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	4413      	add	r3, r2
 8009cc2:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 8009cc4:	88fb      	ldrh	r3, [r7, #6]
 8009cc6:	b2db      	uxtb	r3, r3
 8009cc8:	2200      	movs	r2, #0
 8009cca:	2105      	movs	r1, #5
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f000 fcc7 	bl	800a660 <CODEC_IO_Write>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	4413      	add	r3, r2
 8009cda:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8009cdc:	88fb      	ldrh	r3, [r7, #6]
 8009cde:	b2db      	uxtb	r3, r3
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	2100      	movs	r1, #0
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f000 fcbb 	bl	800a660 <CODEC_IO_Write>
 8009cea:	4603      	mov	r3, r0
 8009cec:	461a      	mov	r2, r3
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	4413      	add	r3, r2
 8009cf2:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8009cf4:	4b03      	ldr	r3, [pc, #12]	@ (8009d04 <wm8994_Stop+0xd8>)
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3710      	adds	r7, #16
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	200010a4 	.word	0x200010a4

08009d08 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b084      	sub	sp, #16
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	4603      	mov	r3, r0
 8009d10:	460a      	mov	r2, r1
 8009d12:	80fb      	strh	r3, [r7, #6]
 8009d14:	4613      	mov	r3, r2
 8009d16:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8009d18:	2300      	movs	r3, #0
 8009d1a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8009d1c:	797b      	ldrb	r3, [r7, #5]
 8009d1e:	2b64      	cmp	r3, #100	@ 0x64
 8009d20:	d80b      	bhi.n	8009d3a <wm8994_SetVolume+0x32>
 8009d22:	797a      	ldrb	r2, [r7, #5]
 8009d24:	4613      	mov	r3, r2
 8009d26:	019b      	lsls	r3, r3, #6
 8009d28:	1a9b      	subs	r3, r3, r2
 8009d2a:	4a86      	ldr	r2, [pc, #536]	@ (8009f44 <wm8994_SetVolume+0x23c>)
 8009d2c:	fb82 1203 	smull	r1, r2, r2, r3
 8009d30:	1152      	asrs	r2, r2, #5
 8009d32:	17db      	asrs	r3, r3, #31
 8009d34:	1ad3      	subs	r3, r2, r3
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	e000      	b.n	8009d3c <wm8994_SetVolume+0x34>
 8009d3a:	2364      	movs	r3, #100	@ 0x64
 8009d3c:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8009d3e:	4b82      	ldr	r3, [pc, #520]	@ (8009f48 <wm8994_SetVolume+0x240>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	f000 809b 	beq.w	8009e7e <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8009d48:	7afb      	ldrb	r3, [r7, #11]
 8009d4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8009d4c:	d93d      	bls.n	8009dca <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8009d4e:	88fb      	ldrh	r3, [r7, #6]
 8009d50:	2100      	movs	r1, #0
 8009d52:	4618      	mov	r0, r3
 8009d54:	f000 fa1e 	bl	800a194 <wm8994_SetMute>
 8009d58:	4602      	mov	r2, r0
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	4413      	add	r3, r2
 8009d5e:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8009d60:	88fb      	ldrh	r3, [r7, #6]
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	f240 127f 	movw	r2, #383	@ 0x17f
 8009d68:	211c      	movs	r1, #28
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f000 fc78 	bl	800a660 <CODEC_IO_Write>
 8009d70:	4603      	mov	r3, r0
 8009d72:	461a      	mov	r2, r3
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	4413      	add	r3, r2
 8009d78:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 8009d7a:	88fb      	ldrh	r3, [r7, #6]
 8009d7c:	b2db      	uxtb	r3, r3
 8009d7e:	f240 127f 	movw	r2, #383	@ 0x17f
 8009d82:	211d      	movs	r1, #29
 8009d84:	4618      	mov	r0, r3
 8009d86:	f000 fc6b 	bl	800a660 <CODEC_IO_Write>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	4413      	add	r3, r2
 8009d92:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8009d94:	88fb      	ldrh	r3, [r7, #6]
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	f240 127f 	movw	r2, #383	@ 0x17f
 8009d9c:	2126      	movs	r1, #38	@ 0x26
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f000 fc5e 	bl	800a660 <CODEC_IO_Write>
 8009da4:	4603      	mov	r3, r0
 8009da6:	461a      	mov	r2, r3
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	4413      	add	r3, r2
 8009dac:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 8009dae:	88fb      	ldrh	r3, [r7, #6]
 8009db0:	b2db      	uxtb	r3, r3
 8009db2:	f240 127f 	movw	r2, #383	@ 0x17f
 8009db6:	2127      	movs	r1, #39	@ 0x27
 8009db8:	4618      	mov	r0, r3
 8009dba:	f000 fc51 	bl	800a660 <CODEC_IO_Write>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	461a      	mov	r2, r3
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	60fb      	str	r3, [r7, #12]
 8009dc8:	e059      	b.n	8009e7e <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 8009dca:	797b      	ldrb	r3, [r7, #5]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d109      	bne.n	8009de4 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8009dd0:	88fb      	ldrh	r3, [r7, #6]
 8009dd2:	2101      	movs	r1, #1
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f000 f9dd 	bl	800a194 <wm8994_SetMute>
 8009dda:	4602      	mov	r2, r0
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	4413      	add	r3, r2
 8009de0:	60fb      	str	r3, [r7, #12]
 8009de2:	e04c      	b.n	8009e7e <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8009de4:	88fb      	ldrh	r3, [r7, #6]
 8009de6:	2100      	movs	r1, #0
 8009de8:	4618      	mov	r0, r3
 8009dea:	f000 f9d3 	bl	800a194 <wm8994_SetMute>
 8009dee:	4602      	mov	r2, r0
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	4413      	add	r3, r2
 8009df4:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 8009df6:	88fb      	ldrh	r3, [r7, #6]
 8009df8:	b2d8      	uxtb	r0, r3
 8009dfa:	7afb      	ldrb	r3, [r7, #11]
 8009dfc:	b21b      	sxth	r3, r3
 8009dfe:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8009e02:	b21b      	sxth	r3, r3
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	461a      	mov	r2, r3
 8009e08:	211c      	movs	r1, #28
 8009e0a:	f000 fc29 	bl	800a660 <CODEC_IO_Write>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	461a      	mov	r2, r3
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	4413      	add	r3, r2
 8009e16:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8009e18:	88fb      	ldrh	r3, [r7, #6]
 8009e1a:	b2d8      	uxtb	r0, r3
 8009e1c:	7afb      	ldrb	r3, [r7, #11]
 8009e1e:	b21b      	sxth	r3, r3
 8009e20:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8009e24:	b21b      	sxth	r3, r3
 8009e26:	b29b      	uxth	r3, r3
 8009e28:	461a      	mov	r2, r3
 8009e2a:	211d      	movs	r1, #29
 8009e2c:	f000 fc18 	bl	800a660 <CODEC_IO_Write>
 8009e30:	4603      	mov	r3, r0
 8009e32:	461a      	mov	r2, r3
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	4413      	add	r3, r2
 8009e38:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8009e3a:	88fb      	ldrh	r3, [r7, #6]
 8009e3c:	b2d8      	uxtb	r0, r3
 8009e3e:	7afb      	ldrb	r3, [r7, #11]
 8009e40:	b21b      	sxth	r3, r3
 8009e42:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8009e46:	b21b      	sxth	r3, r3
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	461a      	mov	r2, r3
 8009e4c:	2126      	movs	r1, #38	@ 0x26
 8009e4e:	f000 fc07 	bl	800a660 <CODEC_IO_Write>
 8009e52:	4603      	mov	r3, r0
 8009e54:	461a      	mov	r2, r3
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	4413      	add	r3, r2
 8009e5a:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8009e5c:	88fb      	ldrh	r3, [r7, #6]
 8009e5e:	b2d8      	uxtb	r0, r3
 8009e60:	7afb      	ldrb	r3, [r7, #11]
 8009e62:	b21b      	sxth	r3, r3
 8009e64:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8009e68:	b21b      	sxth	r3, r3
 8009e6a:	b29b      	uxth	r3, r3
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	2127      	movs	r1, #39	@ 0x27
 8009e70:	f000 fbf6 	bl	800a660 <CODEC_IO_Write>
 8009e74:	4603      	mov	r3, r0
 8009e76:	461a      	mov	r2, r3
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	4413      	add	r3, r2
 8009e7c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 8009e7e:	4b33      	ldr	r3, [pc, #204]	@ (8009f4c <wm8994_SetVolume+0x244>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d059      	beq.n	8009f3a <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8009e86:	797b      	ldrb	r3, [r7, #5]
 8009e88:	2b63      	cmp	r3, #99	@ 0x63
 8009e8a:	d80c      	bhi.n	8009ea6 <wm8994_SetVolume+0x19e>
 8009e8c:	797a      	ldrb	r2, [r7, #5]
 8009e8e:	4613      	mov	r3, r2
 8009e90:	011b      	lsls	r3, r3, #4
 8009e92:	1a9b      	subs	r3, r3, r2
 8009e94:	011b      	lsls	r3, r3, #4
 8009e96:	4a2b      	ldr	r2, [pc, #172]	@ (8009f44 <wm8994_SetVolume+0x23c>)
 8009e98:	fb82 1203 	smull	r1, r2, r2, r3
 8009e9c:	1152      	asrs	r2, r2, #5
 8009e9e:	17db      	asrs	r3, r3, #31
 8009ea0:	1ad3      	subs	r3, r2, r3
 8009ea2:	b2db      	uxtb	r3, r3
 8009ea4:	e000      	b.n	8009ea8 <wm8994_SetVolume+0x1a0>
 8009ea6:	23ef      	movs	r3, #239	@ 0xef
 8009ea8:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 8009eaa:	88fb      	ldrh	r3, [r7, #6]
 8009eac:	b2d8      	uxtb	r0, r3
 8009eae:	7afb      	ldrb	r3, [r7, #11]
 8009eb0:	b21b      	sxth	r3, r3
 8009eb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009eb6:	b21b      	sxth	r3, r3
 8009eb8:	b29b      	uxth	r3, r3
 8009eba:	461a      	mov	r2, r3
 8009ebc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009ec0:	f000 fbce 	bl	800a660 <CODEC_IO_Write>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	461a      	mov	r2, r3
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	4413      	add	r3, r2
 8009ecc:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 8009ece:	88fb      	ldrh	r3, [r7, #6]
 8009ed0:	b2d8      	uxtb	r0, r3
 8009ed2:	7afb      	ldrb	r3, [r7, #11]
 8009ed4:	b21b      	sxth	r3, r3
 8009ed6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009eda:	b21b      	sxth	r3, r3
 8009edc:	b29b      	uxth	r3, r3
 8009ede:	461a      	mov	r2, r3
 8009ee0:	f240 4101 	movw	r1, #1025	@ 0x401
 8009ee4:	f000 fbbc 	bl	800a660 <CODEC_IO_Write>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	461a      	mov	r2, r3
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	4413      	add	r3, r2
 8009ef0:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8009ef2:	88fb      	ldrh	r3, [r7, #6]
 8009ef4:	b2d8      	uxtb	r0, r3
 8009ef6:	7afb      	ldrb	r3, [r7, #11]
 8009ef8:	b21b      	sxth	r3, r3
 8009efa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009efe:	b21b      	sxth	r3, r3
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	461a      	mov	r2, r3
 8009f04:	f240 4104 	movw	r1, #1028	@ 0x404
 8009f08:	f000 fbaa 	bl	800a660 <CODEC_IO_Write>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	461a      	mov	r2, r3
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	4413      	add	r3, r2
 8009f14:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8009f16:	88fb      	ldrh	r3, [r7, #6]
 8009f18:	b2d8      	uxtb	r0, r3
 8009f1a:	7afb      	ldrb	r3, [r7, #11]
 8009f1c:	b21b      	sxth	r3, r3
 8009f1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f22:	b21b      	sxth	r3, r3
 8009f24:	b29b      	uxth	r3, r3
 8009f26:	461a      	mov	r2, r3
 8009f28:	f240 4105 	movw	r1, #1029	@ 0x405
 8009f2c:	f000 fb98 	bl	800a660 <CODEC_IO_Write>
 8009f30:	4603      	mov	r3, r0
 8009f32:	461a      	mov	r2, r3
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	4413      	add	r3, r2
 8009f38:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3710      	adds	r7, #16
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}
 8009f44:	51eb851f 	.word	0x51eb851f
 8009f48:	200010a4 	.word	0x200010a4
 8009f4c:	200010a8 	.word	0x200010a8

08009f50 <wm8994_SetVolumeOut>:
uint32_t wm8994_SetVolumeOut(uint16_t DeviceAddr, uint8_t Volume) {
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b084      	sub	sp, #16
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	4603      	mov	r3, r0
 8009f58:	460a      	mov	r2, r1
 8009f5a:	80fb      	strh	r3, [r7, #6]
 8009f5c:	4613      	mov	r3, r2
 8009f5e:	717b      	strb	r3, [r7, #5]
	uint32_t counter = 0;
 8009f60:	2300      	movs	r3, #0
 8009f62:	60fb      	str	r3, [r7, #12]
	uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8009f64:	797b      	ldrb	r3, [r7, #5]
 8009f66:	2b64      	cmp	r3, #100	@ 0x64
 8009f68:	d80b      	bhi.n	8009f82 <wm8994_SetVolumeOut+0x32>
 8009f6a:	797a      	ldrb	r2, [r7, #5]
 8009f6c:	4613      	mov	r3, r2
 8009f6e:	019b      	lsls	r3, r3, #6
 8009f70:	1a9b      	subs	r3, r3, r2
 8009f72:	4a57      	ldr	r2, [pc, #348]	@ (800a0d0 <wm8994_SetVolumeOut+0x180>)
 8009f74:	fb82 1203 	smull	r1, r2, r2, r3
 8009f78:	1152      	asrs	r2, r2, #5
 8009f7a:	17db      	asrs	r3, r3, #31
 8009f7c:	1ad3      	subs	r3, r2, r3
 8009f7e:	b2db      	uxtb	r3, r3
 8009f80:	e000      	b.n	8009f84 <wm8994_SetVolumeOut+0x34>
 8009f82:	2364      	movs	r3, #100	@ 0x64
 8009f84:	72fb      	strb	r3, [r7, #11]

	/* Output volume */
	if (outputEnabled != 0) {
 8009f86:	4b53      	ldr	r3, [pc, #332]	@ (800a0d4 <wm8994_SetVolumeOut+0x184>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	f000 809b 	beq.w	800a0c6 <wm8994_SetVolumeOut+0x176>
		if (convertedvol > 0x3E) {
 8009f90:	7afb      	ldrb	r3, [r7, #11]
 8009f92:	2b3e      	cmp	r3, #62	@ 0x3e
 8009f94:	d93d      	bls.n	800a012 <wm8994_SetVolumeOut+0xc2>
			/* Unmute audio codec */
			counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8009f96:	88fb      	ldrh	r3, [r7, #6]
 8009f98:	2100      	movs	r1, #0
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f000 f8fa 	bl	800a194 <wm8994_SetMute>
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	4413      	add	r3, r2
 8009fa6:	60fb      	str	r3, [r7, #12]

			/* Left Headphone Volume */
			counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8009fa8:	88fb      	ldrh	r3, [r7, #6]
 8009faa:	b2db      	uxtb	r3, r3
 8009fac:	f240 127f 	movw	r2, #383	@ 0x17f
 8009fb0:	211c      	movs	r1, #28
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f000 fb54 	bl	800a660 <CODEC_IO_Write>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	461a      	mov	r2, r3
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	4413      	add	r3, r2
 8009fc0:	60fb      	str	r3, [r7, #12]

			/* Right Headphone Volume */
			counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 8009fc2:	88fb      	ldrh	r3, [r7, #6]
 8009fc4:	b2db      	uxtb	r3, r3
 8009fc6:	f240 127f 	movw	r2, #383	@ 0x17f
 8009fca:	211d      	movs	r1, #29
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f000 fb47 	bl	800a660 <CODEC_IO_Write>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	461a      	mov	r2, r3
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	4413      	add	r3, r2
 8009fda:	60fb      	str	r3, [r7, #12]

			/* Left Speaker Volume */
			counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8009fdc:	88fb      	ldrh	r3, [r7, #6]
 8009fde:	b2db      	uxtb	r3, r3
 8009fe0:	f240 127f 	movw	r2, #383	@ 0x17f
 8009fe4:	2126      	movs	r1, #38	@ 0x26
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f000 fb3a 	bl	800a660 <CODEC_IO_Write>
 8009fec:	4603      	mov	r3, r0
 8009fee:	461a      	mov	r2, r3
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	4413      	add	r3, r2
 8009ff4:	60fb      	str	r3, [r7, #12]

			/* Right Speaker Volume */
			counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 8009ff6:	88fb      	ldrh	r3, [r7, #6]
 8009ff8:	b2db      	uxtb	r3, r3
 8009ffa:	f240 127f 	movw	r2, #383	@ 0x17f
 8009ffe:	2127      	movs	r1, #39	@ 0x27
 800a000:	4618      	mov	r0, r3
 800a002:	f000 fb2d 	bl	800a660 <CODEC_IO_Write>
 800a006:	4603      	mov	r3, r0
 800a008:	461a      	mov	r2, r3
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	4413      	add	r3, r2
 800a00e:	60fb      	str	r3, [r7, #12]
 800a010:	e059      	b.n	800a0c6 <wm8994_SetVolumeOut+0x176>
		} else if (Volume == 0) {
 800a012:	797b      	ldrb	r3, [r7, #5]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d109      	bne.n	800a02c <wm8994_SetVolumeOut+0xdc>
			/* Mute audio codec */
			counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800a018:	88fb      	ldrh	r3, [r7, #6]
 800a01a:	2101      	movs	r1, #1
 800a01c:	4618      	mov	r0, r3
 800a01e:	f000 f8b9 	bl	800a194 <wm8994_SetMute>
 800a022:	4602      	mov	r2, r0
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	4413      	add	r3, r2
 800a028:	60fb      	str	r3, [r7, #12]
 800a02a:	e04c      	b.n	800a0c6 <wm8994_SetVolumeOut+0x176>
		} else {
			/* Unmute audio codec */
			counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800a02c:	88fb      	ldrh	r3, [r7, #6]
 800a02e:	2100      	movs	r1, #0
 800a030:	4618      	mov	r0, r3
 800a032:	f000 f8af 	bl	800a194 <wm8994_SetMute>
 800a036:	4602      	mov	r2, r0
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	4413      	add	r3, r2
 800a03c:	60fb      	str	r3, [r7, #12]

			/* Left Headphone Volume */
			counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 800a03e:	88fb      	ldrh	r3, [r7, #6]
 800a040:	b2d8      	uxtb	r0, r3
 800a042:	7afb      	ldrb	r3, [r7, #11]
 800a044:	b21b      	sxth	r3, r3
 800a046:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 800a04a:	b21b      	sxth	r3, r3
 800a04c:	b29b      	uxth	r3, r3
 800a04e:	461a      	mov	r2, r3
 800a050:	211c      	movs	r1, #28
 800a052:	f000 fb05 	bl	800a660 <CODEC_IO_Write>
 800a056:	4603      	mov	r3, r0
 800a058:	461a      	mov	r2, r3
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	4413      	add	r3, r2
 800a05e:	60fb      	str	r3, [r7, #12]

			/* Right Headphone Volume */
			counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 800a060:	88fb      	ldrh	r3, [r7, #6]
 800a062:	b2d8      	uxtb	r0, r3
 800a064:	7afb      	ldrb	r3, [r7, #11]
 800a066:	b21b      	sxth	r3, r3
 800a068:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 800a06c:	b21b      	sxth	r3, r3
 800a06e:	b29b      	uxth	r3, r3
 800a070:	461a      	mov	r2, r3
 800a072:	211d      	movs	r1, #29
 800a074:	f000 faf4 	bl	800a660 <CODEC_IO_Write>
 800a078:	4603      	mov	r3, r0
 800a07a:	461a      	mov	r2, r3
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	4413      	add	r3, r2
 800a080:	60fb      	str	r3, [r7, #12]

			/* Left Speaker Volume */
			counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 800a082:	88fb      	ldrh	r3, [r7, #6]
 800a084:	b2d8      	uxtb	r0, r3
 800a086:	7afb      	ldrb	r3, [r7, #11]
 800a088:	b21b      	sxth	r3, r3
 800a08a:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 800a08e:	b21b      	sxth	r3, r3
 800a090:	b29b      	uxth	r3, r3
 800a092:	461a      	mov	r2, r3
 800a094:	2126      	movs	r1, #38	@ 0x26
 800a096:	f000 fae3 	bl	800a660 <CODEC_IO_Write>
 800a09a:	4603      	mov	r3, r0
 800a09c:	461a      	mov	r2, r3
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	60fb      	str	r3, [r7, #12]

			/* Right Speaker Volume */
			counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 800a0a4:	88fb      	ldrh	r3, [r7, #6]
 800a0a6:	b2d8      	uxtb	r0, r3
 800a0a8:	7afb      	ldrb	r3, [r7, #11]
 800a0aa:	b21b      	sxth	r3, r3
 800a0ac:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 800a0b0:	b21b      	sxth	r3, r3
 800a0b2:	b29b      	uxth	r3, r3
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	2127      	movs	r1, #39	@ 0x27
 800a0b8:	f000 fad2 	bl	800a660 <CODEC_IO_Write>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	461a      	mov	r2, r3
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	4413      	add	r3, r2
 800a0c4:	60fb      	str	r3, [r7, #12]
		}
	}
	return counter;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3710      	adds	r7, #16
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}
 800a0d0:	51eb851f 	.word	0x51eb851f
 800a0d4:	200010a4 	.word	0x200010a4

0800a0d8 <wm8994_SetVolumeIn>:
uint32_t wm8994_SetVolumeIn(uint16_t DeviceAddr, uint8_t Volume) {
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b084      	sub	sp, #16
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	4603      	mov	r3, r0
 800a0e0:	460a      	mov	r2, r1
 800a0e2:	80fb      	strh	r3, [r7, #6]
 800a0e4:	4613      	mov	r3, r2
 800a0e6:	717b      	strb	r3, [r7, #5]
	uint32_t counter = 0;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	60fb      	str	r3, [r7, #12]
	if (inputEnabled != 0) {
 800a0ec:	4b28      	ldr	r3, [pc, #160]	@ (800a190 <wm8994_SetVolumeIn+0xb8>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d047      	beq.n	800a184 <wm8994_SetVolumeIn+0xac>
		// B1 = 0dB
		/* Left AIF1 ADC1 volume */
		counter += CODEC_IO_Write(DeviceAddr, 0x400, Volume | 0x100);
 800a0f4:	88fb      	ldrh	r3, [r7, #6]
 800a0f6:	b2d8      	uxtb	r0, r3
 800a0f8:	797b      	ldrb	r3, [r7, #5]
 800a0fa:	b21b      	sxth	r3, r3
 800a0fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a100:	b21b      	sxth	r3, r3
 800a102:	b29b      	uxth	r3, r3
 800a104:	461a      	mov	r2, r3
 800a106:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a10a:	f000 faa9 	bl	800a660 <CODEC_IO_Write>
 800a10e:	4603      	mov	r3, r0
 800a110:	461a      	mov	r2, r3
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	4413      	add	r3, r2
 800a116:	60fb      	str	r3, [r7, #12]

		/* Right AIF1 ADC1 volume */
		counter += CODEC_IO_Write(DeviceAddr, 0x401, Volume | 0x100);
 800a118:	88fb      	ldrh	r3, [r7, #6]
 800a11a:	b2d8      	uxtb	r0, r3
 800a11c:	797b      	ldrb	r3, [r7, #5]
 800a11e:	b21b      	sxth	r3, r3
 800a120:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a124:	b21b      	sxth	r3, r3
 800a126:	b29b      	uxth	r3, r3
 800a128:	461a      	mov	r2, r3
 800a12a:	f240 4101 	movw	r1, #1025	@ 0x401
 800a12e:	f000 fa97 	bl	800a660 <CODEC_IO_Write>
 800a132:	4603      	mov	r3, r0
 800a134:	461a      	mov	r2, r3
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	4413      	add	r3, r2
 800a13a:	60fb      	str	r3, [r7, #12]

		/* Left AIF1 ADC2 volume */
		counter += CODEC_IO_Write(DeviceAddr, 0x404, Volume | 0x100);
 800a13c:	88fb      	ldrh	r3, [r7, #6]
 800a13e:	b2d8      	uxtb	r0, r3
 800a140:	797b      	ldrb	r3, [r7, #5]
 800a142:	b21b      	sxth	r3, r3
 800a144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a148:	b21b      	sxth	r3, r3
 800a14a:	b29b      	uxth	r3, r3
 800a14c:	461a      	mov	r2, r3
 800a14e:	f240 4104 	movw	r1, #1028	@ 0x404
 800a152:	f000 fa85 	bl	800a660 <CODEC_IO_Write>
 800a156:	4603      	mov	r3, r0
 800a158:	461a      	mov	r2, r3
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	4413      	add	r3, r2
 800a15e:	60fb      	str	r3, [r7, #12]

		/* Right AIF1 ADC2 volume */
		counter += CODEC_IO_Write(DeviceAddr, 0x405, Volume | 0x100);
 800a160:	88fb      	ldrh	r3, [r7, #6]
 800a162:	b2d8      	uxtb	r0, r3
 800a164:	797b      	ldrb	r3, [r7, #5]
 800a166:	b21b      	sxth	r3, r3
 800a168:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a16c:	b21b      	sxth	r3, r3
 800a16e:	b29b      	uxth	r3, r3
 800a170:	461a      	mov	r2, r3
 800a172:	f240 4105 	movw	r1, #1029	@ 0x405
 800a176:	f000 fa73 	bl	800a660 <CODEC_IO_Write>
 800a17a:	4603      	mov	r3, r0
 800a17c:	461a      	mov	r2, r3
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	4413      	add	r3, r2
 800a182:	60fb      	str	r3, [r7, #12]
	}
	return counter;
 800a184:	68fb      	ldr	r3, [r7, #12]
}
 800a186:	4618      	mov	r0, r3
 800a188:	3710      	adds	r7, #16
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}
 800a18e:	bf00      	nop
 800a190:	200010a8 	.word	0x200010a8

0800a194 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	4603      	mov	r3, r0
 800a19c:	6039      	str	r1, [r7, #0]
 800a19e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 800a1a4:	4b21      	ldr	r3, [pc, #132]	@ (800a22c <wm8994_SetMute+0x98>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d039      	beq.n	800a220 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	2b01      	cmp	r3, #1
 800a1b0:	d11c      	bne.n	800a1ec <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 800a1b2:	88fb      	ldrh	r3, [r7, #6]
 800a1b4:	b2db      	uxtb	r3, r3
 800a1b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a1ba:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f000 fa4e 	bl	800a660 <CODEC_IO_Write>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	461a      	mov	r2, r3
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	4413      	add	r3, r2
 800a1cc:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 800a1ce:	88fb      	ldrh	r3, [r7, #6]
 800a1d0:	b2db      	uxtb	r3, r3
 800a1d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a1d6:	f240 4122 	movw	r1, #1058	@ 0x422
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f000 fa40 	bl	800a660 <CODEC_IO_Write>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	461a      	mov	r2, r3
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	4413      	add	r3, r2
 800a1e8:	60fb      	str	r3, [r7, #12]
 800a1ea:	e019      	b.n	800a220 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 800a1ec:	88fb      	ldrh	r3, [r7, #6]
 800a1ee:	b2db      	uxtb	r3, r3
 800a1f0:	2210      	movs	r2, #16
 800a1f2:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f000 fa32 	bl	800a660 <CODEC_IO_Write>
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	461a      	mov	r2, r3
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	4413      	add	r3, r2
 800a204:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 800a206:	88fb      	ldrh	r3, [r7, #6]
 800a208:	b2db      	uxtb	r3, r3
 800a20a:	2210      	movs	r2, #16
 800a20c:	f240 4122 	movw	r1, #1058	@ 0x422
 800a210:	4618      	mov	r0, r3
 800a212:	f000 fa25 	bl	800a660 <CODEC_IO_Write>
 800a216:	4603      	mov	r3, r0
 800a218:	461a      	mov	r2, r3
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	4413      	add	r3, r2
 800a21e:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 800a220:	68fb      	ldr	r3, [r7, #12]
}
 800a222:	4618      	mov	r0, r3
 800a224:	3710      	adds	r7, #16
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
 800a22a:	bf00      	nop
 800a22c:	200010a4 	.word	0x200010a4

0800a230 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b084      	sub	sp, #16
 800a234:	af00      	add	r7, sp, #0
 800a236:	4603      	mov	r3, r0
 800a238:	460a      	mov	r2, r1
 800a23a:	80fb      	strh	r3, [r7, #6]
 800a23c:	4613      	mov	r3, r2
 800a23e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 800a240:	2300      	movs	r3, #0
 800a242:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 800a244:	797b      	ldrb	r3, [r7, #5]
 800a246:	2b03      	cmp	r3, #3
 800a248:	f000 808c 	beq.w	800a364 <wm8994_SetOutputMode+0x134>
 800a24c:	2b03      	cmp	r3, #3
 800a24e:	f300 80cb 	bgt.w	800a3e8 <wm8994_SetOutputMode+0x1b8>
 800a252:	2b01      	cmp	r3, #1
 800a254:	d002      	beq.n	800a25c <wm8994_SetOutputMode+0x2c>
 800a256:	2b02      	cmp	r3, #2
 800a258:	d042      	beq.n	800a2e0 <wm8994_SetOutputMode+0xb0>
 800a25a:	e0c5      	b.n	800a3e8 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 800a25c:	88fb      	ldrh	r3, [r7, #6]
 800a25e:	b2db      	uxtb	r3, r3
 800a260:	f640 420c 	movw	r2, #3084	@ 0xc0c
 800a264:	2105      	movs	r1, #5
 800a266:	4618      	mov	r0, r3
 800a268:	f000 f9fa 	bl	800a660 <CODEC_IO_Write>
 800a26c:	4603      	mov	r3, r0
 800a26e:	461a      	mov	r2, r3
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	4413      	add	r3, r2
 800a274:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 800a276:	88fb      	ldrh	r3, [r7, #6]
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	2200      	movs	r2, #0
 800a27c:	f240 6101 	movw	r1, #1537	@ 0x601
 800a280:	4618      	mov	r0, r3
 800a282:	f000 f9ed 	bl	800a660 <CODEC_IO_Write>
 800a286:	4603      	mov	r3, r0
 800a288:	461a      	mov	r2, r3
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	4413      	add	r3, r2
 800a28e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 800a290:	88fb      	ldrh	r3, [r7, #6]
 800a292:	b2db      	uxtb	r3, r3
 800a294:	2200      	movs	r2, #0
 800a296:	f240 6102 	movw	r1, #1538	@ 0x602
 800a29a:	4618      	mov	r0, r3
 800a29c:	f000 f9e0 	bl	800a660 <CODEC_IO_Write>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	4413      	add	r3, r2
 800a2a8:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800a2aa:	88fb      	ldrh	r3, [r7, #6]
 800a2ac:	b2db      	uxtb	r3, r3
 800a2ae:	2202      	movs	r2, #2
 800a2b0:	f240 6104 	movw	r1, #1540	@ 0x604
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	f000 f9d3 	bl	800a660 <CODEC_IO_Write>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	461a      	mov	r2, r3
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	4413      	add	r3, r2
 800a2c2:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 800a2c4:	88fb      	ldrh	r3, [r7, #6]
 800a2c6:	b2db      	uxtb	r3, r3
 800a2c8:	2202      	movs	r2, #2
 800a2ca:	f240 6105 	movw	r1, #1541	@ 0x605
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f000 f9c6 	bl	800a660 <CODEC_IO_Write>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	461a      	mov	r2, r3
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	4413      	add	r3, r2
 800a2dc:	60fb      	str	r3, [r7, #12]
    break;
 800a2de:	e0c5      	b.n	800a46c <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800a2e0:	88fb      	ldrh	r3, [r7, #6]
 800a2e2:	b2db      	uxtb	r3, r3
 800a2e4:	f240 3203 	movw	r2, #771	@ 0x303
 800a2e8:	2105      	movs	r1, #5
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f000 f9b8 	bl	800a660 <CODEC_IO_Write>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	461a      	mov	r2, r3
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	4413      	add	r3, r2
 800a2f8:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800a2fa:	88fb      	ldrh	r3, [r7, #6]
 800a2fc:	b2db      	uxtb	r3, r3
 800a2fe:	2201      	movs	r2, #1
 800a300:	f240 6101 	movw	r1, #1537	@ 0x601
 800a304:	4618      	mov	r0, r3
 800a306:	f000 f9ab 	bl	800a660 <CODEC_IO_Write>
 800a30a:	4603      	mov	r3, r0
 800a30c:	461a      	mov	r2, r3
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	4413      	add	r3, r2
 800a312:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800a314:	88fb      	ldrh	r3, [r7, #6]
 800a316:	b2db      	uxtb	r3, r3
 800a318:	2201      	movs	r2, #1
 800a31a:	f240 6102 	movw	r1, #1538	@ 0x602
 800a31e:	4618      	mov	r0, r3
 800a320:	f000 f99e 	bl	800a660 <CODEC_IO_Write>
 800a324:	4603      	mov	r3, r0
 800a326:	461a      	mov	r2, r3
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	4413      	add	r3, r2
 800a32c:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800a32e:	88fb      	ldrh	r3, [r7, #6]
 800a330:	b2db      	uxtb	r3, r3
 800a332:	2200      	movs	r2, #0
 800a334:	f240 6104 	movw	r1, #1540	@ 0x604
 800a338:	4618      	mov	r0, r3
 800a33a:	f000 f991 	bl	800a660 <CODEC_IO_Write>
 800a33e:	4603      	mov	r3, r0
 800a340:	461a      	mov	r2, r3
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	4413      	add	r3, r2
 800a346:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800a348:	88fb      	ldrh	r3, [r7, #6]
 800a34a:	b2db      	uxtb	r3, r3
 800a34c:	2200      	movs	r2, #0
 800a34e:	f240 6105 	movw	r1, #1541	@ 0x605
 800a352:	4618      	mov	r0, r3
 800a354:	f000 f984 	bl	800a660 <CODEC_IO_Write>
 800a358:	4603      	mov	r3, r0
 800a35a:	461a      	mov	r2, r3
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	4413      	add	r3, r2
 800a360:	60fb      	str	r3, [r7, #12]
    break;
 800a362:	e083      	b.n	800a46c <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 800a364:	88fb      	ldrh	r3, [r7, #6]
 800a366:	b2db      	uxtb	r3, r3
 800a368:	f640 720f 	movw	r2, #3855	@ 0xf0f
 800a36c:	2105      	movs	r1, #5
 800a36e:	4618      	mov	r0, r3
 800a370:	f000 f976 	bl	800a660 <CODEC_IO_Write>
 800a374:	4603      	mov	r3, r0
 800a376:	461a      	mov	r2, r3
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	4413      	add	r3, r2
 800a37c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800a37e:	88fb      	ldrh	r3, [r7, #6]
 800a380:	b2db      	uxtb	r3, r3
 800a382:	2201      	movs	r2, #1
 800a384:	f240 6101 	movw	r1, #1537	@ 0x601
 800a388:	4618      	mov	r0, r3
 800a38a:	f000 f969 	bl	800a660 <CODEC_IO_Write>
 800a38e:	4603      	mov	r3, r0
 800a390:	461a      	mov	r2, r3
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	4413      	add	r3, r2
 800a396:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800a398:	88fb      	ldrh	r3, [r7, #6]
 800a39a:	b2db      	uxtb	r3, r3
 800a39c:	2201      	movs	r2, #1
 800a39e:	f240 6102 	movw	r1, #1538	@ 0x602
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f000 f95c 	bl	800a660 <CODEC_IO_Write>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	4413      	add	r3, r2
 800a3b0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800a3b2:	88fb      	ldrh	r3, [r7, #6]
 800a3b4:	b2db      	uxtb	r3, r3
 800a3b6:	2202      	movs	r2, #2
 800a3b8:	f240 6104 	movw	r1, #1540	@ 0x604
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f000 f94f 	bl	800a660 <CODEC_IO_Write>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	4413      	add	r3, r2
 800a3ca:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 800a3cc:	88fb      	ldrh	r3, [r7, #6]
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	2202      	movs	r2, #2
 800a3d2:	f240 6105 	movw	r1, #1541	@ 0x605
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	f000 f942 	bl	800a660 <CODEC_IO_Write>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	461a      	mov	r2, r3
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	4413      	add	r3, r2
 800a3e4:	60fb      	str	r3, [r7, #12]
    break;
 800a3e6:	e041      	b.n	800a46c <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800a3e8:	88fb      	ldrh	r3, [r7, #6]
 800a3ea:	b2db      	uxtb	r3, r3
 800a3ec:	f240 3203 	movw	r2, #771	@ 0x303
 800a3f0:	2105      	movs	r1, #5
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f000 f934 	bl	800a660 <CODEC_IO_Write>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	4413      	add	r3, r2
 800a400:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800a402:	88fb      	ldrh	r3, [r7, #6]
 800a404:	b2db      	uxtb	r3, r3
 800a406:	2201      	movs	r2, #1
 800a408:	f240 6101 	movw	r1, #1537	@ 0x601
 800a40c:	4618      	mov	r0, r3
 800a40e:	f000 f927 	bl	800a660 <CODEC_IO_Write>
 800a412:	4603      	mov	r3, r0
 800a414:	461a      	mov	r2, r3
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	4413      	add	r3, r2
 800a41a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800a41c:	88fb      	ldrh	r3, [r7, #6]
 800a41e:	b2db      	uxtb	r3, r3
 800a420:	2201      	movs	r2, #1
 800a422:	f240 6102 	movw	r1, #1538	@ 0x602
 800a426:	4618      	mov	r0, r3
 800a428:	f000 f91a 	bl	800a660 <CODEC_IO_Write>
 800a42c:	4603      	mov	r3, r0
 800a42e:	461a      	mov	r2, r3
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	4413      	add	r3, r2
 800a434:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800a436:	88fb      	ldrh	r3, [r7, #6]
 800a438:	b2db      	uxtb	r3, r3
 800a43a:	2200      	movs	r2, #0
 800a43c:	f240 6104 	movw	r1, #1540	@ 0x604
 800a440:	4618      	mov	r0, r3
 800a442:	f000 f90d 	bl	800a660 <CODEC_IO_Write>
 800a446:	4603      	mov	r3, r0
 800a448:	461a      	mov	r2, r3
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	4413      	add	r3, r2
 800a44e:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800a450:	88fb      	ldrh	r3, [r7, #6]
 800a452:	b2db      	uxtb	r3, r3
 800a454:	2200      	movs	r2, #0
 800a456:	f240 6105 	movw	r1, #1541	@ 0x605
 800a45a:	4618      	mov	r0, r3
 800a45c:	f000 f900 	bl	800a660 <CODEC_IO_Write>
 800a460:	4603      	mov	r3, r0
 800a462:	461a      	mov	r2, r3
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	4413      	add	r3, r2
 800a468:	60fb      	str	r3, [r7, #12]
    break;    
 800a46a:	bf00      	nop
  }  
  return counter;
 800a46c:	68fb      	ldr	r3, [r7, #12]
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3710      	adds	r7, #16
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}
	...

0800a478 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b084      	sub	sp, #16
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	4603      	mov	r3, r0
 800a480:	6039      	str	r1, [r7, #0]
 800a482:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800a484:	2300      	movs	r3, #0
 800a486:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	4a64      	ldr	r2, [pc, #400]	@ (800a61c <wm8994_SetFrequency+0x1a4>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d079      	beq.n	800a584 <wm8994_SetFrequency+0x10c>
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	4a62      	ldr	r2, [pc, #392]	@ (800a61c <wm8994_SetFrequency+0x1a4>)
 800a494:	4293      	cmp	r3, r2
 800a496:	f200 80ad 	bhi.w	800a5f4 <wm8994_SetFrequency+0x17c>
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d061      	beq.n	800a568 <wm8994_SetFrequency+0xf0>
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	f200 80a2 	bhi.w	800a5f4 <wm8994_SetFrequency+0x17c>
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	f000 808e 	beq.w	800a5d8 <wm8994_SetFrequency+0x160>
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	f200 8096 	bhi.w	800a5f4 <wm8994_SetFrequency+0x17c>
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800a4ce:	d03d      	beq.n	800a54c <wm8994_SetFrequency+0xd4>
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800a4d6:	f200 808d 	bhi.w	800a5f4 <wm8994_SetFrequency+0x17c>
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	f245 6222 	movw	r2, #22050	@ 0x5622
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d06b      	beq.n	800a5bc <wm8994_SetFrequency+0x144>
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	f245 6222 	movw	r2, #22050	@ 0x5622
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	f200 8082 	bhi.w	800a5f4 <wm8994_SetFrequency+0x17c>
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800a4f6:	d01b      	beq.n	800a530 <wm8994_SetFrequency+0xb8>
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800a4fe:	d879      	bhi.n	800a5f4 <wm8994_SetFrequency+0x17c>
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 800a506:	d005      	beq.n	800a514 <wm8994_SetFrequency+0x9c>
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	f642 3211 	movw	r2, #11025	@ 0x2b11
 800a50e:	4293      	cmp	r3, r2
 800a510:	d046      	beq.n	800a5a0 <wm8994_SetFrequency+0x128>
 800a512:	e06f      	b.n	800a5f4 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 800a514:	88fb      	ldrh	r3, [r7, #6]
 800a516:	b2db      	uxtb	r3, r3
 800a518:	2203      	movs	r2, #3
 800a51a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800a51e:	4618      	mov	r0, r3
 800a520:	f000 f89e 	bl	800a660 <CODEC_IO_Write>
 800a524:	4603      	mov	r3, r0
 800a526:	461a      	mov	r2, r3
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	4413      	add	r3, r2
 800a52c:	60fb      	str	r3, [r7, #12]
    break;
 800a52e:	e06f      	b.n	800a610 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 800a530:	88fb      	ldrh	r3, [r7, #6]
 800a532:	b2db      	uxtb	r3, r3
 800a534:	2233      	movs	r2, #51	@ 0x33
 800a536:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800a53a:	4618      	mov	r0, r3
 800a53c:	f000 f890 	bl	800a660 <CODEC_IO_Write>
 800a540:	4603      	mov	r3, r0
 800a542:	461a      	mov	r2, r3
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	4413      	add	r3, r2
 800a548:	60fb      	str	r3, [r7, #12]
    break;
 800a54a:	e061      	b.n	800a610 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 800a54c:	88fb      	ldrh	r3, [r7, #6]
 800a54e:	b2db      	uxtb	r3, r3
 800a550:	2263      	movs	r2, #99	@ 0x63
 800a552:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800a556:	4618      	mov	r0, r3
 800a558:	f000 f882 	bl	800a660 <CODEC_IO_Write>
 800a55c:	4603      	mov	r3, r0
 800a55e:	461a      	mov	r2, r3
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	4413      	add	r3, r2
 800a564:	60fb      	str	r3, [r7, #12]
    break;
 800a566:	e053      	b.n	800a610 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 800a568:	88fb      	ldrh	r3, [r7, #6]
 800a56a:	b2db      	uxtb	r3, r3
 800a56c:	2283      	movs	r2, #131	@ 0x83
 800a56e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800a572:	4618      	mov	r0, r3
 800a574:	f000 f874 	bl	800a660 <CODEC_IO_Write>
 800a578:	4603      	mov	r3, r0
 800a57a:	461a      	mov	r2, r3
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	4413      	add	r3, r2
 800a580:	60fb      	str	r3, [r7, #12]
    break;
 800a582:	e045      	b.n	800a610 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 800a584:	88fb      	ldrh	r3, [r7, #6]
 800a586:	b2db      	uxtb	r3, r3
 800a588:	22a3      	movs	r2, #163	@ 0xa3
 800a58a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800a58e:	4618      	mov	r0, r3
 800a590:	f000 f866 	bl	800a660 <CODEC_IO_Write>
 800a594:	4603      	mov	r3, r0
 800a596:	461a      	mov	r2, r3
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	4413      	add	r3, r2
 800a59c:	60fb      	str	r3, [r7, #12]
    break;
 800a59e:	e037      	b.n	800a610 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 800a5a0:	88fb      	ldrh	r3, [r7, #6]
 800a5a2:	b2db      	uxtb	r3, r3
 800a5a4:	2213      	movs	r2, #19
 800a5a6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	f000 f858 	bl	800a660 <CODEC_IO_Write>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	4413      	add	r3, r2
 800a5b8:	60fb      	str	r3, [r7, #12]
    break;
 800a5ba:	e029      	b.n	800a610 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 800a5bc:	88fb      	ldrh	r3, [r7, #6]
 800a5be:	b2db      	uxtb	r3, r3
 800a5c0:	2243      	movs	r2, #67	@ 0x43
 800a5c2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f000 f84a 	bl	800a660 <CODEC_IO_Write>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	461a      	mov	r2, r3
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	4413      	add	r3, r2
 800a5d4:	60fb      	str	r3, [r7, #12]
    break;
 800a5d6:	e01b      	b.n	800a610 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 800a5d8:	88fb      	ldrh	r3, [r7, #6]
 800a5da:	b2db      	uxtb	r3, r3
 800a5dc:	2273      	movs	r2, #115	@ 0x73
 800a5de:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f000 f83c 	bl	800a660 <CODEC_IO_Write>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	4413      	add	r3, r2
 800a5f0:	60fb      	str	r3, [r7, #12]
    break; 
 800a5f2:	e00d      	b.n	800a610 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 800a5f4:	88fb      	ldrh	r3, [r7, #6]
 800a5f6:	b2db      	uxtb	r3, r3
 800a5f8:	2283      	movs	r2, #131	@ 0x83
 800a5fa:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800a5fe:	4618      	mov	r0, r3
 800a600:	f000 f82e 	bl	800a660 <CODEC_IO_Write>
 800a604:	4603      	mov	r3, r0
 800a606:	461a      	mov	r2, r3
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	4413      	add	r3, r2
 800a60c:	60fb      	str	r3, [r7, #12]
    break; 
 800a60e:	bf00      	nop
  }
  return counter;
 800a610:	68fb      	ldr	r3, [r7, #12]
}
 800a612:	4618      	mov	r0, r3
 800a614:	3710      	adds	r7, #16
 800a616:	46bd      	mov	sp, r7
 800a618:	bd80      	pop	{r7, pc}
 800a61a:	bf00      	nop
 800a61c:	00017700 	.word	0x00017700

0800a620 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b084      	sub	sp, #16
 800a624:	af00      	add	r7, sp, #0
 800a626:	4603      	mov	r3, r0
 800a628:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800a62a:	2300      	movs	r3, #0
 800a62c:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800a62e:	88fb      	ldrh	r3, [r7, #6]
 800a630:	b2db      	uxtb	r3, r3
 800a632:	2200      	movs	r2, #0
 800a634:	2100      	movs	r1, #0
 800a636:	4618      	mov	r0, r3
 800a638:	f000 f812 	bl	800a660 <CODEC_IO_Write>
 800a63c:	4603      	mov	r3, r0
 800a63e:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 800a640:	4b05      	ldr	r3, [pc, #20]	@ (800a658 <wm8994_Reset+0x38>)
 800a642:	2200      	movs	r2, #0
 800a644:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 800a646:	4b05      	ldr	r3, [pc, #20]	@ (800a65c <wm8994_Reset+0x3c>)
 800a648:	2200      	movs	r2, #0
 800a64a:	601a      	str	r2, [r3, #0]

  return counter;
 800a64c:	68fb      	ldr	r3, [r7, #12]
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3710      	adds	r7, #16
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}
 800a656:	bf00      	nop
 800a658:	200010a4 	.word	0x200010a4
 800a65c:	200010a8 	.word	0x200010a8

0800a660 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b084      	sub	sp, #16
 800a664:	af00      	add	r7, sp, #0
 800a666:	4603      	mov	r3, r0
 800a668:	71fb      	strb	r3, [r7, #7]
 800a66a:	460b      	mov	r3, r1
 800a66c:	80bb      	strh	r3, [r7, #4]
 800a66e:	4613      	mov	r3, r2
 800a670:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 800a672:	2300      	movs	r3, #0
 800a674:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 800a676:	887a      	ldrh	r2, [r7, #2]
 800a678:	88b9      	ldrh	r1, [r7, #4]
 800a67a:	79fb      	ldrb	r3, [r7, #7]
 800a67c:	4618      	mov	r0, r3
 800a67e:	f7fb fd61 	bl	8006144 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	b2db      	uxtb	r3, r3
}
 800a686:	4618      	mov	r0, r3
 800a688:	3710      	adds	r7, #16
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
	...

0800a690 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800a690:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800a6c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800a694:	480d      	ldr	r0, [pc, #52]	@ (800a6cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800a696:	490e      	ldr	r1, [pc, #56]	@ (800a6d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800a698:	4a0e      	ldr	r2, [pc, #56]	@ (800a6d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800a69a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a69c:	e002      	b.n	800a6a4 <LoopCopyDataInit>

0800a69e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a69e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a6a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a6a2:	3304      	adds	r3, #4

0800a6a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a6a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a6a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a6a8:	d3f9      	bcc.n	800a69e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a6aa:	4a0b      	ldr	r2, [pc, #44]	@ (800a6d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800a6ac:	4c0b      	ldr	r4, [pc, #44]	@ (800a6dc <LoopFillZerobss+0x26>)
  movs r3, #0
 800a6ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a6b0:	e001      	b.n	800a6b6 <LoopFillZerobss>

0800a6b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a6b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a6b4:	3204      	adds	r2, #4

0800a6b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a6b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a6b8:	d3fb      	bcc.n	800a6b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800a6ba:	f7fe fb6b 	bl	8008d94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a6be:	f00b fdc5 	bl	801624c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a6c2:	f7f9 fd1f 	bl	8004104 <main>
  bx  lr    
 800a6c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800a6c8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800a6cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a6d0:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 800a6d4:	08025794 	.word	0x08025794
  ldr r2, =_sbss
 800a6d8:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 800a6dc:	20009804 	.word	0x20009804

0800a6e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a6e0:	e7fe      	b.n	800a6e0 <ADC_IRQHandler>

0800a6e2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a6e2:	b580      	push	{r7, lr}
 800a6e4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a6e6:	2003      	movs	r0, #3
 800a6e8:	f000 fcf3 	bl	800b0d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800a6ec:	2000      	movs	r0, #0
 800a6ee:	f7fe f9af 	bl	8008a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800a6f2:	f7fd fcc7 	bl	8008084 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800a6f6:	2300      	movs	r3, #0
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	bd80      	pop	{r7, pc}

0800a6fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a700:	4b06      	ldr	r3, [pc, #24]	@ (800a71c <HAL_IncTick+0x20>)
 800a702:	781b      	ldrb	r3, [r3, #0]
 800a704:	461a      	mov	r2, r3
 800a706:	4b06      	ldr	r3, [pc, #24]	@ (800a720 <HAL_IncTick+0x24>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	4413      	add	r3, r2
 800a70c:	4a04      	ldr	r2, [pc, #16]	@ (800a720 <HAL_IncTick+0x24>)
 800a70e:	6013      	str	r3, [r2, #0]
}
 800a710:	bf00      	nop
 800a712:	46bd      	mov	sp, r7
 800a714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a718:	4770      	bx	lr
 800a71a:	bf00      	nop
 800a71c:	20000098 	.word	0x20000098
 800a720:	200010ac 	.word	0x200010ac

0800a724 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a724:	b480      	push	{r7}
 800a726:	af00      	add	r7, sp, #0
  return uwTick;
 800a728:	4b03      	ldr	r3, [pc, #12]	@ (800a738 <HAL_GetTick+0x14>)
 800a72a:	681b      	ldr	r3, [r3, #0]
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	46bd      	mov	sp, r7
 800a730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a734:	4770      	bx	lr
 800a736:	bf00      	nop
 800a738:	200010ac 	.word	0x200010ac

0800a73c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b084      	sub	sp, #16
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a744:	f7ff ffee 	bl	800a724 <HAL_GetTick>
 800a748:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a754:	d005      	beq.n	800a762 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800a756:	4b0a      	ldr	r3, [pc, #40]	@ (800a780 <HAL_Delay+0x44>)
 800a758:	781b      	ldrb	r3, [r3, #0]
 800a75a:	461a      	mov	r2, r3
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	4413      	add	r3, r2
 800a760:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a762:	bf00      	nop
 800a764:	f7ff ffde 	bl	800a724 <HAL_GetTick>
 800a768:	4602      	mov	r2, r0
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	1ad3      	subs	r3, r2, r3
 800a76e:	68fa      	ldr	r2, [r7, #12]
 800a770:	429a      	cmp	r2, r3
 800a772:	d8f7      	bhi.n	800a764 <HAL_Delay+0x28>
  {
  }
}
 800a774:	bf00      	nop
 800a776:	bf00      	nop
 800a778:	3710      	adds	r7, #16
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}
 800a77e:	bf00      	nop
 800a780:	20000098 	.word	0x20000098

0800a784 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b084      	sub	sp, #16
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a78c:	2300      	movs	r3, #0
 800a78e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d101      	bne.n	800a79a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800a796:	2301      	movs	r3, #1
 800a798:	e031      	b.n	800a7fe <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d109      	bne.n	800a7b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f7fd fc96 	bl	80080d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7ba:	f003 0310 	and.w	r3, r3, #16
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d116      	bne.n	800a7f0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a7c6:	4b10      	ldr	r3, [pc, #64]	@ (800a808 <HAL_ADC_Init+0x84>)
 800a7c8:	4013      	ands	r3, r2
 800a7ca:	f043 0202 	orr.w	r2, r3, #2
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 fad6 	bl	800ad84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2200      	movs	r2, #0
 800a7dc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7e2:	f023 0303 	bic.w	r3, r3, #3
 800a7e6:	f043 0201 	orr.w	r2, r3, #1
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	641a      	str	r2, [r3, #64]	@ 0x40
 800a7ee:	e001      	b.n	800a7f4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800a7fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3710      	adds	r7, #16
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}
 800a806:	bf00      	nop
 800a808:	ffffeefd 	.word	0xffffeefd

0800a80c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b085      	sub	sp, #20
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 800a814:	2300      	movs	r3, #0
 800a816:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a81e:	2b01      	cmp	r3, #1
 800a820:	d101      	bne.n	800a826 <HAL_ADC_Start+0x1a>
 800a822:	2302      	movs	r3, #2
 800a824:	e0ad      	b.n	800a982 <HAL_ADC_Start+0x176>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2201      	movs	r2, #1
 800a82a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	689b      	ldr	r3, [r3, #8]
 800a834:	f003 0301 	and.w	r3, r3, #1
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d018      	beq.n	800a86e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	689a      	ldr	r2, [r3, #8]
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f042 0201 	orr.w	r2, r2, #1
 800a84a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800a84c:	4b50      	ldr	r3, [pc, #320]	@ (800a990 <HAL_ADC_Start+0x184>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	4a50      	ldr	r2, [pc, #320]	@ (800a994 <HAL_ADC_Start+0x188>)
 800a852:	fba2 2303 	umull	r2, r3, r2, r3
 800a856:	0c9a      	lsrs	r2, r3, #18
 800a858:	4613      	mov	r3, r2
 800a85a:	005b      	lsls	r3, r3, #1
 800a85c:	4413      	add	r3, r2
 800a85e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800a860:	e002      	b.n	800a868 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	3b01      	subs	r3, #1
 800a866:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d1f9      	bne.n	800a862 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	689b      	ldr	r3, [r3, #8]
 800a874:	f003 0301 	and.w	r3, r3, #1
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d175      	bne.n	800a968 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a880:	4b45      	ldr	r3, [pc, #276]	@ (800a998 <HAL_ADC_Start+0x18c>)
 800a882:	4013      	ands	r3, r2
 800a884:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	685b      	ldr	r3, [r3, #4]
 800a892:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a896:	2b00      	cmp	r3, #0
 800a898:	d007      	beq.n	800a8aa <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a89e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800a8a2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a8b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8b6:	d106      	bne.n	800a8c6 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8bc:	f023 0206 	bic.w	r2, r3, #6
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	645a      	str	r2, [r3, #68]	@ 0x44
 800a8c4:	e002      	b.n	800a8cc <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800a8dc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800a8de:	4b2f      	ldr	r3, [pc, #188]	@ (800a99c <HAL_ADC_Start+0x190>)
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	f003 031f 	and.w	r3, r3, #31
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d10f      	bne.n	800a90a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	689b      	ldr	r3, [r3, #8]
 800a8f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d143      	bne.n	800a980 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	689a      	ldr	r2, [r3, #8]
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800a906:	609a      	str	r2, [r3, #8]
 800a908:	e03a      	b.n	800a980 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	4a24      	ldr	r2, [pc, #144]	@ (800a9a0 <HAL_ADC_Start+0x194>)
 800a910:	4293      	cmp	r3, r2
 800a912:	d10e      	bne.n	800a932 <HAL_ADC_Start+0x126>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	689b      	ldr	r3, [r3, #8]
 800a91a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d107      	bne.n	800a932 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	689a      	ldr	r2, [r3, #8]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800a930:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800a932:	4b1a      	ldr	r3, [pc, #104]	@ (800a99c <HAL_ADC_Start+0x190>)
 800a934:	685b      	ldr	r3, [r3, #4]
 800a936:	f003 0310 	and.w	r3, r3, #16
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d120      	bne.n	800a980 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	4a18      	ldr	r2, [pc, #96]	@ (800a9a4 <HAL_ADC_Start+0x198>)
 800a944:	4293      	cmp	r3, r2
 800a946:	d11b      	bne.n	800a980 <HAL_ADC_Start+0x174>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	689b      	ldr	r3, [r3, #8]
 800a94e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a952:	2b00      	cmp	r3, #0
 800a954:	d114      	bne.n	800a980 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	689a      	ldr	r2, [r3, #8]
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800a964:	609a      	str	r2, [r3, #8]
 800a966:	e00b      	b.n	800a980 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a96c:	f043 0210 	orr.w	r2, r3, #16
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a978:	f043 0201 	orr.w	r2, r3, #1
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800a980:	2300      	movs	r3, #0
}
 800a982:	4618      	mov	r0, r3
 800a984:	3714      	adds	r7, #20
 800a986:	46bd      	mov	sp, r7
 800a988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98c:	4770      	bx	lr
 800a98e:	bf00      	nop
 800a990:	20000054 	.word	0x20000054
 800a994:	431bde83 	.word	0x431bde83
 800a998:	fffff8fe 	.word	0xfffff8fe
 800a99c:	40012300 	.word	0x40012300
 800a9a0:	40012000 	.word	0x40012000
 800a9a4:	40012200 	.word	0x40012200

0800a9a8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b084      	sub	sp, #16
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
 800a9b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	689b      	ldr	r3, [r3, #8]
 800a9bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a9c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a9c4:	d113      	bne.n	800a9ee <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	689b      	ldr	r3, [r3, #8]
 800a9cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800a9d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a9d4:	d10b      	bne.n	800a9ee <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9da:	f043 0220 	orr.w	r2, r3, #32
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	e063      	b.n	800aab6 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800a9ee:	f7ff fe99 	bl	800a724 <HAL_GetTick>
 800a9f2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800a9f4:	e021      	b.n	800aa3a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9fc:	d01d      	beq.n	800aa3a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d007      	beq.n	800aa14 <HAL_ADC_PollForConversion+0x6c>
 800aa04:	f7ff fe8e 	bl	800a724 <HAL_GetTick>
 800aa08:	4602      	mov	r2, r0
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	1ad3      	subs	r3, r2, r3
 800aa0e:	683a      	ldr	r2, [r7, #0]
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d212      	bcs.n	800aa3a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f003 0302 	and.w	r3, r3, #2
 800aa1e:	2b02      	cmp	r3, #2
 800aa20:	d00b      	beq.n	800aa3a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa26:	f043 0204 	orr.w	r2, r3, #4
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2200      	movs	r2, #0
 800aa32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 800aa36:	2303      	movs	r3, #3
 800aa38:	e03d      	b.n	800aab6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	f003 0302 	and.w	r3, r3, #2
 800aa44:	2b02      	cmp	r3, #2
 800aa46:	d1d6      	bne.n	800a9f6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f06f 0212 	mvn.w	r2, #18
 800aa50:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa56:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	689b      	ldr	r3, [r3, #8]
 800aa64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d123      	bne.n	800aab4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d11f      	bne.n	800aab4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa7a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d006      	beq.n	800aa90 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	689b      	ldr	r3, [r3, #8]
 800aa88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d111      	bne.n	800aab4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d105      	bne.n	800aab4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaac:	f043 0201 	orr.w	r2, r3, #1
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800aab4:	2300      	movs	r3, #0
}
 800aab6:	4618      	mov	r0, r3
 800aab8:	3710      	adds	r7, #16
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}

0800aabe <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800aabe:	b480      	push	{r7}
 800aac0:	b083      	sub	sp, #12
 800aac2:	af00      	add	r7, sp, #0
 800aac4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800aacc:	4618      	mov	r0, r3
 800aace:	370c      	adds	r7, #12
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr

0800aad8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800aad8:	b480      	push	{r7}
 800aada:	b085      	sub	sp, #20
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800aae2:	2300      	movs	r3, #0
 800aae4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aaec:	2b01      	cmp	r3, #1
 800aaee:	d101      	bne.n	800aaf4 <HAL_ADC_ConfigChannel+0x1c>
 800aaf0:	2302      	movs	r3, #2
 800aaf2:	e136      	b.n	800ad62 <HAL_ADC_ConfigChannel+0x28a>
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2201      	movs	r2, #1
 800aaf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	2b09      	cmp	r3, #9
 800ab02:	d93a      	bls.n	800ab7a <HAL_ADC_ConfigChannel+0xa2>
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab0c:	d035      	beq.n	800ab7a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	68d9      	ldr	r1, [r3, #12]
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	b29b      	uxth	r3, r3
 800ab1a:	461a      	mov	r2, r3
 800ab1c:	4613      	mov	r3, r2
 800ab1e:	005b      	lsls	r3, r3, #1
 800ab20:	4413      	add	r3, r2
 800ab22:	3b1e      	subs	r3, #30
 800ab24:	2207      	movs	r2, #7
 800ab26:	fa02 f303 	lsl.w	r3, r2, r3
 800ab2a:	43da      	mvns	r2, r3
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	400a      	ands	r2, r1
 800ab32:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	4a8d      	ldr	r2, [pc, #564]	@ (800ad70 <HAL_ADC_ConfigChannel+0x298>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d10a      	bne.n	800ab54 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	68d9      	ldr	r1, [r3, #12]
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	689b      	ldr	r3, [r3, #8]
 800ab48:	061a      	lsls	r2, r3, #24
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	430a      	orrs	r2, r1
 800ab50:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800ab52:	e035      	b.n	800abc0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	68d9      	ldr	r1, [r3, #12]
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	689a      	ldr	r2, [r3, #8]
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	b29b      	uxth	r3, r3
 800ab64:	4618      	mov	r0, r3
 800ab66:	4603      	mov	r3, r0
 800ab68:	005b      	lsls	r3, r3, #1
 800ab6a:	4403      	add	r3, r0
 800ab6c:	3b1e      	subs	r3, #30
 800ab6e:	409a      	lsls	r2, r3
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	430a      	orrs	r2, r1
 800ab76:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800ab78:	e022      	b.n	800abc0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	6919      	ldr	r1, [r3, #16]
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	b29b      	uxth	r3, r3
 800ab86:	461a      	mov	r2, r3
 800ab88:	4613      	mov	r3, r2
 800ab8a:	005b      	lsls	r3, r3, #1
 800ab8c:	4413      	add	r3, r2
 800ab8e:	2207      	movs	r2, #7
 800ab90:	fa02 f303 	lsl.w	r3, r2, r3
 800ab94:	43da      	mvns	r2, r3
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	400a      	ands	r2, r1
 800ab9c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	6919      	ldr	r1, [r3, #16]
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	689a      	ldr	r2, [r3, #8]
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	b29b      	uxth	r3, r3
 800abae:	4618      	mov	r0, r3
 800abb0:	4603      	mov	r3, r0
 800abb2:	005b      	lsls	r3, r3, #1
 800abb4:	4403      	add	r3, r0
 800abb6:	409a      	lsls	r2, r3
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	430a      	orrs	r2, r1
 800abbe:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	2b06      	cmp	r3, #6
 800abc6:	d824      	bhi.n	800ac12 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	685a      	ldr	r2, [r3, #4]
 800abd2:	4613      	mov	r3, r2
 800abd4:	009b      	lsls	r3, r3, #2
 800abd6:	4413      	add	r3, r2
 800abd8:	3b05      	subs	r3, #5
 800abda:	221f      	movs	r2, #31
 800abdc:	fa02 f303 	lsl.w	r3, r2, r3
 800abe0:	43da      	mvns	r2, r3
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	400a      	ands	r2, r1
 800abe8:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	b29b      	uxth	r3, r3
 800abf6:	4618      	mov	r0, r3
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	685a      	ldr	r2, [r3, #4]
 800abfc:	4613      	mov	r3, r2
 800abfe:	009b      	lsls	r3, r3, #2
 800ac00:	4413      	add	r3, r2
 800ac02:	3b05      	subs	r3, #5
 800ac04:	fa00 f203 	lsl.w	r2, r0, r3
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	430a      	orrs	r2, r1
 800ac0e:	635a      	str	r2, [r3, #52]	@ 0x34
 800ac10:	e04c      	b.n	800acac <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	685b      	ldr	r3, [r3, #4]
 800ac16:	2b0c      	cmp	r3, #12
 800ac18:	d824      	bhi.n	800ac64 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	685a      	ldr	r2, [r3, #4]
 800ac24:	4613      	mov	r3, r2
 800ac26:	009b      	lsls	r3, r3, #2
 800ac28:	4413      	add	r3, r2
 800ac2a:	3b23      	subs	r3, #35	@ 0x23
 800ac2c:	221f      	movs	r2, #31
 800ac2e:	fa02 f303 	lsl.w	r3, r2, r3
 800ac32:	43da      	mvns	r2, r3
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	400a      	ands	r2, r1
 800ac3a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	b29b      	uxth	r3, r3
 800ac48:	4618      	mov	r0, r3
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	685a      	ldr	r2, [r3, #4]
 800ac4e:	4613      	mov	r3, r2
 800ac50:	009b      	lsls	r3, r3, #2
 800ac52:	4413      	add	r3, r2
 800ac54:	3b23      	subs	r3, #35	@ 0x23
 800ac56:	fa00 f203 	lsl.w	r2, r0, r3
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	430a      	orrs	r2, r1
 800ac60:	631a      	str	r2, [r3, #48]	@ 0x30
 800ac62:	e023      	b.n	800acac <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	685a      	ldr	r2, [r3, #4]
 800ac6e:	4613      	mov	r3, r2
 800ac70:	009b      	lsls	r3, r3, #2
 800ac72:	4413      	add	r3, r2
 800ac74:	3b41      	subs	r3, #65	@ 0x41
 800ac76:	221f      	movs	r2, #31
 800ac78:	fa02 f303 	lsl.w	r3, r2, r3
 800ac7c:	43da      	mvns	r2, r3
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	400a      	ands	r2, r1
 800ac84:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	b29b      	uxth	r3, r3
 800ac92:	4618      	mov	r0, r3
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	685a      	ldr	r2, [r3, #4]
 800ac98:	4613      	mov	r3, r2
 800ac9a:	009b      	lsls	r3, r3, #2
 800ac9c:	4413      	add	r3, r2
 800ac9e:	3b41      	subs	r3, #65	@ 0x41
 800aca0:	fa00 f203 	lsl.w	r2, r0, r3
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	430a      	orrs	r2, r1
 800acaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	4a30      	ldr	r2, [pc, #192]	@ (800ad74 <HAL_ADC_ConfigChannel+0x29c>)
 800acb2:	4293      	cmp	r3, r2
 800acb4:	d10a      	bne.n	800accc <HAL_ADC_ConfigChannel+0x1f4>
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800acbe:	d105      	bne.n	800accc <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800acc0:	4b2d      	ldr	r3, [pc, #180]	@ (800ad78 <HAL_ADC_ConfigChannel+0x2a0>)
 800acc2:	685b      	ldr	r3, [r3, #4]
 800acc4:	4a2c      	ldr	r2, [pc, #176]	@ (800ad78 <HAL_ADC_ConfigChannel+0x2a0>)
 800acc6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800acca:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4a28      	ldr	r2, [pc, #160]	@ (800ad74 <HAL_ADC_ConfigChannel+0x29c>)
 800acd2:	4293      	cmp	r3, r2
 800acd4:	d10f      	bne.n	800acf6 <HAL_ADC_ConfigChannel+0x21e>
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	2b12      	cmp	r3, #18
 800acdc:	d10b      	bne.n	800acf6 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800acde:	4b26      	ldr	r3, [pc, #152]	@ (800ad78 <HAL_ADC_ConfigChannel+0x2a0>)
 800ace0:	685b      	ldr	r3, [r3, #4]
 800ace2:	4a25      	ldr	r2, [pc, #148]	@ (800ad78 <HAL_ADC_ConfigChannel+0x2a0>)
 800ace4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ace8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800acea:	4b23      	ldr	r3, [pc, #140]	@ (800ad78 <HAL_ADC_ConfigChannel+0x2a0>)
 800acec:	685b      	ldr	r3, [r3, #4]
 800acee:	4a22      	ldr	r2, [pc, #136]	@ (800ad78 <HAL_ADC_ConfigChannel+0x2a0>)
 800acf0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800acf4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	4a1e      	ldr	r2, [pc, #120]	@ (800ad74 <HAL_ADC_ConfigChannel+0x29c>)
 800acfc:	4293      	cmp	r3, r2
 800acfe:	d12b      	bne.n	800ad58 <HAL_ADC_ConfigChannel+0x280>
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	4a1a      	ldr	r2, [pc, #104]	@ (800ad70 <HAL_ADC_ConfigChannel+0x298>)
 800ad06:	4293      	cmp	r3, r2
 800ad08:	d003      	beq.n	800ad12 <HAL_ADC_ConfigChannel+0x23a>
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	2b11      	cmp	r3, #17
 800ad10:	d122      	bne.n	800ad58 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800ad12:	4b19      	ldr	r3, [pc, #100]	@ (800ad78 <HAL_ADC_ConfigChannel+0x2a0>)
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	4a18      	ldr	r2, [pc, #96]	@ (800ad78 <HAL_ADC_ConfigChannel+0x2a0>)
 800ad18:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800ad1c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800ad1e:	4b16      	ldr	r3, [pc, #88]	@ (800ad78 <HAL_ADC_ConfigChannel+0x2a0>)
 800ad20:	685b      	ldr	r3, [r3, #4]
 800ad22:	4a15      	ldr	r2, [pc, #84]	@ (800ad78 <HAL_ADC_ConfigChannel+0x2a0>)
 800ad24:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ad28:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	4a10      	ldr	r2, [pc, #64]	@ (800ad70 <HAL_ADC_ConfigChannel+0x298>)
 800ad30:	4293      	cmp	r3, r2
 800ad32:	d111      	bne.n	800ad58 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800ad34:	4b11      	ldr	r3, [pc, #68]	@ (800ad7c <HAL_ADC_ConfigChannel+0x2a4>)
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	4a11      	ldr	r2, [pc, #68]	@ (800ad80 <HAL_ADC_ConfigChannel+0x2a8>)
 800ad3a:	fba2 2303 	umull	r2, r3, r2, r3
 800ad3e:	0c9a      	lsrs	r2, r3, #18
 800ad40:	4613      	mov	r3, r2
 800ad42:	009b      	lsls	r3, r3, #2
 800ad44:	4413      	add	r3, r2
 800ad46:	005b      	lsls	r3, r3, #1
 800ad48:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800ad4a:	e002      	b.n	800ad52 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	3b01      	subs	r3, #1
 800ad50:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d1f9      	bne.n	800ad4c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800ad60:	2300      	movs	r3, #0
}
 800ad62:	4618      	mov	r0, r3
 800ad64:	3714      	adds	r7, #20
 800ad66:	46bd      	mov	sp, r7
 800ad68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6c:	4770      	bx	lr
 800ad6e:	bf00      	nop
 800ad70:	10000012 	.word	0x10000012
 800ad74:	40012000 	.word	0x40012000
 800ad78:	40012300 	.word	0x40012300
 800ad7c:	20000054 	.word	0x20000054
 800ad80:	431bde83 	.word	0x431bde83

0800ad84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800ad84:	b480      	push	{r7}
 800ad86:	b083      	sub	sp, #12
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800ad8c:	4b78      	ldr	r3, [pc, #480]	@ (800af70 <ADC_Init+0x1ec>)
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	4a77      	ldr	r2, [pc, #476]	@ (800af70 <ADC_Init+0x1ec>)
 800ad92:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800ad96:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800ad98:	4b75      	ldr	r3, [pc, #468]	@ (800af70 <ADC_Init+0x1ec>)
 800ad9a:	685a      	ldr	r2, [r3, #4]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	4973      	ldr	r1, [pc, #460]	@ (800af70 <ADC_Init+0x1ec>)
 800ada2:	4313      	orrs	r3, r2
 800ada4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	685a      	ldr	r2, [r3, #4]
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800adb4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	6859      	ldr	r1, [r3, #4]
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	691b      	ldr	r3, [r3, #16]
 800adc0:	021a      	lsls	r2, r3, #8
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	430a      	orrs	r2, r1
 800adc8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	685a      	ldr	r2, [r3, #4]
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800add8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	6859      	ldr	r1, [r3, #4]
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	689a      	ldr	r2, [r3, #8]
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	430a      	orrs	r2, r1
 800adea:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	689a      	ldr	r2, [r3, #8]
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800adfa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	6899      	ldr	r1, [r3, #8]
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	68da      	ldr	r2, [r3, #12]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	430a      	orrs	r2, r1
 800ae0c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae12:	4a58      	ldr	r2, [pc, #352]	@ (800af74 <ADC_Init+0x1f0>)
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d022      	beq.n	800ae5e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	689a      	ldr	r2, [r3, #8]
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800ae26:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	6899      	ldr	r1, [r3, #8]
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	430a      	orrs	r2, r1
 800ae38:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	689a      	ldr	r2, [r3, #8]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800ae48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	6899      	ldr	r1, [r3, #8]
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	430a      	orrs	r2, r1
 800ae5a:	609a      	str	r2, [r3, #8]
 800ae5c:	e00f      	b.n	800ae7e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	689a      	ldr	r2, [r3, #8]
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800ae6c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	689a      	ldr	r2, [r3, #8]
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800ae7c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	689a      	ldr	r2, [r3, #8]
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	f022 0202 	bic.w	r2, r2, #2
 800ae8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	6899      	ldr	r1, [r3, #8]
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	699b      	ldr	r3, [r3, #24]
 800ae98:	005a      	lsls	r2, r3, #1
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	430a      	orrs	r2, r1
 800aea0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d01b      	beq.n	800aee4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	685a      	ldr	r2, [r3, #4]
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aeba:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	685a      	ldr	r2, [r3, #4]
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800aeca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	6859      	ldr	r1, [r3, #4]
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aed6:	3b01      	subs	r3, #1
 800aed8:	035a      	lsls	r2, r3, #13
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	430a      	orrs	r2, r1
 800aee0:	605a      	str	r2, [r3, #4]
 800aee2:	e007      	b.n	800aef4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	685a      	ldr	r2, [r3, #4]
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800aef2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800af02:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	69db      	ldr	r3, [r3, #28]
 800af0e:	3b01      	subs	r3, #1
 800af10:	051a      	lsls	r2, r3, #20
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	430a      	orrs	r2, r1
 800af18:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	689a      	ldr	r2, [r3, #8]
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800af28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	6899      	ldr	r1, [r3, #8]
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800af36:	025a      	lsls	r2, r3, #9
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	430a      	orrs	r2, r1
 800af3e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	689a      	ldr	r2, [r3, #8]
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	6899      	ldr	r1, [r3, #8]
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	695b      	ldr	r3, [r3, #20]
 800af5a:	029a      	lsls	r2, r3, #10
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	430a      	orrs	r2, r1
 800af62:	609a      	str	r2, [r3, #8]
}
 800af64:	bf00      	nop
 800af66:	370c      	adds	r7, #12
 800af68:	46bd      	mov	sp, r7
 800af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6e:	4770      	bx	lr
 800af70:	40012300 	.word	0x40012300
 800af74:	0f000001 	.word	0x0f000001

0800af78 <__NVIC_SetPriorityGrouping>:
{
 800af78:	b480      	push	{r7}
 800af7a:	b085      	sub	sp, #20
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f003 0307 	and.w	r3, r3, #7
 800af86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800af88:	4b0b      	ldr	r3, [pc, #44]	@ (800afb8 <__NVIC_SetPriorityGrouping+0x40>)
 800af8a:	68db      	ldr	r3, [r3, #12]
 800af8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800af8e:	68ba      	ldr	r2, [r7, #8]
 800af90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800af94:	4013      	ands	r3, r2
 800af96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800afa0:	4b06      	ldr	r3, [pc, #24]	@ (800afbc <__NVIC_SetPriorityGrouping+0x44>)
 800afa2:	4313      	orrs	r3, r2
 800afa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800afa6:	4a04      	ldr	r2, [pc, #16]	@ (800afb8 <__NVIC_SetPriorityGrouping+0x40>)
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	60d3      	str	r3, [r2, #12]
}
 800afac:	bf00      	nop
 800afae:	3714      	adds	r7, #20
 800afb0:	46bd      	mov	sp, r7
 800afb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb6:	4770      	bx	lr
 800afb8:	e000ed00 	.word	0xe000ed00
 800afbc:	05fa0000 	.word	0x05fa0000

0800afc0 <__NVIC_GetPriorityGrouping>:
{
 800afc0:	b480      	push	{r7}
 800afc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800afc4:	4b04      	ldr	r3, [pc, #16]	@ (800afd8 <__NVIC_GetPriorityGrouping+0x18>)
 800afc6:	68db      	ldr	r3, [r3, #12]
 800afc8:	0a1b      	lsrs	r3, r3, #8
 800afca:	f003 0307 	and.w	r3, r3, #7
}
 800afce:	4618      	mov	r0, r3
 800afd0:	46bd      	mov	sp, r7
 800afd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd6:	4770      	bx	lr
 800afd8:	e000ed00 	.word	0xe000ed00

0800afdc <__NVIC_EnableIRQ>:
{
 800afdc:	b480      	push	{r7}
 800afde:	b083      	sub	sp, #12
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	4603      	mov	r3, r0
 800afe4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800afe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800afea:	2b00      	cmp	r3, #0
 800afec:	db0b      	blt.n	800b006 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800afee:	79fb      	ldrb	r3, [r7, #7]
 800aff0:	f003 021f 	and.w	r2, r3, #31
 800aff4:	4907      	ldr	r1, [pc, #28]	@ (800b014 <__NVIC_EnableIRQ+0x38>)
 800aff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800affa:	095b      	lsrs	r3, r3, #5
 800affc:	2001      	movs	r0, #1
 800affe:	fa00 f202 	lsl.w	r2, r0, r2
 800b002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b006:	bf00      	nop
 800b008:	370c      	adds	r7, #12
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr
 800b012:	bf00      	nop
 800b014:	e000e100 	.word	0xe000e100

0800b018 <__NVIC_SetPriority>:
{
 800b018:	b480      	push	{r7}
 800b01a:	b083      	sub	sp, #12
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	4603      	mov	r3, r0
 800b020:	6039      	str	r1, [r7, #0]
 800b022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	db0a      	blt.n	800b042 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	b2da      	uxtb	r2, r3
 800b030:	490c      	ldr	r1, [pc, #48]	@ (800b064 <__NVIC_SetPriority+0x4c>)
 800b032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b036:	0112      	lsls	r2, r2, #4
 800b038:	b2d2      	uxtb	r2, r2
 800b03a:	440b      	add	r3, r1
 800b03c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b040:	e00a      	b.n	800b058 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	b2da      	uxtb	r2, r3
 800b046:	4908      	ldr	r1, [pc, #32]	@ (800b068 <__NVIC_SetPriority+0x50>)
 800b048:	79fb      	ldrb	r3, [r7, #7]
 800b04a:	f003 030f 	and.w	r3, r3, #15
 800b04e:	3b04      	subs	r3, #4
 800b050:	0112      	lsls	r2, r2, #4
 800b052:	b2d2      	uxtb	r2, r2
 800b054:	440b      	add	r3, r1
 800b056:	761a      	strb	r2, [r3, #24]
}
 800b058:	bf00      	nop
 800b05a:	370c      	adds	r7, #12
 800b05c:	46bd      	mov	sp, r7
 800b05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b062:	4770      	bx	lr
 800b064:	e000e100 	.word	0xe000e100
 800b068:	e000ed00 	.word	0xe000ed00

0800b06c <NVIC_EncodePriority>:
{
 800b06c:	b480      	push	{r7}
 800b06e:	b089      	sub	sp, #36	@ 0x24
 800b070:	af00      	add	r7, sp, #0
 800b072:	60f8      	str	r0, [r7, #12]
 800b074:	60b9      	str	r1, [r7, #8]
 800b076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	f003 0307 	and.w	r3, r3, #7
 800b07e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b080:	69fb      	ldr	r3, [r7, #28]
 800b082:	f1c3 0307 	rsb	r3, r3, #7
 800b086:	2b04      	cmp	r3, #4
 800b088:	bf28      	it	cs
 800b08a:	2304      	movcs	r3, #4
 800b08c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b08e:	69fb      	ldr	r3, [r7, #28]
 800b090:	3304      	adds	r3, #4
 800b092:	2b06      	cmp	r3, #6
 800b094:	d902      	bls.n	800b09c <NVIC_EncodePriority+0x30>
 800b096:	69fb      	ldr	r3, [r7, #28]
 800b098:	3b03      	subs	r3, #3
 800b09a:	e000      	b.n	800b09e <NVIC_EncodePriority+0x32>
 800b09c:	2300      	movs	r3, #0
 800b09e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b0a0:	f04f 32ff 	mov.w	r2, #4294967295
 800b0a4:	69bb      	ldr	r3, [r7, #24]
 800b0a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b0aa:	43da      	mvns	r2, r3
 800b0ac:	68bb      	ldr	r3, [r7, #8]
 800b0ae:	401a      	ands	r2, r3
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b0b4:	f04f 31ff 	mov.w	r1, #4294967295
 800b0b8:	697b      	ldr	r3, [r7, #20]
 800b0ba:	fa01 f303 	lsl.w	r3, r1, r3
 800b0be:	43d9      	mvns	r1, r3
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b0c4:	4313      	orrs	r3, r2
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	3724      	adds	r7, #36	@ 0x24
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d0:	4770      	bx	lr

0800b0d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b0d2:	b580      	push	{r7, lr}
 800b0d4:	b082      	sub	sp, #8
 800b0d6:	af00      	add	r7, sp, #0
 800b0d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f7ff ff4c 	bl	800af78 <__NVIC_SetPriorityGrouping>
}
 800b0e0:	bf00      	nop
 800b0e2:	3708      	adds	r7, #8
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b086      	sub	sp, #24
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	60b9      	str	r1, [r7, #8]
 800b0f2:	607a      	str	r2, [r7, #4]
 800b0f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b0fa:	f7ff ff61 	bl	800afc0 <__NVIC_GetPriorityGrouping>
 800b0fe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b100:	687a      	ldr	r2, [r7, #4]
 800b102:	68b9      	ldr	r1, [r7, #8]
 800b104:	6978      	ldr	r0, [r7, #20]
 800b106:	f7ff ffb1 	bl	800b06c <NVIC_EncodePriority>
 800b10a:	4602      	mov	r2, r0
 800b10c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b110:	4611      	mov	r1, r2
 800b112:	4618      	mov	r0, r3
 800b114:	f7ff ff80 	bl	800b018 <__NVIC_SetPriority>
}
 800b118:	bf00      	nop
 800b11a:	3718      	adds	r7, #24
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}

0800b120 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b082      	sub	sp, #8
 800b124:	af00      	add	r7, sp, #0
 800b126:	4603      	mov	r3, r0
 800b128:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b12a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b12e:	4618      	mov	r0, r3
 800b130:	f7ff ff54 	bl	800afdc <__NVIC_EnableIRQ>
}
 800b134:	bf00      	nop
 800b136:	3708      	adds	r7, #8
 800b138:	46bd      	mov	sp, r7
 800b13a:	bd80      	pop	{r7, pc}

0800b13c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b086      	sub	sp, #24
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800b144:	2300      	movs	r3, #0
 800b146:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800b148:	f7ff faec 	bl	800a724 <HAL_GetTick>
 800b14c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d101      	bne.n	800b158 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800b154:	2301      	movs	r3, #1
 800b156:	e099      	b.n	800b28c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2202      	movs	r2, #2
 800b15c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2200      	movs	r2, #0
 800b164:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f022 0201 	bic.w	r2, r2, #1
 800b176:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b178:	e00f      	b.n	800b19a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b17a:	f7ff fad3 	bl	800a724 <HAL_GetTick>
 800b17e:	4602      	mov	r2, r0
 800b180:	693b      	ldr	r3, [r7, #16]
 800b182:	1ad3      	subs	r3, r2, r3
 800b184:	2b05      	cmp	r3, #5
 800b186:	d908      	bls.n	800b19a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2220      	movs	r2, #32
 800b18c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2203      	movs	r2, #3
 800b192:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800b196:	2303      	movs	r3, #3
 800b198:	e078      	b.n	800b28c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f003 0301 	and.w	r3, r3, #1
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d1e8      	bne.n	800b17a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800b1b0:	697a      	ldr	r2, [r7, #20]
 800b1b2:	4b38      	ldr	r3, [pc, #224]	@ (800b294 <HAL_DMA_Init+0x158>)
 800b1b4:	4013      	ands	r3, r2
 800b1b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	685a      	ldr	r2, [r3, #4]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	689b      	ldr	r3, [r3, #8]
 800b1c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b1c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	691b      	ldr	r3, [r3, #16]
 800b1cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b1d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	699b      	ldr	r3, [r3, #24]
 800b1d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b1de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	6a1b      	ldr	r3, [r3, #32]
 800b1e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b1e6:	697a      	ldr	r2, [r7, #20]
 800b1e8:	4313      	orrs	r3, r2
 800b1ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1f0:	2b04      	cmp	r3, #4
 800b1f2:	d107      	bne.n	800b204 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1fc:	4313      	orrs	r3, r2
 800b1fe:	697a      	ldr	r2, [r7, #20]
 800b200:	4313      	orrs	r3, r2
 800b202:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	697a      	ldr	r2, [r7, #20]
 800b20a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	695b      	ldr	r3, [r3, #20]
 800b212:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800b214:	697b      	ldr	r3, [r7, #20]
 800b216:	f023 0307 	bic.w	r3, r3, #7
 800b21a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b220:	697a      	ldr	r2, [r7, #20]
 800b222:	4313      	orrs	r3, r2
 800b224:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b22a:	2b04      	cmp	r3, #4
 800b22c:	d117      	bne.n	800b25e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b232:	697a      	ldr	r2, [r7, #20]
 800b234:	4313      	orrs	r3, r2
 800b236:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d00e      	beq.n	800b25e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f000 fb03 	bl	800b84c <DMA_CheckFifoParam>
 800b246:	4603      	mov	r3, r0
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d008      	beq.n	800b25e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2240      	movs	r2, #64	@ 0x40
 800b250:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	2201      	movs	r2, #1
 800b256:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800b25a:	2301      	movs	r3, #1
 800b25c:	e016      	b.n	800b28c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	697a      	ldr	r2, [r7, #20]
 800b264:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f000 faba 	bl	800b7e0 <DMA_CalcBaseAndBitshift>
 800b26c:	4603      	mov	r3, r0
 800b26e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b274:	223f      	movs	r2, #63	@ 0x3f
 800b276:	409a      	lsls	r2, r3
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2200      	movs	r2, #0
 800b280:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2201      	movs	r2, #1
 800b286:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800b28a:	2300      	movs	r3, #0
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3718      	adds	r7, #24
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}
 800b294:	f010803f 	.word	0xf010803f

0800b298 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b084      	sub	sp, #16
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d101      	bne.n	800b2aa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	e050      	b.n	800b34c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b2b0:	b2db      	uxtb	r3, r3
 800b2b2:	2b02      	cmp	r3, #2
 800b2b4:	d101      	bne.n	800b2ba <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800b2b6:	2302      	movs	r3, #2
 800b2b8:	e048      	b.n	800b34c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	681a      	ldr	r2, [r3, #0]
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	f022 0201 	bic.w	r2, r2, #1
 800b2c8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	2221      	movs	r2, #33	@ 0x21
 800b2f8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 fa70 	bl	800b7e0 <DMA_CalcBaseAndBitshift>
 800b300:	4603      	mov	r3, r0
 800b302:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b308:	223f      	movs	r2, #63	@ 0x3f
 800b30a:	409a      	lsls	r2, r3
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2200      	movs	r2, #0
 800b314:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2200      	movs	r2, #0
 800b31a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	2200      	movs	r2, #0
 800b320:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2200      	movs	r2, #0
 800b326:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	2200      	movs	r2, #0
 800b32c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	2200      	movs	r2, #0
 800b332:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2200      	movs	r2, #0
 800b338:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2200      	movs	r2, #0
 800b33e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2200      	movs	r2, #0
 800b346:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b34a:	2300      	movs	r3, #0
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3710      	adds	r7, #16
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}

0800b354 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b086      	sub	sp, #24
 800b358:	af00      	add	r7, sp, #0
 800b35a:	60f8      	str	r0, [r7, #12]
 800b35c:	60b9      	str	r1, [r7, #8]
 800b35e:	607a      	str	r2, [r7, #4]
 800b360:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b362:	2300      	movs	r3, #0
 800b364:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b36a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b372:	2b01      	cmp	r3, #1
 800b374:	d101      	bne.n	800b37a <HAL_DMA_Start_IT+0x26>
 800b376:	2302      	movs	r3, #2
 800b378:	e048      	b.n	800b40c <HAL_DMA_Start_IT+0xb8>
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	2201      	movs	r2, #1
 800b37e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b388:	b2db      	uxtb	r3, r3
 800b38a:	2b01      	cmp	r3, #1
 800b38c:	d137      	bne.n	800b3fe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	2202      	movs	r2, #2
 800b392:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	2200      	movs	r2, #0
 800b39a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	687a      	ldr	r2, [r7, #4]
 800b3a0:	68b9      	ldr	r1, [r7, #8]
 800b3a2:	68f8      	ldr	r0, [r7, #12]
 800b3a4:	f000 f9ee 	bl	800b784 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b3ac:	223f      	movs	r2, #63	@ 0x3f
 800b3ae:	409a      	lsls	r2, r3
 800b3b0:	693b      	ldr	r3, [r7, #16]
 800b3b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	681a      	ldr	r2, [r3, #0]
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f042 0216 	orr.w	r2, r2, #22
 800b3c2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	695a      	ldr	r2, [r3, #20]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b3d2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d007      	beq.n	800b3ec <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	681a      	ldr	r2, [r3, #0]
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f042 0208 	orr.w	r2, r2, #8
 800b3ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	681a      	ldr	r2, [r3, #0]
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	f042 0201 	orr.w	r2, r2, #1
 800b3fa:	601a      	str	r2, [r3, #0]
 800b3fc:	e005      	b.n	800b40a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	2200      	movs	r2, #0
 800b402:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800b406:	2302      	movs	r3, #2
 800b408:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800b40a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3718      	adds	r7, #24
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b414:	b480      	push	{r7}
 800b416:	b083      	sub	sp, #12
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b422:	b2db      	uxtb	r3, r3
 800b424:	2b02      	cmp	r3, #2
 800b426:	d004      	beq.n	800b432 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2280      	movs	r2, #128	@ 0x80
 800b42c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800b42e:	2301      	movs	r3, #1
 800b430:	e00c      	b.n	800b44c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2205      	movs	r2, #5
 800b436:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	681a      	ldr	r2, [r3, #0]
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	f022 0201 	bic.w	r2, r2, #1
 800b448:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800b44a:	2300      	movs	r3, #0
}
 800b44c:	4618      	mov	r0, r3
 800b44e:	370c      	adds	r7, #12
 800b450:	46bd      	mov	sp, r7
 800b452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b456:	4770      	bx	lr

0800b458 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b086      	sub	sp, #24
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800b460:	2300      	movs	r3, #0
 800b462:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800b464:	4b8e      	ldr	r3, [pc, #568]	@ (800b6a0 <HAL_DMA_IRQHandler+0x248>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	4a8e      	ldr	r2, [pc, #568]	@ (800b6a4 <HAL_DMA_IRQHandler+0x24c>)
 800b46a:	fba2 2303 	umull	r2, r3, r2, r3
 800b46e:	0a9b      	lsrs	r3, r3, #10
 800b470:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b476:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b482:	2208      	movs	r2, #8
 800b484:	409a      	lsls	r2, r3
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	4013      	ands	r3, r2
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d01a      	beq.n	800b4c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	f003 0304 	and.w	r3, r3, #4
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d013      	beq.n	800b4c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	681a      	ldr	r2, [r3, #0]
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	f022 0204 	bic.w	r2, r2, #4
 800b4aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4b0:	2208      	movs	r2, #8
 800b4b2:	409a      	lsls	r2, r3
 800b4b4:	693b      	ldr	r3, [r7, #16]
 800b4b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4bc:	f043 0201 	orr.w	r2, r3, #1
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4c8:	2201      	movs	r2, #1
 800b4ca:	409a      	lsls	r2, r3
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	4013      	ands	r3, r2
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d012      	beq.n	800b4fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	695b      	ldr	r3, [r3, #20]
 800b4da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d00b      	beq.n	800b4fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	409a      	lsls	r2, r3
 800b4ea:	693b      	ldr	r3, [r7, #16]
 800b4ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4f2:	f043 0202 	orr.w	r2, r3, #2
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4fe:	2204      	movs	r2, #4
 800b500:	409a      	lsls	r2, r3
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	4013      	ands	r3, r2
 800b506:	2b00      	cmp	r3, #0
 800b508:	d012      	beq.n	800b530 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	f003 0302 	and.w	r3, r3, #2
 800b514:	2b00      	cmp	r3, #0
 800b516:	d00b      	beq.n	800b530 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b51c:	2204      	movs	r2, #4
 800b51e:	409a      	lsls	r2, r3
 800b520:	693b      	ldr	r3, [r7, #16]
 800b522:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b528:	f043 0204 	orr.w	r2, r3, #4
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b534:	2210      	movs	r2, #16
 800b536:	409a      	lsls	r2, r3
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	4013      	ands	r3, r2
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d043      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	f003 0308 	and.w	r3, r3, #8
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d03c      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b552:	2210      	movs	r2, #16
 800b554:	409a      	lsls	r2, r3
 800b556:	693b      	ldr	r3, [r7, #16]
 800b558:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b564:	2b00      	cmp	r3, #0
 800b566:	d018      	beq.n	800b59a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b572:	2b00      	cmp	r3, #0
 800b574:	d108      	bne.n	800b588 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d024      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	4798      	blx	r3
 800b586:	e01f      	b.n	800b5c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d01b      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b594:	6878      	ldr	r0, [r7, #4]
 800b596:	4798      	blx	r3
 800b598:	e016      	b.n	800b5c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d107      	bne.n	800b5b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	681a      	ldr	r2, [r3, #0]
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	f022 0208 	bic.w	r2, r2, #8
 800b5b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d003      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5c4:	6878      	ldr	r0, [r7, #4]
 800b5c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b5cc:	2220      	movs	r2, #32
 800b5ce:	409a      	lsls	r2, r3
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	4013      	ands	r3, r2
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	f000 808f 	beq.w	800b6f8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f003 0310 	and.w	r3, r3, #16
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	f000 8087 	beq.w	800b6f8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b5ee:	2220      	movs	r2, #32
 800b5f0:	409a      	lsls	r2, r3
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b5fc:	b2db      	uxtb	r3, r3
 800b5fe:	2b05      	cmp	r3, #5
 800b600:	d136      	bne.n	800b670 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	681a      	ldr	r2, [r3, #0]
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f022 0216 	bic.w	r2, r2, #22
 800b610:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	695a      	ldr	r2, [r3, #20]
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b620:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b626:	2b00      	cmp	r3, #0
 800b628:	d103      	bne.n	800b632 <HAL_DMA_IRQHandler+0x1da>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d007      	beq.n	800b642 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	681a      	ldr	r2, [r3, #0]
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f022 0208 	bic.w	r2, r2, #8
 800b640:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b646:	223f      	movs	r2, #63	@ 0x3f
 800b648:	409a      	lsls	r2, r3
 800b64a:	693b      	ldr	r3, [r7, #16]
 800b64c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2201      	movs	r2, #1
 800b652:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2200      	movs	r2, #0
 800b65a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b662:	2b00      	cmp	r3, #0
 800b664:	d07e      	beq.n	800b764 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	4798      	blx	r3
        }
        return;
 800b66e:	e079      	b.n	800b764 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d01d      	beq.n	800b6ba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d10d      	bne.n	800b6a8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b690:	2b00      	cmp	r3, #0
 800b692:	d031      	beq.n	800b6f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	4798      	blx	r3
 800b69c:	e02c      	b.n	800b6f8 <HAL_DMA_IRQHandler+0x2a0>
 800b69e:	bf00      	nop
 800b6a0:	20000054 	.word	0x20000054
 800b6a4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d023      	beq.n	800b6f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	4798      	blx	r3
 800b6b8:	e01e      	b.n	800b6f8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d10f      	bne.n	800b6e8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	681a      	ldr	r2, [r3, #0]
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f022 0210 	bic.w	r2, r2, #16
 800b6d6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2201      	movs	r2, #1
 800b6dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d003      	beq.n	800b6f8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6f4:	6878      	ldr	r0, [r7, #4]
 800b6f6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d032      	beq.n	800b766 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b704:	f003 0301 	and.w	r3, r3, #1
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d022      	beq.n	800b752 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2205      	movs	r2, #5
 800b710:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	681a      	ldr	r2, [r3, #0]
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f022 0201 	bic.w	r2, r2, #1
 800b722:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	3301      	adds	r3, #1
 800b728:	60bb      	str	r3, [r7, #8]
 800b72a:	697a      	ldr	r2, [r7, #20]
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d307      	bcc.n	800b740 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f003 0301 	and.w	r3, r3, #1
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d1f2      	bne.n	800b724 <HAL_DMA_IRQHandler+0x2cc>
 800b73e:	e000      	b.n	800b742 <HAL_DMA_IRQHandler+0x2ea>
          break;
 800b740:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	2201      	movs	r2, #1
 800b746:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2200      	movs	r2, #0
 800b74e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b756:	2b00      	cmp	r3, #0
 800b758:	d005      	beq.n	800b766 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b75e:	6878      	ldr	r0, [r7, #4]
 800b760:	4798      	blx	r3
 800b762:	e000      	b.n	800b766 <HAL_DMA_IRQHandler+0x30e>
        return;
 800b764:	bf00      	nop
    }
  }
}
 800b766:	3718      	adds	r7, #24
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800b76c:	b480      	push	{r7}
 800b76e:	b083      	sub	sp, #12
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800b778:	4618      	mov	r0, r3
 800b77a:	370c      	adds	r7, #12
 800b77c:	46bd      	mov	sp, r7
 800b77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b782:	4770      	bx	lr

0800b784 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b784:	b480      	push	{r7}
 800b786:	b085      	sub	sp, #20
 800b788:	af00      	add	r7, sp, #0
 800b78a:	60f8      	str	r0, [r7, #12]
 800b78c:	60b9      	str	r1, [r7, #8]
 800b78e:	607a      	str	r2, [r7, #4]
 800b790:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	681a      	ldr	r2, [r3, #0]
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800b7a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	683a      	ldr	r2, [r7, #0]
 800b7a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	689b      	ldr	r3, [r3, #8]
 800b7ae:	2b40      	cmp	r3, #64	@ 0x40
 800b7b0:	d108      	bne.n	800b7c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	687a      	ldr	r2, [r7, #4]
 800b7b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	68ba      	ldr	r2, [r7, #8]
 800b7c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800b7c2:	e007      	b.n	800b7d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	68ba      	ldr	r2, [r7, #8]
 800b7ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	687a      	ldr	r2, [r7, #4]
 800b7d2:	60da      	str	r2, [r3, #12]
}
 800b7d4:	bf00      	nop
 800b7d6:	3714      	adds	r7, #20
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr

0800b7e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800b7e0:	b480      	push	{r7}
 800b7e2:	b085      	sub	sp, #20
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	b2db      	uxtb	r3, r3
 800b7ee:	3b10      	subs	r3, #16
 800b7f0:	4a13      	ldr	r2, [pc, #76]	@ (800b840 <DMA_CalcBaseAndBitshift+0x60>)
 800b7f2:	fba2 2303 	umull	r2, r3, r2, r3
 800b7f6:	091b      	lsrs	r3, r3, #4
 800b7f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800b7fa:	4a12      	ldr	r2, [pc, #72]	@ (800b844 <DMA_CalcBaseAndBitshift+0x64>)
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	4413      	add	r3, r2
 800b800:	781b      	ldrb	r3, [r3, #0]
 800b802:	461a      	mov	r2, r3
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	2b03      	cmp	r3, #3
 800b80c:	d908      	bls.n	800b820 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	461a      	mov	r2, r3
 800b814:	4b0c      	ldr	r3, [pc, #48]	@ (800b848 <DMA_CalcBaseAndBitshift+0x68>)
 800b816:	4013      	ands	r3, r2
 800b818:	1d1a      	adds	r2, r3, #4
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	659a      	str	r2, [r3, #88]	@ 0x58
 800b81e:	e006      	b.n	800b82e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	461a      	mov	r2, r3
 800b826:	4b08      	ldr	r3, [pc, #32]	@ (800b848 <DMA_CalcBaseAndBitshift+0x68>)
 800b828:	4013      	ands	r3, r2
 800b82a:	687a      	ldr	r2, [r7, #4]
 800b82c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800b832:	4618      	mov	r0, r3
 800b834:	3714      	adds	r7, #20
 800b836:	46bd      	mov	sp, r7
 800b838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83c:	4770      	bx	lr
 800b83e:	bf00      	nop
 800b840:	aaaaaaab 	.word	0xaaaaaaab
 800b844:	08025688 	.word	0x08025688
 800b848:	fffffc00 	.word	0xfffffc00

0800b84c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b085      	sub	sp, #20
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b854:	2300      	movs	r3, #0
 800b856:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b85c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	699b      	ldr	r3, [r3, #24]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d11f      	bne.n	800b8a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	2b03      	cmp	r3, #3
 800b86a:	d856      	bhi.n	800b91a <DMA_CheckFifoParam+0xce>
 800b86c:	a201      	add	r2, pc, #4	@ (adr r2, 800b874 <DMA_CheckFifoParam+0x28>)
 800b86e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b872:	bf00      	nop
 800b874:	0800b885 	.word	0x0800b885
 800b878:	0800b897 	.word	0x0800b897
 800b87c:	0800b885 	.word	0x0800b885
 800b880:	0800b91b 	.word	0x0800b91b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b888:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d046      	beq.n	800b91e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800b890:	2301      	movs	r3, #1
 800b892:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b894:	e043      	b.n	800b91e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b89a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800b89e:	d140      	bne.n	800b922 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b8a4:	e03d      	b.n	800b922 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	699b      	ldr	r3, [r3, #24]
 800b8aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b8ae:	d121      	bne.n	800b8f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800b8b0:	68bb      	ldr	r3, [r7, #8]
 800b8b2:	2b03      	cmp	r3, #3
 800b8b4:	d837      	bhi.n	800b926 <DMA_CheckFifoParam+0xda>
 800b8b6:	a201      	add	r2, pc, #4	@ (adr r2, 800b8bc <DMA_CheckFifoParam+0x70>)
 800b8b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8bc:	0800b8cd 	.word	0x0800b8cd
 800b8c0:	0800b8d3 	.word	0x0800b8d3
 800b8c4:	0800b8cd 	.word	0x0800b8cd
 800b8c8:	0800b8e5 	.word	0x0800b8e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	73fb      	strb	r3, [r7, #15]
      break;
 800b8d0:	e030      	b.n	800b934 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d025      	beq.n	800b92a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800b8de:	2301      	movs	r3, #1
 800b8e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b8e2:	e022      	b.n	800b92a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8e8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800b8ec:	d11f      	bne.n	800b92e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800b8f2:	e01c      	b.n	800b92e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800b8f4:	68bb      	ldr	r3, [r7, #8]
 800b8f6:	2b02      	cmp	r3, #2
 800b8f8:	d903      	bls.n	800b902 <DMA_CheckFifoParam+0xb6>
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	2b03      	cmp	r3, #3
 800b8fe:	d003      	beq.n	800b908 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800b900:	e018      	b.n	800b934 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800b902:	2301      	movs	r3, #1
 800b904:	73fb      	strb	r3, [r7, #15]
      break;
 800b906:	e015      	b.n	800b934 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b90c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b910:	2b00      	cmp	r3, #0
 800b912:	d00e      	beq.n	800b932 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800b914:	2301      	movs	r3, #1
 800b916:	73fb      	strb	r3, [r7, #15]
      break;
 800b918:	e00b      	b.n	800b932 <DMA_CheckFifoParam+0xe6>
      break;
 800b91a:	bf00      	nop
 800b91c:	e00a      	b.n	800b934 <DMA_CheckFifoParam+0xe8>
      break;
 800b91e:	bf00      	nop
 800b920:	e008      	b.n	800b934 <DMA_CheckFifoParam+0xe8>
      break;
 800b922:	bf00      	nop
 800b924:	e006      	b.n	800b934 <DMA_CheckFifoParam+0xe8>
      break;
 800b926:	bf00      	nop
 800b928:	e004      	b.n	800b934 <DMA_CheckFifoParam+0xe8>
      break;
 800b92a:	bf00      	nop
 800b92c:	e002      	b.n	800b934 <DMA_CheckFifoParam+0xe8>
      break;   
 800b92e:	bf00      	nop
 800b930:	e000      	b.n	800b934 <DMA_CheckFifoParam+0xe8>
      break;
 800b932:	bf00      	nop
    }
  } 
  
  return status; 
 800b934:	7bfb      	ldrb	r3, [r7, #15]
}
 800b936:	4618      	mov	r0, r3
 800b938:	3714      	adds	r7, #20
 800b93a:	46bd      	mov	sp, r7
 800b93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b940:	4770      	bx	lr
 800b942:	bf00      	nop

0800b944 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b082      	sub	sp, #8
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d101      	bne.n	800b956 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800b952:	2301      	movs	r3, #1
 800b954:	e039      	b.n	800b9ca <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b95c:	b2db      	uxtb	r3, r3
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d106      	bne.n	800b970 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2200      	movs	r2, #0
 800b966:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f7fc fc38 	bl	80081e0 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2202      	movs	r2, #2
 800b974:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	685a      	ldr	r2, [r3, #4]
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	430a      	orrs	r2, r1
 800b98c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b994:	f023 0107 	bic.w	r1, r3, #7
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	689a      	ldr	r2, [r3, #8]
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	430a      	orrs	r2, r1
 800b9a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b9aa:	4b0a      	ldr	r3, [pc, #40]	@ (800b9d4 <HAL_DMA2D_Init+0x90>)
 800b9ac:	4013      	ands	r3, r2
 800b9ae:	687a      	ldr	r2, [r7, #4]
 800b9b0:	68d1      	ldr	r1, [r2, #12]
 800b9b2:	687a      	ldr	r2, [r7, #4]
 800b9b4:	6812      	ldr	r2, [r2, #0]
 800b9b6:	430b      	orrs	r3, r1
 800b9b8:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	2200      	movs	r2, #0
 800b9be:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2201      	movs	r2, #1
 800b9c4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800b9c8:	2300      	movs	r3, #0
}
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	3708      	adds	r7, #8
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	bd80      	pop	{r7, pc}
 800b9d2:	bf00      	nop
 800b9d4:	ffffc000 	.word	0xffffc000

0800b9d8 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b086      	sub	sp, #24
 800b9dc:	af02      	add	r7, sp, #8
 800b9de:	60f8      	str	r0, [r7, #12]
 800b9e0:	60b9      	str	r1, [r7, #8]
 800b9e2:	607a      	str	r2, [r7, #4]
 800b9e4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b9ec:	2b01      	cmp	r3, #1
 800b9ee:	d101      	bne.n	800b9f4 <HAL_DMA2D_Start+0x1c>
 800b9f0:	2302      	movs	r3, #2
 800b9f2:	e018      	b.n	800ba26 <HAL_DMA2D_Start+0x4e>
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	2201      	movs	r2, #1
 800b9f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	2202      	movs	r2, #2
 800ba00:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800ba04:	69bb      	ldr	r3, [r7, #24]
 800ba06:	9300      	str	r3, [sp, #0]
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	687a      	ldr	r2, [r7, #4]
 800ba0c:	68b9      	ldr	r1, [r7, #8]
 800ba0e:	68f8      	ldr	r0, [r7, #12]
 800ba10:	f000 f988 	bl	800bd24 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	681a      	ldr	r2, [r3, #0]
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f042 0201 	orr.w	r2, r2, #1
 800ba22:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800ba24:	2300      	movs	r3, #0
}
 800ba26:	4618      	mov	r0, r3
 800ba28:	3710      	adds	r7, #16
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bd80      	pop	{r7, pc}

0800ba2e <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800ba2e:	b580      	push	{r7, lr}
 800ba30:	b086      	sub	sp, #24
 800ba32:	af00      	add	r7, sp, #0
 800ba34:	6078      	str	r0, [r7, #4]
 800ba36:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800ba38:	2300      	movs	r3, #0
 800ba3a:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f003 0301 	and.w	r3, r3, #1
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d056      	beq.n	800baf8 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800ba4a:	f7fe fe6b 	bl	800a724 <HAL_GetTick>
 800ba4e:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800ba50:	e04b      	b.n	800baea <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	685b      	ldr	r3, [r3, #4]
 800ba58:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d023      	beq.n	800baac <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	f003 0320 	and.w	r3, r3, #32
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d005      	beq.n	800ba7a <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba72:	f043 0202 	orr.w	r2, r3, #2
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	f003 0301 	and.w	r3, r3, #1
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d005      	beq.n	800ba90 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba88:	f043 0201 	orr.w	r2, r3, #1
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	2221      	movs	r2, #33	@ 0x21
 800ba96:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2204      	movs	r2, #4
 800ba9c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	2200      	movs	r2, #0
 800baa4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 800baa8:	2301      	movs	r3, #1
 800baaa:	e0a5      	b.n	800bbf8 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800baac:	683b      	ldr	r3, [r7, #0]
 800baae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bab2:	d01a      	beq.n	800baea <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800bab4:	f7fe fe36 	bl	800a724 <HAL_GetTick>
 800bab8:	4602      	mov	r2, r0
 800baba:	697b      	ldr	r3, [r7, #20]
 800babc:	1ad3      	subs	r3, r2, r3
 800babe:	683a      	ldr	r2, [r7, #0]
 800bac0:	429a      	cmp	r2, r3
 800bac2:	d302      	bcc.n	800baca <HAL_DMA2D_PollForTransfer+0x9c>
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d10f      	bne.n	800baea <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bace:	f043 0220 	orr.w	r2, r3, #32
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2203      	movs	r2, #3
 800bada:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2200      	movs	r2, #0
 800bae2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 800bae6:	2303      	movs	r3, #3
 800bae8:	e086      	b.n	800bbf8 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	685b      	ldr	r3, [r3, #4]
 800baf0:	f003 0302 	and.w	r3, r3, #2
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d0ac      	beq.n	800ba52 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	69db      	ldr	r3, [r3, #28]
 800bafe:	f003 0320 	and.w	r3, r3, #32
 800bb02:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb0a:	f003 0320 	and.w	r3, r3, #32
 800bb0e:	693a      	ldr	r2, [r7, #16]
 800bb10:	4313      	orrs	r3, r2
 800bb12:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800bb14:	693b      	ldr	r3, [r7, #16]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d061      	beq.n	800bbde <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800bb1a:	f7fe fe03 	bl	800a724 <HAL_GetTick>
 800bb1e:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800bb20:	e056      	b.n	800bbd0 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	685b      	ldr	r3, [r3, #4]
 800bb28:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d02e      	beq.n	800bb92 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	f003 0308 	and.w	r3, r3, #8
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d005      	beq.n	800bb4a <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb42:	f043 0204 	orr.w	r2, r3, #4
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	f003 0320 	and.w	r3, r3, #32
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d005      	beq.n	800bb60 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb58:	f043 0202 	orr.w	r2, r3, #2
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	f003 0301 	and.w	r3, r3, #1
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d005      	beq.n	800bb76 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb6e:	f043 0201 	orr.w	r2, r3, #1
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	2229      	movs	r2, #41	@ 0x29
 800bb7c:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	2204      	movs	r2, #4
 800bb82:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	2200      	movs	r2, #0
 800bb8a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 800bb8e:	2301      	movs	r3, #1
 800bb90:	e032      	b.n	800bbf8 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800bb92:	683b      	ldr	r3, [r7, #0]
 800bb94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb98:	d01a      	beq.n	800bbd0 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800bb9a:	f7fe fdc3 	bl	800a724 <HAL_GetTick>
 800bb9e:	4602      	mov	r2, r0
 800bba0:	697b      	ldr	r3, [r7, #20]
 800bba2:	1ad3      	subs	r3, r2, r3
 800bba4:	683a      	ldr	r2, [r7, #0]
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d302      	bcc.n	800bbb0 <HAL_DMA2D_PollForTransfer+0x182>
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d10f      	bne.n	800bbd0 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbb4:	f043 0220 	orr.w	r2, r3, #32
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2203      	movs	r2, #3
 800bbc0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 800bbcc:	2303      	movs	r3, #3
 800bbce:	e013      	b.n	800bbf8 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	f003 0310 	and.w	r3, r3, #16
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d0a1      	beq.n	800bb22 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	2212      	movs	r2, #18
 800bbe4:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2201      	movs	r2, #1
 800bbea:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800bbf6:	2300      	movs	r3, #0
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3718      	adds	r7, #24
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}

0800bc00 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800bc00:	b480      	push	{r7}
 800bc02:	b087      	sub	sp, #28
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
 800bc08:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	685b      	ldr	r3, [r3, #4]
 800bc0e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bc18:	2b01      	cmp	r3, #1
 800bc1a:	d101      	bne.n	800bc20 <HAL_DMA2D_ConfigLayer+0x20>
 800bc1c:	2302      	movs	r3, #2
 800bc1e:	e079      	b.n	800bd14 <HAL_DMA2D_ConfigLayer+0x114>
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2201      	movs	r2, #1
 800bc24:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2202      	movs	r2, #2
 800bc2c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	011b      	lsls	r3, r3, #4
 800bc34:	3318      	adds	r3, #24
 800bc36:	687a      	ldr	r2, [r7, #4]
 800bc38:	4413      	add	r3, r2
 800bc3a:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800bc3c:	693b      	ldr	r3, [r7, #16]
 800bc3e:	685a      	ldr	r2, [r3, #4]
 800bc40:	693b      	ldr	r3, [r7, #16]
 800bc42:	689b      	ldr	r3, [r3, #8]
 800bc44:	041b      	lsls	r3, r3, #16
 800bc46:	4313      	orrs	r3, r2
 800bc48:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800bc4a:	4b35      	ldr	r3, [pc, #212]	@ (800bd20 <HAL_DMA2D_ConfigLayer+0x120>)
 800bc4c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	685b      	ldr	r3, [r3, #4]
 800bc52:	2b0a      	cmp	r3, #10
 800bc54:	d003      	beq.n	800bc5e <HAL_DMA2D_ConfigLayer+0x5e>
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	685b      	ldr	r3, [r3, #4]
 800bc5a:	2b09      	cmp	r3, #9
 800bc5c:	d107      	bne.n	800bc6e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800bc5e:	693b      	ldr	r3, [r7, #16]
 800bc60:	68db      	ldr	r3, [r3, #12]
 800bc62:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800bc66:	697a      	ldr	r2, [r7, #20]
 800bc68:	4313      	orrs	r3, r2
 800bc6a:	617b      	str	r3, [r7, #20]
 800bc6c:	e005      	b.n	800bc7a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800bc6e:	693b      	ldr	r3, [r7, #16]
 800bc70:	68db      	ldr	r3, [r3, #12]
 800bc72:	061b      	lsls	r3, r3, #24
 800bc74:	697a      	ldr	r2, [r7, #20]
 800bc76:	4313      	orrs	r3, r2
 800bc78:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d120      	bne.n	800bcc2 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	43db      	mvns	r3, r3
 800bc8a:	ea02 0103 	and.w	r1, r2, r3
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	697a      	ldr	r2, [r7, #20]
 800bc94:	430a      	orrs	r2, r1
 800bc96:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	693a      	ldr	r2, [r7, #16]
 800bc9e:	6812      	ldr	r2, [r2, #0]
 800bca0:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800bca2:	693b      	ldr	r3, [r7, #16]
 800bca4:	685b      	ldr	r3, [r3, #4]
 800bca6:	2b0a      	cmp	r3, #10
 800bca8:	d003      	beq.n	800bcb2 <HAL_DMA2D_ConfigLayer+0xb2>
 800bcaa:	693b      	ldr	r3, [r7, #16]
 800bcac:	685b      	ldr	r3, [r3, #4]
 800bcae:	2b09      	cmp	r3, #9
 800bcb0:	d127      	bne.n	800bd02 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800bcb2:	693b      	ldr	r3, [r7, #16]
 800bcb4:	68da      	ldr	r2, [r3, #12]
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800bcbe:	629a      	str	r2, [r3, #40]	@ 0x28
 800bcc0:	e01f      	b.n	800bd02 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	69da      	ldr	r2, [r3, #28]
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	43db      	mvns	r3, r3
 800bccc:	ea02 0103 	and.w	r1, r2, r3
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	697a      	ldr	r2, [r7, #20]
 800bcd6:	430a      	orrs	r2, r1
 800bcd8:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	693a      	ldr	r2, [r7, #16]
 800bce0:	6812      	ldr	r2, [r2, #0]
 800bce2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800bce4:	693b      	ldr	r3, [r7, #16]
 800bce6:	685b      	ldr	r3, [r3, #4]
 800bce8:	2b0a      	cmp	r3, #10
 800bcea:	d003      	beq.n	800bcf4 <HAL_DMA2D_ConfigLayer+0xf4>
 800bcec:	693b      	ldr	r3, [r7, #16]
 800bcee:	685b      	ldr	r3, [r3, #4]
 800bcf0:	2b09      	cmp	r3, #9
 800bcf2:	d106      	bne.n	800bd02 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800bcf4:	693b      	ldr	r3, [r7, #16]
 800bcf6:	68da      	ldr	r2, [r3, #12]
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800bd00:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	2201      	movs	r2, #1
 800bd06:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800bd12:	2300      	movs	r3, #0
}
 800bd14:	4618      	mov	r0, r3
 800bd16:	371c      	adds	r7, #28
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1e:	4770      	bx	lr
 800bd20:	ff03000f 	.word	0xff03000f

0800bd24 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 800bd24:	b480      	push	{r7}
 800bd26:	b08b      	sub	sp, #44	@ 0x2c
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	60f8      	str	r0, [r7, #12]
 800bd2c:	60b9      	str	r1, [r7, #8]
 800bd2e:	607a      	str	r2, [r7, #4]
 800bd30:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd38:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	041a      	lsls	r2, r3, #16
 800bd40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd42:	431a      	orrs	r2, r3
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	430a      	orrs	r2, r1
 800bd4a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	687a      	ldr	r2, [r7, #4]
 800bd52:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	685b      	ldr	r3, [r3, #4]
 800bd58:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bd5c:	d174      	bne.n	800be48 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800bd5e:	68bb      	ldr	r3, [r7, #8]
 800bd60:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800bd64:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800bd6c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800bd6e:	68bb      	ldr	r3, [r7, #8]
 800bd70:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800bd74:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	b2db      	uxtb	r3, r3
 800bd7a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	689b      	ldr	r3, [r3, #8]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d108      	bne.n	800bd96 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 800bd84:	69ba      	ldr	r2, [r7, #24]
 800bd86:	69fb      	ldr	r3, [r7, #28]
 800bd88:	431a      	orrs	r2, r3
 800bd8a:	6a3b      	ldr	r3, [r7, #32]
 800bd8c:	4313      	orrs	r3, r2
 800bd8e:	697a      	ldr	r2, [r7, #20]
 800bd90:	4313      	orrs	r3, r2
 800bd92:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd94:	e053      	b.n	800be3e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	689b      	ldr	r3, [r3, #8]
 800bd9a:	2b01      	cmp	r3, #1
 800bd9c:	d106      	bne.n	800bdac <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800bd9e:	69ba      	ldr	r2, [r7, #24]
 800bda0:	69fb      	ldr	r3, [r7, #28]
 800bda2:	4313      	orrs	r3, r2
 800bda4:	697a      	ldr	r2, [r7, #20]
 800bda6:	4313      	orrs	r3, r2
 800bda8:	627b      	str	r3, [r7, #36]	@ 0x24
 800bdaa:	e048      	b.n	800be3e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	689b      	ldr	r3, [r3, #8]
 800bdb0:	2b02      	cmp	r3, #2
 800bdb2:	d111      	bne.n	800bdd8 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 800bdb4:	69fb      	ldr	r3, [r7, #28]
 800bdb6:	0cdb      	lsrs	r3, r3, #19
 800bdb8:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800bdba:	69bb      	ldr	r3, [r7, #24]
 800bdbc:	0a9b      	lsrs	r3, r3, #10
 800bdbe:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800bdc0:	697b      	ldr	r3, [r7, #20]
 800bdc2:	08db      	lsrs	r3, r3, #3
 800bdc4:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800bdc6:	69bb      	ldr	r3, [r7, #24]
 800bdc8:	015a      	lsls	r2, r3, #5
 800bdca:	69fb      	ldr	r3, [r7, #28]
 800bdcc:	02db      	lsls	r3, r3, #11
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	697a      	ldr	r2, [r7, #20]
 800bdd2:	4313      	orrs	r3, r2
 800bdd4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bdd6:	e032      	b.n	800be3e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	689b      	ldr	r3, [r3, #8]
 800bddc:	2b03      	cmp	r3, #3
 800bdde:	d117      	bne.n	800be10 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800bde0:	6a3b      	ldr	r3, [r7, #32]
 800bde2:	0fdb      	lsrs	r3, r3, #31
 800bde4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800bde6:	69fb      	ldr	r3, [r7, #28]
 800bde8:	0cdb      	lsrs	r3, r3, #19
 800bdea:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 800bdec:	69bb      	ldr	r3, [r7, #24]
 800bdee:	0adb      	lsrs	r3, r3, #11
 800bdf0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800bdf2:	697b      	ldr	r3, [r7, #20]
 800bdf4:	08db      	lsrs	r3, r3, #3
 800bdf6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800bdf8:	69bb      	ldr	r3, [r7, #24]
 800bdfa:	015a      	lsls	r2, r3, #5
 800bdfc:	69fb      	ldr	r3, [r7, #28]
 800bdfe:	029b      	lsls	r3, r3, #10
 800be00:	431a      	orrs	r2, r3
 800be02:	6a3b      	ldr	r3, [r7, #32]
 800be04:	03db      	lsls	r3, r3, #15
 800be06:	4313      	orrs	r3, r2
 800be08:	697a      	ldr	r2, [r7, #20]
 800be0a:	4313      	orrs	r3, r2
 800be0c:	627b      	str	r3, [r7, #36]	@ 0x24
 800be0e:	e016      	b.n	800be3e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800be10:	6a3b      	ldr	r3, [r7, #32]
 800be12:	0f1b      	lsrs	r3, r3, #28
 800be14:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800be16:	69fb      	ldr	r3, [r7, #28]
 800be18:	0d1b      	lsrs	r3, r3, #20
 800be1a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 800be1c:	69bb      	ldr	r3, [r7, #24]
 800be1e:	0b1b      	lsrs	r3, r3, #12
 800be20:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800be22:	697b      	ldr	r3, [r7, #20]
 800be24:	091b      	lsrs	r3, r3, #4
 800be26:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 800be28:	69bb      	ldr	r3, [r7, #24]
 800be2a:	011a      	lsls	r2, r3, #4
 800be2c:	69fb      	ldr	r3, [r7, #28]
 800be2e:	021b      	lsls	r3, r3, #8
 800be30:	431a      	orrs	r2, r3
 800be32:	6a3b      	ldr	r3, [r7, #32]
 800be34:	031b      	lsls	r3, r3, #12
 800be36:	4313      	orrs	r3, r2
 800be38:	697a      	ldr	r2, [r7, #20]
 800be3a:	4313      	orrs	r3, r2
 800be3c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be44:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800be46:	e003      	b.n	800be50 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	68ba      	ldr	r2, [r7, #8]
 800be4e:	60da      	str	r2, [r3, #12]
}
 800be50:	bf00      	nop
 800be52:	372c      	adds	r7, #44	@ 0x2c
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr

0800be5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800be5c:	b480      	push	{r7}
 800be5e:	b089      	sub	sp, #36	@ 0x24
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
 800be64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800be66:	2300      	movs	r3, #0
 800be68:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800be6a:	2300      	movs	r3, #0
 800be6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800be6e:	2300      	movs	r3, #0
 800be70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800be72:	2300      	movs	r3, #0
 800be74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800be76:	2300      	movs	r3, #0
 800be78:	61fb      	str	r3, [r7, #28]
 800be7a:	e175      	b.n	800c168 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800be7c:	2201      	movs	r2, #1
 800be7e:	69fb      	ldr	r3, [r7, #28]
 800be80:	fa02 f303 	lsl.w	r3, r2, r3
 800be84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	697a      	ldr	r2, [r7, #20]
 800be8c:	4013      	ands	r3, r2
 800be8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800be90:	693a      	ldr	r2, [r7, #16]
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	429a      	cmp	r2, r3
 800be96:	f040 8164 	bne.w	800c162 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	685b      	ldr	r3, [r3, #4]
 800be9e:	f003 0303 	and.w	r3, r3, #3
 800bea2:	2b01      	cmp	r3, #1
 800bea4:	d005      	beq.n	800beb2 <HAL_GPIO_Init+0x56>
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	685b      	ldr	r3, [r3, #4]
 800beaa:	f003 0303 	and.w	r3, r3, #3
 800beae:	2b02      	cmp	r3, #2
 800beb0:	d130      	bne.n	800bf14 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	689b      	ldr	r3, [r3, #8]
 800beb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800beb8:	69fb      	ldr	r3, [r7, #28]
 800beba:	005b      	lsls	r3, r3, #1
 800bebc:	2203      	movs	r2, #3
 800bebe:	fa02 f303 	lsl.w	r3, r2, r3
 800bec2:	43db      	mvns	r3, r3
 800bec4:	69ba      	ldr	r2, [r7, #24]
 800bec6:	4013      	ands	r3, r2
 800bec8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	68da      	ldr	r2, [r3, #12]
 800bece:	69fb      	ldr	r3, [r7, #28]
 800bed0:	005b      	lsls	r3, r3, #1
 800bed2:	fa02 f303 	lsl.w	r3, r2, r3
 800bed6:	69ba      	ldr	r2, [r7, #24]
 800bed8:	4313      	orrs	r3, r2
 800beda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	69ba      	ldr	r2, [r7, #24]
 800bee0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	685b      	ldr	r3, [r3, #4]
 800bee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800bee8:	2201      	movs	r2, #1
 800beea:	69fb      	ldr	r3, [r7, #28]
 800beec:	fa02 f303 	lsl.w	r3, r2, r3
 800bef0:	43db      	mvns	r3, r3
 800bef2:	69ba      	ldr	r2, [r7, #24]
 800bef4:	4013      	ands	r3, r2
 800bef6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	685b      	ldr	r3, [r3, #4]
 800befc:	091b      	lsrs	r3, r3, #4
 800befe:	f003 0201 	and.w	r2, r3, #1
 800bf02:	69fb      	ldr	r3, [r7, #28]
 800bf04:	fa02 f303 	lsl.w	r3, r2, r3
 800bf08:	69ba      	ldr	r2, [r7, #24]
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	69ba      	ldr	r2, [r7, #24]
 800bf12:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	685b      	ldr	r3, [r3, #4]
 800bf18:	f003 0303 	and.w	r3, r3, #3
 800bf1c:	2b03      	cmp	r3, #3
 800bf1e:	d017      	beq.n	800bf50 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	68db      	ldr	r3, [r3, #12]
 800bf24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800bf26:	69fb      	ldr	r3, [r7, #28]
 800bf28:	005b      	lsls	r3, r3, #1
 800bf2a:	2203      	movs	r2, #3
 800bf2c:	fa02 f303 	lsl.w	r3, r2, r3
 800bf30:	43db      	mvns	r3, r3
 800bf32:	69ba      	ldr	r2, [r7, #24]
 800bf34:	4013      	ands	r3, r2
 800bf36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	689a      	ldr	r2, [r3, #8]
 800bf3c:	69fb      	ldr	r3, [r7, #28]
 800bf3e:	005b      	lsls	r3, r3, #1
 800bf40:	fa02 f303 	lsl.w	r3, r2, r3
 800bf44:	69ba      	ldr	r2, [r7, #24]
 800bf46:	4313      	orrs	r3, r2
 800bf48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	69ba      	ldr	r2, [r7, #24]
 800bf4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	685b      	ldr	r3, [r3, #4]
 800bf54:	f003 0303 	and.w	r3, r3, #3
 800bf58:	2b02      	cmp	r3, #2
 800bf5a:	d123      	bne.n	800bfa4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800bf5c:	69fb      	ldr	r3, [r7, #28]
 800bf5e:	08da      	lsrs	r2, r3, #3
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	3208      	adds	r2, #8
 800bf64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800bf6a:	69fb      	ldr	r3, [r7, #28]
 800bf6c:	f003 0307 	and.w	r3, r3, #7
 800bf70:	009b      	lsls	r3, r3, #2
 800bf72:	220f      	movs	r2, #15
 800bf74:	fa02 f303 	lsl.w	r3, r2, r3
 800bf78:	43db      	mvns	r3, r3
 800bf7a:	69ba      	ldr	r2, [r7, #24]
 800bf7c:	4013      	ands	r3, r2
 800bf7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	691a      	ldr	r2, [r3, #16]
 800bf84:	69fb      	ldr	r3, [r7, #28]
 800bf86:	f003 0307 	and.w	r3, r3, #7
 800bf8a:	009b      	lsls	r3, r3, #2
 800bf8c:	fa02 f303 	lsl.w	r3, r2, r3
 800bf90:	69ba      	ldr	r2, [r7, #24]
 800bf92:	4313      	orrs	r3, r2
 800bf94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800bf96:	69fb      	ldr	r3, [r7, #28]
 800bf98:	08da      	lsrs	r2, r3, #3
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	3208      	adds	r2, #8
 800bf9e:	69b9      	ldr	r1, [r7, #24]
 800bfa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800bfaa:	69fb      	ldr	r3, [r7, #28]
 800bfac:	005b      	lsls	r3, r3, #1
 800bfae:	2203      	movs	r2, #3
 800bfb0:	fa02 f303 	lsl.w	r3, r2, r3
 800bfb4:	43db      	mvns	r3, r3
 800bfb6:	69ba      	ldr	r2, [r7, #24]
 800bfb8:	4013      	ands	r3, r2
 800bfba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	685b      	ldr	r3, [r3, #4]
 800bfc0:	f003 0203 	and.w	r2, r3, #3
 800bfc4:	69fb      	ldr	r3, [r7, #28]
 800bfc6:	005b      	lsls	r3, r3, #1
 800bfc8:	fa02 f303 	lsl.w	r3, r2, r3
 800bfcc:	69ba      	ldr	r2, [r7, #24]
 800bfce:	4313      	orrs	r3, r2
 800bfd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	69ba      	ldr	r2, [r7, #24]
 800bfd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	685b      	ldr	r3, [r3, #4]
 800bfdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	f000 80be 	beq.w	800c162 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bfe6:	4b66      	ldr	r3, [pc, #408]	@ (800c180 <HAL_GPIO_Init+0x324>)
 800bfe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfea:	4a65      	ldr	r2, [pc, #404]	@ (800c180 <HAL_GPIO_Init+0x324>)
 800bfec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bff0:	6453      	str	r3, [r2, #68]	@ 0x44
 800bff2:	4b63      	ldr	r3, [pc, #396]	@ (800c180 <HAL_GPIO_Init+0x324>)
 800bff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bff6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bffa:	60fb      	str	r3, [r7, #12]
 800bffc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800bffe:	4a61      	ldr	r2, [pc, #388]	@ (800c184 <HAL_GPIO_Init+0x328>)
 800c000:	69fb      	ldr	r3, [r7, #28]
 800c002:	089b      	lsrs	r3, r3, #2
 800c004:	3302      	adds	r3, #2
 800c006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c00a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800c00c:	69fb      	ldr	r3, [r7, #28]
 800c00e:	f003 0303 	and.w	r3, r3, #3
 800c012:	009b      	lsls	r3, r3, #2
 800c014:	220f      	movs	r2, #15
 800c016:	fa02 f303 	lsl.w	r3, r2, r3
 800c01a:	43db      	mvns	r3, r3
 800c01c:	69ba      	ldr	r2, [r7, #24]
 800c01e:	4013      	ands	r3, r2
 800c020:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	4a58      	ldr	r2, [pc, #352]	@ (800c188 <HAL_GPIO_Init+0x32c>)
 800c026:	4293      	cmp	r3, r2
 800c028:	d037      	beq.n	800c09a <HAL_GPIO_Init+0x23e>
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	4a57      	ldr	r2, [pc, #348]	@ (800c18c <HAL_GPIO_Init+0x330>)
 800c02e:	4293      	cmp	r3, r2
 800c030:	d031      	beq.n	800c096 <HAL_GPIO_Init+0x23a>
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	4a56      	ldr	r2, [pc, #344]	@ (800c190 <HAL_GPIO_Init+0x334>)
 800c036:	4293      	cmp	r3, r2
 800c038:	d02b      	beq.n	800c092 <HAL_GPIO_Init+0x236>
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	4a55      	ldr	r2, [pc, #340]	@ (800c194 <HAL_GPIO_Init+0x338>)
 800c03e:	4293      	cmp	r3, r2
 800c040:	d025      	beq.n	800c08e <HAL_GPIO_Init+0x232>
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	4a54      	ldr	r2, [pc, #336]	@ (800c198 <HAL_GPIO_Init+0x33c>)
 800c046:	4293      	cmp	r3, r2
 800c048:	d01f      	beq.n	800c08a <HAL_GPIO_Init+0x22e>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	4a53      	ldr	r2, [pc, #332]	@ (800c19c <HAL_GPIO_Init+0x340>)
 800c04e:	4293      	cmp	r3, r2
 800c050:	d019      	beq.n	800c086 <HAL_GPIO_Init+0x22a>
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	4a52      	ldr	r2, [pc, #328]	@ (800c1a0 <HAL_GPIO_Init+0x344>)
 800c056:	4293      	cmp	r3, r2
 800c058:	d013      	beq.n	800c082 <HAL_GPIO_Init+0x226>
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	4a51      	ldr	r2, [pc, #324]	@ (800c1a4 <HAL_GPIO_Init+0x348>)
 800c05e:	4293      	cmp	r3, r2
 800c060:	d00d      	beq.n	800c07e <HAL_GPIO_Init+0x222>
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	4a50      	ldr	r2, [pc, #320]	@ (800c1a8 <HAL_GPIO_Init+0x34c>)
 800c066:	4293      	cmp	r3, r2
 800c068:	d007      	beq.n	800c07a <HAL_GPIO_Init+0x21e>
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	4a4f      	ldr	r2, [pc, #316]	@ (800c1ac <HAL_GPIO_Init+0x350>)
 800c06e:	4293      	cmp	r3, r2
 800c070:	d101      	bne.n	800c076 <HAL_GPIO_Init+0x21a>
 800c072:	2309      	movs	r3, #9
 800c074:	e012      	b.n	800c09c <HAL_GPIO_Init+0x240>
 800c076:	230a      	movs	r3, #10
 800c078:	e010      	b.n	800c09c <HAL_GPIO_Init+0x240>
 800c07a:	2308      	movs	r3, #8
 800c07c:	e00e      	b.n	800c09c <HAL_GPIO_Init+0x240>
 800c07e:	2307      	movs	r3, #7
 800c080:	e00c      	b.n	800c09c <HAL_GPIO_Init+0x240>
 800c082:	2306      	movs	r3, #6
 800c084:	e00a      	b.n	800c09c <HAL_GPIO_Init+0x240>
 800c086:	2305      	movs	r3, #5
 800c088:	e008      	b.n	800c09c <HAL_GPIO_Init+0x240>
 800c08a:	2304      	movs	r3, #4
 800c08c:	e006      	b.n	800c09c <HAL_GPIO_Init+0x240>
 800c08e:	2303      	movs	r3, #3
 800c090:	e004      	b.n	800c09c <HAL_GPIO_Init+0x240>
 800c092:	2302      	movs	r3, #2
 800c094:	e002      	b.n	800c09c <HAL_GPIO_Init+0x240>
 800c096:	2301      	movs	r3, #1
 800c098:	e000      	b.n	800c09c <HAL_GPIO_Init+0x240>
 800c09a:	2300      	movs	r3, #0
 800c09c:	69fa      	ldr	r2, [r7, #28]
 800c09e:	f002 0203 	and.w	r2, r2, #3
 800c0a2:	0092      	lsls	r2, r2, #2
 800c0a4:	4093      	lsls	r3, r2
 800c0a6:	69ba      	ldr	r2, [r7, #24]
 800c0a8:	4313      	orrs	r3, r2
 800c0aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800c0ac:	4935      	ldr	r1, [pc, #212]	@ (800c184 <HAL_GPIO_Init+0x328>)
 800c0ae:	69fb      	ldr	r3, [r7, #28]
 800c0b0:	089b      	lsrs	r3, r3, #2
 800c0b2:	3302      	adds	r3, #2
 800c0b4:	69ba      	ldr	r2, [r7, #24]
 800c0b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800c0ba:	4b3d      	ldr	r3, [pc, #244]	@ (800c1b0 <HAL_GPIO_Init+0x354>)
 800c0bc:	689b      	ldr	r3, [r3, #8]
 800c0be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c0c0:	693b      	ldr	r3, [r7, #16]
 800c0c2:	43db      	mvns	r3, r3
 800c0c4:	69ba      	ldr	r2, [r7, #24]
 800c0c6:	4013      	ands	r3, r2
 800c0c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	685b      	ldr	r3, [r3, #4]
 800c0ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d003      	beq.n	800c0de <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800c0d6:	69ba      	ldr	r2, [r7, #24]
 800c0d8:	693b      	ldr	r3, [r7, #16]
 800c0da:	4313      	orrs	r3, r2
 800c0dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800c0de:	4a34      	ldr	r2, [pc, #208]	@ (800c1b0 <HAL_GPIO_Init+0x354>)
 800c0e0:	69bb      	ldr	r3, [r7, #24]
 800c0e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800c0e4:	4b32      	ldr	r3, [pc, #200]	@ (800c1b0 <HAL_GPIO_Init+0x354>)
 800c0e6:	68db      	ldr	r3, [r3, #12]
 800c0e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c0ea:	693b      	ldr	r3, [r7, #16]
 800c0ec:	43db      	mvns	r3, r3
 800c0ee:	69ba      	ldr	r2, [r7, #24]
 800c0f0:	4013      	ands	r3, r2
 800c0f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	685b      	ldr	r3, [r3, #4]
 800c0f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d003      	beq.n	800c108 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800c100:	69ba      	ldr	r2, [r7, #24]
 800c102:	693b      	ldr	r3, [r7, #16]
 800c104:	4313      	orrs	r3, r2
 800c106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800c108:	4a29      	ldr	r2, [pc, #164]	@ (800c1b0 <HAL_GPIO_Init+0x354>)
 800c10a:	69bb      	ldr	r3, [r7, #24]
 800c10c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800c10e:	4b28      	ldr	r3, [pc, #160]	@ (800c1b0 <HAL_GPIO_Init+0x354>)
 800c110:	685b      	ldr	r3, [r3, #4]
 800c112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c114:	693b      	ldr	r3, [r7, #16]
 800c116:	43db      	mvns	r3, r3
 800c118:	69ba      	ldr	r2, [r7, #24]
 800c11a:	4013      	ands	r3, r2
 800c11c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	685b      	ldr	r3, [r3, #4]
 800c122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c126:	2b00      	cmp	r3, #0
 800c128:	d003      	beq.n	800c132 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800c12a:	69ba      	ldr	r2, [r7, #24]
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	4313      	orrs	r3, r2
 800c130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800c132:	4a1f      	ldr	r2, [pc, #124]	@ (800c1b0 <HAL_GPIO_Init+0x354>)
 800c134:	69bb      	ldr	r3, [r7, #24]
 800c136:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800c138:	4b1d      	ldr	r3, [pc, #116]	@ (800c1b0 <HAL_GPIO_Init+0x354>)
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	43db      	mvns	r3, r3
 800c142:	69ba      	ldr	r2, [r7, #24]
 800c144:	4013      	ands	r3, r2
 800c146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	685b      	ldr	r3, [r3, #4]
 800c14c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c150:	2b00      	cmp	r3, #0
 800c152:	d003      	beq.n	800c15c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800c154:	69ba      	ldr	r2, [r7, #24]
 800c156:	693b      	ldr	r3, [r7, #16]
 800c158:	4313      	orrs	r3, r2
 800c15a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800c15c:	4a14      	ldr	r2, [pc, #80]	@ (800c1b0 <HAL_GPIO_Init+0x354>)
 800c15e:	69bb      	ldr	r3, [r7, #24]
 800c160:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800c162:	69fb      	ldr	r3, [r7, #28]
 800c164:	3301      	adds	r3, #1
 800c166:	61fb      	str	r3, [r7, #28]
 800c168:	69fb      	ldr	r3, [r7, #28]
 800c16a:	2b0f      	cmp	r3, #15
 800c16c:	f67f ae86 	bls.w	800be7c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800c170:	bf00      	nop
 800c172:	bf00      	nop
 800c174:	3724      	adds	r7, #36	@ 0x24
 800c176:	46bd      	mov	sp, r7
 800c178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17c:	4770      	bx	lr
 800c17e:	bf00      	nop
 800c180:	40023800 	.word	0x40023800
 800c184:	40013800 	.word	0x40013800
 800c188:	40020000 	.word	0x40020000
 800c18c:	40020400 	.word	0x40020400
 800c190:	40020800 	.word	0x40020800
 800c194:	40020c00 	.word	0x40020c00
 800c198:	40021000 	.word	0x40021000
 800c19c:	40021400 	.word	0x40021400
 800c1a0:	40021800 	.word	0x40021800
 800c1a4:	40021c00 	.word	0x40021c00
 800c1a8:	40022000 	.word	0x40022000
 800c1ac:	40022400 	.word	0x40022400
 800c1b0:	40013c00 	.word	0x40013c00

0800c1b4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800c1b4:	b480      	push	{r7}
 800c1b6:	b087      	sub	sp, #28
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	6078      	str	r0, [r7, #4]
 800c1bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800c1be:	2300      	movs	r3, #0
 800c1c0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	617b      	str	r3, [r7, #20]
 800c1ce:	e0d9      	b.n	800c384 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800c1d0:	2201      	movs	r2, #1
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	fa02 f303 	lsl.w	r3, r2, r3
 800c1d8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800c1da:	683a      	ldr	r2, [r7, #0]
 800c1dc:	693b      	ldr	r3, [r7, #16]
 800c1de:	4013      	ands	r3, r2
 800c1e0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800c1e2:	68fa      	ldr	r2, [r7, #12]
 800c1e4:	693b      	ldr	r3, [r7, #16]
 800c1e6:	429a      	cmp	r2, r3
 800c1e8:	f040 80c9 	bne.w	800c37e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 800c1ec:	4a6b      	ldr	r2, [pc, #428]	@ (800c39c <HAL_GPIO_DeInit+0x1e8>)
 800c1ee:	697b      	ldr	r3, [r7, #20]
 800c1f0:	089b      	lsrs	r3, r3, #2
 800c1f2:	3302      	adds	r3, #2
 800c1f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1f8:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800c1fa:	697b      	ldr	r3, [r7, #20]
 800c1fc:	f003 0303 	and.w	r3, r3, #3
 800c200:	009b      	lsls	r3, r3, #2
 800c202:	220f      	movs	r2, #15
 800c204:	fa02 f303 	lsl.w	r3, r2, r3
 800c208:	68ba      	ldr	r2, [r7, #8]
 800c20a:	4013      	ands	r3, r2
 800c20c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	4a63      	ldr	r2, [pc, #396]	@ (800c3a0 <HAL_GPIO_DeInit+0x1ec>)
 800c212:	4293      	cmp	r3, r2
 800c214:	d037      	beq.n	800c286 <HAL_GPIO_DeInit+0xd2>
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	4a62      	ldr	r2, [pc, #392]	@ (800c3a4 <HAL_GPIO_DeInit+0x1f0>)
 800c21a:	4293      	cmp	r3, r2
 800c21c:	d031      	beq.n	800c282 <HAL_GPIO_DeInit+0xce>
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	4a61      	ldr	r2, [pc, #388]	@ (800c3a8 <HAL_GPIO_DeInit+0x1f4>)
 800c222:	4293      	cmp	r3, r2
 800c224:	d02b      	beq.n	800c27e <HAL_GPIO_DeInit+0xca>
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	4a60      	ldr	r2, [pc, #384]	@ (800c3ac <HAL_GPIO_DeInit+0x1f8>)
 800c22a:	4293      	cmp	r3, r2
 800c22c:	d025      	beq.n	800c27a <HAL_GPIO_DeInit+0xc6>
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	4a5f      	ldr	r2, [pc, #380]	@ (800c3b0 <HAL_GPIO_DeInit+0x1fc>)
 800c232:	4293      	cmp	r3, r2
 800c234:	d01f      	beq.n	800c276 <HAL_GPIO_DeInit+0xc2>
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	4a5e      	ldr	r2, [pc, #376]	@ (800c3b4 <HAL_GPIO_DeInit+0x200>)
 800c23a:	4293      	cmp	r3, r2
 800c23c:	d019      	beq.n	800c272 <HAL_GPIO_DeInit+0xbe>
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	4a5d      	ldr	r2, [pc, #372]	@ (800c3b8 <HAL_GPIO_DeInit+0x204>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d013      	beq.n	800c26e <HAL_GPIO_DeInit+0xba>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	4a5c      	ldr	r2, [pc, #368]	@ (800c3bc <HAL_GPIO_DeInit+0x208>)
 800c24a:	4293      	cmp	r3, r2
 800c24c:	d00d      	beq.n	800c26a <HAL_GPIO_DeInit+0xb6>
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	4a5b      	ldr	r2, [pc, #364]	@ (800c3c0 <HAL_GPIO_DeInit+0x20c>)
 800c252:	4293      	cmp	r3, r2
 800c254:	d007      	beq.n	800c266 <HAL_GPIO_DeInit+0xb2>
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	4a5a      	ldr	r2, [pc, #360]	@ (800c3c4 <HAL_GPIO_DeInit+0x210>)
 800c25a:	4293      	cmp	r3, r2
 800c25c:	d101      	bne.n	800c262 <HAL_GPIO_DeInit+0xae>
 800c25e:	2309      	movs	r3, #9
 800c260:	e012      	b.n	800c288 <HAL_GPIO_DeInit+0xd4>
 800c262:	230a      	movs	r3, #10
 800c264:	e010      	b.n	800c288 <HAL_GPIO_DeInit+0xd4>
 800c266:	2308      	movs	r3, #8
 800c268:	e00e      	b.n	800c288 <HAL_GPIO_DeInit+0xd4>
 800c26a:	2307      	movs	r3, #7
 800c26c:	e00c      	b.n	800c288 <HAL_GPIO_DeInit+0xd4>
 800c26e:	2306      	movs	r3, #6
 800c270:	e00a      	b.n	800c288 <HAL_GPIO_DeInit+0xd4>
 800c272:	2305      	movs	r3, #5
 800c274:	e008      	b.n	800c288 <HAL_GPIO_DeInit+0xd4>
 800c276:	2304      	movs	r3, #4
 800c278:	e006      	b.n	800c288 <HAL_GPIO_DeInit+0xd4>
 800c27a:	2303      	movs	r3, #3
 800c27c:	e004      	b.n	800c288 <HAL_GPIO_DeInit+0xd4>
 800c27e:	2302      	movs	r3, #2
 800c280:	e002      	b.n	800c288 <HAL_GPIO_DeInit+0xd4>
 800c282:	2301      	movs	r3, #1
 800c284:	e000      	b.n	800c288 <HAL_GPIO_DeInit+0xd4>
 800c286:	2300      	movs	r3, #0
 800c288:	697a      	ldr	r2, [r7, #20]
 800c28a:	f002 0203 	and.w	r2, r2, #3
 800c28e:	0092      	lsls	r2, r2, #2
 800c290:	4093      	lsls	r3, r2
 800c292:	68ba      	ldr	r2, [r7, #8]
 800c294:	429a      	cmp	r2, r3
 800c296:	d132      	bne.n	800c2fe <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800c298:	4b4b      	ldr	r3, [pc, #300]	@ (800c3c8 <HAL_GPIO_DeInit+0x214>)
 800c29a:	681a      	ldr	r2, [r3, #0]
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	43db      	mvns	r3, r3
 800c2a0:	4949      	ldr	r1, [pc, #292]	@ (800c3c8 <HAL_GPIO_DeInit+0x214>)
 800c2a2:	4013      	ands	r3, r2
 800c2a4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800c2a6:	4b48      	ldr	r3, [pc, #288]	@ (800c3c8 <HAL_GPIO_DeInit+0x214>)
 800c2a8:	685a      	ldr	r2, [r3, #4]
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	43db      	mvns	r3, r3
 800c2ae:	4946      	ldr	r1, [pc, #280]	@ (800c3c8 <HAL_GPIO_DeInit+0x214>)
 800c2b0:	4013      	ands	r3, r2
 800c2b2:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800c2b4:	4b44      	ldr	r3, [pc, #272]	@ (800c3c8 <HAL_GPIO_DeInit+0x214>)
 800c2b6:	68da      	ldr	r2, [r3, #12]
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	43db      	mvns	r3, r3
 800c2bc:	4942      	ldr	r1, [pc, #264]	@ (800c3c8 <HAL_GPIO_DeInit+0x214>)
 800c2be:	4013      	ands	r3, r2
 800c2c0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800c2c2:	4b41      	ldr	r3, [pc, #260]	@ (800c3c8 <HAL_GPIO_DeInit+0x214>)
 800c2c4:	689a      	ldr	r2, [r3, #8]
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	43db      	mvns	r3, r3
 800c2ca:	493f      	ldr	r1, [pc, #252]	@ (800c3c8 <HAL_GPIO_DeInit+0x214>)
 800c2cc:	4013      	ands	r3, r2
 800c2ce:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	f003 0303 	and.w	r3, r3, #3
 800c2d6:	009b      	lsls	r3, r3, #2
 800c2d8:	220f      	movs	r2, #15
 800c2da:	fa02 f303 	lsl.w	r3, r2, r3
 800c2de:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800c2e0:	4a2e      	ldr	r2, [pc, #184]	@ (800c39c <HAL_GPIO_DeInit+0x1e8>)
 800c2e2:	697b      	ldr	r3, [r7, #20]
 800c2e4:	089b      	lsrs	r3, r3, #2
 800c2e6:	3302      	adds	r3, #2
 800c2e8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800c2ec:	68bb      	ldr	r3, [r7, #8]
 800c2ee:	43da      	mvns	r2, r3
 800c2f0:	482a      	ldr	r0, [pc, #168]	@ (800c39c <HAL_GPIO_DeInit+0x1e8>)
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	089b      	lsrs	r3, r3, #2
 800c2f6:	400a      	ands	r2, r1
 800c2f8:	3302      	adds	r3, #2
 800c2fa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681a      	ldr	r2, [r3, #0]
 800c302:	697b      	ldr	r3, [r7, #20]
 800c304:	005b      	lsls	r3, r3, #1
 800c306:	2103      	movs	r1, #3
 800c308:	fa01 f303 	lsl.w	r3, r1, r3
 800c30c:	43db      	mvns	r3, r3
 800c30e:	401a      	ands	r2, r3
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800c314:	697b      	ldr	r3, [r7, #20]
 800c316:	08da      	lsrs	r2, r3, #3
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	3208      	adds	r2, #8
 800c31c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c320:	697b      	ldr	r3, [r7, #20]
 800c322:	f003 0307 	and.w	r3, r3, #7
 800c326:	009b      	lsls	r3, r3, #2
 800c328:	220f      	movs	r2, #15
 800c32a:	fa02 f303 	lsl.w	r3, r2, r3
 800c32e:	43db      	mvns	r3, r3
 800c330:	697a      	ldr	r2, [r7, #20]
 800c332:	08d2      	lsrs	r2, r2, #3
 800c334:	4019      	ands	r1, r3
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	3208      	adds	r2, #8
 800c33a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	68da      	ldr	r2, [r3, #12]
 800c342:	697b      	ldr	r3, [r7, #20]
 800c344:	005b      	lsls	r3, r3, #1
 800c346:	2103      	movs	r1, #3
 800c348:	fa01 f303 	lsl.w	r3, r1, r3
 800c34c:	43db      	mvns	r3, r3
 800c34e:	401a      	ands	r2, r3
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	685a      	ldr	r2, [r3, #4]
 800c358:	2101      	movs	r1, #1
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	fa01 f303 	lsl.w	r3, r1, r3
 800c360:	43db      	mvns	r3, r3
 800c362:	401a      	ands	r2, r3
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	689a      	ldr	r2, [r3, #8]
 800c36c:	697b      	ldr	r3, [r7, #20]
 800c36e:	005b      	lsls	r3, r3, #1
 800c370:	2103      	movs	r1, #3
 800c372:	fa01 f303 	lsl.w	r3, r1, r3
 800c376:	43db      	mvns	r3, r3
 800c378:	401a      	ands	r2, r3
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800c37e:	697b      	ldr	r3, [r7, #20]
 800c380:	3301      	adds	r3, #1
 800c382:	617b      	str	r3, [r7, #20]
 800c384:	697b      	ldr	r3, [r7, #20]
 800c386:	2b0f      	cmp	r3, #15
 800c388:	f67f af22 	bls.w	800c1d0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800c38c:	bf00      	nop
 800c38e:	bf00      	nop
 800c390:	371c      	adds	r7, #28
 800c392:	46bd      	mov	sp, r7
 800c394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c398:	4770      	bx	lr
 800c39a:	bf00      	nop
 800c39c:	40013800 	.word	0x40013800
 800c3a0:	40020000 	.word	0x40020000
 800c3a4:	40020400 	.word	0x40020400
 800c3a8:	40020800 	.word	0x40020800
 800c3ac:	40020c00 	.word	0x40020c00
 800c3b0:	40021000 	.word	0x40021000
 800c3b4:	40021400 	.word	0x40021400
 800c3b8:	40021800 	.word	0x40021800
 800c3bc:	40021c00 	.word	0x40021c00
 800c3c0:	40022000 	.word	0x40022000
 800c3c4:	40022400 	.word	0x40022400
 800c3c8:	40013c00 	.word	0x40013c00

0800c3cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b085      	sub	sp, #20
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
 800c3d4:	460b      	mov	r3, r1
 800c3d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	691a      	ldr	r2, [r3, #16]
 800c3dc:	887b      	ldrh	r3, [r7, #2]
 800c3de:	4013      	ands	r3, r2
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d002      	beq.n	800c3ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	73fb      	strb	r3, [r7, #15]
 800c3e8:	e001      	b.n	800c3ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800c3ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	3714      	adds	r7, #20
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fa:	4770      	bx	lr

0800c3fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c3fc:	b480      	push	{r7}
 800c3fe:	b083      	sub	sp, #12
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
 800c404:	460b      	mov	r3, r1
 800c406:	807b      	strh	r3, [r7, #2]
 800c408:	4613      	mov	r3, r2
 800c40a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800c40c:	787b      	ldrb	r3, [r7, #1]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d003      	beq.n	800c41a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c412:	887a      	ldrh	r2, [r7, #2]
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800c418:	e003      	b.n	800c422 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800c41a:	887b      	ldrh	r3, [r7, #2]
 800c41c:	041a      	lsls	r2, r3, #16
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	619a      	str	r2, [r3, #24]
}
 800c422:	bf00      	nop
 800c424:	370c      	adds	r7, #12
 800c426:	46bd      	mov	sp, r7
 800c428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42c:	4770      	bx	lr
	...

0800c430 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c430:	b580      	push	{r7, lr}
 800c432:	b082      	sub	sp, #8
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d101      	bne.n	800c442 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c43e:	2301      	movs	r3, #1
 800c440:	e07f      	b.n	800c542 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c448:	b2db      	uxtb	r3, r3
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d106      	bne.n	800c45c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	2200      	movs	r2, #0
 800c452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800c456:	6878      	ldr	r0, [r7, #4]
 800c458:	f000 f8a9 	bl	800c5ae <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2224      	movs	r2, #36	@ 0x24
 800c460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	681a      	ldr	r2, [r3, #0]
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f022 0201 	bic.w	r2, r2, #1
 800c472:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	685a      	ldr	r2, [r3, #4]
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800c480:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	689a      	ldr	r2, [r3, #8]
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c490:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	68db      	ldr	r3, [r3, #12]
 800c496:	2b01      	cmp	r3, #1
 800c498:	d107      	bne.n	800c4aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	689a      	ldr	r2, [r3, #8]
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c4a6:	609a      	str	r2, [r3, #8]
 800c4a8:	e006      	b.n	800c4b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	689a      	ldr	r2, [r3, #8]
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800c4b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	68db      	ldr	r3, [r3, #12]
 800c4bc:	2b02      	cmp	r3, #2
 800c4be:	d104      	bne.n	800c4ca <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c4c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	6859      	ldr	r1, [r3, #4]
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681a      	ldr	r2, [r3, #0]
 800c4d4:	4b1d      	ldr	r3, [pc, #116]	@ (800c54c <HAL_I2C_Init+0x11c>)
 800c4d6:	430b      	orrs	r3, r1
 800c4d8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	68da      	ldr	r2, [r3, #12]
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c4e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	691a      	ldr	r2, [r3, #16]
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	695b      	ldr	r3, [r3, #20]
 800c4f2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	699b      	ldr	r3, [r3, #24]
 800c4fa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	430a      	orrs	r2, r1
 800c502:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	69d9      	ldr	r1, [r3, #28]
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	6a1a      	ldr	r2, [r3, #32]
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	430a      	orrs	r2, r1
 800c512:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	681a      	ldr	r2, [r3, #0]
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f042 0201 	orr.w	r2, r2, #1
 800c522:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2200      	movs	r2, #0
 800c528:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2220      	movs	r2, #32
 800c52e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2200      	movs	r2, #0
 800c536:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2200      	movs	r2, #0
 800c53c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800c540:	2300      	movs	r3, #0
}
 800c542:	4618      	mov	r0, r3
 800c544:	3708      	adds	r7, #8
 800c546:	46bd      	mov	sp, r7
 800c548:	bd80      	pop	{r7, pc}
 800c54a:	bf00      	nop
 800c54c:	02008000 	.word	0x02008000

0800c550 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b082      	sub	sp, #8
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d101      	bne.n	800c562 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800c55e:	2301      	movs	r3, #1
 800c560:	e021      	b.n	800c5a6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2224      	movs	r2, #36	@ 0x24
 800c566:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	681a      	ldr	r2, [r3, #0]
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	f022 0201 	bic.w	r2, r2, #1
 800c578:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800c57a:	6878      	ldr	r0, [r7, #4]
 800c57c:	f000 f821 	bl	800c5c2 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	2200      	movs	r2, #0
 800c584:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	2200      	movs	r2, #0
 800c58a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	2200      	movs	r2, #0
 800c592:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	2200      	movs	r2, #0
 800c598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2200      	movs	r2, #0
 800c5a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c5a4:	2300      	movs	r3, #0
}
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	3708      	adds	r7, #8
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}

0800c5ae <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800c5ae:	b480      	push	{r7}
 800c5b0:	b083      	sub	sp, #12
 800c5b2:	af00      	add	r7, sp, #0
 800c5b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800c5b6:	bf00      	nop
 800c5b8:	370c      	adds	r7, #12
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c0:	4770      	bx	lr

0800c5c2 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800c5c2:	b480      	push	{r7}
 800c5c4:	b083      	sub	sp, #12
 800c5c6:	af00      	add	r7, sp, #0
 800c5c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800c5ca:	bf00      	nop
 800c5cc:	370c      	adds	r7, #12
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d4:	4770      	bx	lr
	...

0800c5d8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b088      	sub	sp, #32
 800c5dc:	af02      	add	r7, sp, #8
 800c5de:	60f8      	str	r0, [r7, #12]
 800c5e0:	4608      	mov	r0, r1
 800c5e2:	4611      	mov	r1, r2
 800c5e4:	461a      	mov	r2, r3
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	817b      	strh	r3, [r7, #10]
 800c5ea:	460b      	mov	r3, r1
 800c5ec:	813b      	strh	r3, [r7, #8]
 800c5ee:	4613      	mov	r3, r2
 800c5f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c5f8:	b2db      	uxtb	r3, r3
 800c5fa:	2b20      	cmp	r3, #32
 800c5fc:	f040 80f9 	bne.w	800c7f2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c600:	6a3b      	ldr	r3, [r7, #32]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d002      	beq.n	800c60c <HAL_I2C_Mem_Write+0x34>
 800c606:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d105      	bne.n	800c618 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c612:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c614:	2301      	movs	r3, #1
 800c616:	e0ed      	b.n	800c7f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c61e:	2b01      	cmp	r3, #1
 800c620:	d101      	bne.n	800c626 <HAL_I2C_Mem_Write+0x4e>
 800c622:	2302      	movs	r3, #2
 800c624:	e0e6      	b.n	800c7f4 <HAL_I2C_Mem_Write+0x21c>
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	2201      	movs	r2, #1
 800c62a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c62e:	f7fe f879 	bl	800a724 <HAL_GetTick>
 800c632:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c634:	697b      	ldr	r3, [r7, #20]
 800c636:	9300      	str	r3, [sp, #0]
 800c638:	2319      	movs	r3, #25
 800c63a:	2201      	movs	r2, #1
 800c63c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c640:	68f8      	ldr	r0, [r7, #12]
 800c642:	f000 fad1 	bl	800cbe8 <I2C_WaitOnFlagUntilTimeout>
 800c646:	4603      	mov	r3, r0
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d001      	beq.n	800c650 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800c64c:	2301      	movs	r3, #1
 800c64e:	e0d1      	b.n	800c7f4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	2221      	movs	r2, #33	@ 0x21
 800c654:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	2240      	movs	r2, #64	@ 0x40
 800c65c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	2200      	movs	r2, #0
 800c664:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	6a3a      	ldr	r2, [r7, #32]
 800c66a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c670:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	2200      	movs	r2, #0
 800c676:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c678:	88f8      	ldrh	r0, [r7, #6]
 800c67a:	893a      	ldrh	r2, [r7, #8]
 800c67c:	8979      	ldrh	r1, [r7, #10]
 800c67e:	697b      	ldr	r3, [r7, #20]
 800c680:	9301      	str	r3, [sp, #4]
 800c682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c684:	9300      	str	r3, [sp, #0]
 800c686:	4603      	mov	r3, r0
 800c688:	68f8      	ldr	r0, [r7, #12]
 800c68a:	f000 f9e1 	bl	800ca50 <I2C_RequestMemoryWrite>
 800c68e:	4603      	mov	r3, r0
 800c690:	2b00      	cmp	r3, #0
 800c692:	d005      	beq.n	800c6a0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	2200      	movs	r2, #0
 800c698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c69c:	2301      	movs	r3, #1
 800c69e:	e0a9      	b.n	800c7f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c6a4:	b29b      	uxth	r3, r3
 800c6a6:	2bff      	cmp	r3, #255	@ 0xff
 800c6a8:	d90e      	bls.n	800c6c8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	22ff      	movs	r2, #255	@ 0xff
 800c6ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c6b4:	b2da      	uxtb	r2, r3
 800c6b6:	8979      	ldrh	r1, [r7, #10]
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	9300      	str	r3, [sp, #0]
 800c6bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c6c0:	68f8      	ldr	r0, [r7, #12]
 800c6c2:	f000 fc2d 	bl	800cf20 <I2C_TransferConfig>
 800c6c6:	e00f      	b.n	800c6e8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c6cc:	b29a      	uxth	r2, r3
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c6d6:	b2da      	uxtb	r2, r3
 800c6d8:	8979      	ldrh	r1, [r7, #10]
 800c6da:	2300      	movs	r3, #0
 800c6dc:	9300      	str	r3, [sp, #0]
 800c6de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c6e2:	68f8      	ldr	r0, [r7, #12]
 800c6e4:	f000 fc1c 	bl	800cf20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c6e8:	697a      	ldr	r2, [r7, #20]
 800c6ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c6ec:	68f8      	ldr	r0, [r7, #12]
 800c6ee:	f000 fabb 	bl	800cc68 <I2C_WaitOnTXISFlagUntilTimeout>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d001      	beq.n	800c6fc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	e07b      	b.n	800c7f4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c700:	781a      	ldrb	r2, [r3, #0]
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c70c:	1c5a      	adds	r2, r3, #1
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c716:	b29b      	uxth	r3, r3
 800c718:	3b01      	subs	r3, #1
 800c71a:	b29a      	uxth	r2, r3
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c724:	3b01      	subs	r3, #1
 800c726:	b29a      	uxth	r2, r3
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c730:	b29b      	uxth	r3, r3
 800c732:	2b00      	cmp	r3, #0
 800c734:	d034      	beq.n	800c7a0 <HAL_I2C_Mem_Write+0x1c8>
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d130      	bne.n	800c7a0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c73e:	697b      	ldr	r3, [r7, #20]
 800c740:	9300      	str	r3, [sp, #0]
 800c742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c744:	2200      	movs	r2, #0
 800c746:	2180      	movs	r1, #128	@ 0x80
 800c748:	68f8      	ldr	r0, [r7, #12]
 800c74a:	f000 fa4d 	bl	800cbe8 <I2C_WaitOnFlagUntilTimeout>
 800c74e:	4603      	mov	r3, r0
 800c750:	2b00      	cmp	r3, #0
 800c752:	d001      	beq.n	800c758 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800c754:	2301      	movs	r3, #1
 800c756:	e04d      	b.n	800c7f4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c75c:	b29b      	uxth	r3, r3
 800c75e:	2bff      	cmp	r3, #255	@ 0xff
 800c760:	d90e      	bls.n	800c780 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	22ff      	movs	r2, #255	@ 0xff
 800c766:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c76c:	b2da      	uxtb	r2, r3
 800c76e:	8979      	ldrh	r1, [r7, #10]
 800c770:	2300      	movs	r3, #0
 800c772:	9300      	str	r3, [sp, #0]
 800c774:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c778:	68f8      	ldr	r0, [r7, #12]
 800c77a:	f000 fbd1 	bl	800cf20 <I2C_TransferConfig>
 800c77e:	e00f      	b.n	800c7a0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c784:	b29a      	uxth	r2, r3
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c78e:	b2da      	uxtb	r2, r3
 800c790:	8979      	ldrh	r1, [r7, #10]
 800c792:	2300      	movs	r3, #0
 800c794:	9300      	str	r3, [sp, #0]
 800c796:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c79a:	68f8      	ldr	r0, [r7, #12]
 800c79c:	f000 fbc0 	bl	800cf20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c7a4:	b29b      	uxth	r3, r3
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d19e      	bne.n	800c6e8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c7aa:	697a      	ldr	r2, [r7, #20]
 800c7ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c7ae:	68f8      	ldr	r0, [r7, #12]
 800c7b0:	f000 fa9a 	bl	800cce8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c7b4:	4603      	mov	r3, r0
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d001      	beq.n	800c7be <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800c7ba:	2301      	movs	r3, #1
 800c7bc:	e01a      	b.n	800c7f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	2220      	movs	r2, #32
 800c7c4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	6859      	ldr	r1, [r3, #4]
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	681a      	ldr	r2, [r3, #0]
 800c7d0:	4b0a      	ldr	r3, [pc, #40]	@ (800c7fc <HAL_I2C_Mem_Write+0x224>)
 800c7d2:	400b      	ands	r3, r1
 800c7d4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	2220      	movs	r2, #32
 800c7da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	e000      	b.n	800c7f4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c7f2:	2302      	movs	r3, #2
  }
}
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	3718      	adds	r7, #24
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}
 800c7fc:	fe00e800 	.word	0xfe00e800

0800c800 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b088      	sub	sp, #32
 800c804:	af02      	add	r7, sp, #8
 800c806:	60f8      	str	r0, [r7, #12]
 800c808:	4608      	mov	r0, r1
 800c80a:	4611      	mov	r1, r2
 800c80c:	461a      	mov	r2, r3
 800c80e:	4603      	mov	r3, r0
 800c810:	817b      	strh	r3, [r7, #10]
 800c812:	460b      	mov	r3, r1
 800c814:	813b      	strh	r3, [r7, #8]
 800c816:	4613      	mov	r3, r2
 800c818:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c820:	b2db      	uxtb	r3, r3
 800c822:	2b20      	cmp	r3, #32
 800c824:	f040 80fd 	bne.w	800ca22 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800c828:	6a3b      	ldr	r3, [r7, #32]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d002      	beq.n	800c834 <HAL_I2C_Mem_Read+0x34>
 800c82e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c830:	2b00      	cmp	r3, #0
 800c832:	d105      	bne.n	800c840 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c83a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c83c:	2301      	movs	r3, #1
 800c83e:	e0f1      	b.n	800ca24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c846:	2b01      	cmp	r3, #1
 800c848:	d101      	bne.n	800c84e <HAL_I2C_Mem_Read+0x4e>
 800c84a:	2302      	movs	r3, #2
 800c84c:	e0ea      	b.n	800ca24 <HAL_I2C_Mem_Read+0x224>
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	2201      	movs	r2, #1
 800c852:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c856:	f7fd ff65 	bl	800a724 <HAL_GetTick>
 800c85a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c85c:	697b      	ldr	r3, [r7, #20]
 800c85e:	9300      	str	r3, [sp, #0]
 800c860:	2319      	movs	r3, #25
 800c862:	2201      	movs	r2, #1
 800c864:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c868:	68f8      	ldr	r0, [r7, #12]
 800c86a:	f000 f9bd 	bl	800cbe8 <I2C_WaitOnFlagUntilTimeout>
 800c86e:	4603      	mov	r3, r0
 800c870:	2b00      	cmp	r3, #0
 800c872:	d001      	beq.n	800c878 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800c874:	2301      	movs	r3, #1
 800c876:	e0d5      	b.n	800ca24 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	2222      	movs	r2, #34	@ 0x22
 800c87c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	2240      	movs	r2, #64	@ 0x40
 800c884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	2200      	movs	r2, #0
 800c88c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	6a3a      	ldr	r2, [r7, #32]
 800c892:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c898:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	2200      	movs	r2, #0
 800c89e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c8a0:	88f8      	ldrh	r0, [r7, #6]
 800c8a2:	893a      	ldrh	r2, [r7, #8]
 800c8a4:	8979      	ldrh	r1, [r7, #10]
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	9301      	str	r3, [sp, #4]
 800c8aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8ac:	9300      	str	r3, [sp, #0]
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	68f8      	ldr	r0, [r7, #12]
 800c8b2:	f000 f921 	bl	800caf8 <I2C_RequestMemoryRead>
 800c8b6:	4603      	mov	r3, r0
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d005      	beq.n	800c8c8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	2200      	movs	r2, #0
 800c8c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c8c4:	2301      	movs	r3, #1
 800c8c6:	e0ad      	b.n	800ca24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c8cc:	b29b      	uxth	r3, r3
 800c8ce:	2bff      	cmp	r3, #255	@ 0xff
 800c8d0:	d90e      	bls.n	800c8f0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	22ff      	movs	r2, #255	@ 0xff
 800c8d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c8dc:	b2da      	uxtb	r2, r3
 800c8de:	8979      	ldrh	r1, [r7, #10]
 800c8e0:	4b52      	ldr	r3, [pc, #328]	@ (800ca2c <HAL_I2C_Mem_Read+0x22c>)
 800c8e2:	9300      	str	r3, [sp, #0]
 800c8e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c8e8:	68f8      	ldr	r0, [r7, #12]
 800c8ea:	f000 fb19 	bl	800cf20 <I2C_TransferConfig>
 800c8ee:	e00f      	b.n	800c910 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c8f4:	b29a      	uxth	r2, r3
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c8fe:	b2da      	uxtb	r2, r3
 800c900:	8979      	ldrh	r1, [r7, #10]
 800c902:	4b4a      	ldr	r3, [pc, #296]	@ (800ca2c <HAL_I2C_Mem_Read+0x22c>)
 800c904:	9300      	str	r3, [sp, #0]
 800c906:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c90a:	68f8      	ldr	r0, [r7, #12]
 800c90c:	f000 fb08 	bl	800cf20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800c910:	697b      	ldr	r3, [r7, #20]
 800c912:	9300      	str	r3, [sp, #0]
 800c914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c916:	2200      	movs	r2, #0
 800c918:	2104      	movs	r1, #4
 800c91a:	68f8      	ldr	r0, [r7, #12]
 800c91c:	f000 f964 	bl	800cbe8 <I2C_WaitOnFlagUntilTimeout>
 800c920:	4603      	mov	r3, r0
 800c922:	2b00      	cmp	r3, #0
 800c924:	d001      	beq.n	800c92a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800c926:	2301      	movs	r3, #1
 800c928:	e07c      	b.n	800ca24 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c934:	b2d2      	uxtb	r2, r2
 800c936:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c93c:	1c5a      	adds	r2, r3, #1
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c946:	3b01      	subs	r3, #1
 800c948:	b29a      	uxth	r2, r3
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c952:	b29b      	uxth	r3, r3
 800c954:	3b01      	subs	r3, #1
 800c956:	b29a      	uxth	r2, r3
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c960:	b29b      	uxth	r3, r3
 800c962:	2b00      	cmp	r3, #0
 800c964:	d034      	beq.n	800c9d0 <HAL_I2C_Mem_Read+0x1d0>
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d130      	bne.n	800c9d0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	9300      	str	r3, [sp, #0]
 800c972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c974:	2200      	movs	r2, #0
 800c976:	2180      	movs	r1, #128	@ 0x80
 800c978:	68f8      	ldr	r0, [r7, #12]
 800c97a:	f000 f935 	bl	800cbe8 <I2C_WaitOnFlagUntilTimeout>
 800c97e:	4603      	mov	r3, r0
 800c980:	2b00      	cmp	r3, #0
 800c982:	d001      	beq.n	800c988 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c984:	2301      	movs	r3, #1
 800c986:	e04d      	b.n	800ca24 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c98c:	b29b      	uxth	r3, r3
 800c98e:	2bff      	cmp	r3, #255	@ 0xff
 800c990:	d90e      	bls.n	800c9b0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	22ff      	movs	r2, #255	@ 0xff
 800c996:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c99c:	b2da      	uxtb	r2, r3
 800c99e:	8979      	ldrh	r1, [r7, #10]
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	9300      	str	r3, [sp, #0]
 800c9a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c9a8:	68f8      	ldr	r0, [r7, #12]
 800c9aa:	f000 fab9 	bl	800cf20 <I2C_TransferConfig>
 800c9ae:	e00f      	b.n	800c9d0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c9b4:	b29a      	uxth	r2, r3
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c9be:	b2da      	uxtb	r2, r3
 800c9c0:	8979      	ldrh	r1, [r7, #10]
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	9300      	str	r3, [sp, #0]
 800c9c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c9ca:	68f8      	ldr	r0, [r7, #12]
 800c9cc:	f000 faa8 	bl	800cf20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c9d4:	b29b      	uxth	r3, r3
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d19a      	bne.n	800c910 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c9da:	697a      	ldr	r2, [r7, #20]
 800c9dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c9de:	68f8      	ldr	r0, [r7, #12]
 800c9e0:	f000 f982 	bl	800cce8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d001      	beq.n	800c9ee <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	e01a      	b.n	800ca24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	2220      	movs	r2, #32
 800c9f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	6859      	ldr	r1, [r3, #4]
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	681a      	ldr	r2, [r3, #0]
 800ca00:	4b0b      	ldr	r3, [pc, #44]	@ (800ca30 <HAL_I2C_Mem_Read+0x230>)
 800ca02:	400b      	ands	r3, r1
 800ca04:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	2220      	movs	r2, #32
 800ca0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	2200      	movs	r2, #0
 800ca12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	2200      	movs	r2, #0
 800ca1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ca1e:	2300      	movs	r3, #0
 800ca20:	e000      	b.n	800ca24 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800ca22:	2302      	movs	r3, #2
  }
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	3718      	adds	r7, #24
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	bd80      	pop	{r7, pc}
 800ca2c:	80002400 	.word	0x80002400
 800ca30:	fe00e800 	.word	0xfe00e800

0800ca34 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800ca34:	b480      	push	{r7}
 800ca36:	b083      	sub	sp, #12
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ca42:	b2db      	uxtb	r3, r3
}
 800ca44:	4618      	mov	r0, r3
 800ca46:	370c      	adds	r7, #12
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4e:	4770      	bx	lr

0800ca50 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b086      	sub	sp, #24
 800ca54:	af02      	add	r7, sp, #8
 800ca56:	60f8      	str	r0, [r7, #12]
 800ca58:	4608      	mov	r0, r1
 800ca5a:	4611      	mov	r1, r2
 800ca5c:	461a      	mov	r2, r3
 800ca5e:	4603      	mov	r3, r0
 800ca60:	817b      	strh	r3, [r7, #10]
 800ca62:	460b      	mov	r3, r1
 800ca64:	813b      	strh	r3, [r7, #8]
 800ca66:	4613      	mov	r3, r2
 800ca68:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800ca6a:	88fb      	ldrh	r3, [r7, #6]
 800ca6c:	b2da      	uxtb	r2, r3
 800ca6e:	8979      	ldrh	r1, [r7, #10]
 800ca70:	4b20      	ldr	r3, [pc, #128]	@ (800caf4 <I2C_RequestMemoryWrite+0xa4>)
 800ca72:	9300      	str	r3, [sp, #0]
 800ca74:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ca78:	68f8      	ldr	r0, [r7, #12]
 800ca7a:	f000 fa51 	bl	800cf20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ca7e:	69fa      	ldr	r2, [r7, #28]
 800ca80:	69b9      	ldr	r1, [r7, #24]
 800ca82:	68f8      	ldr	r0, [r7, #12]
 800ca84:	f000 f8f0 	bl	800cc68 <I2C_WaitOnTXISFlagUntilTimeout>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d001      	beq.n	800ca92 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800ca8e:	2301      	movs	r3, #1
 800ca90:	e02c      	b.n	800caec <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ca92:	88fb      	ldrh	r3, [r7, #6]
 800ca94:	2b01      	cmp	r3, #1
 800ca96:	d105      	bne.n	800caa4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ca98:	893b      	ldrh	r3, [r7, #8]
 800ca9a:	b2da      	uxtb	r2, r3
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	629a      	str	r2, [r3, #40]	@ 0x28
 800caa2:	e015      	b.n	800cad0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800caa4:	893b      	ldrh	r3, [r7, #8]
 800caa6:	0a1b      	lsrs	r3, r3, #8
 800caa8:	b29b      	uxth	r3, r3
 800caaa:	b2da      	uxtb	r2, r3
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cab2:	69fa      	ldr	r2, [r7, #28]
 800cab4:	69b9      	ldr	r1, [r7, #24]
 800cab6:	68f8      	ldr	r0, [r7, #12]
 800cab8:	f000 f8d6 	bl	800cc68 <I2C_WaitOnTXISFlagUntilTimeout>
 800cabc:	4603      	mov	r3, r0
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d001      	beq.n	800cac6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800cac2:	2301      	movs	r3, #1
 800cac4:	e012      	b.n	800caec <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800cac6:	893b      	ldrh	r3, [r7, #8]
 800cac8:	b2da      	uxtb	r2, r3
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800cad0:	69fb      	ldr	r3, [r7, #28]
 800cad2:	9300      	str	r3, [sp, #0]
 800cad4:	69bb      	ldr	r3, [r7, #24]
 800cad6:	2200      	movs	r2, #0
 800cad8:	2180      	movs	r1, #128	@ 0x80
 800cada:	68f8      	ldr	r0, [r7, #12]
 800cadc:	f000 f884 	bl	800cbe8 <I2C_WaitOnFlagUntilTimeout>
 800cae0:	4603      	mov	r3, r0
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d001      	beq.n	800caea <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800cae6:	2301      	movs	r3, #1
 800cae8:	e000      	b.n	800caec <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800caea:	2300      	movs	r3, #0
}
 800caec:	4618      	mov	r0, r3
 800caee:	3710      	adds	r7, #16
 800caf0:	46bd      	mov	sp, r7
 800caf2:	bd80      	pop	{r7, pc}
 800caf4:	80002000 	.word	0x80002000

0800caf8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b086      	sub	sp, #24
 800cafc:	af02      	add	r7, sp, #8
 800cafe:	60f8      	str	r0, [r7, #12]
 800cb00:	4608      	mov	r0, r1
 800cb02:	4611      	mov	r1, r2
 800cb04:	461a      	mov	r2, r3
 800cb06:	4603      	mov	r3, r0
 800cb08:	817b      	strh	r3, [r7, #10]
 800cb0a:	460b      	mov	r3, r1
 800cb0c:	813b      	strh	r3, [r7, #8]
 800cb0e:	4613      	mov	r3, r2
 800cb10:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800cb12:	88fb      	ldrh	r3, [r7, #6]
 800cb14:	b2da      	uxtb	r2, r3
 800cb16:	8979      	ldrh	r1, [r7, #10]
 800cb18:	4b20      	ldr	r3, [pc, #128]	@ (800cb9c <I2C_RequestMemoryRead+0xa4>)
 800cb1a:	9300      	str	r3, [sp, #0]
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	68f8      	ldr	r0, [r7, #12]
 800cb20:	f000 f9fe 	bl	800cf20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cb24:	69fa      	ldr	r2, [r7, #28]
 800cb26:	69b9      	ldr	r1, [r7, #24]
 800cb28:	68f8      	ldr	r0, [r7, #12]
 800cb2a:	f000 f89d 	bl	800cc68 <I2C_WaitOnTXISFlagUntilTimeout>
 800cb2e:	4603      	mov	r3, r0
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d001      	beq.n	800cb38 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800cb34:	2301      	movs	r3, #1
 800cb36:	e02c      	b.n	800cb92 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800cb38:	88fb      	ldrh	r3, [r7, #6]
 800cb3a:	2b01      	cmp	r3, #1
 800cb3c:	d105      	bne.n	800cb4a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800cb3e:	893b      	ldrh	r3, [r7, #8]
 800cb40:	b2da      	uxtb	r2, r3
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	629a      	str	r2, [r3, #40]	@ 0x28
 800cb48:	e015      	b.n	800cb76 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800cb4a:	893b      	ldrh	r3, [r7, #8]
 800cb4c:	0a1b      	lsrs	r3, r3, #8
 800cb4e:	b29b      	uxth	r3, r3
 800cb50:	b2da      	uxtb	r2, r3
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cb58:	69fa      	ldr	r2, [r7, #28]
 800cb5a:	69b9      	ldr	r1, [r7, #24]
 800cb5c:	68f8      	ldr	r0, [r7, #12]
 800cb5e:	f000 f883 	bl	800cc68 <I2C_WaitOnTXISFlagUntilTimeout>
 800cb62:	4603      	mov	r3, r0
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d001      	beq.n	800cb6c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800cb68:	2301      	movs	r3, #1
 800cb6a:	e012      	b.n	800cb92 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800cb6c:	893b      	ldrh	r3, [r7, #8]
 800cb6e:	b2da      	uxtb	r2, r3
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800cb76:	69fb      	ldr	r3, [r7, #28]
 800cb78:	9300      	str	r3, [sp, #0]
 800cb7a:	69bb      	ldr	r3, [r7, #24]
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	2140      	movs	r1, #64	@ 0x40
 800cb80:	68f8      	ldr	r0, [r7, #12]
 800cb82:	f000 f831 	bl	800cbe8 <I2C_WaitOnFlagUntilTimeout>
 800cb86:	4603      	mov	r3, r0
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d001      	beq.n	800cb90 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800cb8c:	2301      	movs	r3, #1
 800cb8e:	e000      	b.n	800cb92 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800cb90:	2300      	movs	r3, #0
}
 800cb92:	4618      	mov	r0, r3
 800cb94:	3710      	adds	r7, #16
 800cb96:	46bd      	mov	sp, r7
 800cb98:	bd80      	pop	{r7, pc}
 800cb9a:	bf00      	nop
 800cb9c:	80002000 	.word	0x80002000

0800cba0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800cba0:	b480      	push	{r7}
 800cba2:	b083      	sub	sp, #12
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	699b      	ldr	r3, [r3, #24]
 800cbae:	f003 0302 	and.w	r3, r3, #2
 800cbb2:	2b02      	cmp	r3, #2
 800cbb4:	d103      	bne.n	800cbbe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	2200      	movs	r2, #0
 800cbbc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	699b      	ldr	r3, [r3, #24]
 800cbc4:	f003 0301 	and.w	r3, r3, #1
 800cbc8:	2b01      	cmp	r3, #1
 800cbca:	d007      	beq.n	800cbdc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	699a      	ldr	r2, [r3, #24]
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f042 0201 	orr.w	r2, r2, #1
 800cbda:	619a      	str	r2, [r3, #24]
  }
}
 800cbdc:	bf00      	nop
 800cbde:	370c      	adds	r7, #12
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe6:	4770      	bx	lr

0800cbe8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b084      	sub	sp, #16
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	60f8      	str	r0, [r7, #12]
 800cbf0:	60b9      	str	r1, [r7, #8]
 800cbf2:	603b      	str	r3, [r7, #0]
 800cbf4:	4613      	mov	r3, r2
 800cbf6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cbf8:	e022      	b.n	800cc40 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc00:	d01e      	beq.n	800cc40 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cc02:	f7fd fd8f 	bl	800a724 <HAL_GetTick>
 800cc06:	4602      	mov	r2, r0
 800cc08:	69bb      	ldr	r3, [r7, #24]
 800cc0a:	1ad3      	subs	r3, r2, r3
 800cc0c:	683a      	ldr	r2, [r7, #0]
 800cc0e:	429a      	cmp	r2, r3
 800cc10:	d302      	bcc.n	800cc18 <I2C_WaitOnFlagUntilTimeout+0x30>
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d113      	bne.n	800cc40 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc1c:	f043 0220 	orr.w	r2, r3, #32
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	2220      	movs	r2, #32
 800cc28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	2200      	movs	r2, #0
 800cc30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	2200      	movs	r2, #0
 800cc38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800cc3c:	2301      	movs	r3, #1
 800cc3e:	e00f      	b.n	800cc60 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	699a      	ldr	r2, [r3, #24]
 800cc46:	68bb      	ldr	r3, [r7, #8]
 800cc48:	4013      	ands	r3, r2
 800cc4a:	68ba      	ldr	r2, [r7, #8]
 800cc4c:	429a      	cmp	r2, r3
 800cc4e:	bf0c      	ite	eq
 800cc50:	2301      	moveq	r3, #1
 800cc52:	2300      	movne	r3, #0
 800cc54:	b2db      	uxtb	r3, r3
 800cc56:	461a      	mov	r2, r3
 800cc58:	79fb      	ldrb	r3, [r7, #7]
 800cc5a:	429a      	cmp	r2, r3
 800cc5c:	d0cd      	beq.n	800cbfa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800cc5e:	2300      	movs	r3, #0
}
 800cc60:	4618      	mov	r0, r3
 800cc62:	3710      	adds	r7, #16
 800cc64:	46bd      	mov	sp, r7
 800cc66:	bd80      	pop	{r7, pc}

0800cc68 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b084      	sub	sp, #16
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	60f8      	str	r0, [r7, #12]
 800cc70:	60b9      	str	r1, [r7, #8]
 800cc72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800cc74:	e02c      	b.n	800ccd0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cc76:	687a      	ldr	r2, [r7, #4]
 800cc78:	68b9      	ldr	r1, [r7, #8]
 800cc7a:	68f8      	ldr	r0, [r7, #12]
 800cc7c:	f000 f870 	bl	800cd60 <I2C_IsErrorOccurred>
 800cc80:	4603      	mov	r3, r0
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d001      	beq.n	800cc8a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800cc86:	2301      	movs	r3, #1
 800cc88:	e02a      	b.n	800cce0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cc8a:	68bb      	ldr	r3, [r7, #8]
 800cc8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc90:	d01e      	beq.n	800ccd0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cc92:	f7fd fd47 	bl	800a724 <HAL_GetTick>
 800cc96:	4602      	mov	r2, r0
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	1ad3      	subs	r3, r2, r3
 800cc9c:	68ba      	ldr	r2, [r7, #8]
 800cc9e:	429a      	cmp	r2, r3
 800cca0:	d302      	bcc.n	800cca8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800cca2:	68bb      	ldr	r3, [r7, #8]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d113      	bne.n	800ccd0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ccac:	f043 0220 	orr.w	r2, r3, #32
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	2220      	movs	r2, #32
 800ccb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800cccc:	2301      	movs	r3, #1
 800ccce:	e007      	b.n	800cce0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	699b      	ldr	r3, [r3, #24]
 800ccd6:	f003 0302 	and.w	r3, r3, #2
 800ccda:	2b02      	cmp	r3, #2
 800ccdc:	d1cb      	bne.n	800cc76 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ccde:	2300      	movs	r3, #0
}
 800cce0:	4618      	mov	r0, r3
 800cce2:	3710      	adds	r7, #16
 800cce4:	46bd      	mov	sp, r7
 800cce6:	bd80      	pop	{r7, pc}

0800cce8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b084      	sub	sp, #16
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	60f8      	str	r0, [r7, #12]
 800ccf0:	60b9      	str	r1, [r7, #8]
 800ccf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ccf4:	e028      	b.n	800cd48 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ccf6:	687a      	ldr	r2, [r7, #4]
 800ccf8:	68b9      	ldr	r1, [r7, #8]
 800ccfa:	68f8      	ldr	r0, [r7, #12]
 800ccfc:	f000 f830 	bl	800cd60 <I2C_IsErrorOccurred>
 800cd00:	4603      	mov	r3, r0
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d001      	beq.n	800cd0a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800cd06:	2301      	movs	r3, #1
 800cd08:	e026      	b.n	800cd58 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd0a:	f7fd fd0b 	bl	800a724 <HAL_GetTick>
 800cd0e:	4602      	mov	r2, r0
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	1ad3      	subs	r3, r2, r3
 800cd14:	68ba      	ldr	r2, [r7, #8]
 800cd16:	429a      	cmp	r2, r3
 800cd18:	d302      	bcc.n	800cd20 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800cd1a:	68bb      	ldr	r3, [r7, #8]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d113      	bne.n	800cd48 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd24:	f043 0220 	orr.w	r2, r3, #32
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	2220      	movs	r2, #32
 800cd30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	2200      	movs	r2, #0
 800cd38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	2200      	movs	r2, #0
 800cd40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800cd44:	2301      	movs	r3, #1
 800cd46:	e007      	b.n	800cd58 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	699b      	ldr	r3, [r3, #24]
 800cd4e:	f003 0320 	and.w	r3, r3, #32
 800cd52:	2b20      	cmp	r3, #32
 800cd54:	d1cf      	bne.n	800ccf6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800cd56:	2300      	movs	r3, #0
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	3710      	adds	r7, #16
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}

0800cd60 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b08a      	sub	sp, #40	@ 0x28
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	60f8      	str	r0, [r7, #12]
 800cd68:	60b9      	str	r1, [r7, #8]
 800cd6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	699b      	ldr	r3, [r3, #24]
 800cd78:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800cd82:	69bb      	ldr	r3, [r7, #24]
 800cd84:	f003 0310 	and.w	r3, r3, #16
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d068      	beq.n	800ce5e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	2210      	movs	r2, #16
 800cd92:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cd94:	e049      	b.n	800ce2a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800cd96:	68bb      	ldr	r3, [r7, #8]
 800cd98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd9c:	d045      	beq.n	800ce2a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800cd9e:	f7fd fcc1 	bl	800a724 <HAL_GetTick>
 800cda2:	4602      	mov	r2, r0
 800cda4:	69fb      	ldr	r3, [r7, #28]
 800cda6:	1ad3      	subs	r3, r2, r3
 800cda8:	68ba      	ldr	r2, [r7, #8]
 800cdaa:	429a      	cmp	r2, r3
 800cdac:	d302      	bcc.n	800cdb4 <I2C_IsErrorOccurred+0x54>
 800cdae:	68bb      	ldr	r3, [r7, #8]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d13a      	bne.n	800ce2a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	685b      	ldr	r3, [r3, #4]
 800cdba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cdbe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cdc6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	699b      	ldr	r3, [r3, #24]
 800cdce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cdd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cdd6:	d121      	bne.n	800ce1c <I2C_IsErrorOccurred+0xbc>
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cdde:	d01d      	beq.n	800ce1c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800cde0:	7cfb      	ldrb	r3, [r7, #19]
 800cde2:	2b20      	cmp	r3, #32
 800cde4:	d01a      	beq.n	800ce1c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	685a      	ldr	r2, [r3, #4]
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cdf4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800cdf6:	f7fd fc95 	bl	800a724 <HAL_GetTick>
 800cdfa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cdfc:	e00e      	b.n	800ce1c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800cdfe:	f7fd fc91 	bl	800a724 <HAL_GetTick>
 800ce02:	4602      	mov	r2, r0
 800ce04:	69fb      	ldr	r3, [r7, #28]
 800ce06:	1ad3      	subs	r3, r2, r3
 800ce08:	2b19      	cmp	r3, #25
 800ce0a:	d907      	bls.n	800ce1c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 800ce0c:	6a3b      	ldr	r3, [r7, #32]
 800ce0e:	f043 0320 	orr.w	r3, r3, #32
 800ce12:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800ce14:	2301      	movs	r3, #1
 800ce16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800ce1a:	e006      	b.n	800ce2a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	699b      	ldr	r3, [r3, #24]
 800ce22:	f003 0320 	and.w	r3, r3, #32
 800ce26:	2b20      	cmp	r3, #32
 800ce28:	d1e9      	bne.n	800cdfe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	699b      	ldr	r3, [r3, #24]
 800ce30:	f003 0320 	and.w	r3, r3, #32
 800ce34:	2b20      	cmp	r3, #32
 800ce36:	d003      	beq.n	800ce40 <I2C_IsErrorOccurred+0xe0>
 800ce38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d0aa      	beq.n	800cd96 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800ce40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d103      	bne.n	800ce50 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	2220      	movs	r2, #32
 800ce4e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800ce50:	6a3b      	ldr	r3, [r7, #32]
 800ce52:	f043 0304 	orr.w	r3, r3, #4
 800ce56:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800ce58:	2301      	movs	r3, #1
 800ce5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	699b      	ldr	r3, [r3, #24]
 800ce64:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800ce66:	69bb      	ldr	r3, [r7, #24]
 800ce68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d00b      	beq.n	800ce88 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800ce70:	6a3b      	ldr	r3, [r7, #32]
 800ce72:	f043 0301 	orr.w	r3, r3, #1
 800ce76:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ce80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ce82:	2301      	movs	r3, #1
 800ce84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800ce88:	69bb      	ldr	r3, [r7, #24]
 800ce8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d00b      	beq.n	800ceaa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800ce92:	6a3b      	ldr	r3, [r7, #32]
 800ce94:	f043 0308 	orr.w	r3, r3, #8
 800ce98:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cea2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cea4:	2301      	movs	r3, #1
 800cea6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800ceaa:	69bb      	ldr	r3, [r7, #24]
 800ceac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d00b      	beq.n	800cecc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800ceb4:	6a3b      	ldr	r3, [r7, #32]
 800ceb6:	f043 0302 	orr.w	r3, r3, #2
 800ceba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cec4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cec6:	2301      	movs	r3, #1
 800cec8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800cecc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d01c      	beq.n	800cf0e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ced4:	68f8      	ldr	r0, [r7, #12]
 800ced6:	f7ff fe63 	bl	800cba0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	6859      	ldr	r1, [r3, #4]
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	681a      	ldr	r2, [r3, #0]
 800cee4:	4b0d      	ldr	r3, [pc, #52]	@ (800cf1c <I2C_IsErrorOccurred+0x1bc>)
 800cee6:	400b      	ands	r3, r1
 800cee8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ceee:	6a3b      	ldr	r3, [r7, #32]
 800cef0:	431a      	orrs	r2, r3
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	2220      	movs	r2, #32
 800cefa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	2200      	movs	r2, #0
 800cf02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	2200      	movs	r2, #0
 800cf0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800cf0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cf12:	4618      	mov	r0, r3
 800cf14:	3728      	adds	r7, #40	@ 0x28
 800cf16:	46bd      	mov	sp, r7
 800cf18:	bd80      	pop	{r7, pc}
 800cf1a:	bf00      	nop
 800cf1c:	fe00e800 	.word	0xfe00e800

0800cf20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800cf20:	b480      	push	{r7}
 800cf22:	b087      	sub	sp, #28
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	60f8      	str	r0, [r7, #12]
 800cf28:	607b      	str	r3, [r7, #4]
 800cf2a:	460b      	mov	r3, r1
 800cf2c:	817b      	strh	r3, [r7, #10]
 800cf2e:	4613      	mov	r3, r2
 800cf30:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cf32:	897b      	ldrh	r3, [r7, #10]
 800cf34:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cf38:	7a7b      	ldrb	r3, [r7, #9]
 800cf3a:	041b      	lsls	r3, r3, #16
 800cf3c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cf40:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cf46:	6a3b      	ldr	r3, [r7, #32]
 800cf48:	4313      	orrs	r3, r2
 800cf4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cf4e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	685a      	ldr	r2, [r3, #4]
 800cf56:	6a3b      	ldr	r3, [r7, #32]
 800cf58:	0d5b      	lsrs	r3, r3, #21
 800cf5a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800cf5e:	4b08      	ldr	r3, [pc, #32]	@ (800cf80 <I2C_TransferConfig+0x60>)
 800cf60:	430b      	orrs	r3, r1
 800cf62:	43db      	mvns	r3, r3
 800cf64:	ea02 0103 	and.w	r1, r2, r3
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	697a      	ldr	r2, [r7, #20]
 800cf6e:	430a      	orrs	r2, r1
 800cf70:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800cf72:	bf00      	nop
 800cf74:	371c      	adds	r7, #28
 800cf76:	46bd      	mov	sp, r7
 800cf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7c:	4770      	bx	lr
 800cf7e:	bf00      	nop
 800cf80:	03ff63ff 	.word	0x03ff63ff

0800cf84 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b084      	sub	sp, #16
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d101      	bne.n	800cf96 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800cf92:	2301      	movs	r3, #1
 800cf94:	e0bf      	b.n	800d116 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800cf9c:	b2db      	uxtb	r3, r3
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d106      	bne.n	800cfb0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800cfaa:	6878      	ldr	r0, [r7, #4]
 800cfac:	f7fb f938 	bl	8008220 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	2202      	movs	r2, #2
 800cfb4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	699a      	ldr	r2, [r3, #24]
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800cfc6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	6999      	ldr	r1, [r3, #24]
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	685a      	ldr	r2, [r3, #4]
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	689b      	ldr	r3, [r3, #8]
 800cfd6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800cfdc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	691b      	ldr	r3, [r3, #16]
 800cfe2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	430a      	orrs	r2, r1
 800cfea:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	6899      	ldr	r1, [r3, #8]
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681a      	ldr	r2, [r3, #0]
 800cff6:	4b4a      	ldr	r3, [pc, #296]	@ (800d120 <HAL_LTDC_Init+0x19c>)
 800cff8:	400b      	ands	r3, r1
 800cffa:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	695b      	ldr	r3, [r3, #20]
 800d000:	041b      	lsls	r3, r3, #16
 800d002:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	6899      	ldr	r1, [r3, #8]
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	699a      	ldr	r2, [r3, #24]
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	431a      	orrs	r2, r3
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	430a      	orrs	r2, r1
 800d018:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	68d9      	ldr	r1, [r3, #12]
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681a      	ldr	r2, [r3, #0]
 800d024:	4b3e      	ldr	r3, [pc, #248]	@ (800d120 <HAL_LTDC_Init+0x19c>)
 800d026:	400b      	ands	r3, r1
 800d028:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	69db      	ldr	r3, [r3, #28]
 800d02e:	041b      	lsls	r3, r3, #16
 800d030:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	68d9      	ldr	r1, [r3, #12]
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	6a1a      	ldr	r2, [r3, #32]
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	431a      	orrs	r2, r3
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	430a      	orrs	r2, r1
 800d046:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	6919      	ldr	r1, [r3, #16]
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681a      	ldr	r2, [r3, #0]
 800d052:	4b33      	ldr	r3, [pc, #204]	@ (800d120 <HAL_LTDC_Init+0x19c>)
 800d054:	400b      	ands	r3, r1
 800d056:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d05c:	041b      	lsls	r3, r3, #16
 800d05e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	6919      	ldr	r1, [r3, #16]
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	431a      	orrs	r2, r3
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	430a      	orrs	r2, r1
 800d074:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	6959      	ldr	r1, [r3, #20]
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681a      	ldr	r2, [r3, #0]
 800d080:	4b27      	ldr	r3, [pc, #156]	@ (800d120 <HAL_LTDC_Init+0x19c>)
 800d082:	400b      	ands	r3, r1
 800d084:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d08a:	041b      	lsls	r3, r3, #16
 800d08c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	6959      	ldr	r1, [r3, #20]
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	431a      	orrs	r2, r3
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	430a      	orrs	r2, r1
 800d0a2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d0aa:	021b      	lsls	r3, r3, #8
 800d0ac:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d0b4:	041b      	lsls	r3, r3, #16
 800d0b6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800d0c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800d0ce:	68ba      	ldr	r2, [r7, #8]
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	4313      	orrs	r3, r2
 800d0d4:	687a      	ldr	r2, [r7, #4]
 800d0d6:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800d0da:	431a      	orrs	r2, r3
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	430a      	orrs	r2, r1
 800d0e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	f042 0206 	orr.w	r2, r2, #6
 800d0f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	699a      	ldr	r2, [r3, #24]
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	f042 0201 	orr.w	r2, r2, #1
 800d102:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	2200      	movs	r2, #0
 800d108:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2201      	movs	r2, #1
 800d110:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800d114:	2300      	movs	r3, #0
}
 800d116:	4618      	mov	r0, r3
 800d118:	3710      	adds	r7, #16
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bd80      	pop	{r7, pc}
 800d11e:	bf00      	nop
 800d120:	f000f800 	.word	0xf000f800

0800d124 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b084      	sub	sp, #16
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d132:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d13a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	f003 0304 	and.w	r3, r3, #4
 800d142:	2b00      	cmp	r3, #0
 800d144:	d023      	beq.n	800d18e <HAL_LTDC_IRQHandler+0x6a>
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	f003 0304 	and.w	r3, r3, #4
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d01e      	beq.n	800d18e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f022 0204 	bic.w	r2, r2, #4
 800d15e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	2204      	movs	r2, #4
 800d166:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d16e:	f043 0201 	orr.w	r2, r3, #1
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	2204      	movs	r2, #4
 800d17c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	2200      	movs	r2, #0
 800d184:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800d188:	6878      	ldr	r0, [r7, #4]
 800d18a:	f000 f86f 	bl	800d26c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	f003 0302 	and.w	r3, r3, #2
 800d194:	2b00      	cmp	r3, #0
 800d196:	d023      	beq.n	800d1e0 <HAL_LTDC_IRQHandler+0xbc>
 800d198:	68bb      	ldr	r3, [r7, #8]
 800d19a:	f003 0302 	and.w	r3, r3, #2
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d01e      	beq.n	800d1e0 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	f022 0202 	bic.w	r2, r2, #2
 800d1b0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	2202      	movs	r2, #2
 800d1b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d1c0:	f043 0202 	orr.w	r2, r3, #2
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	2204      	movs	r2, #4
 800d1ce:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	2200      	movs	r2, #0
 800d1d6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800d1da:	6878      	ldr	r0, [r7, #4]
 800d1dc:	f000 f846 	bl	800d26c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	f003 0301 	and.w	r3, r3, #1
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d01b      	beq.n	800d222 <HAL_LTDC_IRQHandler+0xfe>
 800d1ea:	68bb      	ldr	r3, [r7, #8]
 800d1ec:	f003 0301 	and.w	r3, r3, #1
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d016      	beq.n	800d222 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	f022 0201 	bic.w	r2, r2, #1
 800d202:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	2201      	movs	r2, #1
 800d20a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	2201      	movs	r2, #1
 800d210:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	2200      	movs	r2, #0
 800d218:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800d21c:	6878      	ldr	r0, [r7, #4]
 800d21e:	f000 f82f 	bl	800d280 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	f003 0308 	and.w	r3, r3, #8
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d01b      	beq.n	800d264 <HAL_LTDC_IRQHandler+0x140>
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	f003 0308 	and.w	r3, r3, #8
 800d232:	2b00      	cmp	r3, #0
 800d234:	d016      	beq.n	800d264 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	f022 0208 	bic.w	r2, r2, #8
 800d244:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	2208      	movs	r2, #8
 800d24c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	2201      	movs	r2, #1
 800d252:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2200      	movs	r2, #0
 800d25a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800d25e:	6878      	ldr	r0, [r7, #4]
 800d260:	f000 f818 	bl	800d294 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800d264:	bf00      	nop
 800d266:	3710      	adds	r7, #16
 800d268:	46bd      	mov	sp, r7
 800d26a:	bd80      	pop	{r7, pc}

0800d26c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800d26c:	b480      	push	{r7}
 800d26e:	b083      	sub	sp, #12
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800d274:	bf00      	nop
 800d276:	370c      	adds	r7, #12
 800d278:	46bd      	mov	sp, r7
 800d27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27e:	4770      	bx	lr

0800d280 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800d280:	b480      	push	{r7}
 800d282:	b083      	sub	sp, #12
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800d288:	bf00      	nop
 800d28a:	370c      	adds	r7, #12
 800d28c:	46bd      	mov	sp, r7
 800d28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d292:	4770      	bx	lr

0800d294 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800d294:	b480      	push	{r7}
 800d296:	b083      	sub	sp, #12
 800d298:	af00      	add	r7, sp, #0
 800d29a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800d29c:	bf00      	nop
 800d29e:	370c      	adds	r7, #12
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a6:	4770      	bx	lr

0800d2a8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800d2a8:	b5b0      	push	{r4, r5, r7, lr}
 800d2aa:	b084      	sub	sp, #16
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	60f8      	str	r0, [r7, #12]
 800d2b0:	60b9      	str	r1, [r7, #8]
 800d2b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800d2ba:	2b01      	cmp	r3, #1
 800d2bc:	d101      	bne.n	800d2c2 <HAL_LTDC_ConfigLayer+0x1a>
 800d2be:	2302      	movs	r3, #2
 800d2c0:	e02c      	b.n	800d31c <HAL_LTDC_ConfigLayer+0x74>
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2201      	movs	r2, #1
 800d2c6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	2202      	movs	r2, #2
 800d2ce:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800d2d2:	68fa      	ldr	r2, [r7, #12]
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	2134      	movs	r1, #52	@ 0x34
 800d2d8:	fb01 f303 	mul.w	r3, r1, r3
 800d2dc:	4413      	add	r3, r2
 800d2de:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	4614      	mov	r4, r2
 800d2e6:	461d      	mov	r5, r3
 800d2e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d2ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d2ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d2ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d2f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d2f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d2f4:	682b      	ldr	r3, [r5, #0]
 800d2f6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800d2f8:	687a      	ldr	r2, [r7, #4]
 800d2fa:	68b9      	ldr	r1, [r7, #8]
 800d2fc:	68f8      	ldr	r0, [r7, #12]
 800d2fe:	f000 f81f 	bl	800d340 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	2201      	movs	r2, #1
 800d308:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	2201      	movs	r2, #1
 800d30e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	2200      	movs	r2, #0
 800d316:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800d31a:	2300      	movs	r3, #0
}
 800d31c:	4618      	mov	r0, r3
 800d31e:	3710      	adds	r7, #16
 800d320:	46bd      	mov	sp, r7
 800d322:	bdb0      	pop	{r4, r5, r7, pc}

0800d324 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 800d324:	b480      	push	{r7}
 800d326:	b083      	sub	sp, #12
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800d332:	b2db      	uxtb	r3, r3
}
 800d334:	4618      	mov	r0, r3
 800d336:	370c      	adds	r7, #12
 800d338:	46bd      	mov	sp, r7
 800d33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33e:	4770      	bx	lr

0800d340 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800d340:	b480      	push	{r7}
 800d342:	b089      	sub	sp, #36	@ 0x24
 800d344:	af00      	add	r7, sp, #0
 800d346:	60f8      	str	r0, [r7, #12]
 800d348:	60b9      	str	r1, [r7, #8]
 800d34a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800d34c:	68bb      	ldr	r3, [r7, #8]
 800d34e:	685a      	ldr	r2, [r3, #4]
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	68db      	ldr	r3, [r3, #12]
 800d356:	0c1b      	lsrs	r3, r3, #16
 800d358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d35c:	4413      	add	r3, r2
 800d35e:	041b      	lsls	r3, r3, #16
 800d360:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	461a      	mov	r2, r3
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	01db      	lsls	r3, r3, #7
 800d36c:	4413      	add	r3, r2
 800d36e:	3384      	adds	r3, #132	@ 0x84
 800d370:	685b      	ldr	r3, [r3, #4]
 800d372:	68fa      	ldr	r2, [r7, #12]
 800d374:	6812      	ldr	r2, [r2, #0]
 800d376:	4611      	mov	r1, r2
 800d378:	687a      	ldr	r2, [r7, #4]
 800d37a:	01d2      	lsls	r2, r2, #7
 800d37c:	440a      	add	r2, r1
 800d37e:	3284      	adds	r2, #132	@ 0x84
 800d380:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800d384:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800d386:	68bb      	ldr	r3, [r7, #8]
 800d388:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	68db      	ldr	r3, [r3, #12]
 800d390:	0c1b      	lsrs	r3, r3, #16
 800d392:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800d396:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800d398:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	4619      	mov	r1, r3
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	01db      	lsls	r3, r3, #7
 800d3a4:	440b      	add	r3, r1
 800d3a6:	3384      	adds	r3, #132	@ 0x84
 800d3a8:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800d3aa:	69fb      	ldr	r3, [r7, #28]
 800d3ac:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800d3ae:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800d3b0:	68bb      	ldr	r3, [r7, #8]
 800d3b2:	68da      	ldr	r2, [r3, #12]
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	68db      	ldr	r3, [r3, #12]
 800d3ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d3be:	4413      	add	r3, r2
 800d3c0:	041b      	lsls	r3, r3, #16
 800d3c2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	461a      	mov	r2, r3
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	01db      	lsls	r3, r3, #7
 800d3ce:	4413      	add	r3, r2
 800d3d0:	3384      	adds	r3, #132	@ 0x84
 800d3d2:	689b      	ldr	r3, [r3, #8]
 800d3d4:	68fa      	ldr	r2, [r7, #12]
 800d3d6:	6812      	ldr	r2, [r2, #0]
 800d3d8:	4611      	mov	r1, r2
 800d3da:	687a      	ldr	r2, [r7, #4]
 800d3dc:	01d2      	lsls	r2, r2, #7
 800d3de:	440a      	add	r2, r1
 800d3e0:	3284      	adds	r2, #132	@ 0x84
 800d3e2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800d3e6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800d3e8:	68bb      	ldr	r3, [r7, #8]
 800d3ea:	689a      	ldr	r2, [r3, #8]
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	68db      	ldr	r3, [r3, #12]
 800d3f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d3f6:	4413      	add	r3, r2
 800d3f8:	1c5a      	adds	r2, r3, #1
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	4619      	mov	r1, r3
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	01db      	lsls	r3, r3, #7
 800d404:	440b      	add	r3, r1
 800d406:	3384      	adds	r3, #132	@ 0x84
 800d408:	4619      	mov	r1, r3
 800d40a:	69fb      	ldr	r3, [r7, #28]
 800d40c:	4313      	orrs	r3, r2
 800d40e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	461a      	mov	r2, r3
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	01db      	lsls	r3, r3, #7
 800d41a:	4413      	add	r3, r2
 800d41c:	3384      	adds	r3, #132	@ 0x84
 800d41e:	691b      	ldr	r3, [r3, #16]
 800d420:	68fa      	ldr	r2, [r7, #12]
 800d422:	6812      	ldr	r2, [r2, #0]
 800d424:	4611      	mov	r1, r2
 800d426:	687a      	ldr	r2, [r7, #4]
 800d428:	01d2      	lsls	r2, r2, #7
 800d42a:	440a      	add	r2, r1
 800d42c:	3284      	adds	r2, #132	@ 0x84
 800d42e:	f023 0307 	bic.w	r3, r3, #7
 800d432:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	461a      	mov	r2, r3
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	01db      	lsls	r3, r3, #7
 800d43e:	4413      	add	r3, r2
 800d440:	3384      	adds	r3, #132	@ 0x84
 800d442:	461a      	mov	r2, r3
 800d444:	68bb      	ldr	r3, [r7, #8]
 800d446:	691b      	ldr	r3, [r3, #16]
 800d448:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800d44a:	68bb      	ldr	r3, [r7, #8]
 800d44c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800d450:	021b      	lsls	r3, r3, #8
 800d452:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800d454:	68bb      	ldr	r3, [r7, #8]
 800d456:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800d45a:	041b      	lsls	r3, r3, #16
 800d45c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800d45e:	68bb      	ldr	r3, [r7, #8]
 800d460:	699b      	ldr	r3, [r3, #24]
 800d462:	061b      	lsls	r3, r3, #24
 800d464:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	461a      	mov	r2, r3
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	01db      	lsls	r3, r3, #7
 800d470:	4413      	add	r3, r2
 800d472:	3384      	adds	r3, #132	@ 0x84
 800d474:	699b      	ldr	r3, [r3, #24]
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	461a      	mov	r2, r3
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	01db      	lsls	r3, r3, #7
 800d480:	4413      	add	r3, r2
 800d482:	3384      	adds	r3, #132	@ 0x84
 800d484:	461a      	mov	r2, r3
 800d486:	2300      	movs	r3, #0
 800d488:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d490:	461a      	mov	r2, r3
 800d492:	69fb      	ldr	r3, [r7, #28]
 800d494:	431a      	orrs	r2, r3
 800d496:	69bb      	ldr	r3, [r7, #24]
 800d498:	431a      	orrs	r2, r3
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	4619      	mov	r1, r3
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	01db      	lsls	r3, r3, #7
 800d4a4:	440b      	add	r3, r1
 800d4a6:	3384      	adds	r3, #132	@ 0x84
 800d4a8:	4619      	mov	r1, r3
 800d4aa:	697b      	ldr	r3, [r7, #20]
 800d4ac:	4313      	orrs	r3, r2
 800d4ae:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	461a      	mov	r2, r3
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	01db      	lsls	r3, r3, #7
 800d4ba:	4413      	add	r3, r2
 800d4bc:	3384      	adds	r3, #132	@ 0x84
 800d4be:	695b      	ldr	r3, [r3, #20]
 800d4c0:	68fa      	ldr	r2, [r7, #12]
 800d4c2:	6812      	ldr	r2, [r2, #0]
 800d4c4:	4611      	mov	r1, r2
 800d4c6:	687a      	ldr	r2, [r7, #4]
 800d4c8:	01d2      	lsls	r2, r2, #7
 800d4ca:	440a      	add	r2, r1
 800d4cc:	3284      	adds	r2, #132	@ 0x84
 800d4ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d4d2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	461a      	mov	r2, r3
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	01db      	lsls	r3, r3, #7
 800d4de:	4413      	add	r3, r2
 800d4e0:	3384      	adds	r3, #132	@ 0x84
 800d4e2:	461a      	mov	r2, r3
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	695b      	ldr	r3, [r3, #20]
 800d4e8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	461a      	mov	r2, r3
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	01db      	lsls	r3, r3, #7
 800d4f4:	4413      	add	r3, r2
 800d4f6:	3384      	adds	r3, #132	@ 0x84
 800d4f8:	69da      	ldr	r2, [r3, #28]
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	4619      	mov	r1, r3
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	01db      	lsls	r3, r3, #7
 800d504:	440b      	add	r3, r1
 800d506:	3384      	adds	r3, #132	@ 0x84
 800d508:	4619      	mov	r1, r3
 800d50a:	4b58      	ldr	r3, [pc, #352]	@ (800d66c <LTDC_SetConfig+0x32c>)
 800d50c:	4013      	ands	r3, r2
 800d50e:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800d510:	68bb      	ldr	r3, [r7, #8]
 800d512:	69da      	ldr	r2, [r3, #28]
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	6a1b      	ldr	r3, [r3, #32]
 800d518:	68f9      	ldr	r1, [r7, #12]
 800d51a:	6809      	ldr	r1, [r1, #0]
 800d51c:	4608      	mov	r0, r1
 800d51e:	6879      	ldr	r1, [r7, #4]
 800d520:	01c9      	lsls	r1, r1, #7
 800d522:	4401      	add	r1, r0
 800d524:	3184      	adds	r1, #132	@ 0x84
 800d526:	4313      	orrs	r3, r2
 800d528:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	461a      	mov	r2, r3
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	01db      	lsls	r3, r3, #7
 800d534:	4413      	add	r3, r2
 800d536:	3384      	adds	r3, #132	@ 0x84
 800d538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	461a      	mov	r2, r3
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	01db      	lsls	r3, r3, #7
 800d544:	4413      	add	r3, r2
 800d546:	3384      	adds	r3, #132	@ 0x84
 800d548:	461a      	mov	r2, r3
 800d54a:	2300      	movs	r3, #0
 800d54c:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	461a      	mov	r2, r3
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	01db      	lsls	r3, r3, #7
 800d558:	4413      	add	r3, r2
 800d55a:	3384      	adds	r3, #132	@ 0x84
 800d55c:	461a      	mov	r2, r3
 800d55e:	68bb      	ldr	r3, [r7, #8]
 800d560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d562:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800d564:	68bb      	ldr	r3, [r7, #8]
 800d566:	691b      	ldr	r3, [r3, #16]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d102      	bne.n	800d572 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 800d56c:	2304      	movs	r3, #4
 800d56e:	61fb      	str	r3, [r7, #28]
 800d570:	e01b      	b.n	800d5aa <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800d572:	68bb      	ldr	r3, [r7, #8]
 800d574:	691b      	ldr	r3, [r3, #16]
 800d576:	2b01      	cmp	r3, #1
 800d578:	d102      	bne.n	800d580 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800d57a:	2303      	movs	r3, #3
 800d57c:	61fb      	str	r3, [r7, #28]
 800d57e:	e014      	b.n	800d5aa <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800d580:	68bb      	ldr	r3, [r7, #8]
 800d582:	691b      	ldr	r3, [r3, #16]
 800d584:	2b04      	cmp	r3, #4
 800d586:	d00b      	beq.n	800d5a0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800d588:	68bb      	ldr	r3, [r7, #8]
 800d58a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800d58c:	2b02      	cmp	r3, #2
 800d58e:	d007      	beq.n	800d5a0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800d590:	68bb      	ldr	r3, [r7, #8]
 800d592:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800d594:	2b03      	cmp	r3, #3
 800d596:	d003      	beq.n	800d5a0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800d598:	68bb      	ldr	r3, [r7, #8]
 800d59a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800d59c:	2b07      	cmp	r3, #7
 800d59e:	d102      	bne.n	800d5a6 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 800d5a0:	2302      	movs	r3, #2
 800d5a2:	61fb      	str	r3, [r7, #28]
 800d5a4:	e001      	b.n	800d5aa <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800d5a6:	2301      	movs	r3, #1
 800d5a8:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	461a      	mov	r2, r3
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	01db      	lsls	r3, r3, #7
 800d5b4:	4413      	add	r3, r2
 800d5b6:	3384      	adds	r3, #132	@ 0x84
 800d5b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5ba:	68fa      	ldr	r2, [r7, #12]
 800d5bc:	6812      	ldr	r2, [r2, #0]
 800d5be:	4611      	mov	r1, r2
 800d5c0:	687a      	ldr	r2, [r7, #4]
 800d5c2:	01d2      	lsls	r2, r2, #7
 800d5c4:	440a      	add	r2, r1
 800d5c6:	3284      	adds	r2, #132	@ 0x84
 800d5c8:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800d5cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800d5ce:	68bb      	ldr	r3, [r7, #8]
 800d5d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5d2:	69fa      	ldr	r2, [r7, #28]
 800d5d4:	fb02 f303 	mul.w	r3, r2, r3
 800d5d8:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800d5da:	68bb      	ldr	r3, [r7, #8]
 800d5dc:	6859      	ldr	r1, [r3, #4]
 800d5de:	68bb      	ldr	r3, [r7, #8]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	1acb      	subs	r3, r1, r3
 800d5e4:	69f9      	ldr	r1, [r7, #28]
 800d5e6:	fb01 f303 	mul.w	r3, r1, r3
 800d5ea:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800d5ec:	68f9      	ldr	r1, [r7, #12]
 800d5ee:	6809      	ldr	r1, [r1, #0]
 800d5f0:	4608      	mov	r0, r1
 800d5f2:	6879      	ldr	r1, [r7, #4]
 800d5f4:	01c9      	lsls	r1, r1, #7
 800d5f6:	4401      	add	r1, r0
 800d5f8:	3184      	adds	r1, #132	@ 0x84
 800d5fa:	4313      	orrs	r3, r2
 800d5fc:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	461a      	mov	r2, r3
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	01db      	lsls	r3, r3, #7
 800d608:	4413      	add	r3, r2
 800d60a:	3384      	adds	r3, #132	@ 0x84
 800d60c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	4619      	mov	r1, r3
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	01db      	lsls	r3, r3, #7
 800d618:	440b      	add	r3, r1
 800d61a:	3384      	adds	r3, #132	@ 0x84
 800d61c:	4619      	mov	r1, r3
 800d61e:	4b14      	ldr	r3, [pc, #80]	@ (800d670 <LTDC_SetConfig+0x330>)
 800d620:	4013      	ands	r3, r2
 800d622:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	461a      	mov	r2, r3
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	01db      	lsls	r3, r3, #7
 800d62e:	4413      	add	r3, r2
 800d630:	3384      	adds	r3, #132	@ 0x84
 800d632:	461a      	mov	r2, r3
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d638:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	461a      	mov	r2, r3
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	01db      	lsls	r3, r3, #7
 800d644:	4413      	add	r3, r2
 800d646:	3384      	adds	r3, #132	@ 0x84
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	68fa      	ldr	r2, [r7, #12]
 800d64c:	6812      	ldr	r2, [r2, #0]
 800d64e:	4611      	mov	r1, r2
 800d650:	687a      	ldr	r2, [r7, #4]
 800d652:	01d2      	lsls	r2, r2, #7
 800d654:	440a      	add	r2, r1
 800d656:	3284      	adds	r2, #132	@ 0x84
 800d658:	f043 0301 	orr.w	r3, r3, #1
 800d65c:	6013      	str	r3, [r2, #0]
}
 800d65e:	bf00      	nop
 800d660:	3724      	adds	r7, #36	@ 0x24
 800d662:	46bd      	mov	sp, r7
 800d664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d668:	4770      	bx	lr
 800d66a:	bf00      	nop
 800d66c:	fffff8f8 	.word	0xfffff8f8
 800d670:	fffff800 	.word	0xfffff800

0800d674 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800d674:	b480      	push	{r7}
 800d676:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d678:	4b05      	ldr	r3, [pc, #20]	@ (800d690 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	4a04      	ldr	r2, [pc, #16]	@ (800d690 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800d67e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d682:	6013      	str	r3, [r2, #0]
}
 800d684:	bf00      	nop
 800d686:	46bd      	mov	sp, r7
 800d688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d68c:	4770      	bx	lr
 800d68e:	bf00      	nop
 800d690:	40007000 	.word	0x40007000

0800d694 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b082      	sub	sp, #8
 800d698:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800d69a:	2300      	movs	r3, #0
 800d69c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800d69e:	4b23      	ldr	r3, [pc, #140]	@ (800d72c <HAL_PWREx_EnableOverDrive+0x98>)
 800d6a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6a2:	4a22      	ldr	r2, [pc, #136]	@ (800d72c <HAL_PWREx_EnableOverDrive+0x98>)
 800d6a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d6a8:	6413      	str	r3, [r2, #64]	@ 0x40
 800d6aa:	4b20      	ldr	r3, [pc, #128]	@ (800d72c <HAL_PWREx_EnableOverDrive+0x98>)
 800d6ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d6b2:	603b      	str	r3, [r7, #0]
 800d6b4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800d6b6:	4b1e      	ldr	r3, [pc, #120]	@ (800d730 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	4a1d      	ldr	r2, [pc, #116]	@ (800d730 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d6bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d6c0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d6c2:	f7fd f82f 	bl	800a724 <HAL_GetTick>
 800d6c6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800d6c8:	e009      	b.n	800d6de <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800d6ca:	f7fd f82b 	bl	800a724 <HAL_GetTick>
 800d6ce:	4602      	mov	r2, r0
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	1ad3      	subs	r3, r2, r3
 800d6d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d6d8:	d901      	bls.n	800d6de <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800d6da:	2303      	movs	r3, #3
 800d6dc:	e022      	b.n	800d724 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800d6de:	4b14      	ldr	r3, [pc, #80]	@ (800d730 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d6e0:	685b      	ldr	r3, [r3, #4]
 800d6e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d6e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d6ea:	d1ee      	bne.n	800d6ca <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800d6ec:	4b10      	ldr	r3, [pc, #64]	@ (800d730 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	4a0f      	ldr	r2, [pc, #60]	@ (800d730 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d6f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d6f6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d6f8:	f7fd f814 	bl	800a724 <HAL_GetTick>
 800d6fc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800d6fe:	e009      	b.n	800d714 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800d700:	f7fd f810 	bl	800a724 <HAL_GetTick>
 800d704:	4602      	mov	r2, r0
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	1ad3      	subs	r3, r2, r3
 800d70a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d70e:	d901      	bls.n	800d714 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800d710:	2303      	movs	r3, #3
 800d712:	e007      	b.n	800d724 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800d714:	4b06      	ldr	r3, [pc, #24]	@ (800d730 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d716:	685b      	ldr	r3, [r3, #4]
 800d718:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d71c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d720:	d1ee      	bne.n	800d700 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800d722:	2300      	movs	r3, #0
}
 800d724:	4618      	mov	r0, r3
 800d726:	3708      	adds	r7, #8
 800d728:	46bd      	mov	sp, r7
 800d72a:	bd80      	pop	{r7, pc}
 800d72c:	40023800 	.word	0x40023800
 800d730:	40007000 	.word	0x40007000

0800d734 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d734:	b580      	push	{r7, lr}
 800d736:	b086      	sub	sp, #24
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800d73c:	2300      	movs	r3, #0
 800d73e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d101      	bne.n	800d74a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800d746:	2301      	movs	r3, #1
 800d748:	e291      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	f003 0301 	and.w	r3, r3, #1
 800d752:	2b00      	cmp	r3, #0
 800d754:	f000 8087 	beq.w	800d866 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800d758:	4b96      	ldr	r3, [pc, #600]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d75a:	689b      	ldr	r3, [r3, #8]
 800d75c:	f003 030c 	and.w	r3, r3, #12
 800d760:	2b04      	cmp	r3, #4
 800d762:	d00c      	beq.n	800d77e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d764:	4b93      	ldr	r3, [pc, #588]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d766:	689b      	ldr	r3, [r3, #8]
 800d768:	f003 030c 	and.w	r3, r3, #12
 800d76c:	2b08      	cmp	r3, #8
 800d76e:	d112      	bne.n	800d796 <HAL_RCC_OscConfig+0x62>
 800d770:	4b90      	ldr	r3, [pc, #576]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d778:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d77c:	d10b      	bne.n	800d796 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d77e:	4b8d      	ldr	r3, [pc, #564]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d786:	2b00      	cmp	r3, #0
 800d788:	d06c      	beq.n	800d864 <HAL_RCC_OscConfig+0x130>
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	685b      	ldr	r3, [r3, #4]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d168      	bne.n	800d864 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800d792:	2301      	movs	r3, #1
 800d794:	e26b      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	685b      	ldr	r3, [r3, #4]
 800d79a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d79e:	d106      	bne.n	800d7ae <HAL_RCC_OscConfig+0x7a>
 800d7a0:	4b84      	ldr	r3, [pc, #528]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	4a83      	ldr	r2, [pc, #524]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d7aa:	6013      	str	r3, [r2, #0]
 800d7ac:	e02e      	b.n	800d80c <HAL_RCC_OscConfig+0xd8>
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	685b      	ldr	r3, [r3, #4]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d10c      	bne.n	800d7d0 <HAL_RCC_OscConfig+0x9c>
 800d7b6:	4b7f      	ldr	r3, [pc, #508]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	4a7e      	ldr	r2, [pc, #504]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d7c0:	6013      	str	r3, [r2, #0]
 800d7c2:	4b7c      	ldr	r3, [pc, #496]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	4a7b      	ldr	r2, [pc, #492]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d7cc:	6013      	str	r3, [r2, #0]
 800d7ce:	e01d      	b.n	800d80c <HAL_RCC_OscConfig+0xd8>
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	685b      	ldr	r3, [r3, #4]
 800d7d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d7d8:	d10c      	bne.n	800d7f4 <HAL_RCC_OscConfig+0xc0>
 800d7da:	4b76      	ldr	r3, [pc, #472]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	4a75      	ldr	r2, [pc, #468]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d7e4:	6013      	str	r3, [r2, #0]
 800d7e6:	4b73      	ldr	r3, [pc, #460]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	4a72      	ldr	r2, [pc, #456]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d7f0:	6013      	str	r3, [r2, #0]
 800d7f2:	e00b      	b.n	800d80c <HAL_RCC_OscConfig+0xd8>
 800d7f4:	4b6f      	ldr	r3, [pc, #444]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	4a6e      	ldr	r2, [pc, #440]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d7fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d7fe:	6013      	str	r3, [r2, #0]
 800d800:	4b6c      	ldr	r3, [pc, #432]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	4a6b      	ldr	r2, [pc, #428]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d806:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d80a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	685b      	ldr	r3, [r3, #4]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d013      	beq.n	800d83c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d814:	f7fc ff86 	bl	800a724 <HAL_GetTick>
 800d818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d81a:	e008      	b.n	800d82e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d81c:	f7fc ff82 	bl	800a724 <HAL_GetTick>
 800d820:	4602      	mov	r2, r0
 800d822:	693b      	ldr	r3, [r7, #16]
 800d824:	1ad3      	subs	r3, r2, r3
 800d826:	2b64      	cmp	r3, #100	@ 0x64
 800d828:	d901      	bls.n	800d82e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d82a:	2303      	movs	r3, #3
 800d82c:	e21f      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d82e:	4b61      	ldr	r3, [pc, #388]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d836:	2b00      	cmp	r3, #0
 800d838:	d0f0      	beq.n	800d81c <HAL_RCC_OscConfig+0xe8>
 800d83a:	e014      	b.n	800d866 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d83c:	f7fc ff72 	bl	800a724 <HAL_GetTick>
 800d840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d842:	e008      	b.n	800d856 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d844:	f7fc ff6e 	bl	800a724 <HAL_GetTick>
 800d848:	4602      	mov	r2, r0
 800d84a:	693b      	ldr	r3, [r7, #16]
 800d84c:	1ad3      	subs	r3, r2, r3
 800d84e:	2b64      	cmp	r3, #100	@ 0x64
 800d850:	d901      	bls.n	800d856 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800d852:	2303      	movs	r3, #3
 800d854:	e20b      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d856:	4b57      	ldr	r3, [pc, #348]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d1f0      	bne.n	800d844 <HAL_RCC_OscConfig+0x110>
 800d862:	e000      	b.n	800d866 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d864:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f003 0302 	and.w	r3, r3, #2
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d069      	beq.n	800d946 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800d872:	4b50      	ldr	r3, [pc, #320]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d874:	689b      	ldr	r3, [r3, #8]
 800d876:	f003 030c 	and.w	r3, r3, #12
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d00b      	beq.n	800d896 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d87e:	4b4d      	ldr	r3, [pc, #308]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d880:	689b      	ldr	r3, [r3, #8]
 800d882:	f003 030c 	and.w	r3, r3, #12
 800d886:	2b08      	cmp	r3, #8
 800d888:	d11c      	bne.n	800d8c4 <HAL_RCC_OscConfig+0x190>
 800d88a:	4b4a      	ldr	r3, [pc, #296]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d88c:	685b      	ldr	r3, [r3, #4]
 800d88e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d892:	2b00      	cmp	r3, #0
 800d894:	d116      	bne.n	800d8c4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d896:	4b47      	ldr	r3, [pc, #284]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	f003 0302 	and.w	r3, r3, #2
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d005      	beq.n	800d8ae <HAL_RCC_OscConfig+0x17a>
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	68db      	ldr	r3, [r3, #12]
 800d8a6:	2b01      	cmp	r3, #1
 800d8a8:	d001      	beq.n	800d8ae <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800d8aa:	2301      	movs	r3, #1
 800d8ac:	e1df      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d8ae:	4b41      	ldr	r3, [pc, #260]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	691b      	ldr	r3, [r3, #16]
 800d8ba:	00db      	lsls	r3, r3, #3
 800d8bc:	493d      	ldr	r1, [pc, #244]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d8be:	4313      	orrs	r3, r2
 800d8c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d8c2:	e040      	b.n	800d946 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	68db      	ldr	r3, [r3, #12]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d023      	beq.n	800d914 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d8cc:	4b39      	ldr	r3, [pc, #228]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	4a38      	ldr	r2, [pc, #224]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d8d2:	f043 0301 	orr.w	r3, r3, #1
 800d8d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8d8:	f7fc ff24 	bl	800a724 <HAL_GetTick>
 800d8dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d8de:	e008      	b.n	800d8f2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d8e0:	f7fc ff20 	bl	800a724 <HAL_GetTick>
 800d8e4:	4602      	mov	r2, r0
 800d8e6:	693b      	ldr	r3, [r7, #16]
 800d8e8:	1ad3      	subs	r3, r2, r3
 800d8ea:	2b02      	cmp	r3, #2
 800d8ec:	d901      	bls.n	800d8f2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800d8ee:	2303      	movs	r3, #3
 800d8f0:	e1bd      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d8f2:	4b30      	ldr	r3, [pc, #192]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	f003 0302 	and.w	r3, r3, #2
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d0f0      	beq.n	800d8e0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d8fe:	4b2d      	ldr	r3, [pc, #180]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	691b      	ldr	r3, [r3, #16]
 800d90a:	00db      	lsls	r3, r3, #3
 800d90c:	4929      	ldr	r1, [pc, #164]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d90e:	4313      	orrs	r3, r2
 800d910:	600b      	str	r3, [r1, #0]
 800d912:	e018      	b.n	800d946 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d914:	4b27      	ldr	r3, [pc, #156]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	4a26      	ldr	r2, [pc, #152]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d91a:	f023 0301 	bic.w	r3, r3, #1
 800d91e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d920:	f7fc ff00 	bl	800a724 <HAL_GetTick>
 800d924:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d926:	e008      	b.n	800d93a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d928:	f7fc fefc 	bl	800a724 <HAL_GetTick>
 800d92c:	4602      	mov	r2, r0
 800d92e:	693b      	ldr	r3, [r7, #16]
 800d930:	1ad3      	subs	r3, r2, r3
 800d932:	2b02      	cmp	r3, #2
 800d934:	d901      	bls.n	800d93a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800d936:	2303      	movs	r3, #3
 800d938:	e199      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d93a:	4b1e      	ldr	r3, [pc, #120]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	f003 0302 	and.w	r3, r3, #2
 800d942:	2b00      	cmp	r3, #0
 800d944:	d1f0      	bne.n	800d928 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	f003 0308 	and.w	r3, r3, #8
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d038      	beq.n	800d9c4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	695b      	ldr	r3, [r3, #20]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d019      	beq.n	800d98e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d95a:	4b16      	ldr	r3, [pc, #88]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d95c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d95e:	4a15      	ldr	r2, [pc, #84]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d960:	f043 0301 	orr.w	r3, r3, #1
 800d964:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d966:	f7fc fedd 	bl	800a724 <HAL_GetTick>
 800d96a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d96c:	e008      	b.n	800d980 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d96e:	f7fc fed9 	bl	800a724 <HAL_GetTick>
 800d972:	4602      	mov	r2, r0
 800d974:	693b      	ldr	r3, [r7, #16]
 800d976:	1ad3      	subs	r3, r2, r3
 800d978:	2b02      	cmp	r3, #2
 800d97a:	d901      	bls.n	800d980 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800d97c:	2303      	movs	r3, #3
 800d97e:	e176      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d980:	4b0c      	ldr	r3, [pc, #48]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d982:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d984:	f003 0302 	and.w	r3, r3, #2
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d0f0      	beq.n	800d96e <HAL_RCC_OscConfig+0x23a>
 800d98c:	e01a      	b.n	800d9c4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d98e:	4b09      	ldr	r3, [pc, #36]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d990:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d992:	4a08      	ldr	r2, [pc, #32]	@ (800d9b4 <HAL_RCC_OscConfig+0x280>)
 800d994:	f023 0301 	bic.w	r3, r3, #1
 800d998:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d99a:	f7fc fec3 	bl	800a724 <HAL_GetTick>
 800d99e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d9a0:	e00a      	b.n	800d9b8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d9a2:	f7fc febf 	bl	800a724 <HAL_GetTick>
 800d9a6:	4602      	mov	r2, r0
 800d9a8:	693b      	ldr	r3, [r7, #16]
 800d9aa:	1ad3      	subs	r3, r2, r3
 800d9ac:	2b02      	cmp	r3, #2
 800d9ae:	d903      	bls.n	800d9b8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d9b0:	2303      	movs	r3, #3
 800d9b2:	e15c      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
 800d9b4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d9b8:	4b91      	ldr	r3, [pc, #580]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800d9ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d9bc:	f003 0302 	and.w	r3, r3, #2
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d1ee      	bne.n	800d9a2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	f003 0304 	and.w	r3, r3, #4
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	f000 80a4 	beq.w	800db1a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d9d2:	4b8b      	ldr	r3, [pc, #556]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800d9d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d10d      	bne.n	800d9fa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800d9de:	4b88      	ldr	r3, [pc, #544]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800d9e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9e2:	4a87      	ldr	r2, [pc, #540]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800d9e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d9e8:	6413      	str	r3, [r2, #64]	@ 0x40
 800d9ea:	4b85      	ldr	r3, [pc, #532]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800d9ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d9f2:	60bb      	str	r3, [r7, #8]
 800d9f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d9f6:	2301      	movs	r3, #1
 800d9f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d9fa:	4b82      	ldr	r3, [pc, #520]	@ (800dc04 <HAL_RCC_OscConfig+0x4d0>)
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da02:	2b00      	cmp	r3, #0
 800da04:	d118      	bne.n	800da38 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800da06:	4b7f      	ldr	r3, [pc, #508]	@ (800dc04 <HAL_RCC_OscConfig+0x4d0>)
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	4a7e      	ldr	r2, [pc, #504]	@ (800dc04 <HAL_RCC_OscConfig+0x4d0>)
 800da0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800da10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800da12:	f7fc fe87 	bl	800a724 <HAL_GetTick>
 800da16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800da18:	e008      	b.n	800da2c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800da1a:	f7fc fe83 	bl	800a724 <HAL_GetTick>
 800da1e:	4602      	mov	r2, r0
 800da20:	693b      	ldr	r3, [r7, #16]
 800da22:	1ad3      	subs	r3, r2, r3
 800da24:	2b64      	cmp	r3, #100	@ 0x64
 800da26:	d901      	bls.n	800da2c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800da28:	2303      	movs	r3, #3
 800da2a:	e120      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800da2c:	4b75      	ldr	r3, [pc, #468]	@ (800dc04 <HAL_RCC_OscConfig+0x4d0>)
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da34:	2b00      	cmp	r3, #0
 800da36:	d0f0      	beq.n	800da1a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	689b      	ldr	r3, [r3, #8]
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	d106      	bne.n	800da4e <HAL_RCC_OscConfig+0x31a>
 800da40:	4b6f      	ldr	r3, [pc, #444]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800da44:	4a6e      	ldr	r2, [pc, #440]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da46:	f043 0301 	orr.w	r3, r3, #1
 800da4a:	6713      	str	r3, [r2, #112]	@ 0x70
 800da4c:	e02d      	b.n	800daaa <HAL_RCC_OscConfig+0x376>
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	689b      	ldr	r3, [r3, #8]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d10c      	bne.n	800da70 <HAL_RCC_OscConfig+0x33c>
 800da56:	4b6a      	ldr	r3, [pc, #424]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800da5a:	4a69      	ldr	r2, [pc, #420]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da5c:	f023 0301 	bic.w	r3, r3, #1
 800da60:	6713      	str	r3, [r2, #112]	@ 0x70
 800da62:	4b67      	ldr	r3, [pc, #412]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800da66:	4a66      	ldr	r2, [pc, #408]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da68:	f023 0304 	bic.w	r3, r3, #4
 800da6c:	6713      	str	r3, [r2, #112]	@ 0x70
 800da6e:	e01c      	b.n	800daaa <HAL_RCC_OscConfig+0x376>
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	689b      	ldr	r3, [r3, #8]
 800da74:	2b05      	cmp	r3, #5
 800da76:	d10c      	bne.n	800da92 <HAL_RCC_OscConfig+0x35e>
 800da78:	4b61      	ldr	r3, [pc, #388]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800da7c:	4a60      	ldr	r2, [pc, #384]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da7e:	f043 0304 	orr.w	r3, r3, #4
 800da82:	6713      	str	r3, [r2, #112]	@ 0x70
 800da84:	4b5e      	ldr	r3, [pc, #376]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800da88:	4a5d      	ldr	r2, [pc, #372]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da8a:	f043 0301 	orr.w	r3, r3, #1
 800da8e:	6713      	str	r3, [r2, #112]	@ 0x70
 800da90:	e00b      	b.n	800daaa <HAL_RCC_OscConfig+0x376>
 800da92:	4b5b      	ldr	r3, [pc, #364]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800da96:	4a5a      	ldr	r2, [pc, #360]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800da98:	f023 0301 	bic.w	r3, r3, #1
 800da9c:	6713      	str	r3, [r2, #112]	@ 0x70
 800da9e:	4b58      	ldr	r3, [pc, #352]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800daa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800daa2:	4a57      	ldr	r2, [pc, #348]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800daa4:	f023 0304 	bic.w	r3, r3, #4
 800daa8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	689b      	ldr	r3, [r3, #8]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d015      	beq.n	800dade <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dab2:	f7fc fe37 	bl	800a724 <HAL_GetTick>
 800dab6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800dab8:	e00a      	b.n	800dad0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800daba:	f7fc fe33 	bl	800a724 <HAL_GetTick>
 800dabe:	4602      	mov	r2, r0
 800dac0:	693b      	ldr	r3, [r7, #16]
 800dac2:	1ad3      	subs	r3, r2, r3
 800dac4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dac8:	4293      	cmp	r3, r2
 800daca:	d901      	bls.n	800dad0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800dacc:	2303      	movs	r3, #3
 800dace:	e0ce      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800dad0:	4b4b      	ldr	r3, [pc, #300]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800dad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dad4:	f003 0302 	and.w	r3, r3, #2
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d0ee      	beq.n	800daba <HAL_RCC_OscConfig+0x386>
 800dadc:	e014      	b.n	800db08 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dade:	f7fc fe21 	bl	800a724 <HAL_GetTick>
 800dae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800dae4:	e00a      	b.n	800dafc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dae6:	f7fc fe1d 	bl	800a724 <HAL_GetTick>
 800daea:	4602      	mov	r2, r0
 800daec:	693b      	ldr	r3, [r7, #16]
 800daee:	1ad3      	subs	r3, r2, r3
 800daf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800daf4:	4293      	cmp	r3, r2
 800daf6:	d901      	bls.n	800dafc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800daf8:	2303      	movs	r3, #3
 800dafa:	e0b8      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800dafc:	4b40      	ldr	r3, [pc, #256]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800dafe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db00:	f003 0302 	and.w	r3, r3, #2
 800db04:	2b00      	cmp	r3, #0
 800db06:	d1ee      	bne.n	800dae6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800db08:	7dfb      	ldrb	r3, [r7, #23]
 800db0a:	2b01      	cmp	r3, #1
 800db0c:	d105      	bne.n	800db1a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800db0e:	4b3c      	ldr	r3, [pc, #240]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800db10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db12:	4a3b      	ldr	r2, [pc, #236]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800db14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800db18:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	699b      	ldr	r3, [r3, #24]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	f000 80a4 	beq.w	800dc6c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800db24:	4b36      	ldr	r3, [pc, #216]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800db26:	689b      	ldr	r3, [r3, #8]
 800db28:	f003 030c 	and.w	r3, r3, #12
 800db2c:	2b08      	cmp	r3, #8
 800db2e:	d06b      	beq.n	800dc08 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	699b      	ldr	r3, [r3, #24]
 800db34:	2b02      	cmp	r3, #2
 800db36:	d149      	bne.n	800dbcc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800db38:	4b31      	ldr	r3, [pc, #196]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	4a30      	ldr	r2, [pc, #192]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800db3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800db42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db44:	f7fc fdee 	bl	800a724 <HAL_GetTick>
 800db48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800db4a:	e008      	b.n	800db5e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800db4c:	f7fc fdea 	bl	800a724 <HAL_GetTick>
 800db50:	4602      	mov	r2, r0
 800db52:	693b      	ldr	r3, [r7, #16]
 800db54:	1ad3      	subs	r3, r2, r3
 800db56:	2b02      	cmp	r3, #2
 800db58:	d901      	bls.n	800db5e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800db5a:	2303      	movs	r3, #3
 800db5c:	e087      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800db5e:	4b28      	ldr	r3, [pc, #160]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800db66:	2b00      	cmp	r3, #0
 800db68:	d1f0      	bne.n	800db4c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	69da      	ldr	r2, [r3, #28]
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	6a1b      	ldr	r3, [r3, #32]
 800db72:	431a      	orrs	r2, r3
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db78:	019b      	lsls	r3, r3, #6
 800db7a:	431a      	orrs	r2, r3
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db80:	085b      	lsrs	r3, r3, #1
 800db82:	3b01      	subs	r3, #1
 800db84:	041b      	lsls	r3, r3, #16
 800db86:	431a      	orrs	r2, r3
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db8c:	061b      	lsls	r3, r3, #24
 800db8e:	4313      	orrs	r3, r2
 800db90:	4a1b      	ldr	r2, [pc, #108]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800db92:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800db96:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800db98:	4b19      	ldr	r3, [pc, #100]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	4a18      	ldr	r2, [pc, #96]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800db9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dba2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dba4:	f7fc fdbe 	bl	800a724 <HAL_GetTick>
 800dba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dbaa:	e008      	b.n	800dbbe <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dbac:	f7fc fdba 	bl	800a724 <HAL_GetTick>
 800dbb0:	4602      	mov	r2, r0
 800dbb2:	693b      	ldr	r3, [r7, #16]
 800dbb4:	1ad3      	subs	r3, r2, r3
 800dbb6:	2b02      	cmp	r3, #2
 800dbb8:	d901      	bls.n	800dbbe <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800dbba:	2303      	movs	r3, #3
 800dbbc:	e057      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dbbe:	4b10      	ldr	r3, [pc, #64]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d0f0      	beq.n	800dbac <HAL_RCC_OscConfig+0x478>
 800dbca:	e04f      	b.n	800dc6c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dbcc:	4b0c      	ldr	r3, [pc, #48]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	4a0b      	ldr	r2, [pc, #44]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800dbd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dbd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dbd8:	f7fc fda4 	bl	800a724 <HAL_GetTick>
 800dbdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dbde:	e008      	b.n	800dbf2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dbe0:	f7fc fda0 	bl	800a724 <HAL_GetTick>
 800dbe4:	4602      	mov	r2, r0
 800dbe6:	693b      	ldr	r3, [r7, #16]
 800dbe8:	1ad3      	subs	r3, r2, r3
 800dbea:	2b02      	cmp	r3, #2
 800dbec:	d901      	bls.n	800dbf2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800dbee:	2303      	movs	r3, #3
 800dbf0:	e03d      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dbf2:	4b03      	ldr	r3, [pc, #12]	@ (800dc00 <HAL_RCC_OscConfig+0x4cc>)
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d1f0      	bne.n	800dbe0 <HAL_RCC_OscConfig+0x4ac>
 800dbfe:	e035      	b.n	800dc6c <HAL_RCC_OscConfig+0x538>
 800dc00:	40023800 	.word	0x40023800
 800dc04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800dc08:	4b1b      	ldr	r3, [pc, #108]	@ (800dc78 <HAL_RCC_OscConfig+0x544>)
 800dc0a:	685b      	ldr	r3, [r3, #4]
 800dc0c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	699b      	ldr	r3, [r3, #24]
 800dc12:	2b01      	cmp	r3, #1
 800dc14:	d028      	beq.n	800dc68 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800dc20:	429a      	cmp	r2, r3
 800dc22:	d121      	bne.n	800dc68 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dc2e:	429a      	cmp	r2, r3
 800dc30:	d11a      	bne.n	800dc68 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800dc32:	68fa      	ldr	r2, [r7, #12]
 800dc34:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800dc38:	4013      	ands	r3, r2
 800dc3a:	687a      	ldr	r2, [r7, #4]
 800dc3c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800dc3e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800dc40:	4293      	cmp	r3, r2
 800dc42:	d111      	bne.n	800dc68 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc4e:	085b      	lsrs	r3, r3, #1
 800dc50:	3b01      	subs	r3, #1
 800dc52:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800dc54:	429a      	cmp	r2, r3
 800dc56:	d107      	bne.n	800dc68 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc62:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800dc64:	429a      	cmp	r2, r3
 800dc66:	d001      	beq.n	800dc6c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800dc68:	2301      	movs	r3, #1
 800dc6a:	e000      	b.n	800dc6e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800dc6c:	2300      	movs	r3, #0
}
 800dc6e:	4618      	mov	r0, r3
 800dc70:	3718      	adds	r7, #24
 800dc72:	46bd      	mov	sp, r7
 800dc74:	bd80      	pop	{r7, pc}
 800dc76:	bf00      	nop
 800dc78:	40023800 	.word	0x40023800

0800dc7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b084      	sub	sp, #16
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
 800dc84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800dc86:	2300      	movs	r3, #0
 800dc88:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d101      	bne.n	800dc94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800dc90:	2301      	movs	r3, #1
 800dc92:	e0d0      	b.n	800de36 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800dc94:	4b6a      	ldr	r3, [pc, #424]	@ (800de40 <HAL_RCC_ClockConfig+0x1c4>)
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	f003 030f 	and.w	r3, r3, #15
 800dc9c:	683a      	ldr	r2, [r7, #0]
 800dc9e:	429a      	cmp	r2, r3
 800dca0:	d910      	bls.n	800dcc4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dca2:	4b67      	ldr	r3, [pc, #412]	@ (800de40 <HAL_RCC_ClockConfig+0x1c4>)
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	f023 020f 	bic.w	r2, r3, #15
 800dcaa:	4965      	ldr	r1, [pc, #404]	@ (800de40 <HAL_RCC_ClockConfig+0x1c4>)
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	4313      	orrs	r3, r2
 800dcb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dcb2:	4b63      	ldr	r3, [pc, #396]	@ (800de40 <HAL_RCC_ClockConfig+0x1c4>)
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	f003 030f 	and.w	r3, r3, #15
 800dcba:	683a      	ldr	r2, [r7, #0]
 800dcbc:	429a      	cmp	r2, r3
 800dcbe:	d001      	beq.n	800dcc4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800dcc0:	2301      	movs	r3, #1
 800dcc2:	e0b8      	b.n	800de36 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	f003 0302 	and.w	r3, r3, #2
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d020      	beq.n	800dd12 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	f003 0304 	and.w	r3, r3, #4
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d005      	beq.n	800dce8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800dcdc:	4b59      	ldr	r3, [pc, #356]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dcde:	689b      	ldr	r3, [r3, #8]
 800dce0:	4a58      	ldr	r2, [pc, #352]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dce2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800dce6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	f003 0308 	and.w	r3, r3, #8
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d005      	beq.n	800dd00 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800dcf4:	4b53      	ldr	r3, [pc, #332]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dcf6:	689b      	ldr	r3, [r3, #8]
 800dcf8:	4a52      	ldr	r2, [pc, #328]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dcfa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800dcfe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dd00:	4b50      	ldr	r3, [pc, #320]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dd02:	689b      	ldr	r3, [r3, #8]
 800dd04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	689b      	ldr	r3, [r3, #8]
 800dd0c:	494d      	ldr	r1, [pc, #308]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dd0e:	4313      	orrs	r3, r2
 800dd10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	f003 0301 	and.w	r3, r3, #1
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d040      	beq.n	800dda0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	685b      	ldr	r3, [r3, #4]
 800dd22:	2b01      	cmp	r3, #1
 800dd24:	d107      	bne.n	800dd36 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dd26:	4b47      	ldr	r3, [pc, #284]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d115      	bne.n	800dd5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800dd32:	2301      	movs	r3, #1
 800dd34:	e07f      	b.n	800de36 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	685b      	ldr	r3, [r3, #4]
 800dd3a:	2b02      	cmp	r3, #2
 800dd3c:	d107      	bne.n	800dd4e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dd3e:	4b41      	ldr	r3, [pc, #260]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d109      	bne.n	800dd5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800dd4a:	2301      	movs	r3, #1
 800dd4c:	e073      	b.n	800de36 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dd4e:	4b3d      	ldr	r3, [pc, #244]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	f003 0302 	and.w	r3, r3, #2
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d101      	bne.n	800dd5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800dd5a:	2301      	movs	r3, #1
 800dd5c:	e06b      	b.n	800de36 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800dd5e:	4b39      	ldr	r3, [pc, #228]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dd60:	689b      	ldr	r3, [r3, #8]
 800dd62:	f023 0203 	bic.w	r2, r3, #3
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	685b      	ldr	r3, [r3, #4]
 800dd6a:	4936      	ldr	r1, [pc, #216]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dd6c:	4313      	orrs	r3, r2
 800dd6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dd70:	f7fc fcd8 	bl	800a724 <HAL_GetTick>
 800dd74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dd76:	e00a      	b.n	800dd8e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dd78:	f7fc fcd4 	bl	800a724 <HAL_GetTick>
 800dd7c:	4602      	mov	r2, r0
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	1ad3      	subs	r3, r2, r3
 800dd82:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dd86:	4293      	cmp	r3, r2
 800dd88:	d901      	bls.n	800dd8e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800dd8a:	2303      	movs	r3, #3
 800dd8c:	e053      	b.n	800de36 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dd8e:	4b2d      	ldr	r3, [pc, #180]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800dd90:	689b      	ldr	r3, [r3, #8]
 800dd92:	f003 020c 	and.w	r2, r3, #12
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	685b      	ldr	r3, [r3, #4]
 800dd9a:	009b      	lsls	r3, r3, #2
 800dd9c:	429a      	cmp	r2, r3
 800dd9e:	d1eb      	bne.n	800dd78 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800dda0:	4b27      	ldr	r3, [pc, #156]	@ (800de40 <HAL_RCC_ClockConfig+0x1c4>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	f003 030f 	and.w	r3, r3, #15
 800dda8:	683a      	ldr	r2, [r7, #0]
 800ddaa:	429a      	cmp	r2, r3
 800ddac:	d210      	bcs.n	800ddd0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ddae:	4b24      	ldr	r3, [pc, #144]	@ (800de40 <HAL_RCC_ClockConfig+0x1c4>)
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	f023 020f 	bic.w	r2, r3, #15
 800ddb6:	4922      	ldr	r1, [pc, #136]	@ (800de40 <HAL_RCC_ClockConfig+0x1c4>)
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	4313      	orrs	r3, r2
 800ddbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ddbe:	4b20      	ldr	r3, [pc, #128]	@ (800de40 <HAL_RCC_ClockConfig+0x1c4>)
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	f003 030f 	and.w	r3, r3, #15
 800ddc6:	683a      	ldr	r2, [r7, #0]
 800ddc8:	429a      	cmp	r2, r3
 800ddca:	d001      	beq.n	800ddd0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800ddcc:	2301      	movs	r3, #1
 800ddce:	e032      	b.n	800de36 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	f003 0304 	and.w	r3, r3, #4
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d008      	beq.n	800ddee <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dddc:	4b19      	ldr	r3, [pc, #100]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800ddde:	689b      	ldr	r3, [r3, #8]
 800dde0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	68db      	ldr	r3, [r3, #12]
 800dde8:	4916      	ldr	r1, [pc, #88]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800ddea:	4313      	orrs	r3, r2
 800ddec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	f003 0308 	and.w	r3, r3, #8
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d009      	beq.n	800de0e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800ddfa:	4b12      	ldr	r3, [pc, #72]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800ddfc:	689b      	ldr	r3, [r3, #8]
 800ddfe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	691b      	ldr	r3, [r3, #16]
 800de06:	00db      	lsls	r3, r3, #3
 800de08:	490e      	ldr	r1, [pc, #56]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800de0a:	4313      	orrs	r3, r2
 800de0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800de0e:	f000 f821 	bl	800de54 <HAL_RCC_GetSysClockFreq>
 800de12:	4602      	mov	r2, r0
 800de14:	4b0b      	ldr	r3, [pc, #44]	@ (800de44 <HAL_RCC_ClockConfig+0x1c8>)
 800de16:	689b      	ldr	r3, [r3, #8]
 800de18:	091b      	lsrs	r3, r3, #4
 800de1a:	f003 030f 	and.w	r3, r3, #15
 800de1e:	490a      	ldr	r1, [pc, #40]	@ (800de48 <HAL_RCC_ClockConfig+0x1cc>)
 800de20:	5ccb      	ldrb	r3, [r1, r3]
 800de22:	fa22 f303 	lsr.w	r3, r2, r3
 800de26:	4a09      	ldr	r2, [pc, #36]	@ (800de4c <HAL_RCC_ClockConfig+0x1d0>)
 800de28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800de2a:	4b09      	ldr	r3, [pc, #36]	@ (800de50 <HAL_RCC_ClockConfig+0x1d4>)
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	4618      	mov	r0, r3
 800de30:	f7fa fe0e 	bl	8008a50 <HAL_InitTick>

  return HAL_OK;
 800de34:	2300      	movs	r3, #0
}
 800de36:	4618      	mov	r0, r3
 800de38:	3710      	adds	r7, #16
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bd80      	pop	{r7, pc}
 800de3e:	bf00      	nop
 800de40:	40023c00 	.word	0x40023c00
 800de44:	40023800 	.word	0x40023800
 800de48:	08025670 	.word	0x08025670
 800de4c:	20000054 	.word	0x20000054
 800de50:	20000094 	.word	0x20000094

0800de54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800de54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800de58:	b090      	sub	sp, #64	@ 0x40
 800de5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800de5c:	2300      	movs	r3, #0
 800de5e:	637b      	str	r3, [r7, #52]	@ 0x34
 800de60:	2300      	movs	r3, #0
 800de62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800de64:	2300      	movs	r3, #0
 800de66:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800de68:	2300      	movs	r3, #0
 800de6a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800de6c:	4b59      	ldr	r3, [pc, #356]	@ (800dfd4 <HAL_RCC_GetSysClockFreq+0x180>)
 800de6e:	689b      	ldr	r3, [r3, #8]
 800de70:	f003 030c 	and.w	r3, r3, #12
 800de74:	2b08      	cmp	r3, #8
 800de76:	d00d      	beq.n	800de94 <HAL_RCC_GetSysClockFreq+0x40>
 800de78:	2b08      	cmp	r3, #8
 800de7a:	f200 80a1 	bhi.w	800dfc0 <HAL_RCC_GetSysClockFreq+0x16c>
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d002      	beq.n	800de88 <HAL_RCC_GetSysClockFreq+0x34>
 800de82:	2b04      	cmp	r3, #4
 800de84:	d003      	beq.n	800de8e <HAL_RCC_GetSysClockFreq+0x3a>
 800de86:	e09b      	b.n	800dfc0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800de88:	4b53      	ldr	r3, [pc, #332]	@ (800dfd8 <HAL_RCC_GetSysClockFreq+0x184>)
 800de8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800de8c:	e09b      	b.n	800dfc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800de8e:	4b53      	ldr	r3, [pc, #332]	@ (800dfdc <HAL_RCC_GetSysClockFreq+0x188>)
 800de90:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800de92:	e098      	b.n	800dfc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800de94:	4b4f      	ldr	r3, [pc, #316]	@ (800dfd4 <HAL_RCC_GetSysClockFreq+0x180>)
 800de96:	685b      	ldr	r3, [r3, #4]
 800de98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800de9c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800de9e:	4b4d      	ldr	r3, [pc, #308]	@ (800dfd4 <HAL_RCC_GetSysClockFreq+0x180>)
 800dea0:	685b      	ldr	r3, [r3, #4]
 800dea2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d028      	beq.n	800defc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800deaa:	4b4a      	ldr	r3, [pc, #296]	@ (800dfd4 <HAL_RCC_GetSysClockFreq+0x180>)
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	099b      	lsrs	r3, r3, #6
 800deb0:	2200      	movs	r2, #0
 800deb2:	623b      	str	r3, [r7, #32]
 800deb4:	627a      	str	r2, [r7, #36]	@ 0x24
 800deb6:	6a3b      	ldr	r3, [r7, #32]
 800deb8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800debc:	2100      	movs	r1, #0
 800debe:	4b47      	ldr	r3, [pc, #284]	@ (800dfdc <HAL_RCC_GetSysClockFreq+0x188>)
 800dec0:	fb03 f201 	mul.w	r2, r3, r1
 800dec4:	2300      	movs	r3, #0
 800dec6:	fb00 f303 	mul.w	r3, r0, r3
 800deca:	4413      	add	r3, r2
 800decc:	4a43      	ldr	r2, [pc, #268]	@ (800dfdc <HAL_RCC_GetSysClockFreq+0x188>)
 800dece:	fba0 1202 	umull	r1, r2, r0, r2
 800ded2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ded4:	460a      	mov	r2, r1
 800ded6:	62ba      	str	r2, [r7, #40]	@ 0x28
 800ded8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800deda:	4413      	add	r3, r2
 800dedc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dee0:	2200      	movs	r2, #0
 800dee2:	61bb      	str	r3, [r7, #24]
 800dee4:	61fa      	str	r2, [r7, #28]
 800dee6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800deea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800deee:	f7f2 fdcd 	bl	8000a8c <__aeabi_uldivmod>
 800def2:	4602      	mov	r2, r0
 800def4:	460b      	mov	r3, r1
 800def6:	4613      	mov	r3, r2
 800def8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800defa:	e053      	b.n	800dfa4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800defc:	4b35      	ldr	r3, [pc, #212]	@ (800dfd4 <HAL_RCC_GetSysClockFreq+0x180>)
 800defe:	685b      	ldr	r3, [r3, #4]
 800df00:	099b      	lsrs	r3, r3, #6
 800df02:	2200      	movs	r2, #0
 800df04:	613b      	str	r3, [r7, #16]
 800df06:	617a      	str	r2, [r7, #20]
 800df08:	693b      	ldr	r3, [r7, #16]
 800df0a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800df0e:	f04f 0b00 	mov.w	fp, #0
 800df12:	4652      	mov	r2, sl
 800df14:	465b      	mov	r3, fp
 800df16:	f04f 0000 	mov.w	r0, #0
 800df1a:	f04f 0100 	mov.w	r1, #0
 800df1e:	0159      	lsls	r1, r3, #5
 800df20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800df24:	0150      	lsls	r0, r2, #5
 800df26:	4602      	mov	r2, r0
 800df28:	460b      	mov	r3, r1
 800df2a:	ebb2 080a 	subs.w	r8, r2, sl
 800df2e:	eb63 090b 	sbc.w	r9, r3, fp
 800df32:	f04f 0200 	mov.w	r2, #0
 800df36:	f04f 0300 	mov.w	r3, #0
 800df3a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800df3e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800df42:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800df46:	ebb2 0408 	subs.w	r4, r2, r8
 800df4a:	eb63 0509 	sbc.w	r5, r3, r9
 800df4e:	f04f 0200 	mov.w	r2, #0
 800df52:	f04f 0300 	mov.w	r3, #0
 800df56:	00eb      	lsls	r3, r5, #3
 800df58:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800df5c:	00e2      	lsls	r2, r4, #3
 800df5e:	4614      	mov	r4, r2
 800df60:	461d      	mov	r5, r3
 800df62:	eb14 030a 	adds.w	r3, r4, sl
 800df66:	603b      	str	r3, [r7, #0]
 800df68:	eb45 030b 	adc.w	r3, r5, fp
 800df6c:	607b      	str	r3, [r7, #4]
 800df6e:	f04f 0200 	mov.w	r2, #0
 800df72:	f04f 0300 	mov.w	r3, #0
 800df76:	e9d7 4500 	ldrd	r4, r5, [r7]
 800df7a:	4629      	mov	r1, r5
 800df7c:	028b      	lsls	r3, r1, #10
 800df7e:	4621      	mov	r1, r4
 800df80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800df84:	4621      	mov	r1, r4
 800df86:	028a      	lsls	r2, r1, #10
 800df88:	4610      	mov	r0, r2
 800df8a:	4619      	mov	r1, r3
 800df8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df8e:	2200      	movs	r2, #0
 800df90:	60bb      	str	r3, [r7, #8]
 800df92:	60fa      	str	r2, [r7, #12]
 800df94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800df98:	f7f2 fd78 	bl	8000a8c <__aeabi_uldivmod>
 800df9c:	4602      	mov	r2, r0
 800df9e:	460b      	mov	r3, r1
 800dfa0:	4613      	mov	r3, r2
 800dfa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800dfa4:	4b0b      	ldr	r3, [pc, #44]	@ (800dfd4 <HAL_RCC_GetSysClockFreq+0x180>)
 800dfa6:	685b      	ldr	r3, [r3, #4]
 800dfa8:	0c1b      	lsrs	r3, r3, #16
 800dfaa:	f003 0303 	and.w	r3, r3, #3
 800dfae:	3301      	adds	r3, #1
 800dfb0:	005b      	lsls	r3, r3, #1
 800dfb2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800dfb4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dfb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfb8:	fbb2 f3f3 	udiv	r3, r2, r3
 800dfbc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800dfbe:	e002      	b.n	800dfc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800dfc0:	4b05      	ldr	r3, [pc, #20]	@ (800dfd8 <HAL_RCC_GetSysClockFreq+0x184>)
 800dfc2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800dfc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 800dfc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800dfc8:	4618      	mov	r0, r3
 800dfca:	3740      	adds	r7, #64	@ 0x40
 800dfcc:	46bd      	mov	sp, r7
 800dfce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dfd2:	bf00      	nop
 800dfd4:	40023800 	.word	0x40023800
 800dfd8:	00f42400 	.word	0x00f42400
 800dfdc:	017d7840 	.word	0x017d7840

0800dfe0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dfe0:	b480      	push	{r7}
 800dfe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800dfe4:	4b03      	ldr	r3, [pc, #12]	@ (800dff4 <HAL_RCC_GetHCLKFreq+0x14>)
 800dfe6:	681b      	ldr	r3, [r3, #0]
}
 800dfe8:	4618      	mov	r0, r3
 800dfea:	46bd      	mov	sp, r7
 800dfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff0:	4770      	bx	lr
 800dff2:	bf00      	nop
 800dff4:	20000054 	.word	0x20000054

0800dff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800dffc:	f7ff fff0 	bl	800dfe0 <HAL_RCC_GetHCLKFreq>
 800e000:	4602      	mov	r2, r0
 800e002:	4b05      	ldr	r3, [pc, #20]	@ (800e018 <HAL_RCC_GetPCLK1Freq+0x20>)
 800e004:	689b      	ldr	r3, [r3, #8]
 800e006:	0a9b      	lsrs	r3, r3, #10
 800e008:	f003 0307 	and.w	r3, r3, #7
 800e00c:	4903      	ldr	r1, [pc, #12]	@ (800e01c <HAL_RCC_GetPCLK1Freq+0x24>)
 800e00e:	5ccb      	ldrb	r3, [r1, r3]
 800e010:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e014:	4618      	mov	r0, r3
 800e016:	bd80      	pop	{r7, pc}
 800e018:	40023800 	.word	0x40023800
 800e01c:	08025680 	.word	0x08025680

0800e020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800e024:	f7ff ffdc 	bl	800dfe0 <HAL_RCC_GetHCLKFreq>
 800e028:	4602      	mov	r2, r0
 800e02a:	4b05      	ldr	r3, [pc, #20]	@ (800e040 <HAL_RCC_GetPCLK2Freq+0x20>)
 800e02c:	689b      	ldr	r3, [r3, #8]
 800e02e:	0b5b      	lsrs	r3, r3, #13
 800e030:	f003 0307 	and.w	r3, r3, #7
 800e034:	4903      	ldr	r1, [pc, #12]	@ (800e044 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e036:	5ccb      	ldrb	r3, [r1, r3]
 800e038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e03c:	4618      	mov	r0, r3
 800e03e:	bd80      	pop	{r7, pc}
 800e040:	40023800 	.word	0x40023800
 800e044:	08025680 	.word	0x08025680

0800e048 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800e048:	b480      	push	{r7}
 800e04a:	b083      	sub	sp, #12
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	6078      	str	r0, [r7, #4]
 800e050:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	220f      	movs	r2, #15
 800e056:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800e058:	4b12      	ldr	r3, [pc, #72]	@ (800e0a4 <HAL_RCC_GetClockConfig+0x5c>)
 800e05a:	689b      	ldr	r3, [r3, #8]
 800e05c:	f003 0203 	and.w	r2, r3, #3
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800e064:	4b0f      	ldr	r3, [pc, #60]	@ (800e0a4 <HAL_RCC_GetClockConfig+0x5c>)
 800e066:	689b      	ldr	r3, [r3, #8]
 800e068:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800e070:	4b0c      	ldr	r3, [pc, #48]	@ (800e0a4 <HAL_RCC_GetClockConfig+0x5c>)
 800e072:	689b      	ldr	r3, [r3, #8]
 800e074:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800e07c:	4b09      	ldr	r3, [pc, #36]	@ (800e0a4 <HAL_RCC_GetClockConfig+0x5c>)
 800e07e:	689b      	ldr	r3, [r3, #8]
 800e080:	08db      	lsrs	r3, r3, #3
 800e082:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800e08a:	4b07      	ldr	r3, [pc, #28]	@ (800e0a8 <HAL_RCC_GetClockConfig+0x60>)
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	f003 020f 	and.w	r2, r3, #15
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	601a      	str	r2, [r3, #0]
}
 800e096:	bf00      	nop
 800e098:	370c      	adds	r7, #12
 800e09a:	46bd      	mov	sp, r7
 800e09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a0:	4770      	bx	lr
 800e0a2:	bf00      	nop
 800e0a4:	40023800 	.word	0x40023800
 800e0a8:	40023c00 	.word	0x40023c00

0800e0ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b088      	sub	sp, #32
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800e0b4:	2300      	movs	r3, #0
 800e0b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800e0bc:	2300      	movs	r3, #0
 800e0be:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	f003 0301 	and.w	r3, r3, #1
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d012      	beq.n	800e0fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e0d4:	4b69      	ldr	r3, [pc, #420]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e0d6:	689b      	ldr	r3, [r3, #8]
 800e0d8:	4a68      	ldr	r2, [pc, #416]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e0da:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e0de:	6093      	str	r3, [r2, #8]
 800e0e0:	4b66      	ldr	r3, [pc, #408]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e0e2:	689a      	ldr	r2, [r3, #8]
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e0e8:	4964      	ldr	r1, [pc, #400]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e0ea:	4313      	orrs	r3, r2
 800e0ec:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d101      	bne.n	800e0fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800e0f6:	2301      	movs	r3, #1
 800e0f8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e102:	2b00      	cmp	r3, #0
 800e104:	d017      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e106:	4b5d      	ldr	r3, [pc, #372]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e108:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e10c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e114:	4959      	ldr	r1, [pc, #356]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e116:	4313      	orrs	r3, r2
 800e118:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e120:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e124:	d101      	bne.n	800e12a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800e126:	2301      	movs	r3, #1
 800e128:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d101      	bne.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800e132:	2301      	movs	r3, #1
 800e134:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d017      	beq.n	800e172 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800e142:	4b4e      	ldr	r3, [pc, #312]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e144:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e148:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e150:	494a      	ldr	r1, [pc, #296]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e152:	4313      	orrs	r3, r2
 800e154:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e15c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e160:	d101      	bne.n	800e166 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800e162:	2301      	movs	r3, #1
 800e164:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d101      	bne.n	800e172 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800e16e:	2301      	movs	r3, #1
 800e170:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d001      	beq.n	800e182 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800e17e:	2301      	movs	r3, #1
 800e180:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	f003 0320 	and.w	r3, r3, #32
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	f000 808b 	beq.w	800e2a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800e190:	4b3a      	ldr	r3, [pc, #232]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e194:	4a39      	ldr	r2, [pc, #228]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e196:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e19a:	6413      	str	r3, [r2, #64]	@ 0x40
 800e19c:	4b37      	ldr	r3, [pc, #220]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e19e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e1a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e1a4:	60bb      	str	r3, [r7, #8]
 800e1a6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800e1a8:	4b35      	ldr	r3, [pc, #212]	@ (800e280 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	4a34      	ldr	r2, [pc, #208]	@ (800e280 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800e1ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e1b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e1b4:	f7fc fab6 	bl	800a724 <HAL_GetTick>
 800e1b8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800e1ba:	e008      	b.n	800e1ce <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e1bc:	f7fc fab2 	bl	800a724 <HAL_GetTick>
 800e1c0:	4602      	mov	r2, r0
 800e1c2:	697b      	ldr	r3, [r7, #20]
 800e1c4:	1ad3      	subs	r3, r2, r3
 800e1c6:	2b64      	cmp	r3, #100	@ 0x64
 800e1c8:	d901      	bls.n	800e1ce <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800e1ca:	2303      	movs	r3, #3
 800e1cc:	e357      	b.n	800e87e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800e1ce:	4b2c      	ldr	r3, [pc, #176]	@ (800e280 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d0f0      	beq.n	800e1bc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800e1da:	4b28      	ldr	r3, [pc, #160]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e1dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e1de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e1e2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800e1e4:	693b      	ldr	r3, [r7, #16]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d035      	beq.n	800e256 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e1f2:	693a      	ldr	r2, [r7, #16]
 800e1f4:	429a      	cmp	r2, r3
 800e1f6:	d02e      	beq.n	800e256 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e1f8:	4b20      	ldr	r3, [pc, #128]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e1fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e1fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e200:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800e202:	4b1e      	ldr	r3, [pc, #120]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e206:	4a1d      	ldr	r2, [pc, #116]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e20c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800e20e:	4b1b      	ldr	r3, [pc, #108]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e212:	4a1a      	ldr	r2, [pc, #104]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e214:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e218:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800e21a:	4a18      	ldr	r2, [pc, #96]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e21c:	693b      	ldr	r3, [r7, #16]
 800e21e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800e220:	4b16      	ldr	r3, [pc, #88]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e224:	f003 0301 	and.w	r3, r3, #1
 800e228:	2b01      	cmp	r3, #1
 800e22a:	d114      	bne.n	800e256 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e22c:	f7fc fa7a 	bl	800a724 <HAL_GetTick>
 800e230:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e232:	e00a      	b.n	800e24a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800e234:	f7fc fa76 	bl	800a724 <HAL_GetTick>
 800e238:	4602      	mov	r2, r0
 800e23a:	697b      	ldr	r3, [r7, #20]
 800e23c:	1ad3      	subs	r3, r2, r3
 800e23e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e242:	4293      	cmp	r3, r2
 800e244:	d901      	bls.n	800e24a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800e246:	2303      	movs	r3, #3
 800e248:	e319      	b.n	800e87e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e24a:	4b0c      	ldr	r3, [pc, #48]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e24c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e24e:	f003 0302 	and.w	r3, r3, #2
 800e252:	2b00      	cmp	r3, #0
 800e254:	d0ee      	beq.n	800e234 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e25a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e25e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e262:	d111      	bne.n	800e288 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800e264:	4b05      	ldr	r3, [pc, #20]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e266:	689b      	ldr	r3, [r3, #8]
 800e268:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800e270:	4b04      	ldr	r3, [pc, #16]	@ (800e284 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800e272:	400b      	ands	r3, r1
 800e274:	4901      	ldr	r1, [pc, #4]	@ (800e27c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800e276:	4313      	orrs	r3, r2
 800e278:	608b      	str	r3, [r1, #8]
 800e27a:	e00b      	b.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800e27c:	40023800 	.word	0x40023800
 800e280:	40007000 	.word	0x40007000
 800e284:	0ffffcff 	.word	0x0ffffcff
 800e288:	4baa      	ldr	r3, [pc, #680]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e28a:	689b      	ldr	r3, [r3, #8]
 800e28c:	4aa9      	ldr	r2, [pc, #676]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e28e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800e292:	6093      	str	r3, [r2, #8]
 800e294:	4ba7      	ldr	r3, [pc, #668]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e296:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e29c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e2a0:	49a4      	ldr	r1, [pc, #656]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e2a2:	4313      	orrs	r3, r2
 800e2a4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	f003 0310 	and.w	r3, r3, #16
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d010      	beq.n	800e2d4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800e2b2:	4ba0      	ldr	r3, [pc, #640]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e2b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e2b8:	4a9e      	ldr	r2, [pc, #632]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e2ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e2be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800e2c2:	4b9c      	ldr	r3, [pc, #624]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e2c4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2cc:	4999      	ldr	r1, [pc, #612]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e2ce:	4313      	orrs	r3, r2
 800e2d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d00a      	beq.n	800e2f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e2e0:	4b94      	ldr	r3, [pc, #592]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e2e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e2e6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e2ee:	4991      	ldr	r1, [pc, #580]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e2f0:	4313      	orrs	r3, r2
 800e2f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d00a      	beq.n	800e318 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e302:	4b8c      	ldr	r3, [pc, #560]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e308:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e310:	4988      	ldr	r1, [pc, #544]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e312:	4313      	orrs	r3, r2
 800e314:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e320:	2b00      	cmp	r3, #0
 800e322:	d00a      	beq.n	800e33a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e324:	4b83      	ldr	r3, [pc, #524]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e32a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e332:	4980      	ldr	r1, [pc, #512]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e334:	4313      	orrs	r3, r2
 800e336:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e342:	2b00      	cmp	r3, #0
 800e344:	d00a      	beq.n	800e35c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e346:	4b7b      	ldr	r3, [pc, #492]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e34c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e354:	4977      	ldr	r1, [pc, #476]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e356:	4313      	orrs	r3, r2
 800e358:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e364:	2b00      	cmp	r3, #0
 800e366:	d00a      	beq.n	800e37e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e368:	4b72      	ldr	r3, [pc, #456]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e36a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e36e:	f023 0203 	bic.w	r2, r3, #3
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e376:	496f      	ldr	r1, [pc, #444]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e378:	4313      	orrs	r3, r2
 800e37a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e386:	2b00      	cmp	r3, #0
 800e388:	d00a      	beq.n	800e3a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e38a:	4b6a      	ldr	r3, [pc, #424]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e38c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e390:	f023 020c 	bic.w	r2, r3, #12
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e398:	4966      	ldr	r1, [pc, #408]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e39a:	4313      	orrs	r3, r2
 800e39c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d00a      	beq.n	800e3c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e3ac:	4b61      	ldr	r3, [pc, #388]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e3ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3b2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3ba:	495e      	ldr	r1, [pc, #376]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e3bc:	4313      	orrs	r3, r2
 800e3be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d00a      	beq.n	800e3e4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e3ce:	4b59      	ldr	r3, [pc, #356]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e3d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3d4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e3dc:	4955      	ldr	r1, [pc, #340]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e3de:	4313      	orrs	r3, r2
 800e3e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d00a      	beq.n	800e406 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e3f0:	4b50      	ldr	r3, [pc, #320]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e3f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3f6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e3fe:	494d      	ldr	r1, [pc, #308]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e400:	4313      	orrs	r3, r2
 800e402:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d00a      	beq.n	800e428 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800e412:	4b48      	ldr	r3, [pc, #288]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e418:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e420:	4944      	ldr	r1, [pc, #272]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e422:	4313      	orrs	r3, r2
 800e424:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e430:	2b00      	cmp	r3, #0
 800e432:	d00a      	beq.n	800e44a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800e434:	4b3f      	ldr	r3, [pc, #252]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e43a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e442:	493c      	ldr	r1, [pc, #240]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e444:	4313      	orrs	r3, r2
 800e446:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e452:	2b00      	cmp	r3, #0
 800e454:	d00a      	beq.n	800e46c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800e456:	4b37      	ldr	r3, [pc, #220]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e45c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e464:	4933      	ldr	r1, [pc, #204]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e466:	4313      	orrs	r3, r2
 800e468:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e474:	2b00      	cmp	r3, #0
 800e476:	d00a      	beq.n	800e48e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800e478:	4b2e      	ldr	r3, [pc, #184]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e47a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e47e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e486:	492b      	ldr	r1, [pc, #172]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e488:	4313      	orrs	r3, r2
 800e48a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e496:	2b00      	cmp	r3, #0
 800e498:	d011      	beq.n	800e4be <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800e49a:	4b26      	ldr	r3, [pc, #152]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e49c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e4a0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e4a8:	4922      	ldr	r1, [pc, #136]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e4aa:	4313      	orrs	r3, r2
 800e4ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e4b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e4b8:	d101      	bne.n	800e4be <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800e4ba:	2301      	movs	r3, #1
 800e4bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	f003 0308 	and.w	r3, r3, #8
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d001      	beq.n	800e4ce <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800e4ca:	2301      	movs	r3, #1
 800e4cc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d00a      	beq.n	800e4f0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e4da:	4b16      	ldr	r3, [pc, #88]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e4dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e4e0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e4e8:	4912      	ldr	r1, [pc, #72]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e4ea:	4313      	orrs	r3, r2
 800e4ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d00b      	beq.n	800e514 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800e4fc:	4b0d      	ldr	r3, [pc, #52]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e4fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e502:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e50c:	4909      	ldr	r1, [pc, #36]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e50e:	4313      	orrs	r3, r2
 800e510:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800e514:	69fb      	ldr	r3, [r7, #28]
 800e516:	2b01      	cmp	r3, #1
 800e518:	d006      	beq.n	800e528 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e522:	2b00      	cmp	r3, #0
 800e524:	f000 80d9 	beq.w	800e6da <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800e528:	4b02      	ldr	r3, [pc, #8]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	4a01      	ldr	r2, [pc, #4]	@ (800e534 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e52e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e532:	e001      	b.n	800e538 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800e534:	40023800 	.word	0x40023800
 800e538:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e53a:	f7fc f8f3 	bl	800a724 <HAL_GetTick>
 800e53e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e540:	e008      	b.n	800e554 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800e542:	f7fc f8ef 	bl	800a724 <HAL_GetTick>
 800e546:	4602      	mov	r2, r0
 800e548:	697b      	ldr	r3, [r7, #20]
 800e54a:	1ad3      	subs	r3, r2, r3
 800e54c:	2b64      	cmp	r3, #100	@ 0x64
 800e54e:	d901      	bls.n	800e554 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e550:	2303      	movs	r3, #3
 800e552:	e194      	b.n	800e87e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e554:	4b6c      	ldr	r3, [pc, #432]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d1f0      	bne.n	800e542 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	f003 0301 	and.w	r3, r3, #1
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d021      	beq.n	800e5b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e570:	2b00      	cmp	r3, #0
 800e572:	d11d      	bne.n	800e5b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800e574:	4b64      	ldr	r3, [pc, #400]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e576:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e57a:	0c1b      	lsrs	r3, r3, #16
 800e57c:	f003 0303 	and.w	r3, r3, #3
 800e580:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800e582:	4b61      	ldr	r3, [pc, #388]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e584:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e588:	0e1b      	lsrs	r3, r3, #24
 800e58a:	f003 030f 	and.w	r3, r3, #15
 800e58e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	685b      	ldr	r3, [r3, #4]
 800e594:	019a      	lsls	r2, r3, #6
 800e596:	693b      	ldr	r3, [r7, #16]
 800e598:	041b      	lsls	r3, r3, #16
 800e59a:	431a      	orrs	r2, r3
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	061b      	lsls	r3, r3, #24
 800e5a0:	431a      	orrs	r2, r3
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	689b      	ldr	r3, [r3, #8]
 800e5a6:	071b      	lsls	r3, r3, #28
 800e5a8:	4957      	ldr	r1, [pc, #348]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e5aa:	4313      	orrs	r3, r2
 800e5ac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d004      	beq.n	800e5c6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e5c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e5c4:	d00a      	beq.n	800e5dc <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d02e      	beq.n	800e630 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e5da:	d129      	bne.n	800e630 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800e5dc:	4b4a      	ldr	r3, [pc, #296]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e5de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e5e2:	0c1b      	lsrs	r3, r3, #16
 800e5e4:	f003 0303 	and.w	r3, r3, #3
 800e5e8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800e5ea:	4b47      	ldr	r3, [pc, #284]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e5ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e5f0:	0f1b      	lsrs	r3, r3, #28
 800e5f2:	f003 0307 	and.w	r3, r3, #7
 800e5f6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	685b      	ldr	r3, [r3, #4]
 800e5fc:	019a      	lsls	r2, r3, #6
 800e5fe:	693b      	ldr	r3, [r7, #16]
 800e600:	041b      	lsls	r3, r3, #16
 800e602:	431a      	orrs	r2, r3
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	68db      	ldr	r3, [r3, #12]
 800e608:	061b      	lsls	r3, r3, #24
 800e60a:	431a      	orrs	r2, r3
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	071b      	lsls	r3, r3, #28
 800e610:	493d      	ldr	r1, [pc, #244]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e612:	4313      	orrs	r3, r2
 800e614:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800e618:	4b3b      	ldr	r3, [pc, #236]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e61a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e61e:	f023 021f 	bic.w	r2, r3, #31
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e626:	3b01      	subs	r3, #1
 800e628:	4937      	ldr	r1, [pc, #220]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e62a:	4313      	orrs	r3, r2
 800e62c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d01d      	beq.n	800e678 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800e63c:	4b32      	ldr	r3, [pc, #200]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e63e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e642:	0e1b      	lsrs	r3, r3, #24
 800e644:	f003 030f 	and.w	r3, r3, #15
 800e648:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800e64a:	4b2f      	ldr	r3, [pc, #188]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e64c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e650:	0f1b      	lsrs	r3, r3, #28
 800e652:	f003 0307 	and.w	r3, r3, #7
 800e656:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	685b      	ldr	r3, [r3, #4]
 800e65c:	019a      	lsls	r2, r3, #6
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	691b      	ldr	r3, [r3, #16]
 800e662:	041b      	lsls	r3, r3, #16
 800e664:	431a      	orrs	r2, r3
 800e666:	693b      	ldr	r3, [r7, #16]
 800e668:	061b      	lsls	r3, r3, #24
 800e66a:	431a      	orrs	r2, r3
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	071b      	lsls	r3, r3, #28
 800e670:	4925      	ldr	r1, [pc, #148]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e672:	4313      	orrs	r3, r2
 800e674:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e680:	2b00      	cmp	r3, #0
 800e682:	d011      	beq.n	800e6a8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	685b      	ldr	r3, [r3, #4]
 800e688:	019a      	lsls	r2, r3, #6
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	691b      	ldr	r3, [r3, #16]
 800e68e:	041b      	lsls	r3, r3, #16
 800e690:	431a      	orrs	r2, r3
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	68db      	ldr	r3, [r3, #12]
 800e696:	061b      	lsls	r3, r3, #24
 800e698:	431a      	orrs	r2, r3
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	689b      	ldr	r3, [r3, #8]
 800e69e:	071b      	lsls	r3, r3, #28
 800e6a0:	4919      	ldr	r1, [pc, #100]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e6a2:	4313      	orrs	r3, r2
 800e6a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800e6a8:	4b17      	ldr	r3, [pc, #92]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	4a16      	ldr	r2, [pc, #88]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e6ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e6b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e6b4:	f7fc f836 	bl	800a724 <HAL_GetTick>
 800e6b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800e6ba:	e008      	b.n	800e6ce <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800e6bc:	f7fc f832 	bl	800a724 <HAL_GetTick>
 800e6c0:	4602      	mov	r2, r0
 800e6c2:	697b      	ldr	r3, [r7, #20]
 800e6c4:	1ad3      	subs	r3, r2, r3
 800e6c6:	2b64      	cmp	r3, #100	@ 0x64
 800e6c8:	d901      	bls.n	800e6ce <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e6ca:	2303      	movs	r3, #3
 800e6cc:	e0d7      	b.n	800e87e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800e6ce:	4b0e      	ldr	r3, [pc, #56]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d0f0      	beq.n	800e6bc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800e6da:	69bb      	ldr	r3, [r7, #24]
 800e6dc:	2b01      	cmp	r3, #1
 800e6de:	f040 80cd 	bne.w	800e87c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800e6e2:	4b09      	ldr	r3, [pc, #36]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	4a08      	ldr	r2, [pc, #32]	@ (800e708 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e6e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e6ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e6ee:	f7fc f819 	bl	800a724 <HAL_GetTick>
 800e6f2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800e6f4:	e00a      	b.n	800e70c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800e6f6:	f7fc f815 	bl	800a724 <HAL_GetTick>
 800e6fa:	4602      	mov	r2, r0
 800e6fc:	697b      	ldr	r3, [r7, #20]
 800e6fe:	1ad3      	subs	r3, r2, r3
 800e700:	2b64      	cmp	r3, #100	@ 0x64
 800e702:	d903      	bls.n	800e70c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e704:	2303      	movs	r3, #3
 800e706:	e0ba      	b.n	800e87e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800e708:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800e70c:	4b5e      	ldr	r3, [pc, #376]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e714:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e718:	d0ed      	beq.n	800e6f6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e722:	2b00      	cmp	r3, #0
 800e724:	d003      	beq.n	800e72e <HAL_RCCEx_PeriphCLKConfig+0x682>
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d009      	beq.n	800e742 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800e736:	2b00      	cmp	r3, #0
 800e738:	d02e      	beq.n	800e798 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d12a      	bne.n	800e798 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800e742:	4b51      	ldr	r3, [pc, #324]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e748:	0c1b      	lsrs	r3, r3, #16
 800e74a:	f003 0303 	and.w	r3, r3, #3
 800e74e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800e750:	4b4d      	ldr	r3, [pc, #308]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e756:	0f1b      	lsrs	r3, r3, #28
 800e758:	f003 0307 	and.w	r3, r3, #7
 800e75c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	695b      	ldr	r3, [r3, #20]
 800e762:	019a      	lsls	r2, r3, #6
 800e764:	693b      	ldr	r3, [r7, #16]
 800e766:	041b      	lsls	r3, r3, #16
 800e768:	431a      	orrs	r2, r3
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	699b      	ldr	r3, [r3, #24]
 800e76e:	061b      	lsls	r3, r3, #24
 800e770:	431a      	orrs	r2, r3
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	071b      	lsls	r3, r3, #28
 800e776:	4944      	ldr	r1, [pc, #272]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e778:	4313      	orrs	r3, r2
 800e77a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800e77e:	4b42      	ldr	r3, [pc, #264]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e780:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e784:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e78c:	3b01      	subs	r3, #1
 800e78e:	021b      	lsls	r3, r3, #8
 800e790:	493d      	ldr	r1, [pc, #244]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e792:	4313      	orrs	r3, r2
 800e794:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d022      	beq.n	800e7ea <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e7a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e7ac:	d11d      	bne.n	800e7ea <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800e7ae:	4b36      	ldr	r3, [pc, #216]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e7b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7b4:	0e1b      	lsrs	r3, r3, #24
 800e7b6:	f003 030f 	and.w	r3, r3, #15
 800e7ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800e7bc:	4b32      	ldr	r3, [pc, #200]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e7be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7c2:	0f1b      	lsrs	r3, r3, #28
 800e7c4:	f003 0307 	and.w	r3, r3, #7
 800e7c8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	695b      	ldr	r3, [r3, #20]
 800e7ce:	019a      	lsls	r2, r3, #6
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	6a1b      	ldr	r3, [r3, #32]
 800e7d4:	041b      	lsls	r3, r3, #16
 800e7d6:	431a      	orrs	r2, r3
 800e7d8:	693b      	ldr	r3, [r7, #16]
 800e7da:	061b      	lsls	r3, r3, #24
 800e7dc:	431a      	orrs	r2, r3
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	071b      	lsls	r3, r3, #28
 800e7e2:	4929      	ldr	r1, [pc, #164]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e7e4:	4313      	orrs	r3, r2
 800e7e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	f003 0308 	and.w	r3, r3, #8
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d028      	beq.n	800e848 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800e7f6:	4b24      	ldr	r3, [pc, #144]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e7f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7fc:	0e1b      	lsrs	r3, r3, #24
 800e7fe:	f003 030f 	and.w	r3, r3, #15
 800e802:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800e804:	4b20      	ldr	r3, [pc, #128]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e80a:	0c1b      	lsrs	r3, r3, #16
 800e80c:	f003 0303 	and.w	r3, r3, #3
 800e810:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	695b      	ldr	r3, [r3, #20]
 800e816:	019a      	lsls	r2, r3, #6
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	041b      	lsls	r3, r3, #16
 800e81c:	431a      	orrs	r2, r3
 800e81e:	693b      	ldr	r3, [r7, #16]
 800e820:	061b      	lsls	r3, r3, #24
 800e822:	431a      	orrs	r2, r3
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	69db      	ldr	r3, [r3, #28]
 800e828:	071b      	lsls	r3, r3, #28
 800e82a:	4917      	ldr	r1, [pc, #92]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e82c:	4313      	orrs	r3, r2
 800e82e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800e832:	4b15      	ldr	r3, [pc, #84]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e834:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e838:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e840:	4911      	ldr	r1, [pc, #68]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e842:	4313      	orrs	r3, r2
 800e844:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800e848:	4b0f      	ldr	r3, [pc, #60]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	4a0e      	ldr	r2, [pc, #56]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e84e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e852:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e854:	f7fb ff66 	bl	800a724 <HAL_GetTick>
 800e858:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800e85a:	e008      	b.n	800e86e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800e85c:	f7fb ff62 	bl	800a724 <HAL_GetTick>
 800e860:	4602      	mov	r2, r0
 800e862:	697b      	ldr	r3, [r7, #20]
 800e864:	1ad3      	subs	r3, r2, r3
 800e866:	2b64      	cmp	r3, #100	@ 0x64
 800e868:	d901      	bls.n	800e86e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e86a:	2303      	movs	r3, #3
 800e86c:	e007      	b.n	800e87e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800e86e:	4b06      	ldr	r3, [pc, #24]	@ (800e888 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e876:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e87a:	d1ef      	bne.n	800e85c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800e87c:	2300      	movs	r3, #0
}
 800e87e:	4618      	mov	r0, r3
 800e880:	3720      	adds	r7, #32
 800e882:	46bd      	mov	sp, r7
 800e884:	bd80      	pop	{r7, pc}
 800e886:	bf00      	nop
 800e888:	40023800 	.word	0x40023800

0800e88c <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e88c:	b480      	push	{r7}
 800e88e:	b085      	sub	sp, #20
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 800e894:	2300      	movs	r3, #0
 800e896:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	4a80      	ldr	r2, [pc, #512]	@ (800ea9c <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 800e89c:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800e89e:	4b80      	ldr	r3, [pc, #512]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e8a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e8a4:	099b      	lsrs	r3, r3, #6
 800e8a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800e8ae:	4b7c      	ldr	r3, [pc, #496]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e8b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e8b4:	0c1b      	lsrs	r3, r3, #16
 800e8b6:	f003 0203 	and.w	r2, r3, #3
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800e8be:	4b78      	ldr	r3, [pc, #480]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e8c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e8c4:	0e1b      	lsrs	r3, r3, #24
 800e8c6:	f003 020f 	and.w	r2, r3, #15
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800e8ce:	4b74      	ldr	r3, [pc, #464]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e8d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e8d4:	0f1b      	lsrs	r3, r3, #28
 800e8d6:	f003 0207 	and.w	r2, r3, #7
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800e8de:	4b70      	ldr	r3, [pc, #448]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e8e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8e4:	099b      	lsrs	r3, r3, #6
 800e8e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800e8ee:	4b6c      	ldr	r3, [pc, #432]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e8f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8f4:	0c1b      	lsrs	r3, r3, #16
 800e8f6:	f003 0203 	and.w	r2, r3, #3
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800e8fe:	4b68      	ldr	r3, [pc, #416]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e904:	0e1b      	lsrs	r3, r3, #24
 800e906:	f003 020f 	and.w	r2, r3, #15
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800e90e:	4b64      	ldr	r3, [pc, #400]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e914:	0f1b      	lsrs	r3, r3, #28
 800e916:	f003 0207 	and.w	r2, r3, #7
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800e91e:	4b60      	ldr	r3, [pc, #384]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e920:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e924:	f003 021f 	and.w	r2, r3, #31
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800e92c:	4b5c      	ldr	r3, [pc, #368]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e92e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e932:	0a1b      	lsrs	r3, r3, #8
 800e934:	f003 021f 	and.w	r2, r3, #31
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800e93c:	4b58      	ldr	r3, [pc, #352]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e93e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e942:	0c1b      	lsrs	r3, r3, #16
 800e944:	f003 0203 	and.w	r2, r3, #3
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800e94c:	4b54      	ldr	r3, [pc, #336]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e94e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e952:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800e95a:	4b51      	ldr	r3, [pc, #324]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e95c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e960:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800e968:	4b4d      	ldr	r3, [pc, #308]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e96a:	689b      	ldr	r3, [r3, #8]
 800e96c:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800e974:	4b4a      	ldr	r3, [pc, #296]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e976:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e97a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800e982:	4b47      	ldr	r3, [pc, #284]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e988:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800e990:	4b43      	ldr	r3, [pc, #268]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e996:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800e99e:	4b40      	ldr	r3, [pc, #256]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e9a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9a4:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 800e9ac:	4b3c      	ldr	r3, [pc, #240]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e9ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9b2:	f003 0203 	and.w	r2, r3, #3
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800e9ba:	4b39      	ldr	r3, [pc, #228]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e9bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9c0:	f003 020c 	and.w	r2, r3, #12
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 800e9c8:	4b35      	ldr	r3, [pc, #212]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e9ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9ce:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 800e9d6:	4b32      	ldr	r3, [pc, #200]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e9d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9dc:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800e9e4:	4b2e      	ldr	r3, [pc, #184]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e9e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9ea:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800e9f2:	4b2b      	ldr	r3, [pc, #172]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e9f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9f8:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800ea00:	4b27      	ldr	r3, [pc, #156]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ea02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea06:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800ea0e:	4b24      	ldr	r3, [pc, #144]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ea10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea14:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800ea1c:	4b20      	ldr	r3, [pc, #128]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ea1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea22:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800ea2a:	4b1d      	ldr	r3, [pc, #116]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ea2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea30:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800ea38:	4b19      	ldr	r3, [pc, #100]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ea3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea3e:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800ea46:	4b16      	ldr	r3, [pc, #88]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ea48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea4c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800ea56:	4b12      	ldr	r3, [pc, #72]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ea58:	689b      	ldr	r3, [r3, #8]
 800ea5a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800ea5e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800ea60:	4b0f      	ldr	r3, [pc, #60]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ea62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea64:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	431a      	orrs	r2, r3
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 800ea70:	4b0b      	ldr	r3, [pc, #44]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800ea72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ea76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d103      	bne.n	800ea86 <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	2200      	movs	r2, #0
 800ea82:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800ea84:	e003      	b.n	800ea8e <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ea8c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800ea8e:	bf00      	nop
 800ea90:	3714      	adds	r7, #20
 800ea92:	46bd      	mov	sp, r7
 800ea94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea98:	4770      	bx	lr
 800ea9a:	bf00      	nop
 800ea9c:	00fffff1 	.word	0x00fffff1
 800eaa0:	40023800 	.word	0x40023800

0800eaa4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800eaa4:	b480      	push	{r7}
 800eaa6:	b087      	sub	sp, #28
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800eaac:	2300      	movs	r3, #0
 800eaae:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800eab0:	2300      	movs	r3, #0
 800eab2:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800eab4:	2300      	movs	r3, #0
 800eab6:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800eab8:	2300      	movs	r3, #0
 800eaba:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800eac2:	f040 808d 	bne.w	800ebe0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800eac6:	4b93      	ldr	r3, [pc, #588]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eacc:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800eace:	68bb      	ldr	r3, [r7, #8]
 800ead0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800ead4:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800ead6:	68bb      	ldr	r3, [r7, #8]
 800ead8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800eadc:	d07c      	beq.n	800ebd8 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800eade:	68bb      	ldr	r3, [r7, #8]
 800eae0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800eae4:	d87b      	bhi.n	800ebde <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800eae6:	68bb      	ldr	r3, [r7, #8]
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d004      	beq.n	800eaf6 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800eaec:	68bb      	ldr	r3, [r7, #8]
 800eaee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eaf2:	d039      	beq.n	800eb68 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800eaf4:	e073      	b.n	800ebde <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800eaf6:	4b87      	ldr	r3, [pc, #540]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eaf8:	685b      	ldr	r3, [r3, #4]
 800eafa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d108      	bne.n	800eb14 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800eb02:	4b84      	ldr	r3, [pc, #528]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eb04:	685b      	ldr	r3, [r3, #4]
 800eb06:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eb0a:	4a83      	ldr	r2, [pc, #524]	@ (800ed18 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800eb0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb10:	613b      	str	r3, [r7, #16]
 800eb12:	e007      	b.n	800eb24 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800eb14:	4b7f      	ldr	r3, [pc, #508]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eb16:	685b      	ldr	r3, [r3, #4]
 800eb18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eb1c:	4a7f      	ldr	r2, [pc, #508]	@ (800ed1c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800eb1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb22:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800eb24:	4b7b      	ldr	r3, [pc, #492]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eb26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb2a:	0e1b      	lsrs	r3, r3, #24
 800eb2c:	f003 030f 	and.w	r3, r3, #15
 800eb30:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800eb32:	4b78      	ldr	r3, [pc, #480]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eb34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb38:	099b      	lsrs	r3, r3, #6
 800eb3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb3e:	693a      	ldr	r2, [r7, #16]
 800eb40:	fb03 f202 	mul.w	r2, r3, r2
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb4a:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800eb4c:	4b71      	ldr	r3, [pc, #452]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eb4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eb52:	0a1b      	lsrs	r3, r3, #8
 800eb54:	f003 031f 	and.w	r3, r3, #31
 800eb58:	3301      	adds	r3, #1
 800eb5a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800eb5c:	697a      	ldr	r2, [r7, #20]
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb64:	617b      	str	r3, [r7, #20]
        break;
 800eb66:	e03b      	b.n	800ebe0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800eb68:	4b6a      	ldr	r3, [pc, #424]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eb6a:	685b      	ldr	r3, [r3, #4]
 800eb6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d108      	bne.n	800eb86 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800eb74:	4b67      	ldr	r3, [pc, #412]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eb76:	685b      	ldr	r3, [r3, #4]
 800eb78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eb7c:	4a66      	ldr	r2, [pc, #408]	@ (800ed18 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800eb7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb82:	613b      	str	r3, [r7, #16]
 800eb84:	e007      	b.n	800eb96 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800eb86:	4b63      	ldr	r3, [pc, #396]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eb88:	685b      	ldr	r3, [r3, #4]
 800eb8a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eb8e:	4a63      	ldr	r2, [pc, #396]	@ (800ed1c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800eb90:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb94:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800eb96:	4b5f      	ldr	r3, [pc, #380]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eb98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eb9c:	0e1b      	lsrs	r3, r3, #24
 800eb9e:	f003 030f 	and.w	r3, r3, #15
 800eba2:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800eba4:	4b5b      	ldr	r3, [pc, #364]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800eba6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ebaa:	099b      	lsrs	r3, r3, #6
 800ebac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebb0:	693a      	ldr	r2, [r7, #16]
 800ebb2:	fb03 f202 	mul.w	r2, r3, r2
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebbc:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800ebbe:	4b55      	ldr	r3, [pc, #340]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ebc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ebc4:	f003 031f 	and.w	r3, r3, #31
 800ebc8:	3301      	adds	r3, #1
 800ebca:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800ebcc:	697a      	ldr	r2, [r7, #20]
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebd4:	617b      	str	r3, [r7, #20]
        break;
 800ebd6:	e003      	b.n	800ebe0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800ebd8:	4b51      	ldr	r3, [pc, #324]	@ (800ed20 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800ebda:	617b      	str	r3, [r7, #20]
        break;
 800ebdc:	e000      	b.n	800ebe0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800ebde:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ebe6:	f040 808d 	bne.w	800ed04 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800ebea:	4b4a      	ldr	r3, [pc, #296]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ebec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ebf0:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800ebf2:	68bb      	ldr	r3, [r7, #8]
 800ebf4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800ebf8:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800ebfa:	68bb      	ldr	r3, [r7, #8]
 800ebfc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ec00:	d07c      	beq.n	800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800ec02:	68bb      	ldr	r3, [r7, #8]
 800ec04:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ec08:	d87b      	bhi.n	800ed02 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800ec0a:	68bb      	ldr	r3, [r7, #8]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d004      	beq.n	800ec1a <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800ec10:	68bb      	ldr	r3, [r7, #8]
 800ec12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ec16:	d039      	beq.n	800ec8c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800ec18:	e073      	b.n	800ed02 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800ec1a:	4b3e      	ldr	r3, [pc, #248]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ec1c:	685b      	ldr	r3, [r3, #4]
 800ec1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d108      	bne.n	800ec38 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800ec26:	4b3b      	ldr	r3, [pc, #236]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ec28:	685b      	ldr	r3, [r3, #4]
 800ec2a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ec2e:	4a3a      	ldr	r2, [pc, #232]	@ (800ed18 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800ec30:	fbb2 f3f3 	udiv	r3, r2, r3
 800ec34:	613b      	str	r3, [r7, #16]
 800ec36:	e007      	b.n	800ec48 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800ec38:	4b36      	ldr	r3, [pc, #216]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ec3a:	685b      	ldr	r3, [r3, #4]
 800ec3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ec40:	4a36      	ldr	r2, [pc, #216]	@ (800ed1c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800ec42:	fbb2 f3f3 	udiv	r3, r2, r3
 800ec46:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800ec48:	4b32      	ldr	r3, [pc, #200]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ec4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec4e:	0e1b      	lsrs	r3, r3, #24
 800ec50:	f003 030f 	and.w	r3, r3, #15
 800ec54:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800ec56:	4b2f      	ldr	r3, [pc, #188]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ec58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec5c:	099b      	lsrs	r3, r3, #6
 800ec5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec62:	693a      	ldr	r2, [r7, #16]
 800ec64:	fb03 f202 	mul.w	r2, r3, r2
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ec6e:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800ec70:	4b28      	ldr	r3, [pc, #160]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ec72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ec76:	0a1b      	lsrs	r3, r3, #8
 800ec78:	f003 031f 	and.w	r3, r3, #31
 800ec7c:	3301      	adds	r3, #1
 800ec7e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800ec80:	697a      	ldr	r2, [r7, #20]
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	fbb2 f3f3 	udiv	r3, r2, r3
 800ec88:	617b      	str	r3, [r7, #20]
        break;
 800ec8a:	e03b      	b.n	800ed04 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800ec8c:	4b21      	ldr	r3, [pc, #132]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ec8e:	685b      	ldr	r3, [r3, #4]
 800ec90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d108      	bne.n	800ecaa <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800ec98:	4b1e      	ldr	r3, [pc, #120]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ec9a:	685b      	ldr	r3, [r3, #4]
 800ec9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eca0:	4a1d      	ldr	r2, [pc, #116]	@ (800ed18 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800eca2:	fbb2 f3f3 	udiv	r3, r2, r3
 800eca6:	613b      	str	r3, [r7, #16]
 800eca8:	e007      	b.n	800ecba <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800ecaa:	4b1a      	ldr	r3, [pc, #104]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ecac:	685b      	ldr	r3, [r3, #4]
 800ecae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ecb2:	4a1a      	ldr	r2, [pc, #104]	@ (800ed1c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800ecb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800ecb8:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800ecba:	4b16      	ldr	r3, [pc, #88]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ecbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ecc0:	0e1b      	lsrs	r3, r3, #24
 800ecc2:	f003 030f 	and.w	r3, r3, #15
 800ecc6:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800ecc8:	4b12      	ldr	r3, [pc, #72]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ecca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ecce:	099b      	lsrs	r3, r3, #6
 800ecd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecd4:	693a      	ldr	r2, [r7, #16]
 800ecd6:	fb03 f202 	mul.w	r2, r3, r2
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	fbb2 f3f3 	udiv	r3, r2, r3
 800ece0:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800ece2:	4b0c      	ldr	r3, [pc, #48]	@ (800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ece4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ece8:	f003 031f 	and.w	r3, r3, #31
 800ecec:	3301      	adds	r3, #1
 800ecee:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800ecf0:	697a      	ldr	r2, [r7, #20]
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	fbb2 f3f3 	udiv	r3, r2, r3
 800ecf8:	617b      	str	r3, [r7, #20]
        break;
 800ecfa:	e003      	b.n	800ed04 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800ecfc:	4b08      	ldr	r3, [pc, #32]	@ (800ed20 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800ecfe:	617b      	str	r3, [r7, #20]
        break;
 800ed00:	e000      	b.n	800ed04 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800ed02:	bf00      	nop
      }
    }
  }

  return frequency;
 800ed04:	697b      	ldr	r3, [r7, #20]
}
 800ed06:	4618      	mov	r0, r3
 800ed08:	371c      	adds	r7, #28
 800ed0a:	46bd      	mov	sp, r7
 800ed0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed10:	4770      	bx	lr
 800ed12:	bf00      	nop
 800ed14:	40023800 	.word	0x40023800
 800ed18:	00f42400 	.word	0x00f42400
 800ed1c:	017d7840 	.word	0x017d7840
 800ed20:	00bb8000 	.word	0x00bb8000

0800ed24 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800ed24:	b580      	push	{r7, lr}
 800ed26:	b088      	sub	sp, #32
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800ed30:	2300      	movs	r3, #0
 800ed32:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800ed34:	2300      	movs	r3, #0
 800ed36:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d101      	bne.n	800ed42 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800ed3e:	2301      	movs	r3, #1
 800ed40:	e156      	b.n	800eff0 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ed48:	b2db      	uxtb	r3, r3
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d106      	bne.n	800ed5c <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	2200      	movs	r2, #0
 800ed52:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800ed56:	6878      	ldr	r0, [r7, #4]
 800ed58:	f7f9 fd42 	bl	80087e0 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	2202      	movs	r2, #2
 800ed60:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800ed64:	6878      	ldr	r0, [r7, #4]
 800ed66:	f000 fa85 	bl	800f274 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	68db      	ldr	r3, [r3, #12]
 800ed6e:	2b02      	cmp	r3, #2
 800ed70:	d00c      	beq.n	800ed8c <HAL_SAI_Init+0x68>
 800ed72:	2b02      	cmp	r3, #2
 800ed74:	d80d      	bhi.n	800ed92 <HAL_SAI_Init+0x6e>
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d002      	beq.n	800ed80 <HAL_SAI_Init+0x5c>
 800ed7a:	2b01      	cmp	r3, #1
 800ed7c:	d003      	beq.n	800ed86 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800ed7e:	e008      	b.n	800ed92 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800ed80:	2300      	movs	r3, #0
 800ed82:	61fb      	str	r3, [r7, #28]
      break;
 800ed84:	e006      	b.n	800ed94 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800ed86:	2310      	movs	r3, #16
 800ed88:	61fb      	str	r3, [r7, #28]
      break;
 800ed8a:	e003      	b.n	800ed94 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800ed8c:	2320      	movs	r3, #32
 800ed8e:	61fb      	str	r3, [r7, #28]
      break;
 800ed90:	e000      	b.n	800ed94 <HAL_SAI_Init+0x70>
      break;
 800ed92:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	689b      	ldr	r3, [r3, #8]
 800ed98:	2b03      	cmp	r3, #3
 800ed9a:	d81e      	bhi.n	800edda <HAL_SAI_Init+0xb6>
 800ed9c:	a201      	add	r2, pc, #4	@ (adr r2, 800eda4 <HAL_SAI_Init+0x80>)
 800ed9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eda2:	bf00      	nop
 800eda4:	0800edb5 	.word	0x0800edb5
 800eda8:	0800edbb 	.word	0x0800edbb
 800edac:	0800edc3 	.word	0x0800edc3
 800edb0:	0800edcb 	.word	0x0800edcb
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800edb4:	2300      	movs	r3, #0
 800edb6:	617b      	str	r3, [r7, #20]
    }
    break;
 800edb8:	e010      	b.n	800eddc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800edba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800edbe:	617b      	str	r3, [r7, #20]
    }
    break;
 800edc0:	e00c      	b.n	800eddc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800edc2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800edc6:	617b      	str	r3, [r7, #20]
    }
    break;
 800edc8:	e008      	b.n	800eddc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800edca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800edce:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800edd0:	69fb      	ldr	r3, [r7, #28]
 800edd2:	f043 0301 	orr.w	r3, r3, #1
 800edd6:	61fb      	str	r3, [r7, #28]
    }
    break;
 800edd8:	e000      	b.n	800eddc <HAL_SAI_Init+0xb8>
    default:
      break;
 800edda:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	4a85      	ldr	r2, [pc, #532]	@ (800eff8 <HAL_SAI_Init+0x2d4>)
 800ede2:	4293      	cmp	r3, r2
 800ede4:	d004      	beq.n	800edf0 <HAL_SAI_Init+0xcc>
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	4a84      	ldr	r2, [pc, #528]	@ (800effc <HAL_SAI_Init+0x2d8>)
 800edec:	4293      	cmp	r3, r2
 800edee:	d103      	bne.n	800edf8 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800edf0:	4a83      	ldr	r2, [pc, #524]	@ (800f000 <HAL_SAI_Init+0x2dc>)
 800edf2:	69fb      	ldr	r3, [r7, #28]
 800edf4:	6013      	str	r3, [r2, #0]
 800edf6:	e002      	b.n	800edfe <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800edf8:	4a82      	ldr	r2, [pc, #520]	@ (800f004 <HAL_SAI_Init+0x2e0>)
 800edfa:	69fb      	ldr	r3, [r7, #28]
 800edfc:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	69db      	ldr	r3, [r3, #28]
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d04c      	beq.n	800eea0 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800ee06:	2300      	movs	r3, #0
 800ee08:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	4a7a      	ldr	r2, [pc, #488]	@ (800eff8 <HAL_SAI_Init+0x2d4>)
 800ee10:	4293      	cmp	r3, r2
 800ee12:	d004      	beq.n	800ee1e <HAL_SAI_Init+0xfa>
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	4a78      	ldr	r2, [pc, #480]	@ (800effc <HAL_SAI_Init+0x2d8>)
 800ee1a:	4293      	cmp	r3, r2
 800ee1c:	d104      	bne.n	800ee28 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800ee1e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800ee22:	f7ff fe3f 	bl	800eaa4 <HAL_RCCEx_GetPeriphCLKFreq>
 800ee26:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	4a76      	ldr	r2, [pc, #472]	@ (800f008 <HAL_SAI_Init+0x2e4>)
 800ee2e:	4293      	cmp	r3, r2
 800ee30:	d004      	beq.n	800ee3c <HAL_SAI_Init+0x118>
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	4a75      	ldr	r2, [pc, #468]	@ (800f00c <HAL_SAI_Init+0x2e8>)
 800ee38:	4293      	cmp	r3, r2
 800ee3a:	d104      	bne.n	800ee46 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800ee3c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800ee40:	f7ff fe30 	bl	800eaa4 <HAL_RCCEx_GetPeriphCLKFreq>
 800ee44:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800ee46:	693a      	ldr	r2, [r7, #16]
 800ee48:	4613      	mov	r3, r2
 800ee4a:	009b      	lsls	r3, r3, #2
 800ee4c:	4413      	add	r3, r2
 800ee4e:	005b      	lsls	r3, r3, #1
 800ee50:	461a      	mov	r2, r3
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	69db      	ldr	r3, [r3, #28]
 800ee56:	025b      	lsls	r3, r3, #9
 800ee58:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee5c:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	4a6b      	ldr	r2, [pc, #428]	@ (800f010 <HAL_SAI_Init+0x2ec>)
 800ee62:	fba2 2303 	umull	r2, r3, r2, r3
 800ee66:	08da      	lsrs	r2, r3, #3
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800ee6c:	68f9      	ldr	r1, [r7, #12]
 800ee6e:	4b68      	ldr	r3, [pc, #416]	@ (800f010 <HAL_SAI_Init+0x2ec>)
 800ee70:	fba3 2301 	umull	r2, r3, r3, r1
 800ee74:	08da      	lsrs	r2, r3, #3
 800ee76:	4613      	mov	r3, r2
 800ee78:	009b      	lsls	r3, r3, #2
 800ee7a:	4413      	add	r3, r2
 800ee7c:	005b      	lsls	r3, r3, #1
 800ee7e:	1aca      	subs	r2, r1, r3
 800ee80:	2a08      	cmp	r2, #8
 800ee82:	d904      	bls.n	800ee8e <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	6a1b      	ldr	r3, [r3, #32]
 800ee88:	1c5a      	adds	r2, r3, #1
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee92:	2b04      	cmp	r3, #4
 800ee94:	d104      	bne.n	800eea0 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	6a1b      	ldr	r3, [r3, #32]
 800ee9a:	085a      	lsrs	r2, r3, #1
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	685b      	ldr	r3, [r3, #4]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d003      	beq.n	800eeb0 <HAL_SAI_Init+0x18c>
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	685b      	ldr	r3, [r3, #4]
 800eeac:	2b02      	cmp	r3, #2
 800eeae:	d109      	bne.n	800eec4 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eeb4:	2b01      	cmp	r3, #1
 800eeb6:	d101      	bne.n	800eebc <HAL_SAI_Init+0x198>
 800eeb8:	2300      	movs	r3, #0
 800eeba:	e001      	b.n	800eec0 <HAL_SAI_Init+0x19c>
 800eebc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eec0:	61bb      	str	r3, [r7, #24]
 800eec2:	e008      	b.n	800eed6 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eec8:	2b01      	cmp	r3, #1
 800eeca:	d102      	bne.n	800eed2 <HAL_SAI_Init+0x1ae>
 800eecc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eed0:	e000      	b.n	800eed4 <HAL_SAI_Init+0x1b0>
 800eed2:	2300      	movs	r3, #0
 800eed4:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	6819      	ldr	r1, [r3, #0]
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681a      	ldr	r2, [r3, #0]
 800eee0:	4b4c      	ldr	r3, [pc, #304]	@ (800f014 <HAL_SAI_Init+0x2f0>)
 800eee2:	400b      	ands	r3, r1
 800eee4:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	6819      	ldr	r1, [r3, #0]
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	685a      	ldr	r2, [r3, #4]
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eef4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800eefa:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef00:	431a      	orrs	r2, r3
 800ef02:	69bb      	ldr	r3, [r7, #24]
 800ef04:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800ef06:	697b      	ldr	r3, [r7, #20]
 800ef08:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800ef0e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	691b      	ldr	r3, [r3, #16]
 800ef14:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ef1a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	6a1b      	ldr	r3, [r3, #32]
 800ef20:	051b      	lsls	r3, r3, #20
 800ef22:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	430a      	orrs	r2, r1
 800ef2a:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	6859      	ldr	r1, [r3, #4]
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	681a      	ldr	r2, [r3, #0]
 800ef36:	4b38      	ldr	r3, [pc, #224]	@ (800f018 <HAL_SAI_Init+0x2f4>)
 800ef38:	400b      	ands	r3, r1
 800ef3a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	6859      	ldr	r1, [r3, #4]
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	699a      	ldr	r2, [r3, #24]
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef4a:	431a      	orrs	r2, r3
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef50:	431a      	orrs	r2, r3
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	430a      	orrs	r2, r1
 800ef58:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	6899      	ldr	r1, [r3, #8]
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	681a      	ldr	r2, [r3, #0]
 800ef64:	4b2d      	ldr	r3, [pc, #180]	@ (800f01c <HAL_SAI_Init+0x2f8>)
 800ef66:	400b      	ands	r3, r1
 800ef68:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	6899      	ldr	r1, [r3, #8]
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef74:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800ef7a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800ef80:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800ef86:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ef8c:	3b01      	subs	r3, #1
 800ef8e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800ef90:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	430a      	orrs	r2, r1
 800ef98:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	68d9      	ldr	r1, [r3, #12]
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	681a      	ldr	r2, [r3, #0]
 800efa4:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800efa8:	400b      	ands	r3, r1
 800efaa:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	68d9      	ldr	r1, [r3, #12]
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800efba:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800efc0:	041b      	lsls	r3, r3, #16
 800efc2:	431a      	orrs	r2, r3
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800efc8:	3b01      	subs	r3, #1
 800efca:	021b      	lsls	r3, r3, #8
 800efcc:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	430a      	orrs	r2, r1
 800efd4:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	2200      	movs	r2, #0
 800efda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	2201      	movs	r2, #1
 800efe2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	2200      	movs	r2, #0
 800efea:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800efee:	2300      	movs	r3, #0
}
 800eff0:	4618      	mov	r0, r3
 800eff2:	3720      	adds	r7, #32
 800eff4:	46bd      	mov	sp, r7
 800eff6:	bd80      	pop	{r7, pc}
 800eff8:	40015804 	.word	0x40015804
 800effc:	40015824 	.word	0x40015824
 800f000:	40015800 	.word	0x40015800
 800f004:	40015c00 	.word	0x40015c00
 800f008:	40015c04 	.word	0x40015c04
 800f00c:	40015c24 	.word	0x40015c24
 800f010:	cccccccd 	.word	0xcccccccd
 800f014:	ff05c010 	.word	0xff05c010
 800f018:	ffff1ff0 	.word	0xffff1ff0
 800f01c:	fff88000 	.word	0xfff88000

0800f020 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800f020:	b580      	push	{r7, lr}
 800f022:	b082      	sub	sp, #8
 800f024:	af00      	add	r7, sp, #0
 800f026:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d101      	bne.n	800f032 <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800f02e:	2301      	movs	r3, #1
 800f030:	e027      	b.n	800f082 <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	2202      	movs	r2, #2
 800f036:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	2200      	movs	r2, #0
 800f040:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	f04f 32ff 	mov.w	r2, #4294967295
 800f04a:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800f04c:	6878      	ldr	r0, [r7, #4]
 800f04e:	f000 f911 	bl	800f274 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	685a      	ldr	r2, [r3, #4]
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	f042 0208 	orr.w	r2, r2, #8
 800f060:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800f062:	6878      	ldr	r0, [r7, #4]
 800f064:	f7f9 fc9a 	bl	800899c <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	2200      	movs	r2, #0
 800f06c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	2200      	movs	r2, #0
 800f074:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	2200      	movs	r2, #0
 800f07c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800f080:	2300      	movs	r3, #0
}
 800f082:	4618      	mov	r0, r3
 800f084:	3708      	adds	r7, #8
 800f086:	46bd      	mov	sp, r7
 800f088:	bd80      	pop	{r7, pc}
	...

0800f08c <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800f08c:	b580      	push	{r7, lr}
 800f08e:	b086      	sub	sp, #24
 800f090:	af00      	add	r7, sp, #0
 800f092:	60f8      	str	r0, [r7, #12]
 800f094:	60b9      	str	r1, [r7, #8]
 800f096:	4613      	mov	r3, r2
 800f098:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800f09a:	f7fb fb43 	bl	800a724 <HAL_GetTick>
 800f09e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 800f0a0:	68bb      	ldr	r3, [r7, #8]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d002      	beq.n	800f0ac <HAL_SAI_Transmit_DMA+0x20>
 800f0a6:	88fb      	ldrh	r3, [r7, #6]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d101      	bne.n	800f0b0 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800f0ac:	2301      	movs	r3, #1
 800f0ae:	e093      	b.n	800f1d8 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f0b6:	b2db      	uxtb	r3, r3
 800f0b8:	2b01      	cmp	r3, #1
 800f0ba:	f040 808c 	bne.w	800f1d6 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f0c4:	2b01      	cmp	r3, #1
 800f0c6:	d101      	bne.n	800f0cc <HAL_SAI_Transmit_DMA+0x40>
 800f0c8:	2302      	movs	r3, #2
 800f0ca:	e085      	b.n	800f1d8 <HAL_SAI_Transmit_DMA+0x14c>
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	2201      	movs	r2, #1
 800f0d0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	68ba      	ldr	r2, [r7, #8]
 800f0d8:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	88fa      	ldrh	r2, [r7, #6]
 800f0de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	88fa      	ldrh	r2, [r7, #6]
 800f0e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	2212      	movs	r2, #18
 800f0f6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f0fe:	4a38      	ldr	r2, [pc, #224]	@ (800f1e0 <HAL_SAI_Transmit_DMA+0x154>)
 800f100:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f106:	4a37      	ldr	r2, [pc, #220]	@ (800f1e4 <HAL_SAI_Transmit_DMA+0x158>)
 800f108:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f10e:	4a36      	ldr	r2, [pc, #216]	@ (800f1e8 <HAL_SAI_Transmit_DMA+0x15c>)
 800f110:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f116:	2200      	movs	r2, #0
 800f118:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f122:	4619      	mov	r1, r3
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	331c      	adds	r3, #28
 800f12a:	461a      	mov	r2, r3
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f132:	f7fc f90f 	bl	800b354 <HAL_DMA_Start_IT>
 800f136:	4603      	mov	r3, r0
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d005      	beq.n	800f148 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	2200      	movs	r2, #0
 800f140:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800f144:	2301      	movs	r3, #1
 800f146:	e047      	b.n	800f1d8 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f148:	2100      	movs	r1, #0
 800f14a:	68f8      	ldr	r0, [r7, #12]
 800f14c:	f000 f85c 	bl	800f208 <SAI_InterruptFlag>
 800f150:	4601      	mov	r1, r0
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	691a      	ldr	r2, [r3, #16]
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	430a      	orrs	r2, r1
 800f15e:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	681a      	ldr	r2, [r3, #0]
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800f16e:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800f170:	e015      	b.n	800f19e <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800f172:	f7fb fad7 	bl	800a724 <HAL_GetTick>
 800f176:	4602      	mov	r2, r0
 800f178:	697b      	ldr	r3, [r7, #20]
 800f17a:	1ad3      	subs	r3, r2, r3
 800f17c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f180:	d90d      	bls.n	800f19e <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f188:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	2200      	movs	r2, #0
 800f196:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800f19a:	2303      	movs	r3, #3
 800f19c:	e01c      	b.n	800f1d8 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	695b      	ldr	r3, [r3, #20]
 800f1a4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d0e2      	beq.n	800f172 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d107      	bne.n	800f1ca <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	681a      	ldr	r2, [r3, #0]
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800f1c8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	2200      	movs	r2, #0
 800f1ce:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	e000      	b.n	800f1d8 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800f1d6:	2302      	movs	r3, #2
  }
}
 800f1d8:	4618      	mov	r0, r3
 800f1da:	3718      	adds	r7, #24
 800f1dc:	46bd      	mov	sp, r7
 800f1de:	bd80      	pop	{r7, pc}
 800f1e0:	0800f345 	.word	0x0800f345
 800f1e4:	0800f2e5 	.word	0x0800f2e5
 800f1e8:	0800f361 	.word	0x0800f361

0800f1ec <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 800f1ec:	b480      	push	{r7}
 800f1ee:	b083      	sub	sp, #12
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
  return hsai->State;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f1fa:	b2db      	uxtb	r3, r3
}
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	370c      	adds	r7, #12
 800f200:	46bd      	mov	sp, r7
 800f202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f206:	4770      	bx	lr

0800f208 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800f208:	b480      	push	{r7}
 800f20a:	b085      	sub	sp, #20
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
 800f210:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800f212:	2301      	movs	r3, #1
 800f214:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800f216:	683b      	ldr	r3, [r7, #0]
 800f218:	2b01      	cmp	r3, #1
 800f21a:	d103      	bne.n	800f224 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	f043 0308 	orr.w	r3, r3, #8
 800f222:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f228:	2b08      	cmp	r3, #8
 800f22a:	d10b      	bne.n	800f244 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800f230:	2b03      	cmp	r3, #3
 800f232:	d003      	beq.n	800f23c <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	685b      	ldr	r3, [r3, #4]
 800f238:	2b01      	cmp	r3, #1
 800f23a:	d103      	bne.n	800f244 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	f043 0310 	orr.w	r3, r3, #16
 800f242:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	685b      	ldr	r3, [r3, #4]
 800f248:	2b03      	cmp	r3, #3
 800f24a:	d003      	beq.n	800f254 <SAI_InterruptFlag+0x4c>
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	685b      	ldr	r3, [r3, #4]
 800f250:	2b02      	cmp	r3, #2
 800f252:	d104      	bne.n	800f25e <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800f25a:	60fb      	str	r3, [r7, #12]
 800f25c:	e003      	b.n	800f266 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	f043 0304 	orr.w	r3, r3, #4
 800f264:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800f266:	68fb      	ldr	r3, [r7, #12]
}
 800f268:	4618      	mov	r0, r3
 800f26a:	3714      	adds	r7, #20
 800f26c:	46bd      	mov	sp, r7
 800f26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f272:	4770      	bx	lr

0800f274 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800f274:	b480      	push	{r7}
 800f276:	b085      	sub	sp, #20
 800f278:	af00      	add	r7, sp, #0
 800f27a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800f27c:	4b17      	ldr	r3, [pc, #92]	@ (800f2dc <SAI_Disable+0x68>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	4a17      	ldr	r2, [pc, #92]	@ (800f2e0 <SAI_Disable+0x6c>)
 800f282:	fba2 2303 	umull	r2, r3, r2, r3
 800f286:	0b1b      	lsrs	r3, r3, #12
 800f288:	009b      	lsls	r3, r3, #2
 800f28a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800f28c:	2300      	movs	r3, #0
 800f28e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	681a      	ldr	r2, [r3, #0]
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800f29e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	1e5a      	subs	r2, r3, #1
 800f2a4:	60fa      	str	r2, [r7, #12]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d10a      	bne.n	800f2c0 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f2b0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800f2ba:	2303      	movs	r3, #3
 800f2bc:	72fb      	strb	r3, [r7, #11]
      break;
 800f2be:	e006      	b.n	800f2ce <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d1e8      	bne.n	800f2a0 <SAI_Disable+0x2c>

  return status;
 800f2ce:	7afb      	ldrb	r3, [r7, #11]
}
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	3714      	adds	r7, #20
 800f2d4:	46bd      	mov	sp, r7
 800f2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2da:	4770      	bx	lr
 800f2dc:	20000054 	.word	0x20000054
 800f2e0:	95cbec1b 	.word	0x95cbec1b

0800f2e4 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800f2e4:	b580      	push	{r7, lr}
 800f2e6:	b084      	sub	sp, #16
 800f2e8:	af00      	add	r7, sp, #0
 800f2ea:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2f0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	69db      	ldr	r3, [r3, #28]
 800f2f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f2fa:	d01c      	beq.n	800f336 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	2200      	movs	r2, #0
 800f300:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	681a      	ldr	r2, [r3, #0]
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f312:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f314:	2100      	movs	r1, #0
 800f316:	68f8      	ldr	r0, [r7, #12]
 800f318:	f7ff ff76 	bl	800f208 <SAI_InterruptFlag>
 800f31c:	4603      	mov	r3, r0
 800f31e:	43d9      	mvns	r1, r3
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	691a      	ldr	r2, [r3, #16]
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	400a      	ands	r2, r1
 800f32c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	2201      	movs	r2, #1
 800f332:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800f336:	68f8      	ldr	r0, [r7, #12]
 800f338:	f7f7 f816 	bl	8006368 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800f33c:	bf00      	nop
 800f33e:	3710      	adds	r7, #16
 800f340:	46bd      	mov	sp, r7
 800f342:	bd80      	pop	{r7, pc}

0800f344 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f344:	b580      	push	{r7, lr}
 800f346:	b084      	sub	sp, #16
 800f348:	af00      	add	r7, sp, #0
 800f34a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f350:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800f352:	68f8      	ldr	r0, [r7, #12]
 800f354:	f7f7 f812 	bl	800637c <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800f358:	bf00      	nop
 800f35a:	3710      	adds	r7, #16
 800f35c:	46bd      	mov	sp, r7
 800f35e:	bd80      	pop	{r7, pc}

0800f360 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800f360:	b580      	push	{r7, lr}
 800f362:	b084      	sub	sp, #16
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f36c:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f374:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f378:	68fb      	ldr	r3, [r7, #12]
 800f37a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f384:	2b01      	cmp	r3, #1
 800f386:	d004      	beq.n	800f392 <SAI_DMAError+0x32>
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f38c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f38e:	2b01      	cmp	r3, #1
 800f390:	d112      	bne.n	800f3b8 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	681a      	ldr	r2, [r3, #0]
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f3a0:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800f3a2:	68f8      	ldr	r0, [r7, #12]
 800f3a4:	f7ff ff66 	bl	800f274 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	2201      	movs	r2, #1
 800f3ac:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	2200      	movs	r2, #0
 800f3b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800f3b8:	68f8      	ldr	r0, [r7, #12]
 800f3ba:	f7f6 ffe9 	bl	8006390 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800f3be:	bf00      	nop
 800f3c0:	3710      	adds	r7, #16
 800f3c2:	46bd      	mov	sp, r7
 800f3c4:	bd80      	pop	{r7, pc}

0800f3c6 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800f3c6:	b580      	push	{r7, lr}
 800f3c8:	b082      	sub	sp, #8
 800f3ca:	af00      	add	r7, sp, #0
 800f3cc:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d101      	bne.n	800f3d8 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	e022      	b.n	800f41e <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f3de:	b2db      	uxtb	r3, r3
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d105      	bne.n	800f3f0 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	2200      	movs	r2, #0
 800f3e8:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800f3ea:	6878      	ldr	r0, [r7, #4]
 800f3ec:	f7f8 ffe0 	bl	80083b0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	2203      	movs	r2, #3
 800f3f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800f3f8:	6878      	ldr	r0, [r7, #4]
 800f3fa:	f000 f815 	bl	800f428 <HAL_SD_InitCard>
 800f3fe:	4603      	mov	r3, r0
 800f400:	2b00      	cmp	r3, #0
 800f402:	d001      	beq.n	800f408 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800f404:	2301      	movs	r3, #1
 800f406:	e00a      	b.n	800f41e <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	2200      	movs	r2, #0
 800f40c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	2200      	movs	r2, #0
 800f412:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	2201      	movs	r2, #1
 800f418:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800f41c:	2300      	movs	r3, #0
}
 800f41e:	4618      	mov	r0, r3
 800f420:	3708      	adds	r7, #8
 800f422:	46bd      	mov	sp, r7
 800f424:	bd80      	pop	{r7, pc}
	...

0800f428 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800f428:	b5b0      	push	{r4, r5, r7, lr}
 800f42a:	b08e      	sub	sp, #56	@ 0x38
 800f42c:	af04      	add	r7, sp, #16
 800f42e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800f430:	2300      	movs	r3, #0
 800f432:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800f434:	2300      	movs	r3, #0
 800f436:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800f438:	2300      	movs	r3, #0
 800f43a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800f43c:	2300      	movs	r3, #0
 800f43e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800f440:	2300      	movs	r3, #0
 800f442:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800f444:	2376      	movs	r3, #118	@ 0x76
 800f446:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	681d      	ldr	r5, [r3, #0]
 800f44c:	466c      	mov	r4, sp
 800f44e:	f107 0314 	add.w	r3, r7, #20
 800f452:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f456:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f45a:	f107 0308 	add.w	r3, r7, #8
 800f45e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f460:	4628      	mov	r0, r5
 800f462:	f002 f99d 	bl	80117a0 <SDMMC_Init>
 800f466:	4603      	mov	r3, r0
 800f468:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 800f46c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f470:	2b00      	cmp	r3, #0
 800f472:	d001      	beq.n	800f478 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800f474:	2301      	movs	r3, #1
 800f476:	e059      	b.n	800f52c <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	685a      	ldr	r2, [r3, #4]
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800f486:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	4618      	mov	r0, r3
 800f48e:	f002 f9d1 	bl	8011834 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	685a      	ldr	r2, [r3, #4]
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f4a0:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800f4a2:	2002      	movs	r0, #2
 800f4a4:	f7fb f94a 	bl	800a73c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800f4a8:	6878      	ldr	r0, [r7, #4]
 800f4aa:	f000 ff59 	bl	8010360 <SD_PowerON>
 800f4ae:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f4b0:	6a3b      	ldr	r3, [r7, #32]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d00b      	beq.n	800f4ce <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	2201      	movs	r2, #1
 800f4ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f4c2:	6a3b      	ldr	r3, [r7, #32]
 800f4c4:	431a      	orrs	r2, r3
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800f4ca:	2301      	movs	r3, #1
 800f4cc:	e02e      	b.n	800f52c <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800f4ce:	6878      	ldr	r0, [r7, #4]
 800f4d0:	f000 fe78 	bl	80101c4 <SD_InitCard>
 800f4d4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f4d6:	6a3b      	ldr	r3, [r7, #32]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d00b      	beq.n	800f4f4 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	2201      	movs	r2, #1
 800f4e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f4e8:	6a3b      	ldr	r3, [r7, #32]
 800f4ea:	431a      	orrs	r2, r3
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800f4f0:	2301      	movs	r3, #1
 800f4f2:	e01b      	b.n	800f52c <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	f002 fa2b 	bl	8011958 <SDMMC_CmdBlockLength>
 800f502:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f504:	6a3b      	ldr	r3, [r7, #32]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d00f      	beq.n	800f52a <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	4a09      	ldr	r2, [pc, #36]	@ (800f534 <HAL_SD_InitCard+0x10c>)
 800f510:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f516:	6a3b      	ldr	r3, [r7, #32]
 800f518:	431a      	orrs	r2, r3
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	2201      	movs	r2, #1
 800f522:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800f526:	2301      	movs	r3, #1
 800f528:	e000      	b.n	800f52c <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 800f52a:	2300      	movs	r3, #0
}
 800f52c:	4618      	mov	r0, r3
 800f52e:	3728      	adds	r7, #40	@ 0x28
 800f530:	46bd      	mov	sp, r7
 800f532:	bdb0      	pop	{r4, r5, r7, pc}
 800f534:	004005ff 	.word	0x004005ff

0800f538 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800f538:	b580      	push	{r7, lr}
 800f53a:	b08c      	sub	sp, #48	@ 0x30
 800f53c:	af00      	add	r7, sp, #0
 800f53e:	60f8      	str	r0, [r7, #12]
 800f540:	60b9      	str	r1, [r7, #8]
 800f542:	607a      	str	r2, [r7, #4]
 800f544:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800f54a:	68bb      	ldr	r3, [r7, #8]
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d107      	bne.n	800f560 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f554:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800f55c:	2301      	movs	r3, #1
 800f55e:	e0c3      	b.n	800f6e8 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f566:	b2db      	uxtb	r3, r3
 800f568:	2b01      	cmp	r3, #1
 800f56a:	f040 80bc 	bne.w	800f6e6 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	2200      	movs	r2, #0
 800f572:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800f574:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	441a      	add	r2, r3
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f57e:	429a      	cmp	r2, r3
 800f580:	d907      	bls.n	800f592 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f586:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800f58e:	2301      	movs	r3, #1
 800f590:	e0aa      	b.n	800f6e8 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	2203      	movs	r2, #3
 800f596:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	2200      	movs	r2, #0
 800f5a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800f5b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5b6:	4a4e      	ldr	r2, [pc, #312]	@ (800f6f0 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800f5b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5be:	4a4d      	ldr	r2, [pc, #308]	@ (800f6f4 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800f5c0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5c6:	2200      	movs	r2, #0
 800f5c8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5ce:	2200      	movs	r2, #0
 800f5d0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5e2:	689a      	ldr	r2, [r3, #8]
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	430a      	orrs	r2, r1
 800f5ec:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	3380      	adds	r3, #128	@ 0x80
 800f5f8:	4619      	mov	r1, r3
 800f5fa:	68ba      	ldr	r2, [r7, #8]
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	025b      	lsls	r3, r3, #9
 800f600:	089b      	lsrs	r3, r3, #2
 800f602:	f7fb fea7 	bl	800b354 <HAL_DMA_Start_IT>
 800f606:	4603      	mov	r3, r0
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d017      	beq.n	800f63c <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800f61a:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	4a35      	ldr	r2, [pc, #212]	@ (800f6f8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800f622:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f628:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	2201      	movs	r2, #1
 800f634:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800f638:	2301      	movs	r3, #1
 800f63a:	e055      	b.n	800f6e8 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	f042 0208 	orr.w	r2, r2, #8
 800f64a:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800f64c:	68fb      	ldr	r3, [r7, #12]
 800f64e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f650:	2b01      	cmp	r3, #1
 800f652:	d002      	beq.n	800f65a <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800f654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f656:	025b      	lsls	r3, r3, #9
 800f658:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f65a:	f04f 33ff 	mov.w	r3, #4294967295
 800f65e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800f660:	683b      	ldr	r3, [r7, #0]
 800f662:	025b      	lsls	r3, r3, #9
 800f664:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800f666:	2390      	movs	r3, #144	@ 0x90
 800f668:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f66a:	2302      	movs	r3, #2
 800f66c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f66e:	2300      	movs	r3, #0
 800f670:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800f672:	2301      	movs	r3, #1
 800f674:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	f107 0210 	add.w	r2, r7, #16
 800f67e:	4611      	mov	r1, r2
 800f680:	4618      	mov	r0, r3
 800f682:	f002 f93d 	bl	8011900 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800f686:	683b      	ldr	r3, [r7, #0]
 800f688:	2b01      	cmp	r3, #1
 800f68a:	d90a      	bls.n	800f6a2 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	2282      	movs	r2, #130	@ 0x82
 800f690:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f698:	4618      	mov	r0, r3
 800f69a:	f002 f9a1 	bl	80119e0 <SDMMC_CmdReadMultiBlock>
 800f69e:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800f6a0:	e009      	b.n	800f6b6 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	2281      	movs	r2, #129	@ 0x81
 800f6a6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f002 f974 	bl	801199c <SDMMC_CmdReadSingleBlock>
 800f6b4:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800f6b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d012      	beq.n	800f6e2 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	4a0d      	ldr	r2, [pc, #52]	@ (800f6f8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800f6c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f6c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6ca:	431a      	orrs	r2, r3
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	2201      	movs	r2, #1
 800f6d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	2200      	movs	r2, #0
 800f6dc:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800f6de:	2301      	movs	r3, #1
 800f6e0:	e002      	b.n	800f6e8 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800f6e2:	2300      	movs	r3, #0
 800f6e4:	e000      	b.n	800f6e8 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800f6e6:	2302      	movs	r3, #2
  }
}
 800f6e8:	4618      	mov	r0, r3
 800f6ea:	3730      	adds	r7, #48	@ 0x30
 800f6ec:	46bd      	mov	sp, r7
 800f6ee:	bd80      	pop	{r7, pc}
 800f6f0:	0800ffd3 	.word	0x0800ffd3
 800f6f4:	08010045 	.word	0x08010045
 800f6f8:	004005ff 	.word	0x004005ff

0800f6fc <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800f6fc:	b580      	push	{r7, lr}
 800f6fe:	b08c      	sub	sp, #48	@ 0x30
 800f700:	af00      	add	r7, sp, #0
 800f702:	60f8      	str	r0, [r7, #12]
 800f704:	60b9      	str	r1, [r7, #8]
 800f706:	607a      	str	r2, [r7, #4]
 800f708:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800f70e:	68bb      	ldr	r3, [r7, #8]
 800f710:	2b00      	cmp	r3, #0
 800f712:	d107      	bne.n	800f724 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f718:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800f720:	2301      	movs	r3, #1
 800f722:	e0c6      	b.n	800f8b2 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f72a:	b2db      	uxtb	r3, r3
 800f72c:	2b01      	cmp	r3, #1
 800f72e:	f040 80bf 	bne.w	800f8b0 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	2200      	movs	r2, #0
 800f736:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800f738:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	441a      	add	r2, r3
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f742:	429a      	cmp	r2, r3
 800f744:	d907      	bls.n	800f756 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f74a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800f752:	2301      	movs	r3, #1
 800f754:	e0ad      	b.n	800f8b2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	2203      	movs	r2, #3
 800f75a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	2200      	movs	r2, #0
 800f764:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	f042 021a 	orr.w	r2, r2, #26
 800f774:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f77a:	4a50      	ldr	r2, [pc, #320]	@ (800f8bc <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800f77c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f782:	4a4f      	ldr	r2, [pc, #316]	@ (800f8c0 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800f784:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f78a:	2200      	movs	r2, #0
 800f78c:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f792:	2b01      	cmp	r3, #1
 800f794:	d002      	beq.n	800f79c <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800f796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f798:	025b      	lsls	r3, r3, #9
 800f79a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800f79c:	683b      	ldr	r3, [r7, #0]
 800f79e:	2b01      	cmp	r3, #1
 800f7a0:	d90a      	bls.n	800f7b8 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	22a0      	movs	r2, #160	@ 0xa0
 800f7a6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	f002 f95a 	bl	8011a68 <SDMMC_CmdWriteMultiBlock>
 800f7b4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800f7b6:	e009      	b.n	800f7cc <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	2290      	movs	r2, #144	@ 0x90
 800f7bc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	f002 f92d 	bl	8011a24 <SDMMC_CmdWriteSingleBlock>
 800f7ca:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800f7cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d012      	beq.n	800f7f8 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	4a3b      	ldr	r2, [pc, #236]	@ (800f8c4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800f7d8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f7de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7e0:	431a      	orrs	r2, r3
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	2201      	movs	r2, #1
 800f7ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800f7ee:	68fb      	ldr	r3, [r7, #12]
 800f7f0:	2200      	movs	r2, #0
 800f7f2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800f7f4:	2301      	movs	r3, #1
 800f7f6:	e05c      	b.n	800f8b2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	f042 0208 	orr.w	r2, r2, #8
 800f806:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f80c:	2240      	movs	r2, #64	@ 0x40
 800f80e:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f820:	689a      	ldr	r2, [r3, #8]
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	430a      	orrs	r2, r1
 800f82a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800f82c:	68fb      	ldr	r3, [r7, #12]
 800f82e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800f830:	68b9      	ldr	r1, [r7, #8]
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	3380      	adds	r3, #128	@ 0x80
 800f838:	461a      	mov	r2, r3
 800f83a:	683b      	ldr	r3, [r7, #0]
 800f83c:	025b      	lsls	r3, r3, #9
 800f83e:	089b      	lsrs	r3, r3, #2
 800f840:	f7fb fd88 	bl	800b354 <HAL_DMA_Start_IT>
 800f844:	4603      	mov	r3, r0
 800f846:	2b00      	cmp	r3, #0
 800f848:	d01a      	beq.n	800f880 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	f022 021a 	bic.w	r2, r2, #26
 800f858:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	4a19      	ldr	r2, [pc, #100]	@ (800f8c4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800f860:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f866:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	2201      	movs	r2, #1
 800f872:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	2200      	movs	r2, #0
 800f87a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800f87c:	2301      	movs	r3, #1
 800f87e:	e018      	b.n	800f8b2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f880:	f04f 33ff 	mov.w	r3, #4294967295
 800f884:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800f886:	683b      	ldr	r3, [r7, #0]
 800f888:	025b      	lsls	r3, r3, #9
 800f88a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800f88c:	2390      	movs	r3, #144	@ 0x90
 800f88e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800f890:	2300      	movs	r3, #0
 800f892:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f894:	2300      	movs	r3, #0
 800f896:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800f898:	2301      	movs	r3, #1
 800f89a:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	f107 0210 	add.w	r2, r7, #16
 800f8a4:	4611      	mov	r1, r2
 800f8a6:	4618      	mov	r0, r3
 800f8a8:	f002 f82a 	bl	8011900 <SDMMC_ConfigData>

      return HAL_OK;
 800f8ac:	2300      	movs	r3, #0
 800f8ae:	e000      	b.n	800f8b2 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800f8b0:	2302      	movs	r3, #2
  }
}
 800f8b2:	4618      	mov	r0, r3
 800f8b4:	3730      	adds	r7, #48	@ 0x30
 800f8b6:	46bd      	mov	sp, r7
 800f8b8:	bd80      	pop	{r7, pc}
 800f8ba:	bf00      	nop
 800f8bc:	0800ffa9 	.word	0x0800ffa9
 800f8c0:	08010045 	.word	0x08010045
 800f8c4:	004005ff 	.word	0x004005ff

0800f8c8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800f8c8:	b580      	push	{r7, lr}
 800f8ca:	b084      	sub	sp, #16
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8d4:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f8dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d008      	beq.n	800f8f6 <HAL_SD_IRQHandler+0x2e>
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	f003 0308 	and.w	r3, r3, #8
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d003      	beq.n	800f8f6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800f8ee:	6878      	ldr	r0, [r7, #4]
 800f8f0:	f000 fdec 	bl	80104cc <SD_Read_IT>
 800f8f4:	e15a      	b.n	800fbac <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f8fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f900:	2b00      	cmp	r3, #0
 800f902:	f000 808d 	beq.w	800fa20 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f90e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	681a      	ldr	r2, [r3, #0]
 800f91a:	4b9a      	ldr	r3, [pc, #616]	@ (800fb84 <HAL_SD_IRQHandler+0x2bc>)
 800f91c:	400b      	ands	r3, r1
 800f91e:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	681b      	ldr	r3, [r3, #0]
 800f924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	f022 0201 	bic.w	r2, r2, #1
 800f92e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	f003 0308 	and.w	r3, r3, #8
 800f936:	2b00      	cmp	r3, #0
 800f938:	d039      	beq.n	800f9ae <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	f003 0302 	and.w	r3, r3, #2
 800f940:	2b00      	cmp	r3, #0
 800f942:	d104      	bne.n	800f94e <HAL_SD_IRQHandler+0x86>
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	f003 0320 	and.w	r3, r3, #32
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d011      	beq.n	800f972 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	4618      	mov	r0, r3
 800f954:	f002 f8aa 	bl	8011aac <SDMMC_CmdStopTransfer>
 800f958:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800f95a:	68bb      	ldr	r3, [r7, #8]
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d008      	beq.n	800f972 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f964:	68bb      	ldr	r3, [r7, #8]
 800f966:	431a      	orrs	r2, r3
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800f96c:	6878      	ldr	r0, [r7, #4]
 800f96e:	f000 f921 	bl	800fbb4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	f240 523a 	movw	r2, #1338	@ 0x53a
 800f97a:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	2201      	movs	r2, #1
 800f980:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	2200      	movs	r2, #0
 800f988:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	f003 0301 	and.w	r3, r3, #1
 800f990:	2b00      	cmp	r3, #0
 800f992:	d104      	bne.n	800f99e <HAL_SD_IRQHandler+0xd6>
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	f003 0302 	and.w	r3, r3, #2
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d003      	beq.n	800f9a6 <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800f99e:	6878      	ldr	r0, [r7, #4]
 800f9a0:	f002 fcc8 	bl	8012334 <HAL_SD_RxCpltCallback>
 800f9a4:	e102      	b.n	800fbac <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800f9a6:	6878      	ldr	r0, [r7, #4]
 800f9a8:	f002 fcba 	bl	8012320 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800f9ac:	e0fe      	b.n	800fbac <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	f000 80f9 	beq.w	800fbac <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	f003 0320 	and.w	r3, r3, #32
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d011      	beq.n	800f9e8 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	4618      	mov	r0, r3
 800f9ca:	f002 f86f 	bl	8011aac <SDMMC_CmdStopTransfer>
 800f9ce:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800f9d0:	68bb      	ldr	r3, [r7, #8]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d008      	beq.n	800f9e8 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f9da:	68bb      	ldr	r3, [r7, #8]
 800f9dc:	431a      	orrs	r2, r3
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800f9e2:	6878      	ldr	r0, [r7, #4]
 800f9e4:	f000 f8e6 	bl	800fbb4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	f003 0301 	and.w	r3, r3, #1
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	f040 80dc 	bne.w	800fbac <HAL_SD_IRQHandler+0x2e4>
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	f003 0302 	and.w	r3, r3, #2
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	f040 80d6 	bne.w	800fbac <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	f022 0208 	bic.w	r2, r2, #8
 800fa0e:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	2201      	movs	r2, #1
 800fa14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 800fa18:	6878      	ldr	r0, [r7, #4]
 800fa1a:	f002 fc81 	bl	8012320 <HAL_SD_TxCpltCallback>
}
 800fa1e:	e0c5      	b.n	800fbac <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fa26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d008      	beq.n	800fa40 <HAL_SD_IRQHandler+0x178>
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	f003 0308 	and.w	r3, r3, #8
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d003      	beq.n	800fa40 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 800fa38:	6878      	ldr	r0, [r7, #4]
 800fa3a:	f000 fd98 	bl	801056e <SD_Write_IT>
 800fa3e:	e0b5      	b.n	800fbac <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fa46:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	f000 80ae 	beq.w	800fbac <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fa56:	f003 0302 	and.w	r3, r3, #2
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d005      	beq.n	800fa6a <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa62:	f043 0202 	orr.w	r2, r3, #2
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fa70:	f003 0308 	and.w	r3, r3, #8
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d005      	beq.n	800fa84 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa7c:	f043 0208 	orr.w	r2, r3, #8
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fa8a:	f003 0320 	and.w	r3, r3, #32
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d005      	beq.n	800fa9e <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa96:	f043 0220 	orr.w	r2, r3, #32
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800faa4:	f003 0310 	and.w	r3, r3, #16
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d005      	beq.n	800fab8 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fab0:	f043 0210 	orr.w	r2, r3, #16
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	f240 523a 	movw	r2, #1338	@ 0x53a
 800fac0:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800fad0:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	4618      	mov	r0, r3
 800fad8:	f001 ffe8 	bl	8011aac <SDMMC_CmdStopTransfer>
 800fadc:	4602      	mov	r2, r0
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fae2:	431a      	orrs	r2, r3
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	f003 0308 	and.w	r3, r3, #8
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d00a      	beq.n	800fb08 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	2201      	movs	r2, #1
 800faf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	2200      	movs	r2, #0
 800fafe:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 800fb00:	6878      	ldr	r0, [r7, #4]
 800fb02:	f000 f857 	bl	800fbb4 <HAL_SD_ErrorCallback>
}
 800fb06:	e051      	b.n	800fbac <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d04c      	beq.n	800fbac <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	f003 0310 	and.w	r3, r3, #16
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d104      	bne.n	800fb26 <HAL_SD_IRQHandler+0x25e>
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	f003 0320 	and.w	r3, r3, #32
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d011      	beq.n	800fb4a <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb2a:	4a17      	ldr	r2, [pc, #92]	@ (800fb88 <HAL_SD_IRQHandler+0x2c0>)
 800fb2c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb32:	4618      	mov	r0, r3
 800fb34:	f7fb fc6e 	bl	800b414 <HAL_DMA_Abort_IT>
 800fb38:	4603      	mov	r3, r0
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d036      	beq.n	800fbac <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb42:	4618      	mov	r0, r3
 800fb44:	f000 fad0 	bl	80100e8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800fb48:	e030      	b.n	800fbac <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	f003 0301 	and.w	r3, r3, #1
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d104      	bne.n	800fb5e <HAL_SD_IRQHandler+0x296>
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	f003 0302 	and.w	r3, r3, #2
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d018      	beq.n	800fb90 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb62:	4a0a      	ldr	r2, [pc, #40]	@ (800fb8c <HAL_SD_IRQHandler+0x2c4>)
 800fb64:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	f7fb fc52 	bl	800b414 <HAL_DMA_Abort_IT>
 800fb70:	4603      	mov	r3, r0
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d01a      	beq.n	800fbac <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	f000 faeb 	bl	8010156 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800fb80:	e014      	b.n	800fbac <HAL_SD_IRQHandler+0x2e4>
 800fb82:	bf00      	nop
 800fb84:	ffff3ec5 	.word	0xffff3ec5
 800fb88:	080100e9 	.word	0x080100e9
 800fb8c:	08010157 	.word	0x08010157
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	2200      	movs	r2, #0
 800fb94:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	2201      	movs	r2, #1
 800fb9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	2200      	movs	r2, #0
 800fba2:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 800fba4:	6878      	ldr	r0, [r7, #4]
 800fba6:	f002 fbb1 	bl	801230c <HAL_SD_AbortCallback>
}
 800fbaa:	e7ff      	b.n	800fbac <HAL_SD_IRQHandler+0x2e4>
 800fbac:	bf00      	nop
 800fbae:	3710      	adds	r7, #16
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	bd80      	pop	{r7, pc}

0800fbb4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800fbb4:	b480      	push	{r7}
 800fbb6:	b083      	sub	sp, #12
 800fbb8:	af00      	add	r7, sp, #0
 800fbba:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800fbbc:	bf00      	nop
 800fbbe:	370c      	adds	r7, #12
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc6:	4770      	bx	lr

0800fbc8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800fbc8:	b480      	push	{r7}
 800fbca:	b083      	sub	sp, #12
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	6078      	str	r0, [r7, #4]
 800fbd0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fbd6:	0f9b      	lsrs	r3, r3, #30
 800fbd8:	b2da      	uxtb	r2, r3
 800fbda:	683b      	ldr	r3, [r7, #0]
 800fbdc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fbe2:	0e9b      	lsrs	r3, r3, #26
 800fbe4:	b2db      	uxtb	r3, r3
 800fbe6:	f003 030f 	and.w	r3, r3, #15
 800fbea:	b2da      	uxtb	r2, r3
 800fbec:	683b      	ldr	r3, [r7, #0]
 800fbee:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fbf4:	0e1b      	lsrs	r3, r3, #24
 800fbf6:	b2db      	uxtb	r3, r3
 800fbf8:	f003 0303 	and.w	r3, r3, #3
 800fbfc:	b2da      	uxtb	r2, r3
 800fbfe:	683b      	ldr	r3, [r7, #0]
 800fc00:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fc06:	0c1b      	lsrs	r3, r3, #16
 800fc08:	b2da      	uxtb	r2, r3
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fc12:	0a1b      	lsrs	r3, r3, #8
 800fc14:	b2da      	uxtb	r2, r3
 800fc16:	683b      	ldr	r3, [r7, #0]
 800fc18:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fc1e:	b2da      	uxtb	r2, r3
 800fc20:	683b      	ldr	r3, [r7, #0]
 800fc22:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fc28:	0d1b      	lsrs	r3, r3, #20
 800fc2a:	b29a      	uxth	r2, r3
 800fc2c:	683b      	ldr	r3, [r7, #0]
 800fc2e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fc34:	0c1b      	lsrs	r3, r3, #16
 800fc36:	b2db      	uxtb	r3, r3
 800fc38:	f003 030f 	and.w	r3, r3, #15
 800fc3c:	b2da      	uxtb	r2, r3
 800fc3e:	683b      	ldr	r3, [r7, #0]
 800fc40:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fc46:	0bdb      	lsrs	r3, r3, #15
 800fc48:	b2db      	uxtb	r3, r3
 800fc4a:	f003 0301 	and.w	r3, r3, #1
 800fc4e:	b2da      	uxtb	r2, r3
 800fc50:	683b      	ldr	r3, [r7, #0]
 800fc52:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fc58:	0b9b      	lsrs	r3, r3, #14
 800fc5a:	b2db      	uxtb	r3, r3
 800fc5c:	f003 0301 	and.w	r3, r3, #1
 800fc60:	b2da      	uxtb	r2, r3
 800fc62:	683b      	ldr	r3, [r7, #0]
 800fc64:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fc6a:	0b5b      	lsrs	r3, r3, #13
 800fc6c:	b2db      	uxtb	r3, r3
 800fc6e:	f003 0301 	and.w	r3, r3, #1
 800fc72:	b2da      	uxtb	r2, r3
 800fc74:	683b      	ldr	r3, [r7, #0]
 800fc76:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fc7c:	0b1b      	lsrs	r3, r3, #12
 800fc7e:	b2db      	uxtb	r3, r3
 800fc80:	f003 0301 	and.w	r3, r3, #1
 800fc84:	b2da      	uxtb	r2, r3
 800fc86:	683b      	ldr	r3, [r7, #0]
 800fc88:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800fc8a:	683b      	ldr	r3, [r7, #0]
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d163      	bne.n	800fd60 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fc9c:	009a      	lsls	r2, r3, #2
 800fc9e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800fca2:	4013      	ands	r3, r2
 800fca4:	687a      	ldr	r2, [r7, #4]
 800fca6:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800fca8:	0f92      	lsrs	r2, r2, #30
 800fcaa:	431a      	orrs	r2, r3
 800fcac:	683b      	ldr	r3, [r7, #0]
 800fcae:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fcb4:	0edb      	lsrs	r3, r3, #27
 800fcb6:	b2db      	uxtb	r3, r3
 800fcb8:	f003 0307 	and.w	r3, r3, #7
 800fcbc:	b2da      	uxtb	r2, r3
 800fcbe:	683b      	ldr	r3, [r7, #0]
 800fcc0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fcc6:	0e1b      	lsrs	r3, r3, #24
 800fcc8:	b2db      	uxtb	r3, r3
 800fcca:	f003 0307 	and.w	r3, r3, #7
 800fcce:	b2da      	uxtb	r2, r3
 800fcd0:	683b      	ldr	r3, [r7, #0]
 800fcd2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fcd8:	0d5b      	lsrs	r3, r3, #21
 800fcda:	b2db      	uxtb	r3, r3
 800fcdc:	f003 0307 	and.w	r3, r3, #7
 800fce0:	b2da      	uxtb	r2, r3
 800fce2:	683b      	ldr	r3, [r7, #0]
 800fce4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fcea:	0c9b      	lsrs	r3, r3, #18
 800fcec:	b2db      	uxtb	r3, r3
 800fcee:	f003 0307 	and.w	r3, r3, #7
 800fcf2:	b2da      	uxtb	r2, r3
 800fcf4:	683b      	ldr	r3, [r7, #0]
 800fcf6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fcfc:	0bdb      	lsrs	r3, r3, #15
 800fcfe:	b2db      	uxtb	r3, r3
 800fd00:	f003 0307 	and.w	r3, r3, #7
 800fd04:	b2da      	uxtb	r2, r3
 800fd06:	683b      	ldr	r3, [r7, #0]
 800fd08:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800fd0a:	683b      	ldr	r3, [r7, #0]
 800fd0c:	691b      	ldr	r3, [r3, #16]
 800fd0e:	1c5a      	adds	r2, r3, #1
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800fd14:	683b      	ldr	r3, [r7, #0]
 800fd16:	7e1b      	ldrb	r3, [r3, #24]
 800fd18:	b2db      	uxtb	r3, r3
 800fd1a:	f003 0307 	and.w	r3, r3, #7
 800fd1e:	3302      	adds	r3, #2
 800fd20:	2201      	movs	r2, #1
 800fd22:	fa02 f303 	lsl.w	r3, r2, r3
 800fd26:	687a      	ldr	r2, [r7, #4]
 800fd28:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800fd2a:	fb03 f202 	mul.w	r2, r3, r2
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800fd32:	683b      	ldr	r3, [r7, #0]
 800fd34:	7a1b      	ldrb	r3, [r3, #8]
 800fd36:	b2db      	uxtb	r3, r3
 800fd38:	f003 030f 	and.w	r3, r3, #15
 800fd3c:	2201      	movs	r2, #1
 800fd3e:	409a      	lsls	r2, r3
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd48:	687a      	ldr	r2, [r7, #4]
 800fd4a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800fd4c:	0a52      	lsrs	r2, r2, #9
 800fd4e:	fb03 f202 	mul.w	r2, r3, r2
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fd5c:	661a      	str	r2, [r3, #96]	@ 0x60
 800fd5e:	e031      	b.n	800fdc4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd64:	2b01      	cmp	r3, #1
 800fd66:	d11d      	bne.n	800fda4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800fd6c:	041b      	lsls	r3, r3, #16
 800fd6e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd76:	0c1b      	lsrs	r3, r3, #16
 800fd78:	431a      	orrs	r2, r3
 800fd7a:	683b      	ldr	r3, [r7, #0]
 800fd7c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800fd7e:	683b      	ldr	r3, [r7, #0]
 800fd80:	691b      	ldr	r3, [r3, #16]
 800fd82:	3301      	adds	r3, #1
 800fd84:	029a      	lsls	r2, r3, #10
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fd98:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	661a      	str	r2, [r3, #96]	@ 0x60
 800fda2:	e00f      	b.n	800fdc4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	4a58      	ldr	r2, [pc, #352]	@ (800ff0c <HAL_SD_GetCardCSD+0x344>)
 800fdaa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdb0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	2201      	movs	r2, #1
 800fdbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800fdc0:	2301      	movs	r3, #1
 800fdc2:	e09d      	b.n	800ff00 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fdc8:	0b9b      	lsrs	r3, r3, #14
 800fdca:	b2db      	uxtb	r3, r3
 800fdcc:	f003 0301 	and.w	r3, r3, #1
 800fdd0:	b2da      	uxtb	r2, r3
 800fdd2:	683b      	ldr	r3, [r7, #0]
 800fdd4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fdda:	09db      	lsrs	r3, r3, #7
 800fddc:	b2db      	uxtb	r3, r3
 800fdde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fde2:	b2da      	uxtb	r2, r3
 800fde4:	683b      	ldr	r3, [r7, #0]
 800fde6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fdec:	b2db      	uxtb	r3, r3
 800fdee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fdf2:	b2da      	uxtb	r2, r3
 800fdf4:	683b      	ldr	r3, [r7, #0]
 800fdf6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fdfc:	0fdb      	lsrs	r3, r3, #31
 800fdfe:	b2da      	uxtb	r2, r3
 800fe00:	683b      	ldr	r3, [r7, #0]
 800fe02:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe08:	0f5b      	lsrs	r3, r3, #29
 800fe0a:	b2db      	uxtb	r3, r3
 800fe0c:	f003 0303 	and.w	r3, r3, #3
 800fe10:	b2da      	uxtb	r2, r3
 800fe12:	683b      	ldr	r3, [r7, #0]
 800fe14:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe1a:	0e9b      	lsrs	r3, r3, #26
 800fe1c:	b2db      	uxtb	r3, r3
 800fe1e:	f003 0307 	and.w	r3, r3, #7
 800fe22:	b2da      	uxtb	r2, r3
 800fe24:	683b      	ldr	r3, [r7, #0]
 800fe26:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe2c:	0d9b      	lsrs	r3, r3, #22
 800fe2e:	b2db      	uxtb	r3, r3
 800fe30:	f003 030f 	and.w	r3, r3, #15
 800fe34:	b2da      	uxtb	r2, r3
 800fe36:	683b      	ldr	r3, [r7, #0]
 800fe38:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe3e:	0d5b      	lsrs	r3, r3, #21
 800fe40:	b2db      	uxtb	r3, r3
 800fe42:	f003 0301 	and.w	r3, r3, #1
 800fe46:	b2da      	uxtb	r2, r3
 800fe48:	683b      	ldr	r3, [r7, #0]
 800fe4a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800fe4e:	683b      	ldr	r3, [r7, #0]
 800fe50:	2200      	movs	r2, #0
 800fe52:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe5a:	0c1b      	lsrs	r3, r3, #16
 800fe5c:	b2db      	uxtb	r3, r3
 800fe5e:	f003 0301 	and.w	r3, r3, #1
 800fe62:	b2da      	uxtb	r2, r3
 800fe64:	683b      	ldr	r3, [r7, #0]
 800fe66:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe6e:	0bdb      	lsrs	r3, r3, #15
 800fe70:	b2db      	uxtb	r3, r3
 800fe72:	f003 0301 	and.w	r3, r3, #1
 800fe76:	b2da      	uxtb	r2, r3
 800fe78:	683b      	ldr	r3, [r7, #0]
 800fe7a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe82:	0b9b      	lsrs	r3, r3, #14
 800fe84:	b2db      	uxtb	r3, r3
 800fe86:	f003 0301 	and.w	r3, r3, #1
 800fe8a:	b2da      	uxtb	r2, r3
 800fe8c:	683b      	ldr	r3, [r7, #0]
 800fe8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe96:	0b5b      	lsrs	r3, r3, #13
 800fe98:	b2db      	uxtb	r3, r3
 800fe9a:	f003 0301 	and.w	r3, r3, #1
 800fe9e:	b2da      	uxtb	r2, r3
 800fea0:	683b      	ldr	r3, [r7, #0]
 800fea2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800feaa:	0b1b      	lsrs	r3, r3, #12
 800feac:	b2db      	uxtb	r3, r3
 800feae:	f003 0301 	and.w	r3, r3, #1
 800feb2:	b2da      	uxtb	r2, r3
 800feb4:	683b      	ldr	r3, [r7, #0]
 800feb6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800febe:	0a9b      	lsrs	r3, r3, #10
 800fec0:	b2db      	uxtb	r3, r3
 800fec2:	f003 0303 	and.w	r3, r3, #3
 800fec6:	b2da      	uxtb	r2, r3
 800fec8:	683b      	ldr	r3, [r7, #0]
 800feca:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fed2:	0a1b      	lsrs	r3, r3, #8
 800fed4:	b2db      	uxtb	r3, r3
 800fed6:	f003 0303 	and.w	r3, r3, #3
 800feda:	b2da      	uxtb	r2, r3
 800fedc:	683b      	ldr	r3, [r7, #0]
 800fede:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fee6:	085b      	lsrs	r3, r3, #1
 800fee8:	b2db      	uxtb	r3, r3
 800feea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800feee:	b2da      	uxtb	r2, r3
 800fef0:	683b      	ldr	r3, [r7, #0]
 800fef2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800fef6:	683b      	ldr	r3, [r7, #0]
 800fef8:	2201      	movs	r2, #1
 800fefa:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800fefe:	2300      	movs	r3, #0
}
 800ff00:	4618      	mov	r0, r3
 800ff02:	370c      	adds	r7, #12
 800ff04:	46bd      	mov	sp, r7
 800ff06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0a:	4770      	bx	lr
 800ff0c:	004005ff 	.word	0x004005ff

0800ff10 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800ff10:	b480      	push	{r7}
 800ff12:	b083      	sub	sp, #12
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	6078      	str	r0, [r7, #4]
 800ff18:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ff1e:	683b      	ldr	r3, [r7, #0]
 800ff20:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ff26:	683b      	ldr	r3, [r7, #0]
 800ff28:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ff2e:	683b      	ldr	r3, [r7, #0]
 800ff30:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ff36:	683b      	ldr	r3, [r7, #0]
 800ff38:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ff3e:	683b      	ldr	r3, [r7, #0]
 800ff40:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800ff46:	683b      	ldr	r3, [r7, #0]
 800ff48:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ff4e:	683b      	ldr	r3, [r7, #0]
 800ff50:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800ff56:	683b      	ldr	r3, [r7, #0]
 800ff58:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800ff5a:	2300      	movs	r3, #0
}
 800ff5c:	4618      	mov	r0, r3
 800ff5e:	370c      	adds	r7, #12
 800ff60:	46bd      	mov	sp, r7
 800ff62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff66:	4770      	bx	lr

0800ff68 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800ff68:	b580      	push	{r7, lr}
 800ff6a:	b086      	sub	sp, #24
 800ff6c:	af00      	add	r7, sp, #0
 800ff6e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800ff70:	2300      	movs	r3, #0
 800ff72:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800ff74:	f107 030c 	add.w	r3, r7, #12
 800ff78:	4619      	mov	r1, r3
 800ff7a:	6878      	ldr	r0, [r7, #4]
 800ff7c:	f000 fa7e 	bl	801047c <SD_SendStatus>
 800ff80:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ff82:	697b      	ldr	r3, [r7, #20]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d005      	beq.n	800ff94 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ff8c:	697b      	ldr	r3, [r7, #20]
 800ff8e:	431a      	orrs	r2, r3
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	0a5b      	lsrs	r3, r3, #9
 800ff98:	f003 030f 	and.w	r3, r3, #15
 800ff9c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800ff9e:	693b      	ldr	r3, [r7, #16]
}
 800ffa0:	4618      	mov	r0, r3
 800ffa2:	3718      	adds	r7, #24
 800ffa4:	46bd      	mov	sp, r7
 800ffa6:	bd80      	pop	{r7, pc}

0800ffa8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ffa8:	b480      	push	{r7}
 800ffaa:	b085      	sub	sp, #20
 800ffac:	af00      	add	r7, sp, #0
 800ffae:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffb4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ffc4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800ffc6:	bf00      	nop
 800ffc8:	3714      	adds	r7, #20
 800ffca:	46bd      	mov	sp, r7
 800ffcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd0:	4770      	bx	lr

0800ffd2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ffd2:	b580      	push	{r7, lr}
 800ffd4:	b084      	sub	sp, #16
 800ffd6:	af00      	add	r7, sp, #0
 800ffd8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffde:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ffe4:	2b82      	cmp	r3, #130	@ 0x82
 800ffe6:	d111      	bne.n	801000c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	4618      	mov	r0, r3
 800ffee:	f001 fd5d 	bl	8011aac <SDMMC_CmdStopTransfer>
 800fff2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800fff4:	68bb      	ldr	r3, [r7, #8]
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d008      	beq.n	801000c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fffe:	68bb      	ldr	r3, [r7, #8]
 8010000:	431a      	orrs	r2, r3
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8010006:	68f8      	ldr	r0, [r7, #12]
 8010008:	f7ff fdd4 	bl	800fbb4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	f022 0208 	bic.w	r2, r2, #8
 801001a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	f240 523a 	movw	r2, #1338	@ 0x53a
 8010024:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	2201      	movs	r2, #1
 801002a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	2200      	movs	r2, #0
 8010032:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8010034:	68f8      	ldr	r0, [r7, #12]
 8010036:	f002 f97d 	bl	8012334 <HAL_SD_RxCpltCallback>
#endif
}
 801003a:	bf00      	nop
 801003c:	3710      	adds	r7, #16
 801003e:	46bd      	mov	sp, r7
 8010040:	bd80      	pop	{r7, pc}
	...

08010044 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8010044:	b580      	push	{r7, lr}
 8010046:	b086      	sub	sp, #24
 8010048:	af00      	add	r7, sp, #0
 801004a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010050:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8010052:	6878      	ldr	r0, [r7, #4]
 8010054:	f7fb fb8a 	bl	800b76c <HAL_DMA_GetError>
 8010058:	4603      	mov	r3, r0
 801005a:	2b02      	cmp	r3, #2
 801005c:	d03e      	beq.n	80100dc <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 801005e:	697b      	ldr	r3, [r7, #20]
 8010060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010064:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8010066:	697b      	ldr	r3, [r7, #20]
 8010068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801006a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801006c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 801006e:	693b      	ldr	r3, [r7, #16]
 8010070:	2b01      	cmp	r3, #1
 8010072:	d002      	beq.n	801007a <SD_DMAError+0x36>
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	2b01      	cmp	r3, #1
 8010078:	d12d      	bne.n	80100d6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 801007a:	697b      	ldr	r3, [r7, #20]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	4a19      	ldr	r2, [pc, #100]	@ (80100e4 <SD_DMAError+0xa0>)
 8010080:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8010082:	697b      	ldr	r3, [r7, #20]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010088:	697b      	ldr	r3, [r7, #20]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8010090:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8010092:	697b      	ldr	r3, [r7, #20]
 8010094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010096:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 801009a:	697b      	ldr	r3, [r7, #20]
 801009c:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 801009e:	6978      	ldr	r0, [r7, #20]
 80100a0:	f7ff ff62 	bl	800ff68 <HAL_SD_GetCardState>
 80100a4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80100a6:	68bb      	ldr	r3, [r7, #8]
 80100a8:	2b06      	cmp	r3, #6
 80100aa:	d002      	beq.n	80100b2 <SD_DMAError+0x6e>
 80100ac:	68bb      	ldr	r3, [r7, #8]
 80100ae:	2b05      	cmp	r3, #5
 80100b0:	d10a      	bne.n	80100c8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80100b2:	697b      	ldr	r3, [r7, #20]
 80100b4:	681b      	ldr	r3, [r3, #0]
 80100b6:	4618      	mov	r0, r3
 80100b8:	f001 fcf8 	bl	8011aac <SDMMC_CmdStopTransfer>
 80100bc:	4602      	mov	r2, r0
 80100be:	697b      	ldr	r3, [r7, #20]
 80100c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100c2:	431a      	orrs	r2, r3
 80100c4:	697b      	ldr	r3, [r7, #20]
 80100c6:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80100c8:	697b      	ldr	r3, [r7, #20]
 80100ca:	2201      	movs	r2, #1
 80100cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80100d0:	697b      	ldr	r3, [r7, #20]
 80100d2:	2200      	movs	r2, #0
 80100d4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80100d6:	6978      	ldr	r0, [r7, #20]
 80100d8:	f7ff fd6c 	bl	800fbb4 <HAL_SD_ErrorCallback>
#endif
  }
}
 80100dc:	bf00      	nop
 80100de:	3718      	adds	r7, #24
 80100e0:	46bd      	mov	sp, r7
 80100e2:	bd80      	pop	{r7, pc}
 80100e4:	004005ff 	.word	0x004005ff

080100e8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80100e8:	b580      	push	{r7, lr}
 80100ea:	b084      	sub	sp, #16
 80100ec:	af00      	add	r7, sp, #0
 80100ee:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100f4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	f240 523a 	movw	r2, #1338	@ 0x53a
 80100fe:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8010100:	68f8      	ldr	r0, [r7, #12]
 8010102:	f7ff ff31 	bl	800ff68 <HAL_SD_GetCardState>
 8010106:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	2201      	movs	r2, #1
 801010c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	2200      	movs	r2, #0
 8010114:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8010116:	68bb      	ldr	r3, [r7, #8]
 8010118:	2b06      	cmp	r3, #6
 801011a:	d002      	beq.n	8010122 <SD_DMATxAbort+0x3a>
 801011c:	68bb      	ldr	r3, [r7, #8]
 801011e:	2b05      	cmp	r3, #5
 8010120:	d10a      	bne.n	8010138 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	681b      	ldr	r3, [r3, #0]
 8010126:	4618      	mov	r0, r3
 8010128:	f001 fcc0 	bl	8011aac <SDMMC_CmdStopTransfer>
 801012c:	4602      	mov	r2, r0
 801012e:	68fb      	ldr	r3, [r7, #12]
 8010130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010132:	431a      	orrs	r2, r3
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801013c:	2b00      	cmp	r3, #0
 801013e:	d103      	bne.n	8010148 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8010140:	68f8      	ldr	r0, [r7, #12]
 8010142:	f002 f8e3 	bl	801230c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8010146:	e002      	b.n	801014e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8010148:	68f8      	ldr	r0, [r7, #12]
 801014a:	f7ff fd33 	bl	800fbb4 <HAL_SD_ErrorCallback>
}
 801014e:	bf00      	nop
 8010150:	3710      	adds	r7, #16
 8010152:	46bd      	mov	sp, r7
 8010154:	bd80      	pop	{r7, pc}

08010156 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8010156:	b580      	push	{r7, lr}
 8010158:	b084      	sub	sp, #16
 801015a:	af00      	add	r7, sp, #0
 801015c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010162:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	f240 523a 	movw	r2, #1338	@ 0x53a
 801016c:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 801016e:	68f8      	ldr	r0, [r7, #12]
 8010170:	f7ff fefa 	bl	800ff68 <HAL_SD_GetCardState>
 8010174:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	2201      	movs	r2, #1
 801017a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	2200      	movs	r2, #0
 8010182:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8010184:	68bb      	ldr	r3, [r7, #8]
 8010186:	2b06      	cmp	r3, #6
 8010188:	d002      	beq.n	8010190 <SD_DMARxAbort+0x3a>
 801018a:	68bb      	ldr	r3, [r7, #8]
 801018c:	2b05      	cmp	r3, #5
 801018e:	d10a      	bne.n	80101a6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	4618      	mov	r0, r3
 8010196:	f001 fc89 	bl	8011aac <SDMMC_CmdStopTransfer>
 801019a:	4602      	mov	r2, r0
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101a0:	431a      	orrs	r2, r3
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d103      	bne.n	80101b6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80101ae:	68f8      	ldr	r0, [r7, #12]
 80101b0:	f002 f8ac 	bl	801230c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80101b4:	e002      	b.n	80101bc <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80101b6:	68f8      	ldr	r0, [r7, #12]
 80101b8:	f7ff fcfc 	bl	800fbb4 <HAL_SD_ErrorCallback>
}
 80101bc:	bf00      	nop
 80101be:	3710      	adds	r7, #16
 80101c0:	46bd      	mov	sp, r7
 80101c2:	bd80      	pop	{r7, pc}

080101c4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80101c4:	b5b0      	push	{r4, r5, r7, lr}
 80101c6:	b094      	sub	sp, #80	@ 0x50
 80101c8:	af04      	add	r7, sp, #16
 80101ca:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80101cc:	2301      	movs	r3, #1
 80101ce:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	4618      	mov	r0, r3
 80101d6:	f001 fb3b 	bl	8011850 <SDMMC_GetPowerState>
 80101da:	4603      	mov	r3, r0
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d102      	bne.n	80101e6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80101e0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80101e4:	e0b8      	b.n	8010358 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80101ea:	2b03      	cmp	r3, #3
 80101ec:	d02f      	beq.n	801024e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	4618      	mov	r0, r3
 80101f4:	f001 fd22 	bl	8011c3c <SDMMC_CmdSendCID>
 80101f8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80101fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d001      	beq.n	8010204 <SD_InitCard+0x40>
    {
      return errorstate;
 8010200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010202:	e0a9      	b.n	8010358 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	2100      	movs	r1, #0
 801020a:	4618      	mov	r0, r3
 801020c:	f001 fb65 	bl	80118da <SDMMC_GetResponse>
 8010210:	4602      	mov	r2, r0
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	2104      	movs	r1, #4
 801021c:	4618      	mov	r0, r3
 801021e:	f001 fb5c 	bl	80118da <SDMMC_GetResponse>
 8010222:	4602      	mov	r2, r0
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	2108      	movs	r1, #8
 801022e:	4618      	mov	r0, r3
 8010230:	f001 fb53 	bl	80118da <SDMMC_GetResponse>
 8010234:	4602      	mov	r2, r0
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	210c      	movs	r1, #12
 8010240:	4618      	mov	r0, r3
 8010242:	f001 fb4a 	bl	80118da <SDMMC_GetResponse>
 8010246:	4602      	mov	r2, r0
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010252:	2b03      	cmp	r3, #3
 8010254:	d00d      	beq.n	8010272 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	681b      	ldr	r3, [r3, #0]
 801025a:	f107 020e 	add.w	r2, r7, #14
 801025e:	4611      	mov	r1, r2
 8010260:	4618      	mov	r0, r3
 8010262:	f001 fd28 	bl	8011cb6 <SDMMC_CmdSetRelAdd>
 8010266:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8010268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801026a:	2b00      	cmp	r3, #0
 801026c:	d001      	beq.n	8010272 <SD_InitCard+0xae>
    {
      return errorstate;
 801026e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010270:	e072      	b.n	8010358 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010276:	2b03      	cmp	r3, #3
 8010278:	d036      	beq.n	80102e8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 801027a:	89fb      	ldrh	r3, [r7, #14]
 801027c:	461a      	mov	r2, r3
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	681a      	ldr	r2, [r3, #0]
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801028a:	041b      	lsls	r3, r3, #16
 801028c:	4619      	mov	r1, r3
 801028e:	4610      	mov	r0, r2
 8010290:	f001 fcf2 	bl	8011c78 <SDMMC_CmdSendCSD>
 8010294:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8010296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010298:	2b00      	cmp	r3, #0
 801029a:	d001      	beq.n	80102a0 <SD_InitCard+0xdc>
    {
      return errorstate;
 801029c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801029e:	e05b      	b.n	8010358 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	681b      	ldr	r3, [r3, #0]
 80102a4:	2100      	movs	r1, #0
 80102a6:	4618      	mov	r0, r3
 80102a8:	f001 fb17 	bl	80118da <SDMMC_GetResponse>
 80102ac:	4602      	mov	r2, r0
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	681b      	ldr	r3, [r3, #0]
 80102b6:	2104      	movs	r1, #4
 80102b8:	4618      	mov	r0, r3
 80102ba:	f001 fb0e 	bl	80118da <SDMMC_GetResponse>
 80102be:	4602      	mov	r2, r0
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	2108      	movs	r1, #8
 80102ca:	4618      	mov	r0, r3
 80102cc:	f001 fb05 	bl	80118da <SDMMC_GetResponse>
 80102d0:	4602      	mov	r2, r0
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	210c      	movs	r1, #12
 80102dc:	4618      	mov	r0, r3
 80102de:	f001 fafc 	bl	80118da <SDMMC_GetResponse>
 80102e2:	4602      	mov	r2, r0
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	2104      	movs	r1, #4
 80102ee:	4618      	mov	r0, r3
 80102f0:	f001 faf3 	bl	80118da <SDMMC_GetResponse>
 80102f4:	4603      	mov	r3, r0
 80102f6:	0d1a      	lsrs	r2, r3, #20
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80102fc:	f107 0310 	add.w	r3, r7, #16
 8010300:	4619      	mov	r1, r3
 8010302:	6878      	ldr	r0, [r7, #4]
 8010304:	f7ff fc60 	bl	800fbc8 <HAL_SD_GetCardCSD>
 8010308:	4603      	mov	r3, r0
 801030a:	2b00      	cmp	r3, #0
 801030c:	d002      	beq.n	8010314 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 801030e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8010312:	e021      	b.n	8010358 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	6819      	ldr	r1, [r3, #0]
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801031c:	041b      	lsls	r3, r3, #16
 801031e:	2200      	movs	r2, #0
 8010320:	461c      	mov	r4, r3
 8010322:	4615      	mov	r5, r2
 8010324:	4622      	mov	r2, r4
 8010326:	462b      	mov	r3, r5
 8010328:	4608      	mov	r0, r1
 801032a:	f001 fbe1 	bl	8011af0 <SDMMC_CmdSelDesel>
 801032e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8010330:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010332:	2b00      	cmp	r3, #0
 8010334:	d001      	beq.n	801033a <SD_InitCard+0x176>
  {
    return errorstate;
 8010336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010338:	e00e      	b.n	8010358 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	681d      	ldr	r5, [r3, #0]
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	466c      	mov	r4, sp
 8010342:	f103 0210 	add.w	r2, r3, #16
 8010346:	ca07      	ldmia	r2, {r0, r1, r2}
 8010348:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801034c:	3304      	adds	r3, #4
 801034e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8010350:	4628      	mov	r0, r5
 8010352:	f001 fa25 	bl	80117a0 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8010356:	2300      	movs	r3, #0
}
 8010358:	4618      	mov	r0, r3
 801035a:	3740      	adds	r7, #64	@ 0x40
 801035c:	46bd      	mov	sp, r7
 801035e:	bdb0      	pop	{r4, r5, r7, pc}

08010360 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8010360:	b580      	push	{r7, lr}
 8010362:	b086      	sub	sp, #24
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010368:	2300      	movs	r3, #0
 801036a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 801036c:	2300      	movs	r3, #0
 801036e:	617b      	str	r3, [r7, #20]
 8010370:	2300      	movs	r3, #0
 8010372:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	4618      	mov	r0, r3
 801037a:	f001 fbdc 	bl	8011b36 <SDMMC_CmdGoIdleState>
 801037e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d001      	beq.n	801038a <SD_PowerON+0x2a>
  {
    return errorstate;
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	e072      	b.n	8010470 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	4618      	mov	r0, r3
 8010390:	f001 fbef 	bl	8011b72 <SDMMC_CmdOperCond>
 8010394:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d00d      	beq.n	80103b8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	2200      	movs	r2, #0
 80103a0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	4618      	mov	r0, r3
 80103a8:	f001 fbc5 	bl	8011b36 <SDMMC_CmdGoIdleState>
 80103ac:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d004      	beq.n	80103be <SD_PowerON+0x5e>
    {
      return errorstate;
 80103b4:	68fb      	ldr	r3, [r7, #12]
 80103b6:	e05b      	b.n	8010470 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	2201      	movs	r2, #1
 80103bc:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80103c2:	2b01      	cmp	r3, #1
 80103c4:	d137      	bne.n	8010436 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	2100      	movs	r1, #0
 80103cc:	4618      	mov	r0, r3
 80103ce:	f001 fbef 	bl	8011bb0 <SDMMC_CmdAppCommand>
 80103d2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d02d      	beq.n	8010436 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80103da:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80103de:	e047      	b.n	8010470 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	2100      	movs	r1, #0
 80103e6:	4618      	mov	r0, r3
 80103e8:	f001 fbe2 	bl	8011bb0 <SDMMC_CmdAppCommand>
 80103ec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d001      	beq.n	80103f8 <SD_PowerON+0x98>
    {
      return errorstate;
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	e03b      	b.n	8010470 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	491e      	ldr	r1, [pc, #120]	@ (8010478 <SD_PowerON+0x118>)
 80103fe:	4618      	mov	r0, r3
 8010400:	f001 fbf8 	bl	8011bf4 <SDMMC_CmdAppOperCommand>
 8010404:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	2b00      	cmp	r3, #0
 801040a:	d002      	beq.n	8010412 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 801040c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8010410:	e02e      	b.n	8010470 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	2100      	movs	r1, #0
 8010418:	4618      	mov	r0, r3
 801041a:	f001 fa5e 	bl	80118da <SDMMC_GetResponse>
 801041e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8010420:	697b      	ldr	r3, [r7, #20]
 8010422:	0fdb      	lsrs	r3, r3, #31
 8010424:	2b01      	cmp	r3, #1
 8010426:	d101      	bne.n	801042c <SD_PowerON+0xcc>
 8010428:	2301      	movs	r3, #1
 801042a:	e000      	b.n	801042e <SD_PowerON+0xce>
 801042c:	2300      	movs	r3, #0
 801042e:	613b      	str	r3, [r7, #16]

    count++;
 8010430:	68bb      	ldr	r3, [r7, #8]
 8010432:	3301      	adds	r3, #1
 8010434:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8010436:	68bb      	ldr	r3, [r7, #8]
 8010438:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801043c:	4293      	cmp	r3, r2
 801043e:	d802      	bhi.n	8010446 <SD_PowerON+0xe6>
 8010440:	693b      	ldr	r3, [r7, #16]
 8010442:	2b00      	cmp	r3, #0
 8010444:	d0cc      	beq.n	80103e0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8010446:	68bb      	ldr	r3, [r7, #8]
 8010448:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801044c:	4293      	cmp	r3, r2
 801044e:	d902      	bls.n	8010456 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8010450:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8010454:	e00c      	b.n	8010470 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8010456:	697b      	ldr	r3, [r7, #20]
 8010458:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801045c:	2b00      	cmp	r3, #0
 801045e:	d003      	beq.n	8010468 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	2201      	movs	r2, #1
 8010464:	645a      	str	r2, [r3, #68]	@ 0x44
 8010466:	e002      	b.n	801046e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	2200      	movs	r2, #0
 801046c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 801046e:	2300      	movs	r3, #0
}
 8010470:	4618      	mov	r0, r3
 8010472:	3718      	adds	r7, #24
 8010474:	46bd      	mov	sp, r7
 8010476:	bd80      	pop	{r7, pc}
 8010478:	c1100000 	.word	0xc1100000

0801047c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 801047c:	b580      	push	{r7, lr}
 801047e:	b084      	sub	sp, #16
 8010480:	af00      	add	r7, sp, #0
 8010482:	6078      	str	r0, [r7, #4]
 8010484:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8010486:	683b      	ldr	r3, [r7, #0]
 8010488:	2b00      	cmp	r3, #0
 801048a:	d102      	bne.n	8010492 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 801048c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010490:	e018      	b.n	80104c4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	681a      	ldr	r2, [r3, #0]
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801049a:	041b      	lsls	r3, r3, #16
 801049c:	4619      	mov	r1, r3
 801049e:	4610      	mov	r0, r2
 80104a0:	f001 fc2a 	bl	8011cf8 <SDMMC_CmdSendStatus>
 80104a4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d001      	beq.n	80104b0 <SD_SendStatus+0x34>
  {
    return errorstate;
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	e009      	b.n	80104c4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	2100      	movs	r1, #0
 80104b6:	4618      	mov	r0, r3
 80104b8:	f001 fa0f 	bl	80118da <SDMMC_GetResponse>
 80104bc:	4602      	mov	r2, r0
 80104be:	683b      	ldr	r3, [r7, #0]
 80104c0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80104c2:	2300      	movs	r3, #0
}
 80104c4:	4618      	mov	r0, r3
 80104c6:	3710      	adds	r7, #16
 80104c8:	46bd      	mov	sp, r7
 80104ca:	bd80      	pop	{r7, pc}

080104cc <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80104cc:	b580      	push	{r7, lr}
 80104ce:	b086      	sub	sp, #24
 80104d0:	af00      	add	r7, sp, #0
 80104d2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104d8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104de:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80104e0:	693b      	ldr	r3, [r7, #16]
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d03f      	beq.n	8010566 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80104e6:	2300      	movs	r3, #0
 80104e8:	617b      	str	r3, [r7, #20]
 80104ea:	e033      	b.n	8010554 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	4618      	mov	r0, r3
 80104f2:	f001 f981 	bl	80117f8 <SDMMC_ReadFIFO>
 80104f6:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80104f8:	68bb      	ldr	r3, [r7, #8]
 80104fa:	b2da      	uxtb	r2, r3
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	701a      	strb	r2, [r3, #0]
      tmp++;
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	3301      	adds	r3, #1
 8010504:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010506:	693b      	ldr	r3, [r7, #16]
 8010508:	3b01      	subs	r3, #1
 801050a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 801050c:	68bb      	ldr	r3, [r7, #8]
 801050e:	0a1b      	lsrs	r3, r3, #8
 8010510:	b2da      	uxtb	r2, r3
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	701a      	strb	r2, [r3, #0]
      tmp++;
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	3301      	adds	r3, #1
 801051a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 801051c:	693b      	ldr	r3, [r7, #16]
 801051e:	3b01      	subs	r3, #1
 8010520:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8010522:	68bb      	ldr	r3, [r7, #8]
 8010524:	0c1b      	lsrs	r3, r3, #16
 8010526:	b2da      	uxtb	r2, r3
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	701a      	strb	r2, [r3, #0]
      tmp++;
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	3301      	adds	r3, #1
 8010530:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010532:	693b      	ldr	r3, [r7, #16]
 8010534:	3b01      	subs	r3, #1
 8010536:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8010538:	68bb      	ldr	r3, [r7, #8]
 801053a:	0e1b      	lsrs	r3, r3, #24
 801053c:	b2da      	uxtb	r2, r3
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	701a      	strb	r2, [r3, #0]
      tmp++;
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	3301      	adds	r3, #1
 8010546:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010548:	693b      	ldr	r3, [r7, #16]
 801054a:	3b01      	subs	r3, #1
 801054c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 801054e:	697b      	ldr	r3, [r7, #20]
 8010550:	3301      	adds	r3, #1
 8010552:	617b      	str	r3, [r7, #20]
 8010554:	697b      	ldr	r3, [r7, #20]
 8010556:	2b07      	cmp	r3, #7
 8010558:	d9c8      	bls.n	80104ec <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	68fa      	ldr	r2, [r7, #12]
 801055e:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	693a      	ldr	r2, [r7, #16]
 8010564:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8010566:	bf00      	nop
 8010568:	3718      	adds	r7, #24
 801056a:	46bd      	mov	sp, r7
 801056c:	bd80      	pop	{r7, pc}

0801056e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 801056e:	b580      	push	{r7, lr}
 8010570:	b086      	sub	sp, #24
 8010572:	af00      	add	r7, sp, #0
 8010574:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	6a1b      	ldr	r3, [r3, #32]
 801057a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010580:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8010582:	693b      	ldr	r3, [r7, #16]
 8010584:	2b00      	cmp	r3, #0
 8010586:	d043      	beq.n	8010610 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8010588:	2300      	movs	r3, #0
 801058a:	617b      	str	r3, [r7, #20]
 801058c:	e037      	b.n	80105fe <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	781b      	ldrb	r3, [r3, #0]
 8010592:	60bb      	str	r3, [r7, #8]
      tmp++;
 8010594:	68fb      	ldr	r3, [r7, #12]
 8010596:	3301      	adds	r3, #1
 8010598:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 801059a:	693b      	ldr	r3, [r7, #16]
 801059c:	3b01      	subs	r3, #1
 801059e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	781b      	ldrb	r3, [r3, #0]
 80105a4:	021a      	lsls	r2, r3, #8
 80105a6:	68bb      	ldr	r3, [r7, #8]
 80105a8:	4313      	orrs	r3, r2
 80105aa:	60bb      	str	r3, [r7, #8]
      tmp++;
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	3301      	adds	r3, #1
 80105b0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80105b2:	693b      	ldr	r3, [r7, #16]
 80105b4:	3b01      	subs	r3, #1
 80105b6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	781b      	ldrb	r3, [r3, #0]
 80105bc:	041a      	lsls	r2, r3, #16
 80105be:	68bb      	ldr	r3, [r7, #8]
 80105c0:	4313      	orrs	r3, r2
 80105c2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	3301      	adds	r3, #1
 80105c8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80105ca:	693b      	ldr	r3, [r7, #16]
 80105cc:	3b01      	subs	r3, #1
 80105ce:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	781b      	ldrb	r3, [r3, #0]
 80105d4:	061a      	lsls	r2, r3, #24
 80105d6:	68bb      	ldr	r3, [r7, #8]
 80105d8:	4313      	orrs	r3, r2
 80105da:	60bb      	str	r3, [r7, #8]
      tmp++;
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	3301      	adds	r3, #1
 80105e0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80105e2:	693b      	ldr	r3, [r7, #16]
 80105e4:	3b01      	subs	r3, #1
 80105e6:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	f107 0208 	add.w	r2, r7, #8
 80105f0:	4611      	mov	r1, r2
 80105f2:	4618      	mov	r0, r3
 80105f4:	f001 f90d 	bl	8011812 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80105f8:	697b      	ldr	r3, [r7, #20]
 80105fa:	3301      	adds	r3, #1
 80105fc:	617b      	str	r3, [r7, #20]
 80105fe:	697b      	ldr	r3, [r7, #20]
 8010600:	2b07      	cmp	r3, #7
 8010602:	d9c4      	bls.n	801058e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	68fa      	ldr	r2, [r7, #12]
 8010608:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	693a      	ldr	r2, [r7, #16]
 801060e:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8010610:	bf00      	nop
 8010612:	3718      	adds	r7, #24
 8010614:	46bd      	mov	sp, r7
 8010616:	bd80      	pop	{r7, pc}

08010618 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8010618:	b580      	push	{r7, lr}
 801061a:	b082      	sub	sp, #8
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
 8010620:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	2b00      	cmp	r3, #0
 8010626:	d101      	bne.n	801062c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8010628:	2301      	movs	r3, #1
 801062a:	e025      	b.n	8010678 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8010632:	b2db      	uxtb	r3, r3
 8010634:	2b00      	cmp	r3, #0
 8010636:	d106      	bne.n	8010646 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	2200      	movs	r2, #0
 801063c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8010640:	6878      	ldr	r0, [r7, #4]
 8010642:	f7f8 f8c3 	bl	80087cc <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	2202      	movs	r2, #2
 801064a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	681a      	ldr	r2, [r3, #0]
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	3304      	adds	r3, #4
 8010656:	4619      	mov	r1, r3
 8010658:	4610      	mov	r0, r2
 801065a:	f000 ff9f 	bl	801159c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	6818      	ldr	r0, [r3, #0]
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	685b      	ldr	r3, [r3, #4]
 8010666:	461a      	mov	r2, r3
 8010668:	6839      	ldr	r1, [r7, #0]
 801066a:	f000 fff3 	bl	8011654 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	2201      	movs	r2, #1
 8010672:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010676:	2300      	movs	r3, #0
}
 8010678:	4618      	mov	r0, r3
 801067a:	3708      	adds	r7, #8
 801067c:	46bd      	mov	sp, r7
 801067e:	bd80      	pop	{r7, pc}

08010680 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8010680:	b580      	push	{r7, lr}
 8010682:	b086      	sub	sp, #24
 8010684:	af00      	add	r7, sp, #0
 8010686:	60f8      	str	r0, [r7, #12]
 8010688:	60b9      	str	r1, [r7, #8]
 801068a:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8010692:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8010694:	7dfb      	ldrb	r3, [r7, #23]
 8010696:	2b02      	cmp	r3, #2
 8010698:	d101      	bne.n	801069e <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 801069a:	2302      	movs	r3, #2
 801069c:	e021      	b.n	80106e2 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 801069e:	7dfb      	ldrb	r3, [r7, #23]
 80106a0:	2b01      	cmp	r3, #1
 80106a2:	d002      	beq.n	80106aa <HAL_SDRAM_SendCommand+0x2a>
 80106a4:	7dfb      	ldrb	r3, [r7, #23]
 80106a6:	2b05      	cmp	r3, #5
 80106a8:	d118      	bne.n	80106dc <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	2202      	movs	r2, #2
 80106ae:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	687a      	ldr	r2, [r7, #4]
 80106b8:	68b9      	ldr	r1, [r7, #8]
 80106ba:	4618      	mov	r0, r3
 80106bc:	f001 f834 	bl	8011728 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80106c0:	68bb      	ldr	r3, [r7, #8]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	2b02      	cmp	r3, #2
 80106c6:	d104      	bne.n	80106d2 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	2205      	movs	r2, #5
 80106cc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80106d0:	e006      	b.n	80106e0 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	2201      	movs	r2, #1
 80106d6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80106da:	e001      	b.n	80106e0 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80106dc:	2301      	movs	r3, #1
 80106de:	e000      	b.n	80106e2 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80106e0:	2300      	movs	r3, #0
}
 80106e2:	4618      	mov	r0, r3
 80106e4:	3718      	adds	r7, #24
 80106e6:	46bd      	mov	sp, r7
 80106e8:	bd80      	pop	{r7, pc}

080106ea <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80106ea:	b580      	push	{r7, lr}
 80106ec:	b082      	sub	sp, #8
 80106ee:	af00      	add	r7, sp, #0
 80106f0:	6078      	str	r0, [r7, #4]
 80106f2:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80106fa:	b2db      	uxtb	r3, r3
 80106fc:	2b02      	cmp	r3, #2
 80106fe:	d101      	bne.n	8010704 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8010700:	2302      	movs	r3, #2
 8010702:	e016      	b.n	8010732 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801070a:	b2db      	uxtb	r3, r3
 801070c:	2b01      	cmp	r3, #1
 801070e:	d10f      	bne.n	8010730 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	2202      	movs	r2, #2
 8010714:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	6839      	ldr	r1, [r7, #0]
 801071e:	4618      	mov	r0, r3
 8010720:	f001 f826 	bl	8011770 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	2201      	movs	r2, #1
 8010728:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 801072c:	2300      	movs	r3, #0
 801072e:	e000      	b.n	8010732 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8010730:	2301      	movs	r3, #1
}
 8010732:	4618      	mov	r0, r3
 8010734:	3708      	adds	r7, #8
 8010736:	46bd      	mov	sp, r7
 8010738:	bd80      	pop	{r7, pc}

0801073a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801073a:	b580      	push	{r7, lr}
 801073c:	b082      	sub	sp, #8
 801073e:	af00      	add	r7, sp, #0
 8010740:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	2b00      	cmp	r3, #0
 8010746:	d101      	bne.n	801074c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010748:	2301      	movs	r3, #1
 801074a:	e049      	b.n	80107e0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010752:	b2db      	uxtb	r3, r3
 8010754:	2b00      	cmp	r3, #0
 8010756:	d106      	bne.n	8010766 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	2200      	movs	r2, #0
 801075c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8010760:	6878      	ldr	r0, [r7, #4]
 8010762:	f000 f841 	bl	80107e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	2202      	movs	r2, #2
 801076a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	681a      	ldr	r2, [r3, #0]
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	3304      	adds	r3, #4
 8010776:	4619      	mov	r1, r3
 8010778:	4610      	mov	r0, r2
 801077a:	f000 f9ff 	bl	8010b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	2201      	movs	r2, #1
 8010782:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	2201      	movs	r2, #1
 801078a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	2201      	movs	r2, #1
 8010792:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	2201      	movs	r2, #1
 801079a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	2201      	movs	r2, #1
 80107a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	2201      	movs	r2, #1
 80107aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	2201      	movs	r2, #1
 80107b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	2201      	movs	r2, #1
 80107ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	2201      	movs	r2, #1
 80107c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	2201      	movs	r2, #1
 80107ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	2201      	movs	r2, #1
 80107d2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	2201      	movs	r2, #1
 80107da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80107de:	2300      	movs	r3, #0
}
 80107e0:	4618      	mov	r0, r3
 80107e2:	3708      	adds	r7, #8
 80107e4:	46bd      	mov	sp, r7
 80107e6:	bd80      	pop	{r7, pc}

080107e8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80107e8:	b480      	push	{r7}
 80107ea:	b083      	sub	sp, #12
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80107f0:	bf00      	nop
 80107f2:	370c      	adds	r7, #12
 80107f4:	46bd      	mov	sp, r7
 80107f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107fa:	4770      	bx	lr

080107fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80107fc:	b480      	push	{r7}
 80107fe:	b085      	sub	sp, #20
 8010800:	af00      	add	r7, sp, #0
 8010802:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801080a:	b2db      	uxtb	r3, r3
 801080c:	2b01      	cmp	r3, #1
 801080e:	d001      	beq.n	8010814 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8010810:	2301      	movs	r3, #1
 8010812:	e054      	b.n	80108be <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	2202      	movs	r2, #2
 8010818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	68da      	ldr	r2, [r3, #12]
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	f042 0201 	orr.w	r2, r2, #1
 801082a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	681b      	ldr	r3, [r3, #0]
 8010830:	4a26      	ldr	r2, [pc, #152]	@ (80108cc <HAL_TIM_Base_Start_IT+0xd0>)
 8010832:	4293      	cmp	r3, r2
 8010834:	d022      	beq.n	801087c <HAL_TIM_Base_Start_IT+0x80>
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801083e:	d01d      	beq.n	801087c <HAL_TIM_Base_Start_IT+0x80>
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	4a22      	ldr	r2, [pc, #136]	@ (80108d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8010846:	4293      	cmp	r3, r2
 8010848:	d018      	beq.n	801087c <HAL_TIM_Base_Start_IT+0x80>
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	681b      	ldr	r3, [r3, #0]
 801084e:	4a21      	ldr	r2, [pc, #132]	@ (80108d4 <HAL_TIM_Base_Start_IT+0xd8>)
 8010850:	4293      	cmp	r3, r2
 8010852:	d013      	beq.n	801087c <HAL_TIM_Base_Start_IT+0x80>
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	4a1f      	ldr	r2, [pc, #124]	@ (80108d8 <HAL_TIM_Base_Start_IT+0xdc>)
 801085a:	4293      	cmp	r3, r2
 801085c:	d00e      	beq.n	801087c <HAL_TIM_Base_Start_IT+0x80>
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	4a1e      	ldr	r2, [pc, #120]	@ (80108dc <HAL_TIM_Base_Start_IT+0xe0>)
 8010864:	4293      	cmp	r3, r2
 8010866:	d009      	beq.n	801087c <HAL_TIM_Base_Start_IT+0x80>
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	4a1c      	ldr	r2, [pc, #112]	@ (80108e0 <HAL_TIM_Base_Start_IT+0xe4>)
 801086e:	4293      	cmp	r3, r2
 8010870:	d004      	beq.n	801087c <HAL_TIM_Base_Start_IT+0x80>
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	4a1b      	ldr	r2, [pc, #108]	@ (80108e4 <HAL_TIM_Base_Start_IT+0xe8>)
 8010878:	4293      	cmp	r3, r2
 801087a:	d115      	bne.n	80108a8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	689a      	ldr	r2, [r3, #8]
 8010882:	4b19      	ldr	r3, [pc, #100]	@ (80108e8 <HAL_TIM_Base_Start_IT+0xec>)
 8010884:	4013      	ands	r3, r2
 8010886:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	2b06      	cmp	r3, #6
 801088c:	d015      	beq.n	80108ba <HAL_TIM_Base_Start_IT+0xbe>
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010894:	d011      	beq.n	80108ba <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	681a      	ldr	r2, [r3, #0]
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	f042 0201 	orr.w	r2, r2, #1
 80108a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80108a6:	e008      	b.n	80108ba <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	681a      	ldr	r2, [r3, #0]
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	f042 0201 	orr.w	r2, r2, #1
 80108b6:	601a      	str	r2, [r3, #0]
 80108b8:	e000      	b.n	80108bc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80108ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80108bc:	2300      	movs	r3, #0
}
 80108be:	4618      	mov	r0, r3
 80108c0:	3714      	adds	r7, #20
 80108c2:	46bd      	mov	sp, r7
 80108c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108c8:	4770      	bx	lr
 80108ca:	bf00      	nop
 80108cc:	40010000 	.word	0x40010000
 80108d0:	40000400 	.word	0x40000400
 80108d4:	40000800 	.word	0x40000800
 80108d8:	40000c00 	.word	0x40000c00
 80108dc:	40010400 	.word	0x40010400
 80108e0:	40014000 	.word	0x40014000
 80108e4:	40001800 	.word	0x40001800
 80108e8:	00010007 	.word	0x00010007

080108ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80108ec:	b580      	push	{r7, lr}
 80108ee:	b082      	sub	sp, #8
 80108f0:	af00      	add	r7, sp, #0
 80108f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	691b      	ldr	r3, [r3, #16]
 80108fa:	f003 0302 	and.w	r3, r3, #2
 80108fe:	2b02      	cmp	r3, #2
 8010900:	d122      	bne.n	8010948 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	68db      	ldr	r3, [r3, #12]
 8010908:	f003 0302 	and.w	r3, r3, #2
 801090c:	2b02      	cmp	r3, #2
 801090e:	d11b      	bne.n	8010948 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	f06f 0202 	mvn.w	r2, #2
 8010918:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	2201      	movs	r2, #1
 801091e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	699b      	ldr	r3, [r3, #24]
 8010926:	f003 0303 	and.w	r3, r3, #3
 801092a:	2b00      	cmp	r3, #0
 801092c:	d003      	beq.n	8010936 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801092e:	6878      	ldr	r0, [r7, #4]
 8010930:	f000 f905 	bl	8010b3e <HAL_TIM_IC_CaptureCallback>
 8010934:	e005      	b.n	8010942 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010936:	6878      	ldr	r0, [r7, #4]
 8010938:	f000 f8f7 	bl	8010b2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801093c:	6878      	ldr	r0, [r7, #4]
 801093e:	f000 f908 	bl	8010b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	2200      	movs	r2, #0
 8010946:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	691b      	ldr	r3, [r3, #16]
 801094e:	f003 0304 	and.w	r3, r3, #4
 8010952:	2b04      	cmp	r3, #4
 8010954:	d122      	bne.n	801099c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	68db      	ldr	r3, [r3, #12]
 801095c:	f003 0304 	and.w	r3, r3, #4
 8010960:	2b04      	cmp	r3, #4
 8010962:	d11b      	bne.n	801099c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	f06f 0204 	mvn.w	r2, #4
 801096c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	2202      	movs	r2, #2
 8010972:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	699b      	ldr	r3, [r3, #24]
 801097a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801097e:	2b00      	cmp	r3, #0
 8010980:	d003      	beq.n	801098a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010982:	6878      	ldr	r0, [r7, #4]
 8010984:	f000 f8db 	bl	8010b3e <HAL_TIM_IC_CaptureCallback>
 8010988:	e005      	b.n	8010996 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801098a:	6878      	ldr	r0, [r7, #4]
 801098c:	f000 f8cd 	bl	8010b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010990:	6878      	ldr	r0, [r7, #4]
 8010992:	f000 f8de 	bl	8010b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	2200      	movs	r2, #0
 801099a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	691b      	ldr	r3, [r3, #16]
 80109a2:	f003 0308 	and.w	r3, r3, #8
 80109a6:	2b08      	cmp	r3, #8
 80109a8:	d122      	bne.n	80109f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	68db      	ldr	r3, [r3, #12]
 80109b0:	f003 0308 	and.w	r3, r3, #8
 80109b4:	2b08      	cmp	r3, #8
 80109b6:	d11b      	bne.n	80109f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	f06f 0208 	mvn.w	r2, #8
 80109c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	2204      	movs	r2, #4
 80109c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	69db      	ldr	r3, [r3, #28]
 80109ce:	f003 0303 	and.w	r3, r3, #3
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d003      	beq.n	80109de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80109d6:	6878      	ldr	r0, [r7, #4]
 80109d8:	f000 f8b1 	bl	8010b3e <HAL_TIM_IC_CaptureCallback>
 80109dc:	e005      	b.n	80109ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80109de:	6878      	ldr	r0, [r7, #4]
 80109e0:	f000 f8a3 	bl	8010b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80109e4:	6878      	ldr	r0, [r7, #4]
 80109e6:	f000 f8b4 	bl	8010b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	2200      	movs	r2, #0
 80109ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	691b      	ldr	r3, [r3, #16]
 80109f6:	f003 0310 	and.w	r3, r3, #16
 80109fa:	2b10      	cmp	r3, #16
 80109fc:	d122      	bne.n	8010a44 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	68db      	ldr	r3, [r3, #12]
 8010a04:	f003 0310 	and.w	r3, r3, #16
 8010a08:	2b10      	cmp	r3, #16
 8010a0a:	d11b      	bne.n	8010a44 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	681b      	ldr	r3, [r3, #0]
 8010a10:	f06f 0210 	mvn.w	r2, #16
 8010a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	2208      	movs	r2, #8
 8010a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	69db      	ldr	r3, [r3, #28]
 8010a22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d003      	beq.n	8010a32 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010a2a:	6878      	ldr	r0, [r7, #4]
 8010a2c:	f000 f887 	bl	8010b3e <HAL_TIM_IC_CaptureCallback>
 8010a30:	e005      	b.n	8010a3e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010a32:	6878      	ldr	r0, [r7, #4]
 8010a34:	f000 f879 	bl	8010b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010a38:	6878      	ldr	r0, [r7, #4]
 8010a3a:	f000 f88a 	bl	8010b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	2200      	movs	r2, #0
 8010a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	691b      	ldr	r3, [r3, #16]
 8010a4a:	f003 0301 	and.w	r3, r3, #1
 8010a4e:	2b01      	cmp	r3, #1
 8010a50:	d10e      	bne.n	8010a70 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	681b      	ldr	r3, [r3, #0]
 8010a56:	68db      	ldr	r3, [r3, #12]
 8010a58:	f003 0301 	and.w	r3, r3, #1
 8010a5c:	2b01      	cmp	r3, #1
 8010a5e:	d107      	bne.n	8010a70 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	f06f 0201 	mvn.w	r2, #1
 8010a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010a6a:	6878      	ldr	r0, [r7, #4]
 8010a6c:	f7f5 f9ea 	bl	8005e44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	691b      	ldr	r3, [r3, #16]
 8010a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010a7a:	2b80      	cmp	r3, #128	@ 0x80
 8010a7c:	d10e      	bne.n	8010a9c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	681b      	ldr	r3, [r3, #0]
 8010a82:	68db      	ldr	r3, [r3, #12]
 8010a84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010a88:	2b80      	cmp	r3, #128	@ 0x80
 8010a8a:	d107      	bne.n	8010a9c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8010a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010a96:	6878      	ldr	r0, [r7, #4]
 8010a98:	f000 f91a 	bl	8010cd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	691b      	ldr	r3, [r3, #16]
 8010aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010aa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010aaa:	d10e      	bne.n	8010aca <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	681b      	ldr	r3, [r3, #0]
 8010ab0:	68db      	ldr	r3, [r3, #12]
 8010ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010ab6:	2b80      	cmp	r3, #128	@ 0x80
 8010ab8:	d107      	bne.n	8010aca <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8010ac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010ac4:	6878      	ldr	r0, [r7, #4]
 8010ac6:	f000 f90d 	bl	8010ce4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	691b      	ldr	r3, [r3, #16]
 8010ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ad4:	2b40      	cmp	r3, #64	@ 0x40
 8010ad6:	d10e      	bne.n	8010af6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	68db      	ldr	r3, [r3, #12]
 8010ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ae2:	2b40      	cmp	r3, #64	@ 0x40
 8010ae4:	d107      	bne.n	8010af6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8010aee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010af0:	6878      	ldr	r0, [r7, #4]
 8010af2:	f000 f838 	bl	8010b66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	681b      	ldr	r3, [r3, #0]
 8010afa:	691b      	ldr	r3, [r3, #16]
 8010afc:	f003 0320 	and.w	r3, r3, #32
 8010b00:	2b20      	cmp	r3, #32
 8010b02:	d10e      	bne.n	8010b22 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	68db      	ldr	r3, [r3, #12]
 8010b0a:	f003 0320 	and.w	r3, r3, #32
 8010b0e:	2b20      	cmp	r3, #32
 8010b10:	d107      	bne.n	8010b22 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	f06f 0220 	mvn.w	r2, #32
 8010b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010b1c:	6878      	ldr	r0, [r7, #4]
 8010b1e:	f000 f8cd 	bl	8010cbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8010b22:	bf00      	nop
 8010b24:	3708      	adds	r7, #8
 8010b26:	46bd      	mov	sp, r7
 8010b28:	bd80      	pop	{r7, pc}

08010b2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010b2a:	b480      	push	{r7}
 8010b2c:	b083      	sub	sp, #12
 8010b2e:	af00      	add	r7, sp, #0
 8010b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010b32:	bf00      	nop
 8010b34:	370c      	adds	r7, #12
 8010b36:	46bd      	mov	sp, r7
 8010b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b3c:	4770      	bx	lr

08010b3e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010b3e:	b480      	push	{r7}
 8010b40:	b083      	sub	sp, #12
 8010b42:	af00      	add	r7, sp, #0
 8010b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010b46:	bf00      	nop
 8010b48:	370c      	adds	r7, #12
 8010b4a:	46bd      	mov	sp, r7
 8010b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b50:	4770      	bx	lr

08010b52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010b52:	b480      	push	{r7}
 8010b54:	b083      	sub	sp, #12
 8010b56:	af00      	add	r7, sp, #0
 8010b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010b5a:	bf00      	nop
 8010b5c:	370c      	adds	r7, #12
 8010b5e:	46bd      	mov	sp, r7
 8010b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b64:	4770      	bx	lr

08010b66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010b66:	b480      	push	{r7}
 8010b68:	b083      	sub	sp, #12
 8010b6a:	af00      	add	r7, sp, #0
 8010b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010b6e:	bf00      	nop
 8010b70:	370c      	adds	r7, #12
 8010b72:	46bd      	mov	sp, r7
 8010b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b78:	4770      	bx	lr
	...

08010b7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010b7c:	b480      	push	{r7}
 8010b7e:	b085      	sub	sp, #20
 8010b80:	af00      	add	r7, sp, #0
 8010b82:	6078      	str	r0, [r7, #4]
 8010b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	4a40      	ldr	r2, [pc, #256]	@ (8010c90 <TIM_Base_SetConfig+0x114>)
 8010b90:	4293      	cmp	r3, r2
 8010b92:	d013      	beq.n	8010bbc <TIM_Base_SetConfig+0x40>
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010b9a:	d00f      	beq.n	8010bbc <TIM_Base_SetConfig+0x40>
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	4a3d      	ldr	r2, [pc, #244]	@ (8010c94 <TIM_Base_SetConfig+0x118>)
 8010ba0:	4293      	cmp	r3, r2
 8010ba2:	d00b      	beq.n	8010bbc <TIM_Base_SetConfig+0x40>
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	4a3c      	ldr	r2, [pc, #240]	@ (8010c98 <TIM_Base_SetConfig+0x11c>)
 8010ba8:	4293      	cmp	r3, r2
 8010baa:	d007      	beq.n	8010bbc <TIM_Base_SetConfig+0x40>
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	4a3b      	ldr	r2, [pc, #236]	@ (8010c9c <TIM_Base_SetConfig+0x120>)
 8010bb0:	4293      	cmp	r3, r2
 8010bb2:	d003      	beq.n	8010bbc <TIM_Base_SetConfig+0x40>
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	4a3a      	ldr	r2, [pc, #232]	@ (8010ca0 <TIM_Base_SetConfig+0x124>)
 8010bb8:	4293      	cmp	r3, r2
 8010bba:	d108      	bne.n	8010bce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010bc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010bc4:	683b      	ldr	r3, [r7, #0]
 8010bc6:	685b      	ldr	r3, [r3, #4]
 8010bc8:	68fa      	ldr	r2, [r7, #12]
 8010bca:	4313      	orrs	r3, r2
 8010bcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	4a2f      	ldr	r2, [pc, #188]	@ (8010c90 <TIM_Base_SetConfig+0x114>)
 8010bd2:	4293      	cmp	r3, r2
 8010bd4:	d02b      	beq.n	8010c2e <TIM_Base_SetConfig+0xb2>
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010bdc:	d027      	beq.n	8010c2e <TIM_Base_SetConfig+0xb2>
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	4a2c      	ldr	r2, [pc, #176]	@ (8010c94 <TIM_Base_SetConfig+0x118>)
 8010be2:	4293      	cmp	r3, r2
 8010be4:	d023      	beq.n	8010c2e <TIM_Base_SetConfig+0xb2>
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	4a2b      	ldr	r2, [pc, #172]	@ (8010c98 <TIM_Base_SetConfig+0x11c>)
 8010bea:	4293      	cmp	r3, r2
 8010bec:	d01f      	beq.n	8010c2e <TIM_Base_SetConfig+0xb2>
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	4a2a      	ldr	r2, [pc, #168]	@ (8010c9c <TIM_Base_SetConfig+0x120>)
 8010bf2:	4293      	cmp	r3, r2
 8010bf4:	d01b      	beq.n	8010c2e <TIM_Base_SetConfig+0xb2>
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	4a29      	ldr	r2, [pc, #164]	@ (8010ca0 <TIM_Base_SetConfig+0x124>)
 8010bfa:	4293      	cmp	r3, r2
 8010bfc:	d017      	beq.n	8010c2e <TIM_Base_SetConfig+0xb2>
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	4a28      	ldr	r2, [pc, #160]	@ (8010ca4 <TIM_Base_SetConfig+0x128>)
 8010c02:	4293      	cmp	r3, r2
 8010c04:	d013      	beq.n	8010c2e <TIM_Base_SetConfig+0xb2>
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	4a27      	ldr	r2, [pc, #156]	@ (8010ca8 <TIM_Base_SetConfig+0x12c>)
 8010c0a:	4293      	cmp	r3, r2
 8010c0c:	d00f      	beq.n	8010c2e <TIM_Base_SetConfig+0xb2>
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	4a26      	ldr	r2, [pc, #152]	@ (8010cac <TIM_Base_SetConfig+0x130>)
 8010c12:	4293      	cmp	r3, r2
 8010c14:	d00b      	beq.n	8010c2e <TIM_Base_SetConfig+0xb2>
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	4a25      	ldr	r2, [pc, #148]	@ (8010cb0 <TIM_Base_SetConfig+0x134>)
 8010c1a:	4293      	cmp	r3, r2
 8010c1c:	d007      	beq.n	8010c2e <TIM_Base_SetConfig+0xb2>
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	4a24      	ldr	r2, [pc, #144]	@ (8010cb4 <TIM_Base_SetConfig+0x138>)
 8010c22:	4293      	cmp	r3, r2
 8010c24:	d003      	beq.n	8010c2e <TIM_Base_SetConfig+0xb2>
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	4a23      	ldr	r2, [pc, #140]	@ (8010cb8 <TIM_Base_SetConfig+0x13c>)
 8010c2a:	4293      	cmp	r3, r2
 8010c2c:	d108      	bne.n	8010c40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010c34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010c36:	683b      	ldr	r3, [r7, #0]
 8010c38:	68db      	ldr	r3, [r3, #12]
 8010c3a:	68fa      	ldr	r2, [r7, #12]
 8010c3c:	4313      	orrs	r3, r2
 8010c3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010c46:	683b      	ldr	r3, [r7, #0]
 8010c48:	695b      	ldr	r3, [r3, #20]
 8010c4a:	4313      	orrs	r3, r2
 8010c4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	68fa      	ldr	r2, [r7, #12]
 8010c52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010c54:	683b      	ldr	r3, [r7, #0]
 8010c56:	689a      	ldr	r2, [r3, #8]
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010c5c:	683b      	ldr	r3, [r7, #0]
 8010c5e:	681a      	ldr	r2, [r3, #0]
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	4a0a      	ldr	r2, [pc, #40]	@ (8010c90 <TIM_Base_SetConfig+0x114>)
 8010c68:	4293      	cmp	r3, r2
 8010c6a:	d003      	beq.n	8010c74 <TIM_Base_SetConfig+0xf8>
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	4a0c      	ldr	r2, [pc, #48]	@ (8010ca0 <TIM_Base_SetConfig+0x124>)
 8010c70:	4293      	cmp	r3, r2
 8010c72:	d103      	bne.n	8010c7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010c74:	683b      	ldr	r3, [r7, #0]
 8010c76:	691a      	ldr	r2, [r3, #16]
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	2201      	movs	r2, #1
 8010c80:	615a      	str	r2, [r3, #20]
}
 8010c82:	bf00      	nop
 8010c84:	3714      	adds	r7, #20
 8010c86:	46bd      	mov	sp, r7
 8010c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c8c:	4770      	bx	lr
 8010c8e:	bf00      	nop
 8010c90:	40010000 	.word	0x40010000
 8010c94:	40000400 	.word	0x40000400
 8010c98:	40000800 	.word	0x40000800
 8010c9c:	40000c00 	.word	0x40000c00
 8010ca0:	40010400 	.word	0x40010400
 8010ca4:	40014000 	.word	0x40014000
 8010ca8:	40014400 	.word	0x40014400
 8010cac:	40014800 	.word	0x40014800
 8010cb0:	40001800 	.word	0x40001800
 8010cb4:	40001c00 	.word	0x40001c00
 8010cb8:	40002000 	.word	0x40002000

08010cbc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010cbc:	b480      	push	{r7}
 8010cbe:	b083      	sub	sp, #12
 8010cc0:	af00      	add	r7, sp, #0
 8010cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010cc4:	bf00      	nop
 8010cc6:	370c      	adds	r7, #12
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cce:	4770      	bx	lr

08010cd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010cd0:	b480      	push	{r7}
 8010cd2:	b083      	sub	sp, #12
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010cd8:	bf00      	nop
 8010cda:	370c      	adds	r7, #12
 8010cdc:	46bd      	mov	sp, r7
 8010cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce2:	4770      	bx	lr

08010ce4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010ce4:	b480      	push	{r7}
 8010ce6:	b083      	sub	sp, #12
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010cec:	bf00      	nop
 8010cee:	370c      	adds	r7, #12
 8010cf0:	46bd      	mov	sp, r7
 8010cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cf6:	4770      	bx	lr

08010cf8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010cf8:	b580      	push	{r7, lr}
 8010cfa:	b082      	sub	sp, #8
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d101      	bne.n	8010d0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010d06:	2301      	movs	r3, #1
 8010d08:	e040      	b.n	8010d8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d106      	bne.n	8010d20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	2200      	movs	r2, #0
 8010d16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010d1a:	6878      	ldr	r0, [r7, #4]
 8010d1c:	f7f7 fc32 	bl	8008584 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	2224      	movs	r2, #36	@ 0x24
 8010d24:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	681a      	ldr	r2, [r3, #0]
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	f022 0201 	bic.w	r2, r2, #1
 8010d34:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010d36:	6878      	ldr	r0, [r7, #4]
 8010d38:	f000 f82c 	bl	8010d94 <UART_SetConfig>
 8010d3c:	4603      	mov	r3, r0
 8010d3e:	2b01      	cmp	r3, #1
 8010d40:	d101      	bne.n	8010d46 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8010d42:	2301      	movs	r3, #1
 8010d44:	e022      	b.n	8010d8c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d002      	beq.n	8010d54 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8010d4e:	6878      	ldr	r0, [r7, #4]
 8010d50:	f000 fa84 	bl	801125c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	685a      	ldr	r2, [r3, #4]
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	681b      	ldr	r3, [r3, #0]
 8010d5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010d62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	689a      	ldr	r2, [r3, #8]
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010d72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	681a      	ldr	r2, [r3, #0]
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	f042 0201 	orr.w	r2, r2, #1
 8010d82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010d84:	6878      	ldr	r0, [r7, #4]
 8010d86:	f000 fb0b 	bl	80113a0 <UART_CheckIdleState>
 8010d8a:	4603      	mov	r3, r0
}
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	3708      	adds	r7, #8
 8010d90:	46bd      	mov	sp, r7
 8010d92:	bd80      	pop	{r7, pc}

08010d94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010d94:	b580      	push	{r7, lr}
 8010d96:	b088      	sub	sp, #32
 8010d98:	af00      	add	r7, sp, #0
 8010d9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010d9c:	2300      	movs	r3, #0
 8010d9e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	689a      	ldr	r2, [r3, #8]
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	691b      	ldr	r3, [r3, #16]
 8010da8:	431a      	orrs	r2, r3
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	695b      	ldr	r3, [r3, #20]
 8010dae:	431a      	orrs	r2, r3
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	69db      	ldr	r3, [r3, #28]
 8010db4:	4313      	orrs	r3, r2
 8010db6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	681a      	ldr	r2, [r3, #0]
 8010dbe:	4ba6      	ldr	r3, [pc, #664]	@ (8011058 <UART_SetConfig+0x2c4>)
 8010dc0:	4013      	ands	r3, r2
 8010dc2:	687a      	ldr	r2, [r7, #4]
 8010dc4:	6812      	ldr	r2, [r2, #0]
 8010dc6:	6979      	ldr	r1, [r7, #20]
 8010dc8:	430b      	orrs	r3, r1
 8010dca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	685b      	ldr	r3, [r3, #4]
 8010dd2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	68da      	ldr	r2, [r3, #12]
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	681b      	ldr	r3, [r3, #0]
 8010dde:	430a      	orrs	r2, r1
 8010de0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	699b      	ldr	r3, [r3, #24]
 8010de6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	6a1b      	ldr	r3, [r3, #32]
 8010dec:	697a      	ldr	r2, [r7, #20]
 8010dee:	4313      	orrs	r3, r2
 8010df0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	689b      	ldr	r3, [r3, #8]
 8010df8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	697a      	ldr	r2, [r7, #20]
 8010e02:	430a      	orrs	r2, r1
 8010e04:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	4a94      	ldr	r2, [pc, #592]	@ (801105c <UART_SetConfig+0x2c8>)
 8010e0c:	4293      	cmp	r3, r2
 8010e0e:	d120      	bne.n	8010e52 <UART_SetConfig+0xbe>
 8010e10:	4b93      	ldr	r3, [pc, #588]	@ (8011060 <UART_SetConfig+0x2cc>)
 8010e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010e16:	f003 0303 	and.w	r3, r3, #3
 8010e1a:	2b03      	cmp	r3, #3
 8010e1c:	d816      	bhi.n	8010e4c <UART_SetConfig+0xb8>
 8010e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8010e24 <UART_SetConfig+0x90>)
 8010e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e24:	08010e35 	.word	0x08010e35
 8010e28:	08010e41 	.word	0x08010e41
 8010e2c:	08010e3b 	.word	0x08010e3b
 8010e30:	08010e47 	.word	0x08010e47
 8010e34:	2301      	movs	r3, #1
 8010e36:	77fb      	strb	r3, [r7, #31]
 8010e38:	e150      	b.n	80110dc <UART_SetConfig+0x348>
 8010e3a:	2302      	movs	r3, #2
 8010e3c:	77fb      	strb	r3, [r7, #31]
 8010e3e:	e14d      	b.n	80110dc <UART_SetConfig+0x348>
 8010e40:	2304      	movs	r3, #4
 8010e42:	77fb      	strb	r3, [r7, #31]
 8010e44:	e14a      	b.n	80110dc <UART_SetConfig+0x348>
 8010e46:	2308      	movs	r3, #8
 8010e48:	77fb      	strb	r3, [r7, #31]
 8010e4a:	e147      	b.n	80110dc <UART_SetConfig+0x348>
 8010e4c:	2310      	movs	r3, #16
 8010e4e:	77fb      	strb	r3, [r7, #31]
 8010e50:	e144      	b.n	80110dc <UART_SetConfig+0x348>
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	4a83      	ldr	r2, [pc, #524]	@ (8011064 <UART_SetConfig+0x2d0>)
 8010e58:	4293      	cmp	r3, r2
 8010e5a:	d132      	bne.n	8010ec2 <UART_SetConfig+0x12e>
 8010e5c:	4b80      	ldr	r3, [pc, #512]	@ (8011060 <UART_SetConfig+0x2cc>)
 8010e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010e62:	f003 030c 	and.w	r3, r3, #12
 8010e66:	2b0c      	cmp	r3, #12
 8010e68:	d828      	bhi.n	8010ebc <UART_SetConfig+0x128>
 8010e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8010e70 <UART_SetConfig+0xdc>)
 8010e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e70:	08010ea5 	.word	0x08010ea5
 8010e74:	08010ebd 	.word	0x08010ebd
 8010e78:	08010ebd 	.word	0x08010ebd
 8010e7c:	08010ebd 	.word	0x08010ebd
 8010e80:	08010eb1 	.word	0x08010eb1
 8010e84:	08010ebd 	.word	0x08010ebd
 8010e88:	08010ebd 	.word	0x08010ebd
 8010e8c:	08010ebd 	.word	0x08010ebd
 8010e90:	08010eab 	.word	0x08010eab
 8010e94:	08010ebd 	.word	0x08010ebd
 8010e98:	08010ebd 	.word	0x08010ebd
 8010e9c:	08010ebd 	.word	0x08010ebd
 8010ea0:	08010eb7 	.word	0x08010eb7
 8010ea4:	2300      	movs	r3, #0
 8010ea6:	77fb      	strb	r3, [r7, #31]
 8010ea8:	e118      	b.n	80110dc <UART_SetConfig+0x348>
 8010eaa:	2302      	movs	r3, #2
 8010eac:	77fb      	strb	r3, [r7, #31]
 8010eae:	e115      	b.n	80110dc <UART_SetConfig+0x348>
 8010eb0:	2304      	movs	r3, #4
 8010eb2:	77fb      	strb	r3, [r7, #31]
 8010eb4:	e112      	b.n	80110dc <UART_SetConfig+0x348>
 8010eb6:	2308      	movs	r3, #8
 8010eb8:	77fb      	strb	r3, [r7, #31]
 8010eba:	e10f      	b.n	80110dc <UART_SetConfig+0x348>
 8010ebc:	2310      	movs	r3, #16
 8010ebe:	77fb      	strb	r3, [r7, #31]
 8010ec0:	e10c      	b.n	80110dc <UART_SetConfig+0x348>
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	4a68      	ldr	r2, [pc, #416]	@ (8011068 <UART_SetConfig+0x2d4>)
 8010ec8:	4293      	cmp	r3, r2
 8010eca:	d120      	bne.n	8010f0e <UART_SetConfig+0x17a>
 8010ecc:	4b64      	ldr	r3, [pc, #400]	@ (8011060 <UART_SetConfig+0x2cc>)
 8010ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010ed2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8010ed6:	2b30      	cmp	r3, #48	@ 0x30
 8010ed8:	d013      	beq.n	8010f02 <UART_SetConfig+0x16e>
 8010eda:	2b30      	cmp	r3, #48	@ 0x30
 8010edc:	d814      	bhi.n	8010f08 <UART_SetConfig+0x174>
 8010ede:	2b20      	cmp	r3, #32
 8010ee0:	d009      	beq.n	8010ef6 <UART_SetConfig+0x162>
 8010ee2:	2b20      	cmp	r3, #32
 8010ee4:	d810      	bhi.n	8010f08 <UART_SetConfig+0x174>
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d002      	beq.n	8010ef0 <UART_SetConfig+0x15c>
 8010eea:	2b10      	cmp	r3, #16
 8010eec:	d006      	beq.n	8010efc <UART_SetConfig+0x168>
 8010eee:	e00b      	b.n	8010f08 <UART_SetConfig+0x174>
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	77fb      	strb	r3, [r7, #31]
 8010ef4:	e0f2      	b.n	80110dc <UART_SetConfig+0x348>
 8010ef6:	2302      	movs	r3, #2
 8010ef8:	77fb      	strb	r3, [r7, #31]
 8010efa:	e0ef      	b.n	80110dc <UART_SetConfig+0x348>
 8010efc:	2304      	movs	r3, #4
 8010efe:	77fb      	strb	r3, [r7, #31]
 8010f00:	e0ec      	b.n	80110dc <UART_SetConfig+0x348>
 8010f02:	2308      	movs	r3, #8
 8010f04:	77fb      	strb	r3, [r7, #31]
 8010f06:	e0e9      	b.n	80110dc <UART_SetConfig+0x348>
 8010f08:	2310      	movs	r3, #16
 8010f0a:	77fb      	strb	r3, [r7, #31]
 8010f0c:	e0e6      	b.n	80110dc <UART_SetConfig+0x348>
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	4a56      	ldr	r2, [pc, #344]	@ (801106c <UART_SetConfig+0x2d8>)
 8010f14:	4293      	cmp	r3, r2
 8010f16:	d120      	bne.n	8010f5a <UART_SetConfig+0x1c6>
 8010f18:	4b51      	ldr	r3, [pc, #324]	@ (8011060 <UART_SetConfig+0x2cc>)
 8010f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010f1e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8010f22:	2bc0      	cmp	r3, #192	@ 0xc0
 8010f24:	d013      	beq.n	8010f4e <UART_SetConfig+0x1ba>
 8010f26:	2bc0      	cmp	r3, #192	@ 0xc0
 8010f28:	d814      	bhi.n	8010f54 <UART_SetConfig+0x1c0>
 8010f2a:	2b80      	cmp	r3, #128	@ 0x80
 8010f2c:	d009      	beq.n	8010f42 <UART_SetConfig+0x1ae>
 8010f2e:	2b80      	cmp	r3, #128	@ 0x80
 8010f30:	d810      	bhi.n	8010f54 <UART_SetConfig+0x1c0>
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d002      	beq.n	8010f3c <UART_SetConfig+0x1a8>
 8010f36:	2b40      	cmp	r3, #64	@ 0x40
 8010f38:	d006      	beq.n	8010f48 <UART_SetConfig+0x1b4>
 8010f3a:	e00b      	b.n	8010f54 <UART_SetConfig+0x1c0>
 8010f3c:	2300      	movs	r3, #0
 8010f3e:	77fb      	strb	r3, [r7, #31]
 8010f40:	e0cc      	b.n	80110dc <UART_SetConfig+0x348>
 8010f42:	2302      	movs	r3, #2
 8010f44:	77fb      	strb	r3, [r7, #31]
 8010f46:	e0c9      	b.n	80110dc <UART_SetConfig+0x348>
 8010f48:	2304      	movs	r3, #4
 8010f4a:	77fb      	strb	r3, [r7, #31]
 8010f4c:	e0c6      	b.n	80110dc <UART_SetConfig+0x348>
 8010f4e:	2308      	movs	r3, #8
 8010f50:	77fb      	strb	r3, [r7, #31]
 8010f52:	e0c3      	b.n	80110dc <UART_SetConfig+0x348>
 8010f54:	2310      	movs	r3, #16
 8010f56:	77fb      	strb	r3, [r7, #31]
 8010f58:	e0c0      	b.n	80110dc <UART_SetConfig+0x348>
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	4a44      	ldr	r2, [pc, #272]	@ (8011070 <UART_SetConfig+0x2dc>)
 8010f60:	4293      	cmp	r3, r2
 8010f62:	d125      	bne.n	8010fb0 <UART_SetConfig+0x21c>
 8010f64:	4b3e      	ldr	r3, [pc, #248]	@ (8011060 <UART_SetConfig+0x2cc>)
 8010f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010f6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010f6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010f72:	d017      	beq.n	8010fa4 <UART_SetConfig+0x210>
 8010f74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010f78:	d817      	bhi.n	8010faa <UART_SetConfig+0x216>
 8010f7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010f7e:	d00b      	beq.n	8010f98 <UART_SetConfig+0x204>
 8010f80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010f84:	d811      	bhi.n	8010faa <UART_SetConfig+0x216>
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d003      	beq.n	8010f92 <UART_SetConfig+0x1fe>
 8010f8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f8e:	d006      	beq.n	8010f9e <UART_SetConfig+0x20a>
 8010f90:	e00b      	b.n	8010faa <UART_SetConfig+0x216>
 8010f92:	2300      	movs	r3, #0
 8010f94:	77fb      	strb	r3, [r7, #31]
 8010f96:	e0a1      	b.n	80110dc <UART_SetConfig+0x348>
 8010f98:	2302      	movs	r3, #2
 8010f9a:	77fb      	strb	r3, [r7, #31]
 8010f9c:	e09e      	b.n	80110dc <UART_SetConfig+0x348>
 8010f9e:	2304      	movs	r3, #4
 8010fa0:	77fb      	strb	r3, [r7, #31]
 8010fa2:	e09b      	b.n	80110dc <UART_SetConfig+0x348>
 8010fa4:	2308      	movs	r3, #8
 8010fa6:	77fb      	strb	r3, [r7, #31]
 8010fa8:	e098      	b.n	80110dc <UART_SetConfig+0x348>
 8010faa:	2310      	movs	r3, #16
 8010fac:	77fb      	strb	r3, [r7, #31]
 8010fae:	e095      	b.n	80110dc <UART_SetConfig+0x348>
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	4a2f      	ldr	r2, [pc, #188]	@ (8011074 <UART_SetConfig+0x2e0>)
 8010fb6:	4293      	cmp	r3, r2
 8010fb8:	d125      	bne.n	8011006 <UART_SetConfig+0x272>
 8010fba:	4b29      	ldr	r3, [pc, #164]	@ (8011060 <UART_SetConfig+0x2cc>)
 8010fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010fc0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010fc4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010fc8:	d017      	beq.n	8010ffa <UART_SetConfig+0x266>
 8010fca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010fce:	d817      	bhi.n	8011000 <UART_SetConfig+0x26c>
 8010fd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010fd4:	d00b      	beq.n	8010fee <UART_SetConfig+0x25a>
 8010fd6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010fda:	d811      	bhi.n	8011000 <UART_SetConfig+0x26c>
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d003      	beq.n	8010fe8 <UART_SetConfig+0x254>
 8010fe0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010fe4:	d006      	beq.n	8010ff4 <UART_SetConfig+0x260>
 8010fe6:	e00b      	b.n	8011000 <UART_SetConfig+0x26c>
 8010fe8:	2301      	movs	r3, #1
 8010fea:	77fb      	strb	r3, [r7, #31]
 8010fec:	e076      	b.n	80110dc <UART_SetConfig+0x348>
 8010fee:	2302      	movs	r3, #2
 8010ff0:	77fb      	strb	r3, [r7, #31]
 8010ff2:	e073      	b.n	80110dc <UART_SetConfig+0x348>
 8010ff4:	2304      	movs	r3, #4
 8010ff6:	77fb      	strb	r3, [r7, #31]
 8010ff8:	e070      	b.n	80110dc <UART_SetConfig+0x348>
 8010ffa:	2308      	movs	r3, #8
 8010ffc:	77fb      	strb	r3, [r7, #31]
 8010ffe:	e06d      	b.n	80110dc <UART_SetConfig+0x348>
 8011000:	2310      	movs	r3, #16
 8011002:	77fb      	strb	r3, [r7, #31]
 8011004:	e06a      	b.n	80110dc <UART_SetConfig+0x348>
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	4a1b      	ldr	r2, [pc, #108]	@ (8011078 <UART_SetConfig+0x2e4>)
 801100c:	4293      	cmp	r3, r2
 801100e:	d138      	bne.n	8011082 <UART_SetConfig+0x2ee>
 8011010:	4b13      	ldr	r3, [pc, #76]	@ (8011060 <UART_SetConfig+0x2cc>)
 8011012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011016:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 801101a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801101e:	d017      	beq.n	8011050 <UART_SetConfig+0x2bc>
 8011020:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8011024:	d82a      	bhi.n	801107c <UART_SetConfig+0x2e8>
 8011026:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801102a:	d00b      	beq.n	8011044 <UART_SetConfig+0x2b0>
 801102c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011030:	d824      	bhi.n	801107c <UART_SetConfig+0x2e8>
 8011032:	2b00      	cmp	r3, #0
 8011034:	d003      	beq.n	801103e <UART_SetConfig+0x2aa>
 8011036:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801103a:	d006      	beq.n	801104a <UART_SetConfig+0x2b6>
 801103c:	e01e      	b.n	801107c <UART_SetConfig+0x2e8>
 801103e:	2300      	movs	r3, #0
 8011040:	77fb      	strb	r3, [r7, #31]
 8011042:	e04b      	b.n	80110dc <UART_SetConfig+0x348>
 8011044:	2302      	movs	r3, #2
 8011046:	77fb      	strb	r3, [r7, #31]
 8011048:	e048      	b.n	80110dc <UART_SetConfig+0x348>
 801104a:	2304      	movs	r3, #4
 801104c:	77fb      	strb	r3, [r7, #31]
 801104e:	e045      	b.n	80110dc <UART_SetConfig+0x348>
 8011050:	2308      	movs	r3, #8
 8011052:	77fb      	strb	r3, [r7, #31]
 8011054:	e042      	b.n	80110dc <UART_SetConfig+0x348>
 8011056:	bf00      	nop
 8011058:	efff69f3 	.word	0xefff69f3
 801105c:	40011000 	.word	0x40011000
 8011060:	40023800 	.word	0x40023800
 8011064:	40004400 	.word	0x40004400
 8011068:	40004800 	.word	0x40004800
 801106c:	40004c00 	.word	0x40004c00
 8011070:	40005000 	.word	0x40005000
 8011074:	40011400 	.word	0x40011400
 8011078:	40007800 	.word	0x40007800
 801107c:	2310      	movs	r3, #16
 801107e:	77fb      	strb	r3, [r7, #31]
 8011080:	e02c      	b.n	80110dc <UART_SetConfig+0x348>
 8011082:	687b      	ldr	r3, [r7, #4]
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	4a72      	ldr	r2, [pc, #456]	@ (8011250 <UART_SetConfig+0x4bc>)
 8011088:	4293      	cmp	r3, r2
 801108a:	d125      	bne.n	80110d8 <UART_SetConfig+0x344>
 801108c:	4b71      	ldr	r3, [pc, #452]	@ (8011254 <UART_SetConfig+0x4c0>)
 801108e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011092:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8011096:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 801109a:	d017      	beq.n	80110cc <UART_SetConfig+0x338>
 801109c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80110a0:	d817      	bhi.n	80110d2 <UART_SetConfig+0x33e>
 80110a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80110a6:	d00b      	beq.n	80110c0 <UART_SetConfig+0x32c>
 80110a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80110ac:	d811      	bhi.n	80110d2 <UART_SetConfig+0x33e>
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d003      	beq.n	80110ba <UART_SetConfig+0x326>
 80110b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80110b6:	d006      	beq.n	80110c6 <UART_SetConfig+0x332>
 80110b8:	e00b      	b.n	80110d2 <UART_SetConfig+0x33e>
 80110ba:	2300      	movs	r3, #0
 80110bc:	77fb      	strb	r3, [r7, #31]
 80110be:	e00d      	b.n	80110dc <UART_SetConfig+0x348>
 80110c0:	2302      	movs	r3, #2
 80110c2:	77fb      	strb	r3, [r7, #31]
 80110c4:	e00a      	b.n	80110dc <UART_SetConfig+0x348>
 80110c6:	2304      	movs	r3, #4
 80110c8:	77fb      	strb	r3, [r7, #31]
 80110ca:	e007      	b.n	80110dc <UART_SetConfig+0x348>
 80110cc:	2308      	movs	r3, #8
 80110ce:	77fb      	strb	r3, [r7, #31]
 80110d0:	e004      	b.n	80110dc <UART_SetConfig+0x348>
 80110d2:	2310      	movs	r3, #16
 80110d4:	77fb      	strb	r3, [r7, #31]
 80110d6:	e001      	b.n	80110dc <UART_SetConfig+0x348>
 80110d8:	2310      	movs	r3, #16
 80110da:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	69db      	ldr	r3, [r3, #28]
 80110e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80110e4:	d15b      	bne.n	801119e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80110e6:	7ffb      	ldrb	r3, [r7, #31]
 80110e8:	2b08      	cmp	r3, #8
 80110ea:	d828      	bhi.n	801113e <UART_SetConfig+0x3aa>
 80110ec:	a201      	add	r2, pc, #4	@ (adr r2, 80110f4 <UART_SetConfig+0x360>)
 80110ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110f2:	bf00      	nop
 80110f4:	08011119 	.word	0x08011119
 80110f8:	08011121 	.word	0x08011121
 80110fc:	08011129 	.word	0x08011129
 8011100:	0801113f 	.word	0x0801113f
 8011104:	0801112f 	.word	0x0801112f
 8011108:	0801113f 	.word	0x0801113f
 801110c:	0801113f 	.word	0x0801113f
 8011110:	0801113f 	.word	0x0801113f
 8011114:	08011137 	.word	0x08011137
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011118:	f7fc ff6e 	bl	800dff8 <HAL_RCC_GetPCLK1Freq>
 801111c:	61b8      	str	r0, [r7, #24]
        break;
 801111e:	e013      	b.n	8011148 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011120:	f7fc ff7e 	bl	800e020 <HAL_RCC_GetPCLK2Freq>
 8011124:	61b8      	str	r0, [r7, #24]
        break;
 8011126:	e00f      	b.n	8011148 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011128:	4b4b      	ldr	r3, [pc, #300]	@ (8011258 <UART_SetConfig+0x4c4>)
 801112a:	61bb      	str	r3, [r7, #24]
        break;
 801112c:	e00c      	b.n	8011148 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801112e:	f7fc fe91 	bl	800de54 <HAL_RCC_GetSysClockFreq>
 8011132:	61b8      	str	r0, [r7, #24]
        break;
 8011134:	e008      	b.n	8011148 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011136:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801113a:	61bb      	str	r3, [r7, #24]
        break;
 801113c:	e004      	b.n	8011148 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 801113e:	2300      	movs	r3, #0
 8011140:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8011142:	2301      	movs	r3, #1
 8011144:	77bb      	strb	r3, [r7, #30]
        break;
 8011146:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011148:	69bb      	ldr	r3, [r7, #24]
 801114a:	2b00      	cmp	r3, #0
 801114c:	d074      	beq.n	8011238 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 801114e:	69bb      	ldr	r3, [r7, #24]
 8011150:	005a      	lsls	r2, r3, #1
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	685b      	ldr	r3, [r3, #4]
 8011156:	085b      	lsrs	r3, r3, #1
 8011158:	441a      	add	r2, r3
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	685b      	ldr	r3, [r3, #4]
 801115e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011162:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011164:	693b      	ldr	r3, [r7, #16]
 8011166:	2b0f      	cmp	r3, #15
 8011168:	d916      	bls.n	8011198 <UART_SetConfig+0x404>
 801116a:	693b      	ldr	r3, [r7, #16]
 801116c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011170:	d212      	bcs.n	8011198 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011172:	693b      	ldr	r3, [r7, #16]
 8011174:	b29b      	uxth	r3, r3
 8011176:	f023 030f 	bic.w	r3, r3, #15
 801117a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801117c:	693b      	ldr	r3, [r7, #16]
 801117e:	085b      	lsrs	r3, r3, #1
 8011180:	b29b      	uxth	r3, r3
 8011182:	f003 0307 	and.w	r3, r3, #7
 8011186:	b29a      	uxth	r2, r3
 8011188:	89fb      	ldrh	r3, [r7, #14]
 801118a:	4313      	orrs	r3, r2
 801118c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	89fa      	ldrh	r2, [r7, #14]
 8011194:	60da      	str	r2, [r3, #12]
 8011196:	e04f      	b.n	8011238 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8011198:	2301      	movs	r3, #1
 801119a:	77bb      	strb	r3, [r7, #30]
 801119c:	e04c      	b.n	8011238 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 801119e:	7ffb      	ldrb	r3, [r7, #31]
 80111a0:	2b08      	cmp	r3, #8
 80111a2:	d828      	bhi.n	80111f6 <UART_SetConfig+0x462>
 80111a4:	a201      	add	r2, pc, #4	@ (adr r2, 80111ac <UART_SetConfig+0x418>)
 80111a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111aa:	bf00      	nop
 80111ac:	080111d1 	.word	0x080111d1
 80111b0:	080111d9 	.word	0x080111d9
 80111b4:	080111e1 	.word	0x080111e1
 80111b8:	080111f7 	.word	0x080111f7
 80111bc:	080111e7 	.word	0x080111e7
 80111c0:	080111f7 	.word	0x080111f7
 80111c4:	080111f7 	.word	0x080111f7
 80111c8:	080111f7 	.word	0x080111f7
 80111cc:	080111ef 	.word	0x080111ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80111d0:	f7fc ff12 	bl	800dff8 <HAL_RCC_GetPCLK1Freq>
 80111d4:	61b8      	str	r0, [r7, #24]
        break;
 80111d6:	e013      	b.n	8011200 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80111d8:	f7fc ff22 	bl	800e020 <HAL_RCC_GetPCLK2Freq>
 80111dc:	61b8      	str	r0, [r7, #24]
        break;
 80111de:	e00f      	b.n	8011200 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80111e0:	4b1d      	ldr	r3, [pc, #116]	@ (8011258 <UART_SetConfig+0x4c4>)
 80111e2:	61bb      	str	r3, [r7, #24]
        break;
 80111e4:	e00c      	b.n	8011200 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80111e6:	f7fc fe35 	bl	800de54 <HAL_RCC_GetSysClockFreq>
 80111ea:	61b8      	str	r0, [r7, #24]
        break;
 80111ec:	e008      	b.n	8011200 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80111ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80111f2:	61bb      	str	r3, [r7, #24]
        break;
 80111f4:	e004      	b.n	8011200 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80111f6:	2300      	movs	r3, #0
 80111f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80111fa:	2301      	movs	r3, #1
 80111fc:	77bb      	strb	r3, [r7, #30]
        break;
 80111fe:	bf00      	nop
    }

    if (pclk != 0U)
 8011200:	69bb      	ldr	r3, [r7, #24]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d018      	beq.n	8011238 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	685b      	ldr	r3, [r3, #4]
 801120a:	085a      	lsrs	r2, r3, #1
 801120c:	69bb      	ldr	r3, [r7, #24]
 801120e:	441a      	add	r2, r3
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	685b      	ldr	r3, [r3, #4]
 8011214:	fbb2 f3f3 	udiv	r3, r2, r3
 8011218:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801121a:	693b      	ldr	r3, [r7, #16]
 801121c:	2b0f      	cmp	r3, #15
 801121e:	d909      	bls.n	8011234 <UART_SetConfig+0x4a0>
 8011220:	693b      	ldr	r3, [r7, #16]
 8011222:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011226:	d205      	bcs.n	8011234 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011228:	693b      	ldr	r3, [r7, #16]
 801122a:	b29a      	uxth	r2, r3
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	60da      	str	r2, [r3, #12]
 8011232:	e001      	b.n	8011238 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8011234:	2301      	movs	r3, #1
 8011236:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	2200      	movs	r2, #0
 801123c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	2200      	movs	r2, #0
 8011242:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8011244:	7fbb      	ldrb	r3, [r7, #30]
}
 8011246:	4618      	mov	r0, r3
 8011248:	3720      	adds	r7, #32
 801124a:	46bd      	mov	sp, r7
 801124c:	bd80      	pop	{r7, pc}
 801124e:	bf00      	nop
 8011250:	40007c00 	.word	0x40007c00
 8011254:	40023800 	.word	0x40023800
 8011258:	00f42400 	.word	0x00f42400

0801125c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801125c:	b480      	push	{r7}
 801125e:	b083      	sub	sp, #12
 8011260:	af00      	add	r7, sp, #0
 8011262:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011268:	f003 0301 	and.w	r3, r3, #1
 801126c:	2b00      	cmp	r3, #0
 801126e:	d00a      	beq.n	8011286 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	685b      	ldr	r3, [r3, #4]
 8011276:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	430a      	orrs	r2, r1
 8011284:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801128a:	f003 0302 	and.w	r3, r3, #2
 801128e:	2b00      	cmp	r3, #0
 8011290:	d00a      	beq.n	80112a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	685b      	ldr	r3, [r3, #4]
 8011298:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	430a      	orrs	r2, r1
 80112a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112ac:	f003 0304 	and.w	r3, r3, #4
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d00a      	beq.n	80112ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	685b      	ldr	r3, [r3, #4]
 80112ba:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	681b      	ldr	r3, [r3, #0]
 80112c6:	430a      	orrs	r2, r1
 80112c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112ce:	f003 0308 	and.w	r3, r3, #8
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d00a      	beq.n	80112ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	685b      	ldr	r3, [r3, #4]
 80112dc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	430a      	orrs	r2, r1
 80112ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112f0:	f003 0310 	and.w	r3, r3, #16
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d00a      	beq.n	801130e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	689b      	ldr	r3, [r3, #8]
 80112fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	430a      	orrs	r2, r1
 801130c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011312:	f003 0320 	and.w	r3, r3, #32
 8011316:	2b00      	cmp	r3, #0
 8011318:	d00a      	beq.n	8011330 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	689b      	ldr	r3, [r3, #8]
 8011320:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	681b      	ldr	r3, [r3, #0]
 801132c:	430a      	orrs	r2, r1
 801132e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011338:	2b00      	cmp	r3, #0
 801133a:	d01a      	beq.n	8011372 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	685b      	ldr	r3, [r3, #4]
 8011342:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	430a      	orrs	r2, r1
 8011350:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011356:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801135a:	d10a      	bne.n	8011372 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	685b      	ldr	r3, [r3, #4]
 8011362:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	430a      	orrs	r2, r1
 8011370:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801137a:	2b00      	cmp	r3, #0
 801137c:	d00a      	beq.n	8011394 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	685b      	ldr	r3, [r3, #4]
 8011384:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	430a      	orrs	r2, r1
 8011392:	605a      	str	r2, [r3, #4]
  }
}
 8011394:	bf00      	nop
 8011396:	370c      	adds	r7, #12
 8011398:	46bd      	mov	sp, r7
 801139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801139e:	4770      	bx	lr

080113a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80113a0:	b580      	push	{r7, lr}
 80113a2:	b086      	sub	sp, #24
 80113a4:	af02      	add	r7, sp, #8
 80113a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	2200      	movs	r2, #0
 80113ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80113b0:	f7f9 f9b8 	bl	800a724 <HAL_GetTick>
 80113b4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	f003 0308 	and.w	r3, r3, #8
 80113c0:	2b08      	cmp	r3, #8
 80113c2:	d10e      	bne.n	80113e2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80113c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80113c8:	9300      	str	r3, [sp, #0]
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	2200      	movs	r2, #0
 80113ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80113d2:	6878      	ldr	r0, [r7, #4]
 80113d4:	f000 f81b 	bl	801140e <UART_WaitOnFlagUntilTimeout>
 80113d8:	4603      	mov	r3, r0
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d001      	beq.n	80113e2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80113de:	2303      	movs	r3, #3
 80113e0:	e011      	b.n	8011406 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	2220      	movs	r2, #32
 80113e6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	2220      	movs	r2, #32
 80113ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	2200      	movs	r2, #0
 80113f4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	2200      	movs	r2, #0
 80113fa:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	2200      	movs	r2, #0
 8011400:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8011404:	2300      	movs	r3, #0
}
 8011406:	4618      	mov	r0, r3
 8011408:	3710      	adds	r7, #16
 801140a:	46bd      	mov	sp, r7
 801140c:	bd80      	pop	{r7, pc}

0801140e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801140e:	b580      	push	{r7, lr}
 8011410:	b09c      	sub	sp, #112	@ 0x70
 8011412:	af00      	add	r7, sp, #0
 8011414:	60f8      	str	r0, [r7, #12]
 8011416:	60b9      	str	r1, [r7, #8]
 8011418:	603b      	str	r3, [r7, #0]
 801141a:	4613      	mov	r3, r2
 801141c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801141e:	e0a7      	b.n	8011570 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011420:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011426:	f000 80a3 	beq.w	8011570 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801142a:	f7f9 f97b 	bl	800a724 <HAL_GetTick>
 801142e:	4602      	mov	r2, r0
 8011430:	683b      	ldr	r3, [r7, #0]
 8011432:	1ad3      	subs	r3, r2, r3
 8011434:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8011436:	429a      	cmp	r2, r3
 8011438:	d302      	bcc.n	8011440 <UART_WaitOnFlagUntilTimeout+0x32>
 801143a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801143c:	2b00      	cmp	r3, #0
 801143e:	d13f      	bne.n	80114c0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011446:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011448:	e853 3f00 	ldrex	r3, [r3]
 801144c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801144e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011450:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8011454:	667b      	str	r3, [r7, #100]	@ 0x64
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	461a      	mov	r2, r3
 801145c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801145e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011460:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011462:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8011464:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011466:	e841 2300 	strex	r3, r2, [r1]
 801146a:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801146c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801146e:	2b00      	cmp	r3, #0
 8011470:	d1e6      	bne.n	8011440 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	3308      	adds	r3, #8
 8011478:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801147a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801147c:	e853 3f00 	ldrex	r3, [r3]
 8011480:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011484:	f023 0301 	bic.w	r3, r3, #1
 8011488:	663b      	str	r3, [r7, #96]	@ 0x60
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	3308      	adds	r3, #8
 8011490:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011492:	64ba      	str	r2, [r7, #72]	@ 0x48
 8011494:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011496:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011498:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801149a:	e841 2300 	strex	r3, r2, [r1]
 801149e:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80114a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d1e5      	bne.n	8011472 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	2220      	movs	r2, #32
 80114aa:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80114ac:	68fb      	ldr	r3, [r7, #12]
 80114ae:	2220      	movs	r2, #32
 80114b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	2200      	movs	r2, #0
 80114b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 80114bc:	2303      	movs	r3, #3
 80114be:	e068      	b.n	8011592 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	681b      	ldr	r3, [r3, #0]
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	f003 0304 	and.w	r3, r3, #4
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d050      	beq.n	8011570 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	69db      	ldr	r3, [r3, #28]
 80114d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80114d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80114dc:	d148      	bne.n	8011570 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80114de:	68fb      	ldr	r3, [r7, #12]
 80114e0:	681b      	ldr	r3, [r3, #0]
 80114e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80114e6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114f0:	e853 3f00 	ldrex	r3, [r3]
 80114f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80114f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114f8:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80114fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	461a      	mov	r2, r3
 8011504:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011506:	637b      	str	r3, [r7, #52]	@ 0x34
 8011508:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801150a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801150c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801150e:	e841 2300 	strex	r3, r2, [r1]
 8011512:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8011514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011516:	2b00      	cmp	r3, #0
 8011518:	d1e6      	bne.n	80114e8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801151a:	68fb      	ldr	r3, [r7, #12]
 801151c:	681b      	ldr	r3, [r3, #0]
 801151e:	3308      	adds	r3, #8
 8011520:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011522:	697b      	ldr	r3, [r7, #20]
 8011524:	e853 3f00 	ldrex	r3, [r3]
 8011528:	613b      	str	r3, [r7, #16]
   return(result);
 801152a:	693b      	ldr	r3, [r7, #16]
 801152c:	f023 0301 	bic.w	r3, r3, #1
 8011530:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011532:	68fb      	ldr	r3, [r7, #12]
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	3308      	adds	r3, #8
 8011538:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801153a:	623a      	str	r2, [r7, #32]
 801153c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801153e:	69f9      	ldr	r1, [r7, #28]
 8011540:	6a3a      	ldr	r2, [r7, #32]
 8011542:	e841 2300 	strex	r3, r2, [r1]
 8011546:	61bb      	str	r3, [r7, #24]
   return(result);
 8011548:	69bb      	ldr	r3, [r7, #24]
 801154a:	2b00      	cmp	r3, #0
 801154c:	d1e5      	bne.n	801151a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	2220      	movs	r2, #32
 8011552:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8011554:	68fb      	ldr	r3, [r7, #12]
 8011556:	2220      	movs	r2, #32
 8011558:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	2220      	movs	r2, #32
 8011560:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	2200      	movs	r2, #0
 8011568:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 801156c:	2303      	movs	r3, #3
 801156e:	e010      	b.n	8011592 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	69da      	ldr	r2, [r3, #28]
 8011576:	68bb      	ldr	r3, [r7, #8]
 8011578:	4013      	ands	r3, r2
 801157a:	68ba      	ldr	r2, [r7, #8]
 801157c:	429a      	cmp	r2, r3
 801157e:	bf0c      	ite	eq
 8011580:	2301      	moveq	r3, #1
 8011582:	2300      	movne	r3, #0
 8011584:	b2db      	uxtb	r3, r3
 8011586:	461a      	mov	r2, r3
 8011588:	79fb      	ldrb	r3, [r7, #7]
 801158a:	429a      	cmp	r2, r3
 801158c:	f43f af48 	beq.w	8011420 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011590:	2300      	movs	r3, #0
}
 8011592:	4618      	mov	r0, r3
 8011594:	3770      	adds	r7, #112	@ 0x70
 8011596:	46bd      	mov	sp, r7
 8011598:	bd80      	pop	{r7, pc}
	...

0801159c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 801159c:	b480      	push	{r7}
 801159e:	b083      	sub	sp, #12
 80115a0:	af00      	add	r7, sp, #0
 80115a2:	6078      	str	r0, [r7, #4]
 80115a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80115a6:	683b      	ldr	r3, [r7, #0]
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d121      	bne.n	80115f2 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	681a      	ldr	r2, [r3, #0]
 80115b2:	4b27      	ldr	r3, [pc, #156]	@ (8011650 <FMC_SDRAM_Init+0xb4>)
 80115b4:	4013      	ands	r3, r2
 80115b6:	683a      	ldr	r2, [r7, #0]
 80115b8:	6851      	ldr	r1, [r2, #4]
 80115ba:	683a      	ldr	r2, [r7, #0]
 80115bc:	6892      	ldr	r2, [r2, #8]
 80115be:	4311      	orrs	r1, r2
 80115c0:	683a      	ldr	r2, [r7, #0]
 80115c2:	68d2      	ldr	r2, [r2, #12]
 80115c4:	4311      	orrs	r1, r2
 80115c6:	683a      	ldr	r2, [r7, #0]
 80115c8:	6912      	ldr	r2, [r2, #16]
 80115ca:	4311      	orrs	r1, r2
 80115cc:	683a      	ldr	r2, [r7, #0]
 80115ce:	6952      	ldr	r2, [r2, #20]
 80115d0:	4311      	orrs	r1, r2
 80115d2:	683a      	ldr	r2, [r7, #0]
 80115d4:	6992      	ldr	r2, [r2, #24]
 80115d6:	4311      	orrs	r1, r2
 80115d8:	683a      	ldr	r2, [r7, #0]
 80115da:	69d2      	ldr	r2, [r2, #28]
 80115dc:	4311      	orrs	r1, r2
 80115de:	683a      	ldr	r2, [r7, #0]
 80115e0:	6a12      	ldr	r2, [r2, #32]
 80115e2:	4311      	orrs	r1, r2
 80115e4:	683a      	ldr	r2, [r7, #0]
 80115e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80115e8:	430a      	orrs	r2, r1
 80115ea:	431a      	orrs	r2, r3
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	601a      	str	r2, [r3, #0]
 80115f0:	e026      	b.n	8011640 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80115fa:	683b      	ldr	r3, [r7, #0]
 80115fc:	69d9      	ldr	r1, [r3, #28]
 80115fe:	683b      	ldr	r3, [r7, #0]
 8011600:	6a1b      	ldr	r3, [r3, #32]
 8011602:	4319      	orrs	r1, r3
 8011604:	683b      	ldr	r3, [r7, #0]
 8011606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011608:	430b      	orrs	r3, r1
 801160a:	431a      	orrs	r2, r3
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	685a      	ldr	r2, [r3, #4]
 8011614:	4b0e      	ldr	r3, [pc, #56]	@ (8011650 <FMC_SDRAM_Init+0xb4>)
 8011616:	4013      	ands	r3, r2
 8011618:	683a      	ldr	r2, [r7, #0]
 801161a:	6851      	ldr	r1, [r2, #4]
 801161c:	683a      	ldr	r2, [r7, #0]
 801161e:	6892      	ldr	r2, [r2, #8]
 8011620:	4311      	orrs	r1, r2
 8011622:	683a      	ldr	r2, [r7, #0]
 8011624:	68d2      	ldr	r2, [r2, #12]
 8011626:	4311      	orrs	r1, r2
 8011628:	683a      	ldr	r2, [r7, #0]
 801162a:	6912      	ldr	r2, [r2, #16]
 801162c:	4311      	orrs	r1, r2
 801162e:	683a      	ldr	r2, [r7, #0]
 8011630:	6952      	ldr	r2, [r2, #20]
 8011632:	4311      	orrs	r1, r2
 8011634:	683a      	ldr	r2, [r7, #0]
 8011636:	6992      	ldr	r2, [r2, #24]
 8011638:	430a      	orrs	r2, r1
 801163a:	431a      	orrs	r2, r3
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8011640:	2300      	movs	r3, #0
}
 8011642:	4618      	mov	r0, r3
 8011644:	370c      	adds	r7, #12
 8011646:	46bd      	mov	sp, r7
 8011648:	f85d 7b04 	ldr.w	r7, [sp], #4
 801164c:	4770      	bx	lr
 801164e:	bf00      	nop
 8011650:	ffff8000 	.word	0xffff8000

08011654 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8011654:	b480      	push	{r7}
 8011656:	b085      	sub	sp, #20
 8011658:	af00      	add	r7, sp, #0
 801165a:	60f8      	str	r0, [r7, #12]
 801165c:	60b9      	str	r1, [r7, #8]
 801165e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d128      	bne.n	80116b8 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	689b      	ldr	r3, [r3, #8]
 801166a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 801166e:	68bb      	ldr	r3, [r7, #8]
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	1e59      	subs	r1, r3, #1
 8011674:	68bb      	ldr	r3, [r7, #8]
 8011676:	685b      	ldr	r3, [r3, #4]
 8011678:	3b01      	subs	r3, #1
 801167a:	011b      	lsls	r3, r3, #4
 801167c:	4319      	orrs	r1, r3
 801167e:	68bb      	ldr	r3, [r7, #8]
 8011680:	689b      	ldr	r3, [r3, #8]
 8011682:	3b01      	subs	r3, #1
 8011684:	021b      	lsls	r3, r3, #8
 8011686:	4319      	orrs	r1, r3
 8011688:	68bb      	ldr	r3, [r7, #8]
 801168a:	68db      	ldr	r3, [r3, #12]
 801168c:	3b01      	subs	r3, #1
 801168e:	031b      	lsls	r3, r3, #12
 8011690:	4319      	orrs	r1, r3
 8011692:	68bb      	ldr	r3, [r7, #8]
 8011694:	691b      	ldr	r3, [r3, #16]
 8011696:	3b01      	subs	r3, #1
 8011698:	041b      	lsls	r3, r3, #16
 801169a:	4319      	orrs	r1, r3
 801169c:	68bb      	ldr	r3, [r7, #8]
 801169e:	695b      	ldr	r3, [r3, #20]
 80116a0:	3b01      	subs	r3, #1
 80116a2:	051b      	lsls	r3, r3, #20
 80116a4:	4319      	orrs	r1, r3
 80116a6:	68bb      	ldr	r3, [r7, #8]
 80116a8:	699b      	ldr	r3, [r3, #24]
 80116aa:	3b01      	subs	r3, #1
 80116ac:	061b      	lsls	r3, r3, #24
 80116ae:	430b      	orrs	r3, r1
 80116b0:	431a      	orrs	r2, r3
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	609a      	str	r2, [r3, #8]
 80116b6:	e02d      	b.n	8011714 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	689a      	ldr	r2, [r3, #8]
 80116bc:	4b19      	ldr	r3, [pc, #100]	@ (8011724 <FMC_SDRAM_Timing_Init+0xd0>)
 80116be:	4013      	ands	r3, r2
 80116c0:	68ba      	ldr	r2, [r7, #8]
 80116c2:	68d2      	ldr	r2, [r2, #12]
 80116c4:	3a01      	subs	r2, #1
 80116c6:	0311      	lsls	r1, r2, #12
 80116c8:	68ba      	ldr	r2, [r7, #8]
 80116ca:	6952      	ldr	r2, [r2, #20]
 80116cc:	3a01      	subs	r2, #1
 80116ce:	0512      	lsls	r2, r2, #20
 80116d0:	430a      	orrs	r2, r1
 80116d2:	431a      	orrs	r2, r3
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	68db      	ldr	r3, [r3, #12]
 80116dc:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80116e0:	68bb      	ldr	r3, [r7, #8]
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	1e59      	subs	r1, r3, #1
 80116e6:	68bb      	ldr	r3, [r7, #8]
 80116e8:	685b      	ldr	r3, [r3, #4]
 80116ea:	3b01      	subs	r3, #1
 80116ec:	011b      	lsls	r3, r3, #4
 80116ee:	4319      	orrs	r1, r3
 80116f0:	68bb      	ldr	r3, [r7, #8]
 80116f2:	689b      	ldr	r3, [r3, #8]
 80116f4:	3b01      	subs	r3, #1
 80116f6:	021b      	lsls	r3, r3, #8
 80116f8:	4319      	orrs	r1, r3
 80116fa:	68bb      	ldr	r3, [r7, #8]
 80116fc:	691b      	ldr	r3, [r3, #16]
 80116fe:	3b01      	subs	r3, #1
 8011700:	041b      	lsls	r3, r3, #16
 8011702:	4319      	orrs	r1, r3
 8011704:	68bb      	ldr	r3, [r7, #8]
 8011706:	699b      	ldr	r3, [r3, #24]
 8011708:	3b01      	subs	r3, #1
 801170a:	061b      	lsls	r3, r3, #24
 801170c:	430b      	orrs	r3, r1
 801170e:	431a      	orrs	r2, r3
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8011714:	2300      	movs	r3, #0
}
 8011716:	4618      	mov	r0, r3
 8011718:	3714      	adds	r7, #20
 801171a:	46bd      	mov	sp, r7
 801171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011720:	4770      	bx	lr
 8011722:	bf00      	nop
 8011724:	ff0f0fff 	.word	0xff0f0fff

08011728 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8011728:	b480      	push	{r7}
 801172a:	b085      	sub	sp, #20
 801172c:	af00      	add	r7, sp, #0
 801172e:	60f8      	str	r0, [r7, #12]
 8011730:	60b9      	str	r1, [r7, #8]
 8011732:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	691a      	ldr	r2, [r3, #16]
 8011738:	4b0c      	ldr	r3, [pc, #48]	@ (801176c <FMC_SDRAM_SendCommand+0x44>)
 801173a:	4013      	ands	r3, r2
 801173c:	68ba      	ldr	r2, [r7, #8]
 801173e:	6811      	ldr	r1, [r2, #0]
 8011740:	68ba      	ldr	r2, [r7, #8]
 8011742:	6852      	ldr	r2, [r2, #4]
 8011744:	4311      	orrs	r1, r2
 8011746:	68ba      	ldr	r2, [r7, #8]
 8011748:	6892      	ldr	r2, [r2, #8]
 801174a:	3a01      	subs	r2, #1
 801174c:	0152      	lsls	r2, r2, #5
 801174e:	4311      	orrs	r1, r2
 8011750:	68ba      	ldr	r2, [r7, #8]
 8011752:	68d2      	ldr	r2, [r2, #12]
 8011754:	0252      	lsls	r2, r2, #9
 8011756:	430a      	orrs	r2, r1
 8011758:	431a      	orrs	r2, r3
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 801175e:	2300      	movs	r3, #0
}
 8011760:	4618      	mov	r0, r3
 8011762:	3714      	adds	r7, #20
 8011764:	46bd      	mov	sp, r7
 8011766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801176a:	4770      	bx	lr
 801176c:	ffc00000 	.word	0xffc00000

08011770 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8011770:	b480      	push	{r7}
 8011772:	b083      	sub	sp, #12
 8011774:	af00      	add	r7, sp, #0
 8011776:	6078      	str	r0, [r7, #4]
 8011778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	695a      	ldr	r2, [r3, #20]
 801177e:	4b07      	ldr	r3, [pc, #28]	@ (801179c <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8011780:	4013      	ands	r3, r2
 8011782:	683a      	ldr	r2, [r7, #0]
 8011784:	0052      	lsls	r2, r2, #1
 8011786:	431a      	orrs	r2, r3
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 801178c:	2300      	movs	r3, #0
}
 801178e:	4618      	mov	r0, r3
 8011790:	370c      	adds	r7, #12
 8011792:	46bd      	mov	sp, r7
 8011794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011798:	4770      	bx	lr
 801179a:	bf00      	nop
 801179c:	ffffc001 	.word	0xffffc001

080117a0 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80117a0:	b084      	sub	sp, #16
 80117a2:	b480      	push	{r7}
 80117a4:	b085      	sub	sp, #20
 80117a6:	af00      	add	r7, sp, #0
 80117a8:	6078      	str	r0, [r7, #4]
 80117aa:	f107 001c 	add.w	r0, r7, #28
 80117ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80117b2:	2300      	movs	r3, #0
 80117b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80117b6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80117b8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80117ba:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80117bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80117be:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80117c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80117c2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80117c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80117c6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80117c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80117ca:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80117cc:	68fa      	ldr	r2, [r7, #12]
 80117ce:	4313      	orrs	r3, r2
 80117d0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	685a      	ldr	r2, [r3, #4]
 80117d6:	4b07      	ldr	r3, [pc, #28]	@ (80117f4 <SDMMC_Init+0x54>)
 80117d8:	4013      	ands	r3, r2
 80117da:	68fa      	ldr	r2, [r7, #12]
 80117dc:	431a      	orrs	r2, r3
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80117e2:	2300      	movs	r3, #0
}
 80117e4:	4618      	mov	r0, r3
 80117e6:	3714      	adds	r7, #20
 80117e8:	46bd      	mov	sp, r7
 80117ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ee:	b004      	add	sp, #16
 80117f0:	4770      	bx	lr
 80117f2:	bf00      	nop
 80117f4:	ffff8100 	.word	0xffff8100

080117f8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80117f8:	b480      	push	{r7}
 80117fa:	b083      	sub	sp, #12
 80117fc:	af00      	add	r7, sp, #0
 80117fe:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8011806:	4618      	mov	r0, r3
 8011808:	370c      	adds	r7, #12
 801180a:	46bd      	mov	sp, r7
 801180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011810:	4770      	bx	lr

08011812 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8011812:	b480      	push	{r7}
 8011814:	b083      	sub	sp, #12
 8011816:	af00      	add	r7, sp, #0
 8011818:	6078      	str	r0, [r7, #4]
 801181a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 801181c:	683b      	ldr	r3, [r7, #0]
 801181e:	681a      	ldr	r2, [r3, #0]
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8011826:	2300      	movs	r3, #0
}
 8011828:	4618      	mov	r0, r3
 801182a:	370c      	adds	r7, #12
 801182c:	46bd      	mov	sp, r7
 801182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011832:	4770      	bx	lr

08011834 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8011834:	b480      	push	{r7}
 8011836:	b083      	sub	sp, #12
 8011838:	af00      	add	r7, sp, #0
 801183a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	2203      	movs	r2, #3
 8011840:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8011842:	2300      	movs	r3, #0
}
 8011844:	4618      	mov	r0, r3
 8011846:	370c      	adds	r7, #12
 8011848:	46bd      	mov	sp, r7
 801184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184e:	4770      	bx	lr

08011850 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8011850:	b480      	push	{r7}
 8011852:	b083      	sub	sp, #12
 8011854:	af00      	add	r7, sp, #0
 8011856:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	f003 0303 	and.w	r3, r3, #3
}
 8011860:	4618      	mov	r0, r3
 8011862:	370c      	adds	r7, #12
 8011864:	46bd      	mov	sp, r7
 8011866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801186a:	4770      	bx	lr

0801186c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 801186c:	b480      	push	{r7}
 801186e:	b085      	sub	sp, #20
 8011870:	af00      	add	r7, sp, #0
 8011872:	6078      	str	r0, [r7, #4]
 8011874:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011876:	2300      	movs	r3, #0
 8011878:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 801187a:	683b      	ldr	r3, [r7, #0]
 801187c:	681a      	ldr	r2, [r3, #0]
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011882:	683b      	ldr	r3, [r7, #0]
 8011884:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8011886:	683b      	ldr	r3, [r7, #0]
 8011888:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801188a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 801188c:	683b      	ldr	r3, [r7, #0]
 801188e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8011890:	431a      	orrs	r2, r3
                       Command->CPSM);
 8011892:	683b      	ldr	r3, [r7, #0]
 8011894:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8011896:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011898:	68fa      	ldr	r2, [r7, #12]
 801189a:	4313      	orrs	r3, r2
 801189c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	68da      	ldr	r2, [r3, #12]
 80118a2:	4b06      	ldr	r3, [pc, #24]	@ (80118bc <SDMMC_SendCommand+0x50>)
 80118a4:	4013      	ands	r3, r2
 80118a6:	68fa      	ldr	r2, [r7, #12]
 80118a8:	431a      	orrs	r2, r3
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80118ae:	2300      	movs	r3, #0
}
 80118b0:	4618      	mov	r0, r3
 80118b2:	3714      	adds	r7, #20
 80118b4:	46bd      	mov	sp, r7
 80118b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ba:	4770      	bx	lr
 80118bc:	fffff000 	.word	0xfffff000

080118c0 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 80118c0:	b480      	push	{r7}
 80118c2:	b083      	sub	sp, #12
 80118c4:	af00      	add	r7, sp, #0
 80118c6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	691b      	ldr	r3, [r3, #16]
 80118cc:	b2db      	uxtb	r3, r3
}
 80118ce:	4618      	mov	r0, r3
 80118d0:	370c      	adds	r7, #12
 80118d2:	46bd      	mov	sp, r7
 80118d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d8:	4770      	bx	lr

080118da <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80118da:	b480      	push	{r7}
 80118dc:	b085      	sub	sp, #20
 80118de:	af00      	add	r7, sp, #0
 80118e0:	6078      	str	r0, [r7, #4]
 80118e2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	3314      	adds	r3, #20
 80118e8:	461a      	mov	r2, r3
 80118ea:	683b      	ldr	r3, [r7, #0]
 80118ec:	4413      	add	r3, r2
 80118ee:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	681b      	ldr	r3, [r3, #0]
}  
 80118f4:	4618      	mov	r0, r3
 80118f6:	3714      	adds	r7, #20
 80118f8:	46bd      	mov	sp, r7
 80118fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fe:	4770      	bx	lr

08011900 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8011900:	b480      	push	{r7}
 8011902:	b085      	sub	sp, #20
 8011904:	af00      	add	r7, sp, #0
 8011906:	6078      	str	r0, [r7, #4]
 8011908:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801190a:	2300      	movs	r3, #0
 801190c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 801190e:	683b      	ldr	r3, [r7, #0]
 8011910:	681a      	ldr	r2, [r3, #0]
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8011916:	683b      	ldr	r3, [r7, #0]
 8011918:	685a      	ldr	r2, [r3, #4]
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801191e:	683b      	ldr	r3, [r7, #0]
 8011920:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8011922:	683b      	ldr	r3, [r7, #0]
 8011924:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8011926:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8011928:	683b      	ldr	r3, [r7, #0]
 801192a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 801192c:	431a      	orrs	r2, r3
                       Data->DPSM);
 801192e:	683b      	ldr	r3, [r7, #0]
 8011930:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8011932:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8011934:	68fa      	ldr	r2, [r7, #12]
 8011936:	4313      	orrs	r3, r2
 8011938:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801193e:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8011942:	68fb      	ldr	r3, [r7, #12]
 8011944:	431a      	orrs	r2, r3
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 801194a:	2300      	movs	r3, #0

}
 801194c:	4618      	mov	r0, r3
 801194e:	3714      	adds	r7, #20
 8011950:	46bd      	mov	sp, r7
 8011952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011956:	4770      	bx	lr

08011958 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8011958:	b580      	push	{r7, lr}
 801195a:	b088      	sub	sp, #32
 801195c:	af00      	add	r7, sp, #0
 801195e:	6078      	str	r0, [r7, #4]
 8011960:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8011962:	683b      	ldr	r3, [r7, #0]
 8011964:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8011966:	2310      	movs	r3, #16
 8011968:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801196a:	2340      	movs	r3, #64	@ 0x40
 801196c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801196e:	2300      	movs	r3, #0
 8011970:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011972:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011976:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011978:	f107 0308 	add.w	r3, r7, #8
 801197c:	4619      	mov	r1, r3
 801197e:	6878      	ldr	r0, [r7, #4]
 8011980:	f7ff ff74 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8011984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011988:	2110      	movs	r1, #16
 801198a:	6878      	ldr	r0, [r7, #4]
 801198c:	f000 f9d6 	bl	8011d3c <SDMMC_GetCmdResp1>
 8011990:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011992:	69fb      	ldr	r3, [r7, #28]
}
 8011994:	4618      	mov	r0, r3
 8011996:	3720      	adds	r7, #32
 8011998:	46bd      	mov	sp, r7
 801199a:	bd80      	pop	{r7, pc}

0801199c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801199c:	b580      	push	{r7, lr}
 801199e:	b088      	sub	sp, #32
 80119a0:	af00      	add	r7, sp, #0
 80119a2:	6078      	str	r0, [r7, #4]
 80119a4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80119a6:	683b      	ldr	r3, [r7, #0]
 80119a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80119aa:	2311      	movs	r3, #17
 80119ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80119ae:	2340      	movs	r3, #64	@ 0x40
 80119b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80119b2:	2300      	movs	r3, #0
 80119b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80119b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80119ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80119bc:	f107 0308 	add.w	r3, r7, #8
 80119c0:	4619      	mov	r1, r3
 80119c2:	6878      	ldr	r0, [r7, #4]
 80119c4:	f7ff ff52 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80119c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80119cc:	2111      	movs	r1, #17
 80119ce:	6878      	ldr	r0, [r7, #4]
 80119d0:	f000 f9b4 	bl	8011d3c <SDMMC_GetCmdResp1>
 80119d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80119d6:	69fb      	ldr	r3, [r7, #28]
}
 80119d8:	4618      	mov	r0, r3
 80119da:	3720      	adds	r7, #32
 80119dc:	46bd      	mov	sp, r7
 80119de:	bd80      	pop	{r7, pc}

080119e0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	b088      	sub	sp, #32
 80119e4:	af00      	add	r7, sp, #0
 80119e6:	6078      	str	r0, [r7, #4]
 80119e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80119ea:	683b      	ldr	r3, [r7, #0]
 80119ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80119ee:	2312      	movs	r3, #18
 80119f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80119f2:	2340      	movs	r3, #64	@ 0x40
 80119f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80119f6:	2300      	movs	r3, #0
 80119f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80119fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80119fe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011a00:	f107 0308 	add.w	r3, r7, #8
 8011a04:	4619      	mov	r1, r3
 8011a06:	6878      	ldr	r0, [r7, #4]
 8011a08:	f7ff ff30 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8011a0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011a10:	2112      	movs	r1, #18
 8011a12:	6878      	ldr	r0, [r7, #4]
 8011a14:	f000 f992 	bl	8011d3c <SDMMC_GetCmdResp1>
 8011a18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011a1a:	69fb      	ldr	r3, [r7, #28]
}
 8011a1c:	4618      	mov	r0, r3
 8011a1e:	3720      	adds	r7, #32
 8011a20:	46bd      	mov	sp, r7
 8011a22:	bd80      	pop	{r7, pc}

08011a24 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8011a24:	b580      	push	{r7, lr}
 8011a26:	b088      	sub	sp, #32
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	6078      	str	r0, [r7, #4]
 8011a2c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8011a2e:	683b      	ldr	r3, [r7, #0]
 8011a30:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8011a32:	2318      	movs	r3, #24
 8011a34:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011a36:	2340      	movs	r3, #64	@ 0x40
 8011a38:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011a3a:	2300      	movs	r3, #0
 8011a3c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011a3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011a42:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011a44:	f107 0308 	add.w	r3, r7, #8
 8011a48:	4619      	mov	r1, r3
 8011a4a:	6878      	ldr	r0, [r7, #4]
 8011a4c:	f7ff ff0e 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8011a50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011a54:	2118      	movs	r1, #24
 8011a56:	6878      	ldr	r0, [r7, #4]
 8011a58:	f000 f970 	bl	8011d3c <SDMMC_GetCmdResp1>
 8011a5c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011a5e:	69fb      	ldr	r3, [r7, #28]
}
 8011a60:	4618      	mov	r0, r3
 8011a62:	3720      	adds	r7, #32
 8011a64:	46bd      	mov	sp, r7
 8011a66:	bd80      	pop	{r7, pc}

08011a68 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b088      	sub	sp, #32
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
 8011a70:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8011a72:	683b      	ldr	r3, [r7, #0]
 8011a74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8011a76:	2319      	movs	r3, #25
 8011a78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011a7a:	2340      	movs	r3, #64	@ 0x40
 8011a7c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011a7e:	2300      	movs	r3, #0
 8011a80:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011a82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011a86:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011a88:	f107 0308 	add.w	r3, r7, #8
 8011a8c:	4619      	mov	r1, r3
 8011a8e:	6878      	ldr	r0, [r7, #4]
 8011a90:	f7ff feec 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8011a94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011a98:	2119      	movs	r1, #25
 8011a9a:	6878      	ldr	r0, [r7, #4]
 8011a9c:	f000 f94e 	bl	8011d3c <SDMMC_GetCmdResp1>
 8011aa0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011aa2:	69fb      	ldr	r3, [r7, #28]
}
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	3720      	adds	r7, #32
 8011aa8:	46bd      	mov	sp, r7
 8011aaa:	bd80      	pop	{r7, pc}

08011aac <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8011aac:	b580      	push	{r7, lr}
 8011aae:	b088      	sub	sp, #32
 8011ab0:	af00      	add	r7, sp, #0
 8011ab2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8011ab4:	2300      	movs	r3, #0
 8011ab6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8011ab8:	230c      	movs	r3, #12
 8011aba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011abc:	2340      	movs	r3, #64	@ 0x40
 8011abe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011ac0:	2300      	movs	r3, #0
 8011ac2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011ac4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011ac8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011aca:	f107 0308 	add.w	r3, r7, #8
 8011ace:	4619      	mov	r1, r3
 8011ad0:	6878      	ldr	r0, [r7, #4]
 8011ad2:	f7ff fecb 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8011ad6:	4a05      	ldr	r2, [pc, #20]	@ (8011aec <SDMMC_CmdStopTransfer+0x40>)
 8011ad8:	210c      	movs	r1, #12
 8011ada:	6878      	ldr	r0, [r7, #4]
 8011adc:	f000 f92e 	bl	8011d3c <SDMMC_GetCmdResp1>
 8011ae0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011ae2:	69fb      	ldr	r3, [r7, #28]
}
 8011ae4:	4618      	mov	r0, r3
 8011ae6:	3720      	adds	r7, #32
 8011ae8:	46bd      	mov	sp, r7
 8011aea:	bd80      	pop	{r7, pc}
 8011aec:	05f5e100 	.word	0x05f5e100

08011af0 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8011af0:	b580      	push	{r7, lr}
 8011af2:	b08a      	sub	sp, #40	@ 0x28
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	60f8      	str	r0, [r7, #12]
 8011af8:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8011afc:	683b      	ldr	r3, [r7, #0]
 8011afe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8011b00:	2307      	movs	r3, #7
 8011b02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011b04:	2340      	movs	r3, #64	@ 0x40
 8011b06:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011b08:	2300      	movs	r3, #0
 8011b0a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011b0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011b10:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011b12:	f107 0310 	add.w	r3, r7, #16
 8011b16:	4619      	mov	r1, r3
 8011b18:	68f8      	ldr	r0, [r7, #12]
 8011b1a:	f7ff fea7 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8011b1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011b22:	2107      	movs	r1, #7
 8011b24:	68f8      	ldr	r0, [r7, #12]
 8011b26:	f000 f909 	bl	8011d3c <SDMMC_GetCmdResp1>
 8011b2a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8011b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011b2e:	4618      	mov	r0, r3
 8011b30:	3728      	adds	r7, #40	@ 0x28
 8011b32:	46bd      	mov	sp, r7
 8011b34:	bd80      	pop	{r7, pc}

08011b36 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8011b36:	b580      	push	{r7, lr}
 8011b38:	b088      	sub	sp, #32
 8011b3a:	af00      	add	r7, sp, #0
 8011b3c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8011b3e:	2300      	movs	r3, #0
 8011b40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8011b42:	2300      	movs	r3, #0
 8011b44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8011b46:	2300      	movs	r3, #0
 8011b48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011b4a:	2300      	movs	r3, #0
 8011b4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011b4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011b52:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011b54:	f107 0308 	add.w	r3, r7, #8
 8011b58:	4619      	mov	r1, r3
 8011b5a:	6878      	ldr	r0, [r7, #4]
 8011b5c:	f7ff fe86 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8011b60:	6878      	ldr	r0, [r7, #4]
 8011b62:	f000 fb23 	bl	80121ac <SDMMC_GetCmdError>
 8011b66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011b68:	69fb      	ldr	r3, [r7, #28]
}
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	3720      	adds	r7, #32
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	bd80      	pop	{r7, pc}

08011b72 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8011b72:	b580      	push	{r7, lr}
 8011b74:	b088      	sub	sp, #32
 8011b76:	af00      	add	r7, sp, #0
 8011b78:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8011b7a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8011b7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8011b80:	2308      	movs	r3, #8
 8011b82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011b84:	2340      	movs	r3, #64	@ 0x40
 8011b86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011b88:	2300      	movs	r3, #0
 8011b8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011b8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011b90:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011b92:	f107 0308 	add.w	r3, r7, #8
 8011b96:	4619      	mov	r1, r3
 8011b98:	6878      	ldr	r0, [r7, #4]
 8011b9a:	f7ff fe67 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8011b9e:	6878      	ldr	r0, [r7, #4]
 8011ba0:	f000 fab6 	bl	8012110 <SDMMC_GetCmdResp7>
 8011ba4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011ba6:	69fb      	ldr	r3, [r7, #28]
}
 8011ba8:	4618      	mov	r0, r3
 8011baa:	3720      	adds	r7, #32
 8011bac:	46bd      	mov	sp, r7
 8011bae:	bd80      	pop	{r7, pc}

08011bb0 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011bb0:	b580      	push	{r7, lr}
 8011bb2:	b088      	sub	sp, #32
 8011bb4:	af00      	add	r7, sp, #0
 8011bb6:	6078      	str	r0, [r7, #4]
 8011bb8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8011bba:	683b      	ldr	r3, [r7, #0]
 8011bbc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8011bbe:	2337      	movs	r3, #55	@ 0x37
 8011bc0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011bc2:	2340      	movs	r3, #64	@ 0x40
 8011bc4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011bc6:	2300      	movs	r3, #0
 8011bc8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011bca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011bce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011bd0:	f107 0308 	add.w	r3, r7, #8
 8011bd4:	4619      	mov	r1, r3
 8011bd6:	6878      	ldr	r0, [r7, #4]
 8011bd8:	f7ff fe48 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8011bdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011be0:	2137      	movs	r1, #55	@ 0x37
 8011be2:	6878      	ldr	r0, [r7, #4]
 8011be4:	f000 f8aa 	bl	8011d3c <SDMMC_GetCmdResp1>
 8011be8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011bea:	69fb      	ldr	r3, [r7, #28]
}
 8011bec:	4618      	mov	r0, r3
 8011bee:	3720      	adds	r7, #32
 8011bf0:	46bd      	mov	sp, r7
 8011bf2:	bd80      	pop	{r7, pc}

08011bf4 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011bf4:	b580      	push	{r7, lr}
 8011bf6:	b088      	sub	sp, #32
 8011bf8:	af00      	add	r7, sp, #0
 8011bfa:	6078      	str	r0, [r7, #4]
 8011bfc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8011bfe:	683a      	ldr	r2, [r7, #0]
 8011c00:	4b0d      	ldr	r3, [pc, #52]	@ (8011c38 <SDMMC_CmdAppOperCommand+0x44>)
 8011c02:	4313      	orrs	r3, r2
 8011c04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8011c06:	2329      	movs	r3, #41	@ 0x29
 8011c08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011c0a:	2340      	movs	r3, #64	@ 0x40
 8011c0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011c0e:	2300      	movs	r3, #0
 8011c10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011c16:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011c18:	f107 0308 	add.w	r3, r7, #8
 8011c1c:	4619      	mov	r1, r3
 8011c1e:	6878      	ldr	r0, [r7, #4]
 8011c20:	f7ff fe24 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8011c24:	6878      	ldr	r0, [r7, #4]
 8011c26:	f000 f9bf 	bl	8011fa8 <SDMMC_GetCmdResp3>
 8011c2a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c2c:	69fb      	ldr	r3, [r7, #28]
}
 8011c2e:	4618      	mov	r0, r3
 8011c30:	3720      	adds	r7, #32
 8011c32:	46bd      	mov	sp, r7
 8011c34:	bd80      	pop	{r7, pc}
 8011c36:	bf00      	nop
 8011c38:	80100000 	.word	0x80100000

08011c3c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b088      	sub	sp, #32
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8011c44:	2300      	movs	r3, #0
 8011c46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8011c48:	2302      	movs	r3, #2
 8011c4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011c4c:	23c0      	movs	r3, #192	@ 0xc0
 8011c4e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011c50:	2300      	movs	r3, #0
 8011c52:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011c58:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011c5a:	f107 0308 	add.w	r3, r7, #8
 8011c5e:	4619      	mov	r1, r3
 8011c60:	6878      	ldr	r0, [r7, #4]
 8011c62:	f7ff fe03 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011c66:	6878      	ldr	r0, [r7, #4]
 8011c68:	f000 f956 	bl	8011f18 <SDMMC_GetCmdResp2>
 8011c6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c6e:	69fb      	ldr	r3, [r7, #28]
}
 8011c70:	4618      	mov	r0, r3
 8011c72:	3720      	adds	r7, #32
 8011c74:	46bd      	mov	sp, r7
 8011c76:	bd80      	pop	{r7, pc}

08011c78 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b088      	sub	sp, #32
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	6078      	str	r0, [r7, #4]
 8011c80:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8011c82:	683b      	ldr	r3, [r7, #0]
 8011c84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8011c86:	2309      	movs	r3, #9
 8011c88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011c8a:	23c0      	movs	r3, #192	@ 0xc0
 8011c8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011c8e:	2300      	movs	r3, #0
 8011c90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011c96:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011c98:	f107 0308 	add.w	r3, r7, #8
 8011c9c:	4619      	mov	r1, r3
 8011c9e:	6878      	ldr	r0, [r7, #4]
 8011ca0:	f7ff fde4 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011ca4:	6878      	ldr	r0, [r7, #4]
 8011ca6:	f000 f937 	bl	8011f18 <SDMMC_GetCmdResp2>
 8011caa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011cac:	69fb      	ldr	r3, [r7, #28]
}
 8011cae:	4618      	mov	r0, r3
 8011cb0:	3720      	adds	r7, #32
 8011cb2:	46bd      	mov	sp, r7
 8011cb4:	bd80      	pop	{r7, pc}

08011cb6 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8011cb6:	b580      	push	{r7, lr}
 8011cb8:	b088      	sub	sp, #32
 8011cba:	af00      	add	r7, sp, #0
 8011cbc:	6078      	str	r0, [r7, #4]
 8011cbe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8011cc4:	2303      	movs	r3, #3
 8011cc6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011cc8:	2340      	movs	r3, #64	@ 0x40
 8011cca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011ccc:	2300      	movs	r3, #0
 8011cce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011cd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011cd4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011cd6:	f107 0308 	add.w	r3, r7, #8
 8011cda:	4619      	mov	r1, r3
 8011cdc:	6878      	ldr	r0, [r7, #4]
 8011cde:	f7ff fdc5 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8011ce2:	683a      	ldr	r2, [r7, #0]
 8011ce4:	2103      	movs	r1, #3
 8011ce6:	6878      	ldr	r0, [r7, #4]
 8011ce8:	f000 f99c 	bl	8012024 <SDMMC_GetCmdResp6>
 8011cec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011cee:	69fb      	ldr	r3, [r7, #28]
}
 8011cf0:	4618      	mov	r0, r3
 8011cf2:	3720      	adds	r7, #32
 8011cf4:	46bd      	mov	sp, r7
 8011cf6:	bd80      	pop	{r7, pc}

08011cf8 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011cf8:	b580      	push	{r7, lr}
 8011cfa:	b088      	sub	sp, #32
 8011cfc:	af00      	add	r7, sp, #0
 8011cfe:	6078      	str	r0, [r7, #4]
 8011d00:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8011d02:	683b      	ldr	r3, [r7, #0]
 8011d04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8011d06:	230d      	movs	r3, #13
 8011d08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011d0a:	2340      	movs	r3, #64	@ 0x40
 8011d0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011d0e:	2300      	movs	r3, #0
 8011d10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011d12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011d16:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011d18:	f107 0308 	add.w	r3, r7, #8
 8011d1c:	4619      	mov	r1, r3
 8011d1e:	6878      	ldr	r0, [r7, #4]
 8011d20:	f7ff fda4 	bl	801186c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8011d24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011d28:	210d      	movs	r1, #13
 8011d2a:	6878      	ldr	r0, [r7, #4]
 8011d2c:	f000 f806 	bl	8011d3c <SDMMC_GetCmdResp1>
 8011d30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011d32:	69fb      	ldr	r3, [r7, #28]
}
 8011d34:	4618      	mov	r0, r3
 8011d36:	3720      	adds	r7, #32
 8011d38:	46bd      	mov	sp, r7
 8011d3a:	bd80      	pop	{r7, pc}

08011d3c <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8011d3c:	b580      	push	{r7, lr}
 8011d3e:	b088      	sub	sp, #32
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	60f8      	str	r0, [r7, #12]
 8011d44:	460b      	mov	r3, r1
 8011d46:	607a      	str	r2, [r7, #4]
 8011d48:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8011d4a:	4b70      	ldr	r3, [pc, #448]	@ (8011f0c <SDMMC_GetCmdResp1+0x1d0>)
 8011d4c:	681b      	ldr	r3, [r3, #0]
 8011d4e:	4a70      	ldr	r2, [pc, #448]	@ (8011f10 <SDMMC_GetCmdResp1+0x1d4>)
 8011d50:	fba2 2303 	umull	r2, r3, r2, r3
 8011d54:	0a5a      	lsrs	r2, r3, #9
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	fb02 f303 	mul.w	r3, r2, r3
 8011d5c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8011d5e:	69fb      	ldr	r3, [r7, #28]
 8011d60:	1e5a      	subs	r2, r3, #1
 8011d62:	61fa      	str	r2, [r7, #28]
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d102      	bne.n	8011d6e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011d68:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011d6c:	e0c9      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d72:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011d74:	69bb      	ldr	r3, [r7, #24]
 8011d76:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d0ef      	beq.n	8011d5e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011d7e:	69bb      	ldr	r3, [r7, #24]
 8011d80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d1ea      	bne.n	8011d5e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d8c:	f003 0304 	and.w	r3, r3, #4
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d004      	beq.n	8011d9e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011d94:	68fb      	ldr	r3, [r7, #12]
 8011d96:	2204      	movs	r2, #4
 8011d98:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011d9a:	2304      	movs	r3, #4
 8011d9c:	e0b1      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011da2:	f003 0301 	and.w	r3, r3, #1
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d004      	beq.n	8011db4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011daa:	68fb      	ldr	r3, [r7, #12]
 8011dac:	2201      	movs	r2, #1
 8011dae:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011db0:	2301      	movs	r3, #1
 8011db2:	e0a6      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	22c5      	movs	r2, #197	@ 0xc5
 8011db8:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8011dba:	68f8      	ldr	r0, [r7, #12]
 8011dbc:	f7ff fd80 	bl	80118c0 <SDMMC_GetCommandResponse>
 8011dc0:	4603      	mov	r3, r0
 8011dc2:	461a      	mov	r2, r3
 8011dc4:	7afb      	ldrb	r3, [r7, #11]
 8011dc6:	4293      	cmp	r3, r2
 8011dc8:	d001      	beq.n	8011dce <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011dca:	2301      	movs	r3, #1
 8011dcc:	e099      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011dce:	2100      	movs	r1, #0
 8011dd0:	68f8      	ldr	r0, [r7, #12]
 8011dd2:	f7ff fd82 	bl	80118da <SDMMC_GetResponse>
 8011dd6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8011dd8:	697a      	ldr	r2, [r7, #20]
 8011dda:	4b4e      	ldr	r3, [pc, #312]	@ (8011f14 <SDMMC_GetCmdResp1+0x1d8>)
 8011ddc:	4013      	ands	r3, r2
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d101      	bne.n	8011de6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8011de2:	2300      	movs	r3, #0
 8011de4:	e08d      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8011de6:	697b      	ldr	r3, [r7, #20]
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	da02      	bge.n	8011df2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8011dec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011df0:	e087      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8011df2:	697b      	ldr	r3, [r7, #20]
 8011df4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d001      	beq.n	8011e00 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8011dfc:	2340      	movs	r3, #64	@ 0x40
 8011dfe:	e080      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8011e00:	697b      	ldr	r3, [r7, #20]
 8011e02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d001      	beq.n	8011e0e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8011e0a:	2380      	movs	r3, #128	@ 0x80
 8011e0c:	e079      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8011e0e:	697b      	ldr	r3, [r7, #20]
 8011e10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d002      	beq.n	8011e1e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8011e18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011e1c:	e071      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8011e1e:	697b      	ldr	r3, [r7, #20]
 8011e20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d002      	beq.n	8011e2e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8011e28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011e2c:	e069      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8011e2e:	697b      	ldr	r3, [r7, #20]
 8011e30:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d002      	beq.n	8011e3e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011e38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011e3c:	e061      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8011e3e:	697b      	ldr	r3, [r7, #20]
 8011e40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d002      	beq.n	8011e4e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011e48:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011e4c:	e059      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8011e4e:	697b      	ldr	r3, [r7, #20]
 8011e50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d002      	beq.n	8011e5e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011e58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011e5c:	e051      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8011e5e:	697b      	ldr	r3, [r7, #20]
 8011e60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d002      	beq.n	8011e6e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011e68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011e6c:	e049      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8011e6e:	697b      	ldr	r3, [r7, #20]
 8011e70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d002      	beq.n	8011e7e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011e78:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8011e7c:	e041      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8011e7e:	697b      	ldr	r3, [r7, #20]
 8011e80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d002      	beq.n	8011e8e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8011e88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011e8c:	e039      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8011e8e:	697b      	ldr	r3, [r7, #20]
 8011e90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d002      	beq.n	8011e9e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8011e98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8011e9c:	e031      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8011e9e:	697b      	ldr	r3, [r7, #20]
 8011ea0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d002      	beq.n	8011eae <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8011ea8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8011eac:	e029      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8011eae:	697b      	ldr	r3, [r7, #20]
 8011eb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	d002      	beq.n	8011ebe <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8011eb8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011ebc:	e021      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8011ebe:	697b      	ldr	r3, [r7, #20]
 8011ec0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d002      	beq.n	8011ece <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8011ec8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8011ecc:	e019      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8011ece:	697b      	ldr	r3, [r7, #20]
 8011ed0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d002      	beq.n	8011ede <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8011ed8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8011edc:	e011      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8011ede:	697b      	ldr	r3, [r7, #20]
 8011ee0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	d002      	beq.n	8011eee <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8011ee8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8011eec:	e009      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8011eee:	697b      	ldr	r3, [r7, #20]
 8011ef0:	f003 0308 	and.w	r3, r3, #8
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d002      	beq.n	8011efe <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8011ef8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8011efc:	e001      	b.n	8011f02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011efe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8011f02:	4618      	mov	r0, r3
 8011f04:	3720      	adds	r7, #32
 8011f06:	46bd      	mov	sp, r7
 8011f08:	bd80      	pop	{r7, pc}
 8011f0a:	bf00      	nop
 8011f0c:	20000054 	.word	0x20000054
 8011f10:	10624dd3 	.word	0x10624dd3
 8011f14:	fdffe008 	.word	0xfdffe008

08011f18 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8011f18:	b480      	push	{r7}
 8011f1a:	b085      	sub	sp, #20
 8011f1c:	af00      	add	r7, sp, #0
 8011f1e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011f20:	4b1f      	ldr	r3, [pc, #124]	@ (8011fa0 <SDMMC_GetCmdResp2+0x88>)
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	4a1f      	ldr	r2, [pc, #124]	@ (8011fa4 <SDMMC_GetCmdResp2+0x8c>)
 8011f26:	fba2 2303 	umull	r2, r3, r2, r3
 8011f2a:	0a5b      	lsrs	r3, r3, #9
 8011f2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011f30:	fb02 f303 	mul.w	r3, r2, r3
 8011f34:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	1e5a      	subs	r2, r3, #1
 8011f3a:	60fa      	str	r2, [r7, #12]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d102      	bne.n	8011f46 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011f40:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011f44:	e026      	b.n	8011f94 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011f4a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011f4c:	68bb      	ldr	r3, [r7, #8]
 8011f4e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d0ef      	beq.n	8011f36 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011f56:	68bb      	ldr	r3, [r7, #8]
 8011f58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d1ea      	bne.n	8011f36 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011f64:	f003 0304 	and.w	r3, r3, #4
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d004      	beq.n	8011f76 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	2204      	movs	r2, #4
 8011f70:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011f72:	2304      	movs	r3, #4
 8011f74:	e00e      	b.n	8011f94 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011f7a:	f003 0301 	and.w	r3, r3, #1
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d004      	beq.n	8011f8c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	2201      	movs	r2, #1
 8011f86:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011f88:	2301      	movs	r3, #1
 8011f8a:	e003      	b.n	8011f94 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	22c5      	movs	r2, #197	@ 0xc5
 8011f90:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8011f92:	2300      	movs	r3, #0
}
 8011f94:	4618      	mov	r0, r3
 8011f96:	3714      	adds	r7, #20
 8011f98:	46bd      	mov	sp, r7
 8011f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f9e:	4770      	bx	lr
 8011fa0:	20000054 	.word	0x20000054
 8011fa4:	10624dd3 	.word	0x10624dd3

08011fa8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8011fa8:	b480      	push	{r7}
 8011faa:	b085      	sub	sp, #20
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011fb0:	4b1a      	ldr	r3, [pc, #104]	@ (801201c <SDMMC_GetCmdResp3+0x74>)
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	4a1a      	ldr	r2, [pc, #104]	@ (8012020 <SDMMC_GetCmdResp3+0x78>)
 8011fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8011fba:	0a5b      	lsrs	r3, r3, #9
 8011fbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011fc0:	fb02 f303 	mul.w	r3, r2, r3
 8011fc4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	1e5a      	subs	r2, r3, #1
 8011fca:	60fa      	str	r2, [r7, #12]
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d102      	bne.n	8011fd6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011fd0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011fd4:	e01b      	b.n	801200e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011fda:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011fdc:	68bb      	ldr	r3, [r7, #8]
 8011fde:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	d0ef      	beq.n	8011fc6 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011fe6:	68bb      	ldr	r3, [r7, #8]
 8011fe8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011fec:	2b00      	cmp	r3, #0
 8011fee:	d1ea      	bne.n	8011fc6 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011ff4:	f003 0304 	and.w	r3, r3, #4
 8011ff8:	2b00      	cmp	r3, #0
 8011ffa:	d004      	beq.n	8012006 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	2204      	movs	r2, #4
 8012000:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012002:	2304      	movs	r3, #4
 8012004:	e003      	b.n	801200e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	22c5      	movs	r2, #197	@ 0xc5
 801200a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 801200c:	2300      	movs	r3, #0
}
 801200e:	4618      	mov	r0, r3
 8012010:	3714      	adds	r7, #20
 8012012:	46bd      	mov	sp, r7
 8012014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012018:	4770      	bx	lr
 801201a:	bf00      	nop
 801201c:	20000054 	.word	0x20000054
 8012020:	10624dd3 	.word	0x10624dd3

08012024 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8012024:	b580      	push	{r7, lr}
 8012026:	b088      	sub	sp, #32
 8012028:	af00      	add	r7, sp, #0
 801202a:	60f8      	str	r0, [r7, #12]
 801202c:	460b      	mov	r3, r1
 801202e:	607a      	str	r2, [r7, #4]
 8012030:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012032:	4b35      	ldr	r3, [pc, #212]	@ (8012108 <SDMMC_GetCmdResp6+0xe4>)
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	4a35      	ldr	r2, [pc, #212]	@ (801210c <SDMMC_GetCmdResp6+0xe8>)
 8012038:	fba2 2303 	umull	r2, r3, r2, r3
 801203c:	0a5b      	lsrs	r3, r3, #9
 801203e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012042:	fb02 f303 	mul.w	r3, r2, r3
 8012046:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8012048:	69fb      	ldr	r3, [r7, #28]
 801204a:	1e5a      	subs	r2, r3, #1
 801204c:	61fa      	str	r2, [r7, #28]
 801204e:	2b00      	cmp	r3, #0
 8012050:	d102      	bne.n	8012058 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012052:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012056:	e052      	b.n	80120fe <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801205c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801205e:	69bb      	ldr	r3, [r7, #24]
 8012060:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8012064:	2b00      	cmp	r3, #0
 8012066:	d0ef      	beq.n	8012048 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8012068:	69bb      	ldr	r3, [r7, #24]
 801206a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801206e:	2b00      	cmp	r3, #0
 8012070:	d1ea      	bne.n	8012048 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012076:	f003 0304 	and.w	r3, r3, #4
 801207a:	2b00      	cmp	r3, #0
 801207c:	d004      	beq.n	8012088 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801207e:	68fb      	ldr	r3, [r7, #12]
 8012080:	2204      	movs	r2, #4
 8012082:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012084:	2304      	movs	r3, #4
 8012086:	e03a      	b.n	80120fe <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8012088:	68fb      	ldr	r3, [r7, #12]
 801208a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801208c:	f003 0301 	and.w	r3, r3, #1
 8012090:	2b00      	cmp	r3, #0
 8012092:	d004      	beq.n	801209e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	2201      	movs	r2, #1
 8012098:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801209a:	2301      	movs	r3, #1
 801209c:	e02f      	b.n	80120fe <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801209e:	68f8      	ldr	r0, [r7, #12]
 80120a0:	f7ff fc0e 	bl	80118c0 <SDMMC_GetCommandResponse>
 80120a4:	4603      	mov	r3, r0
 80120a6:	461a      	mov	r2, r3
 80120a8:	7afb      	ldrb	r3, [r7, #11]
 80120aa:	4293      	cmp	r3, r2
 80120ac:	d001      	beq.n	80120b2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80120ae:	2301      	movs	r3, #1
 80120b0:	e025      	b.n	80120fe <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	22c5      	movs	r2, #197	@ 0xc5
 80120b6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80120b8:	2100      	movs	r1, #0
 80120ba:	68f8      	ldr	r0, [r7, #12]
 80120bc:	f7ff fc0d 	bl	80118da <SDMMC_GetResponse>
 80120c0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80120c2:	697b      	ldr	r3, [r7, #20]
 80120c4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d106      	bne.n	80120da <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80120cc:	697b      	ldr	r3, [r7, #20]
 80120ce:	0c1b      	lsrs	r3, r3, #16
 80120d0:	b29a      	uxth	r2, r3
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80120d6:	2300      	movs	r3, #0
 80120d8:	e011      	b.n	80120fe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80120da:	697b      	ldr	r3, [r7, #20]
 80120dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d002      	beq.n	80120ea <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80120e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80120e8:	e009      	b.n	80120fe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80120ea:	697b      	ldr	r3, [r7, #20]
 80120ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d002      	beq.n	80120fa <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80120f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80120f8:	e001      	b.n	80120fe <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80120fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80120fe:	4618      	mov	r0, r3
 8012100:	3720      	adds	r7, #32
 8012102:	46bd      	mov	sp, r7
 8012104:	bd80      	pop	{r7, pc}
 8012106:	bf00      	nop
 8012108:	20000054 	.word	0x20000054
 801210c:	10624dd3 	.word	0x10624dd3

08012110 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8012110:	b480      	push	{r7}
 8012112:	b085      	sub	sp, #20
 8012114:	af00      	add	r7, sp, #0
 8012116:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012118:	4b22      	ldr	r3, [pc, #136]	@ (80121a4 <SDMMC_GetCmdResp7+0x94>)
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	4a22      	ldr	r2, [pc, #136]	@ (80121a8 <SDMMC_GetCmdResp7+0x98>)
 801211e:	fba2 2303 	umull	r2, r3, r2, r3
 8012122:	0a5b      	lsrs	r3, r3, #9
 8012124:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012128:	fb02 f303 	mul.w	r3, r2, r3
 801212c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	1e5a      	subs	r2, r3, #1
 8012132:	60fa      	str	r2, [r7, #12]
 8012134:	2b00      	cmp	r3, #0
 8012136:	d102      	bne.n	801213e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012138:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801213c:	e02c      	b.n	8012198 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012142:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012144:	68bb      	ldr	r3, [r7, #8]
 8012146:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801214a:	2b00      	cmp	r3, #0
 801214c:	d0ef      	beq.n	801212e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801214e:	68bb      	ldr	r3, [r7, #8]
 8012150:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012154:	2b00      	cmp	r3, #0
 8012156:	d1ea      	bne.n	801212e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801215c:	f003 0304 	and.w	r3, r3, #4
 8012160:	2b00      	cmp	r3, #0
 8012162:	d004      	beq.n	801216e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	2204      	movs	r2, #4
 8012168:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801216a:	2304      	movs	r3, #4
 801216c:	e014      	b.n	8012198 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012172:	f003 0301 	and.w	r3, r3, #1
 8012176:	2b00      	cmp	r3, #0
 8012178:	d004      	beq.n	8012184 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	2201      	movs	r2, #1
 801217e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012180:	2301      	movs	r3, #1
 8012182:	e009      	b.n	8012198 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801218c:	2b00      	cmp	r3, #0
 801218e:	d002      	beq.n	8012196 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	2240      	movs	r2, #64	@ 0x40
 8012194:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8012196:	2300      	movs	r3, #0
  
}
 8012198:	4618      	mov	r0, r3
 801219a:	3714      	adds	r7, #20
 801219c:	46bd      	mov	sp, r7
 801219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121a2:	4770      	bx	lr
 80121a4:	20000054 	.word	0x20000054
 80121a8:	10624dd3 	.word	0x10624dd3

080121ac <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80121ac:	b480      	push	{r7}
 80121ae:	b085      	sub	sp, #20
 80121b0:	af00      	add	r7, sp, #0
 80121b2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80121b4:	4b11      	ldr	r3, [pc, #68]	@ (80121fc <SDMMC_GetCmdError+0x50>)
 80121b6:	681b      	ldr	r3, [r3, #0]
 80121b8:	4a11      	ldr	r2, [pc, #68]	@ (8012200 <SDMMC_GetCmdError+0x54>)
 80121ba:	fba2 2303 	umull	r2, r3, r2, r3
 80121be:	0a5b      	lsrs	r3, r3, #9
 80121c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80121c4:	fb02 f303 	mul.w	r3, r2, r3
 80121c8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	1e5a      	subs	r2, r3, #1
 80121ce:	60fa      	str	r2, [r7, #12]
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d102      	bne.n	80121da <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80121d4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80121d8:	e009      	b.n	80121ee <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80121de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d0f1      	beq.n	80121ca <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	22c5      	movs	r2, #197	@ 0xc5
 80121ea:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80121ec:	2300      	movs	r3, #0
}
 80121ee:	4618      	mov	r0, r3
 80121f0:	3714      	adds	r7, #20
 80121f2:	46bd      	mov	sp, r7
 80121f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121f8:	4770      	bx	lr
 80121fa:	bf00      	nop
 80121fc:	20000054 	.word	0x20000054
 8012200:	10624dd3 	.word	0x10624dd3

08012204 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8012204:	b580      	push	{r7, lr}
 8012206:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8012208:	4904      	ldr	r1, [pc, #16]	@ (801221c <MX_FATFS_Init+0x18>)
 801220a:	4805      	ldr	r0, [pc, #20]	@ (8012220 <MX_FATFS_Init+0x1c>)
 801220c:	f000 fb58 	bl	80128c0 <FATFS_LinkDriver>
 8012210:	4603      	mov	r3, r0
 8012212:	461a      	mov	r2, r3
 8012214:	4b03      	ldr	r3, [pc, #12]	@ (8012224 <MX_FATFS_Init+0x20>)
 8012216:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8012218:	bf00      	nop
 801221a:	bd80      	pop	{r7, pc}
 801221c:	200010b4 	.word	0x200010b4
 8012220:	08025690 	.word	0x08025690
 8012224:	200010b0 	.word	0x200010b0

08012228 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8012228:	b480      	push	{r7}
 801222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 801222c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 801222e:	4618      	mov	r0, r3
 8012230:	46bd      	mov	sp, r7
 8012232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012236:	4770      	bx	lr

08012238 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8012238:	b580      	push	{r7, lr}
 801223a:	b082      	sub	sp, #8
 801223c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 801223e:	2300      	movs	r3, #0
 8012240:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8012242:	f000 f888 	bl	8012356 <BSP_SD_IsDetected>
 8012246:	4603      	mov	r3, r0
 8012248:	2b01      	cmp	r3, #1
 801224a:	d001      	beq.n	8012250 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 801224c:	2302      	movs	r3, #2
 801224e:	e005      	b.n	801225c <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8012250:	4804      	ldr	r0, [pc, #16]	@ (8012264 <BSP_SD_Init+0x2c>)
 8012252:	f7fd f8b8 	bl	800f3c6 <HAL_SD_Init>
 8012256:	4603      	mov	r3, r0
 8012258:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 801225a:	79fb      	ldrb	r3, [r7, #7]
}
 801225c:	4618      	mov	r0, r3
 801225e:	3708      	adds	r7, #8
 8012260:	46bd      	mov	sp, r7
 8012262:	bd80      	pop	{r7, pc}
 8012264:	20000728 	.word	0x20000728

08012268 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8012268:	b580      	push	{r7, lr}
 801226a:	b086      	sub	sp, #24
 801226c:	af00      	add	r7, sp, #0
 801226e:	60f8      	str	r0, [r7, #12]
 8012270:	60b9      	str	r1, [r7, #8]
 8012272:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012274:	2300      	movs	r3, #0
 8012276:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	68ba      	ldr	r2, [r7, #8]
 801227c:	68f9      	ldr	r1, [r7, #12]
 801227e:	4806      	ldr	r0, [pc, #24]	@ (8012298 <BSP_SD_ReadBlocks_DMA+0x30>)
 8012280:	f7fd f95a 	bl	800f538 <HAL_SD_ReadBlocks_DMA>
 8012284:	4603      	mov	r3, r0
 8012286:	2b00      	cmp	r3, #0
 8012288:	d001      	beq.n	801228e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801228a:	2301      	movs	r3, #1
 801228c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801228e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012290:	4618      	mov	r0, r3
 8012292:	3718      	adds	r7, #24
 8012294:	46bd      	mov	sp, r7
 8012296:	bd80      	pop	{r7, pc}
 8012298:	20000728 	.word	0x20000728

0801229c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 801229c:	b580      	push	{r7, lr}
 801229e:	b086      	sub	sp, #24
 80122a0:	af00      	add	r7, sp, #0
 80122a2:	60f8      	str	r0, [r7, #12]
 80122a4:	60b9      	str	r1, [r7, #8]
 80122a6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80122a8:	2300      	movs	r3, #0
 80122aa:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	68ba      	ldr	r2, [r7, #8]
 80122b0:	68f9      	ldr	r1, [r7, #12]
 80122b2:	4806      	ldr	r0, [pc, #24]	@ (80122cc <BSP_SD_WriteBlocks_DMA+0x30>)
 80122b4:	f7fd fa22 	bl	800f6fc <HAL_SD_WriteBlocks_DMA>
 80122b8:	4603      	mov	r3, r0
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d001      	beq.n	80122c2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80122be:	2301      	movs	r3, #1
 80122c0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80122c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80122c4:	4618      	mov	r0, r3
 80122c6:	3718      	adds	r7, #24
 80122c8:	46bd      	mov	sp, r7
 80122ca:	bd80      	pop	{r7, pc}
 80122cc:	20000728 	.word	0x20000728

080122d0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80122d4:	4805      	ldr	r0, [pc, #20]	@ (80122ec <BSP_SD_GetCardState+0x1c>)
 80122d6:	f7fd fe47 	bl	800ff68 <HAL_SD_GetCardState>
 80122da:	4603      	mov	r3, r0
 80122dc:	2b04      	cmp	r3, #4
 80122de:	bf14      	ite	ne
 80122e0:	2301      	movne	r3, #1
 80122e2:	2300      	moveq	r3, #0
 80122e4:	b2db      	uxtb	r3, r3
}
 80122e6:	4618      	mov	r0, r3
 80122e8:	bd80      	pop	{r7, pc}
 80122ea:	bf00      	nop
 80122ec:	20000728 	.word	0x20000728

080122f0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80122f0:	b580      	push	{r7, lr}
 80122f2:	b082      	sub	sp, #8
 80122f4:	af00      	add	r7, sp, #0
 80122f6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80122f8:	6879      	ldr	r1, [r7, #4]
 80122fa:	4803      	ldr	r0, [pc, #12]	@ (8012308 <BSP_SD_GetCardInfo+0x18>)
 80122fc:	f7fd fe08 	bl	800ff10 <HAL_SD_GetCardInfo>
}
 8012300:	bf00      	nop
 8012302:	3708      	adds	r7, #8
 8012304:	46bd      	mov	sp, r7
 8012306:	bd80      	pop	{r7, pc}
 8012308:	20000728 	.word	0x20000728

0801230c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 801230c:	b580      	push	{r7, lr}
 801230e:	b082      	sub	sp, #8
 8012310:	af00      	add	r7, sp, #0
 8012312:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8012314:	f000 f818 	bl	8012348 <BSP_SD_AbortCallback>
}
 8012318:	bf00      	nop
 801231a:	3708      	adds	r7, #8
 801231c:	46bd      	mov	sp, r7
 801231e:	bd80      	pop	{r7, pc}

08012320 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8012320:	b580      	push	{r7, lr}
 8012322:	b082      	sub	sp, #8
 8012324:	af00      	add	r7, sp, #0
 8012326:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8012328:	f000 f9c4 	bl	80126b4 <BSP_SD_WriteCpltCallback>
}
 801232c:	bf00      	nop
 801232e:	3708      	adds	r7, #8
 8012330:	46bd      	mov	sp, r7
 8012332:	bd80      	pop	{r7, pc}

08012334 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8012334:	b580      	push	{r7, lr}
 8012336:	b082      	sub	sp, #8
 8012338:	af00      	add	r7, sp, #0
 801233a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 801233c:	f000 f9c8 	bl	80126d0 <BSP_SD_ReadCpltCallback>
}
 8012340:	bf00      	nop
 8012342:	3708      	adds	r7, #8
 8012344:	46bd      	mov	sp, r7
 8012346:	bd80      	pop	{r7, pc}

08012348 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8012348:	b480      	push	{r7}
 801234a:	af00      	add	r7, sp, #0

}
 801234c:	bf00      	nop
 801234e:	46bd      	mov	sp, r7
 8012350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012354:	4770      	bx	lr

08012356 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8012356:	b580      	push	{r7, lr}
 8012358:	b082      	sub	sp, #8
 801235a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 801235c:	2301      	movs	r3, #1
 801235e:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8012360:	f000 f80c 	bl	801237c <BSP_PlatformIsDetected>
 8012364:	4603      	mov	r3, r0
 8012366:	2b00      	cmp	r3, #0
 8012368:	d101      	bne.n	801236e <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 801236a:	2300      	movs	r3, #0
 801236c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 801236e:	79fb      	ldrb	r3, [r7, #7]
 8012370:	b2db      	uxtb	r3, r3
}
 8012372:	4618      	mov	r0, r3
 8012374:	3708      	adds	r7, #8
 8012376:	46bd      	mov	sp, r7
 8012378:	bd80      	pop	{r7, pc}
	...

0801237c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 801237c:	b580      	push	{r7, lr}
 801237e:	b082      	sub	sp, #8
 8012380:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8012382:	2301      	movs	r3, #1
 8012384:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8012386:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 801238a:	4806      	ldr	r0, [pc, #24]	@ (80123a4 <BSP_PlatformIsDetected+0x28>)
 801238c:	f7fa f81e 	bl	800c3cc <HAL_GPIO_ReadPin>
 8012390:	4603      	mov	r3, r0
 8012392:	2b00      	cmp	r3, #0
 8012394:	d001      	beq.n	801239a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8012396:	2300      	movs	r3, #0
 8012398:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 801239a:	79fb      	ldrb	r3, [r7, #7]
}
 801239c:	4618      	mov	r0, r3
 801239e:	3708      	adds	r7, #8
 80123a0:	46bd      	mov	sp, r7
 80123a2:	bd80      	pop	{r7, pc}
 80123a4:	40020800 	.word	0x40020800

080123a8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 80123a8:	b580      	push	{r7, lr}
 80123aa:	b084      	sub	sp, #16
 80123ac:	af00      	add	r7, sp, #0
 80123ae:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 80123b0:	f000 fb1e 	bl	80129f0 <osKernelSysTick>
 80123b4:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 80123b6:	e006      	b.n	80123c6 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80123b8:	f7ff ff8a 	bl	80122d0 <BSP_SD_GetCardState>
 80123bc:	4603      	mov	r3, r0
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d101      	bne.n	80123c6 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80123c2:	2300      	movs	r3, #0
 80123c4:	e009      	b.n	80123da <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 80123c6:	f000 fb13 	bl	80129f0 <osKernelSysTick>
 80123ca:	4602      	mov	r2, r0
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	1ad3      	subs	r3, r2, r3
 80123d0:	687a      	ldr	r2, [r7, #4]
 80123d2:	429a      	cmp	r2, r3
 80123d4:	d8f0      	bhi.n	80123b8 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80123d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80123da:	4618      	mov	r0, r3
 80123dc:	3710      	adds	r7, #16
 80123de:	46bd      	mov	sp, r7
 80123e0:	bd80      	pop	{r7, pc}
	...

080123e4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80123e4:	b580      	push	{r7, lr}
 80123e6:	b082      	sub	sp, #8
 80123e8:	af00      	add	r7, sp, #0
 80123ea:	4603      	mov	r3, r0
 80123ec:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80123ee:	4b0b      	ldr	r3, [pc, #44]	@ (801241c <SD_CheckStatus+0x38>)
 80123f0:	2201      	movs	r2, #1
 80123f2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80123f4:	f7ff ff6c 	bl	80122d0 <BSP_SD_GetCardState>
 80123f8:	4603      	mov	r3, r0
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d107      	bne.n	801240e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80123fe:	4b07      	ldr	r3, [pc, #28]	@ (801241c <SD_CheckStatus+0x38>)
 8012400:	781b      	ldrb	r3, [r3, #0]
 8012402:	b2db      	uxtb	r3, r3
 8012404:	f023 0301 	bic.w	r3, r3, #1
 8012408:	b2da      	uxtb	r2, r3
 801240a:	4b04      	ldr	r3, [pc, #16]	@ (801241c <SD_CheckStatus+0x38>)
 801240c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 801240e:	4b03      	ldr	r3, [pc, #12]	@ (801241c <SD_CheckStatus+0x38>)
 8012410:	781b      	ldrb	r3, [r3, #0]
 8012412:	b2db      	uxtb	r3, r3
}
 8012414:	4618      	mov	r0, r3
 8012416:	3708      	adds	r7, #8
 8012418:	46bd      	mov	sp, r7
 801241a:	bd80      	pop	{r7, pc}
 801241c:	20000099 	.word	0x20000099

08012420 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8012420:	b590      	push	{r4, r7, lr}
 8012422:	b087      	sub	sp, #28
 8012424:	af00      	add	r7, sp, #0
 8012426:	4603      	mov	r3, r0
 8012428:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 801242a:	4b20      	ldr	r3, [pc, #128]	@ (80124ac <SD_initialize+0x8c>)
 801242c:	2201      	movs	r2, #1
 801242e:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8012430:	f000 fad2 	bl	80129d8 <osKernelRunning>
 8012434:	4603      	mov	r3, r0
 8012436:	2b00      	cmp	r3, #0
 8012438:	d030      	beq.n	801249c <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 801243a:	f7ff fefd 	bl	8012238 <BSP_SD_Init>
 801243e:	4603      	mov	r3, r0
 8012440:	2b00      	cmp	r3, #0
 8012442:	d107      	bne.n	8012454 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8012444:	79fb      	ldrb	r3, [r7, #7]
 8012446:	4618      	mov	r0, r3
 8012448:	f7ff ffcc 	bl	80123e4 <SD_CheckStatus>
 801244c:	4603      	mov	r3, r0
 801244e:	461a      	mov	r2, r3
 8012450:	4b16      	ldr	r3, [pc, #88]	@ (80124ac <SD_initialize+0x8c>)
 8012452:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8012454:	4b15      	ldr	r3, [pc, #84]	@ (80124ac <SD_initialize+0x8c>)
 8012456:	781b      	ldrb	r3, [r3, #0]
 8012458:	b2db      	uxtb	r3, r3
 801245a:	2b01      	cmp	r3, #1
 801245c:	d01e      	beq.n	801249c <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 801245e:	4b14      	ldr	r3, [pc, #80]	@ (80124b0 <SD_initialize+0x90>)
 8012460:	681b      	ldr	r3, [r3, #0]
 8012462:	2b00      	cmp	r3, #0
 8012464:	d10e      	bne.n	8012484 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8012466:	4b13      	ldr	r3, [pc, #76]	@ (80124b4 <SD_initialize+0x94>)
 8012468:	f107 0408 	add.w	r4, r7, #8
 801246c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801246e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8012472:	f107 0308 	add.w	r3, r7, #8
 8012476:	2100      	movs	r1, #0
 8012478:	4618      	mov	r0, r3
 801247a:	f000 fc0a 	bl	8012c92 <osMessageCreate>
 801247e:	4603      	mov	r3, r0
 8012480:	4a0b      	ldr	r2, [pc, #44]	@ (80124b0 <SD_initialize+0x90>)
 8012482:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8012484:	4b0a      	ldr	r3, [pc, #40]	@ (80124b0 <SD_initialize+0x90>)
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	2b00      	cmp	r3, #0
 801248a:	d107      	bne.n	801249c <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 801248c:	4b07      	ldr	r3, [pc, #28]	@ (80124ac <SD_initialize+0x8c>)
 801248e:	781b      	ldrb	r3, [r3, #0]
 8012490:	b2db      	uxtb	r3, r3
 8012492:	f043 0301 	orr.w	r3, r3, #1
 8012496:	b2da      	uxtb	r2, r3
 8012498:	4b04      	ldr	r3, [pc, #16]	@ (80124ac <SD_initialize+0x8c>)
 801249a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 801249c:	4b03      	ldr	r3, [pc, #12]	@ (80124ac <SD_initialize+0x8c>)
 801249e:	781b      	ldrb	r3, [r3, #0]
 80124a0:	b2db      	uxtb	r3, r3
}
 80124a2:	4618      	mov	r0, r3
 80124a4:	371c      	adds	r7, #28
 80124a6:	46bd      	mov	sp, r7
 80124a8:	bd90      	pop	{r4, r7, pc}
 80124aa:	bf00      	nop
 80124ac:	20000099 	.word	0x20000099
 80124b0:	2000151c 	.word	0x2000151c
 80124b4:	08017304 	.word	0x08017304

080124b8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80124b8:	b580      	push	{r7, lr}
 80124ba:	b082      	sub	sp, #8
 80124bc:	af00      	add	r7, sp, #0
 80124be:	4603      	mov	r3, r0
 80124c0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80124c2:	79fb      	ldrb	r3, [r7, #7]
 80124c4:	4618      	mov	r0, r3
 80124c6:	f7ff ff8d 	bl	80123e4 <SD_CheckStatus>
 80124ca:	4603      	mov	r3, r0
}
 80124cc:	4618      	mov	r0, r3
 80124ce:	3708      	adds	r7, #8
 80124d0:	46bd      	mov	sp, r7
 80124d2:	bd80      	pop	{r7, pc}

080124d4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80124d4:	b580      	push	{r7, lr}
 80124d6:	b08a      	sub	sp, #40	@ 0x28
 80124d8:	af00      	add	r7, sp, #0
 80124da:	60b9      	str	r1, [r7, #8]
 80124dc:	607a      	str	r2, [r7, #4]
 80124de:	603b      	str	r3, [r7, #0]
 80124e0:	4603      	mov	r3, r0
 80124e2:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 80124e4:	2301      	movs	r3, #1
 80124e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80124ea:	f247 5030 	movw	r0, #30000	@ 0x7530
 80124ee:	f7ff ff5b 	bl	80123a8 <SD_CheckStatusWithTimeout>
 80124f2:	4603      	mov	r3, r0
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	da02      	bge.n	80124fe <SD_read+0x2a>
  {
    return res;
 80124f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80124fc:	e032      	b.n	8012564 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 80124fe:	683a      	ldr	r2, [r7, #0]
 8012500:	6879      	ldr	r1, [r7, #4]
 8012502:	68b8      	ldr	r0, [r7, #8]
 8012504:	f7ff feb0 	bl	8012268 <BSP_SD_ReadBlocks_DMA>
 8012508:	4603      	mov	r3, r0
 801250a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 801250e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012512:	2b00      	cmp	r3, #0
 8012514:	d124      	bne.n	8012560 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8012516:	4b15      	ldr	r3, [pc, #84]	@ (801256c <SD_read+0x98>)
 8012518:	6819      	ldr	r1, [r3, #0]
 801251a:	f107 0314 	add.w	r3, r7, #20
 801251e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012522:	4618      	mov	r0, r3
 8012524:	f000 fc1e 	bl	8012d64 <osMessageGet>

    if (event.status == osEventMessage)
 8012528:	697b      	ldr	r3, [r7, #20]
 801252a:	2b10      	cmp	r3, #16
 801252c:	d118      	bne.n	8012560 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 801252e:	69bb      	ldr	r3, [r7, #24]
 8012530:	2b01      	cmp	r3, #1
 8012532:	d115      	bne.n	8012560 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 8012534:	f000 fa5c 	bl	80129f0 <osKernelSysTick>
 8012538:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 801253a:	e008      	b.n	801254e <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801253c:	f7ff fec8 	bl	80122d0 <BSP_SD_GetCardState>
 8012540:	4603      	mov	r3, r0
 8012542:	2b00      	cmp	r3, #0
 8012544:	d103      	bne.n	801254e <SD_read+0x7a>
              {
                res = RES_OK;
 8012546:	2300      	movs	r3, #0
 8012548:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 801254c:	e008      	b.n	8012560 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 801254e:	f000 fa4f 	bl	80129f0 <osKernelSysTick>
 8012552:	4602      	mov	r2, r0
 8012554:	6a3b      	ldr	r3, [r7, #32]
 8012556:	1ad3      	subs	r3, r2, r3
 8012558:	f247 522f 	movw	r2, #29999	@ 0x752f
 801255c:	4293      	cmp	r3, r2
 801255e:	d9ed      	bls.n	801253c <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8012560:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012564:	4618      	mov	r0, r3
 8012566:	3728      	adds	r7, #40	@ 0x28
 8012568:	46bd      	mov	sp, r7
 801256a:	bd80      	pop	{r7, pc}
 801256c:	2000151c 	.word	0x2000151c

08012570 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8012570:	b580      	push	{r7, lr}
 8012572:	b08a      	sub	sp, #40	@ 0x28
 8012574:	af00      	add	r7, sp, #0
 8012576:	60b9      	str	r1, [r7, #8]
 8012578:	607a      	str	r2, [r7, #4]
 801257a:	603b      	str	r3, [r7, #0]
 801257c:	4603      	mov	r3, r0
 801257e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8012580:	2301      	movs	r3, #1
 8012582:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8012586:	f247 5030 	movw	r0, #30000	@ 0x7530
 801258a:	f7ff ff0d 	bl	80123a8 <SD_CheckStatusWithTimeout>
 801258e:	4603      	mov	r3, r0
 8012590:	2b00      	cmp	r3, #0
 8012592:	da02      	bge.n	801259a <SD_write+0x2a>
  {
    return res;
 8012594:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012598:	e02e      	b.n	80125f8 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 801259a:	683a      	ldr	r2, [r7, #0]
 801259c:	6879      	ldr	r1, [r7, #4]
 801259e:	68b8      	ldr	r0, [r7, #8]
 80125a0:	f7ff fe7c 	bl	801229c <BSP_SD_WriteBlocks_DMA>
 80125a4:	4603      	mov	r3, r0
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d124      	bne.n	80125f4 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 80125aa:	4b15      	ldr	r3, [pc, #84]	@ (8012600 <SD_write+0x90>)
 80125ac:	6819      	ldr	r1, [r3, #0]
 80125ae:	f107 0314 	add.w	r3, r7, #20
 80125b2:	f247 5230 	movw	r2, #30000	@ 0x7530
 80125b6:	4618      	mov	r0, r3
 80125b8:	f000 fbd4 	bl	8012d64 <osMessageGet>

    if (event.status == osEventMessage)
 80125bc:	697b      	ldr	r3, [r7, #20]
 80125be:	2b10      	cmp	r3, #16
 80125c0:	d118      	bne.n	80125f4 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 80125c2:	69bb      	ldr	r3, [r7, #24]
 80125c4:	2b02      	cmp	r3, #2
 80125c6:	d115      	bne.n	80125f4 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 80125c8:	f000 fa12 	bl	80129f0 <osKernelSysTick>
 80125cc:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 80125ce:	e008      	b.n	80125e2 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80125d0:	f7ff fe7e 	bl	80122d0 <BSP_SD_GetCardState>
 80125d4:	4603      	mov	r3, r0
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d103      	bne.n	80125e2 <SD_write+0x72>
          {
            res = RES_OK;
 80125da:	2300      	movs	r3, #0
 80125dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 80125e0:	e008      	b.n	80125f4 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 80125e2:	f000 fa05 	bl	80129f0 <osKernelSysTick>
 80125e6:	4602      	mov	r2, r0
 80125e8:	6a3b      	ldr	r3, [r7, #32]
 80125ea:	1ad3      	subs	r3, r2, r3
 80125ec:	f247 522f 	movw	r2, #29999	@ 0x752f
 80125f0:	4293      	cmp	r3, r2
 80125f2:	d9ed      	bls.n	80125d0 <SD_write+0x60>
    }

  }
#endif

  return res;
 80125f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80125f8:	4618      	mov	r0, r3
 80125fa:	3728      	adds	r7, #40	@ 0x28
 80125fc:	46bd      	mov	sp, r7
 80125fe:	bd80      	pop	{r7, pc}
 8012600:	2000151c 	.word	0x2000151c

08012604 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8012604:	b580      	push	{r7, lr}
 8012606:	b08c      	sub	sp, #48	@ 0x30
 8012608:	af00      	add	r7, sp, #0
 801260a:	4603      	mov	r3, r0
 801260c:	603a      	str	r2, [r7, #0]
 801260e:	71fb      	strb	r3, [r7, #7]
 8012610:	460b      	mov	r3, r1
 8012612:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8012614:	2301      	movs	r3, #1
 8012616:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801261a:	4b25      	ldr	r3, [pc, #148]	@ (80126b0 <SD_ioctl+0xac>)
 801261c:	781b      	ldrb	r3, [r3, #0]
 801261e:	b2db      	uxtb	r3, r3
 8012620:	f003 0301 	and.w	r3, r3, #1
 8012624:	2b00      	cmp	r3, #0
 8012626:	d001      	beq.n	801262c <SD_ioctl+0x28>
 8012628:	2303      	movs	r3, #3
 801262a:	e03c      	b.n	80126a6 <SD_ioctl+0xa2>

  switch (cmd)
 801262c:	79bb      	ldrb	r3, [r7, #6]
 801262e:	2b03      	cmp	r3, #3
 8012630:	d834      	bhi.n	801269c <SD_ioctl+0x98>
 8012632:	a201      	add	r2, pc, #4	@ (adr r2, 8012638 <SD_ioctl+0x34>)
 8012634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012638:	08012649 	.word	0x08012649
 801263c:	08012651 	.word	0x08012651
 8012640:	08012669 	.word	0x08012669
 8012644:	08012683 	.word	0x08012683
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8012648:	2300      	movs	r3, #0
 801264a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801264e:	e028      	b.n	80126a2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8012650:	f107 030c 	add.w	r3, r7, #12
 8012654:	4618      	mov	r0, r3
 8012656:	f7ff fe4b 	bl	80122f0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 801265a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801265c:	683b      	ldr	r3, [r7, #0]
 801265e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012660:	2300      	movs	r3, #0
 8012662:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012666:	e01c      	b.n	80126a2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012668:	f107 030c 	add.w	r3, r7, #12
 801266c:	4618      	mov	r0, r3
 801266e:	f7ff fe3f 	bl	80122f0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8012672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012674:	b29a      	uxth	r2, r3
 8012676:	683b      	ldr	r3, [r7, #0]
 8012678:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 801267a:	2300      	movs	r3, #0
 801267c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012680:	e00f      	b.n	80126a2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012682:	f107 030c 	add.w	r3, r7, #12
 8012686:	4618      	mov	r0, r3
 8012688:	f7ff fe32 	bl	80122f0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 801268c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801268e:	0a5a      	lsrs	r2, r3, #9
 8012690:	683b      	ldr	r3, [r7, #0]
 8012692:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012694:	2300      	movs	r3, #0
 8012696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801269a:	e002      	b.n	80126a2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 801269c:	2304      	movs	r3, #4
 801269e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 80126a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80126a6:	4618      	mov	r0, r3
 80126a8:	3730      	adds	r7, #48	@ 0x30
 80126aa:	46bd      	mov	sp, r7
 80126ac:	bd80      	pop	{r7, pc}
 80126ae:	bf00      	nop
 80126b0:	20000099 	.word	0x20000099

080126b4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80126b4:	b580      	push	{r7, lr}
 80126b6:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 80126b8:	4b04      	ldr	r3, [pc, #16]	@ (80126cc <BSP_SD_WriteCpltCallback+0x18>)
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	2200      	movs	r2, #0
 80126be:	2102      	movs	r1, #2
 80126c0:	4618      	mov	r0, r3
 80126c2:	f000 fb0f 	bl	8012ce4 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 80126c6:	bf00      	nop
 80126c8:	bd80      	pop	{r7, pc}
 80126ca:	bf00      	nop
 80126cc:	2000151c 	.word	0x2000151c

080126d0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80126d0:	b580      	push	{r7, lr}
 80126d2:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 80126d4:	4b04      	ldr	r3, [pc, #16]	@ (80126e8 <BSP_SD_ReadCpltCallback+0x18>)
 80126d6:	681b      	ldr	r3, [r3, #0]
 80126d8:	2200      	movs	r2, #0
 80126da:	2101      	movs	r1, #1
 80126dc:	4618      	mov	r0, r3
 80126de:	f000 fb01 	bl	8012ce4 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 80126e2:	bf00      	nop
 80126e4:	bd80      	pop	{r7, pc}
 80126e6:	bf00      	nop
 80126e8:	2000151c 	.word	0x2000151c

080126ec <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80126ec:	b580      	push	{r7, lr}
 80126ee:	b084      	sub	sp, #16
 80126f0:	af00      	add	r7, sp, #0
 80126f2:	4603      	mov	r3, r0
 80126f4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80126f6:	79fb      	ldrb	r3, [r7, #7]
 80126f8:	4a08      	ldr	r2, [pc, #32]	@ (801271c <disk_status+0x30>)
 80126fa:	009b      	lsls	r3, r3, #2
 80126fc:	4413      	add	r3, r2
 80126fe:	685b      	ldr	r3, [r3, #4]
 8012700:	685b      	ldr	r3, [r3, #4]
 8012702:	79fa      	ldrb	r2, [r7, #7]
 8012704:	4905      	ldr	r1, [pc, #20]	@ (801271c <disk_status+0x30>)
 8012706:	440a      	add	r2, r1
 8012708:	7a12      	ldrb	r2, [r2, #8]
 801270a:	4610      	mov	r0, r2
 801270c:	4798      	blx	r3
 801270e:	4603      	mov	r3, r0
 8012710:	73fb      	strb	r3, [r7, #15]
  return stat;
 8012712:	7bfb      	ldrb	r3, [r7, #15]
}
 8012714:	4618      	mov	r0, r3
 8012716:	3710      	adds	r7, #16
 8012718:	46bd      	mov	sp, r7
 801271a:	bd80      	pop	{r7, pc}
 801271c:	20001520 	.word	0x20001520

08012720 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012720:	b580      	push	{r7, lr}
 8012722:	b084      	sub	sp, #16
 8012724:	af00      	add	r7, sp, #0
 8012726:	4603      	mov	r3, r0
 8012728:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801272a:	2300      	movs	r3, #0
 801272c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801272e:	79fb      	ldrb	r3, [r7, #7]
 8012730:	4a0d      	ldr	r2, [pc, #52]	@ (8012768 <disk_initialize+0x48>)
 8012732:	5cd3      	ldrb	r3, [r2, r3]
 8012734:	2b00      	cmp	r3, #0
 8012736:	d111      	bne.n	801275c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8012738:	79fb      	ldrb	r3, [r7, #7]
 801273a:	4a0b      	ldr	r2, [pc, #44]	@ (8012768 <disk_initialize+0x48>)
 801273c:	2101      	movs	r1, #1
 801273e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012740:	79fb      	ldrb	r3, [r7, #7]
 8012742:	4a09      	ldr	r2, [pc, #36]	@ (8012768 <disk_initialize+0x48>)
 8012744:	009b      	lsls	r3, r3, #2
 8012746:	4413      	add	r3, r2
 8012748:	685b      	ldr	r3, [r3, #4]
 801274a:	681b      	ldr	r3, [r3, #0]
 801274c:	79fa      	ldrb	r2, [r7, #7]
 801274e:	4906      	ldr	r1, [pc, #24]	@ (8012768 <disk_initialize+0x48>)
 8012750:	440a      	add	r2, r1
 8012752:	7a12      	ldrb	r2, [r2, #8]
 8012754:	4610      	mov	r0, r2
 8012756:	4798      	blx	r3
 8012758:	4603      	mov	r3, r0
 801275a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 801275c:	7bfb      	ldrb	r3, [r7, #15]
}
 801275e:	4618      	mov	r0, r3
 8012760:	3710      	adds	r7, #16
 8012762:	46bd      	mov	sp, r7
 8012764:	bd80      	pop	{r7, pc}
 8012766:	bf00      	nop
 8012768:	20001520 	.word	0x20001520

0801276c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 801276c:	b590      	push	{r4, r7, lr}
 801276e:	b087      	sub	sp, #28
 8012770:	af00      	add	r7, sp, #0
 8012772:	60b9      	str	r1, [r7, #8]
 8012774:	607a      	str	r2, [r7, #4]
 8012776:	603b      	str	r3, [r7, #0]
 8012778:	4603      	mov	r3, r0
 801277a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 801277c:	7bfb      	ldrb	r3, [r7, #15]
 801277e:	4a0a      	ldr	r2, [pc, #40]	@ (80127a8 <disk_read+0x3c>)
 8012780:	009b      	lsls	r3, r3, #2
 8012782:	4413      	add	r3, r2
 8012784:	685b      	ldr	r3, [r3, #4]
 8012786:	689c      	ldr	r4, [r3, #8]
 8012788:	7bfb      	ldrb	r3, [r7, #15]
 801278a:	4a07      	ldr	r2, [pc, #28]	@ (80127a8 <disk_read+0x3c>)
 801278c:	4413      	add	r3, r2
 801278e:	7a18      	ldrb	r0, [r3, #8]
 8012790:	683b      	ldr	r3, [r7, #0]
 8012792:	687a      	ldr	r2, [r7, #4]
 8012794:	68b9      	ldr	r1, [r7, #8]
 8012796:	47a0      	blx	r4
 8012798:	4603      	mov	r3, r0
 801279a:	75fb      	strb	r3, [r7, #23]
  return res;
 801279c:	7dfb      	ldrb	r3, [r7, #23]
}
 801279e:	4618      	mov	r0, r3
 80127a0:	371c      	adds	r7, #28
 80127a2:	46bd      	mov	sp, r7
 80127a4:	bd90      	pop	{r4, r7, pc}
 80127a6:	bf00      	nop
 80127a8:	20001520 	.word	0x20001520

080127ac <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80127ac:	b590      	push	{r4, r7, lr}
 80127ae:	b087      	sub	sp, #28
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	60b9      	str	r1, [r7, #8]
 80127b4:	607a      	str	r2, [r7, #4]
 80127b6:	603b      	str	r3, [r7, #0]
 80127b8:	4603      	mov	r3, r0
 80127ba:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80127bc:	7bfb      	ldrb	r3, [r7, #15]
 80127be:	4a0a      	ldr	r2, [pc, #40]	@ (80127e8 <disk_write+0x3c>)
 80127c0:	009b      	lsls	r3, r3, #2
 80127c2:	4413      	add	r3, r2
 80127c4:	685b      	ldr	r3, [r3, #4]
 80127c6:	68dc      	ldr	r4, [r3, #12]
 80127c8:	7bfb      	ldrb	r3, [r7, #15]
 80127ca:	4a07      	ldr	r2, [pc, #28]	@ (80127e8 <disk_write+0x3c>)
 80127cc:	4413      	add	r3, r2
 80127ce:	7a18      	ldrb	r0, [r3, #8]
 80127d0:	683b      	ldr	r3, [r7, #0]
 80127d2:	687a      	ldr	r2, [r7, #4]
 80127d4:	68b9      	ldr	r1, [r7, #8]
 80127d6:	47a0      	blx	r4
 80127d8:	4603      	mov	r3, r0
 80127da:	75fb      	strb	r3, [r7, #23]
  return res;
 80127dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80127de:	4618      	mov	r0, r3
 80127e0:	371c      	adds	r7, #28
 80127e2:	46bd      	mov	sp, r7
 80127e4:	bd90      	pop	{r4, r7, pc}
 80127e6:	bf00      	nop
 80127e8:	20001520 	.word	0x20001520

080127ec <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80127ec:	b580      	push	{r7, lr}
 80127ee:	b084      	sub	sp, #16
 80127f0:	af00      	add	r7, sp, #0
 80127f2:	4603      	mov	r3, r0
 80127f4:	603a      	str	r2, [r7, #0]
 80127f6:	71fb      	strb	r3, [r7, #7]
 80127f8:	460b      	mov	r3, r1
 80127fa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80127fc:	79fb      	ldrb	r3, [r7, #7]
 80127fe:	4a09      	ldr	r2, [pc, #36]	@ (8012824 <disk_ioctl+0x38>)
 8012800:	009b      	lsls	r3, r3, #2
 8012802:	4413      	add	r3, r2
 8012804:	685b      	ldr	r3, [r3, #4]
 8012806:	691b      	ldr	r3, [r3, #16]
 8012808:	79fa      	ldrb	r2, [r7, #7]
 801280a:	4906      	ldr	r1, [pc, #24]	@ (8012824 <disk_ioctl+0x38>)
 801280c:	440a      	add	r2, r1
 801280e:	7a10      	ldrb	r0, [r2, #8]
 8012810:	79b9      	ldrb	r1, [r7, #6]
 8012812:	683a      	ldr	r2, [r7, #0]
 8012814:	4798      	blx	r3
 8012816:	4603      	mov	r3, r0
 8012818:	73fb      	strb	r3, [r7, #15]
  return res;
 801281a:	7bfb      	ldrb	r3, [r7, #15]
}
 801281c:	4618      	mov	r0, r3
 801281e:	3710      	adds	r7, #16
 8012820:	46bd      	mov	sp, r7
 8012822:	bd80      	pop	{r7, pc}
 8012824:	20001520 	.word	0x20001520

08012828 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8012828:	b480      	push	{r7}
 801282a:	b087      	sub	sp, #28
 801282c:	af00      	add	r7, sp, #0
 801282e:	60f8      	str	r0, [r7, #12]
 8012830:	60b9      	str	r1, [r7, #8]
 8012832:	4613      	mov	r3, r2
 8012834:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8012836:	2301      	movs	r3, #1
 8012838:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801283a:	2300      	movs	r3, #0
 801283c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801283e:	4b1f      	ldr	r3, [pc, #124]	@ (80128bc <FATFS_LinkDriverEx+0x94>)
 8012840:	7a5b      	ldrb	r3, [r3, #9]
 8012842:	b2db      	uxtb	r3, r3
 8012844:	2b00      	cmp	r3, #0
 8012846:	d131      	bne.n	80128ac <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012848:	4b1c      	ldr	r3, [pc, #112]	@ (80128bc <FATFS_LinkDriverEx+0x94>)
 801284a:	7a5b      	ldrb	r3, [r3, #9]
 801284c:	b2db      	uxtb	r3, r3
 801284e:	461a      	mov	r2, r3
 8012850:	4b1a      	ldr	r3, [pc, #104]	@ (80128bc <FATFS_LinkDriverEx+0x94>)
 8012852:	2100      	movs	r1, #0
 8012854:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8012856:	4b19      	ldr	r3, [pc, #100]	@ (80128bc <FATFS_LinkDriverEx+0x94>)
 8012858:	7a5b      	ldrb	r3, [r3, #9]
 801285a:	b2db      	uxtb	r3, r3
 801285c:	4a17      	ldr	r2, [pc, #92]	@ (80128bc <FATFS_LinkDriverEx+0x94>)
 801285e:	009b      	lsls	r3, r3, #2
 8012860:	4413      	add	r3, r2
 8012862:	68fa      	ldr	r2, [r7, #12]
 8012864:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8012866:	4b15      	ldr	r3, [pc, #84]	@ (80128bc <FATFS_LinkDriverEx+0x94>)
 8012868:	7a5b      	ldrb	r3, [r3, #9]
 801286a:	b2db      	uxtb	r3, r3
 801286c:	461a      	mov	r2, r3
 801286e:	4b13      	ldr	r3, [pc, #76]	@ (80128bc <FATFS_LinkDriverEx+0x94>)
 8012870:	4413      	add	r3, r2
 8012872:	79fa      	ldrb	r2, [r7, #7]
 8012874:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8012876:	4b11      	ldr	r3, [pc, #68]	@ (80128bc <FATFS_LinkDriverEx+0x94>)
 8012878:	7a5b      	ldrb	r3, [r3, #9]
 801287a:	b2db      	uxtb	r3, r3
 801287c:	1c5a      	adds	r2, r3, #1
 801287e:	b2d1      	uxtb	r1, r2
 8012880:	4a0e      	ldr	r2, [pc, #56]	@ (80128bc <FATFS_LinkDriverEx+0x94>)
 8012882:	7251      	strb	r1, [r2, #9]
 8012884:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8012886:	7dbb      	ldrb	r3, [r7, #22]
 8012888:	3330      	adds	r3, #48	@ 0x30
 801288a:	b2da      	uxtb	r2, r3
 801288c:	68bb      	ldr	r3, [r7, #8]
 801288e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8012890:	68bb      	ldr	r3, [r7, #8]
 8012892:	3301      	adds	r3, #1
 8012894:	223a      	movs	r2, #58	@ 0x3a
 8012896:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012898:	68bb      	ldr	r3, [r7, #8]
 801289a:	3302      	adds	r3, #2
 801289c:	222f      	movs	r2, #47	@ 0x2f
 801289e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80128a0:	68bb      	ldr	r3, [r7, #8]
 80128a2:	3303      	adds	r3, #3
 80128a4:	2200      	movs	r2, #0
 80128a6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80128a8:	2300      	movs	r3, #0
 80128aa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80128ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80128ae:	4618      	mov	r0, r3
 80128b0:	371c      	adds	r7, #28
 80128b2:	46bd      	mov	sp, r7
 80128b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128b8:	4770      	bx	lr
 80128ba:	bf00      	nop
 80128bc:	20001520 	.word	0x20001520

080128c0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80128c0:	b580      	push	{r7, lr}
 80128c2:	b082      	sub	sp, #8
 80128c4:	af00      	add	r7, sp, #0
 80128c6:	6078      	str	r0, [r7, #4]
 80128c8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80128ca:	2200      	movs	r2, #0
 80128cc:	6839      	ldr	r1, [r7, #0]
 80128ce:	6878      	ldr	r0, [r7, #4]
 80128d0:	f7ff ffaa 	bl	8012828 <FATFS_LinkDriverEx>
 80128d4:	4603      	mov	r3, r0
}
 80128d6:	4618      	mov	r0, r3
 80128d8:	3708      	adds	r7, #8
 80128da:	46bd      	mov	sp, r7
 80128dc:	bd80      	pop	{r7, pc}

080128de <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80128de:	b580      	push	{r7, lr}
 80128e0:	b086      	sub	sp, #24
 80128e2:	af00      	add	r7, sp, #0
 80128e4:	4603      	mov	r3, r0
 80128e6:	6039      	str	r1, [r7, #0]
 80128e8:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 80128ea:	2300      	movs	r3, #0
 80128ec:	60fb      	str	r3, [r7, #12]
 80128ee:	2300      	movs	r3, #0
 80128f0:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 80128f2:	f107 030c 	add.w	r3, r7, #12
 80128f6:	2101      	movs	r1, #1
 80128f8:	4618      	mov	r0, r3
 80128fa:	f000 f901 	bl	8012b00 <osSemaphoreCreate>
 80128fe:	4602      	mov	r2, r0
 8012900:	683b      	ldr	r3, [r7, #0]
 8012902:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8012904:	683b      	ldr	r3, [r7, #0]
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	2b00      	cmp	r3, #0
 801290a:	bf14      	ite	ne
 801290c:	2301      	movne	r3, #1
 801290e:	2300      	moveq	r3, #0
 8012910:	b2db      	uxtb	r3, r3
 8012912:	617b      	str	r3, [r7, #20]

    return ret;
 8012914:	697b      	ldr	r3, [r7, #20]
}
 8012916:	4618      	mov	r0, r3
 8012918:	3718      	adds	r7, #24
 801291a:	46bd      	mov	sp, r7
 801291c:	bd80      	pop	{r7, pc}

0801291e <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 801291e:	b580      	push	{r7, lr}
 8012920:	b082      	sub	sp, #8
 8012922:	af00      	add	r7, sp, #0
 8012924:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8012926:	6878      	ldr	r0, [r7, #4]
 8012928:	f000 f9a0 	bl	8012c6c <osSemaphoreDelete>
#endif
    return 1;
 801292c:	2301      	movs	r3, #1
}
 801292e:	4618      	mov	r0, r3
 8012930:	3708      	adds	r7, #8
 8012932:	46bd      	mov	sp, r7
 8012934:	bd80      	pop	{r7, pc}

08012936 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8012936:	b580      	push	{r7, lr}
 8012938:	b084      	sub	sp, #16
 801293a:	af00      	add	r7, sp, #0
 801293c:	6078      	str	r0, [r7, #4]
  int ret = 0;
 801293e:	2300      	movs	r3, #0
 8012940:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8012942:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8012946:	6878      	ldr	r0, [r7, #4]
 8012948:	f000 f90c 	bl	8012b64 <osSemaphoreWait>
 801294c:	4603      	mov	r3, r0
 801294e:	2b00      	cmp	r3, #0
 8012950:	d101      	bne.n	8012956 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 8012952:	2301      	movs	r3, #1
 8012954:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8012956:	68fb      	ldr	r3, [r7, #12]
}
 8012958:	4618      	mov	r0, r3
 801295a:	3710      	adds	r7, #16
 801295c:	46bd      	mov	sp, r7
 801295e:	bd80      	pop	{r7, pc}

08012960 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8012960:	b580      	push	{r7, lr}
 8012962:	b082      	sub	sp, #8
 8012964:	af00      	add	r7, sp, #0
 8012966:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8012968:	6878      	ldr	r0, [r7, #4]
 801296a:	f000 f949 	bl	8012c00 <osSemaphoreRelease>
#endif
}
 801296e:	bf00      	nop
 8012970:	3708      	adds	r7, #8
 8012972:	46bd      	mov	sp, r7
 8012974:	bd80      	pop	{r7, pc}

08012976 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8012976:	b480      	push	{r7}
 8012978:	b085      	sub	sp, #20
 801297a:	af00      	add	r7, sp, #0
 801297c:	4603      	mov	r3, r0
 801297e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8012980:	2300      	movs	r3, #0
 8012982:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8012984:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012988:	2b84      	cmp	r3, #132	@ 0x84
 801298a:	d005      	beq.n	8012998 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 801298c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8012990:	68fb      	ldr	r3, [r7, #12]
 8012992:	4413      	add	r3, r2
 8012994:	3303      	adds	r3, #3
 8012996:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8012998:	68fb      	ldr	r3, [r7, #12]
}
 801299a:	4618      	mov	r0, r3
 801299c:	3714      	adds	r7, #20
 801299e:	46bd      	mov	sp, r7
 80129a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129a4:	4770      	bx	lr

080129a6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80129a6:	b480      	push	{r7}
 80129a8:	b083      	sub	sp, #12
 80129aa:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80129ac:	f3ef 8305 	mrs	r3, IPSR
 80129b0:	607b      	str	r3, [r7, #4]
  return(result);
 80129b2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	bf14      	ite	ne
 80129b8:	2301      	movne	r3, #1
 80129ba:	2300      	moveq	r3, #0
 80129bc:	b2db      	uxtb	r3, r3
}
 80129be:	4618      	mov	r0, r3
 80129c0:	370c      	adds	r7, #12
 80129c2:	46bd      	mov	sp, r7
 80129c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c8:	4770      	bx	lr

080129ca <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80129ca:	b580      	push	{r7, lr}
 80129cc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80129ce:	f001 fe81 	bl	80146d4 <vTaskStartScheduler>
  
  return osOK;
 80129d2:	2300      	movs	r3, #0
}
 80129d4:	4618      	mov	r0, r3
 80129d6:	bd80      	pop	{r7, pc}

080129d8 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 80129d8:	b580      	push	{r7, lr}
 80129da:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 80129dc:	f002 faf6 	bl	8014fcc <xTaskGetSchedulerState>
 80129e0:	4603      	mov	r3, r0
 80129e2:	2b01      	cmp	r3, #1
 80129e4:	d101      	bne.n	80129ea <osKernelRunning+0x12>
    return 0;
 80129e6:	2300      	movs	r3, #0
 80129e8:	e000      	b.n	80129ec <osKernelRunning+0x14>
  else
    return 1;
 80129ea:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 80129ec:	4618      	mov	r0, r3
 80129ee:	bd80      	pop	{r7, pc}

080129f0 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80129f0:	b580      	push	{r7, lr}
 80129f2:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80129f4:	f7ff ffd7 	bl	80129a6 <inHandlerMode>
 80129f8:	4603      	mov	r3, r0
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d003      	beq.n	8012a06 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80129fe:	f001 ff95 	bl	801492c <xTaskGetTickCountFromISR>
 8012a02:	4603      	mov	r3, r0
 8012a04:	e002      	b.n	8012a0c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8012a06:	f001 ff81 	bl	801490c <xTaskGetTickCount>
 8012a0a:	4603      	mov	r3, r0
  }
}
 8012a0c:	4618      	mov	r0, r3
 8012a0e:	bd80      	pop	{r7, pc}

08012a10 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8012a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012a12:	b089      	sub	sp, #36	@ 0x24
 8012a14:	af04      	add	r7, sp, #16
 8012a16:	6078      	str	r0, [r7, #4]
 8012a18:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	695b      	ldr	r3, [r3, #20]
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	d020      	beq.n	8012a64 <osThreadCreate+0x54>
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	699b      	ldr	r3, [r3, #24]
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d01c      	beq.n	8012a64 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	685c      	ldr	r4, [r3, #4]
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	691e      	ldr	r6, [r3, #16]
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012a3c:	4618      	mov	r0, r3
 8012a3e:	f7ff ff9a 	bl	8012976 <makeFreeRtosPriority>
 8012a42:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	695b      	ldr	r3, [r3, #20]
 8012a48:	687a      	ldr	r2, [r7, #4]
 8012a4a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012a4c:	9202      	str	r2, [sp, #8]
 8012a4e:	9301      	str	r3, [sp, #4]
 8012a50:	9100      	str	r1, [sp, #0]
 8012a52:	683b      	ldr	r3, [r7, #0]
 8012a54:	4632      	mov	r2, r6
 8012a56:	4629      	mov	r1, r5
 8012a58:	4620      	mov	r0, r4
 8012a5a:	f001 fa93 	bl	8013f84 <xTaskCreateStatic>
 8012a5e:	4603      	mov	r3, r0
 8012a60:	60fb      	str	r3, [r7, #12]
 8012a62:	e01c      	b.n	8012a9e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	685c      	ldr	r4, [r3, #4]
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012a70:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012a78:	4618      	mov	r0, r3
 8012a7a:	f7ff ff7c 	bl	8012976 <makeFreeRtosPriority>
 8012a7e:	4602      	mov	r2, r0
 8012a80:	f107 030c 	add.w	r3, r7, #12
 8012a84:	9301      	str	r3, [sp, #4]
 8012a86:	9200      	str	r2, [sp, #0]
 8012a88:	683b      	ldr	r3, [r7, #0]
 8012a8a:	4632      	mov	r2, r6
 8012a8c:	4629      	mov	r1, r5
 8012a8e:	4620      	mov	r0, r4
 8012a90:	f001 fade 	bl	8014050 <xTaskCreate>
 8012a94:	4603      	mov	r3, r0
 8012a96:	2b01      	cmp	r3, #1
 8012a98:	d001      	beq.n	8012a9e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8012a9a:	2300      	movs	r3, #0
 8012a9c:	e000      	b.n	8012aa0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8012a9e:	68fb      	ldr	r3, [r7, #12]
}
 8012aa0:	4618      	mov	r0, r3
 8012aa2:	3714      	adds	r7, #20
 8012aa4:	46bd      	mov	sp, r7
 8012aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012aa8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8012aa8:	b580      	push	{r7, lr}
 8012aaa:	b084      	sub	sp, #16
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d001      	beq.n	8012abe <osDelay+0x16>
 8012aba:	68fb      	ldr	r3, [r7, #12]
 8012abc:	e000      	b.n	8012ac0 <osDelay+0x18>
 8012abe:	2301      	movs	r3, #1
 8012ac0:	4618      	mov	r0, r3
 8012ac2:	f001 fca5 	bl	8014410 <vTaskDelay>
  
  return osOK;
 8012ac6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8012ac8:	4618      	mov	r0, r3
 8012aca:	3710      	adds	r7, #16
 8012acc:	46bd      	mov	sp, r7
 8012ace:	bd80      	pop	{r7, pc}

08012ad0 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8012ad0:	b580      	push	{r7, lr}
 8012ad2:	b082      	sub	sp, #8
 8012ad4:	af00      	add	r7, sp, #0
 8012ad6:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	685b      	ldr	r3, [r3, #4]
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d007      	beq.n	8012af0 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	685b      	ldr	r3, [r3, #4]
 8012ae4:	4619      	mov	r1, r3
 8012ae6:	2001      	movs	r0, #1
 8012ae8:	f000 fbeb 	bl	80132c2 <xQueueCreateMutexStatic>
 8012aec:	4603      	mov	r3, r0
 8012aee:	e003      	b.n	8012af8 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8012af0:	2001      	movs	r0, #1
 8012af2:	f000 fbce 	bl	8013292 <xQueueCreateMutex>
 8012af6:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8012af8:	4618      	mov	r0, r3
 8012afa:	3708      	adds	r7, #8
 8012afc:	46bd      	mov	sp, r7
 8012afe:	bd80      	pop	{r7, pc}

08012b00 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8012b00:	b580      	push	{r7, lr}
 8012b02:	b086      	sub	sp, #24
 8012b04:	af02      	add	r7, sp, #8
 8012b06:	6078      	str	r0, [r7, #4]
 8012b08:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	685b      	ldr	r3, [r3, #4]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d00f      	beq.n	8012b32 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8012b12:	683b      	ldr	r3, [r7, #0]
 8012b14:	2b01      	cmp	r3, #1
 8012b16:	d10a      	bne.n	8012b2e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	685b      	ldr	r3, [r3, #4]
 8012b1c:	2203      	movs	r2, #3
 8012b1e:	9200      	str	r2, [sp, #0]
 8012b20:	2200      	movs	r2, #0
 8012b22:	2100      	movs	r1, #0
 8012b24:	2001      	movs	r0, #1
 8012b26:	f000 fab1 	bl	801308c <xQueueGenericCreateStatic>
 8012b2a:	4603      	mov	r3, r0
 8012b2c:	e016      	b.n	8012b5c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8012b2e:	2300      	movs	r3, #0
 8012b30:	e014      	b.n	8012b5c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8012b32:	683b      	ldr	r3, [r7, #0]
 8012b34:	2b01      	cmp	r3, #1
 8012b36:	d110      	bne.n	8012b5a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8012b38:	2203      	movs	r2, #3
 8012b3a:	2100      	movs	r1, #0
 8012b3c:	2001      	movs	r0, #1
 8012b3e:	f000 fb2c 	bl	801319a <xQueueGenericCreate>
 8012b42:	60f8      	str	r0, [r7, #12]
 8012b44:	68fb      	ldr	r3, [r7, #12]
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d005      	beq.n	8012b56 <osSemaphoreCreate+0x56>
 8012b4a:	2300      	movs	r3, #0
 8012b4c:	2200      	movs	r2, #0
 8012b4e:	2100      	movs	r1, #0
 8012b50:	68f8      	ldr	r0, [r7, #12]
 8012b52:	f000 fbd1 	bl	80132f8 <xQueueGenericSend>
      return sema;
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	e000      	b.n	8012b5c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8012b5a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8012b5c:	4618      	mov	r0, r3
 8012b5e:	3710      	adds	r7, #16
 8012b60:	46bd      	mov	sp, r7
 8012b62:	bd80      	pop	{r7, pc}

08012b64 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8012b64:	b580      	push	{r7, lr}
 8012b66:	b084      	sub	sp, #16
 8012b68:	af00      	add	r7, sp, #0
 8012b6a:	6078      	str	r0, [r7, #4]
 8012b6c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8012b6e:	2300      	movs	r3, #0
 8012b70:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d101      	bne.n	8012b7c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8012b78:	2380      	movs	r3, #128	@ 0x80
 8012b7a:	e03a      	b.n	8012bf2 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8012b7c:	2300      	movs	r3, #0
 8012b7e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8012b80:	683b      	ldr	r3, [r7, #0]
 8012b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b86:	d103      	bne.n	8012b90 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8012b88:	f04f 33ff 	mov.w	r3, #4294967295
 8012b8c:	60fb      	str	r3, [r7, #12]
 8012b8e:	e009      	b.n	8012ba4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8012b90:	683b      	ldr	r3, [r7, #0]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d006      	beq.n	8012ba4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8012b96:	683b      	ldr	r3, [r7, #0]
 8012b98:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	d101      	bne.n	8012ba4 <osSemaphoreWait+0x40>
      ticks = 1;
 8012ba0:	2301      	movs	r3, #1
 8012ba2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8012ba4:	f7ff feff 	bl	80129a6 <inHandlerMode>
 8012ba8:	4603      	mov	r3, r0
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d017      	beq.n	8012bde <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8012bae:	f107 0308 	add.w	r3, r7, #8
 8012bb2:	461a      	mov	r2, r3
 8012bb4:	2100      	movs	r1, #0
 8012bb6:	6878      	ldr	r0, [r7, #4]
 8012bb8:	f000 ffe4 	bl	8013b84 <xQueueReceiveFromISR>
 8012bbc:	4603      	mov	r3, r0
 8012bbe:	2b01      	cmp	r3, #1
 8012bc0:	d001      	beq.n	8012bc6 <osSemaphoreWait+0x62>
      return osErrorOS;
 8012bc2:	23ff      	movs	r3, #255	@ 0xff
 8012bc4:	e015      	b.n	8012bf2 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8012bc6:	68bb      	ldr	r3, [r7, #8]
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d011      	beq.n	8012bf0 <osSemaphoreWait+0x8c>
 8012bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8012bfc <osSemaphoreWait+0x98>)
 8012bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012bd2:	601a      	str	r2, [r3, #0]
 8012bd4:	f3bf 8f4f 	dsb	sy
 8012bd8:	f3bf 8f6f 	isb	sy
 8012bdc:	e008      	b.n	8012bf0 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8012bde:	68f9      	ldr	r1, [r7, #12]
 8012be0:	6878      	ldr	r0, [r7, #4]
 8012be2:	f000 feb7 	bl	8013954 <xQueueSemaphoreTake>
 8012be6:	4603      	mov	r3, r0
 8012be8:	2b01      	cmp	r3, #1
 8012bea:	d001      	beq.n	8012bf0 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8012bec:	23ff      	movs	r3, #255	@ 0xff
 8012bee:	e000      	b.n	8012bf2 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8012bf0:	2300      	movs	r3, #0
}
 8012bf2:	4618      	mov	r0, r3
 8012bf4:	3710      	adds	r7, #16
 8012bf6:	46bd      	mov	sp, r7
 8012bf8:	bd80      	pop	{r7, pc}
 8012bfa:	bf00      	nop
 8012bfc:	e000ed04 	.word	0xe000ed04

08012c00 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8012c00:	b580      	push	{r7, lr}
 8012c02:	b084      	sub	sp, #16
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8012c08:	2300      	movs	r3, #0
 8012c0a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8012c0c:	2300      	movs	r3, #0
 8012c0e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8012c10:	f7ff fec9 	bl	80129a6 <inHandlerMode>
 8012c14:	4603      	mov	r3, r0
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d016      	beq.n	8012c48 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8012c1a:	f107 0308 	add.w	r3, r7, #8
 8012c1e:	4619      	mov	r1, r3
 8012c20:	6878      	ldr	r0, [r7, #4]
 8012c22:	f000 fd16 	bl	8013652 <xQueueGiveFromISR>
 8012c26:	4603      	mov	r3, r0
 8012c28:	2b01      	cmp	r3, #1
 8012c2a:	d001      	beq.n	8012c30 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8012c2c:	23ff      	movs	r3, #255	@ 0xff
 8012c2e:	e017      	b.n	8012c60 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012c30:	68bb      	ldr	r3, [r7, #8]
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	d013      	beq.n	8012c5e <osSemaphoreRelease+0x5e>
 8012c36:	4b0c      	ldr	r3, [pc, #48]	@ (8012c68 <osSemaphoreRelease+0x68>)
 8012c38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012c3c:	601a      	str	r2, [r3, #0]
 8012c3e:	f3bf 8f4f 	dsb	sy
 8012c42:	f3bf 8f6f 	isb	sy
 8012c46:	e00a      	b.n	8012c5e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8012c48:	2300      	movs	r3, #0
 8012c4a:	2200      	movs	r2, #0
 8012c4c:	2100      	movs	r1, #0
 8012c4e:	6878      	ldr	r0, [r7, #4]
 8012c50:	f000 fb52 	bl	80132f8 <xQueueGenericSend>
 8012c54:	4603      	mov	r3, r0
 8012c56:	2b01      	cmp	r3, #1
 8012c58:	d001      	beq.n	8012c5e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8012c5a:	23ff      	movs	r3, #255	@ 0xff
 8012c5c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8012c5e:	68fb      	ldr	r3, [r7, #12]
}
 8012c60:	4618      	mov	r0, r3
 8012c62:	3710      	adds	r7, #16
 8012c64:	46bd      	mov	sp, r7
 8012c66:	bd80      	pop	{r7, pc}
 8012c68:	e000ed04 	.word	0xe000ed04

08012c6c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8012c6c:	b580      	push	{r7, lr}
 8012c6e:	b082      	sub	sp, #8
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8012c74:	f7ff fe97 	bl	80129a6 <inHandlerMode>
 8012c78:	4603      	mov	r3, r0
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d001      	beq.n	8012c82 <osSemaphoreDelete+0x16>
    return osErrorISR;
 8012c7e:	2382      	movs	r3, #130	@ 0x82
 8012c80:	e003      	b.n	8012c8a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8012c82:	6878      	ldr	r0, [r7, #4]
 8012c84:	f001 f806 	bl	8013c94 <vQueueDelete>

  return osOK; 
 8012c88:	2300      	movs	r3, #0
}
 8012c8a:	4618      	mov	r0, r3
 8012c8c:	3708      	adds	r7, #8
 8012c8e:	46bd      	mov	sp, r7
 8012c90:	bd80      	pop	{r7, pc}

08012c92 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8012c92:	b590      	push	{r4, r7, lr}
 8012c94:	b085      	sub	sp, #20
 8012c96:	af02      	add	r7, sp, #8
 8012c98:	6078      	str	r0, [r7, #4]
 8012c9a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	689b      	ldr	r3, [r3, #8]
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	d011      	beq.n	8012cc8 <osMessageCreate+0x36>
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	68db      	ldr	r3, [r3, #12]
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	d00d      	beq.n	8012cc8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	6818      	ldr	r0, [r3, #0]
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	6859      	ldr	r1, [r3, #4]
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	689a      	ldr	r2, [r3, #8]
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	68db      	ldr	r3, [r3, #12]
 8012cbc:	2400      	movs	r4, #0
 8012cbe:	9400      	str	r4, [sp, #0]
 8012cc0:	f000 f9e4 	bl	801308c <xQueueGenericCreateStatic>
 8012cc4:	4603      	mov	r3, r0
 8012cc6:	e008      	b.n	8012cda <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	6818      	ldr	r0, [r3, #0]
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	685b      	ldr	r3, [r3, #4]
 8012cd0:	2200      	movs	r2, #0
 8012cd2:	4619      	mov	r1, r3
 8012cd4:	f000 fa61 	bl	801319a <xQueueGenericCreate>
 8012cd8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8012cda:	4618      	mov	r0, r3
 8012cdc:	370c      	adds	r7, #12
 8012cde:	46bd      	mov	sp, r7
 8012ce0:	bd90      	pop	{r4, r7, pc}
	...

08012ce4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8012ce4:	b580      	push	{r7, lr}
 8012ce6:	b086      	sub	sp, #24
 8012ce8:	af00      	add	r7, sp, #0
 8012cea:	60f8      	str	r0, [r7, #12]
 8012cec:	60b9      	str	r1, [r7, #8]
 8012cee:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8012cf0:	2300      	movs	r3, #0
 8012cf2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8012cf8:	697b      	ldr	r3, [r7, #20]
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d101      	bne.n	8012d02 <osMessagePut+0x1e>
    ticks = 1;
 8012cfe:	2301      	movs	r3, #1
 8012d00:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8012d02:	f7ff fe50 	bl	80129a6 <inHandlerMode>
 8012d06:	4603      	mov	r3, r0
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d018      	beq.n	8012d3e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8012d0c:	f107 0210 	add.w	r2, r7, #16
 8012d10:	f107 0108 	add.w	r1, r7, #8
 8012d14:	2300      	movs	r3, #0
 8012d16:	68f8      	ldr	r0, [r7, #12]
 8012d18:	f000 fbf8 	bl	801350c <xQueueGenericSendFromISR>
 8012d1c:	4603      	mov	r3, r0
 8012d1e:	2b01      	cmp	r3, #1
 8012d20:	d001      	beq.n	8012d26 <osMessagePut+0x42>
      return osErrorOS;
 8012d22:	23ff      	movs	r3, #255	@ 0xff
 8012d24:	e018      	b.n	8012d58 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012d26:	693b      	ldr	r3, [r7, #16]
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	d014      	beq.n	8012d56 <osMessagePut+0x72>
 8012d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8012d60 <osMessagePut+0x7c>)
 8012d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012d32:	601a      	str	r2, [r3, #0]
 8012d34:	f3bf 8f4f 	dsb	sy
 8012d38:	f3bf 8f6f 	isb	sy
 8012d3c:	e00b      	b.n	8012d56 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8012d3e:	f107 0108 	add.w	r1, r7, #8
 8012d42:	2300      	movs	r3, #0
 8012d44:	697a      	ldr	r2, [r7, #20]
 8012d46:	68f8      	ldr	r0, [r7, #12]
 8012d48:	f000 fad6 	bl	80132f8 <xQueueGenericSend>
 8012d4c:	4603      	mov	r3, r0
 8012d4e:	2b01      	cmp	r3, #1
 8012d50:	d001      	beq.n	8012d56 <osMessagePut+0x72>
      return osErrorOS;
 8012d52:	23ff      	movs	r3, #255	@ 0xff
 8012d54:	e000      	b.n	8012d58 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8012d56:	2300      	movs	r3, #0
}
 8012d58:	4618      	mov	r0, r3
 8012d5a:	3718      	adds	r7, #24
 8012d5c:	46bd      	mov	sp, r7
 8012d5e:	bd80      	pop	{r7, pc}
 8012d60:	e000ed04 	.word	0xe000ed04

08012d64 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8012d64:	b590      	push	{r4, r7, lr}
 8012d66:	b08b      	sub	sp, #44	@ 0x2c
 8012d68:	af00      	add	r7, sp, #0
 8012d6a:	60f8      	str	r0, [r7, #12]
 8012d6c:	60b9      	str	r1, [r7, #8]
 8012d6e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8012d70:	68bb      	ldr	r3, [r7, #8]
 8012d72:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8012d74:	2300      	movs	r3, #0
 8012d76:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8012d78:	68bb      	ldr	r3, [r7, #8]
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d10a      	bne.n	8012d94 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8012d7e:	2380      	movs	r3, #128	@ 0x80
 8012d80:	617b      	str	r3, [r7, #20]
    return event;
 8012d82:	68fb      	ldr	r3, [r7, #12]
 8012d84:	461c      	mov	r4, r3
 8012d86:	f107 0314 	add.w	r3, r7, #20
 8012d8a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012d8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8012d92:	e054      	b.n	8012e3e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8012d94:	2300      	movs	r3, #0
 8012d96:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8012d98:	2300      	movs	r3, #0
 8012d9a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012da2:	d103      	bne.n	8012dac <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8012da4:	f04f 33ff 	mov.w	r3, #4294967295
 8012da8:	627b      	str	r3, [r7, #36]	@ 0x24
 8012daa:	e009      	b.n	8012dc0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d006      	beq.n	8012dc0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8012db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012db8:	2b00      	cmp	r3, #0
 8012dba:	d101      	bne.n	8012dc0 <osMessageGet+0x5c>
      ticks = 1;
 8012dbc:	2301      	movs	r3, #1
 8012dbe:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8012dc0:	f7ff fdf1 	bl	80129a6 <inHandlerMode>
 8012dc4:	4603      	mov	r3, r0
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	d01c      	beq.n	8012e04 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8012dca:	f107 0220 	add.w	r2, r7, #32
 8012dce:	f107 0314 	add.w	r3, r7, #20
 8012dd2:	3304      	adds	r3, #4
 8012dd4:	4619      	mov	r1, r3
 8012dd6:	68b8      	ldr	r0, [r7, #8]
 8012dd8:	f000 fed4 	bl	8013b84 <xQueueReceiveFromISR>
 8012ddc:	4603      	mov	r3, r0
 8012dde:	2b01      	cmp	r3, #1
 8012de0:	d102      	bne.n	8012de8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8012de2:	2310      	movs	r3, #16
 8012de4:	617b      	str	r3, [r7, #20]
 8012de6:	e001      	b.n	8012dec <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8012de8:	2300      	movs	r3, #0
 8012dea:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012dec:	6a3b      	ldr	r3, [r7, #32]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d01d      	beq.n	8012e2e <osMessageGet+0xca>
 8012df2:	4b15      	ldr	r3, [pc, #84]	@ (8012e48 <osMessageGet+0xe4>)
 8012df4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012df8:	601a      	str	r2, [r3, #0]
 8012dfa:	f3bf 8f4f 	dsb	sy
 8012dfe:	f3bf 8f6f 	isb	sy
 8012e02:	e014      	b.n	8012e2e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8012e04:	f107 0314 	add.w	r3, r7, #20
 8012e08:	3304      	adds	r3, #4
 8012e0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012e0c:	4619      	mov	r1, r3
 8012e0e:	68b8      	ldr	r0, [r7, #8]
 8012e10:	f000 fcb8 	bl	8013784 <xQueueReceive>
 8012e14:	4603      	mov	r3, r0
 8012e16:	2b01      	cmp	r3, #1
 8012e18:	d102      	bne.n	8012e20 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8012e1a:	2310      	movs	r3, #16
 8012e1c:	617b      	str	r3, [r7, #20]
 8012e1e:	e006      	b.n	8012e2e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8012e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	d101      	bne.n	8012e2a <osMessageGet+0xc6>
 8012e26:	2300      	movs	r3, #0
 8012e28:	e000      	b.n	8012e2c <osMessageGet+0xc8>
 8012e2a:	2340      	movs	r3, #64	@ 0x40
 8012e2c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8012e2e:	68fb      	ldr	r3, [r7, #12]
 8012e30:	461c      	mov	r4, r3
 8012e32:	f107 0314 	add.w	r3, r7, #20
 8012e36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012e3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8012e3e:	68f8      	ldr	r0, [r7, #12]
 8012e40:	372c      	adds	r7, #44	@ 0x2c
 8012e42:	46bd      	mov	sp, r7
 8012e44:	bd90      	pop	{r4, r7, pc}
 8012e46:	bf00      	nop
 8012e48:	e000ed04 	.word	0xe000ed04

08012e4c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012e4c:	b480      	push	{r7}
 8012e4e:	b083      	sub	sp, #12
 8012e50:	af00      	add	r7, sp, #0
 8012e52:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	f103 0208 	add.w	r2, r3, #8
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	f04f 32ff 	mov.w	r2, #4294967295
 8012e64:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	f103 0208 	add.w	r2, r3, #8
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	f103 0208 	add.w	r2, r3, #8
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	2200      	movs	r2, #0
 8012e7e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012e80:	bf00      	nop
 8012e82:	370c      	adds	r7, #12
 8012e84:	46bd      	mov	sp, r7
 8012e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e8a:	4770      	bx	lr

08012e8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012e8c:	b480      	push	{r7}
 8012e8e:	b083      	sub	sp, #12
 8012e90:	af00      	add	r7, sp, #0
 8012e92:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	2200      	movs	r2, #0
 8012e98:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012e9a:	bf00      	nop
 8012e9c:	370c      	adds	r7, #12
 8012e9e:	46bd      	mov	sp, r7
 8012ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ea4:	4770      	bx	lr

08012ea6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012ea6:	b480      	push	{r7}
 8012ea8:	b085      	sub	sp, #20
 8012eaa:	af00      	add	r7, sp, #0
 8012eac:	6078      	str	r0, [r7, #4]
 8012eae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	685b      	ldr	r3, [r3, #4]
 8012eb4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012eb6:	683b      	ldr	r3, [r7, #0]
 8012eb8:	68fa      	ldr	r2, [r7, #12]
 8012eba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012ebc:	68fb      	ldr	r3, [r7, #12]
 8012ebe:	689a      	ldr	r2, [r3, #8]
 8012ec0:	683b      	ldr	r3, [r7, #0]
 8012ec2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012ec4:	68fb      	ldr	r3, [r7, #12]
 8012ec6:	689b      	ldr	r3, [r3, #8]
 8012ec8:	683a      	ldr	r2, [r7, #0]
 8012eca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	683a      	ldr	r2, [r7, #0]
 8012ed0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8012ed2:	683b      	ldr	r3, [r7, #0]
 8012ed4:	687a      	ldr	r2, [r7, #4]
 8012ed6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	681b      	ldr	r3, [r3, #0]
 8012edc:	1c5a      	adds	r2, r3, #1
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	601a      	str	r2, [r3, #0]
}
 8012ee2:	bf00      	nop
 8012ee4:	3714      	adds	r7, #20
 8012ee6:	46bd      	mov	sp, r7
 8012ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eec:	4770      	bx	lr

08012eee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012eee:	b480      	push	{r7}
 8012ef0:	b085      	sub	sp, #20
 8012ef2:	af00      	add	r7, sp, #0
 8012ef4:	6078      	str	r0, [r7, #4]
 8012ef6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012ef8:	683b      	ldr	r3, [r7, #0]
 8012efa:	681b      	ldr	r3, [r3, #0]
 8012efc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012efe:	68bb      	ldr	r3, [r7, #8]
 8012f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f04:	d103      	bne.n	8012f0e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	691b      	ldr	r3, [r3, #16]
 8012f0a:	60fb      	str	r3, [r7, #12]
 8012f0c:	e00c      	b.n	8012f28 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	3308      	adds	r3, #8
 8012f12:	60fb      	str	r3, [r7, #12]
 8012f14:	e002      	b.n	8012f1c <vListInsert+0x2e>
 8012f16:	68fb      	ldr	r3, [r7, #12]
 8012f18:	685b      	ldr	r3, [r3, #4]
 8012f1a:	60fb      	str	r3, [r7, #12]
 8012f1c:	68fb      	ldr	r3, [r7, #12]
 8012f1e:	685b      	ldr	r3, [r3, #4]
 8012f20:	681b      	ldr	r3, [r3, #0]
 8012f22:	68ba      	ldr	r2, [r7, #8]
 8012f24:	429a      	cmp	r2, r3
 8012f26:	d2f6      	bcs.n	8012f16 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012f28:	68fb      	ldr	r3, [r7, #12]
 8012f2a:	685a      	ldr	r2, [r3, #4]
 8012f2c:	683b      	ldr	r3, [r7, #0]
 8012f2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012f30:	683b      	ldr	r3, [r7, #0]
 8012f32:	685b      	ldr	r3, [r3, #4]
 8012f34:	683a      	ldr	r2, [r7, #0]
 8012f36:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012f38:	683b      	ldr	r3, [r7, #0]
 8012f3a:	68fa      	ldr	r2, [r7, #12]
 8012f3c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	683a      	ldr	r2, [r7, #0]
 8012f42:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012f44:	683b      	ldr	r3, [r7, #0]
 8012f46:	687a      	ldr	r2, [r7, #4]
 8012f48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	681b      	ldr	r3, [r3, #0]
 8012f4e:	1c5a      	adds	r2, r3, #1
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	601a      	str	r2, [r3, #0]
}
 8012f54:	bf00      	nop
 8012f56:	3714      	adds	r7, #20
 8012f58:	46bd      	mov	sp, r7
 8012f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f5e:	4770      	bx	lr

08012f60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012f60:	b480      	push	{r7}
 8012f62:	b085      	sub	sp, #20
 8012f64:	af00      	add	r7, sp, #0
 8012f66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	691b      	ldr	r3, [r3, #16]
 8012f6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	685b      	ldr	r3, [r3, #4]
 8012f72:	687a      	ldr	r2, [r7, #4]
 8012f74:	6892      	ldr	r2, [r2, #8]
 8012f76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	689b      	ldr	r3, [r3, #8]
 8012f7c:	687a      	ldr	r2, [r7, #4]
 8012f7e:	6852      	ldr	r2, [r2, #4]
 8012f80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012f82:	68fb      	ldr	r3, [r7, #12]
 8012f84:	685b      	ldr	r3, [r3, #4]
 8012f86:	687a      	ldr	r2, [r7, #4]
 8012f88:	429a      	cmp	r2, r3
 8012f8a:	d103      	bne.n	8012f94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	689a      	ldr	r2, [r3, #8]
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	2200      	movs	r2, #0
 8012f98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	1e5a      	subs	r2, r3, #1
 8012fa0:	68fb      	ldr	r3, [r7, #12]
 8012fa2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012fa4:	68fb      	ldr	r3, [r7, #12]
 8012fa6:	681b      	ldr	r3, [r3, #0]
}
 8012fa8:	4618      	mov	r0, r3
 8012faa:	3714      	adds	r7, #20
 8012fac:	46bd      	mov	sp, r7
 8012fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb2:	4770      	bx	lr

08012fb4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012fb4:	b580      	push	{r7, lr}
 8012fb6:	b084      	sub	sp, #16
 8012fb8:	af00      	add	r7, sp, #0
 8012fba:	6078      	str	r0, [r7, #4]
 8012fbc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	d10d      	bne.n	8012fe4 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8012fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fcc:	b672      	cpsid	i
 8012fce:	f383 8811 	msr	BASEPRI, r3
 8012fd2:	f3bf 8f6f 	isb	sy
 8012fd6:	f3bf 8f4f 	dsb	sy
 8012fda:	b662      	cpsie	i
 8012fdc:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8012fde:	bf00      	nop
 8012fe0:	bf00      	nop
 8012fe2:	e7fd      	b.n	8012fe0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8012fe4:	f002 fb42 	bl	801566c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012fe8:	68fb      	ldr	r3, [r7, #12]
 8012fea:	681a      	ldr	r2, [r3, #0]
 8012fec:	68fb      	ldr	r3, [r7, #12]
 8012fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012ff0:	68f9      	ldr	r1, [r7, #12]
 8012ff2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012ff4:	fb01 f303 	mul.w	r3, r1, r3
 8012ff8:	441a      	add	r2, r3
 8012ffa:	68fb      	ldr	r3, [r7, #12]
 8012ffc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012ffe:	68fb      	ldr	r3, [r7, #12]
 8013000:	2200      	movs	r2, #0
 8013002:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013004:	68fb      	ldr	r3, [r7, #12]
 8013006:	681a      	ldr	r2, [r3, #0]
 8013008:	68fb      	ldr	r3, [r7, #12]
 801300a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	681a      	ldr	r2, [r3, #0]
 8013010:	68fb      	ldr	r3, [r7, #12]
 8013012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013014:	3b01      	subs	r3, #1
 8013016:	68f9      	ldr	r1, [r7, #12]
 8013018:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801301a:	fb01 f303 	mul.w	r3, r1, r3
 801301e:	441a      	add	r2, r3
 8013020:	68fb      	ldr	r3, [r7, #12]
 8013022:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	22ff      	movs	r2, #255	@ 0xff
 8013028:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801302c:	68fb      	ldr	r3, [r7, #12]
 801302e:	22ff      	movs	r2, #255	@ 0xff
 8013030:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8013034:	683b      	ldr	r3, [r7, #0]
 8013036:	2b00      	cmp	r3, #0
 8013038:	d114      	bne.n	8013064 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801303a:	68fb      	ldr	r3, [r7, #12]
 801303c:	691b      	ldr	r3, [r3, #16]
 801303e:	2b00      	cmp	r3, #0
 8013040:	d01a      	beq.n	8013078 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013042:	68fb      	ldr	r3, [r7, #12]
 8013044:	3310      	adds	r3, #16
 8013046:	4618      	mov	r0, r3
 8013048:	f001 fdf0 	bl	8014c2c <xTaskRemoveFromEventList>
 801304c:	4603      	mov	r3, r0
 801304e:	2b00      	cmp	r3, #0
 8013050:	d012      	beq.n	8013078 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8013052:	4b0d      	ldr	r3, [pc, #52]	@ (8013088 <xQueueGenericReset+0xd4>)
 8013054:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013058:	601a      	str	r2, [r3, #0]
 801305a:	f3bf 8f4f 	dsb	sy
 801305e:	f3bf 8f6f 	isb	sy
 8013062:	e009      	b.n	8013078 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8013064:	68fb      	ldr	r3, [r7, #12]
 8013066:	3310      	adds	r3, #16
 8013068:	4618      	mov	r0, r3
 801306a:	f7ff feef 	bl	8012e4c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801306e:	68fb      	ldr	r3, [r7, #12]
 8013070:	3324      	adds	r3, #36	@ 0x24
 8013072:	4618      	mov	r0, r3
 8013074:	f7ff feea 	bl	8012e4c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8013078:	f002 fb2e 	bl	80156d8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801307c:	2301      	movs	r3, #1
}
 801307e:	4618      	mov	r0, r3
 8013080:	3710      	adds	r7, #16
 8013082:	46bd      	mov	sp, r7
 8013084:	bd80      	pop	{r7, pc}
 8013086:	bf00      	nop
 8013088:	e000ed04 	.word	0xe000ed04

0801308c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801308c:	b580      	push	{r7, lr}
 801308e:	b08e      	sub	sp, #56	@ 0x38
 8013090:	af02      	add	r7, sp, #8
 8013092:	60f8      	str	r0, [r7, #12]
 8013094:	60b9      	str	r1, [r7, #8]
 8013096:	607a      	str	r2, [r7, #4]
 8013098:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801309a:	68fb      	ldr	r3, [r7, #12]
 801309c:	2b00      	cmp	r3, #0
 801309e:	d10d      	bne.n	80130bc <xQueueGenericCreateStatic+0x30>
	__asm volatile
 80130a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130a4:	b672      	cpsid	i
 80130a6:	f383 8811 	msr	BASEPRI, r3
 80130aa:	f3bf 8f6f 	isb	sy
 80130ae:	f3bf 8f4f 	dsb	sy
 80130b2:	b662      	cpsie	i
 80130b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80130b6:	bf00      	nop
 80130b8:	bf00      	nop
 80130ba:	e7fd      	b.n	80130b8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80130bc:	683b      	ldr	r3, [r7, #0]
 80130be:	2b00      	cmp	r3, #0
 80130c0:	d10d      	bne.n	80130de <xQueueGenericCreateStatic+0x52>
	__asm volatile
 80130c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130c6:	b672      	cpsid	i
 80130c8:	f383 8811 	msr	BASEPRI, r3
 80130cc:	f3bf 8f6f 	isb	sy
 80130d0:	f3bf 8f4f 	dsb	sy
 80130d4:	b662      	cpsie	i
 80130d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80130d8:	bf00      	nop
 80130da:	bf00      	nop
 80130dc:	e7fd      	b.n	80130da <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d002      	beq.n	80130ea <xQueueGenericCreateStatic+0x5e>
 80130e4:	68bb      	ldr	r3, [r7, #8]
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d001      	beq.n	80130ee <xQueueGenericCreateStatic+0x62>
 80130ea:	2301      	movs	r3, #1
 80130ec:	e000      	b.n	80130f0 <xQueueGenericCreateStatic+0x64>
 80130ee:	2300      	movs	r3, #0
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d10d      	bne.n	8013110 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80130f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130f8:	b672      	cpsid	i
 80130fa:	f383 8811 	msr	BASEPRI, r3
 80130fe:	f3bf 8f6f 	isb	sy
 8013102:	f3bf 8f4f 	dsb	sy
 8013106:	b662      	cpsie	i
 8013108:	623b      	str	r3, [r7, #32]
}
 801310a:	bf00      	nop
 801310c:	bf00      	nop
 801310e:	e7fd      	b.n	801310c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	2b00      	cmp	r3, #0
 8013114:	d102      	bne.n	801311c <xQueueGenericCreateStatic+0x90>
 8013116:	68bb      	ldr	r3, [r7, #8]
 8013118:	2b00      	cmp	r3, #0
 801311a:	d101      	bne.n	8013120 <xQueueGenericCreateStatic+0x94>
 801311c:	2301      	movs	r3, #1
 801311e:	e000      	b.n	8013122 <xQueueGenericCreateStatic+0x96>
 8013120:	2300      	movs	r3, #0
 8013122:	2b00      	cmp	r3, #0
 8013124:	d10d      	bne.n	8013142 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8013126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801312a:	b672      	cpsid	i
 801312c:	f383 8811 	msr	BASEPRI, r3
 8013130:	f3bf 8f6f 	isb	sy
 8013134:	f3bf 8f4f 	dsb	sy
 8013138:	b662      	cpsie	i
 801313a:	61fb      	str	r3, [r7, #28]
}
 801313c:	bf00      	nop
 801313e:	bf00      	nop
 8013140:	e7fd      	b.n	801313e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8013142:	2348      	movs	r3, #72	@ 0x48
 8013144:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8013146:	697b      	ldr	r3, [r7, #20]
 8013148:	2b48      	cmp	r3, #72	@ 0x48
 801314a:	d00d      	beq.n	8013168 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 801314c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013150:	b672      	cpsid	i
 8013152:	f383 8811 	msr	BASEPRI, r3
 8013156:	f3bf 8f6f 	isb	sy
 801315a:	f3bf 8f4f 	dsb	sy
 801315e:	b662      	cpsie	i
 8013160:	61bb      	str	r3, [r7, #24]
}
 8013162:	bf00      	nop
 8013164:	bf00      	nop
 8013166:	e7fd      	b.n	8013164 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013168:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801316a:	683b      	ldr	r3, [r7, #0]
 801316c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 801316e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013170:	2b00      	cmp	r3, #0
 8013172:	d00d      	beq.n	8013190 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013176:	2201      	movs	r2, #1
 8013178:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801317c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8013180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013182:	9300      	str	r3, [sp, #0]
 8013184:	4613      	mov	r3, r2
 8013186:	687a      	ldr	r2, [r7, #4]
 8013188:	68b9      	ldr	r1, [r7, #8]
 801318a:	68f8      	ldr	r0, [r7, #12]
 801318c:	f000 f848 	bl	8013220 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8013192:	4618      	mov	r0, r3
 8013194:	3730      	adds	r7, #48	@ 0x30
 8013196:	46bd      	mov	sp, r7
 8013198:	bd80      	pop	{r7, pc}

0801319a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801319a:	b580      	push	{r7, lr}
 801319c:	b08a      	sub	sp, #40	@ 0x28
 801319e:	af02      	add	r7, sp, #8
 80131a0:	60f8      	str	r0, [r7, #12]
 80131a2:	60b9      	str	r1, [r7, #8]
 80131a4:	4613      	mov	r3, r2
 80131a6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d10d      	bne.n	80131ca <xQueueGenericCreate+0x30>
	__asm volatile
 80131ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131b2:	b672      	cpsid	i
 80131b4:	f383 8811 	msr	BASEPRI, r3
 80131b8:	f3bf 8f6f 	isb	sy
 80131bc:	f3bf 8f4f 	dsb	sy
 80131c0:	b662      	cpsie	i
 80131c2:	613b      	str	r3, [r7, #16]
}
 80131c4:	bf00      	nop
 80131c6:	bf00      	nop
 80131c8:	e7fd      	b.n	80131c6 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80131ca:	68bb      	ldr	r3, [r7, #8]
 80131cc:	2b00      	cmp	r3, #0
 80131ce:	d102      	bne.n	80131d6 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80131d0:	2300      	movs	r3, #0
 80131d2:	61fb      	str	r3, [r7, #28]
 80131d4:	e004      	b.n	80131e0 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	68ba      	ldr	r2, [r7, #8]
 80131da:	fb02 f303 	mul.w	r3, r2, r3
 80131de:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80131e0:	69fb      	ldr	r3, [r7, #28]
 80131e2:	3348      	adds	r3, #72	@ 0x48
 80131e4:	4618      	mov	r0, r3
 80131e6:	f002 fb6f 	bl	80158c8 <pvPortMalloc>
 80131ea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80131ec:	69bb      	ldr	r3, [r7, #24]
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d011      	beq.n	8013216 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80131f2:	69bb      	ldr	r3, [r7, #24]
 80131f4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80131f6:	697b      	ldr	r3, [r7, #20]
 80131f8:	3348      	adds	r3, #72	@ 0x48
 80131fa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80131fc:	69bb      	ldr	r3, [r7, #24]
 80131fe:	2200      	movs	r2, #0
 8013200:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013204:	79fa      	ldrb	r2, [r7, #7]
 8013206:	69bb      	ldr	r3, [r7, #24]
 8013208:	9300      	str	r3, [sp, #0]
 801320a:	4613      	mov	r3, r2
 801320c:	697a      	ldr	r2, [r7, #20]
 801320e:	68b9      	ldr	r1, [r7, #8]
 8013210:	68f8      	ldr	r0, [r7, #12]
 8013212:	f000 f805 	bl	8013220 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013216:	69bb      	ldr	r3, [r7, #24]
	}
 8013218:	4618      	mov	r0, r3
 801321a:	3720      	adds	r7, #32
 801321c:	46bd      	mov	sp, r7
 801321e:	bd80      	pop	{r7, pc}

08013220 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8013220:	b580      	push	{r7, lr}
 8013222:	b084      	sub	sp, #16
 8013224:	af00      	add	r7, sp, #0
 8013226:	60f8      	str	r0, [r7, #12]
 8013228:	60b9      	str	r1, [r7, #8]
 801322a:	607a      	str	r2, [r7, #4]
 801322c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801322e:	68bb      	ldr	r3, [r7, #8]
 8013230:	2b00      	cmp	r3, #0
 8013232:	d103      	bne.n	801323c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8013234:	69bb      	ldr	r3, [r7, #24]
 8013236:	69ba      	ldr	r2, [r7, #24]
 8013238:	601a      	str	r2, [r3, #0]
 801323a:	e002      	b.n	8013242 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801323c:	69bb      	ldr	r3, [r7, #24]
 801323e:	687a      	ldr	r2, [r7, #4]
 8013240:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8013242:	69bb      	ldr	r3, [r7, #24]
 8013244:	68fa      	ldr	r2, [r7, #12]
 8013246:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8013248:	69bb      	ldr	r3, [r7, #24]
 801324a:	68ba      	ldr	r2, [r7, #8]
 801324c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801324e:	2101      	movs	r1, #1
 8013250:	69b8      	ldr	r0, [r7, #24]
 8013252:	f7ff feaf 	bl	8012fb4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8013256:	bf00      	nop
 8013258:	3710      	adds	r7, #16
 801325a:	46bd      	mov	sp, r7
 801325c:	bd80      	pop	{r7, pc}

0801325e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 801325e:	b580      	push	{r7, lr}
 8013260:	b082      	sub	sp, #8
 8013262:	af00      	add	r7, sp, #0
 8013264:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	2b00      	cmp	r3, #0
 801326a:	d00e      	beq.n	801328a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	2200      	movs	r2, #0
 8013270:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	2200      	movs	r2, #0
 8013276:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	2200      	movs	r2, #0
 801327c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 801327e:	2300      	movs	r3, #0
 8013280:	2200      	movs	r2, #0
 8013282:	2100      	movs	r1, #0
 8013284:	6878      	ldr	r0, [r7, #4]
 8013286:	f000 f837 	bl	80132f8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 801328a:	bf00      	nop
 801328c:	3708      	adds	r7, #8
 801328e:	46bd      	mov	sp, r7
 8013290:	bd80      	pop	{r7, pc}

08013292 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8013292:	b580      	push	{r7, lr}
 8013294:	b086      	sub	sp, #24
 8013296:	af00      	add	r7, sp, #0
 8013298:	4603      	mov	r3, r0
 801329a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 801329c:	2301      	movs	r3, #1
 801329e:	617b      	str	r3, [r7, #20]
 80132a0:	2300      	movs	r3, #0
 80132a2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80132a4:	79fb      	ldrb	r3, [r7, #7]
 80132a6:	461a      	mov	r2, r3
 80132a8:	6939      	ldr	r1, [r7, #16]
 80132aa:	6978      	ldr	r0, [r7, #20]
 80132ac:	f7ff ff75 	bl	801319a <xQueueGenericCreate>
 80132b0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80132b2:	68f8      	ldr	r0, [r7, #12]
 80132b4:	f7ff ffd3 	bl	801325e <prvInitialiseMutex>

		return xNewQueue;
 80132b8:	68fb      	ldr	r3, [r7, #12]
	}
 80132ba:	4618      	mov	r0, r3
 80132bc:	3718      	adds	r7, #24
 80132be:	46bd      	mov	sp, r7
 80132c0:	bd80      	pop	{r7, pc}

080132c2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80132c2:	b580      	push	{r7, lr}
 80132c4:	b088      	sub	sp, #32
 80132c6:	af02      	add	r7, sp, #8
 80132c8:	4603      	mov	r3, r0
 80132ca:	6039      	str	r1, [r7, #0]
 80132cc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80132ce:	2301      	movs	r3, #1
 80132d0:	617b      	str	r3, [r7, #20]
 80132d2:	2300      	movs	r3, #0
 80132d4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80132d6:	79fb      	ldrb	r3, [r7, #7]
 80132d8:	9300      	str	r3, [sp, #0]
 80132da:	683b      	ldr	r3, [r7, #0]
 80132dc:	2200      	movs	r2, #0
 80132de:	6939      	ldr	r1, [r7, #16]
 80132e0:	6978      	ldr	r0, [r7, #20]
 80132e2:	f7ff fed3 	bl	801308c <xQueueGenericCreateStatic>
 80132e6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80132e8:	68f8      	ldr	r0, [r7, #12]
 80132ea:	f7ff ffb8 	bl	801325e <prvInitialiseMutex>

		return xNewQueue;
 80132ee:	68fb      	ldr	r3, [r7, #12]
	}
 80132f0:	4618      	mov	r0, r3
 80132f2:	3718      	adds	r7, #24
 80132f4:	46bd      	mov	sp, r7
 80132f6:	bd80      	pop	{r7, pc}

080132f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80132f8:	b580      	push	{r7, lr}
 80132fa:	b08e      	sub	sp, #56	@ 0x38
 80132fc:	af00      	add	r7, sp, #0
 80132fe:	60f8      	str	r0, [r7, #12]
 8013300:	60b9      	str	r1, [r7, #8]
 8013302:	607a      	str	r2, [r7, #4]
 8013304:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8013306:	2300      	movs	r3, #0
 8013308:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801330a:	68fb      	ldr	r3, [r7, #12]
 801330c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801330e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013310:	2b00      	cmp	r3, #0
 8013312:	d10d      	bne.n	8013330 <xQueueGenericSend+0x38>
	__asm volatile
 8013314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013318:	b672      	cpsid	i
 801331a:	f383 8811 	msr	BASEPRI, r3
 801331e:	f3bf 8f6f 	isb	sy
 8013322:	f3bf 8f4f 	dsb	sy
 8013326:	b662      	cpsie	i
 8013328:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801332a:	bf00      	nop
 801332c:	bf00      	nop
 801332e:	e7fd      	b.n	801332c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013330:	68bb      	ldr	r3, [r7, #8]
 8013332:	2b00      	cmp	r3, #0
 8013334:	d103      	bne.n	801333e <xQueueGenericSend+0x46>
 8013336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801333a:	2b00      	cmp	r3, #0
 801333c:	d101      	bne.n	8013342 <xQueueGenericSend+0x4a>
 801333e:	2301      	movs	r3, #1
 8013340:	e000      	b.n	8013344 <xQueueGenericSend+0x4c>
 8013342:	2300      	movs	r3, #0
 8013344:	2b00      	cmp	r3, #0
 8013346:	d10d      	bne.n	8013364 <xQueueGenericSend+0x6c>
	__asm volatile
 8013348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801334c:	b672      	cpsid	i
 801334e:	f383 8811 	msr	BASEPRI, r3
 8013352:	f3bf 8f6f 	isb	sy
 8013356:	f3bf 8f4f 	dsb	sy
 801335a:	b662      	cpsie	i
 801335c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801335e:	bf00      	nop
 8013360:	bf00      	nop
 8013362:	e7fd      	b.n	8013360 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013364:	683b      	ldr	r3, [r7, #0]
 8013366:	2b02      	cmp	r3, #2
 8013368:	d103      	bne.n	8013372 <xQueueGenericSend+0x7a>
 801336a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801336c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801336e:	2b01      	cmp	r3, #1
 8013370:	d101      	bne.n	8013376 <xQueueGenericSend+0x7e>
 8013372:	2301      	movs	r3, #1
 8013374:	e000      	b.n	8013378 <xQueueGenericSend+0x80>
 8013376:	2300      	movs	r3, #0
 8013378:	2b00      	cmp	r3, #0
 801337a:	d10d      	bne.n	8013398 <xQueueGenericSend+0xa0>
	__asm volatile
 801337c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013380:	b672      	cpsid	i
 8013382:	f383 8811 	msr	BASEPRI, r3
 8013386:	f3bf 8f6f 	isb	sy
 801338a:	f3bf 8f4f 	dsb	sy
 801338e:	b662      	cpsie	i
 8013390:	623b      	str	r3, [r7, #32]
}
 8013392:	bf00      	nop
 8013394:	bf00      	nop
 8013396:	e7fd      	b.n	8013394 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013398:	f001 fe18 	bl	8014fcc <xTaskGetSchedulerState>
 801339c:	4603      	mov	r3, r0
 801339e:	2b00      	cmp	r3, #0
 80133a0:	d102      	bne.n	80133a8 <xQueueGenericSend+0xb0>
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d101      	bne.n	80133ac <xQueueGenericSend+0xb4>
 80133a8:	2301      	movs	r3, #1
 80133aa:	e000      	b.n	80133ae <xQueueGenericSend+0xb6>
 80133ac:	2300      	movs	r3, #0
 80133ae:	2b00      	cmp	r3, #0
 80133b0:	d10d      	bne.n	80133ce <xQueueGenericSend+0xd6>
	__asm volatile
 80133b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133b6:	b672      	cpsid	i
 80133b8:	f383 8811 	msr	BASEPRI, r3
 80133bc:	f3bf 8f6f 	isb	sy
 80133c0:	f3bf 8f4f 	dsb	sy
 80133c4:	b662      	cpsie	i
 80133c6:	61fb      	str	r3, [r7, #28]
}
 80133c8:	bf00      	nop
 80133ca:	bf00      	nop
 80133cc:	e7fd      	b.n	80133ca <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80133ce:	f002 f94d 	bl	801566c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80133d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80133d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80133da:	429a      	cmp	r2, r3
 80133dc:	d302      	bcc.n	80133e4 <xQueueGenericSend+0xec>
 80133de:	683b      	ldr	r3, [r7, #0]
 80133e0:	2b02      	cmp	r3, #2
 80133e2:	d129      	bne.n	8013438 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80133e4:	683a      	ldr	r2, [r7, #0]
 80133e6:	68b9      	ldr	r1, [r7, #8]
 80133e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80133ea:	f000 fc91 	bl	8013d10 <prvCopyDataToQueue>
 80133ee:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80133f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d010      	beq.n	801341a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80133f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133fa:	3324      	adds	r3, #36	@ 0x24
 80133fc:	4618      	mov	r0, r3
 80133fe:	f001 fc15 	bl	8014c2c <xTaskRemoveFromEventList>
 8013402:	4603      	mov	r3, r0
 8013404:	2b00      	cmp	r3, #0
 8013406:	d013      	beq.n	8013430 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8013408:	4b3f      	ldr	r3, [pc, #252]	@ (8013508 <xQueueGenericSend+0x210>)
 801340a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801340e:	601a      	str	r2, [r3, #0]
 8013410:	f3bf 8f4f 	dsb	sy
 8013414:	f3bf 8f6f 	isb	sy
 8013418:	e00a      	b.n	8013430 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801341a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801341c:	2b00      	cmp	r3, #0
 801341e:	d007      	beq.n	8013430 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8013420:	4b39      	ldr	r3, [pc, #228]	@ (8013508 <xQueueGenericSend+0x210>)
 8013422:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013426:	601a      	str	r2, [r3, #0]
 8013428:	f3bf 8f4f 	dsb	sy
 801342c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8013430:	f002 f952 	bl	80156d8 <vPortExitCritical>
				return pdPASS;
 8013434:	2301      	movs	r3, #1
 8013436:	e063      	b.n	8013500 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	2b00      	cmp	r3, #0
 801343c:	d103      	bne.n	8013446 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801343e:	f002 f94b 	bl	80156d8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8013442:	2300      	movs	r3, #0
 8013444:	e05c      	b.n	8013500 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013448:	2b00      	cmp	r3, #0
 801344a:	d106      	bne.n	801345a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801344c:	f107 0314 	add.w	r3, r7, #20
 8013450:	4618      	mov	r0, r3
 8013452:	f001 fc51 	bl	8014cf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013456:	2301      	movs	r3, #1
 8013458:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801345a:	f002 f93d 	bl	80156d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801345e:	f001 f9a7 	bl	80147b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013462:	f002 f903 	bl	801566c <vPortEnterCritical>
 8013466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013468:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801346c:	b25b      	sxtb	r3, r3
 801346e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013472:	d103      	bne.n	801347c <xQueueGenericSend+0x184>
 8013474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013476:	2200      	movs	r2, #0
 8013478:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801347c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801347e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013482:	b25b      	sxtb	r3, r3
 8013484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013488:	d103      	bne.n	8013492 <xQueueGenericSend+0x19a>
 801348a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801348c:	2200      	movs	r2, #0
 801348e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013492:	f002 f921 	bl	80156d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013496:	1d3a      	adds	r2, r7, #4
 8013498:	f107 0314 	add.w	r3, r7, #20
 801349c:	4611      	mov	r1, r2
 801349e:	4618      	mov	r0, r3
 80134a0:	f001 fc40 	bl	8014d24 <xTaskCheckForTimeOut>
 80134a4:	4603      	mov	r3, r0
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d124      	bne.n	80134f4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80134aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80134ac:	f000 fd28 	bl	8013f00 <prvIsQueueFull>
 80134b0:	4603      	mov	r3, r0
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d018      	beq.n	80134e8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80134b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134b8:	3310      	adds	r3, #16
 80134ba:	687a      	ldr	r2, [r7, #4]
 80134bc:	4611      	mov	r1, r2
 80134be:	4618      	mov	r0, r3
 80134c0:	f001 fb8c 	bl	8014bdc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80134c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80134c6:	f000 fcb3 	bl	8013e30 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80134ca:	f001 f97f 	bl	80147cc <xTaskResumeAll>
 80134ce:	4603      	mov	r3, r0
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	f47f af7c 	bne.w	80133ce <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80134d6:	4b0c      	ldr	r3, [pc, #48]	@ (8013508 <xQueueGenericSend+0x210>)
 80134d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80134dc:	601a      	str	r2, [r3, #0]
 80134de:	f3bf 8f4f 	dsb	sy
 80134e2:	f3bf 8f6f 	isb	sy
 80134e6:	e772      	b.n	80133ce <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80134e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80134ea:	f000 fca1 	bl	8013e30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80134ee:	f001 f96d 	bl	80147cc <xTaskResumeAll>
 80134f2:	e76c      	b.n	80133ce <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80134f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80134f6:	f000 fc9b 	bl	8013e30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80134fa:	f001 f967 	bl	80147cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80134fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8013500:	4618      	mov	r0, r3
 8013502:	3738      	adds	r7, #56	@ 0x38
 8013504:	46bd      	mov	sp, r7
 8013506:	bd80      	pop	{r7, pc}
 8013508:	e000ed04 	.word	0xe000ed04

0801350c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801350c:	b580      	push	{r7, lr}
 801350e:	b08e      	sub	sp, #56	@ 0x38
 8013510:	af00      	add	r7, sp, #0
 8013512:	60f8      	str	r0, [r7, #12]
 8013514:	60b9      	str	r1, [r7, #8]
 8013516:	607a      	str	r2, [r7, #4]
 8013518:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801351a:	68fb      	ldr	r3, [r7, #12]
 801351c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801351e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013520:	2b00      	cmp	r3, #0
 8013522:	d10d      	bne.n	8013540 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8013524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013528:	b672      	cpsid	i
 801352a:	f383 8811 	msr	BASEPRI, r3
 801352e:	f3bf 8f6f 	isb	sy
 8013532:	f3bf 8f4f 	dsb	sy
 8013536:	b662      	cpsie	i
 8013538:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801353a:	bf00      	nop
 801353c:	bf00      	nop
 801353e:	e7fd      	b.n	801353c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013540:	68bb      	ldr	r3, [r7, #8]
 8013542:	2b00      	cmp	r3, #0
 8013544:	d103      	bne.n	801354e <xQueueGenericSendFromISR+0x42>
 8013546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801354a:	2b00      	cmp	r3, #0
 801354c:	d101      	bne.n	8013552 <xQueueGenericSendFromISR+0x46>
 801354e:	2301      	movs	r3, #1
 8013550:	e000      	b.n	8013554 <xQueueGenericSendFromISR+0x48>
 8013552:	2300      	movs	r3, #0
 8013554:	2b00      	cmp	r3, #0
 8013556:	d10d      	bne.n	8013574 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8013558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801355c:	b672      	cpsid	i
 801355e:	f383 8811 	msr	BASEPRI, r3
 8013562:	f3bf 8f6f 	isb	sy
 8013566:	f3bf 8f4f 	dsb	sy
 801356a:	b662      	cpsie	i
 801356c:	623b      	str	r3, [r7, #32]
}
 801356e:	bf00      	nop
 8013570:	bf00      	nop
 8013572:	e7fd      	b.n	8013570 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013574:	683b      	ldr	r3, [r7, #0]
 8013576:	2b02      	cmp	r3, #2
 8013578:	d103      	bne.n	8013582 <xQueueGenericSendFromISR+0x76>
 801357a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801357c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801357e:	2b01      	cmp	r3, #1
 8013580:	d101      	bne.n	8013586 <xQueueGenericSendFromISR+0x7a>
 8013582:	2301      	movs	r3, #1
 8013584:	e000      	b.n	8013588 <xQueueGenericSendFromISR+0x7c>
 8013586:	2300      	movs	r3, #0
 8013588:	2b00      	cmp	r3, #0
 801358a:	d10d      	bne.n	80135a8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 801358c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013590:	b672      	cpsid	i
 8013592:	f383 8811 	msr	BASEPRI, r3
 8013596:	f3bf 8f6f 	isb	sy
 801359a:	f3bf 8f4f 	dsb	sy
 801359e:	b662      	cpsie	i
 80135a0:	61fb      	str	r3, [r7, #28]
}
 80135a2:	bf00      	nop
 80135a4:	bf00      	nop
 80135a6:	e7fd      	b.n	80135a4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80135a8:	f002 f948 	bl	801583c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80135ac:	f3ef 8211 	mrs	r2, BASEPRI
 80135b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135b4:	b672      	cpsid	i
 80135b6:	f383 8811 	msr	BASEPRI, r3
 80135ba:	f3bf 8f6f 	isb	sy
 80135be:	f3bf 8f4f 	dsb	sy
 80135c2:	b662      	cpsie	i
 80135c4:	61ba      	str	r2, [r7, #24]
 80135c6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80135c8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80135ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80135cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80135d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80135d4:	429a      	cmp	r2, r3
 80135d6:	d302      	bcc.n	80135de <xQueueGenericSendFromISR+0xd2>
 80135d8:	683b      	ldr	r3, [r7, #0]
 80135da:	2b02      	cmp	r3, #2
 80135dc:	d12c      	bne.n	8013638 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80135de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80135e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80135e8:	683a      	ldr	r2, [r7, #0]
 80135ea:	68b9      	ldr	r1, [r7, #8]
 80135ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80135ee:	f000 fb8f 	bl	8013d10 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80135f2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80135f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80135fa:	d112      	bne.n	8013622 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80135fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013600:	2b00      	cmp	r3, #0
 8013602:	d016      	beq.n	8013632 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013606:	3324      	adds	r3, #36	@ 0x24
 8013608:	4618      	mov	r0, r3
 801360a:	f001 fb0f 	bl	8014c2c <xTaskRemoveFromEventList>
 801360e:	4603      	mov	r3, r0
 8013610:	2b00      	cmp	r3, #0
 8013612:	d00e      	beq.n	8013632 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	2b00      	cmp	r3, #0
 8013618:	d00b      	beq.n	8013632 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	2201      	movs	r2, #1
 801361e:	601a      	str	r2, [r3, #0]
 8013620:	e007      	b.n	8013632 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013622:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013626:	3301      	adds	r3, #1
 8013628:	b2db      	uxtb	r3, r3
 801362a:	b25a      	sxtb	r2, r3
 801362c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801362e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8013632:	2301      	movs	r3, #1
 8013634:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8013636:	e001      	b.n	801363c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013638:	2300      	movs	r3, #0
 801363a:	637b      	str	r3, [r7, #52]	@ 0x34
 801363c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801363e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013640:	693b      	ldr	r3, [r7, #16]
 8013642:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8013646:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801364a:	4618      	mov	r0, r3
 801364c:	3738      	adds	r7, #56	@ 0x38
 801364e:	46bd      	mov	sp, r7
 8013650:	bd80      	pop	{r7, pc}

08013652 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013652:	b580      	push	{r7, lr}
 8013654:	b08e      	sub	sp, #56	@ 0x38
 8013656:	af00      	add	r7, sp, #0
 8013658:	6078      	str	r0, [r7, #4]
 801365a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8013660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013662:	2b00      	cmp	r3, #0
 8013664:	d10d      	bne.n	8013682 <xQueueGiveFromISR+0x30>
	__asm volatile
 8013666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801366a:	b672      	cpsid	i
 801366c:	f383 8811 	msr	BASEPRI, r3
 8013670:	f3bf 8f6f 	isb	sy
 8013674:	f3bf 8f4f 	dsb	sy
 8013678:	b662      	cpsie	i
 801367a:	623b      	str	r3, [r7, #32]
}
 801367c:	bf00      	nop
 801367e:	bf00      	nop
 8013680:	e7fd      	b.n	801367e <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013686:	2b00      	cmp	r3, #0
 8013688:	d00d      	beq.n	80136a6 <xQueueGiveFromISR+0x54>
	__asm volatile
 801368a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801368e:	b672      	cpsid	i
 8013690:	f383 8811 	msr	BASEPRI, r3
 8013694:	f3bf 8f6f 	isb	sy
 8013698:	f3bf 8f4f 	dsb	sy
 801369c:	b662      	cpsie	i
 801369e:	61fb      	str	r3, [r7, #28]
}
 80136a0:	bf00      	nop
 80136a2:	bf00      	nop
 80136a4:	e7fd      	b.n	80136a2 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80136a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136a8:	681b      	ldr	r3, [r3, #0]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d103      	bne.n	80136b6 <xQueueGiveFromISR+0x64>
 80136ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136b0:	689b      	ldr	r3, [r3, #8]
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d101      	bne.n	80136ba <xQueueGiveFromISR+0x68>
 80136b6:	2301      	movs	r3, #1
 80136b8:	e000      	b.n	80136bc <xQueueGiveFromISR+0x6a>
 80136ba:	2300      	movs	r3, #0
 80136bc:	2b00      	cmp	r3, #0
 80136be:	d10d      	bne.n	80136dc <xQueueGiveFromISR+0x8a>
	__asm volatile
 80136c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136c4:	b672      	cpsid	i
 80136c6:	f383 8811 	msr	BASEPRI, r3
 80136ca:	f3bf 8f6f 	isb	sy
 80136ce:	f3bf 8f4f 	dsb	sy
 80136d2:	b662      	cpsie	i
 80136d4:	61bb      	str	r3, [r7, #24]
}
 80136d6:	bf00      	nop
 80136d8:	bf00      	nop
 80136da:	e7fd      	b.n	80136d8 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80136dc:	f002 f8ae 	bl	801583c <vPortValidateInterruptPriority>
	__asm volatile
 80136e0:	f3ef 8211 	mrs	r2, BASEPRI
 80136e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136e8:	b672      	cpsid	i
 80136ea:	f383 8811 	msr	BASEPRI, r3
 80136ee:	f3bf 8f6f 	isb	sy
 80136f2:	f3bf 8f4f 	dsb	sy
 80136f6:	b662      	cpsie	i
 80136f8:	617a      	str	r2, [r7, #20]
 80136fa:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80136fc:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80136fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013704:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8013706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801370a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801370c:	429a      	cmp	r2, r3
 801370e:	d22b      	bcs.n	8013768 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013712:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013716:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801371a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801371c:	1c5a      	adds	r2, r3, #1
 801371e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013720:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013722:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013726:	f1b3 3fff 	cmp.w	r3, #4294967295
 801372a:	d112      	bne.n	8013752 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801372c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801372e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013730:	2b00      	cmp	r3, #0
 8013732:	d016      	beq.n	8013762 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013736:	3324      	adds	r3, #36	@ 0x24
 8013738:	4618      	mov	r0, r3
 801373a:	f001 fa77 	bl	8014c2c <xTaskRemoveFromEventList>
 801373e:	4603      	mov	r3, r0
 8013740:	2b00      	cmp	r3, #0
 8013742:	d00e      	beq.n	8013762 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013744:	683b      	ldr	r3, [r7, #0]
 8013746:	2b00      	cmp	r3, #0
 8013748:	d00b      	beq.n	8013762 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801374a:	683b      	ldr	r3, [r7, #0]
 801374c:	2201      	movs	r2, #1
 801374e:	601a      	str	r2, [r3, #0]
 8013750:	e007      	b.n	8013762 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013752:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013756:	3301      	adds	r3, #1
 8013758:	b2db      	uxtb	r3, r3
 801375a:	b25a      	sxtb	r2, r3
 801375c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801375e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8013762:	2301      	movs	r3, #1
 8013764:	637b      	str	r3, [r7, #52]	@ 0x34
 8013766:	e001      	b.n	801376c <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013768:	2300      	movs	r3, #0
 801376a:	637b      	str	r3, [r7, #52]	@ 0x34
 801376c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801376e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	f383 8811 	msr	BASEPRI, r3
}
 8013776:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801377a:	4618      	mov	r0, r3
 801377c:	3738      	adds	r7, #56	@ 0x38
 801377e:	46bd      	mov	sp, r7
 8013780:	bd80      	pop	{r7, pc}
	...

08013784 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013784:	b580      	push	{r7, lr}
 8013786:	b08c      	sub	sp, #48	@ 0x30
 8013788:	af00      	add	r7, sp, #0
 801378a:	60f8      	str	r0, [r7, #12]
 801378c:	60b9      	str	r1, [r7, #8]
 801378e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8013790:	2300      	movs	r3, #0
 8013792:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801379a:	2b00      	cmp	r3, #0
 801379c:	d10d      	bne.n	80137ba <xQueueReceive+0x36>
	__asm volatile
 801379e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137a2:	b672      	cpsid	i
 80137a4:	f383 8811 	msr	BASEPRI, r3
 80137a8:	f3bf 8f6f 	isb	sy
 80137ac:	f3bf 8f4f 	dsb	sy
 80137b0:	b662      	cpsie	i
 80137b2:	623b      	str	r3, [r7, #32]
}
 80137b4:	bf00      	nop
 80137b6:	bf00      	nop
 80137b8:	e7fd      	b.n	80137b6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80137ba:	68bb      	ldr	r3, [r7, #8]
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d103      	bne.n	80137c8 <xQueueReceive+0x44>
 80137c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d101      	bne.n	80137cc <xQueueReceive+0x48>
 80137c8:	2301      	movs	r3, #1
 80137ca:	e000      	b.n	80137ce <xQueueReceive+0x4a>
 80137cc:	2300      	movs	r3, #0
 80137ce:	2b00      	cmp	r3, #0
 80137d0:	d10d      	bne.n	80137ee <xQueueReceive+0x6a>
	__asm volatile
 80137d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137d6:	b672      	cpsid	i
 80137d8:	f383 8811 	msr	BASEPRI, r3
 80137dc:	f3bf 8f6f 	isb	sy
 80137e0:	f3bf 8f4f 	dsb	sy
 80137e4:	b662      	cpsie	i
 80137e6:	61fb      	str	r3, [r7, #28]
}
 80137e8:	bf00      	nop
 80137ea:	bf00      	nop
 80137ec:	e7fd      	b.n	80137ea <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80137ee:	f001 fbed 	bl	8014fcc <xTaskGetSchedulerState>
 80137f2:	4603      	mov	r3, r0
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d102      	bne.n	80137fe <xQueueReceive+0x7a>
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	2b00      	cmp	r3, #0
 80137fc:	d101      	bne.n	8013802 <xQueueReceive+0x7e>
 80137fe:	2301      	movs	r3, #1
 8013800:	e000      	b.n	8013804 <xQueueReceive+0x80>
 8013802:	2300      	movs	r3, #0
 8013804:	2b00      	cmp	r3, #0
 8013806:	d10d      	bne.n	8013824 <xQueueReceive+0xa0>
	__asm volatile
 8013808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801380c:	b672      	cpsid	i
 801380e:	f383 8811 	msr	BASEPRI, r3
 8013812:	f3bf 8f6f 	isb	sy
 8013816:	f3bf 8f4f 	dsb	sy
 801381a:	b662      	cpsie	i
 801381c:	61bb      	str	r3, [r7, #24]
}
 801381e:	bf00      	nop
 8013820:	bf00      	nop
 8013822:	e7fd      	b.n	8013820 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013824:	f001 ff22 	bl	801566c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801382a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801382c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801382e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013830:	2b00      	cmp	r3, #0
 8013832:	d01f      	beq.n	8013874 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013834:	68b9      	ldr	r1, [r7, #8]
 8013836:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013838:	f000 fad4 	bl	8013de4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801383c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801383e:	1e5a      	subs	r2, r3, #1
 8013840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013842:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013846:	691b      	ldr	r3, [r3, #16]
 8013848:	2b00      	cmp	r3, #0
 801384a:	d00f      	beq.n	801386c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801384c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801384e:	3310      	adds	r3, #16
 8013850:	4618      	mov	r0, r3
 8013852:	f001 f9eb 	bl	8014c2c <xTaskRemoveFromEventList>
 8013856:	4603      	mov	r3, r0
 8013858:	2b00      	cmp	r3, #0
 801385a:	d007      	beq.n	801386c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801385c:	4b3c      	ldr	r3, [pc, #240]	@ (8013950 <xQueueReceive+0x1cc>)
 801385e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013862:	601a      	str	r2, [r3, #0]
 8013864:	f3bf 8f4f 	dsb	sy
 8013868:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801386c:	f001 ff34 	bl	80156d8 <vPortExitCritical>
				return pdPASS;
 8013870:	2301      	movs	r3, #1
 8013872:	e069      	b.n	8013948 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	2b00      	cmp	r3, #0
 8013878:	d103      	bne.n	8013882 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801387a:	f001 ff2d 	bl	80156d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801387e:	2300      	movs	r3, #0
 8013880:	e062      	b.n	8013948 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013884:	2b00      	cmp	r3, #0
 8013886:	d106      	bne.n	8013896 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013888:	f107 0310 	add.w	r3, r7, #16
 801388c:	4618      	mov	r0, r3
 801388e:	f001 fa33 	bl	8014cf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013892:	2301      	movs	r3, #1
 8013894:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013896:	f001 ff1f 	bl	80156d8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801389a:	f000 ff89 	bl	80147b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801389e:	f001 fee5 	bl	801566c <vPortEnterCritical>
 80138a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80138a8:	b25b      	sxtb	r3, r3
 80138aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138ae:	d103      	bne.n	80138b8 <xQueueReceive+0x134>
 80138b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138b2:	2200      	movs	r2, #0
 80138b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80138b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80138be:	b25b      	sxtb	r3, r3
 80138c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138c4:	d103      	bne.n	80138ce <xQueueReceive+0x14a>
 80138c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138c8:	2200      	movs	r2, #0
 80138ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80138ce:	f001 ff03 	bl	80156d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80138d2:	1d3a      	adds	r2, r7, #4
 80138d4:	f107 0310 	add.w	r3, r7, #16
 80138d8:	4611      	mov	r1, r2
 80138da:	4618      	mov	r0, r3
 80138dc:	f001 fa22 	bl	8014d24 <xTaskCheckForTimeOut>
 80138e0:	4603      	mov	r3, r0
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	d123      	bne.n	801392e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80138e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80138e8:	f000 faf4 	bl	8013ed4 <prvIsQueueEmpty>
 80138ec:	4603      	mov	r3, r0
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d017      	beq.n	8013922 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80138f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138f4:	3324      	adds	r3, #36	@ 0x24
 80138f6:	687a      	ldr	r2, [r7, #4]
 80138f8:	4611      	mov	r1, r2
 80138fa:	4618      	mov	r0, r3
 80138fc:	f001 f96e 	bl	8014bdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013900:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013902:	f000 fa95 	bl	8013e30 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013906:	f000 ff61 	bl	80147cc <xTaskResumeAll>
 801390a:	4603      	mov	r3, r0
 801390c:	2b00      	cmp	r3, #0
 801390e:	d189      	bne.n	8013824 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8013910:	4b0f      	ldr	r3, [pc, #60]	@ (8013950 <xQueueReceive+0x1cc>)
 8013912:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013916:	601a      	str	r2, [r3, #0]
 8013918:	f3bf 8f4f 	dsb	sy
 801391c:	f3bf 8f6f 	isb	sy
 8013920:	e780      	b.n	8013824 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8013922:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013924:	f000 fa84 	bl	8013e30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013928:	f000 ff50 	bl	80147cc <xTaskResumeAll>
 801392c:	e77a      	b.n	8013824 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801392e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013930:	f000 fa7e 	bl	8013e30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013934:	f000 ff4a 	bl	80147cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013938:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801393a:	f000 facb 	bl	8013ed4 <prvIsQueueEmpty>
 801393e:	4603      	mov	r3, r0
 8013940:	2b00      	cmp	r3, #0
 8013942:	f43f af6f 	beq.w	8013824 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013946:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013948:	4618      	mov	r0, r3
 801394a:	3730      	adds	r7, #48	@ 0x30
 801394c:	46bd      	mov	sp, r7
 801394e:	bd80      	pop	{r7, pc}
 8013950:	e000ed04 	.word	0xe000ed04

08013954 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8013954:	b580      	push	{r7, lr}
 8013956:	b08e      	sub	sp, #56	@ 0x38
 8013958:	af00      	add	r7, sp, #0
 801395a:	6078      	str	r0, [r7, #4]
 801395c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801395e:	2300      	movs	r3, #0
 8013960:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8013966:	2300      	movs	r3, #0
 8013968:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801396a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801396c:	2b00      	cmp	r3, #0
 801396e:	d10d      	bne.n	801398c <xQueueSemaphoreTake+0x38>
	__asm volatile
 8013970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013974:	b672      	cpsid	i
 8013976:	f383 8811 	msr	BASEPRI, r3
 801397a:	f3bf 8f6f 	isb	sy
 801397e:	f3bf 8f4f 	dsb	sy
 8013982:	b662      	cpsie	i
 8013984:	623b      	str	r3, [r7, #32]
}
 8013986:	bf00      	nop
 8013988:	bf00      	nop
 801398a:	e7fd      	b.n	8013988 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801398c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801398e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013990:	2b00      	cmp	r3, #0
 8013992:	d00d      	beq.n	80139b0 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8013994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013998:	b672      	cpsid	i
 801399a:	f383 8811 	msr	BASEPRI, r3
 801399e:	f3bf 8f6f 	isb	sy
 80139a2:	f3bf 8f4f 	dsb	sy
 80139a6:	b662      	cpsie	i
 80139a8:	61fb      	str	r3, [r7, #28]
}
 80139aa:	bf00      	nop
 80139ac:	bf00      	nop
 80139ae:	e7fd      	b.n	80139ac <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80139b0:	f001 fb0c 	bl	8014fcc <xTaskGetSchedulerState>
 80139b4:	4603      	mov	r3, r0
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	d102      	bne.n	80139c0 <xQueueSemaphoreTake+0x6c>
 80139ba:	683b      	ldr	r3, [r7, #0]
 80139bc:	2b00      	cmp	r3, #0
 80139be:	d101      	bne.n	80139c4 <xQueueSemaphoreTake+0x70>
 80139c0:	2301      	movs	r3, #1
 80139c2:	e000      	b.n	80139c6 <xQueueSemaphoreTake+0x72>
 80139c4:	2300      	movs	r3, #0
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	d10d      	bne.n	80139e6 <xQueueSemaphoreTake+0x92>
	__asm volatile
 80139ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139ce:	b672      	cpsid	i
 80139d0:	f383 8811 	msr	BASEPRI, r3
 80139d4:	f3bf 8f6f 	isb	sy
 80139d8:	f3bf 8f4f 	dsb	sy
 80139dc:	b662      	cpsie	i
 80139de:	61bb      	str	r3, [r7, #24]
}
 80139e0:	bf00      	nop
 80139e2:	bf00      	nop
 80139e4:	e7fd      	b.n	80139e2 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80139e6:	f001 fe41 	bl	801566c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80139ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80139ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80139ee:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80139f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	d024      	beq.n	8013a40 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80139f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139f8:	1e5a      	subs	r2, r3, #1
 80139fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80139fc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80139fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a00:	681b      	ldr	r3, [r3, #0]
 8013a02:	2b00      	cmp	r3, #0
 8013a04:	d104      	bne.n	8013a10 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8013a06:	f001 fcab 	bl	8015360 <pvTaskIncrementMutexHeldCount>
 8013a0a:	4602      	mov	r2, r0
 8013a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a0e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a12:	691b      	ldr	r3, [r3, #16]
 8013a14:	2b00      	cmp	r3, #0
 8013a16:	d00f      	beq.n	8013a38 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a1a:	3310      	adds	r3, #16
 8013a1c:	4618      	mov	r0, r3
 8013a1e:	f001 f905 	bl	8014c2c <xTaskRemoveFromEventList>
 8013a22:	4603      	mov	r3, r0
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d007      	beq.n	8013a38 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013a28:	4b55      	ldr	r3, [pc, #340]	@ (8013b80 <xQueueSemaphoreTake+0x22c>)
 8013a2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013a2e:	601a      	str	r2, [r3, #0]
 8013a30:	f3bf 8f4f 	dsb	sy
 8013a34:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013a38:	f001 fe4e 	bl	80156d8 <vPortExitCritical>
				return pdPASS;
 8013a3c:	2301      	movs	r3, #1
 8013a3e:	e09a      	b.n	8013b76 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013a40:	683b      	ldr	r3, [r7, #0]
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d114      	bne.n	8013a70 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8013a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	d00d      	beq.n	8013a68 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8013a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a50:	b672      	cpsid	i
 8013a52:	f383 8811 	msr	BASEPRI, r3
 8013a56:	f3bf 8f6f 	isb	sy
 8013a5a:	f3bf 8f4f 	dsb	sy
 8013a5e:	b662      	cpsie	i
 8013a60:	617b      	str	r3, [r7, #20]
}
 8013a62:	bf00      	nop
 8013a64:	bf00      	nop
 8013a66:	e7fd      	b.n	8013a64 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8013a68:	f001 fe36 	bl	80156d8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013a6c:	2300      	movs	r3, #0
 8013a6e:	e082      	b.n	8013b76 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d106      	bne.n	8013a84 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013a76:	f107 030c 	add.w	r3, r7, #12
 8013a7a:	4618      	mov	r0, r3
 8013a7c:	f001 f93c 	bl	8014cf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013a80:	2301      	movs	r3, #1
 8013a82:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013a84:	f001 fe28 	bl	80156d8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013a88:	f000 fe92 	bl	80147b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013a8c:	f001 fdee 	bl	801566c <vPortEnterCritical>
 8013a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a92:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013a96:	b25b      	sxtb	r3, r3
 8013a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a9c:	d103      	bne.n	8013aa6 <xQueueSemaphoreTake+0x152>
 8013a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013aa0:	2200      	movs	r2, #0
 8013aa2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013aa8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013aac:	b25b      	sxtb	r3, r3
 8013aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ab2:	d103      	bne.n	8013abc <xQueueSemaphoreTake+0x168>
 8013ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ab6:	2200      	movs	r2, #0
 8013ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013abc:	f001 fe0c 	bl	80156d8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013ac0:	463a      	mov	r2, r7
 8013ac2:	f107 030c 	add.w	r3, r7, #12
 8013ac6:	4611      	mov	r1, r2
 8013ac8:	4618      	mov	r0, r3
 8013aca:	f001 f92b 	bl	8014d24 <xTaskCheckForTimeOut>
 8013ace:	4603      	mov	r3, r0
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d132      	bne.n	8013b3a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013ad4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013ad6:	f000 f9fd 	bl	8013ed4 <prvIsQueueEmpty>
 8013ada:	4603      	mov	r3, r0
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	d026      	beq.n	8013b2e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d109      	bne.n	8013afc <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8013ae8:	f001 fdc0 	bl	801566c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013aee:	689b      	ldr	r3, [r3, #8]
 8013af0:	4618      	mov	r0, r3
 8013af2:	f001 fa89 	bl	8015008 <xTaskPriorityInherit>
 8013af6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8013af8:	f001 fdee 	bl	80156d8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013afe:	3324      	adds	r3, #36	@ 0x24
 8013b00:	683a      	ldr	r2, [r7, #0]
 8013b02:	4611      	mov	r1, r2
 8013b04:	4618      	mov	r0, r3
 8013b06:	f001 f869 	bl	8014bdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013b0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013b0c:	f000 f990 	bl	8013e30 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013b10:	f000 fe5c 	bl	80147cc <xTaskResumeAll>
 8013b14:	4603      	mov	r3, r0
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	f47f af65 	bne.w	80139e6 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8013b1c:	4b18      	ldr	r3, [pc, #96]	@ (8013b80 <xQueueSemaphoreTake+0x22c>)
 8013b1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013b22:	601a      	str	r2, [r3, #0]
 8013b24:	f3bf 8f4f 	dsb	sy
 8013b28:	f3bf 8f6f 	isb	sy
 8013b2c:	e75b      	b.n	80139e6 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8013b2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013b30:	f000 f97e 	bl	8013e30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013b34:	f000 fe4a 	bl	80147cc <xTaskResumeAll>
 8013b38:	e755      	b.n	80139e6 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8013b3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013b3c:	f000 f978 	bl	8013e30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013b40:	f000 fe44 	bl	80147cc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013b44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013b46:	f000 f9c5 	bl	8013ed4 <prvIsQueueEmpty>
 8013b4a:	4603      	mov	r3, r0
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	f43f af4a 	beq.w	80139e6 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8013b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d00d      	beq.n	8013b74 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8013b58:	f001 fd88 	bl	801566c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8013b5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013b5e:	f000 f8bf 	bl	8013ce0 <prvGetDisinheritPriorityAfterTimeout>
 8013b62:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8013b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b66:	689b      	ldr	r3, [r3, #8]
 8013b68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013b6a:	4618      	mov	r0, r3
 8013b6c:	f001 fb58 	bl	8015220 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8013b70:	f001 fdb2 	bl	80156d8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013b74:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013b76:	4618      	mov	r0, r3
 8013b78:	3738      	adds	r7, #56	@ 0x38
 8013b7a:	46bd      	mov	sp, r7
 8013b7c:	bd80      	pop	{r7, pc}
 8013b7e:	bf00      	nop
 8013b80:	e000ed04 	.word	0xe000ed04

08013b84 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013b84:	b580      	push	{r7, lr}
 8013b86:	b08e      	sub	sp, #56	@ 0x38
 8013b88:	af00      	add	r7, sp, #0
 8013b8a:	60f8      	str	r0, [r7, #12]
 8013b8c:	60b9      	str	r1, [r7, #8]
 8013b8e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013b90:	68fb      	ldr	r3, [r7, #12]
 8013b92:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8013b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	d10d      	bne.n	8013bb6 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8013b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b9e:	b672      	cpsid	i
 8013ba0:	f383 8811 	msr	BASEPRI, r3
 8013ba4:	f3bf 8f6f 	isb	sy
 8013ba8:	f3bf 8f4f 	dsb	sy
 8013bac:	b662      	cpsie	i
 8013bae:	623b      	str	r3, [r7, #32]
}
 8013bb0:	bf00      	nop
 8013bb2:	bf00      	nop
 8013bb4:	e7fd      	b.n	8013bb2 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013bb6:	68bb      	ldr	r3, [r7, #8]
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	d103      	bne.n	8013bc4 <xQueueReceiveFromISR+0x40>
 8013bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d101      	bne.n	8013bc8 <xQueueReceiveFromISR+0x44>
 8013bc4:	2301      	movs	r3, #1
 8013bc6:	e000      	b.n	8013bca <xQueueReceiveFromISR+0x46>
 8013bc8:	2300      	movs	r3, #0
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	d10d      	bne.n	8013bea <xQueueReceiveFromISR+0x66>
	__asm volatile
 8013bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bd2:	b672      	cpsid	i
 8013bd4:	f383 8811 	msr	BASEPRI, r3
 8013bd8:	f3bf 8f6f 	isb	sy
 8013bdc:	f3bf 8f4f 	dsb	sy
 8013be0:	b662      	cpsie	i
 8013be2:	61fb      	str	r3, [r7, #28]
}
 8013be4:	bf00      	nop
 8013be6:	bf00      	nop
 8013be8:	e7fd      	b.n	8013be6 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013bea:	f001 fe27 	bl	801583c <vPortValidateInterruptPriority>
	__asm volatile
 8013bee:	f3ef 8211 	mrs	r2, BASEPRI
 8013bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bf6:	b672      	cpsid	i
 8013bf8:	f383 8811 	msr	BASEPRI, r3
 8013bfc:	f3bf 8f6f 	isb	sy
 8013c00:	f3bf 8f4f 	dsb	sy
 8013c04:	b662      	cpsie	i
 8013c06:	61ba      	str	r2, [r7, #24]
 8013c08:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8013c0a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c12:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c16:	2b00      	cmp	r3, #0
 8013c18:	d02f      	beq.n	8013c7a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8013c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013c20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013c24:	68b9      	ldr	r1, [r7, #8]
 8013c26:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013c28:	f000 f8dc 	bl	8013de4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c2e:	1e5a      	subs	r2, r3, #1
 8013c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c32:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8013c34:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c3c:	d112      	bne.n	8013c64 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c40:	691b      	ldr	r3, [r3, #16]
 8013c42:	2b00      	cmp	r3, #0
 8013c44:	d016      	beq.n	8013c74 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c48:	3310      	adds	r3, #16
 8013c4a:	4618      	mov	r0, r3
 8013c4c:	f000 ffee 	bl	8014c2c <xTaskRemoveFromEventList>
 8013c50:	4603      	mov	r3, r0
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d00e      	beq.n	8013c74 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d00b      	beq.n	8013c74 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	2201      	movs	r2, #1
 8013c60:	601a      	str	r2, [r3, #0]
 8013c62:	e007      	b.n	8013c74 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8013c64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013c68:	3301      	adds	r3, #1
 8013c6a:	b2db      	uxtb	r3, r3
 8013c6c:	b25a      	sxtb	r2, r3
 8013c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8013c74:	2301      	movs	r3, #1
 8013c76:	637b      	str	r3, [r7, #52]	@ 0x34
 8013c78:	e001      	b.n	8013c7e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8013c7a:	2300      	movs	r3, #0
 8013c7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8013c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c80:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013c82:	693b      	ldr	r3, [r7, #16]
 8013c84:	f383 8811 	msr	BASEPRI, r3
}
 8013c88:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8013c8c:	4618      	mov	r0, r3
 8013c8e:	3738      	adds	r7, #56	@ 0x38
 8013c90:	46bd      	mov	sp, r7
 8013c92:	bd80      	pop	{r7, pc}

08013c94 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8013c94:	b580      	push	{r7, lr}
 8013c96:	b084      	sub	sp, #16
 8013c98:	af00      	add	r7, sp, #0
 8013c9a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013ca0:	68fb      	ldr	r3, [r7, #12]
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	d10d      	bne.n	8013cc2 <vQueueDelete+0x2e>
	__asm volatile
 8013ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013caa:	b672      	cpsid	i
 8013cac:	f383 8811 	msr	BASEPRI, r3
 8013cb0:	f3bf 8f6f 	isb	sy
 8013cb4:	f3bf 8f4f 	dsb	sy
 8013cb8:	b662      	cpsie	i
 8013cba:	60bb      	str	r3, [r7, #8]
}
 8013cbc:	bf00      	nop
 8013cbe:	bf00      	nop
 8013cc0:	e7fd      	b.n	8013cbe <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8013cc2:	68f8      	ldr	r0, [r7, #12]
 8013cc4:	f000 f934 	bl	8013f30 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8013cc8:	68fb      	ldr	r3, [r7, #12]
 8013cca:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d102      	bne.n	8013cd8 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 8013cd2:	68f8      	ldr	r0, [r7, #12]
 8013cd4:	f001 feca 	bl	8015a6c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8013cd8:	bf00      	nop
 8013cda:	3710      	adds	r7, #16
 8013cdc:	46bd      	mov	sp, r7
 8013cde:	bd80      	pop	{r7, pc}

08013ce0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8013ce0:	b480      	push	{r7}
 8013ce2:	b085      	sub	sp, #20
 8013ce4:	af00      	add	r7, sp, #0
 8013ce6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d006      	beq.n	8013cfe <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013cf4:	681b      	ldr	r3, [r3, #0]
 8013cf6:	f1c3 0307 	rsb	r3, r3, #7
 8013cfa:	60fb      	str	r3, [r7, #12]
 8013cfc:	e001      	b.n	8013d02 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8013cfe:	2300      	movs	r3, #0
 8013d00:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8013d02:	68fb      	ldr	r3, [r7, #12]
	}
 8013d04:	4618      	mov	r0, r3
 8013d06:	3714      	adds	r7, #20
 8013d08:	46bd      	mov	sp, r7
 8013d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d0e:	4770      	bx	lr

08013d10 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013d10:	b580      	push	{r7, lr}
 8013d12:	b086      	sub	sp, #24
 8013d14:	af00      	add	r7, sp, #0
 8013d16:	60f8      	str	r0, [r7, #12]
 8013d18:	60b9      	str	r1, [r7, #8]
 8013d1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013d1c:	2300      	movs	r3, #0
 8013d1e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013d20:	68fb      	ldr	r3, [r7, #12]
 8013d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d24:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d10d      	bne.n	8013d4a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d14d      	bne.n	8013dd2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013d36:	68fb      	ldr	r3, [r7, #12]
 8013d38:	689b      	ldr	r3, [r3, #8]
 8013d3a:	4618      	mov	r0, r3
 8013d3c:	f001 f9e4 	bl	8015108 <xTaskPriorityDisinherit>
 8013d40:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	2200      	movs	r2, #0
 8013d46:	609a      	str	r2, [r3, #8]
 8013d48:	e043      	b.n	8013dd2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d119      	bne.n	8013d84 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013d50:	68fb      	ldr	r3, [r7, #12]
 8013d52:	6858      	ldr	r0, [r3, #4]
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013d58:	461a      	mov	r2, r3
 8013d5a:	68b9      	ldr	r1, [r7, #8]
 8013d5c:	f002 fa9d 	bl	801629a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013d60:	68fb      	ldr	r3, [r7, #12]
 8013d62:	685a      	ldr	r2, [r3, #4]
 8013d64:	68fb      	ldr	r3, [r7, #12]
 8013d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013d68:	441a      	add	r2, r3
 8013d6a:	68fb      	ldr	r3, [r7, #12]
 8013d6c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013d6e:	68fb      	ldr	r3, [r7, #12]
 8013d70:	685a      	ldr	r2, [r3, #4]
 8013d72:	68fb      	ldr	r3, [r7, #12]
 8013d74:	689b      	ldr	r3, [r3, #8]
 8013d76:	429a      	cmp	r2, r3
 8013d78:	d32b      	bcc.n	8013dd2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013d7a:	68fb      	ldr	r3, [r7, #12]
 8013d7c:	681a      	ldr	r2, [r3, #0]
 8013d7e:	68fb      	ldr	r3, [r7, #12]
 8013d80:	605a      	str	r2, [r3, #4]
 8013d82:	e026      	b.n	8013dd2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013d84:	68fb      	ldr	r3, [r7, #12]
 8013d86:	68d8      	ldr	r0, [r3, #12]
 8013d88:	68fb      	ldr	r3, [r7, #12]
 8013d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013d8c:	461a      	mov	r2, r3
 8013d8e:	68b9      	ldr	r1, [r7, #8]
 8013d90:	f002 fa83 	bl	801629a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	68da      	ldr	r2, [r3, #12]
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013d9c:	425b      	negs	r3, r3
 8013d9e:	441a      	add	r2, r3
 8013da0:	68fb      	ldr	r3, [r7, #12]
 8013da2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013da4:	68fb      	ldr	r3, [r7, #12]
 8013da6:	68da      	ldr	r2, [r3, #12]
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	429a      	cmp	r2, r3
 8013dae:	d207      	bcs.n	8013dc0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	689a      	ldr	r2, [r3, #8]
 8013db4:	68fb      	ldr	r3, [r7, #12]
 8013db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013db8:	425b      	negs	r3, r3
 8013dba:	441a      	add	r2, r3
 8013dbc:	68fb      	ldr	r3, [r7, #12]
 8013dbe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	2b02      	cmp	r3, #2
 8013dc4:	d105      	bne.n	8013dd2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013dc6:	693b      	ldr	r3, [r7, #16]
 8013dc8:	2b00      	cmp	r3, #0
 8013dca:	d002      	beq.n	8013dd2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013dcc:	693b      	ldr	r3, [r7, #16]
 8013dce:	3b01      	subs	r3, #1
 8013dd0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013dd2:	693b      	ldr	r3, [r7, #16]
 8013dd4:	1c5a      	adds	r2, r3, #1
 8013dd6:	68fb      	ldr	r3, [r7, #12]
 8013dd8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8013dda:	697b      	ldr	r3, [r7, #20]
}
 8013ddc:	4618      	mov	r0, r3
 8013dde:	3718      	adds	r7, #24
 8013de0:	46bd      	mov	sp, r7
 8013de2:	bd80      	pop	{r7, pc}

08013de4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013de4:	b580      	push	{r7, lr}
 8013de6:	b082      	sub	sp, #8
 8013de8:	af00      	add	r7, sp, #0
 8013dea:	6078      	str	r0, [r7, #4]
 8013dec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d018      	beq.n	8013e28 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	68da      	ldr	r2, [r3, #12]
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013dfe:	441a      	add	r2, r3
 8013e00:	687b      	ldr	r3, [r7, #4]
 8013e02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013e04:	687b      	ldr	r3, [r7, #4]
 8013e06:	68da      	ldr	r2, [r3, #12]
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	689b      	ldr	r3, [r3, #8]
 8013e0c:	429a      	cmp	r2, r3
 8013e0e:	d303      	bcc.n	8013e18 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013e10:	687b      	ldr	r3, [r7, #4]
 8013e12:	681a      	ldr	r2, [r3, #0]
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	68d9      	ldr	r1, [r3, #12]
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013e20:	461a      	mov	r2, r3
 8013e22:	6838      	ldr	r0, [r7, #0]
 8013e24:	f002 fa39 	bl	801629a <memcpy>
	}
}
 8013e28:	bf00      	nop
 8013e2a:	3708      	adds	r7, #8
 8013e2c:	46bd      	mov	sp, r7
 8013e2e:	bd80      	pop	{r7, pc}

08013e30 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013e30:	b580      	push	{r7, lr}
 8013e32:	b084      	sub	sp, #16
 8013e34:	af00      	add	r7, sp, #0
 8013e36:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013e38:	f001 fc18 	bl	801566c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013e3c:	687b      	ldr	r3, [r7, #4]
 8013e3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013e42:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013e44:	e011      	b.n	8013e6a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d012      	beq.n	8013e74 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	3324      	adds	r3, #36	@ 0x24
 8013e52:	4618      	mov	r0, r3
 8013e54:	f000 feea 	bl	8014c2c <xTaskRemoveFromEventList>
 8013e58:	4603      	mov	r3, r0
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d001      	beq.n	8013e62 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013e5e:	f000 ffc9 	bl	8014df4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013e62:	7bfb      	ldrb	r3, [r7, #15]
 8013e64:	3b01      	subs	r3, #1
 8013e66:	b2db      	uxtb	r3, r3
 8013e68:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	dce9      	bgt.n	8013e46 <prvUnlockQueue+0x16>
 8013e72:	e000      	b.n	8013e76 <prvUnlockQueue+0x46>
					break;
 8013e74:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	22ff      	movs	r2, #255	@ 0xff
 8013e7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8013e7e:	f001 fc2b 	bl	80156d8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013e82:	f001 fbf3 	bl	801566c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013e8c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013e8e:	e011      	b.n	8013eb4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	691b      	ldr	r3, [r3, #16]
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d012      	beq.n	8013ebe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	3310      	adds	r3, #16
 8013e9c:	4618      	mov	r0, r3
 8013e9e:	f000 fec5 	bl	8014c2c <xTaskRemoveFromEventList>
 8013ea2:	4603      	mov	r3, r0
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d001      	beq.n	8013eac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013ea8:	f000 ffa4 	bl	8014df4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013eac:	7bbb      	ldrb	r3, [r7, #14]
 8013eae:	3b01      	subs	r3, #1
 8013eb0:	b2db      	uxtb	r3, r3
 8013eb2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013eb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	dce9      	bgt.n	8013e90 <prvUnlockQueue+0x60>
 8013ebc:	e000      	b.n	8013ec0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013ebe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	22ff      	movs	r2, #255	@ 0xff
 8013ec4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8013ec8:	f001 fc06 	bl	80156d8 <vPortExitCritical>
}
 8013ecc:	bf00      	nop
 8013ece:	3710      	adds	r7, #16
 8013ed0:	46bd      	mov	sp, r7
 8013ed2:	bd80      	pop	{r7, pc}

08013ed4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013ed4:	b580      	push	{r7, lr}
 8013ed6:	b084      	sub	sp, #16
 8013ed8:	af00      	add	r7, sp, #0
 8013eda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013edc:	f001 fbc6 	bl	801566c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	d102      	bne.n	8013eee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013ee8:	2301      	movs	r3, #1
 8013eea:	60fb      	str	r3, [r7, #12]
 8013eec:	e001      	b.n	8013ef2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013eee:	2300      	movs	r3, #0
 8013ef0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013ef2:	f001 fbf1 	bl	80156d8 <vPortExitCritical>

	return xReturn;
 8013ef6:	68fb      	ldr	r3, [r7, #12]
}
 8013ef8:	4618      	mov	r0, r3
 8013efa:	3710      	adds	r7, #16
 8013efc:	46bd      	mov	sp, r7
 8013efe:	bd80      	pop	{r7, pc}

08013f00 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013f00:	b580      	push	{r7, lr}
 8013f02:	b084      	sub	sp, #16
 8013f04:	af00      	add	r7, sp, #0
 8013f06:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013f08:	f001 fbb0 	bl	801566c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013f14:	429a      	cmp	r2, r3
 8013f16:	d102      	bne.n	8013f1e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8013f18:	2301      	movs	r3, #1
 8013f1a:	60fb      	str	r3, [r7, #12]
 8013f1c:	e001      	b.n	8013f22 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013f1e:	2300      	movs	r3, #0
 8013f20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013f22:	f001 fbd9 	bl	80156d8 <vPortExitCritical>

	return xReturn;
 8013f26:	68fb      	ldr	r3, [r7, #12]
}
 8013f28:	4618      	mov	r0, r3
 8013f2a:	3710      	adds	r7, #16
 8013f2c:	46bd      	mov	sp, r7
 8013f2e:	bd80      	pop	{r7, pc}

08013f30 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8013f30:	b480      	push	{r7}
 8013f32:	b085      	sub	sp, #20
 8013f34:	af00      	add	r7, sp, #0
 8013f36:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013f38:	2300      	movs	r3, #0
 8013f3a:	60fb      	str	r3, [r7, #12]
 8013f3c:	e016      	b.n	8013f6c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8013f3e:	4a10      	ldr	r2, [pc, #64]	@ (8013f80 <vQueueUnregisterQueue+0x50>)
 8013f40:	68fb      	ldr	r3, [r7, #12]
 8013f42:	00db      	lsls	r3, r3, #3
 8013f44:	4413      	add	r3, r2
 8013f46:	685b      	ldr	r3, [r3, #4]
 8013f48:	687a      	ldr	r2, [r7, #4]
 8013f4a:	429a      	cmp	r2, r3
 8013f4c:	d10b      	bne.n	8013f66 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8013f4e:	4a0c      	ldr	r2, [pc, #48]	@ (8013f80 <vQueueUnregisterQueue+0x50>)
 8013f50:	68fb      	ldr	r3, [r7, #12]
 8013f52:	2100      	movs	r1, #0
 8013f54:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8013f58:	4a09      	ldr	r2, [pc, #36]	@ (8013f80 <vQueueUnregisterQueue+0x50>)
 8013f5a:	68fb      	ldr	r3, [r7, #12]
 8013f5c:	00db      	lsls	r3, r3, #3
 8013f5e:	4413      	add	r3, r2
 8013f60:	2200      	movs	r2, #0
 8013f62:	605a      	str	r2, [r3, #4]
				break;
 8013f64:	e006      	b.n	8013f74 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013f66:	68fb      	ldr	r3, [r7, #12]
 8013f68:	3301      	adds	r3, #1
 8013f6a:	60fb      	str	r3, [r7, #12]
 8013f6c:	68fb      	ldr	r3, [r7, #12]
 8013f6e:	2b07      	cmp	r3, #7
 8013f70:	d9e5      	bls.n	8013f3e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8013f72:	bf00      	nop
 8013f74:	bf00      	nop
 8013f76:	3714      	adds	r7, #20
 8013f78:	46bd      	mov	sp, r7
 8013f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f7e:	4770      	bx	lr
 8013f80:	2000152c 	.word	0x2000152c

08013f84 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8013f84:	b580      	push	{r7, lr}
 8013f86:	b08e      	sub	sp, #56	@ 0x38
 8013f88:	af04      	add	r7, sp, #16
 8013f8a:	60f8      	str	r0, [r7, #12]
 8013f8c:	60b9      	str	r1, [r7, #8]
 8013f8e:	607a      	str	r2, [r7, #4]
 8013f90:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8013f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d10d      	bne.n	8013fb4 <xTaskCreateStatic+0x30>
	__asm volatile
 8013f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f9c:	b672      	cpsid	i
 8013f9e:	f383 8811 	msr	BASEPRI, r3
 8013fa2:	f3bf 8f6f 	isb	sy
 8013fa6:	f3bf 8f4f 	dsb	sy
 8013faa:	b662      	cpsie	i
 8013fac:	623b      	str	r3, [r7, #32]
}
 8013fae:	bf00      	nop
 8013fb0:	bf00      	nop
 8013fb2:	e7fd      	b.n	8013fb0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8013fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013fb6:	2b00      	cmp	r3, #0
 8013fb8:	d10d      	bne.n	8013fd6 <xTaskCreateStatic+0x52>
	__asm volatile
 8013fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fbe:	b672      	cpsid	i
 8013fc0:	f383 8811 	msr	BASEPRI, r3
 8013fc4:	f3bf 8f6f 	isb	sy
 8013fc8:	f3bf 8f4f 	dsb	sy
 8013fcc:	b662      	cpsie	i
 8013fce:	61fb      	str	r3, [r7, #28]
}
 8013fd0:	bf00      	nop
 8013fd2:	bf00      	nop
 8013fd4:	e7fd      	b.n	8013fd2 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8013fd6:	23a0      	movs	r3, #160	@ 0xa0
 8013fd8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8013fda:	693b      	ldr	r3, [r7, #16]
 8013fdc:	2ba0      	cmp	r3, #160	@ 0xa0
 8013fde:	d00d      	beq.n	8013ffc <xTaskCreateStatic+0x78>
	__asm volatile
 8013fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fe4:	b672      	cpsid	i
 8013fe6:	f383 8811 	msr	BASEPRI, r3
 8013fea:	f3bf 8f6f 	isb	sy
 8013fee:	f3bf 8f4f 	dsb	sy
 8013ff2:	b662      	cpsie	i
 8013ff4:	61bb      	str	r3, [r7, #24]
}
 8013ff6:	bf00      	nop
 8013ff8:	bf00      	nop
 8013ffa:	e7fd      	b.n	8013ff8 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8013ffc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8013ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014000:	2b00      	cmp	r3, #0
 8014002:	d01e      	beq.n	8014042 <xTaskCreateStatic+0xbe>
 8014004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014006:	2b00      	cmp	r3, #0
 8014008:	d01b      	beq.n	8014042 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801400a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801400c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801400e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014010:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014012:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014016:	2202      	movs	r2, #2
 8014018:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801401c:	2300      	movs	r3, #0
 801401e:	9303      	str	r3, [sp, #12]
 8014020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014022:	9302      	str	r3, [sp, #8]
 8014024:	f107 0314 	add.w	r3, r7, #20
 8014028:	9301      	str	r3, [sp, #4]
 801402a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801402c:	9300      	str	r3, [sp, #0]
 801402e:	683b      	ldr	r3, [r7, #0]
 8014030:	687a      	ldr	r2, [r7, #4]
 8014032:	68b9      	ldr	r1, [r7, #8]
 8014034:	68f8      	ldr	r0, [r7, #12]
 8014036:	f000 f851 	bl	80140dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801403a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801403c:	f000 f8f8 	bl	8014230 <prvAddNewTaskToReadyList>
 8014040:	e001      	b.n	8014046 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8014042:	2300      	movs	r3, #0
 8014044:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014046:	697b      	ldr	r3, [r7, #20]
	}
 8014048:	4618      	mov	r0, r3
 801404a:	3728      	adds	r7, #40	@ 0x28
 801404c:	46bd      	mov	sp, r7
 801404e:	bd80      	pop	{r7, pc}

08014050 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8014050:	b580      	push	{r7, lr}
 8014052:	b08c      	sub	sp, #48	@ 0x30
 8014054:	af04      	add	r7, sp, #16
 8014056:	60f8      	str	r0, [r7, #12]
 8014058:	60b9      	str	r1, [r7, #8]
 801405a:	603b      	str	r3, [r7, #0]
 801405c:	4613      	mov	r3, r2
 801405e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014060:	88fb      	ldrh	r3, [r7, #6]
 8014062:	009b      	lsls	r3, r3, #2
 8014064:	4618      	mov	r0, r3
 8014066:	f001 fc2f 	bl	80158c8 <pvPortMalloc>
 801406a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801406c:	697b      	ldr	r3, [r7, #20]
 801406e:	2b00      	cmp	r3, #0
 8014070:	d00e      	beq.n	8014090 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8014072:	20a0      	movs	r0, #160	@ 0xa0
 8014074:	f001 fc28 	bl	80158c8 <pvPortMalloc>
 8014078:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801407a:	69fb      	ldr	r3, [r7, #28]
 801407c:	2b00      	cmp	r3, #0
 801407e:	d003      	beq.n	8014088 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8014080:	69fb      	ldr	r3, [r7, #28]
 8014082:	697a      	ldr	r2, [r7, #20]
 8014084:	631a      	str	r2, [r3, #48]	@ 0x30
 8014086:	e005      	b.n	8014094 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014088:	6978      	ldr	r0, [r7, #20]
 801408a:	f001 fcef 	bl	8015a6c <vPortFree>
 801408e:	e001      	b.n	8014094 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8014090:	2300      	movs	r3, #0
 8014092:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8014094:	69fb      	ldr	r3, [r7, #28]
 8014096:	2b00      	cmp	r3, #0
 8014098:	d017      	beq.n	80140ca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801409a:	69fb      	ldr	r3, [r7, #28]
 801409c:	2200      	movs	r2, #0
 801409e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80140a2:	88fa      	ldrh	r2, [r7, #6]
 80140a4:	2300      	movs	r3, #0
 80140a6:	9303      	str	r3, [sp, #12]
 80140a8:	69fb      	ldr	r3, [r7, #28]
 80140aa:	9302      	str	r3, [sp, #8]
 80140ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140ae:	9301      	str	r3, [sp, #4]
 80140b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140b2:	9300      	str	r3, [sp, #0]
 80140b4:	683b      	ldr	r3, [r7, #0]
 80140b6:	68b9      	ldr	r1, [r7, #8]
 80140b8:	68f8      	ldr	r0, [r7, #12]
 80140ba:	f000 f80f 	bl	80140dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80140be:	69f8      	ldr	r0, [r7, #28]
 80140c0:	f000 f8b6 	bl	8014230 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80140c4:	2301      	movs	r3, #1
 80140c6:	61bb      	str	r3, [r7, #24]
 80140c8:	e002      	b.n	80140d0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80140ca:	f04f 33ff 	mov.w	r3, #4294967295
 80140ce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80140d0:	69bb      	ldr	r3, [r7, #24]
	}
 80140d2:	4618      	mov	r0, r3
 80140d4:	3720      	adds	r7, #32
 80140d6:	46bd      	mov	sp, r7
 80140d8:	bd80      	pop	{r7, pc}
	...

080140dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80140dc:	b580      	push	{r7, lr}
 80140de:	b088      	sub	sp, #32
 80140e0:	af00      	add	r7, sp, #0
 80140e2:	60f8      	str	r0, [r7, #12]
 80140e4:	60b9      	str	r1, [r7, #8]
 80140e6:	607a      	str	r2, [r7, #4]
 80140e8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80140ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80140ec:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80140ee:	687b      	ldr	r3, [r7, #4]
 80140f0:	009b      	lsls	r3, r3, #2
 80140f2:	461a      	mov	r2, r3
 80140f4:	21a5      	movs	r1, #165	@ 0xa5
 80140f6:	f001 ffee 	bl	80160d6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80140fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80140fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80140fe:	6879      	ldr	r1, [r7, #4]
 8014100:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8014104:	440b      	add	r3, r1
 8014106:	009b      	lsls	r3, r3, #2
 8014108:	4413      	add	r3, r2
 801410a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801410c:	69bb      	ldr	r3, [r7, #24]
 801410e:	f023 0307 	bic.w	r3, r3, #7
 8014112:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014114:	69bb      	ldr	r3, [r7, #24]
 8014116:	f003 0307 	and.w	r3, r3, #7
 801411a:	2b00      	cmp	r3, #0
 801411c:	d00d      	beq.n	801413a <prvInitialiseNewTask+0x5e>
	__asm volatile
 801411e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014122:	b672      	cpsid	i
 8014124:	f383 8811 	msr	BASEPRI, r3
 8014128:	f3bf 8f6f 	isb	sy
 801412c:	f3bf 8f4f 	dsb	sy
 8014130:	b662      	cpsie	i
 8014132:	617b      	str	r3, [r7, #20]
}
 8014134:	bf00      	nop
 8014136:	bf00      	nop
 8014138:	e7fd      	b.n	8014136 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801413a:	68bb      	ldr	r3, [r7, #8]
 801413c:	2b00      	cmp	r3, #0
 801413e:	d01f      	beq.n	8014180 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014140:	2300      	movs	r3, #0
 8014142:	61fb      	str	r3, [r7, #28]
 8014144:	e012      	b.n	801416c <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8014146:	68ba      	ldr	r2, [r7, #8]
 8014148:	69fb      	ldr	r3, [r7, #28]
 801414a:	4413      	add	r3, r2
 801414c:	7819      	ldrb	r1, [r3, #0]
 801414e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014150:	69fb      	ldr	r3, [r7, #28]
 8014152:	4413      	add	r3, r2
 8014154:	3334      	adds	r3, #52	@ 0x34
 8014156:	460a      	mov	r2, r1
 8014158:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801415a:	68ba      	ldr	r2, [r7, #8]
 801415c:	69fb      	ldr	r3, [r7, #28]
 801415e:	4413      	add	r3, r2
 8014160:	781b      	ldrb	r3, [r3, #0]
 8014162:	2b00      	cmp	r3, #0
 8014164:	d006      	beq.n	8014174 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014166:	69fb      	ldr	r3, [r7, #28]
 8014168:	3301      	adds	r3, #1
 801416a:	61fb      	str	r3, [r7, #28]
 801416c:	69fb      	ldr	r3, [r7, #28]
 801416e:	2b0f      	cmp	r3, #15
 8014170:	d9e9      	bls.n	8014146 <prvInitialiseNewTask+0x6a>
 8014172:	e000      	b.n	8014176 <prvInitialiseNewTask+0x9a>
			{
				break;
 8014174:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8014176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014178:	2200      	movs	r2, #0
 801417a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801417e:	e003      	b.n	8014188 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014182:	2200      	movs	r2, #0
 8014184:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801418a:	2b06      	cmp	r3, #6
 801418c:	d901      	bls.n	8014192 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801418e:	2306      	movs	r3, #6
 8014190:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8014192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014194:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014196:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8014198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801419a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801419c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 801419e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141a0:	2200      	movs	r2, #0
 80141a2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80141a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141a6:	3304      	adds	r3, #4
 80141a8:	4618      	mov	r0, r3
 80141aa:	f7fe fe6f 	bl	8012e8c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80141ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141b0:	3318      	adds	r3, #24
 80141b2:	4618      	mov	r0, r3
 80141b4:	f7fe fe6a 	bl	8012e8c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80141b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80141bc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80141be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141c0:	f1c3 0207 	rsb	r2, r3, #7
 80141c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141c6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80141c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80141cc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80141ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141d0:	2200      	movs	r2, #0
 80141d2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80141d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141d8:	2200      	movs	r2, #0
 80141da:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80141de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141e0:	334c      	adds	r3, #76	@ 0x4c
 80141e2:	224c      	movs	r2, #76	@ 0x4c
 80141e4:	2100      	movs	r1, #0
 80141e6:	4618      	mov	r0, r3
 80141e8:	f001 ff75 	bl	80160d6 <memset>
 80141ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141ee:	4a0d      	ldr	r2, [pc, #52]	@ (8014224 <prvInitialiseNewTask+0x148>)
 80141f0:	651a      	str	r2, [r3, #80]	@ 0x50
 80141f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141f4:	4a0c      	ldr	r2, [pc, #48]	@ (8014228 <prvInitialiseNewTask+0x14c>)
 80141f6:	655a      	str	r2, [r3, #84]	@ 0x54
 80141f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141fa:	4a0c      	ldr	r2, [pc, #48]	@ (801422c <prvInitialiseNewTask+0x150>)
 80141fc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80141fe:	683a      	ldr	r2, [r7, #0]
 8014200:	68f9      	ldr	r1, [r7, #12]
 8014202:	69b8      	ldr	r0, [r7, #24]
 8014204:	f001 f926 	bl	8015454 <pxPortInitialiseStack>
 8014208:	4602      	mov	r2, r0
 801420a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801420c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801420e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014210:	2b00      	cmp	r3, #0
 8014212:	d002      	beq.n	801421a <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014216:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014218:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801421a:	bf00      	nop
 801421c:	3720      	adds	r7, #32
 801421e:	46bd      	mov	sp, r7
 8014220:	bd80      	pop	{r7, pc}
 8014222:	bf00      	nop
 8014224:	200096c0 	.word	0x200096c0
 8014228:	20009728 	.word	0x20009728
 801422c:	20009790 	.word	0x20009790

08014230 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014230:	b580      	push	{r7, lr}
 8014232:	b082      	sub	sp, #8
 8014234:	af00      	add	r7, sp, #0
 8014236:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014238:	f001 fa18 	bl	801566c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801423c:	4b2a      	ldr	r3, [pc, #168]	@ (80142e8 <prvAddNewTaskToReadyList+0xb8>)
 801423e:	681b      	ldr	r3, [r3, #0]
 8014240:	3301      	adds	r3, #1
 8014242:	4a29      	ldr	r2, [pc, #164]	@ (80142e8 <prvAddNewTaskToReadyList+0xb8>)
 8014244:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8014246:	4b29      	ldr	r3, [pc, #164]	@ (80142ec <prvAddNewTaskToReadyList+0xbc>)
 8014248:	681b      	ldr	r3, [r3, #0]
 801424a:	2b00      	cmp	r3, #0
 801424c:	d109      	bne.n	8014262 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801424e:	4a27      	ldr	r2, [pc, #156]	@ (80142ec <prvAddNewTaskToReadyList+0xbc>)
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014254:	4b24      	ldr	r3, [pc, #144]	@ (80142e8 <prvAddNewTaskToReadyList+0xb8>)
 8014256:	681b      	ldr	r3, [r3, #0]
 8014258:	2b01      	cmp	r3, #1
 801425a:	d110      	bne.n	801427e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801425c:	f000 fdf0 	bl	8014e40 <prvInitialiseTaskLists>
 8014260:	e00d      	b.n	801427e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8014262:	4b23      	ldr	r3, [pc, #140]	@ (80142f0 <prvAddNewTaskToReadyList+0xc0>)
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	2b00      	cmp	r3, #0
 8014268:	d109      	bne.n	801427e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801426a:	4b20      	ldr	r3, [pc, #128]	@ (80142ec <prvAddNewTaskToReadyList+0xbc>)
 801426c:	681b      	ldr	r3, [r3, #0]
 801426e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014274:	429a      	cmp	r2, r3
 8014276:	d802      	bhi.n	801427e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014278:	4a1c      	ldr	r2, [pc, #112]	@ (80142ec <prvAddNewTaskToReadyList+0xbc>)
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801427e:	4b1d      	ldr	r3, [pc, #116]	@ (80142f4 <prvAddNewTaskToReadyList+0xc4>)
 8014280:	681b      	ldr	r3, [r3, #0]
 8014282:	3301      	adds	r3, #1
 8014284:	4a1b      	ldr	r2, [pc, #108]	@ (80142f4 <prvAddNewTaskToReadyList+0xc4>)
 8014286:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801428c:	2201      	movs	r2, #1
 801428e:	409a      	lsls	r2, r3
 8014290:	4b19      	ldr	r3, [pc, #100]	@ (80142f8 <prvAddNewTaskToReadyList+0xc8>)
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	4313      	orrs	r3, r2
 8014296:	4a18      	ldr	r2, [pc, #96]	@ (80142f8 <prvAddNewTaskToReadyList+0xc8>)
 8014298:	6013      	str	r3, [r2, #0]
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801429e:	4613      	mov	r3, r2
 80142a0:	009b      	lsls	r3, r3, #2
 80142a2:	4413      	add	r3, r2
 80142a4:	009b      	lsls	r3, r3, #2
 80142a6:	4a15      	ldr	r2, [pc, #84]	@ (80142fc <prvAddNewTaskToReadyList+0xcc>)
 80142a8:	441a      	add	r2, r3
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	3304      	adds	r3, #4
 80142ae:	4619      	mov	r1, r3
 80142b0:	4610      	mov	r0, r2
 80142b2:	f7fe fdf8 	bl	8012ea6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80142b6:	f001 fa0f 	bl	80156d8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80142ba:	4b0d      	ldr	r3, [pc, #52]	@ (80142f0 <prvAddNewTaskToReadyList+0xc0>)
 80142bc:	681b      	ldr	r3, [r3, #0]
 80142be:	2b00      	cmp	r3, #0
 80142c0:	d00e      	beq.n	80142e0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80142c2:	4b0a      	ldr	r3, [pc, #40]	@ (80142ec <prvAddNewTaskToReadyList+0xbc>)
 80142c4:	681b      	ldr	r3, [r3, #0]
 80142c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142cc:	429a      	cmp	r2, r3
 80142ce:	d207      	bcs.n	80142e0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80142d0:	4b0b      	ldr	r3, [pc, #44]	@ (8014300 <prvAddNewTaskToReadyList+0xd0>)
 80142d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80142d6:	601a      	str	r2, [r3, #0]
 80142d8:	f3bf 8f4f 	dsb	sy
 80142dc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80142e0:	bf00      	nop
 80142e2:	3708      	adds	r7, #8
 80142e4:	46bd      	mov	sp, r7
 80142e6:	bd80      	pop	{r7, pc}
 80142e8:	2000166c 	.word	0x2000166c
 80142ec:	2000156c 	.word	0x2000156c
 80142f0:	20001678 	.word	0x20001678
 80142f4:	20001688 	.word	0x20001688
 80142f8:	20001674 	.word	0x20001674
 80142fc:	20001570 	.word	0x20001570
 8014300:	e000ed04 	.word	0xe000ed04

08014304 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8014304:	b580      	push	{r7, lr}
 8014306:	b08a      	sub	sp, #40	@ 0x28
 8014308:	af00      	add	r7, sp, #0
 801430a:	6078      	str	r0, [r7, #4]
 801430c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 801430e:	2300      	movs	r3, #0
 8014310:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	2b00      	cmp	r3, #0
 8014316:	d10d      	bne.n	8014334 <vTaskDelayUntil+0x30>
	__asm volatile
 8014318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801431c:	b672      	cpsid	i
 801431e:	f383 8811 	msr	BASEPRI, r3
 8014322:	f3bf 8f6f 	isb	sy
 8014326:	f3bf 8f4f 	dsb	sy
 801432a:	b662      	cpsie	i
 801432c:	617b      	str	r3, [r7, #20]
}
 801432e:	bf00      	nop
 8014330:	bf00      	nop
 8014332:	e7fd      	b.n	8014330 <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 8014334:	683b      	ldr	r3, [r7, #0]
 8014336:	2b00      	cmp	r3, #0
 8014338:	d10d      	bne.n	8014356 <vTaskDelayUntil+0x52>
	__asm volatile
 801433a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801433e:	b672      	cpsid	i
 8014340:	f383 8811 	msr	BASEPRI, r3
 8014344:	f3bf 8f6f 	isb	sy
 8014348:	f3bf 8f4f 	dsb	sy
 801434c:	b662      	cpsie	i
 801434e:	613b      	str	r3, [r7, #16]
}
 8014350:	bf00      	nop
 8014352:	bf00      	nop
 8014354:	e7fd      	b.n	8014352 <vTaskDelayUntil+0x4e>
		configASSERT( uxSchedulerSuspended == 0 );
 8014356:	4b2b      	ldr	r3, [pc, #172]	@ (8014404 <vTaskDelayUntil+0x100>)
 8014358:	681b      	ldr	r3, [r3, #0]
 801435a:	2b00      	cmp	r3, #0
 801435c:	d00d      	beq.n	801437a <vTaskDelayUntil+0x76>
	__asm volatile
 801435e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014362:	b672      	cpsid	i
 8014364:	f383 8811 	msr	BASEPRI, r3
 8014368:	f3bf 8f6f 	isb	sy
 801436c:	f3bf 8f4f 	dsb	sy
 8014370:	b662      	cpsie	i
 8014372:	60fb      	str	r3, [r7, #12]
}
 8014374:	bf00      	nop
 8014376:	bf00      	nop
 8014378:	e7fd      	b.n	8014376 <vTaskDelayUntil+0x72>

		vTaskSuspendAll();
 801437a:	f000 fa19 	bl	80147b0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 801437e:	4b22      	ldr	r3, [pc, #136]	@ (8014408 <vTaskDelayUntil+0x104>)
 8014380:	681b      	ldr	r3, [r3, #0]
 8014382:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	681b      	ldr	r3, [r3, #0]
 8014388:	683a      	ldr	r2, [r7, #0]
 801438a:	4413      	add	r3, r2
 801438c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	681b      	ldr	r3, [r3, #0]
 8014392:	6a3a      	ldr	r2, [r7, #32]
 8014394:	429a      	cmp	r2, r3
 8014396:	d20b      	bcs.n	80143b0 <vTaskDelayUntil+0xac>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	681b      	ldr	r3, [r3, #0]
 801439c:	69fa      	ldr	r2, [r7, #28]
 801439e:	429a      	cmp	r2, r3
 80143a0:	d211      	bcs.n	80143c6 <vTaskDelayUntil+0xc2>
 80143a2:	69fa      	ldr	r2, [r7, #28]
 80143a4:	6a3b      	ldr	r3, [r7, #32]
 80143a6:	429a      	cmp	r2, r3
 80143a8:	d90d      	bls.n	80143c6 <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
 80143aa:	2301      	movs	r3, #1
 80143ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80143ae:	e00a      	b.n	80143c6 <vTaskDelayUntil+0xc2>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	681b      	ldr	r3, [r3, #0]
 80143b4:	69fa      	ldr	r2, [r7, #28]
 80143b6:	429a      	cmp	r2, r3
 80143b8:	d303      	bcc.n	80143c2 <vTaskDelayUntil+0xbe>
 80143ba:	69fa      	ldr	r2, [r7, #28]
 80143bc:	6a3b      	ldr	r3, [r7, #32]
 80143be:	429a      	cmp	r2, r3
 80143c0:	d901      	bls.n	80143c6 <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
 80143c2:	2301      	movs	r3, #1
 80143c4:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	69fa      	ldr	r2, [r7, #28]
 80143ca:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80143cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d006      	beq.n	80143e0 <vTaskDelayUntil+0xdc>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80143d2:	69fa      	ldr	r2, [r7, #28]
 80143d4:	6a3b      	ldr	r3, [r7, #32]
 80143d6:	1ad3      	subs	r3, r2, r3
 80143d8:	2100      	movs	r1, #0
 80143da:	4618      	mov	r0, r3
 80143dc:	f000 ffd4 	bl	8015388 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80143e0:	f000 f9f4 	bl	80147cc <xTaskResumeAll>
 80143e4:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80143e6:	69bb      	ldr	r3, [r7, #24]
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d107      	bne.n	80143fc <vTaskDelayUntil+0xf8>
		{
			portYIELD_WITHIN_API();
 80143ec:	4b07      	ldr	r3, [pc, #28]	@ (801440c <vTaskDelayUntil+0x108>)
 80143ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80143f2:	601a      	str	r2, [r3, #0]
 80143f4:	f3bf 8f4f 	dsb	sy
 80143f8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80143fc:	bf00      	nop
 80143fe:	3728      	adds	r7, #40	@ 0x28
 8014400:	46bd      	mov	sp, r7
 8014402:	bd80      	pop	{r7, pc}
 8014404:	20001694 	.word	0x20001694
 8014408:	20001670 	.word	0x20001670
 801440c:	e000ed04 	.word	0xe000ed04

08014410 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014410:	b580      	push	{r7, lr}
 8014412:	b084      	sub	sp, #16
 8014414:	af00      	add	r7, sp, #0
 8014416:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014418:	2300      	movs	r3, #0
 801441a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	2b00      	cmp	r3, #0
 8014420:	d01a      	beq.n	8014458 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8014422:	4b15      	ldr	r3, [pc, #84]	@ (8014478 <vTaskDelay+0x68>)
 8014424:	681b      	ldr	r3, [r3, #0]
 8014426:	2b00      	cmp	r3, #0
 8014428:	d00d      	beq.n	8014446 <vTaskDelay+0x36>
	__asm volatile
 801442a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801442e:	b672      	cpsid	i
 8014430:	f383 8811 	msr	BASEPRI, r3
 8014434:	f3bf 8f6f 	isb	sy
 8014438:	f3bf 8f4f 	dsb	sy
 801443c:	b662      	cpsie	i
 801443e:	60bb      	str	r3, [r7, #8]
}
 8014440:	bf00      	nop
 8014442:	bf00      	nop
 8014444:	e7fd      	b.n	8014442 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8014446:	f000 f9b3 	bl	80147b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801444a:	2100      	movs	r1, #0
 801444c:	6878      	ldr	r0, [r7, #4]
 801444e:	f000 ff9b 	bl	8015388 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014452:	f000 f9bb 	bl	80147cc <xTaskResumeAll>
 8014456:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8014458:	68fb      	ldr	r3, [r7, #12]
 801445a:	2b00      	cmp	r3, #0
 801445c:	d107      	bne.n	801446e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 801445e:	4b07      	ldr	r3, [pc, #28]	@ (801447c <vTaskDelay+0x6c>)
 8014460:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014464:	601a      	str	r2, [r3, #0]
 8014466:	f3bf 8f4f 	dsb	sy
 801446a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801446e:	bf00      	nop
 8014470:	3710      	adds	r7, #16
 8014472:	46bd      	mov	sp, r7
 8014474:	bd80      	pop	{r7, pc}
 8014476:	bf00      	nop
 8014478:	20001694 	.word	0x20001694
 801447c:	e000ed04 	.word	0xe000ed04

08014480 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8014480:	b580      	push	{r7, lr}
 8014482:	b084      	sub	sp, #16
 8014484:	af00      	add	r7, sp, #0
 8014486:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8014488:	f001 f8f0 	bl	801566c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	2b00      	cmp	r3, #0
 8014490:	d102      	bne.n	8014498 <vTaskSuspend+0x18>
 8014492:	4b3e      	ldr	r3, [pc, #248]	@ (801458c <vTaskSuspend+0x10c>)
 8014494:	681b      	ldr	r3, [r3, #0]
 8014496:	e000      	b.n	801449a <vTaskSuspend+0x1a>
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801449c:	68fb      	ldr	r3, [r7, #12]
 801449e:	3304      	adds	r3, #4
 80144a0:	4618      	mov	r0, r3
 80144a2:	f7fe fd5d 	bl	8012f60 <uxListRemove>
 80144a6:	4603      	mov	r3, r0
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	d115      	bne.n	80144d8 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80144ac:	68fb      	ldr	r3, [r7, #12]
 80144ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80144b0:	4937      	ldr	r1, [pc, #220]	@ (8014590 <vTaskSuspend+0x110>)
 80144b2:	4613      	mov	r3, r2
 80144b4:	009b      	lsls	r3, r3, #2
 80144b6:	4413      	add	r3, r2
 80144b8:	009b      	lsls	r3, r3, #2
 80144ba:	440b      	add	r3, r1
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d10a      	bne.n	80144d8 <vTaskSuspend+0x58>
 80144c2:	68fb      	ldr	r3, [r7, #12]
 80144c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80144c6:	2201      	movs	r2, #1
 80144c8:	fa02 f303 	lsl.w	r3, r2, r3
 80144cc:	43da      	mvns	r2, r3
 80144ce:	4b31      	ldr	r3, [pc, #196]	@ (8014594 <vTaskSuspend+0x114>)
 80144d0:	681b      	ldr	r3, [r3, #0]
 80144d2:	4013      	ands	r3, r2
 80144d4:	4a2f      	ldr	r2, [pc, #188]	@ (8014594 <vTaskSuspend+0x114>)
 80144d6:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d004      	beq.n	80144ea <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80144e0:	68fb      	ldr	r3, [r7, #12]
 80144e2:	3318      	adds	r3, #24
 80144e4:	4618      	mov	r0, r3
 80144e6:	f7fe fd3b 	bl	8012f60 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80144ea:	68fb      	ldr	r3, [r7, #12]
 80144ec:	3304      	adds	r3, #4
 80144ee:	4619      	mov	r1, r3
 80144f0:	4829      	ldr	r0, [pc, #164]	@ (8014598 <vTaskSuspend+0x118>)
 80144f2:	f7fe fcd8 	bl	8012ea6 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80144f6:	68fb      	ldr	r3, [r7, #12]
 80144f8:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80144fc:	b2db      	uxtb	r3, r3
 80144fe:	2b01      	cmp	r3, #1
 8014500:	d103      	bne.n	801450a <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014502:	68fb      	ldr	r3, [r7, #12]
 8014504:	2200      	movs	r2, #0
 8014506:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 801450a:	f001 f8e5 	bl	80156d8 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 801450e:	4b23      	ldr	r3, [pc, #140]	@ (801459c <vTaskSuspend+0x11c>)
 8014510:	681b      	ldr	r3, [r3, #0]
 8014512:	2b00      	cmp	r3, #0
 8014514:	d005      	beq.n	8014522 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8014516:	f001 f8a9 	bl	801566c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 801451a:	f000 fd37 	bl	8014f8c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 801451e:	f001 f8db 	bl	80156d8 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8014522:	4b1a      	ldr	r3, [pc, #104]	@ (801458c <vTaskSuspend+0x10c>)
 8014524:	681b      	ldr	r3, [r3, #0]
 8014526:	68fa      	ldr	r2, [r7, #12]
 8014528:	429a      	cmp	r2, r3
 801452a:	d12a      	bne.n	8014582 <vTaskSuspend+0x102>
		{
			if( xSchedulerRunning != pdFALSE )
 801452c:	4b1b      	ldr	r3, [pc, #108]	@ (801459c <vTaskSuspend+0x11c>)
 801452e:	681b      	ldr	r3, [r3, #0]
 8014530:	2b00      	cmp	r3, #0
 8014532:	d01a      	beq.n	801456a <vTaskSuspend+0xea>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8014534:	4b1a      	ldr	r3, [pc, #104]	@ (80145a0 <vTaskSuspend+0x120>)
 8014536:	681b      	ldr	r3, [r3, #0]
 8014538:	2b00      	cmp	r3, #0
 801453a:	d00d      	beq.n	8014558 <vTaskSuspend+0xd8>
	__asm volatile
 801453c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014540:	b672      	cpsid	i
 8014542:	f383 8811 	msr	BASEPRI, r3
 8014546:	f3bf 8f6f 	isb	sy
 801454a:	f3bf 8f4f 	dsb	sy
 801454e:	b662      	cpsie	i
 8014550:	60bb      	str	r3, [r7, #8]
}
 8014552:	bf00      	nop
 8014554:	bf00      	nop
 8014556:	e7fd      	b.n	8014554 <vTaskSuspend+0xd4>
				portYIELD_WITHIN_API();
 8014558:	4b12      	ldr	r3, [pc, #72]	@ (80145a4 <vTaskSuspend+0x124>)
 801455a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801455e:	601a      	str	r2, [r3, #0]
 8014560:	f3bf 8f4f 	dsb	sy
 8014564:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014568:	e00b      	b.n	8014582 <vTaskSuspend+0x102>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 801456a:	4b0b      	ldr	r3, [pc, #44]	@ (8014598 <vTaskSuspend+0x118>)
 801456c:	681a      	ldr	r2, [r3, #0]
 801456e:	4b0e      	ldr	r3, [pc, #56]	@ (80145a8 <vTaskSuspend+0x128>)
 8014570:	681b      	ldr	r3, [r3, #0]
 8014572:	429a      	cmp	r2, r3
 8014574:	d103      	bne.n	801457e <vTaskSuspend+0xfe>
					pxCurrentTCB = NULL;
 8014576:	4b05      	ldr	r3, [pc, #20]	@ (801458c <vTaskSuspend+0x10c>)
 8014578:	2200      	movs	r2, #0
 801457a:	601a      	str	r2, [r3, #0]
	}
 801457c:	e001      	b.n	8014582 <vTaskSuspend+0x102>
					vTaskSwitchContext();
 801457e:	f000 faa3 	bl	8014ac8 <vTaskSwitchContext>
	}
 8014582:	bf00      	nop
 8014584:	3710      	adds	r7, #16
 8014586:	46bd      	mov	sp, r7
 8014588:	bd80      	pop	{r7, pc}
 801458a:	bf00      	nop
 801458c:	2000156c 	.word	0x2000156c
 8014590:	20001570 	.word	0x20001570
 8014594:	20001674 	.word	0x20001674
 8014598:	20001658 	.word	0x20001658
 801459c:	20001678 	.word	0x20001678
 80145a0:	20001694 	.word	0x20001694
 80145a4:	e000ed04 	.word	0xe000ed04
 80145a8:	2000166c 	.word	0x2000166c

080145ac <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80145ac:	b480      	push	{r7}
 80145ae:	b087      	sub	sp, #28
 80145b0:	af00      	add	r7, sp, #0
 80145b2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80145b4:	2300      	movs	r3, #0
 80145b6:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d10d      	bne.n	80145de <prvTaskIsTaskSuspended+0x32>
	__asm volatile
 80145c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145c6:	b672      	cpsid	i
 80145c8:	f383 8811 	msr	BASEPRI, r3
 80145cc:	f3bf 8f6f 	isb	sy
 80145d0:	f3bf 8f4f 	dsb	sy
 80145d4:	b662      	cpsie	i
 80145d6:	60fb      	str	r3, [r7, #12]
}
 80145d8:	bf00      	nop
 80145da:	bf00      	nop
 80145dc:	e7fd      	b.n	80145da <prvTaskIsTaskSuspended+0x2e>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80145de:	693b      	ldr	r3, [r7, #16]
 80145e0:	695b      	ldr	r3, [r3, #20]
 80145e2:	4a0a      	ldr	r2, [pc, #40]	@ (801460c <prvTaskIsTaskSuspended+0x60>)
 80145e4:	4293      	cmp	r3, r2
 80145e6:	d10a      	bne.n	80145fe <prvTaskIsTaskSuspended+0x52>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80145e8:	693b      	ldr	r3, [r7, #16]
 80145ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80145ec:	4a08      	ldr	r2, [pc, #32]	@ (8014610 <prvTaskIsTaskSuspended+0x64>)
 80145ee:	4293      	cmp	r3, r2
 80145f0:	d005      	beq.n	80145fe <prvTaskIsTaskSuspended+0x52>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80145f2:	693b      	ldr	r3, [r7, #16]
 80145f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80145f6:	2b00      	cmp	r3, #0
 80145f8:	d101      	bne.n	80145fe <prvTaskIsTaskSuspended+0x52>
				{
					xReturn = pdTRUE;
 80145fa:	2301      	movs	r3, #1
 80145fc:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80145fe:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8014600:	4618      	mov	r0, r3
 8014602:	371c      	adds	r7, #28
 8014604:	46bd      	mov	sp, r7
 8014606:	f85d 7b04 	ldr.w	r7, [sp], #4
 801460a:	4770      	bx	lr
 801460c:	20001658 	.word	0x20001658
 8014610:	2000162c 	.word	0x2000162c

08014614 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8014614:	b580      	push	{r7, lr}
 8014616:	b084      	sub	sp, #16
 8014618:	af00      	add	r7, sp, #0
 801461a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8014620:	687b      	ldr	r3, [r7, #4]
 8014622:	2b00      	cmp	r3, #0
 8014624:	d10d      	bne.n	8014642 <vTaskResume+0x2e>
	__asm volatile
 8014626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801462a:	b672      	cpsid	i
 801462c:	f383 8811 	msr	BASEPRI, r3
 8014630:	f3bf 8f6f 	isb	sy
 8014634:	f3bf 8f4f 	dsb	sy
 8014638:	b662      	cpsie	i
 801463a:	60bb      	str	r3, [r7, #8]
}
 801463c:	bf00      	nop
 801463e:	bf00      	nop
 8014640:	e7fd      	b.n	801463e <vTaskResume+0x2a>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8014642:	4b20      	ldr	r3, [pc, #128]	@ (80146c4 <vTaskResume+0xb0>)
 8014644:	681b      	ldr	r3, [r3, #0]
 8014646:	68fa      	ldr	r2, [r7, #12]
 8014648:	429a      	cmp	r2, r3
 801464a:	d037      	beq.n	80146bc <vTaskResume+0xa8>
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	2b00      	cmp	r3, #0
 8014650:	d034      	beq.n	80146bc <vTaskResume+0xa8>
		{
			taskENTER_CRITICAL();
 8014652:	f001 f80b 	bl	801566c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8014656:	68f8      	ldr	r0, [r7, #12]
 8014658:	f7ff ffa8 	bl	80145ac <prvTaskIsTaskSuspended>
 801465c:	4603      	mov	r3, r0
 801465e:	2b00      	cmp	r3, #0
 8014660:	d02a      	beq.n	80146b8 <vTaskResume+0xa4>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8014662:	68fb      	ldr	r3, [r7, #12]
 8014664:	3304      	adds	r3, #4
 8014666:	4618      	mov	r0, r3
 8014668:	f7fe fc7a 	bl	8012f60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014670:	2201      	movs	r2, #1
 8014672:	409a      	lsls	r2, r3
 8014674:	4b14      	ldr	r3, [pc, #80]	@ (80146c8 <vTaskResume+0xb4>)
 8014676:	681b      	ldr	r3, [r3, #0]
 8014678:	4313      	orrs	r3, r2
 801467a:	4a13      	ldr	r2, [pc, #76]	@ (80146c8 <vTaskResume+0xb4>)
 801467c:	6013      	str	r3, [r2, #0]
 801467e:	68fb      	ldr	r3, [r7, #12]
 8014680:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014682:	4613      	mov	r3, r2
 8014684:	009b      	lsls	r3, r3, #2
 8014686:	4413      	add	r3, r2
 8014688:	009b      	lsls	r3, r3, #2
 801468a:	4a10      	ldr	r2, [pc, #64]	@ (80146cc <vTaskResume+0xb8>)
 801468c:	441a      	add	r2, r3
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	3304      	adds	r3, #4
 8014692:	4619      	mov	r1, r3
 8014694:	4610      	mov	r0, r2
 8014696:	f7fe fc06 	bl	8012ea6 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801469e:	4b09      	ldr	r3, [pc, #36]	@ (80146c4 <vTaskResume+0xb0>)
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80146a4:	429a      	cmp	r2, r3
 80146a6:	d307      	bcc.n	80146b8 <vTaskResume+0xa4>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 80146a8:	4b09      	ldr	r3, [pc, #36]	@ (80146d0 <vTaskResume+0xbc>)
 80146aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80146ae:	601a      	str	r2, [r3, #0]
 80146b0:	f3bf 8f4f 	dsb	sy
 80146b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80146b8:	f001 f80e 	bl	80156d8 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80146bc:	bf00      	nop
 80146be:	3710      	adds	r7, #16
 80146c0:	46bd      	mov	sp, r7
 80146c2:	bd80      	pop	{r7, pc}
 80146c4:	2000156c 	.word	0x2000156c
 80146c8:	20001674 	.word	0x20001674
 80146cc:	20001570 	.word	0x20001570
 80146d0:	e000ed04 	.word	0xe000ed04

080146d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80146d4:	b580      	push	{r7, lr}
 80146d6:	b08a      	sub	sp, #40	@ 0x28
 80146d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80146da:	2300      	movs	r3, #0
 80146dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80146de:	2300      	movs	r3, #0
 80146e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80146e2:	463a      	mov	r2, r7
 80146e4:	1d39      	adds	r1, r7, #4
 80146e6:	f107 0308 	add.w	r3, r7, #8
 80146ea:	4618      	mov	r0, r3
 80146ec:	f7ee fee6 	bl	80034bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80146f0:	6839      	ldr	r1, [r7, #0]
 80146f2:	687b      	ldr	r3, [r7, #4]
 80146f4:	68ba      	ldr	r2, [r7, #8]
 80146f6:	9202      	str	r2, [sp, #8]
 80146f8:	9301      	str	r3, [sp, #4]
 80146fa:	2300      	movs	r3, #0
 80146fc:	9300      	str	r3, [sp, #0]
 80146fe:	2300      	movs	r3, #0
 8014700:	460a      	mov	r2, r1
 8014702:	4923      	ldr	r1, [pc, #140]	@ (8014790 <vTaskStartScheduler+0xbc>)
 8014704:	4823      	ldr	r0, [pc, #140]	@ (8014794 <vTaskStartScheduler+0xc0>)
 8014706:	f7ff fc3d 	bl	8013f84 <xTaskCreateStatic>
 801470a:	4603      	mov	r3, r0
 801470c:	4a22      	ldr	r2, [pc, #136]	@ (8014798 <vTaskStartScheduler+0xc4>)
 801470e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8014710:	4b21      	ldr	r3, [pc, #132]	@ (8014798 <vTaskStartScheduler+0xc4>)
 8014712:	681b      	ldr	r3, [r3, #0]
 8014714:	2b00      	cmp	r3, #0
 8014716:	d002      	beq.n	801471e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8014718:	2301      	movs	r3, #1
 801471a:	617b      	str	r3, [r7, #20]
 801471c:	e001      	b.n	8014722 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801471e:	2300      	movs	r3, #0
 8014720:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8014722:	697b      	ldr	r3, [r7, #20]
 8014724:	2b01      	cmp	r3, #1
 8014726:	d11d      	bne.n	8014764 <vTaskStartScheduler+0x90>
	__asm volatile
 8014728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801472c:	b672      	cpsid	i
 801472e:	f383 8811 	msr	BASEPRI, r3
 8014732:	f3bf 8f6f 	isb	sy
 8014736:	f3bf 8f4f 	dsb	sy
 801473a:	b662      	cpsie	i
 801473c:	613b      	str	r3, [r7, #16]
}
 801473e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8014740:	4b16      	ldr	r3, [pc, #88]	@ (801479c <vTaskStartScheduler+0xc8>)
 8014742:	681b      	ldr	r3, [r3, #0]
 8014744:	334c      	adds	r3, #76	@ 0x4c
 8014746:	4a16      	ldr	r2, [pc, #88]	@ (80147a0 <vTaskStartScheduler+0xcc>)
 8014748:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801474a:	4b16      	ldr	r3, [pc, #88]	@ (80147a4 <vTaskStartScheduler+0xd0>)
 801474c:	f04f 32ff 	mov.w	r2, #4294967295
 8014750:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8014752:	4b15      	ldr	r3, [pc, #84]	@ (80147a8 <vTaskStartScheduler+0xd4>)
 8014754:	2201      	movs	r2, #1
 8014756:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8014758:	4b14      	ldr	r3, [pc, #80]	@ (80147ac <vTaskStartScheduler+0xd8>)
 801475a:	2200      	movs	r2, #0
 801475c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801475e:	f000 ff07 	bl	8015570 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014762:	e011      	b.n	8014788 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014764:	697b      	ldr	r3, [r7, #20]
 8014766:	f1b3 3fff 	cmp.w	r3, #4294967295
 801476a:	d10d      	bne.n	8014788 <vTaskStartScheduler+0xb4>
	__asm volatile
 801476c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014770:	b672      	cpsid	i
 8014772:	f383 8811 	msr	BASEPRI, r3
 8014776:	f3bf 8f6f 	isb	sy
 801477a:	f3bf 8f4f 	dsb	sy
 801477e:	b662      	cpsie	i
 8014780:	60fb      	str	r3, [r7, #12]
}
 8014782:	bf00      	nop
 8014784:	bf00      	nop
 8014786:	e7fd      	b.n	8014784 <vTaskStartScheduler+0xb0>
}
 8014788:	bf00      	nop
 801478a:	3718      	adds	r7, #24
 801478c:	46bd      	mov	sp, r7
 801478e:	bd80      	pop	{r7, pc}
 8014790:	08017314 	.word	0x08017314
 8014794:	08014e0d 	.word	0x08014e0d
 8014798:	20001690 	.word	0x20001690
 801479c:	2000156c 	.word	0x2000156c
 80147a0:	200000ac 	.word	0x200000ac
 80147a4:	2000168c 	.word	0x2000168c
 80147a8:	20001678 	.word	0x20001678
 80147ac:	20001670 	.word	0x20001670

080147b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80147b0:	b480      	push	{r7}
 80147b2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80147b4:	4b04      	ldr	r3, [pc, #16]	@ (80147c8 <vTaskSuspendAll+0x18>)
 80147b6:	681b      	ldr	r3, [r3, #0]
 80147b8:	3301      	adds	r3, #1
 80147ba:	4a03      	ldr	r2, [pc, #12]	@ (80147c8 <vTaskSuspendAll+0x18>)
 80147bc:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80147be:	bf00      	nop
 80147c0:	46bd      	mov	sp, r7
 80147c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147c6:	4770      	bx	lr
 80147c8:	20001694 	.word	0x20001694

080147cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80147cc:	b580      	push	{r7, lr}
 80147ce:	b084      	sub	sp, #16
 80147d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80147d2:	2300      	movs	r3, #0
 80147d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80147d6:	2300      	movs	r3, #0
 80147d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80147da:	4b43      	ldr	r3, [pc, #268]	@ (80148e8 <xTaskResumeAll+0x11c>)
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	2b00      	cmp	r3, #0
 80147e0:	d10d      	bne.n	80147fe <xTaskResumeAll+0x32>
	__asm volatile
 80147e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147e6:	b672      	cpsid	i
 80147e8:	f383 8811 	msr	BASEPRI, r3
 80147ec:	f3bf 8f6f 	isb	sy
 80147f0:	f3bf 8f4f 	dsb	sy
 80147f4:	b662      	cpsie	i
 80147f6:	603b      	str	r3, [r7, #0]
}
 80147f8:	bf00      	nop
 80147fa:	bf00      	nop
 80147fc:	e7fd      	b.n	80147fa <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80147fe:	f000 ff35 	bl	801566c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8014802:	4b39      	ldr	r3, [pc, #228]	@ (80148e8 <xTaskResumeAll+0x11c>)
 8014804:	681b      	ldr	r3, [r3, #0]
 8014806:	3b01      	subs	r3, #1
 8014808:	4a37      	ldr	r2, [pc, #220]	@ (80148e8 <xTaskResumeAll+0x11c>)
 801480a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801480c:	4b36      	ldr	r3, [pc, #216]	@ (80148e8 <xTaskResumeAll+0x11c>)
 801480e:	681b      	ldr	r3, [r3, #0]
 8014810:	2b00      	cmp	r3, #0
 8014812:	d161      	bne.n	80148d8 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8014814:	4b35      	ldr	r3, [pc, #212]	@ (80148ec <xTaskResumeAll+0x120>)
 8014816:	681b      	ldr	r3, [r3, #0]
 8014818:	2b00      	cmp	r3, #0
 801481a:	d05d      	beq.n	80148d8 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801481c:	e02e      	b.n	801487c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801481e:	4b34      	ldr	r3, [pc, #208]	@ (80148f0 <xTaskResumeAll+0x124>)
 8014820:	68db      	ldr	r3, [r3, #12]
 8014822:	68db      	ldr	r3, [r3, #12]
 8014824:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014826:	68fb      	ldr	r3, [r7, #12]
 8014828:	3318      	adds	r3, #24
 801482a:	4618      	mov	r0, r3
 801482c:	f7fe fb98 	bl	8012f60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014830:	68fb      	ldr	r3, [r7, #12]
 8014832:	3304      	adds	r3, #4
 8014834:	4618      	mov	r0, r3
 8014836:	f7fe fb93 	bl	8012f60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801483a:	68fb      	ldr	r3, [r7, #12]
 801483c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801483e:	2201      	movs	r2, #1
 8014840:	409a      	lsls	r2, r3
 8014842:	4b2c      	ldr	r3, [pc, #176]	@ (80148f4 <xTaskResumeAll+0x128>)
 8014844:	681b      	ldr	r3, [r3, #0]
 8014846:	4313      	orrs	r3, r2
 8014848:	4a2a      	ldr	r2, [pc, #168]	@ (80148f4 <xTaskResumeAll+0x128>)
 801484a:	6013      	str	r3, [r2, #0]
 801484c:	68fb      	ldr	r3, [r7, #12]
 801484e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014850:	4613      	mov	r3, r2
 8014852:	009b      	lsls	r3, r3, #2
 8014854:	4413      	add	r3, r2
 8014856:	009b      	lsls	r3, r3, #2
 8014858:	4a27      	ldr	r2, [pc, #156]	@ (80148f8 <xTaskResumeAll+0x12c>)
 801485a:	441a      	add	r2, r3
 801485c:	68fb      	ldr	r3, [r7, #12]
 801485e:	3304      	adds	r3, #4
 8014860:	4619      	mov	r1, r3
 8014862:	4610      	mov	r0, r2
 8014864:	f7fe fb1f 	bl	8012ea6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014868:	68fb      	ldr	r3, [r7, #12]
 801486a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801486c:	4b23      	ldr	r3, [pc, #140]	@ (80148fc <xTaskResumeAll+0x130>)
 801486e:	681b      	ldr	r3, [r3, #0]
 8014870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014872:	429a      	cmp	r2, r3
 8014874:	d302      	bcc.n	801487c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8014876:	4b22      	ldr	r3, [pc, #136]	@ (8014900 <xTaskResumeAll+0x134>)
 8014878:	2201      	movs	r2, #1
 801487a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801487c:	4b1c      	ldr	r3, [pc, #112]	@ (80148f0 <xTaskResumeAll+0x124>)
 801487e:	681b      	ldr	r3, [r3, #0]
 8014880:	2b00      	cmp	r3, #0
 8014882:	d1cc      	bne.n	801481e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8014884:	68fb      	ldr	r3, [r7, #12]
 8014886:	2b00      	cmp	r3, #0
 8014888:	d001      	beq.n	801488e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801488a:	f000 fb7f 	bl	8014f8c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 801488e:	4b1d      	ldr	r3, [pc, #116]	@ (8014904 <xTaskResumeAll+0x138>)
 8014890:	681b      	ldr	r3, [r3, #0]
 8014892:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	2b00      	cmp	r3, #0
 8014898:	d010      	beq.n	80148bc <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801489a:	f000 f859 	bl	8014950 <xTaskIncrementTick>
 801489e:	4603      	mov	r3, r0
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	d002      	beq.n	80148aa <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80148a4:	4b16      	ldr	r3, [pc, #88]	@ (8014900 <xTaskResumeAll+0x134>)
 80148a6:	2201      	movs	r2, #1
 80148a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80148aa:	687b      	ldr	r3, [r7, #4]
 80148ac:	3b01      	subs	r3, #1
 80148ae:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d1f1      	bne.n	801489a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80148b6:	4b13      	ldr	r3, [pc, #76]	@ (8014904 <xTaskResumeAll+0x138>)
 80148b8:	2200      	movs	r2, #0
 80148ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80148bc:	4b10      	ldr	r3, [pc, #64]	@ (8014900 <xTaskResumeAll+0x134>)
 80148be:	681b      	ldr	r3, [r3, #0]
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	d009      	beq.n	80148d8 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80148c4:	2301      	movs	r3, #1
 80148c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80148c8:	4b0f      	ldr	r3, [pc, #60]	@ (8014908 <xTaskResumeAll+0x13c>)
 80148ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80148ce:	601a      	str	r2, [r3, #0]
 80148d0:	f3bf 8f4f 	dsb	sy
 80148d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80148d8:	f000 fefe 	bl	80156d8 <vPortExitCritical>

	return xAlreadyYielded;
 80148dc:	68bb      	ldr	r3, [r7, #8]
}
 80148de:	4618      	mov	r0, r3
 80148e0:	3710      	adds	r7, #16
 80148e2:	46bd      	mov	sp, r7
 80148e4:	bd80      	pop	{r7, pc}
 80148e6:	bf00      	nop
 80148e8:	20001694 	.word	0x20001694
 80148ec:	2000166c 	.word	0x2000166c
 80148f0:	2000162c 	.word	0x2000162c
 80148f4:	20001674 	.word	0x20001674
 80148f8:	20001570 	.word	0x20001570
 80148fc:	2000156c 	.word	0x2000156c
 8014900:	20001680 	.word	0x20001680
 8014904:	2000167c 	.word	0x2000167c
 8014908:	e000ed04 	.word	0xe000ed04

0801490c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801490c:	b480      	push	{r7}
 801490e:	b083      	sub	sp, #12
 8014910:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8014912:	4b05      	ldr	r3, [pc, #20]	@ (8014928 <xTaskGetTickCount+0x1c>)
 8014914:	681b      	ldr	r3, [r3, #0]
 8014916:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8014918:	687b      	ldr	r3, [r7, #4]
}
 801491a:	4618      	mov	r0, r3
 801491c:	370c      	adds	r7, #12
 801491e:	46bd      	mov	sp, r7
 8014920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014924:	4770      	bx	lr
 8014926:	bf00      	nop
 8014928:	20001670 	.word	0x20001670

0801492c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801492c:	b580      	push	{r7, lr}
 801492e:	b082      	sub	sp, #8
 8014930:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014932:	f000 ff83 	bl	801583c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8014936:	2300      	movs	r3, #0
 8014938:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801493a:	4b04      	ldr	r3, [pc, #16]	@ (801494c <xTaskGetTickCountFromISR+0x20>)
 801493c:	681b      	ldr	r3, [r3, #0]
 801493e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014940:	683b      	ldr	r3, [r7, #0]
}
 8014942:	4618      	mov	r0, r3
 8014944:	3708      	adds	r7, #8
 8014946:	46bd      	mov	sp, r7
 8014948:	bd80      	pop	{r7, pc}
 801494a:	bf00      	nop
 801494c:	20001670 	.word	0x20001670

08014950 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8014950:	b580      	push	{r7, lr}
 8014952:	b086      	sub	sp, #24
 8014954:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8014956:	2300      	movs	r3, #0
 8014958:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801495a:	4b50      	ldr	r3, [pc, #320]	@ (8014a9c <xTaskIncrementTick+0x14c>)
 801495c:	681b      	ldr	r3, [r3, #0]
 801495e:	2b00      	cmp	r3, #0
 8014960:	f040 808b 	bne.w	8014a7a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8014964:	4b4e      	ldr	r3, [pc, #312]	@ (8014aa0 <xTaskIncrementTick+0x150>)
 8014966:	681b      	ldr	r3, [r3, #0]
 8014968:	3301      	adds	r3, #1
 801496a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801496c:	4a4c      	ldr	r2, [pc, #304]	@ (8014aa0 <xTaskIncrementTick+0x150>)
 801496e:	693b      	ldr	r3, [r7, #16]
 8014970:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8014972:	693b      	ldr	r3, [r7, #16]
 8014974:	2b00      	cmp	r3, #0
 8014976:	d123      	bne.n	80149c0 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8014978:	4b4a      	ldr	r3, [pc, #296]	@ (8014aa4 <xTaskIncrementTick+0x154>)
 801497a:	681b      	ldr	r3, [r3, #0]
 801497c:	681b      	ldr	r3, [r3, #0]
 801497e:	2b00      	cmp	r3, #0
 8014980:	d00d      	beq.n	801499e <xTaskIncrementTick+0x4e>
	__asm volatile
 8014982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014986:	b672      	cpsid	i
 8014988:	f383 8811 	msr	BASEPRI, r3
 801498c:	f3bf 8f6f 	isb	sy
 8014990:	f3bf 8f4f 	dsb	sy
 8014994:	b662      	cpsie	i
 8014996:	603b      	str	r3, [r7, #0]
}
 8014998:	bf00      	nop
 801499a:	bf00      	nop
 801499c:	e7fd      	b.n	801499a <xTaskIncrementTick+0x4a>
 801499e:	4b41      	ldr	r3, [pc, #260]	@ (8014aa4 <xTaskIncrementTick+0x154>)
 80149a0:	681b      	ldr	r3, [r3, #0]
 80149a2:	60fb      	str	r3, [r7, #12]
 80149a4:	4b40      	ldr	r3, [pc, #256]	@ (8014aa8 <xTaskIncrementTick+0x158>)
 80149a6:	681b      	ldr	r3, [r3, #0]
 80149a8:	4a3e      	ldr	r2, [pc, #248]	@ (8014aa4 <xTaskIncrementTick+0x154>)
 80149aa:	6013      	str	r3, [r2, #0]
 80149ac:	4a3e      	ldr	r2, [pc, #248]	@ (8014aa8 <xTaskIncrementTick+0x158>)
 80149ae:	68fb      	ldr	r3, [r7, #12]
 80149b0:	6013      	str	r3, [r2, #0]
 80149b2:	4b3e      	ldr	r3, [pc, #248]	@ (8014aac <xTaskIncrementTick+0x15c>)
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	3301      	adds	r3, #1
 80149b8:	4a3c      	ldr	r2, [pc, #240]	@ (8014aac <xTaskIncrementTick+0x15c>)
 80149ba:	6013      	str	r3, [r2, #0]
 80149bc:	f000 fae6 	bl	8014f8c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80149c0:	4b3b      	ldr	r3, [pc, #236]	@ (8014ab0 <xTaskIncrementTick+0x160>)
 80149c2:	681b      	ldr	r3, [r3, #0]
 80149c4:	693a      	ldr	r2, [r7, #16]
 80149c6:	429a      	cmp	r2, r3
 80149c8:	d348      	bcc.n	8014a5c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80149ca:	4b36      	ldr	r3, [pc, #216]	@ (8014aa4 <xTaskIncrementTick+0x154>)
 80149cc:	681b      	ldr	r3, [r3, #0]
 80149ce:	681b      	ldr	r3, [r3, #0]
 80149d0:	2b00      	cmp	r3, #0
 80149d2:	d104      	bne.n	80149de <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80149d4:	4b36      	ldr	r3, [pc, #216]	@ (8014ab0 <xTaskIncrementTick+0x160>)
 80149d6:	f04f 32ff 	mov.w	r2, #4294967295
 80149da:	601a      	str	r2, [r3, #0]
					break;
 80149dc:	e03e      	b.n	8014a5c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80149de:	4b31      	ldr	r3, [pc, #196]	@ (8014aa4 <xTaskIncrementTick+0x154>)
 80149e0:	681b      	ldr	r3, [r3, #0]
 80149e2:	68db      	ldr	r3, [r3, #12]
 80149e4:	68db      	ldr	r3, [r3, #12]
 80149e6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80149e8:	68bb      	ldr	r3, [r7, #8]
 80149ea:	685b      	ldr	r3, [r3, #4]
 80149ec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80149ee:	693a      	ldr	r2, [r7, #16]
 80149f0:	687b      	ldr	r3, [r7, #4]
 80149f2:	429a      	cmp	r2, r3
 80149f4:	d203      	bcs.n	80149fe <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80149f6:	4a2e      	ldr	r2, [pc, #184]	@ (8014ab0 <xTaskIncrementTick+0x160>)
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80149fc:	e02e      	b.n	8014a5c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80149fe:	68bb      	ldr	r3, [r7, #8]
 8014a00:	3304      	adds	r3, #4
 8014a02:	4618      	mov	r0, r3
 8014a04:	f7fe faac 	bl	8012f60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014a08:	68bb      	ldr	r3, [r7, #8]
 8014a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	d004      	beq.n	8014a1a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014a10:	68bb      	ldr	r3, [r7, #8]
 8014a12:	3318      	adds	r3, #24
 8014a14:	4618      	mov	r0, r3
 8014a16:	f7fe faa3 	bl	8012f60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8014a1a:	68bb      	ldr	r3, [r7, #8]
 8014a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a1e:	2201      	movs	r2, #1
 8014a20:	409a      	lsls	r2, r3
 8014a22:	4b24      	ldr	r3, [pc, #144]	@ (8014ab4 <xTaskIncrementTick+0x164>)
 8014a24:	681b      	ldr	r3, [r3, #0]
 8014a26:	4313      	orrs	r3, r2
 8014a28:	4a22      	ldr	r2, [pc, #136]	@ (8014ab4 <xTaskIncrementTick+0x164>)
 8014a2a:	6013      	str	r3, [r2, #0]
 8014a2c:	68bb      	ldr	r3, [r7, #8]
 8014a2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014a30:	4613      	mov	r3, r2
 8014a32:	009b      	lsls	r3, r3, #2
 8014a34:	4413      	add	r3, r2
 8014a36:	009b      	lsls	r3, r3, #2
 8014a38:	4a1f      	ldr	r2, [pc, #124]	@ (8014ab8 <xTaskIncrementTick+0x168>)
 8014a3a:	441a      	add	r2, r3
 8014a3c:	68bb      	ldr	r3, [r7, #8]
 8014a3e:	3304      	adds	r3, #4
 8014a40:	4619      	mov	r1, r3
 8014a42:	4610      	mov	r0, r2
 8014a44:	f7fe fa2f 	bl	8012ea6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014a48:	68bb      	ldr	r3, [r7, #8]
 8014a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8014abc <xTaskIncrementTick+0x16c>)
 8014a4e:	681b      	ldr	r3, [r3, #0]
 8014a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a52:	429a      	cmp	r2, r3
 8014a54:	d3b9      	bcc.n	80149ca <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8014a56:	2301      	movs	r3, #1
 8014a58:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014a5a:	e7b6      	b.n	80149ca <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8014a5c:	4b17      	ldr	r3, [pc, #92]	@ (8014abc <xTaskIncrementTick+0x16c>)
 8014a5e:	681b      	ldr	r3, [r3, #0]
 8014a60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014a62:	4915      	ldr	r1, [pc, #84]	@ (8014ab8 <xTaskIncrementTick+0x168>)
 8014a64:	4613      	mov	r3, r2
 8014a66:	009b      	lsls	r3, r3, #2
 8014a68:	4413      	add	r3, r2
 8014a6a:	009b      	lsls	r3, r3, #2
 8014a6c:	440b      	add	r3, r1
 8014a6e:	681b      	ldr	r3, [r3, #0]
 8014a70:	2b01      	cmp	r3, #1
 8014a72:	d907      	bls.n	8014a84 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8014a74:	2301      	movs	r3, #1
 8014a76:	617b      	str	r3, [r7, #20]
 8014a78:	e004      	b.n	8014a84 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8014a7a:	4b11      	ldr	r3, [pc, #68]	@ (8014ac0 <xTaskIncrementTick+0x170>)
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	3301      	adds	r3, #1
 8014a80:	4a0f      	ldr	r2, [pc, #60]	@ (8014ac0 <xTaskIncrementTick+0x170>)
 8014a82:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8014a84:	4b0f      	ldr	r3, [pc, #60]	@ (8014ac4 <xTaskIncrementTick+0x174>)
 8014a86:	681b      	ldr	r3, [r3, #0]
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d001      	beq.n	8014a90 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8014a8c:	2301      	movs	r3, #1
 8014a8e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8014a90:	697b      	ldr	r3, [r7, #20]
}
 8014a92:	4618      	mov	r0, r3
 8014a94:	3718      	adds	r7, #24
 8014a96:	46bd      	mov	sp, r7
 8014a98:	bd80      	pop	{r7, pc}
 8014a9a:	bf00      	nop
 8014a9c:	20001694 	.word	0x20001694
 8014aa0:	20001670 	.word	0x20001670
 8014aa4:	20001624 	.word	0x20001624
 8014aa8:	20001628 	.word	0x20001628
 8014aac:	20001684 	.word	0x20001684
 8014ab0:	2000168c 	.word	0x2000168c
 8014ab4:	20001674 	.word	0x20001674
 8014ab8:	20001570 	.word	0x20001570
 8014abc:	2000156c 	.word	0x2000156c
 8014ac0:	2000167c 	.word	0x2000167c
 8014ac4:	20001680 	.word	0x20001680

08014ac8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014ac8:	b580      	push	{r7, lr}
 8014aca:	b088      	sub	sp, #32
 8014acc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014ace:	4b3d      	ldr	r3, [pc, #244]	@ (8014bc4 <vTaskSwitchContext+0xfc>)
 8014ad0:	681b      	ldr	r3, [r3, #0]
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d003      	beq.n	8014ade <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014ad6:	4b3c      	ldr	r3, [pc, #240]	@ (8014bc8 <vTaskSwitchContext+0x100>)
 8014ad8:	2201      	movs	r2, #1
 8014ada:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014adc:	e06e      	b.n	8014bbc <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8014ade:	4b3a      	ldr	r3, [pc, #232]	@ (8014bc8 <vTaskSwitchContext+0x100>)
 8014ae0:	2200      	movs	r2, #0
 8014ae2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8014ae4:	4b39      	ldr	r3, [pc, #228]	@ (8014bcc <vTaskSwitchContext+0x104>)
 8014ae6:	681b      	ldr	r3, [r3, #0]
 8014ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014aea:	61fb      	str	r3, [r7, #28]
 8014aec:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8014af0:	61bb      	str	r3, [r7, #24]
 8014af2:	69fb      	ldr	r3, [r7, #28]
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	69ba      	ldr	r2, [r7, #24]
 8014af8:	429a      	cmp	r2, r3
 8014afa:	d111      	bne.n	8014b20 <vTaskSwitchContext+0x58>
 8014afc:	69fb      	ldr	r3, [r7, #28]
 8014afe:	3304      	adds	r3, #4
 8014b00:	681b      	ldr	r3, [r3, #0]
 8014b02:	69ba      	ldr	r2, [r7, #24]
 8014b04:	429a      	cmp	r2, r3
 8014b06:	d10b      	bne.n	8014b20 <vTaskSwitchContext+0x58>
 8014b08:	69fb      	ldr	r3, [r7, #28]
 8014b0a:	3308      	adds	r3, #8
 8014b0c:	681b      	ldr	r3, [r3, #0]
 8014b0e:	69ba      	ldr	r2, [r7, #24]
 8014b10:	429a      	cmp	r2, r3
 8014b12:	d105      	bne.n	8014b20 <vTaskSwitchContext+0x58>
 8014b14:	69fb      	ldr	r3, [r7, #28]
 8014b16:	330c      	adds	r3, #12
 8014b18:	681b      	ldr	r3, [r3, #0]
 8014b1a:	69ba      	ldr	r2, [r7, #24]
 8014b1c:	429a      	cmp	r2, r3
 8014b1e:	d008      	beq.n	8014b32 <vTaskSwitchContext+0x6a>
 8014b20:	4b2a      	ldr	r3, [pc, #168]	@ (8014bcc <vTaskSwitchContext+0x104>)
 8014b22:	681a      	ldr	r2, [r3, #0]
 8014b24:	4b29      	ldr	r3, [pc, #164]	@ (8014bcc <vTaskSwitchContext+0x104>)
 8014b26:	681b      	ldr	r3, [r3, #0]
 8014b28:	3334      	adds	r3, #52	@ 0x34
 8014b2a:	4619      	mov	r1, r3
 8014b2c:	4610      	mov	r0, r2
 8014b2e:	f7ee fcb2 	bl	8003496 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014b32:	4b27      	ldr	r3, [pc, #156]	@ (8014bd0 <vTaskSwitchContext+0x108>)
 8014b34:	681b      	ldr	r3, [r3, #0]
 8014b36:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8014b38:	68fb      	ldr	r3, [r7, #12]
 8014b3a:	fab3 f383 	clz	r3, r3
 8014b3e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8014b40:	7afb      	ldrb	r3, [r7, #11]
 8014b42:	f1c3 031f 	rsb	r3, r3, #31
 8014b46:	617b      	str	r3, [r7, #20]
 8014b48:	4922      	ldr	r1, [pc, #136]	@ (8014bd4 <vTaskSwitchContext+0x10c>)
 8014b4a:	697a      	ldr	r2, [r7, #20]
 8014b4c:	4613      	mov	r3, r2
 8014b4e:	009b      	lsls	r3, r3, #2
 8014b50:	4413      	add	r3, r2
 8014b52:	009b      	lsls	r3, r3, #2
 8014b54:	440b      	add	r3, r1
 8014b56:	681b      	ldr	r3, [r3, #0]
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d10d      	bne.n	8014b78 <vTaskSwitchContext+0xb0>
	__asm volatile
 8014b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b60:	b672      	cpsid	i
 8014b62:	f383 8811 	msr	BASEPRI, r3
 8014b66:	f3bf 8f6f 	isb	sy
 8014b6a:	f3bf 8f4f 	dsb	sy
 8014b6e:	b662      	cpsie	i
 8014b70:	607b      	str	r3, [r7, #4]
}
 8014b72:	bf00      	nop
 8014b74:	bf00      	nop
 8014b76:	e7fd      	b.n	8014b74 <vTaskSwitchContext+0xac>
 8014b78:	697a      	ldr	r2, [r7, #20]
 8014b7a:	4613      	mov	r3, r2
 8014b7c:	009b      	lsls	r3, r3, #2
 8014b7e:	4413      	add	r3, r2
 8014b80:	009b      	lsls	r3, r3, #2
 8014b82:	4a14      	ldr	r2, [pc, #80]	@ (8014bd4 <vTaskSwitchContext+0x10c>)
 8014b84:	4413      	add	r3, r2
 8014b86:	613b      	str	r3, [r7, #16]
 8014b88:	693b      	ldr	r3, [r7, #16]
 8014b8a:	685b      	ldr	r3, [r3, #4]
 8014b8c:	685a      	ldr	r2, [r3, #4]
 8014b8e:	693b      	ldr	r3, [r7, #16]
 8014b90:	605a      	str	r2, [r3, #4]
 8014b92:	693b      	ldr	r3, [r7, #16]
 8014b94:	685a      	ldr	r2, [r3, #4]
 8014b96:	693b      	ldr	r3, [r7, #16]
 8014b98:	3308      	adds	r3, #8
 8014b9a:	429a      	cmp	r2, r3
 8014b9c:	d104      	bne.n	8014ba8 <vTaskSwitchContext+0xe0>
 8014b9e:	693b      	ldr	r3, [r7, #16]
 8014ba0:	685b      	ldr	r3, [r3, #4]
 8014ba2:	685a      	ldr	r2, [r3, #4]
 8014ba4:	693b      	ldr	r3, [r7, #16]
 8014ba6:	605a      	str	r2, [r3, #4]
 8014ba8:	693b      	ldr	r3, [r7, #16]
 8014baa:	685b      	ldr	r3, [r3, #4]
 8014bac:	68db      	ldr	r3, [r3, #12]
 8014bae:	4a07      	ldr	r2, [pc, #28]	@ (8014bcc <vTaskSwitchContext+0x104>)
 8014bb0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8014bb2:	4b06      	ldr	r3, [pc, #24]	@ (8014bcc <vTaskSwitchContext+0x104>)
 8014bb4:	681b      	ldr	r3, [r3, #0]
 8014bb6:	334c      	adds	r3, #76	@ 0x4c
 8014bb8:	4a07      	ldr	r2, [pc, #28]	@ (8014bd8 <vTaskSwitchContext+0x110>)
 8014bba:	6013      	str	r3, [r2, #0]
}
 8014bbc:	bf00      	nop
 8014bbe:	3720      	adds	r7, #32
 8014bc0:	46bd      	mov	sp, r7
 8014bc2:	bd80      	pop	{r7, pc}
 8014bc4:	20001694 	.word	0x20001694
 8014bc8:	20001680 	.word	0x20001680
 8014bcc:	2000156c 	.word	0x2000156c
 8014bd0:	20001674 	.word	0x20001674
 8014bd4:	20001570 	.word	0x20001570
 8014bd8:	200000ac 	.word	0x200000ac

08014bdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014bdc:	b580      	push	{r7, lr}
 8014bde:	b084      	sub	sp, #16
 8014be0:	af00      	add	r7, sp, #0
 8014be2:	6078      	str	r0, [r7, #4]
 8014be4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	d10d      	bne.n	8014c08 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8014bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bf0:	b672      	cpsid	i
 8014bf2:	f383 8811 	msr	BASEPRI, r3
 8014bf6:	f3bf 8f6f 	isb	sy
 8014bfa:	f3bf 8f4f 	dsb	sy
 8014bfe:	b662      	cpsie	i
 8014c00:	60fb      	str	r3, [r7, #12]
}
 8014c02:	bf00      	nop
 8014c04:	bf00      	nop
 8014c06:	e7fd      	b.n	8014c04 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014c08:	4b07      	ldr	r3, [pc, #28]	@ (8014c28 <vTaskPlaceOnEventList+0x4c>)
 8014c0a:	681b      	ldr	r3, [r3, #0]
 8014c0c:	3318      	adds	r3, #24
 8014c0e:	4619      	mov	r1, r3
 8014c10:	6878      	ldr	r0, [r7, #4]
 8014c12:	f7fe f96c 	bl	8012eee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014c16:	2101      	movs	r1, #1
 8014c18:	6838      	ldr	r0, [r7, #0]
 8014c1a:	f000 fbb5 	bl	8015388 <prvAddCurrentTaskToDelayedList>
}
 8014c1e:	bf00      	nop
 8014c20:	3710      	adds	r7, #16
 8014c22:	46bd      	mov	sp, r7
 8014c24:	bd80      	pop	{r7, pc}
 8014c26:	bf00      	nop
 8014c28:	2000156c 	.word	0x2000156c

08014c2c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8014c2c:	b580      	push	{r7, lr}
 8014c2e:	b086      	sub	sp, #24
 8014c30:	af00      	add	r7, sp, #0
 8014c32:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	68db      	ldr	r3, [r3, #12]
 8014c38:	68db      	ldr	r3, [r3, #12]
 8014c3a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8014c3c:	693b      	ldr	r3, [r7, #16]
 8014c3e:	2b00      	cmp	r3, #0
 8014c40:	d10d      	bne.n	8014c5e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8014c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c46:	b672      	cpsid	i
 8014c48:	f383 8811 	msr	BASEPRI, r3
 8014c4c:	f3bf 8f6f 	isb	sy
 8014c50:	f3bf 8f4f 	dsb	sy
 8014c54:	b662      	cpsie	i
 8014c56:	60fb      	str	r3, [r7, #12]
}
 8014c58:	bf00      	nop
 8014c5a:	bf00      	nop
 8014c5c:	e7fd      	b.n	8014c5a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8014c5e:	693b      	ldr	r3, [r7, #16]
 8014c60:	3318      	adds	r3, #24
 8014c62:	4618      	mov	r0, r3
 8014c64:	f7fe f97c 	bl	8012f60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014c68:	4b1d      	ldr	r3, [pc, #116]	@ (8014ce0 <xTaskRemoveFromEventList+0xb4>)
 8014c6a:	681b      	ldr	r3, [r3, #0]
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	d11c      	bne.n	8014caa <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014c70:	693b      	ldr	r3, [r7, #16]
 8014c72:	3304      	adds	r3, #4
 8014c74:	4618      	mov	r0, r3
 8014c76:	f7fe f973 	bl	8012f60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8014c7a:	693b      	ldr	r3, [r7, #16]
 8014c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c7e:	2201      	movs	r2, #1
 8014c80:	409a      	lsls	r2, r3
 8014c82:	4b18      	ldr	r3, [pc, #96]	@ (8014ce4 <xTaskRemoveFromEventList+0xb8>)
 8014c84:	681b      	ldr	r3, [r3, #0]
 8014c86:	4313      	orrs	r3, r2
 8014c88:	4a16      	ldr	r2, [pc, #88]	@ (8014ce4 <xTaskRemoveFromEventList+0xb8>)
 8014c8a:	6013      	str	r3, [r2, #0]
 8014c8c:	693b      	ldr	r3, [r7, #16]
 8014c8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014c90:	4613      	mov	r3, r2
 8014c92:	009b      	lsls	r3, r3, #2
 8014c94:	4413      	add	r3, r2
 8014c96:	009b      	lsls	r3, r3, #2
 8014c98:	4a13      	ldr	r2, [pc, #76]	@ (8014ce8 <xTaskRemoveFromEventList+0xbc>)
 8014c9a:	441a      	add	r2, r3
 8014c9c:	693b      	ldr	r3, [r7, #16]
 8014c9e:	3304      	adds	r3, #4
 8014ca0:	4619      	mov	r1, r3
 8014ca2:	4610      	mov	r0, r2
 8014ca4:	f7fe f8ff 	bl	8012ea6 <vListInsertEnd>
 8014ca8:	e005      	b.n	8014cb6 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014caa:	693b      	ldr	r3, [r7, #16]
 8014cac:	3318      	adds	r3, #24
 8014cae:	4619      	mov	r1, r3
 8014cb0:	480e      	ldr	r0, [pc, #56]	@ (8014cec <xTaskRemoveFromEventList+0xc0>)
 8014cb2:	f7fe f8f8 	bl	8012ea6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014cb6:	693b      	ldr	r3, [r7, #16]
 8014cb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014cba:	4b0d      	ldr	r3, [pc, #52]	@ (8014cf0 <xTaskRemoveFromEventList+0xc4>)
 8014cbc:	681b      	ldr	r3, [r3, #0]
 8014cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014cc0:	429a      	cmp	r2, r3
 8014cc2:	d905      	bls.n	8014cd0 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8014cc4:	2301      	movs	r3, #1
 8014cc6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8014cf4 <xTaskRemoveFromEventList+0xc8>)
 8014cca:	2201      	movs	r2, #1
 8014ccc:	601a      	str	r2, [r3, #0]
 8014cce:	e001      	b.n	8014cd4 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8014cd0:	2300      	movs	r3, #0
 8014cd2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8014cd4:	697b      	ldr	r3, [r7, #20]
}
 8014cd6:	4618      	mov	r0, r3
 8014cd8:	3718      	adds	r7, #24
 8014cda:	46bd      	mov	sp, r7
 8014cdc:	bd80      	pop	{r7, pc}
 8014cde:	bf00      	nop
 8014ce0:	20001694 	.word	0x20001694
 8014ce4:	20001674 	.word	0x20001674
 8014ce8:	20001570 	.word	0x20001570
 8014cec:	2000162c 	.word	0x2000162c
 8014cf0:	2000156c 	.word	0x2000156c
 8014cf4:	20001680 	.word	0x20001680

08014cf8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8014cf8:	b480      	push	{r7}
 8014cfa:	b083      	sub	sp, #12
 8014cfc:	af00      	add	r7, sp, #0
 8014cfe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8014d00:	4b06      	ldr	r3, [pc, #24]	@ (8014d1c <vTaskInternalSetTimeOutState+0x24>)
 8014d02:	681a      	ldr	r2, [r3, #0]
 8014d04:	687b      	ldr	r3, [r7, #4]
 8014d06:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014d08:	4b05      	ldr	r3, [pc, #20]	@ (8014d20 <vTaskInternalSetTimeOutState+0x28>)
 8014d0a:	681a      	ldr	r2, [r3, #0]
 8014d0c:	687b      	ldr	r3, [r7, #4]
 8014d0e:	605a      	str	r2, [r3, #4]
}
 8014d10:	bf00      	nop
 8014d12:	370c      	adds	r7, #12
 8014d14:	46bd      	mov	sp, r7
 8014d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d1a:	4770      	bx	lr
 8014d1c:	20001684 	.word	0x20001684
 8014d20:	20001670 	.word	0x20001670

08014d24 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8014d24:	b580      	push	{r7, lr}
 8014d26:	b088      	sub	sp, #32
 8014d28:	af00      	add	r7, sp, #0
 8014d2a:	6078      	str	r0, [r7, #4]
 8014d2c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d10d      	bne.n	8014d50 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8014d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d38:	b672      	cpsid	i
 8014d3a:	f383 8811 	msr	BASEPRI, r3
 8014d3e:	f3bf 8f6f 	isb	sy
 8014d42:	f3bf 8f4f 	dsb	sy
 8014d46:	b662      	cpsie	i
 8014d48:	613b      	str	r3, [r7, #16]
}
 8014d4a:	bf00      	nop
 8014d4c:	bf00      	nop
 8014d4e:	e7fd      	b.n	8014d4c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8014d50:	683b      	ldr	r3, [r7, #0]
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	d10d      	bne.n	8014d72 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8014d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d5a:	b672      	cpsid	i
 8014d5c:	f383 8811 	msr	BASEPRI, r3
 8014d60:	f3bf 8f6f 	isb	sy
 8014d64:	f3bf 8f4f 	dsb	sy
 8014d68:	b662      	cpsie	i
 8014d6a:	60fb      	str	r3, [r7, #12]
}
 8014d6c:	bf00      	nop
 8014d6e:	bf00      	nop
 8014d70:	e7fd      	b.n	8014d6e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8014d72:	f000 fc7b 	bl	801566c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8014d76:	4b1d      	ldr	r3, [pc, #116]	@ (8014dec <xTaskCheckForTimeOut+0xc8>)
 8014d78:	681b      	ldr	r3, [r3, #0]
 8014d7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8014d7c:	687b      	ldr	r3, [r7, #4]
 8014d7e:	685b      	ldr	r3, [r3, #4]
 8014d80:	69ba      	ldr	r2, [r7, #24]
 8014d82:	1ad3      	subs	r3, r2, r3
 8014d84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8014d86:	683b      	ldr	r3, [r7, #0]
 8014d88:	681b      	ldr	r3, [r3, #0]
 8014d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d8e:	d102      	bne.n	8014d96 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8014d90:	2300      	movs	r3, #0
 8014d92:	61fb      	str	r3, [r7, #28]
 8014d94:	e023      	b.n	8014dde <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	681a      	ldr	r2, [r3, #0]
 8014d9a:	4b15      	ldr	r3, [pc, #84]	@ (8014df0 <xTaskCheckForTimeOut+0xcc>)
 8014d9c:	681b      	ldr	r3, [r3, #0]
 8014d9e:	429a      	cmp	r2, r3
 8014da0:	d007      	beq.n	8014db2 <xTaskCheckForTimeOut+0x8e>
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	685b      	ldr	r3, [r3, #4]
 8014da6:	69ba      	ldr	r2, [r7, #24]
 8014da8:	429a      	cmp	r2, r3
 8014daa:	d302      	bcc.n	8014db2 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8014dac:	2301      	movs	r3, #1
 8014dae:	61fb      	str	r3, [r7, #28]
 8014db0:	e015      	b.n	8014dde <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014db2:	683b      	ldr	r3, [r7, #0]
 8014db4:	681b      	ldr	r3, [r3, #0]
 8014db6:	697a      	ldr	r2, [r7, #20]
 8014db8:	429a      	cmp	r2, r3
 8014dba:	d20b      	bcs.n	8014dd4 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8014dbc:	683b      	ldr	r3, [r7, #0]
 8014dbe:	681a      	ldr	r2, [r3, #0]
 8014dc0:	697b      	ldr	r3, [r7, #20]
 8014dc2:	1ad2      	subs	r2, r2, r3
 8014dc4:	683b      	ldr	r3, [r7, #0]
 8014dc6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014dc8:	6878      	ldr	r0, [r7, #4]
 8014dca:	f7ff ff95 	bl	8014cf8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8014dce:	2300      	movs	r3, #0
 8014dd0:	61fb      	str	r3, [r7, #28]
 8014dd2:	e004      	b.n	8014dde <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8014dd4:	683b      	ldr	r3, [r7, #0]
 8014dd6:	2200      	movs	r2, #0
 8014dd8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8014dda:	2301      	movs	r3, #1
 8014ddc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8014dde:	f000 fc7b 	bl	80156d8 <vPortExitCritical>

	return xReturn;
 8014de2:	69fb      	ldr	r3, [r7, #28]
}
 8014de4:	4618      	mov	r0, r3
 8014de6:	3720      	adds	r7, #32
 8014de8:	46bd      	mov	sp, r7
 8014dea:	bd80      	pop	{r7, pc}
 8014dec:	20001670 	.word	0x20001670
 8014df0:	20001684 	.word	0x20001684

08014df4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014df4:	b480      	push	{r7}
 8014df6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014df8:	4b03      	ldr	r3, [pc, #12]	@ (8014e08 <vTaskMissedYield+0x14>)
 8014dfa:	2201      	movs	r2, #1
 8014dfc:	601a      	str	r2, [r3, #0]
}
 8014dfe:	bf00      	nop
 8014e00:	46bd      	mov	sp, r7
 8014e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e06:	4770      	bx	lr
 8014e08:	20001680 	.word	0x20001680

08014e0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014e0c:	b580      	push	{r7, lr}
 8014e0e:	b082      	sub	sp, #8
 8014e10:	af00      	add	r7, sp, #0
 8014e12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014e14:	f000 f854 	bl	8014ec0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014e18:	4b07      	ldr	r3, [pc, #28]	@ (8014e38 <prvIdleTask+0x2c>)
 8014e1a:	681b      	ldr	r3, [r3, #0]
 8014e1c:	2b01      	cmp	r3, #1
 8014e1e:	d907      	bls.n	8014e30 <prvIdleTask+0x24>
			{
				taskYIELD();
 8014e20:	4b06      	ldr	r3, [pc, #24]	@ (8014e3c <prvIdleTask+0x30>)
 8014e22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014e26:	601a      	str	r2, [r3, #0]
 8014e28:	f3bf 8f4f 	dsb	sy
 8014e2c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8014e30:	f7ee fb2a 	bl	8003488 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8014e34:	e7ee      	b.n	8014e14 <prvIdleTask+0x8>
 8014e36:	bf00      	nop
 8014e38:	20001570 	.word	0x20001570
 8014e3c:	e000ed04 	.word	0xe000ed04

08014e40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014e40:	b580      	push	{r7, lr}
 8014e42:	b082      	sub	sp, #8
 8014e44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014e46:	2300      	movs	r3, #0
 8014e48:	607b      	str	r3, [r7, #4]
 8014e4a:	e00c      	b.n	8014e66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014e4c:	687a      	ldr	r2, [r7, #4]
 8014e4e:	4613      	mov	r3, r2
 8014e50:	009b      	lsls	r3, r3, #2
 8014e52:	4413      	add	r3, r2
 8014e54:	009b      	lsls	r3, r3, #2
 8014e56:	4a12      	ldr	r2, [pc, #72]	@ (8014ea0 <prvInitialiseTaskLists+0x60>)
 8014e58:	4413      	add	r3, r2
 8014e5a:	4618      	mov	r0, r3
 8014e5c:	f7fd fff6 	bl	8012e4c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	3301      	adds	r3, #1
 8014e64:	607b      	str	r3, [r7, #4]
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	2b06      	cmp	r3, #6
 8014e6a:	d9ef      	bls.n	8014e4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014e6c:	480d      	ldr	r0, [pc, #52]	@ (8014ea4 <prvInitialiseTaskLists+0x64>)
 8014e6e:	f7fd ffed 	bl	8012e4c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014e72:	480d      	ldr	r0, [pc, #52]	@ (8014ea8 <prvInitialiseTaskLists+0x68>)
 8014e74:	f7fd ffea 	bl	8012e4c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014e78:	480c      	ldr	r0, [pc, #48]	@ (8014eac <prvInitialiseTaskLists+0x6c>)
 8014e7a:	f7fd ffe7 	bl	8012e4c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8014e7e:	480c      	ldr	r0, [pc, #48]	@ (8014eb0 <prvInitialiseTaskLists+0x70>)
 8014e80:	f7fd ffe4 	bl	8012e4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014e84:	480b      	ldr	r0, [pc, #44]	@ (8014eb4 <prvInitialiseTaskLists+0x74>)
 8014e86:	f7fd ffe1 	bl	8012e4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8014eb8 <prvInitialiseTaskLists+0x78>)
 8014e8c:	4a05      	ldr	r2, [pc, #20]	@ (8014ea4 <prvInitialiseTaskLists+0x64>)
 8014e8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014e90:	4b0a      	ldr	r3, [pc, #40]	@ (8014ebc <prvInitialiseTaskLists+0x7c>)
 8014e92:	4a05      	ldr	r2, [pc, #20]	@ (8014ea8 <prvInitialiseTaskLists+0x68>)
 8014e94:	601a      	str	r2, [r3, #0]
}
 8014e96:	bf00      	nop
 8014e98:	3708      	adds	r7, #8
 8014e9a:	46bd      	mov	sp, r7
 8014e9c:	bd80      	pop	{r7, pc}
 8014e9e:	bf00      	nop
 8014ea0:	20001570 	.word	0x20001570
 8014ea4:	200015fc 	.word	0x200015fc
 8014ea8:	20001610 	.word	0x20001610
 8014eac:	2000162c 	.word	0x2000162c
 8014eb0:	20001640 	.word	0x20001640
 8014eb4:	20001658 	.word	0x20001658
 8014eb8:	20001624 	.word	0x20001624
 8014ebc:	20001628 	.word	0x20001628

08014ec0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014ec0:	b580      	push	{r7, lr}
 8014ec2:	b082      	sub	sp, #8
 8014ec4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014ec6:	e019      	b.n	8014efc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014ec8:	f000 fbd0 	bl	801566c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014ecc:	4b10      	ldr	r3, [pc, #64]	@ (8014f10 <prvCheckTasksWaitingTermination+0x50>)
 8014ece:	68db      	ldr	r3, [r3, #12]
 8014ed0:	68db      	ldr	r3, [r3, #12]
 8014ed2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	3304      	adds	r3, #4
 8014ed8:	4618      	mov	r0, r3
 8014eda:	f7fe f841 	bl	8012f60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014ede:	4b0d      	ldr	r3, [pc, #52]	@ (8014f14 <prvCheckTasksWaitingTermination+0x54>)
 8014ee0:	681b      	ldr	r3, [r3, #0]
 8014ee2:	3b01      	subs	r3, #1
 8014ee4:	4a0b      	ldr	r2, [pc, #44]	@ (8014f14 <prvCheckTasksWaitingTermination+0x54>)
 8014ee6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8014f18 <prvCheckTasksWaitingTermination+0x58>)
 8014eea:	681b      	ldr	r3, [r3, #0]
 8014eec:	3b01      	subs	r3, #1
 8014eee:	4a0a      	ldr	r2, [pc, #40]	@ (8014f18 <prvCheckTasksWaitingTermination+0x58>)
 8014ef0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014ef2:	f000 fbf1 	bl	80156d8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8014ef6:	6878      	ldr	r0, [r7, #4]
 8014ef8:	f000 f810 	bl	8014f1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014efc:	4b06      	ldr	r3, [pc, #24]	@ (8014f18 <prvCheckTasksWaitingTermination+0x58>)
 8014efe:	681b      	ldr	r3, [r3, #0]
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	d1e1      	bne.n	8014ec8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014f04:	bf00      	nop
 8014f06:	bf00      	nop
 8014f08:	3708      	adds	r7, #8
 8014f0a:	46bd      	mov	sp, r7
 8014f0c:	bd80      	pop	{r7, pc}
 8014f0e:	bf00      	nop
 8014f10:	20001640 	.word	0x20001640
 8014f14:	2000166c 	.word	0x2000166c
 8014f18:	20001654 	.word	0x20001654

08014f1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014f1c:	b580      	push	{r7, lr}
 8014f1e:	b084      	sub	sp, #16
 8014f20:	af00      	add	r7, sp, #0
 8014f22:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	334c      	adds	r3, #76	@ 0x4c
 8014f28:	4618      	mov	r0, r3
 8014f2a:	f001 f8ed 	bl	8016108 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014f2e:	687b      	ldr	r3, [r7, #4]
 8014f30:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	d108      	bne.n	8014f4a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014f3c:	4618      	mov	r0, r3
 8014f3e:	f000 fd95 	bl	8015a6c <vPortFree>
				vPortFree( pxTCB );
 8014f42:	6878      	ldr	r0, [r7, #4]
 8014f44:	f000 fd92 	bl	8015a6c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8014f48:	e01b      	b.n	8014f82 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8014f50:	2b01      	cmp	r3, #1
 8014f52:	d103      	bne.n	8014f5c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8014f54:	6878      	ldr	r0, [r7, #4]
 8014f56:	f000 fd89 	bl	8015a6c <vPortFree>
	}
 8014f5a:	e012      	b.n	8014f82 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8014f62:	2b02      	cmp	r3, #2
 8014f64:	d00d      	beq.n	8014f82 <prvDeleteTCB+0x66>
	__asm volatile
 8014f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f6a:	b672      	cpsid	i
 8014f6c:	f383 8811 	msr	BASEPRI, r3
 8014f70:	f3bf 8f6f 	isb	sy
 8014f74:	f3bf 8f4f 	dsb	sy
 8014f78:	b662      	cpsie	i
 8014f7a:	60fb      	str	r3, [r7, #12]
}
 8014f7c:	bf00      	nop
 8014f7e:	bf00      	nop
 8014f80:	e7fd      	b.n	8014f7e <prvDeleteTCB+0x62>
	}
 8014f82:	bf00      	nop
 8014f84:	3710      	adds	r7, #16
 8014f86:	46bd      	mov	sp, r7
 8014f88:	bd80      	pop	{r7, pc}
	...

08014f8c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014f8c:	b480      	push	{r7}
 8014f8e:	b083      	sub	sp, #12
 8014f90:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014f92:	4b0c      	ldr	r3, [pc, #48]	@ (8014fc4 <prvResetNextTaskUnblockTime+0x38>)
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	681b      	ldr	r3, [r3, #0]
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	d104      	bne.n	8014fa6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8014f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8014fc8 <prvResetNextTaskUnblockTime+0x3c>)
 8014f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8014fa2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8014fa4:	e008      	b.n	8014fb8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014fa6:	4b07      	ldr	r3, [pc, #28]	@ (8014fc4 <prvResetNextTaskUnblockTime+0x38>)
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	68db      	ldr	r3, [r3, #12]
 8014fac:	68db      	ldr	r3, [r3, #12]
 8014fae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	685b      	ldr	r3, [r3, #4]
 8014fb4:	4a04      	ldr	r2, [pc, #16]	@ (8014fc8 <prvResetNextTaskUnblockTime+0x3c>)
 8014fb6:	6013      	str	r3, [r2, #0]
}
 8014fb8:	bf00      	nop
 8014fba:	370c      	adds	r7, #12
 8014fbc:	46bd      	mov	sp, r7
 8014fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fc2:	4770      	bx	lr
 8014fc4:	20001624 	.word	0x20001624
 8014fc8:	2000168c 	.word	0x2000168c

08014fcc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014fcc:	b480      	push	{r7}
 8014fce:	b083      	sub	sp, #12
 8014fd0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8014fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8015000 <xTaskGetSchedulerState+0x34>)
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d102      	bne.n	8014fe0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8014fda:	2301      	movs	r3, #1
 8014fdc:	607b      	str	r3, [r7, #4]
 8014fde:	e008      	b.n	8014ff2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014fe0:	4b08      	ldr	r3, [pc, #32]	@ (8015004 <xTaskGetSchedulerState+0x38>)
 8014fe2:	681b      	ldr	r3, [r3, #0]
 8014fe4:	2b00      	cmp	r3, #0
 8014fe6:	d102      	bne.n	8014fee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014fe8:	2302      	movs	r3, #2
 8014fea:	607b      	str	r3, [r7, #4]
 8014fec:	e001      	b.n	8014ff2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014fee:	2300      	movs	r3, #0
 8014ff0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8014ff2:	687b      	ldr	r3, [r7, #4]
	}
 8014ff4:	4618      	mov	r0, r3
 8014ff6:	370c      	adds	r7, #12
 8014ff8:	46bd      	mov	sp, r7
 8014ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ffe:	4770      	bx	lr
 8015000:	20001678 	.word	0x20001678
 8015004:	20001694 	.word	0x20001694

08015008 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8015008:	b580      	push	{r7, lr}
 801500a:	b084      	sub	sp, #16
 801500c:	af00      	add	r7, sp, #0
 801500e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8015014:	2300      	movs	r3, #0
 8015016:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	2b00      	cmp	r3, #0
 801501c:	d069      	beq.n	80150f2 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801501e:	68bb      	ldr	r3, [r7, #8]
 8015020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015022:	4b36      	ldr	r3, [pc, #216]	@ (80150fc <xTaskPriorityInherit+0xf4>)
 8015024:	681b      	ldr	r3, [r3, #0]
 8015026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015028:	429a      	cmp	r2, r3
 801502a:	d259      	bcs.n	80150e0 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801502c:	68bb      	ldr	r3, [r7, #8]
 801502e:	699b      	ldr	r3, [r3, #24]
 8015030:	2b00      	cmp	r3, #0
 8015032:	db06      	blt.n	8015042 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015034:	4b31      	ldr	r3, [pc, #196]	@ (80150fc <xTaskPriorityInherit+0xf4>)
 8015036:	681b      	ldr	r3, [r3, #0]
 8015038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801503a:	f1c3 0207 	rsb	r2, r3, #7
 801503e:	68bb      	ldr	r3, [r7, #8]
 8015040:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8015042:	68bb      	ldr	r3, [r7, #8]
 8015044:	6959      	ldr	r1, [r3, #20]
 8015046:	68bb      	ldr	r3, [r7, #8]
 8015048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801504a:	4613      	mov	r3, r2
 801504c:	009b      	lsls	r3, r3, #2
 801504e:	4413      	add	r3, r2
 8015050:	009b      	lsls	r3, r3, #2
 8015052:	4a2b      	ldr	r2, [pc, #172]	@ (8015100 <xTaskPriorityInherit+0xf8>)
 8015054:	4413      	add	r3, r2
 8015056:	4299      	cmp	r1, r3
 8015058:	d13a      	bne.n	80150d0 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801505a:	68bb      	ldr	r3, [r7, #8]
 801505c:	3304      	adds	r3, #4
 801505e:	4618      	mov	r0, r3
 8015060:	f7fd ff7e 	bl	8012f60 <uxListRemove>
 8015064:	4603      	mov	r3, r0
 8015066:	2b00      	cmp	r3, #0
 8015068:	d115      	bne.n	8015096 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 801506a:	68bb      	ldr	r3, [r7, #8]
 801506c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801506e:	4924      	ldr	r1, [pc, #144]	@ (8015100 <xTaskPriorityInherit+0xf8>)
 8015070:	4613      	mov	r3, r2
 8015072:	009b      	lsls	r3, r3, #2
 8015074:	4413      	add	r3, r2
 8015076:	009b      	lsls	r3, r3, #2
 8015078:	440b      	add	r3, r1
 801507a:	681b      	ldr	r3, [r3, #0]
 801507c:	2b00      	cmp	r3, #0
 801507e:	d10a      	bne.n	8015096 <xTaskPriorityInherit+0x8e>
 8015080:	68bb      	ldr	r3, [r7, #8]
 8015082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015084:	2201      	movs	r2, #1
 8015086:	fa02 f303 	lsl.w	r3, r2, r3
 801508a:	43da      	mvns	r2, r3
 801508c:	4b1d      	ldr	r3, [pc, #116]	@ (8015104 <xTaskPriorityInherit+0xfc>)
 801508e:	681b      	ldr	r3, [r3, #0]
 8015090:	4013      	ands	r3, r2
 8015092:	4a1c      	ldr	r2, [pc, #112]	@ (8015104 <xTaskPriorityInherit+0xfc>)
 8015094:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8015096:	4b19      	ldr	r3, [pc, #100]	@ (80150fc <xTaskPriorityInherit+0xf4>)
 8015098:	681b      	ldr	r3, [r3, #0]
 801509a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801509c:	68bb      	ldr	r3, [r7, #8]
 801509e:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80150a0:	68bb      	ldr	r3, [r7, #8]
 80150a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80150a4:	2201      	movs	r2, #1
 80150a6:	409a      	lsls	r2, r3
 80150a8:	4b16      	ldr	r3, [pc, #88]	@ (8015104 <xTaskPriorityInherit+0xfc>)
 80150aa:	681b      	ldr	r3, [r3, #0]
 80150ac:	4313      	orrs	r3, r2
 80150ae:	4a15      	ldr	r2, [pc, #84]	@ (8015104 <xTaskPriorityInherit+0xfc>)
 80150b0:	6013      	str	r3, [r2, #0]
 80150b2:	68bb      	ldr	r3, [r7, #8]
 80150b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80150b6:	4613      	mov	r3, r2
 80150b8:	009b      	lsls	r3, r3, #2
 80150ba:	4413      	add	r3, r2
 80150bc:	009b      	lsls	r3, r3, #2
 80150be:	4a10      	ldr	r2, [pc, #64]	@ (8015100 <xTaskPriorityInherit+0xf8>)
 80150c0:	441a      	add	r2, r3
 80150c2:	68bb      	ldr	r3, [r7, #8]
 80150c4:	3304      	adds	r3, #4
 80150c6:	4619      	mov	r1, r3
 80150c8:	4610      	mov	r0, r2
 80150ca:	f7fd feec 	bl	8012ea6 <vListInsertEnd>
 80150ce:	e004      	b.n	80150da <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80150d0:	4b0a      	ldr	r3, [pc, #40]	@ (80150fc <xTaskPriorityInherit+0xf4>)
 80150d2:	681b      	ldr	r3, [r3, #0]
 80150d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80150d6:	68bb      	ldr	r3, [r7, #8]
 80150d8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80150da:	2301      	movs	r3, #1
 80150dc:	60fb      	str	r3, [r7, #12]
 80150de:	e008      	b.n	80150f2 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80150e0:	68bb      	ldr	r3, [r7, #8]
 80150e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80150e4:	4b05      	ldr	r3, [pc, #20]	@ (80150fc <xTaskPriorityInherit+0xf4>)
 80150e6:	681b      	ldr	r3, [r3, #0]
 80150e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80150ea:	429a      	cmp	r2, r3
 80150ec:	d201      	bcs.n	80150f2 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80150ee:	2301      	movs	r3, #1
 80150f0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80150f2:	68fb      	ldr	r3, [r7, #12]
	}
 80150f4:	4618      	mov	r0, r3
 80150f6:	3710      	adds	r7, #16
 80150f8:	46bd      	mov	sp, r7
 80150fa:	bd80      	pop	{r7, pc}
 80150fc:	2000156c 	.word	0x2000156c
 8015100:	20001570 	.word	0x20001570
 8015104:	20001674 	.word	0x20001674

08015108 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8015108:	b580      	push	{r7, lr}
 801510a:	b086      	sub	sp, #24
 801510c:	af00      	add	r7, sp, #0
 801510e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8015114:	2300      	movs	r3, #0
 8015116:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	2b00      	cmp	r3, #0
 801511c:	d074      	beq.n	8015208 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801511e:	4b3d      	ldr	r3, [pc, #244]	@ (8015214 <xTaskPriorityDisinherit+0x10c>)
 8015120:	681b      	ldr	r3, [r3, #0]
 8015122:	693a      	ldr	r2, [r7, #16]
 8015124:	429a      	cmp	r2, r3
 8015126:	d00d      	beq.n	8015144 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8015128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801512c:	b672      	cpsid	i
 801512e:	f383 8811 	msr	BASEPRI, r3
 8015132:	f3bf 8f6f 	isb	sy
 8015136:	f3bf 8f4f 	dsb	sy
 801513a:	b662      	cpsie	i
 801513c:	60fb      	str	r3, [r7, #12]
}
 801513e:	bf00      	nop
 8015140:	bf00      	nop
 8015142:	e7fd      	b.n	8015140 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8015144:	693b      	ldr	r3, [r7, #16]
 8015146:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8015148:	2b00      	cmp	r3, #0
 801514a:	d10d      	bne.n	8015168 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 801514c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015150:	b672      	cpsid	i
 8015152:	f383 8811 	msr	BASEPRI, r3
 8015156:	f3bf 8f6f 	isb	sy
 801515a:	f3bf 8f4f 	dsb	sy
 801515e:	b662      	cpsie	i
 8015160:	60bb      	str	r3, [r7, #8]
}
 8015162:	bf00      	nop
 8015164:	bf00      	nop
 8015166:	e7fd      	b.n	8015164 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8015168:	693b      	ldr	r3, [r7, #16]
 801516a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801516c:	1e5a      	subs	r2, r3, #1
 801516e:	693b      	ldr	r3, [r7, #16]
 8015170:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8015172:	693b      	ldr	r3, [r7, #16]
 8015174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015176:	693b      	ldr	r3, [r7, #16]
 8015178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801517a:	429a      	cmp	r2, r3
 801517c:	d044      	beq.n	8015208 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801517e:	693b      	ldr	r3, [r7, #16]
 8015180:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8015182:	2b00      	cmp	r3, #0
 8015184:	d140      	bne.n	8015208 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015186:	693b      	ldr	r3, [r7, #16]
 8015188:	3304      	adds	r3, #4
 801518a:	4618      	mov	r0, r3
 801518c:	f7fd fee8 	bl	8012f60 <uxListRemove>
 8015190:	4603      	mov	r3, r0
 8015192:	2b00      	cmp	r3, #0
 8015194:	d115      	bne.n	80151c2 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8015196:	693b      	ldr	r3, [r7, #16]
 8015198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801519a:	491f      	ldr	r1, [pc, #124]	@ (8015218 <xTaskPriorityDisinherit+0x110>)
 801519c:	4613      	mov	r3, r2
 801519e:	009b      	lsls	r3, r3, #2
 80151a0:	4413      	add	r3, r2
 80151a2:	009b      	lsls	r3, r3, #2
 80151a4:	440b      	add	r3, r1
 80151a6:	681b      	ldr	r3, [r3, #0]
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	d10a      	bne.n	80151c2 <xTaskPriorityDisinherit+0xba>
 80151ac:	693b      	ldr	r3, [r7, #16]
 80151ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80151b0:	2201      	movs	r2, #1
 80151b2:	fa02 f303 	lsl.w	r3, r2, r3
 80151b6:	43da      	mvns	r2, r3
 80151b8:	4b18      	ldr	r3, [pc, #96]	@ (801521c <xTaskPriorityDisinherit+0x114>)
 80151ba:	681b      	ldr	r3, [r3, #0]
 80151bc:	4013      	ands	r3, r2
 80151be:	4a17      	ldr	r2, [pc, #92]	@ (801521c <xTaskPriorityDisinherit+0x114>)
 80151c0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80151c2:	693b      	ldr	r3, [r7, #16]
 80151c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80151c6:	693b      	ldr	r3, [r7, #16]
 80151c8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80151ca:	693b      	ldr	r3, [r7, #16]
 80151cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80151ce:	f1c3 0207 	rsb	r2, r3, #7
 80151d2:	693b      	ldr	r3, [r7, #16]
 80151d4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80151d6:	693b      	ldr	r3, [r7, #16]
 80151d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80151da:	2201      	movs	r2, #1
 80151dc:	409a      	lsls	r2, r3
 80151de:	4b0f      	ldr	r3, [pc, #60]	@ (801521c <xTaskPriorityDisinherit+0x114>)
 80151e0:	681b      	ldr	r3, [r3, #0]
 80151e2:	4313      	orrs	r3, r2
 80151e4:	4a0d      	ldr	r2, [pc, #52]	@ (801521c <xTaskPriorityDisinherit+0x114>)
 80151e6:	6013      	str	r3, [r2, #0]
 80151e8:	693b      	ldr	r3, [r7, #16]
 80151ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80151ec:	4613      	mov	r3, r2
 80151ee:	009b      	lsls	r3, r3, #2
 80151f0:	4413      	add	r3, r2
 80151f2:	009b      	lsls	r3, r3, #2
 80151f4:	4a08      	ldr	r2, [pc, #32]	@ (8015218 <xTaskPriorityDisinherit+0x110>)
 80151f6:	441a      	add	r2, r3
 80151f8:	693b      	ldr	r3, [r7, #16]
 80151fa:	3304      	adds	r3, #4
 80151fc:	4619      	mov	r1, r3
 80151fe:	4610      	mov	r0, r2
 8015200:	f7fd fe51 	bl	8012ea6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015204:	2301      	movs	r3, #1
 8015206:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015208:	697b      	ldr	r3, [r7, #20]
	}
 801520a:	4618      	mov	r0, r3
 801520c:	3718      	adds	r7, #24
 801520e:	46bd      	mov	sp, r7
 8015210:	bd80      	pop	{r7, pc}
 8015212:	bf00      	nop
 8015214:	2000156c 	.word	0x2000156c
 8015218:	20001570 	.word	0x20001570
 801521c:	20001674 	.word	0x20001674

08015220 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8015220:	b580      	push	{r7, lr}
 8015222:	b088      	sub	sp, #32
 8015224:	af00      	add	r7, sp, #0
 8015226:	6078      	str	r0, [r7, #4]
 8015228:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801522e:	2301      	movs	r3, #1
 8015230:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015232:	687b      	ldr	r3, [r7, #4]
 8015234:	2b00      	cmp	r3, #0
 8015236:	f000 8089 	beq.w	801534c <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801523a:	69bb      	ldr	r3, [r7, #24]
 801523c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801523e:	2b00      	cmp	r3, #0
 8015240:	d10d      	bne.n	801525e <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 8015242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015246:	b672      	cpsid	i
 8015248:	f383 8811 	msr	BASEPRI, r3
 801524c:	f3bf 8f6f 	isb	sy
 8015250:	f3bf 8f4f 	dsb	sy
 8015254:	b662      	cpsie	i
 8015256:	60fb      	str	r3, [r7, #12]
}
 8015258:	bf00      	nop
 801525a:	bf00      	nop
 801525c:	e7fd      	b.n	801525a <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801525e:	69bb      	ldr	r3, [r7, #24]
 8015260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015262:	683a      	ldr	r2, [r7, #0]
 8015264:	429a      	cmp	r2, r3
 8015266:	d902      	bls.n	801526e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8015268:	683b      	ldr	r3, [r7, #0]
 801526a:	61fb      	str	r3, [r7, #28]
 801526c:	e002      	b.n	8015274 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801526e:	69bb      	ldr	r3, [r7, #24]
 8015270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015272:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8015274:	69bb      	ldr	r3, [r7, #24]
 8015276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015278:	69fa      	ldr	r2, [r7, #28]
 801527a:	429a      	cmp	r2, r3
 801527c:	d066      	beq.n	801534c <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801527e:	69bb      	ldr	r3, [r7, #24]
 8015280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8015282:	697a      	ldr	r2, [r7, #20]
 8015284:	429a      	cmp	r2, r3
 8015286:	d161      	bne.n	801534c <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8015288:	4b32      	ldr	r3, [pc, #200]	@ (8015354 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 801528a:	681b      	ldr	r3, [r3, #0]
 801528c:	69ba      	ldr	r2, [r7, #24]
 801528e:	429a      	cmp	r2, r3
 8015290:	d10d      	bne.n	80152ae <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 8015292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015296:	b672      	cpsid	i
 8015298:	f383 8811 	msr	BASEPRI, r3
 801529c:	f3bf 8f6f 	isb	sy
 80152a0:	f3bf 8f4f 	dsb	sy
 80152a4:	b662      	cpsie	i
 80152a6:	60bb      	str	r3, [r7, #8]
}
 80152a8:	bf00      	nop
 80152aa:	bf00      	nop
 80152ac:	e7fd      	b.n	80152aa <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80152ae:	69bb      	ldr	r3, [r7, #24]
 80152b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80152b2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80152b4:	69bb      	ldr	r3, [r7, #24]
 80152b6:	69fa      	ldr	r2, [r7, #28]
 80152b8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80152ba:	69bb      	ldr	r3, [r7, #24]
 80152bc:	699b      	ldr	r3, [r3, #24]
 80152be:	2b00      	cmp	r3, #0
 80152c0:	db04      	blt.n	80152cc <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80152c2:	69fb      	ldr	r3, [r7, #28]
 80152c4:	f1c3 0207 	rsb	r2, r3, #7
 80152c8:	69bb      	ldr	r3, [r7, #24]
 80152ca:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80152cc:	69bb      	ldr	r3, [r7, #24]
 80152ce:	6959      	ldr	r1, [r3, #20]
 80152d0:	693a      	ldr	r2, [r7, #16]
 80152d2:	4613      	mov	r3, r2
 80152d4:	009b      	lsls	r3, r3, #2
 80152d6:	4413      	add	r3, r2
 80152d8:	009b      	lsls	r3, r3, #2
 80152da:	4a1f      	ldr	r2, [pc, #124]	@ (8015358 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80152dc:	4413      	add	r3, r2
 80152de:	4299      	cmp	r1, r3
 80152e0:	d134      	bne.n	801534c <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80152e2:	69bb      	ldr	r3, [r7, #24]
 80152e4:	3304      	adds	r3, #4
 80152e6:	4618      	mov	r0, r3
 80152e8:	f7fd fe3a 	bl	8012f60 <uxListRemove>
 80152ec:	4603      	mov	r3, r0
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d115      	bne.n	801531e <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80152f2:	69bb      	ldr	r3, [r7, #24]
 80152f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80152f6:	4918      	ldr	r1, [pc, #96]	@ (8015358 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80152f8:	4613      	mov	r3, r2
 80152fa:	009b      	lsls	r3, r3, #2
 80152fc:	4413      	add	r3, r2
 80152fe:	009b      	lsls	r3, r3, #2
 8015300:	440b      	add	r3, r1
 8015302:	681b      	ldr	r3, [r3, #0]
 8015304:	2b00      	cmp	r3, #0
 8015306:	d10a      	bne.n	801531e <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8015308:	69bb      	ldr	r3, [r7, #24]
 801530a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801530c:	2201      	movs	r2, #1
 801530e:	fa02 f303 	lsl.w	r3, r2, r3
 8015312:	43da      	mvns	r2, r3
 8015314:	4b11      	ldr	r3, [pc, #68]	@ (801535c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8015316:	681b      	ldr	r3, [r3, #0]
 8015318:	4013      	ands	r3, r2
 801531a:	4a10      	ldr	r2, [pc, #64]	@ (801535c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801531c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801531e:	69bb      	ldr	r3, [r7, #24]
 8015320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015322:	2201      	movs	r2, #1
 8015324:	409a      	lsls	r2, r3
 8015326:	4b0d      	ldr	r3, [pc, #52]	@ (801535c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8015328:	681b      	ldr	r3, [r3, #0]
 801532a:	4313      	orrs	r3, r2
 801532c:	4a0b      	ldr	r2, [pc, #44]	@ (801535c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801532e:	6013      	str	r3, [r2, #0]
 8015330:	69bb      	ldr	r3, [r7, #24]
 8015332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015334:	4613      	mov	r3, r2
 8015336:	009b      	lsls	r3, r3, #2
 8015338:	4413      	add	r3, r2
 801533a:	009b      	lsls	r3, r3, #2
 801533c:	4a06      	ldr	r2, [pc, #24]	@ (8015358 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 801533e:	441a      	add	r2, r3
 8015340:	69bb      	ldr	r3, [r7, #24]
 8015342:	3304      	adds	r3, #4
 8015344:	4619      	mov	r1, r3
 8015346:	4610      	mov	r0, r2
 8015348:	f7fd fdad 	bl	8012ea6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801534c:	bf00      	nop
 801534e:	3720      	adds	r7, #32
 8015350:	46bd      	mov	sp, r7
 8015352:	bd80      	pop	{r7, pc}
 8015354:	2000156c 	.word	0x2000156c
 8015358:	20001570 	.word	0x20001570
 801535c:	20001674 	.word	0x20001674

08015360 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8015360:	b480      	push	{r7}
 8015362:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8015364:	4b07      	ldr	r3, [pc, #28]	@ (8015384 <pvTaskIncrementMutexHeldCount+0x24>)
 8015366:	681b      	ldr	r3, [r3, #0]
 8015368:	2b00      	cmp	r3, #0
 801536a:	d004      	beq.n	8015376 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801536c:	4b05      	ldr	r3, [pc, #20]	@ (8015384 <pvTaskIncrementMutexHeldCount+0x24>)
 801536e:	681b      	ldr	r3, [r3, #0]
 8015370:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8015372:	3201      	adds	r2, #1
 8015374:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8015376:	4b03      	ldr	r3, [pc, #12]	@ (8015384 <pvTaskIncrementMutexHeldCount+0x24>)
 8015378:	681b      	ldr	r3, [r3, #0]
	}
 801537a:	4618      	mov	r0, r3
 801537c:	46bd      	mov	sp, r7
 801537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015382:	4770      	bx	lr
 8015384:	2000156c 	.word	0x2000156c

08015388 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8015388:	b580      	push	{r7, lr}
 801538a:	b084      	sub	sp, #16
 801538c:	af00      	add	r7, sp, #0
 801538e:	6078      	str	r0, [r7, #4]
 8015390:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8015392:	4b29      	ldr	r3, [pc, #164]	@ (8015438 <prvAddCurrentTaskToDelayedList+0xb0>)
 8015394:	681b      	ldr	r3, [r3, #0]
 8015396:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015398:	4b28      	ldr	r3, [pc, #160]	@ (801543c <prvAddCurrentTaskToDelayedList+0xb4>)
 801539a:	681b      	ldr	r3, [r3, #0]
 801539c:	3304      	adds	r3, #4
 801539e:	4618      	mov	r0, r3
 80153a0:	f7fd fdde 	bl	8012f60 <uxListRemove>
 80153a4:	4603      	mov	r3, r0
 80153a6:	2b00      	cmp	r3, #0
 80153a8:	d10b      	bne.n	80153c2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80153aa:	4b24      	ldr	r3, [pc, #144]	@ (801543c <prvAddCurrentTaskToDelayedList+0xb4>)
 80153ac:	681b      	ldr	r3, [r3, #0]
 80153ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80153b0:	2201      	movs	r2, #1
 80153b2:	fa02 f303 	lsl.w	r3, r2, r3
 80153b6:	43da      	mvns	r2, r3
 80153b8:	4b21      	ldr	r3, [pc, #132]	@ (8015440 <prvAddCurrentTaskToDelayedList+0xb8>)
 80153ba:	681b      	ldr	r3, [r3, #0]
 80153bc:	4013      	ands	r3, r2
 80153be:	4a20      	ldr	r2, [pc, #128]	@ (8015440 <prvAddCurrentTaskToDelayedList+0xb8>)
 80153c0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80153c2:	687b      	ldr	r3, [r7, #4]
 80153c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80153c8:	d10a      	bne.n	80153e0 <prvAddCurrentTaskToDelayedList+0x58>
 80153ca:	683b      	ldr	r3, [r7, #0]
 80153cc:	2b00      	cmp	r3, #0
 80153ce:	d007      	beq.n	80153e0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80153d0:	4b1a      	ldr	r3, [pc, #104]	@ (801543c <prvAddCurrentTaskToDelayedList+0xb4>)
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	3304      	adds	r3, #4
 80153d6:	4619      	mov	r1, r3
 80153d8:	481a      	ldr	r0, [pc, #104]	@ (8015444 <prvAddCurrentTaskToDelayedList+0xbc>)
 80153da:	f7fd fd64 	bl	8012ea6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80153de:	e026      	b.n	801542e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80153e0:	68fa      	ldr	r2, [r7, #12]
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	4413      	add	r3, r2
 80153e6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80153e8:	4b14      	ldr	r3, [pc, #80]	@ (801543c <prvAddCurrentTaskToDelayedList+0xb4>)
 80153ea:	681b      	ldr	r3, [r3, #0]
 80153ec:	68ba      	ldr	r2, [r7, #8]
 80153ee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80153f0:	68ba      	ldr	r2, [r7, #8]
 80153f2:	68fb      	ldr	r3, [r7, #12]
 80153f4:	429a      	cmp	r2, r3
 80153f6:	d209      	bcs.n	801540c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80153f8:	4b13      	ldr	r3, [pc, #76]	@ (8015448 <prvAddCurrentTaskToDelayedList+0xc0>)
 80153fa:	681a      	ldr	r2, [r3, #0]
 80153fc:	4b0f      	ldr	r3, [pc, #60]	@ (801543c <prvAddCurrentTaskToDelayedList+0xb4>)
 80153fe:	681b      	ldr	r3, [r3, #0]
 8015400:	3304      	adds	r3, #4
 8015402:	4619      	mov	r1, r3
 8015404:	4610      	mov	r0, r2
 8015406:	f7fd fd72 	bl	8012eee <vListInsert>
}
 801540a:	e010      	b.n	801542e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801540c:	4b0f      	ldr	r3, [pc, #60]	@ (801544c <prvAddCurrentTaskToDelayedList+0xc4>)
 801540e:	681a      	ldr	r2, [r3, #0]
 8015410:	4b0a      	ldr	r3, [pc, #40]	@ (801543c <prvAddCurrentTaskToDelayedList+0xb4>)
 8015412:	681b      	ldr	r3, [r3, #0]
 8015414:	3304      	adds	r3, #4
 8015416:	4619      	mov	r1, r3
 8015418:	4610      	mov	r0, r2
 801541a:	f7fd fd68 	bl	8012eee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801541e:	4b0c      	ldr	r3, [pc, #48]	@ (8015450 <prvAddCurrentTaskToDelayedList+0xc8>)
 8015420:	681b      	ldr	r3, [r3, #0]
 8015422:	68ba      	ldr	r2, [r7, #8]
 8015424:	429a      	cmp	r2, r3
 8015426:	d202      	bcs.n	801542e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8015428:	4a09      	ldr	r2, [pc, #36]	@ (8015450 <prvAddCurrentTaskToDelayedList+0xc8>)
 801542a:	68bb      	ldr	r3, [r7, #8]
 801542c:	6013      	str	r3, [r2, #0]
}
 801542e:	bf00      	nop
 8015430:	3710      	adds	r7, #16
 8015432:	46bd      	mov	sp, r7
 8015434:	bd80      	pop	{r7, pc}
 8015436:	bf00      	nop
 8015438:	20001670 	.word	0x20001670
 801543c:	2000156c 	.word	0x2000156c
 8015440:	20001674 	.word	0x20001674
 8015444:	20001658 	.word	0x20001658
 8015448:	20001628 	.word	0x20001628
 801544c:	20001624 	.word	0x20001624
 8015450:	2000168c 	.word	0x2000168c

08015454 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015454:	b480      	push	{r7}
 8015456:	b085      	sub	sp, #20
 8015458:	af00      	add	r7, sp, #0
 801545a:	60f8      	str	r0, [r7, #12]
 801545c:	60b9      	str	r1, [r7, #8]
 801545e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8015460:	68fb      	ldr	r3, [r7, #12]
 8015462:	3b04      	subs	r3, #4
 8015464:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8015466:	68fb      	ldr	r3, [r7, #12]
 8015468:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801546c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801546e:	68fb      	ldr	r3, [r7, #12]
 8015470:	3b04      	subs	r3, #4
 8015472:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015474:	68bb      	ldr	r3, [r7, #8]
 8015476:	f023 0201 	bic.w	r2, r3, #1
 801547a:	68fb      	ldr	r3, [r7, #12]
 801547c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801547e:	68fb      	ldr	r3, [r7, #12]
 8015480:	3b04      	subs	r3, #4
 8015482:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8015484:	4a0c      	ldr	r2, [pc, #48]	@ (80154b8 <pxPortInitialiseStack+0x64>)
 8015486:	68fb      	ldr	r3, [r7, #12]
 8015488:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801548a:	68fb      	ldr	r3, [r7, #12]
 801548c:	3b14      	subs	r3, #20
 801548e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8015490:	687a      	ldr	r2, [r7, #4]
 8015492:	68fb      	ldr	r3, [r7, #12]
 8015494:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8015496:	68fb      	ldr	r3, [r7, #12]
 8015498:	3b04      	subs	r3, #4
 801549a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	f06f 0202 	mvn.w	r2, #2
 80154a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80154a4:	68fb      	ldr	r3, [r7, #12]
 80154a6:	3b20      	subs	r3, #32
 80154a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80154aa:	68fb      	ldr	r3, [r7, #12]
}
 80154ac:	4618      	mov	r0, r3
 80154ae:	3714      	adds	r7, #20
 80154b0:	46bd      	mov	sp, r7
 80154b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154b6:	4770      	bx	lr
 80154b8:	080154bd 	.word	0x080154bd

080154bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80154bc:	b480      	push	{r7}
 80154be:	b085      	sub	sp, #20
 80154c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80154c2:	2300      	movs	r3, #0
 80154c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80154c6:	4b15      	ldr	r3, [pc, #84]	@ (801551c <prvTaskExitError+0x60>)
 80154c8:	681b      	ldr	r3, [r3, #0]
 80154ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80154ce:	d00d      	beq.n	80154ec <prvTaskExitError+0x30>
	__asm volatile
 80154d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154d4:	b672      	cpsid	i
 80154d6:	f383 8811 	msr	BASEPRI, r3
 80154da:	f3bf 8f6f 	isb	sy
 80154de:	f3bf 8f4f 	dsb	sy
 80154e2:	b662      	cpsie	i
 80154e4:	60fb      	str	r3, [r7, #12]
}
 80154e6:	bf00      	nop
 80154e8:	bf00      	nop
 80154ea:	e7fd      	b.n	80154e8 <prvTaskExitError+0x2c>
	__asm volatile
 80154ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154f0:	b672      	cpsid	i
 80154f2:	f383 8811 	msr	BASEPRI, r3
 80154f6:	f3bf 8f6f 	isb	sy
 80154fa:	f3bf 8f4f 	dsb	sy
 80154fe:	b662      	cpsie	i
 8015500:	60bb      	str	r3, [r7, #8]
}
 8015502:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8015504:	bf00      	nop
 8015506:	687b      	ldr	r3, [r7, #4]
 8015508:	2b00      	cmp	r3, #0
 801550a:	d0fc      	beq.n	8015506 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801550c:	bf00      	nop
 801550e:	bf00      	nop
 8015510:	3714      	adds	r7, #20
 8015512:	46bd      	mov	sp, r7
 8015514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015518:	4770      	bx	lr
 801551a:	bf00      	nop
 801551c:	2000009c 	.word	0x2000009c

08015520 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015520:	4b07      	ldr	r3, [pc, #28]	@ (8015540 <pxCurrentTCBConst2>)
 8015522:	6819      	ldr	r1, [r3, #0]
 8015524:	6808      	ldr	r0, [r1, #0]
 8015526:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801552a:	f380 8809 	msr	PSP, r0
 801552e:	f3bf 8f6f 	isb	sy
 8015532:	f04f 0000 	mov.w	r0, #0
 8015536:	f380 8811 	msr	BASEPRI, r0
 801553a:	4770      	bx	lr
 801553c:	f3af 8000 	nop.w

08015540 <pxCurrentTCBConst2>:
 8015540:	2000156c 	.word	0x2000156c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015544:	bf00      	nop
 8015546:	bf00      	nop

08015548 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015548:	4808      	ldr	r0, [pc, #32]	@ (801556c <prvPortStartFirstTask+0x24>)
 801554a:	6800      	ldr	r0, [r0, #0]
 801554c:	6800      	ldr	r0, [r0, #0]
 801554e:	f380 8808 	msr	MSP, r0
 8015552:	f04f 0000 	mov.w	r0, #0
 8015556:	f380 8814 	msr	CONTROL, r0
 801555a:	b662      	cpsie	i
 801555c:	b661      	cpsie	f
 801555e:	f3bf 8f4f 	dsb	sy
 8015562:	f3bf 8f6f 	isb	sy
 8015566:	df00      	svc	0
 8015568:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801556a:	bf00      	nop
 801556c:	e000ed08 	.word	0xe000ed08

08015570 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015570:	b580      	push	{r7, lr}
 8015572:	b084      	sub	sp, #16
 8015574:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8015576:	4b37      	ldr	r3, [pc, #220]	@ (8015654 <xPortStartScheduler+0xe4>)
 8015578:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801557a:	68fb      	ldr	r3, [r7, #12]
 801557c:	781b      	ldrb	r3, [r3, #0]
 801557e:	b2db      	uxtb	r3, r3
 8015580:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	22ff      	movs	r2, #255	@ 0xff
 8015586:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	781b      	ldrb	r3, [r3, #0]
 801558c:	b2db      	uxtb	r3, r3
 801558e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015590:	78fb      	ldrb	r3, [r7, #3]
 8015592:	b2db      	uxtb	r3, r3
 8015594:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8015598:	b2da      	uxtb	r2, r3
 801559a:	4b2f      	ldr	r3, [pc, #188]	@ (8015658 <xPortStartScheduler+0xe8>)
 801559c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801559e:	4b2f      	ldr	r3, [pc, #188]	@ (801565c <xPortStartScheduler+0xec>)
 80155a0:	2207      	movs	r2, #7
 80155a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80155a4:	e009      	b.n	80155ba <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80155a6:	4b2d      	ldr	r3, [pc, #180]	@ (801565c <xPortStartScheduler+0xec>)
 80155a8:	681b      	ldr	r3, [r3, #0]
 80155aa:	3b01      	subs	r3, #1
 80155ac:	4a2b      	ldr	r2, [pc, #172]	@ (801565c <xPortStartScheduler+0xec>)
 80155ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80155b0:	78fb      	ldrb	r3, [r7, #3]
 80155b2:	b2db      	uxtb	r3, r3
 80155b4:	005b      	lsls	r3, r3, #1
 80155b6:	b2db      	uxtb	r3, r3
 80155b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80155ba:	78fb      	ldrb	r3, [r7, #3]
 80155bc:	b2db      	uxtb	r3, r3
 80155be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80155c2:	2b80      	cmp	r3, #128	@ 0x80
 80155c4:	d0ef      	beq.n	80155a6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80155c6:	4b25      	ldr	r3, [pc, #148]	@ (801565c <xPortStartScheduler+0xec>)
 80155c8:	681b      	ldr	r3, [r3, #0]
 80155ca:	f1c3 0307 	rsb	r3, r3, #7
 80155ce:	2b04      	cmp	r3, #4
 80155d0:	d00d      	beq.n	80155ee <xPortStartScheduler+0x7e>
	__asm volatile
 80155d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155d6:	b672      	cpsid	i
 80155d8:	f383 8811 	msr	BASEPRI, r3
 80155dc:	f3bf 8f6f 	isb	sy
 80155e0:	f3bf 8f4f 	dsb	sy
 80155e4:	b662      	cpsie	i
 80155e6:	60bb      	str	r3, [r7, #8]
}
 80155e8:	bf00      	nop
 80155ea:	bf00      	nop
 80155ec:	e7fd      	b.n	80155ea <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80155ee:	4b1b      	ldr	r3, [pc, #108]	@ (801565c <xPortStartScheduler+0xec>)
 80155f0:	681b      	ldr	r3, [r3, #0]
 80155f2:	021b      	lsls	r3, r3, #8
 80155f4:	4a19      	ldr	r2, [pc, #100]	@ (801565c <xPortStartScheduler+0xec>)
 80155f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80155f8:	4b18      	ldr	r3, [pc, #96]	@ (801565c <xPortStartScheduler+0xec>)
 80155fa:	681b      	ldr	r3, [r3, #0]
 80155fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8015600:	4a16      	ldr	r2, [pc, #88]	@ (801565c <xPortStartScheduler+0xec>)
 8015602:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015604:	687b      	ldr	r3, [r7, #4]
 8015606:	b2da      	uxtb	r2, r3
 8015608:	68fb      	ldr	r3, [r7, #12]
 801560a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801560c:	4b14      	ldr	r3, [pc, #80]	@ (8015660 <xPortStartScheduler+0xf0>)
 801560e:	681b      	ldr	r3, [r3, #0]
 8015610:	4a13      	ldr	r2, [pc, #76]	@ (8015660 <xPortStartScheduler+0xf0>)
 8015612:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8015616:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015618:	4b11      	ldr	r3, [pc, #68]	@ (8015660 <xPortStartScheduler+0xf0>)
 801561a:	681b      	ldr	r3, [r3, #0]
 801561c:	4a10      	ldr	r2, [pc, #64]	@ (8015660 <xPortStartScheduler+0xf0>)
 801561e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8015622:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8015624:	f000 f8dc 	bl	80157e0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015628:	4b0e      	ldr	r3, [pc, #56]	@ (8015664 <xPortStartScheduler+0xf4>)
 801562a:	2200      	movs	r2, #0
 801562c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801562e:	f000 f8fb 	bl	8015828 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015632:	4b0d      	ldr	r3, [pc, #52]	@ (8015668 <xPortStartScheduler+0xf8>)
 8015634:	681b      	ldr	r3, [r3, #0]
 8015636:	4a0c      	ldr	r2, [pc, #48]	@ (8015668 <xPortStartScheduler+0xf8>)
 8015638:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801563c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801563e:	f7ff ff83 	bl	8015548 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8015642:	f7ff fa41 	bl	8014ac8 <vTaskSwitchContext>
	prvTaskExitError();
 8015646:	f7ff ff39 	bl	80154bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801564a:	2300      	movs	r3, #0
}
 801564c:	4618      	mov	r0, r3
 801564e:	3710      	adds	r7, #16
 8015650:	46bd      	mov	sp, r7
 8015652:	bd80      	pop	{r7, pc}
 8015654:	e000e400 	.word	0xe000e400
 8015658:	20001698 	.word	0x20001698
 801565c:	2000169c 	.word	0x2000169c
 8015660:	e000ed20 	.word	0xe000ed20
 8015664:	2000009c 	.word	0x2000009c
 8015668:	e000ef34 	.word	0xe000ef34

0801566c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801566c:	b480      	push	{r7}
 801566e:	b083      	sub	sp, #12
 8015670:	af00      	add	r7, sp, #0
	__asm volatile
 8015672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015676:	b672      	cpsid	i
 8015678:	f383 8811 	msr	BASEPRI, r3
 801567c:	f3bf 8f6f 	isb	sy
 8015680:	f3bf 8f4f 	dsb	sy
 8015684:	b662      	cpsie	i
 8015686:	607b      	str	r3, [r7, #4]
}
 8015688:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801568a:	4b11      	ldr	r3, [pc, #68]	@ (80156d0 <vPortEnterCritical+0x64>)
 801568c:	681b      	ldr	r3, [r3, #0]
 801568e:	3301      	adds	r3, #1
 8015690:	4a0f      	ldr	r2, [pc, #60]	@ (80156d0 <vPortEnterCritical+0x64>)
 8015692:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8015694:	4b0e      	ldr	r3, [pc, #56]	@ (80156d0 <vPortEnterCritical+0x64>)
 8015696:	681b      	ldr	r3, [r3, #0]
 8015698:	2b01      	cmp	r3, #1
 801569a:	d112      	bne.n	80156c2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801569c:	4b0d      	ldr	r3, [pc, #52]	@ (80156d4 <vPortEnterCritical+0x68>)
 801569e:	681b      	ldr	r3, [r3, #0]
 80156a0:	b2db      	uxtb	r3, r3
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d00d      	beq.n	80156c2 <vPortEnterCritical+0x56>
	__asm volatile
 80156a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156aa:	b672      	cpsid	i
 80156ac:	f383 8811 	msr	BASEPRI, r3
 80156b0:	f3bf 8f6f 	isb	sy
 80156b4:	f3bf 8f4f 	dsb	sy
 80156b8:	b662      	cpsie	i
 80156ba:	603b      	str	r3, [r7, #0]
}
 80156bc:	bf00      	nop
 80156be:	bf00      	nop
 80156c0:	e7fd      	b.n	80156be <vPortEnterCritical+0x52>
	}
}
 80156c2:	bf00      	nop
 80156c4:	370c      	adds	r7, #12
 80156c6:	46bd      	mov	sp, r7
 80156c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156cc:	4770      	bx	lr
 80156ce:	bf00      	nop
 80156d0:	2000009c 	.word	0x2000009c
 80156d4:	e000ed04 	.word	0xe000ed04

080156d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80156d8:	b480      	push	{r7}
 80156da:	b083      	sub	sp, #12
 80156dc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80156de:	4b13      	ldr	r3, [pc, #76]	@ (801572c <vPortExitCritical+0x54>)
 80156e0:	681b      	ldr	r3, [r3, #0]
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d10d      	bne.n	8015702 <vPortExitCritical+0x2a>
	__asm volatile
 80156e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156ea:	b672      	cpsid	i
 80156ec:	f383 8811 	msr	BASEPRI, r3
 80156f0:	f3bf 8f6f 	isb	sy
 80156f4:	f3bf 8f4f 	dsb	sy
 80156f8:	b662      	cpsie	i
 80156fa:	607b      	str	r3, [r7, #4]
}
 80156fc:	bf00      	nop
 80156fe:	bf00      	nop
 8015700:	e7fd      	b.n	80156fe <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8015702:	4b0a      	ldr	r3, [pc, #40]	@ (801572c <vPortExitCritical+0x54>)
 8015704:	681b      	ldr	r3, [r3, #0]
 8015706:	3b01      	subs	r3, #1
 8015708:	4a08      	ldr	r2, [pc, #32]	@ (801572c <vPortExitCritical+0x54>)
 801570a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801570c:	4b07      	ldr	r3, [pc, #28]	@ (801572c <vPortExitCritical+0x54>)
 801570e:	681b      	ldr	r3, [r3, #0]
 8015710:	2b00      	cmp	r3, #0
 8015712:	d105      	bne.n	8015720 <vPortExitCritical+0x48>
 8015714:	2300      	movs	r3, #0
 8015716:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015718:	683b      	ldr	r3, [r7, #0]
 801571a:	f383 8811 	msr	BASEPRI, r3
}
 801571e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8015720:	bf00      	nop
 8015722:	370c      	adds	r7, #12
 8015724:	46bd      	mov	sp, r7
 8015726:	f85d 7b04 	ldr.w	r7, [sp], #4
 801572a:	4770      	bx	lr
 801572c:	2000009c 	.word	0x2000009c

08015730 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015730:	f3ef 8009 	mrs	r0, PSP
 8015734:	f3bf 8f6f 	isb	sy
 8015738:	4b15      	ldr	r3, [pc, #84]	@ (8015790 <pxCurrentTCBConst>)
 801573a:	681a      	ldr	r2, [r3, #0]
 801573c:	f01e 0f10 	tst.w	lr, #16
 8015740:	bf08      	it	eq
 8015742:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015746:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801574a:	6010      	str	r0, [r2, #0]
 801574c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015750:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8015754:	b672      	cpsid	i
 8015756:	f380 8811 	msr	BASEPRI, r0
 801575a:	f3bf 8f4f 	dsb	sy
 801575e:	f3bf 8f6f 	isb	sy
 8015762:	b662      	cpsie	i
 8015764:	f7ff f9b0 	bl	8014ac8 <vTaskSwitchContext>
 8015768:	f04f 0000 	mov.w	r0, #0
 801576c:	f380 8811 	msr	BASEPRI, r0
 8015770:	bc09      	pop	{r0, r3}
 8015772:	6819      	ldr	r1, [r3, #0]
 8015774:	6808      	ldr	r0, [r1, #0]
 8015776:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801577a:	f01e 0f10 	tst.w	lr, #16
 801577e:	bf08      	it	eq
 8015780:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8015784:	f380 8809 	msr	PSP, r0
 8015788:	f3bf 8f6f 	isb	sy
 801578c:	4770      	bx	lr
 801578e:	bf00      	nop

08015790 <pxCurrentTCBConst>:
 8015790:	2000156c 	.word	0x2000156c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8015794:	bf00      	nop
 8015796:	bf00      	nop

08015798 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8015798:	b580      	push	{r7, lr}
 801579a:	b082      	sub	sp, #8
 801579c:	af00      	add	r7, sp, #0
	__asm volatile
 801579e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80157a2:	b672      	cpsid	i
 80157a4:	f383 8811 	msr	BASEPRI, r3
 80157a8:	f3bf 8f6f 	isb	sy
 80157ac:	f3bf 8f4f 	dsb	sy
 80157b0:	b662      	cpsie	i
 80157b2:	607b      	str	r3, [r7, #4]
}
 80157b4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80157b6:	f7ff f8cb 	bl	8014950 <xTaskIncrementTick>
 80157ba:	4603      	mov	r3, r0
 80157bc:	2b00      	cmp	r3, #0
 80157be:	d003      	beq.n	80157c8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80157c0:	4b06      	ldr	r3, [pc, #24]	@ (80157dc <SysTick_Handler+0x44>)
 80157c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80157c6:	601a      	str	r2, [r3, #0]
 80157c8:	2300      	movs	r3, #0
 80157ca:	603b      	str	r3, [r7, #0]
	__asm volatile
 80157cc:	683b      	ldr	r3, [r7, #0]
 80157ce:	f383 8811 	msr	BASEPRI, r3
}
 80157d2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80157d4:	bf00      	nop
 80157d6:	3708      	adds	r7, #8
 80157d8:	46bd      	mov	sp, r7
 80157da:	bd80      	pop	{r7, pc}
 80157dc:	e000ed04 	.word	0xe000ed04

080157e0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80157e0:	b480      	push	{r7}
 80157e2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80157e4:	4b0b      	ldr	r3, [pc, #44]	@ (8015814 <vPortSetupTimerInterrupt+0x34>)
 80157e6:	2200      	movs	r2, #0
 80157e8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80157ea:	4b0b      	ldr	r3, [pc, #44]	@ (8015818 <vPortSetupTimerInterrupt+0x38>)
 80157ec:	2200      	movs	r2, #0
 80157ee:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80157f0:	4b0a      	ldr	r3, [pc, #40]	@ (801581c <vPortSetupTimerInterrupt+0x3c>)
 80157f2:	681b      	ldr	r3, [r3, #0]
 80157f4:	4a0a      	ldr	r2, [pc, #40]	@ (8015820 <vPortSetupTimerInterrupt+0x40>)
 80157f6:	fba2 2303 	umull	r2, r3, r2, r3
 80157fa:	099b      	lsrs	r3, r3, #6
 80157fc:	4a09      	ldr	r2, [pc, #36]	@ (8015824 <vPortSetupTimerInterrupt+0x44>)
 80157fe:	3b01      	subs	r3, #1
 8015800:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8015802:	4b04      	ldr	r3, [pc, #16]	@ (8015814 <vPortSetupTimerInterrupt+0x34>)
 8015804:	2207      	movs	r2, #7
 8015806:	601a      	str	r2, [r3, #0]
}
 8015808:	bf00      	nop
 801580a:	46bd      	mov	sp, r7
 801580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015810:	4770      	bx	lr
 8015812:	bf00      	nop
 8015814:	e000e010 	.word	0xe000e010
 8015818:	e000e018 	.word	0xe000e018
 801581c:	20000054 	.word	0x20000054
 8015820:	10624dd3 	.word	0x10624dd3
 8015824:	e000e014 	.word	0xe000e014

08015828 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015828:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8015838 <vPortEnableVFP+0x10>
 801582c:	6801      	ldr	r1, [r0, #0]
 801582e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8015832:	6001      	str	r1, [r0, #0]
 8015834:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015836:	bf00      	nop
 8015838:	e000ed88 	.word	0xe000ed88

0801583c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801583c:	b480      	push	{r7}
 801583e:	b085      	sub	sp, #20
 8015840:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8015842:	f3ef 8305 	mrs	r3, IPSR
 8015846:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015848:	68fb      	ldr	r3, [r7, #12]
 801584a:	2b0f      	cmp	r3, #15
 801584c:	d917      	bls.n	801587e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801584e:	4a1a      	ldr	r2, [pc, #104]	@ (80158b8 <vPortValidateInterruptPriority+0x7c>)
 8015850:	68fb      	ldr	r3, [r7, #12]
 8015852:	4413      	add	r3, r2
 8015854:	781b      	ldrb	r3, [r3, #0]
 8015856:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015858:	4b18      	ldr	r3, [pc, #96]	@ (80158bc <vPortValidateInterruptPriority+0x80>)
 801585a:	781b      	ldrb	r3, [r3, #0]
 801585c:	7afa      	ldrb	r2, [r7, #11]
 801585e:	429a      	cmp	r2, r3
 8015860:	d20d      	bcs.n	801587e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8015862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015866:	b672      	cpsid	i
 8015868:	f383 8811 	msr	BASEPRI, r3
 801586c:	f3bf 8f6f 	isb	sy
 8015870:	f3bf 8f4f 	dsb	sy
 8015874:	b662      	cpsie	i
 8015876:	607b      	str	r3, [r7, #4]
}
 8015878:	bf00      	nop
 801587a:	bf00      	nop
 801587c:	e7fd      	b.n	801587a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801587e:	4b10      	ldr	r3, [pc, #64]	@ (80158c0 <vPortValidateInterruptPriority+0x84>)
 8015880:	681b      	ldr	r3, [r3, #0]
 8015882:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8015886:	4b0f      	ldr	r3, [pc, #60]	@ (80158c4 <vPortValidateInterruptPriority+0x88>)
 8015888:	681b      	ldr	r3, [r3, #0]
 801588a:	429a      	cmp	r2, r3
 801588c:	d90d      	bls.n	80158aa <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 801588e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015892:	b672      	cpsid	i
 8015894:	f383 8811 	msr	BASEPRI, r3
 8015898:	f3bf 8f6f 	isb	sy
 801589c:	f3bf 8f4f 	dsb	sy
 80158a0:	b662      	cpsie	i
 80158a2:	603b      	str	r3, [r7, #0]
}
 80158a4:	bf00      	nop
 80158a6:	bf00      	nop
 80158a8:	e7fd      	b.n	80158a6 <vPortValidateInterruptPriority+0x6a>
	}
 80158aa:	bf00      	nop
 80158ac:	3714      	adds	r7, #20
 80158ae:	46bd      	mov	sp, r7
 80158b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158b4:	4770      	bx	lr
 80158b6:	bf00      	nop
 80158b8:	e000e3f0 	.word	0xe000e3f0
 80158bc:	20001698 	.word	0x20001698
 80158c0:	e000ed0c 	.word	0xe000ed0c
 80158c4:	2000169c 	.word	0x2000169c

080158c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80158c8:	b580      	push	{r7, lr}
 80158ca:	b08a      	sub	sp, #40	@ 0x28
 80158cc:	af00      	add	r7, sp, #0
 80158ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80158d0:	2300      	movs	r3, #0
 80158d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80158d4:	f7fe ff6c 	bl	80147b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80158d8:	4b5f      	ldr	r3, [pc, #380]	@ (8015a58 <pvPortMalloc+0x190>)
 80158da:	681b      	ldr	r3, [r3, #0]
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d101      	bne.n	80158e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80158e0:	f000 f924 	bl	8015b2c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80158e4:	4b5d      	ldr	r3, [pc, #372]	@ (8015a5c <pvPortMalloc+0x194>)
 80158e6:	681a      	ldr	r2, [r3, #0]
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	4013      	ands	r3, r2
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	f040 8094 	bne.w	8015a1a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d020      	beq.n	801593a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80158f8:	2208      	movs	r2, #8
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	4413      	add	r3, r2
 80158fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	f003 0307 	and.w	r3, r3, #7
 8015906:	2b00      	cmp	r3, #0
 8015908:	d017      	beq.n	801593a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	f023 0307 	bic.w	r3, r3, #7
 8015910:	3308      	adds	r3, #8
 8015912:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	f003 0307 	and.w	r3, r3, #7
 801591a:	2b00      	cmp	r3, #0
 801591c:	d00d      	beq.n	801593a <pvPortMalloc+0x72>
	__asm volatile
 801591e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015922:	b672      	cpsid	i
 8015924:	f383 8811 	msr	BASEPRI, r3
 8015928:	f3bf 8f6f 	isb	sy
 801592c:	f3bf 8f4f 	dsb	sy
 8015930:	b662      	cpsie	i
 8015932:	617b      	str	r3, [r7, #20]
}
 8015934:	bf00      	nop
 8015936:	bf00      	nop
 8015938:	e7fd      	b.n	8015936 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d06c      	beq.n	8015a1a <pvPortMalloc+0x152>
 8015940:	4b47      	ldr	r3, [pc, #284]	@ (8015a60 <pvPortMalloc+0x198>)
 8015942:	681b      	ldr	r3, [r3, #0]
 8015944:	687a      	ldr	r2, [r7, #4]
 8015946:	429a      	cmp	r2, r3
 8015948:	d867      	bhi.n	8015a1a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801594a:	4b46      	ldr	r3, [pc, #280]	@ (8015a64 <pvPortMalloc+0x19c>)
 801594c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801594e:	4b45      	ldr	r3, [pc, #276]	@ (8015a64 <pvPortMalloc+0x19c>)
 8015950:	681b      	ldr	r3, [r3, #0]
 8015952:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015954:	e004      	b.n	8015960 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8015956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015958:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801595a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801595c:	681b      	ldr	r3, [r3, #0]
 801595e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015962:	685b      	ldr	r3, [r3, #4]
 8015964:	687a      	ldr	r2, [r7, #4]
 8015966:	429a      	cmp	r2, r3
 8015968:	d903      	bls.n	8015972 <pvPortMalloc+0xaa>
 801596a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801596c:	681b      	ldr	r3, [r3, #0]
 801596e:	2b00      	cmp	r3, #0
 8015970:	d1f1      	bne.n	8015956 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015972:	4b39      	ldr	r3, [pc, #228]	@ (8015a58 <pvPortMalloc+0x190>)
 8015974:	681b      	ldr	r3, [r3, #0]
 8015976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015978:	429a      	cmp	r2, r3
 801597a:	d04e      	beq.n	8015a1a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801597c:	6a3b      	ldr	r3, [r7, #32]
 801597e:	681b      	ldr	r3, [r3, #0]
 8015980:	2208      	movs	r2, #8
 8015982:	4413      	add	r3, r2
 8015984:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015988:	681a      	ldr	r2, [r3, #0]
 801598a:	6a3b      	ldr	r3, [r7, #32]
 801598c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801598e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015990:	685a      	ldr	r2, [r3, #4]
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	1ad2      	subs	r2, r2, r3
 8015996:	2308      	movs	r3, #8
 8015998:	005b      	lsls	r3, r3, #1
 801599a:	429a      	cmp	r2, r3
 801599c:	d922      	bls.n	80159e4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801599e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80159a0:	687b      	ldr	r3, [r7, #4]
 80159a2:	4413      	add	r3, r2
 80159a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80159a6:	69bb      	ldr	r3, [r7, #24]
 80159a8:	f003 0307 	and.w	r3, r3, #7
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	d00d      	beq.n	80159cc <pvPortMalloc+0x104>
	__asm volatile
 80159b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159b4:	b672      	cpsid	i
 80159b6:	f383 8811 	msr	BASEPRI, r3
 80159ba:	f3bf 8f6f 	isb	sy
 80159be:	f3bf 8f4f 	dsb	sy
 80159c2:	b662      	cpsie	i
 80159c4:	613b      	str	r3, [r7, #16]
}
 80159c6:	bf00      	nop
 80159c8:	bf00      	nop
 80159ca:	e7fd      	b.n	80159c8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80159cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159ce:	685a      	ldr	r2, [r3, #4]
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	1ad2      	subs	r2, r2, r3
 80159d4:	69bb      	ldr	r3, [r7, #24]
 80159d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80159d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159da:	687a      	ldr	r2, [r7, #4]
 80159dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80159de:	69b8      	ldr	r0, [r7, #24]
 80159e0:	f000 f906 	bl	8015bf0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80159e4:	4b1e      	ldr	r3, [pc, #120]	@ (8015a60 <pvPortMalloc+0x198>)
 80159e6:	681a      	ldr	r2, [r3, #0]
 80159e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159ea:	685b      	ldr	r3, [r3, #4]
 80159ec:	1ad3      	subs	r3, r2, r3
 80159ee:	4a1c      	ldr	r2, [pc, #112]	@ (8015a60 <pvPortMalloc+0x198>)
 80159f0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80159f2:	4b1b      	ldr	r3, [pc, #108]	@ (8015a60 <pvPortMalloc+0x198>)
 80159f4:	681a      	ldr	r2, [r3, #0]
 80159f6:	4b1c      	ldr	r3, [pc, #112]	@ (8015a68 <pvPortMalloc+0x1a0>)
 80159f8:	681b      	ldr	r3, [r3, #0]
 80159fa:	429a      	cmp	r2, r3
 80159fc:	d203      	bcs.n	8015a06 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80159fe:	4b18      	ldr	r3, [pc, #96]	@ (8015a60 <pvPortMalloc+0x198>)
 8015a00:	681b      	ldr	r3, [r3, #0]
 8015a02:	4a19      	ldr	r2, [pc, #100]	@ (8015a68 <pvPortMalloc+0x1a0>)
 8015a04:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a08:	685a      	ldr	r2, [r3, #4]
 8015a0a:	4b14      	ldr	r3, [pc, #80]	@ (8015a5c <pvPortMalloc+0x194>)
 8015a0c:	681b      	ldr	r3, [r3, #0]
 8015a0e:	431a      	orrs	r2, r3
 8015a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a12:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a16:	2200      	movs	r2, #0
 8015a18:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015a1a:	f7fe fed7 	bl	80147cc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8015a1e:	69fb      	ldr	r3, [r7, #28]
 8015a20:	2b00      	cmp	r3, #0
 8015a22:	d101      	bne.n	8015a28 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8015a24:	f7ed fd42 	bl	80034ac <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015a28:	69fb      	ldr	r3, [r7, #28]
 8015a2a:	f003 0307 	and.w	r3, r3, #7
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	d00d      	beq.n	8015a4e <pvPortMalloc+0x186>
	__asm volatile
 8015a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a36:	b672      	cpsid	i
 8015a38:	f383 8811 	msr	BASEPRI, r3
 8015a3c:	f3bf 8f6f 	isb	sy
 8015a40:	f3bf 8f4f 	dsb	sy
 8015a44:	b662      	cpsie	i
 8015a46:	60fb      	str	r3, [r7, #12]
}
 8015a48:	bf00      	nop
 8015a4a:	bf00      	nop
 8015a4c:	e7fd      	b.n	8015a4a <pvPortMalloc+0x182>
	return pvReturn;
 8015a4e:	69fb      	ldr	r3, [r7, #28]
}
 8015a50:	4618      	mov	r0, r3
 8015a52:	3728      	adds	r7, #40	@ 0x28
 8015a54:	46bd      	mov	sp, r7
 8015a56:	bd80      	pop	{r7, pc}
 8015a58:	200096a8 	.word	0x200096a8
 8015a5c:	200096b4 	.word	0x200096b4
 8015a60:	200096ac 	.word	0x200096ac
 8015a64:	200096a0 	.word	0x200096a0
 8015a68:	200096b0 	.word	0x200096b0

08015a6c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015a6c:	b580      	push	{r7, lr}
 8015a6e:	b086      	sub	sp, #24
 8015a70:	af00      	add	r7, sp, #0
 8015a72:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015a74:	687b      	ldr	r3, [r7, #4]
 8015a76:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	2b00      	cmp	r3, #0
 8015a7c:	d04e      	beq.n	8015b1c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8015a7e:	2308      	movs	r3, #8
 8015a80:	425b      	negs	r3, r3
 8015a82:	697a      	ldr	r2, [r7, #20]
 8015a84:	4413      	add	r3, r2
 8015a86:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015a88:	697b      	ldr	r3, [r7, #20]
 8015a8a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015a8c:	693b      	ldr	r3, [r7, #16]
 8015a8e:	685a      	ldr	r2, [r3, #4]
 8015a90:	4b24      	ldr	r3, [pc, #144]	@ (8015b24 <vPortFree+0xb8>)
 8015a92:	681b      	ldr	r3, [r3, #0]
 8015a94:	4013      	ands	r3, r2
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	d10d      	bne.n	8015ab6 <vPortFree+0x4a>
	__asm volatile
 8015a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a9e:	b672      	cpsid	i
 8015aa0:	f383 8811 	msr	BASEPRI, r3
 8015aa4:	f3bf 8f6f 	isb	sy
 8015aa8:	f3bf 8f4f 	dsb	sy
 8015aac:	b662      	cpsie	i
 8015aae:	60fb      	str	r3, [r7, #12]
}
 8015ab0:	bf00      	nop
 8015ab2:	bf00      	nop
 8015ab4:	e7fd      	b.n	8015ab2 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015ab6:	693b      	ldr	r3, [r7, #16]
 8015ab8:	681b      	ldr	r3, [r3, #0]
 8015aba:	2b00      	cmp	r3, #0
 8015abc:	d00d      	beq.n	8015ada <vPortFree+0x6e>
	__asm volatile
 8015abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ac2:	b672      	cpsid	i
 8015ac4:	f383 8811 	msr	BASEPRI, r3
 8015ac8:	f3bf 8f6f 	isb	sy
 8015acc:	f3bf 8f4f 	dsb	sy
 8015ad0:	b662      	cpsie	i
 8015ad2:	60bb      	str	r3, [r7, #8]
}
 8015ad4:	bf00      	nop
 8015ad6:	bf00      	nop
 8015ad8:	e7fd      	b.n	8015ad6 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8015ada:	693b      	ldr	r3, [r7, #16]
 8015adc:	685a      	ldr	r2, [r3, #4]
 8015ade:	4b11      	ldr	r3, [pc, #68]	@ (8015b24 <vPortFree+0xb8>)
 8015ae0:	681b      	ldr	r3, [r3, #0]
 8015ae2:	4013      	ands	r3, r2
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	d019      	beq.n	8015b1c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8015ae8:	693b      	ldr	r3, [r7, #16]
 8015aea:	681b      	ldr	r3, [r3, #0]
 8015aec:	2b00      	cmp	r3, #0
 8015aee:	d115      	bne.n	8015b1c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015af0:	693b      	ldr	r3, [r7, #16]
 8015af2:	685a      	ldr	r2, [r3, #4]
 8015af4:	4b0b      	ldr	r3, [pc, #44]	@ (8015b24 <vPortFree+0xb8>)
 8015af6:	681b      	ldr	r3, [r3, #0]
 8015af8:	43db      	mvns	r3, r3
 8015afa:	401a      	ands	r2, r3
 8015afc:	693b      	ldr	r3, [r7, #16]
 8015afe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015b00:	f7fe fe56 	bl	80147b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015b04:	693b      	ldr	r3, [r7, #16]
 8015b06:	685a      	ldr	r2, [r3, #4]
 8015b08:	4b07      	ldr	r3, [pc, #28]	@ (8015b28 <vPortFree+0xbc>)
 8015b0a:	681b      	ldr	r3, [r3, #0]
 8015b0c:	4413      	add	r3, r2
 8015b0e:	4a06      	ldr	r2, [pc, #24]	@ (8015b28 <vPortFree+0xbc>)
 8015b10:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015b12:	6938      	ldr	r0, [r7, #16]
 8015b14:	f000 f86c 	bl	8015bf0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8015b18:	f7fe fe58 	bl	80147cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8015b1c:	bf00      	nop
 8015b1e:	3718      	adds	r7, #24
 8015b20:	46bd      	mov	sp, r7
 8015b22:	bd80      	pop	{r7, pc}
 8015b24:	200096b4 	.word	0x200096b4
 8015b28:	200096ac 	.word	0x200096ac

08015b2c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8015b2c:	b480      	push	{r7}
 8015b2e:	b085      	sub	sp, #20
 8015b30:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8015b32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8015b36:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8015b38:	4b27      	ldr	r3, [pc, #156]	@ (8015bd8 <prvHeapInit+0xac>)
 8015b3a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015b3c:	68fb      	ldr	r3, [r7, #12]
 8015b3e:	f003 0307 	and.w	r3, r3, #7
 8015b42:	2b00      	cmp	r3, #0
 8015b44:	d00c      	beq.n	8015b60 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8015b46:	68fb      	ldr	r3, [r7, #12]
 8015b48:	3307      	adds	r3, #7
 8015b4a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015b4c:	68fb      	ldr	r3, [r7, #12]
 8015b4e:	f023 0307 	bic.w	r3, r3, #7
 8015b52:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015b54:	68ba      	ldr	r2, [r7, #8]
 8015b56:	68fb      	ldr	r3, [r7, #12]
 8015b58:	1ad3      	subs	r3, r2, r3
 8015b5a:	4a1f      	ldr	r2, [pc, #124]	@ (8015bd8 <prvHeapInit+0xac>)
 8015b5c:	4413      	add	r3, r2
 8015b5e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015b60:	68fb      	ldr	r3, [r7, #12]
 8015b62:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015b64:	4a1d      	ldr	r2, [pc, #116]	@ (8015bdc <prvHeapInit+0xb0>)
 8015b66:	687b      	ldr	r3, [r7, #4]
 8015b68:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8015b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8015bdc <prvHeapInit+0xb0>)
 8015b6c:	2200      	movs	r2, #0
 8015b6e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	68ba      	ldr	r2, [r7, #8]
 8015b74:	4413      	add	r3, r2
 8015b76:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8015b78:	2208      	movs	r2, #8
 8015b7a:	68fb      	ldr	r3, [r7, #12]
 8015b7c:	1a9b      	subs	r3, r3, r2
 8015b7e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015b80:	68fb      	ldr	r3, [r7, #12]
 8015b82:	f023 0307 	bic.w	r3, r3, #7
 8015b86:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8015b88:	68fb      	ldr	r3, [r7, #12]
 8015b8a:	4a15      	ldr	r2, [pc, #84]	@ (8015be0 <prvHeapInit+0xb4>)
 8015b8c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8015b8e:	4b14      	ldr	r3, [pc, #80]	@ (8015be0 <prvHeapInit+0xb4>)
 8015b90:	681b      	ldr	r3, [r3, #0]
 8015b92:	2200      	movs	r2, #0
 8015b94:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8015b96:	4b12      	ldr	r3, [pc, #72]	@ (8015be0 <prvHeapInit+0xb4>)
 8015b98:	681b      	ldr	r3, [r3, #0]
 8015b9a:	2200      	movs	r2, #0
 8015b9c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8015ba2:	683b      	ldr	r3, [r7, #0]
 8015ba4:	68fa      	ldr	r2, [r7, #12]
 8015ba6:	1ad2      	subs	r2, r2, r3
 8015ba8:	683b      	ldr	r3, [r7, #0]
 8015baa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015bac:	4b0c      	ldr	r3, [pc, #48]	@ (8015be0 <prvHeapInit+0xb4>)
 8015bae:	681a      	ldr	r2, [r3, #0]
 8015bb0:	683b      	ldr	r3, [r7, #0]
 8015bb2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015bb4:	683b      	ldr	r3, [r7, #0]
 8015bb6:	685b      	ldr	r3, [r3, #4]
 8015bb8:	4a0a      	ldr	r2, [pc, #40]	@ (8015be4 <prvHeapInit+0xb8>)
 8015bba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015bbc:	683b      	ldr	r3, [r7, #0]
 8015bbe:	685b      	ldr	r3, [r3, #4]
 8015bc0:	4a09      	ldr	r2, [pc, #36]	@ (8015be8 <prvHeapInit+0xbc>)
 8015bc2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015bc4:	4b09      	ldr	r3, [pc, #36]	@ (8015bec <prvHeapInit+0xc0>)
 8015bc6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8015bca:	601a      	str	r2, [r3, #0]
}
 8015bcc:	bf00      	nop
 8015bce:	3714      	adds	r7, #20
 8015bd0:	46bd      	mov	sp, r7
 8015bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bd6:	4770      	bx	lr
 8015bd8:	200016a0 	.word	0x200016a0
 8015bdc:	200096a0 	.word	0x200096a0
 8015be0:	200096a8 	.word	0x200096a8
 8015be4:	200096b0 	.word	0x200096b0
 8015be8:	200096ac 	.word	0x200096ac
 8015bec:	200096b4 	.word	0x200096b4

08015bf0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015bf0:	b480      	push	{r7}
 8015bf2:	b085      	sub	sp, #20
 8015bf4:	af00      	add	r7, sp, #0
 8015bf6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8015bf8:	4b28      	ldr	r3, [pc, #160]	@ (8015c9c <prvInsertBlockIntoFreeList+0xac>)
 8015bfa:	60fb      	str	r3, [r7, #12]
 8015bfc:	e002      	b.n	8015c04 <prvInsertBlockIntoFreeList+0x14>
 8015bfe:	68fb      	ldr	r3, [r7, #12]
 8015c00:	681b      	ldr	r3, [r3, #0]
 8015c02:	60fb      	str	r3, [r7, #12]
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	681b      	ldr	r3, [r3, #0]
 8015c08:	687a      	ldr	r2, [r7, #4]
 8015c0a:	429a      	cmp	r2, r3
 8015c0c:	d8f7      	bhi.n	8015bfe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015c0e:	68fb      	ldr	r3, [r7, #12]
 8015c10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015c12:	68fb      	ldr	r3, [r7, #12]
 8015c14:	685b      	ldr	r3, [r3, #4]
 8015c16:	68ba      	ldr	r2, [r7, #8]
 8015c18:	4413      	add	r3, r2
 8015c1a:	687a      	ldr	r2, [r7, #4]
 8015c1c:	429a      	cmp	r2, r3
 8015c1e:	d108      	bne.n	8015c32 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015c20:	68fb      	ldr	r3, [r7, #12]
 8015c22:	685a      	ldr	r2, [r3, #4]
 8015c24:	687b      	ldr	r3, [r7, #4]
 8015c26:	685b      	ldr	r3, [r3, #4]
 8015c28:	441a      	add	r2, r3
 8015c2a:	68fb      	ldr	r3, [r7, #12]
 8015c2c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8015c2e:	68fb      	ldr	r3, [r7, #12]
 8015c30:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	685b      	ldr	r3, [r3, #4]
 8015c3a:	68ba      	ldr	r2, [r7, #8]
 8015c3c:	441a      	add	r2, r3
 8015c3e:	68fb      	ldr	r3, [r7, #12]
 8015c40:	681b      	ldr	r3, [r3, #0]
 8015c42:	429a      	cmp	r2, r3
 8015c44:	d118      	bne.n	8015c78 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8015c46:	68fb      	ldr	r3, [r7, #12]
 8015c48:	681a      	ldr	r2, [r3, #0]
 8015c4a:	4b15      	ldr	r3, [pc, #84]	@ (8015ca0 <prvInsertBlockIntoFreeList+0xb0>)
 8015c4c:	681b      	ldr	r3, [r3, #0]
 8015c4e:	429a      	cmp	r2, r3
 8015c50:	d00d      	beq.n	8015c6e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	685a      	ldr	r2, [r3, #4]
 8015c56:	68fb      	ldr	r3, [r7, #12]
 8015c58:	681b      	ldr	r3, [r3, #0]
 8015c5a:	685b      	ldr	r3, [r3, #4]
 8015c5c:	441a      	add	r2, r3
 8015c5e:	687b      	ldr	r3, [r7, #4]
 8015c60:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015c62:	68fb      	ldr	r3, [r7, #12]
 8015c64:	681b      	ldr	r3, [r3, #0]
 8015c66:	681a      	ldr	r2, [r3, #0]
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	601a      	str	r2, [r3, #0]
 8015c6c:	e008      	b.n	8015c80 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8015c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8015ca0 <prvInsertBlockIntoFreeList+0xb0>)
 8015c70:	681a      	ldr	r2, [r3, #0]
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	601a      	str	r2, [r3, #0]
 8015c76:	e003      	b.n	8015c80 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8015c78:	68fb      	ldr	r3, [r7, #12]
 8015c7a:	681a      	ldr	r2, [r3, #0]
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8015c80:	68fa      	ldr	r2, [r7, #12]
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	429a      	cmp	r2, r3
 8015c86:	d002      	beq.n	8015c8e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8015c88:	68fb      	ldr	r3, [r7, #12]
 8015c8a:	687a      	ldr	r2, [r7, #4]
 8015c8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015c8e:	bf00      	nop
 8015c90:	3714      	adds	r7, #20
 8015c92:	46bd      	mov	sp, r7
 8015c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c98:	4770      	bx	lr
 8015c9a:	bf00      	nop
 8015c9c:	200096a0 	.word	0x200096a0
 8015ca0:	200096a8 	.word	0x200096a8

08015ca4 <malloc>:
 8015ca4:	4b02      	ldr	r3, [pc, #8]	@ (8015cb0 <malloc+0xc>)
 8015ca6:	4601      	mov	r1, r0
 8015ca8:	6818      	ldr	r0, [r3, #0]
 8015caa:	f000 b825 	b.w	8015cf8 <_malloc_r>
 8015cae:	bf00      	nop
 8015cb0:	200000ac 	.word	0x200000ac

08015cb4 <sbrk_aligned>:
 8015cb4:	b570      	push	{r4, r5, r6, lr}
 8015cb6:	4e0f      	ldr	r6, [pc, #60]	@ (8015cf4 <sbrk_aligned+0x40>)
 8015cb8:	460c      	mov	r4, r1
 8015cba:	6831      	ldr	r1, [r6, #0]
 8015cbc:	4605      	mov	r5, r0
 8015cbe:	b911      	cbnz	r1, 8015cc6 <sbrk_aligned+0x12>
 8015cc0:	f000 fa9c 	bl	80161fc <_sbrk_r>
 8015cc4:	6030      	str	r0, [r6, #0]
 8015cc6:	4621      	mov	r1, r4
 8015cc8:	4628      	mov	r0, r5
 8015cca:	f000 fa97 	bl	80161fc <_sbrk_r>
 8015cce:	1c43      	adds	r3, r0, #1
 8015cd0:	d103      	bne.n	8015cda <sbrk_aligned+0x26>
 8015cd2:	f04f 34ff 	mov.w	r4, #4294967295
 8015cd6:	4620      	mov	r0, r4
 8015cd8:	bd70      	pop	{r4, r5, r6, pc}
 8015cda:	1cc4      	adds	r4, r0, #3
 8015cdc:	f024 0403 	bic.w	r4, r4, #3
 8015ce0:	42a0      	cmp	r0, r4
 8015ce2:	d0f8      	beq.n	8015cd6 <sbrk_aligned+0x22>
 8015ce4:	1a21      	subs	r1, r4, r0
 8015ce6:	4628      	mov	r0, r5
 8015ce8:	f000 fa88 	bl	80161fc <_sbrk_r>
 8015cec:	3001      	adds	r0, #1
 8015cee:	d1f2      	bne.n	8015cd6 <sbrk_aligned+0x22>
 8015cf0:	e7ef      	b.n	8015cd2 <sbrk_aligned+0x1e>
 8015cf2:	bf00      	nop
 8015cf4:	200096b8 	.word	0x200096b8

08015cf8 <_malloc_r>:
 8015cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015cfc:	1ccd      	adds	r5, r1, #3
 8015cfe:	f025 0503 	bic.w	r5, r5, #3
 8015d02:	3508      	adds	r5, #8
 8015d04:	2d0c      	cmp	r5, #12
 8015d06:	bf38      	it	cc
 8015d08:	250c      	movcc	r5, #12
 8015d0a:	2d00      	cmp	r5, #0
 8015d0c:	4606      	mov	r6, r0
 8015d0e:	db01      	blt.n	8015d14 <_malloc_r+0x1c>
 8015d10:	42a9      	cmp	r1, r5
 8015d12:	d904      	bls.n	8015d1e <_malloc_r+0x26>
 8015d14:	230c      	movs	r3, #12
 8015d16:	6033      	str	r3, [r6, #0]
 8015d18:	2000      	movs	r0, #0
 8015d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015d1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015df4 <_malloc_r+0xfc>
 8015d22:	f000 f869 	bl	8015df8 <__malloc_lock>
 8015d26:	f8d8 3000 	ldr.w	r3, [r8]
 8015d2a:	461c      	mov	r4, r3
 8015d2c:	bb44      	cbnz	r4, 8015d80 <_malloc_r+0x88>
 8015d2e:	4629      	mov	r1, r5
 8015d30:	4630      	mov	r0, r6
 8015d32:	f7ff ffbf 	bl	8015cb4 <sbrk_aligned>
 8015d36:	1c43      	adds	r3, r0, #1
 8015d38:	4604      	mov	r4, r0
 8015d3a:	d158      	bne.n	8015dee <_malloc_r+0xf6>
 8015d3c:	f8d8 4000 	ldr.w	r4, [r8]
 8015d40:	4627      	mov	r7, r4
 8015d42:	2f00      	cmp	r7, #0
 8015d44:	d143      	bne.n	8015dce <_malloc_r+0xd6>
 8015d46:	2c00      	cmp	r4, #0
 8015d48:	d04b      	beq.n	8015de2 <_malloc_r+0xea>
 8015d4a:	6823      	ldr	r3, [r4, #0]
 8015d4c:	4639      	mov	r1, r7
 8015d4e:	4630      	mov	r0, r6
 8015d50:	eb04 0903 	add.w	r9, r4, r3
 8015d54:	f000 fa52 	bl	80161fc <_sbrk_r>
 8015d58:	4581      	cmp	r9, r0
 8015d5a:	d142      	bne.n	8015de2 <_malloc_r+0xea>
 8015d5c:	6821      	ldr	r1, [r4, #0]
 8015d5e:	1a6d      	subs	r5, r5, r1
 8015d60:	4629      	mov	r1, r5
 8015d62:	4630      	mov	r0, r6
 8015d64:	f7ff ffa6 	bl	8015cb4 <sbrk_aligned>
 8015d68:	3001      	adds	r0, #1
 8015d6a:	d03a      	beq.n	8015de2 <_malloc_r+0xea>
 8015d6c:	6823      	ldr	r3, [r4, #0]
 8015d6e:	442b      	add	r3, r5
 8015d70:	6023      	str	r3, [r4, #0]
 8015d72:	f8d8 3000 	ldr.w	r3, [r8]
 8015d76:	685a      	ldr	r2, [r3, #4]
 8015d78:	bb62      	cbnz	r2, 8015dd4 <_malloc_r+0xdc>
 8015d7a:	f8c8 7000 	str.w	r7, [r8]
 8015d7e:	e00f      	b.n	8015da0 <_malloc_r+0xa8>
 8015d80:	6822      	ldr	r2, [r4, #0]
 8015d82:	1b52      	subs	r2, r2, r5
 8015d84:	d420      	bmi.n	8015dc8 <_malloc_r+0xd0>
 8015d86:	2a0b      	cmp	r2, #11
 8015d88:	d917      	bls.n	8015dba <_malloc_r+0xc2>
 8015d8a:	1961      	adds	r1, r4, r5
 8015d8c:	42a3      	cmp	r3, r4
 8015d8e:	6025      	str	r5, [r4, #0]
 8015d90:	bf18      	it	ne
 8015d92:	6059      	strne	r1, [r3, #4]
 8015d94:	6863      	ldr	r3, [r4, #4]
 8015d96:	bf08      	it	eq
 8015d98:	f8c8 1000 	streq.w	r1, [r8]
 8015d9c:	5162      	str	r2, [r4, r5]
 8015d9e:	604b      	str	r3, [r1, #4]
 8015da0:	4630      	mov	r0, r6
 8015da2:	f000 f82f 	bl	8015e04 <__malloc_unlock>
 8015da6:	f104 000b 	add.w	r0, r4, #11
 8015daa:	1d23      	adds	r3, r4, #4
 8015dac:	f020 0007 	bic.w	r0, r0, #7
 8015db0:	1ac2      	subs	r2, r0, r3
 8015db2:	bf1c      	itt	ne
 8015db4:	1a1b      	subne	r3, r3, r0
 8015db6:	50a3      	strne	r3, [r4, r2]
 8015db8:	e7af      	b.n	8015d1a <_malloc_r+0x22>
 8015dba:	6862      	ldr	r2, [r4, #4]
 8015dbc:	42a3      	cmp	r3, r4
 8015dbe:	bf0c      	ite	eq
 8015dc0:	f8c8 2000 	streq.w	r2, [r8]
 8015dc4:	605a      	strne	r2, [r3, #4]
 8015dc6:	e7eb      	b.n	8015da0 <_malloc_r+0xa8>
 8015dc8:	4623      	mov	r3, r4
 8015dca:	6864      	ldr	r4, [r4, #4]
 8015dcc:	e7ae      	b.n	8015d2c <_malloc_r+0x34>
 8015dce:	463c      	mov	r4, r7
 8015dd0:	687f      	ldr	r7, [r7, #4]
 8015dd2:	e7b6      	b.n	8015d42 <_malloc_r+0x4a>
 8015dd4:	461a      	mov	r2, r3
 8015dd6:	685b      	ldr	r3, [r3, #4]
 8015dd8:	42a3      	cmp	r3, r4
 8015dda:	d1fb      	bne.n	8015dd4 <_malloc_r+0xdc>
 8015ddc:	2300      	movs	r3, #0
 8015dde:	6053      	str	r3, [r2, #4]
 8015de0:	e7de      	b.n	8015da0 <_malloc_r+0xa8>
 8015de2:	230c      	movs	r3, #12
 8015de4:	6033      	str	r3, [r6, #0]
 8015de6:	4630      	mov	r0, r6
 8015de8:	f000 f80c 	bl	8015e04 <__malloc_unlock>
 8015dec:	e794      	b.n	8015d18 <_malloc_r+0x20>
 8015dee:	6005      	str	r5, [r0, #0]
 8015df0:	e7d6      	b.n	8015da0 <_malloc_r+0xa8>
 8015df2:	bf00      	nop
 8015df4:	200096bc 	.word	0x200096bc

08015df8 <__malloc_lock>:
 8015df8:	4801      	ldr	r0, [pc, #4]	@ (8015e00 <__malloc_lock+0x8>)
 8015dfa:	f000 ba4c 	b.w	8016296 <__retarget_lock_acquire_recursive>
 8015dfe:	bf00      	nop
 8015e00:	20009800 	.word	0x20009800

08015e04 <__malloc_unlock>:
 8015e04:	4801      	ldr	r0, [pc, #4]	@ (8015e0c <__malloc_unlock+0x8>)
 8015e06:	f000 ba47 	b.w	8016298 <__retarget_lock_release_recursive>
 8015e0a:	bf00      	nop
 8015e0c:	20009800 	.word	0x20009800

08015e10 <rand>:
 8015e10:	4b16      	ldr	r3, [pc, #88]	@ (8015e6c <rand+0x5c>)
 8015e12:	b510      	push	{r4, lr}
 8015e14:	681c      	ldr	r4, [r3, #0]
 8015e16:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015e18:	b9b3      	cbnz	r3, 8015e48 <rand+0x38>
 8015e1a:	2018      	movs	r0, #24
 8015e1c:	f7ff ff42 	bl	8015ca4 <malloc>
 8015e20:	4602      	mov	r2, r0
 8015e22:	6320      	str	r0, [r4, #48]	@ 0x30
 8015e24:	b920      	cbnz	r0, 8015e30 <rand+0x20>
 8015e26:	4b12      	ldr	r3, [pc, #72]	@ (8015e70 <rand+0x60>)
 8015e28:	4812      	ldr	r0, [pc, #72]	@ (8015e74 <rand+0x64>)
 8015e2a:	2152      	movs	r1, #82	@ 0x52
 8015e2c:	f000 fa44 	bl	80162b8 <__assert_func>
 8015e30:	4911      	ldr	r1, [pc, #68]	@ (8015e78 <rand+0x68>)
 8015e32:	4b12      	ldr	r3, [pc, #72]	@ (8015e7c <rand+0x6c>)
 8015e34:	e9c0 1300 	strd	r1, r3, [r0]
 8015e38:	4b11      	ldr	r3, [pc, #68]	@ (8015e80 <rand+0x70>)
 8015e3a:	6083      	str	r3, [r0, #8]
 8015e3c:	230b      	movs	r3, #11
 8015e3e:	8183      	strh	r3, [r0, #12]
 8015e40:	2100      	movs	r1, #0
 8015e42:	2001      	movs	r0, #1
 8015e44:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8015e48:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015e4a:	480e      	ldr	r0, [pc, #56]	@ (8015e84 <rand+0x74>)
 8015e4c:	690b      	ldr	r3, [r1, #16]
 8015e4e:	694c      	ldr	r4, [r1, #20]
 8015e50:	4a0d      	ldr	r2, [pc, #52]	@ (8015e88 <rand+0x78>)
 8015e52:	4358      	muls	r0, r3
 8015e54:	fb02 0004 	mla	r0, r2, r4, r0
 8015e58:	fba3 3202 	umull	r3, r2, r3, r2
 8015e5c:	3301      	adds	r3, #1
 8015e5e:	eb40 0002 	adc.w	r0, r0, r2
 8015e62:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8015e66:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8015e6a:	bd10      	pop	{r4, pc}
 8015e6c:	200000ac 	.word	0x200000ac
 8015e70:	080256a4 	.word	0x080256a4
 8015e74:	080256bb 	.word	0x080256bb
 8015e78:	abcd330e 	.word	0xabcd330e
 8015e7c:	e66d1234 	.word	0xe66d1234
 8015e80:	0005deec 	.word	0x0005deec
 8015e84:	5851f42d 	.word	0x5851f42d
 8015e88:	4c957f2d 	.word	0x4c957f2d

08015e8c <std>:
 8015e8c:	2300      	movs	r3, #0
 8015e8e:	b510      	push	{r4, lr}
 8015e90:	4604      	mov	r4, r0
 8015e92:	e9c0 3300 	strd	r3, r3, [r0]
 8015e96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015e9a:	6083      	str	r3, [r0, #8]
 8015e9c:	8181      	strh	r1, [r0, #12]
 8015e9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8015ea0:	81c2      	strh	r2, [r0, #14]
 8015ea2:	6183      	str	r3, [r0, #24]
 8015ea4:	4619      	mov	r1, r3
 8015ea6:	2208      	movs	r2, #8
 8015ea8:	305c      	adds	r0, #92	@ 0x5c
 8015eaa:	f000 f914 	bl	80160d6 <memset>
 8015eae:	4b0d      	ldr	r3, [pc, #52]	@ (8015ee4 <std+0x58>)
 8015eb0:	6263      	str	r3, [r4, #36]	@ 0x24
 8015eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8015ee8 <std+0x5c>)
 8015eb4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8015eec <std+0x60>)
 8015eb8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015eba:	4b0d      	ldr	r3, [pc, #52]	@ (8015ef0 <std+0x64>)
 8015ebc:	6323      	str	r3, [r4, #48]	@ 0x30
 8015ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8015ef4 <std+0x68>)
 8015ec0:	6224      	str	r4, [r4, #32]
 8015ec2:	429c      	cmp	r4, r3
 8015ec4:	d006      	beq.n	8015ed4 <std+0x48>
 8015ec6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8015eca:	4294      	cmp	r4, r2
 8015ecc:	d002      	beq.n	8015ed4 <std+0x48>
 8015ece:	33d0      	adds	r3, #208	@ 0xd0
 8015ed0:	429c      	cmp	r4, r3
 8015ed2:	d105      	bne.n	8015ee0 <std+0x54>
 8015ed4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015ed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015edc:	f000 b9da 	b.w	8016294 <__retarget_lock_init_recursive>
 8015ee0:	bd10      	pop	{r4, pc}
 8015ee2:	bf00      	nop
 8015ee4:	08016051 	.word	0x08016051
 8015ee8:	08016073 	.word	0x08016073
 8015eec:	080160ab 	.word	0x080160ab
 8015ef0:	080160cf 	.word	0x080160cf
 8015ef4:	200096c0 	.word	0x200096c0

08015ef8 <stdio_exit_handler>:
 8015ef8:	4a02      	ldr	r2, [pc, #8]	@ (8015f04 <stdio_exit_handler+0xc>)
 8015efa:	4903      	ldr	r1, [pc, #12]	@ (8015f08 <stdio_exit_handler+0x10>)
 8015efc:	4803      	ldr	r0, [pc, #12]	@ (8015f0c <stdio_exit_handler+0x14>)
 8015efe:	f000 b869 	b.w	8015fd4 <_fwalk_sglue>
 8015f02:	bf00      	nop
 8015f04:	200000a0 	.word	0x200000a0
 8015f08:	08016a5d 	.word	0x08016a5d
 8015f0c:	200000b0 	.word	0x200000b0

08015f10 <cleanup_stdio>:
 8015f10:	6841      	ldr	r1, [r0, #4]
 8015f12:	4b0c      	ldr	r3, [pc, #48]	@ (8015f44 <cleanup_stdio+0x34>)
 8015f14:	4299      	cmp	r1, r3
 8015f16:	b510      	push	{r4, lr}
 8015f18:	4604      	mov	r4, r0
 8015f1a:	d001      	beq.n	8015f20 <cleanup_stdio+0x10>
 8015f1c:	f000 fd9e 	bl	8016a5c <_fflush_r>
 8015f20:	68a1      	ldr	r1, [r4, #8]
 8015f22:	4b09      	ldr	r3, [pc, #36]	@ (8015f48 <cleanup_stdio+0x38>)
 8015f24:	4299      	cmp	r1, r3
 8015f26:	d002      	beq.n	8015f2e <cleanup_stdio+0x1e>
 8015f28:	4620      	mov	r0, r4
 8015f2a:	f000 fd97 	bl	8016a5c <_fflush_r>
 8015f2e:	68e1      	ldr	r1, [r4, #12]
 8015f30:	4b06      	ldr	r3, [pc, #24]	@ (8015f4c <cleanup_stdio+0x3c>)
 8015f32:	4299      	cmp	r1, r3
 8015f34:	d004      	beq.n	8015f40 <cleanup_stdio+0x30>
 8015f36:	4620      	mov	r0, r4
 8015f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f3c:	f000 bd8e 	b.w	8016a5c <_fflush_r>
 8015f40:	bd10      	pop	{r4, pc}
 8015f42:	bf00      	nop
 8015f44:	200096c0 	.word	0x200096c0
 8015f48:	20009728 	.word	0x20009728
 8015f4c:	20009790 	.word	0x20009790

08015f50 <global_stdio_init.part.0>:
 8015f50:	b510      	push	{r4, lr}
 8015f52:	4b0b      	ldr	r3, [pc, #44]	@ (8015f80 <global_stdio_init.part.0+0x30>)
 8015f54:	4c0b      	ldr	r4, [pc, #44]	@ (8015f84 <global_stdio_init.part.0+0x34>)
 8015f56:	4a0c      	ldr	r2, [pc, #48]	@ (8015f88 <global_stdio_init.part.0+0x38>)
 8015f58:	601a      	str	r2, [r3, #0]
 8015f5a:	4620      	mov	r0, r4
 8015f5c:	2200      	movs	r2, #0
 8015f5e:	2104      	movs	r1, #4
 8015f60:	f7ff ff94 	bl	8015e8c <std>
 8015f64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015f68:	2201      	movs	r2, #1
 8015f6a:	2109      	movs	r1, #9
 8015f6c:	f7ff ff8e 	bl	8015e8c <std>
 8015f70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015f74:	2202      	movs	r2, #2
 8015f76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f7a:	2112      	movs	r1, #18
 8015f7c:	f7ff bf86 	b.w	8015e8c <std>
 8015f80:	200097f8 	.word	0x200097f8
 8015f84:	200096c0 	.word	0x200096c0
 8015f88:	08015ef9 	.word	0x08015ef9

08015f8c <__sfp_lock_acquire>:
 8015f8c:	4801      	ldr	r0, [pc, #4]	@ (8015f94 <__sfp_lock_acquire+0x8>)
 8015f8e:	f000 b982 	b.w	8016296 <__retarget_lock_acquire_recursive>
 8015f92:	bf00      	nop
 8015f94:	20009801 	.word	0x20009801

08015f98 <__sfp_lock_release>:
 8015f98:	4801      	ldr	r0, [pc, #4]	@ (8015fa0 <__sfp_lock_release+0x8>)
 8015f9a:	f000 b97d 	b.w	8016298 <__retarget_lock_release_recursive>
 8015f9e:	bf00      	nop
 8015fa0:	20009801 	.word	0x20009801

08015fa4 <__sinit>:
 8015fa4:	b510      	push	{r4, lr}
 8015fa6:	4604      	mov	r4, r0
 8015fa8:	f7ff fff0 	bl	8015f8c <__sfp_lock_acquire>
 8015fac:	6a23      	ldr	r3, [r4, #32]
 8015fae:	b11b      	cbz	r3, 8015fb8 <__sinit+0x14>
 8015fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015fb4:	f7ff bff0 	b.w	8015f98 <__sfp_lock_release>
 8015fb8:	4b04      	ldr	r3, [pc, #16]	@ (8015fcc <__sinit+0x28>)
 8015fba:	6223      	str	r3, [r4, #32]
 8015fbc:	4b04      	ldr	r3, [pc, #16]	@ (8015fd0 <__sinit+0x2c>)
 8015fbe:	681b      	ldr	r3, [r3, #0]
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d1f5      	bne.n	8015fb0 <__sinit+0xc>
 8015fc4:	f7ff ffc4 	bl	8015f50 <global_stdio_init.part.0>
 8015fc8:	e7f2      	b.n	8015fb0 <__sinit+0xc>
 8015fca:	bf00      	nop
 8015fcc:	08015f11 	.word	0x08015f11
 8015fd0:	200097f8 	.word	0x200097f8

08015fd4 <_fwalk_sglue>:
 8015fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015fd8:	4607      	mov	r7, r0
 8015fda:	4688      	mov	r8, r1
 8015fdc:	4614      	mov	r4, r2
 8015fde:	2600      	movs	r6, #0
 8015fe0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015fe4:	f1b9 0901 	subs.w	r9, r9, #1
 8015fe8:	d505      	bpl.n	8015ff6 <_fwalk_sglue+0x22>
 8015fea:	6824      	ldr	r4, [r4, #0]
 8015fec:	2c00      	cmp	r4, #0
 8015fee:	d1f7      	bne.n	8015fe0 <_fwalk_sglue+0xc>
 8015ff0:	4630      	mov	r0, r6
 8015ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015ff6:	89ab      	ldrh	r3, [r5, #12]
 8015ff8:	2b01      	cmp	r3, #1
 8015ffa:	d907      	bls.n	801600c <_fwalk_sglue+0x38>
 8015ffc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016000:	3301      	adds	r3, #1
 8016002:	d003      	beq.n	801600c <_fwalk_sglue+0x38>
 8016004:	4629      	mov	r1, r5
 8016006:	4638      	mov	r0, r7
 8016008:	47c0      	blx	r8
 801600a:	4306      	orrs	r6, r0
 801600c:	3568      	adds	r5, #104	@ 0x68
 801600e:	e7e9      	b.n	8015fe4 <_fwalk_sglue+0x10>

08016010 <siprintf>:
 8016010:	b40e      	push	{r1, r2, r3}
 8016012:	b500      	push	{lr}
 8016014:	b09c      	sub	sp, #112	@ 0x70
 8016016:	ab1d      	add	r3, sp, #116	@ 0x74
 8016018:	9002      	str	r0, [sp, #8]
 801601a:	9006      	str	r0, [sp, #24]
 801601c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016020:	4809      	ldr	r0, [pc, #36]	@ (8016048 <siprintf+0x38>)
 8016022:	9107      	str	r1, [sp, #28]
 8016024:	9104      	str	r1, [sp, #16]
 8016026:	4909      	ldr	r1, [pc, #36]	@ (801604c <siprintf+0x3c>)
 8016028:	f853 2b04 	ldr.w	r2, [r3], #4
 801602c:	9105      	str	r1, [sp, #20]
 801602e:	6800      	ldr	r0, [r0, #0]
 8016030:	9301      	str	r3, [sp, #4]
 8016032:	a902      	add	r1, sp, #8
 8016034:	f000 fa04 	bl	8016440 <_svfiprintf_r>
 8016038:	9b02      	ldr	r3, [sp, #8]
 801603a:	2200      	movs	r2, #0
 801603c:	701a      	strb	r2, [r3, #0]
 801603e:	b01c      	add	sp, #112	@ 0x70
 8016040:	f85d eb04 	ldr.w	lr, [sp], #4
 8016044:	b003      	add	sp, #12
 8016046:	4770      	bx	lr
 8016048:	200000ac 	.word	0x200000ac
 801604c:	ffff0208 	.word	0xffff0208

08016050 <__sread>:
 8016050:	b510      	push	{r4, lr}
 8016052:	460c      	mov	r4, r1
 8016054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016058:	f000 f8be 	bl	80161d8 <_read_r>
 801605c:	2800      	cmp	r0, #0
 801605e:	bfab      	itete	ge
 8016060:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8016062:	89a3      	ldrhlt	r3, [r4, #12]
 8016064:	181b      	addge	r3, r3, r0
 8016066:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801606a:	bfac      	ite	ge
 801606c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801606e:	81a3      	strhlt	r3, [r4, #12]
 8016070:	bd10      	pop	{r4, pc}

08016072 <__swrite>:
 8016072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016076:	461f      	mov	r7, r3
 8016078:	898b      	ldrh	r3, [r1, #12]
 801607a:	05db      	lsls	r3, r3, #23
 801607c:	4605      	mov	r5, r0
 801607e:	460c      	mov	r4, r1
 8016080:	4616      	mov	r6, r2
 8016082:	d505      	bpl.n	8016090 <__swrite+0x1e>
 8016084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016088:	2302      	movs	r3, #2
 801608a:	2200      	movs	r2, #0
 801608c:	f000 f892 	bl	80161b4 <_lseek_r>
 8016090:	89a3      	ldrh	r3, [r4, #12]
 8016092:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016096:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801609a:	81a3      	strh	r3, [r4, #12]
 801609c:	4632      	mov	r2, r6
 801609e:	463b      	mov	r3, r7
 80160a0:	4628      	mov	r0, r5
 80160a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80160a6:	f000 b8b9 	b.w	801621c <_write_r>

080160aa <__sseek>:
 80160aa:	b510      	push	{r4, lr}
 80160ac:	460c      	mov	r4, r1
 80160ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80160b2:	f000 f87f 	bl	80161b4 <_lseek_r>
 80160b6:	1c43      	adds	r3, r0, #1
 80160b8:	89a3      	ldrh	r3, [r4, #12]
 80160ba:	bf15      	itete	ne
 80160bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80160be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80160c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80160c6:	81a3      	strheq	r3, [r4, #12]
 80160c8:	bf18      	it	ne
 80160ca:	81a3      	strhne	r3, [r4, #12]
 80160cc:	bd10      	pop	{r4, pc}

080160ce <__sclose>:
 80160ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80160d2:	f000 b809 	b.w	80160e8 <_close_r>

080160d6 <memset>:
 80160d6:	4402      	add	r2, r0
 80160d8:	4603      	mov	r3, r0
 80160da:	4293      	cmp	r3, r2
 80160dc:	d100      	bne.n	80160e0 <memset+0xa>
 80160de:	4770      	bx	lr
 80160e0:	f803 1b01 	strb.w	r1, [r3], #1
 80160e4:	e7f9      	b.n	80160da <memset+0x4>
	...

080160e8 <_close_r>:
 80160e8:	b538      	push	{r3, r4, r5, lr}
 80160ea:	4d06      	ldr	r5, [pc, #24]	@ (8016104 <_close_r+0x1c>)
 80160ec:	2300      	movs	r3, #0
 80160ee:	4604      	mov	r4, r0
 80160f0:	4608      	mov	r0, r1
 80160f2:	602b      	str	r3, [r5, #0]
 80160f4:	f7f2 fde4 	bl	8008cc0 <_close>
 80160f8:	1c43      	adds	r3, r0, #1
 80160fa:	d102      	bne.n	8016102 <_close_r+0x1a>
 80160fc:	682b      	ldr	r3, [r5, #0]
 80160fe:	b103      	cbz	r3, 8016102 <_close_r+0x1a>
 8016100:	6023      	str	r3, [r4, #0]
 8016102:	bd38      	pop	{r3, r4, r5, pc}
 8016104:	200097fc 	.word	0x200097fc

08016108 <_reclaim_reent>:
 8016108:	4b29      	ldr	r3, [pc, #164]	@ (80161b0 <_reclaim_reent+0xa8>)
 801610a:	681b      	ldr	r3, [r3, #0]
 801610c:	4283      	cmp	r3, r0
 801610e:	b570      	push	{r4, r5, r6, lr}
 8016110:	4604      	mov	r4, r0
 8016112:	d04b      	beq.n	80161ac <_reclaim_reent+0xa4>
 8016114:	69c3      	ldr	r3, [r0, #28]
 8016116:	b1ab      	cbz	r3, 8016144 <_reclaim_reent+0x3c>
 8016118:	68db      	ldr	r3, [r3, #12]
 801611a:	b16b      	cbz	r3, 8016138 <_reclaim_reent+0x30>
 801611c:	2500      	movs	r5, #0
 801611e:	69e3      	ldr	r3, [r4, #28]
 8016120:	68db      	ldr	r3, [r3, #12]
 8016122:	5959      	ldr	r1, [r3, r5]
 8016124:	2900      	cmp	r1, #0
 8016126:	d13b      	bne.n	80161a0 <_reclaim_reent+0x98>
 8016128:	3504      	adds	r5, #4
 801612a:	2d80      	cmp	r5, #128	@ 0x80
 801612c:	d1f7      	bne.n	801611e <_reclaim_reent+0x16>
 801612e:	69e3      	ldr	r3, [r4, #28]
 8016130:	4620      	mov	r0, r4
 8016132:	68d9      	ldr	r1, [r3, #12]
 8016134:	f000 f8de 	bl	80162f4 <_free_r>
 8016138:	69e3      	ldr	r3, [r4, #28]
 801613a:	6819      	ldr	r1, [r3, #0]
 801613c:	b111      	cbz	r1, 8016144 <_reclaim_reent+0x3c>
 801613e:	4620      	mov	r0, r4
 8016140:	f000 f8d8 	bl	80162f4 <_free_r>
 8016144:	6961      	ldr	r1, [r4, #20]
 8016146:	b111      	cbz	r1, 801614e <_reclaim_reent+0x46>
 8016148:	4620      	mov	r0, r4
 801614a:	f000 f8d3 	bl	80162f4 <_free_r>
 801614e:	69e1      	ldr	r1, [r4, #28]
 8016150:	b111      	cbz	r1, 8016158 <_reclaim_reent+0x50>
 8016152:	4620      	mov	r0, r4
 8016154:	f000 f8ce 	bl	80162f4 <_free_r>
 8016158:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801615a:	b111      	cbz	r1, 8016162 <_reclaim_reent+0x5a>
 801615c:	4620      	mov	r0, r4
 801615e:	f000 f8c9 	bl	80162f4 <_free_r>
 8016162:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016164:	b111      	cbz	r1, 801616c <_reclaim_reent+0x64>
 8016166:	4620      	mov	r0, r4
 8016168:	f000 f8c4 	bl	80162f4 <_free_r>
 801616c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801616e:	b111      	cbz	r1, 8016176 <_reclaim_reent+0x6e>
 8016170:	4620      	mov	r0, r4
 8016172:	f000 f8bf 	bl	80162f4 <_free_r>
 8016176:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8016178:	b111      	cbz	r1, 8016180 <_reclaim_reent+0x78>
 801617a:	4620      	mov	r0, r4
 801617c:	f000 f8ba 	bl	80162f4 <_free_r>
 8016180:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8016182:	b111      	cbz	r1, 801618a <_reclaim_reent+0x82>
 8016184:	4620      	mov	r0, r4
 8016186:	f000 f8b5 	bl	80162f4 <_free_r>
 801618a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801618c:	b111      	cbz	r1, 8016194 <_reclaim_reent+0x8c>
 801618e:	4620      	mov	r0, r4
 8016190:	f000 f8b0 	bl	80162f4 <_free_r>
 8016194:	6a23      	ldr	r3, [r4, #32]
 8016196:	b14b      	cbz	r3, 80161ac <_reclaim_reent+0xa4>
 8016198:	4620      	mov	r0, r4
 801619a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801619e:	4718      	bx	r3
 80161a0:	680e      	ldr	r6, [r1, #0]
 80161a2:	4620      	mov	r0, r4
 80161a4:	f000 f8a6 	bl	80162f4 <_free_r>
 80161a8:	4631      	mov	r1, r6
 80161aa:	e7bb      	b.n	8016124 <_reclaim_reent+0x1c>
 80161ac:	bd70      	pop	{r4, r5, r6, pc}
 80161ae:	bf00      	nop
 80161b0:	200000ac 	.word	0x200000ac

080161b4 <_lseek_r>:
 80161b4:	b538      	push	{r3, r4, r5, lr}
 80161b6:	4d07      	ldr	r5, [pc, #28]	@ (80161d4 <_lseek_r+0x20>)
 80161b8:	4604      	mov	r4, r0
 80161ba:	4608      	mov	r0, r1
 80161bc:	4611      	mov	r1, r2
 80161be:	2200      	movs	r2, #0
 80161c0:	602a      	str	r2, [r5, #0]
 80161c2:	461a      	mov	r2, r3
 80161c4:	f7f2 fda3 	bl	8008d0e <_lseek>
 80161c8:	1c43      	adds	r3, r0, #1
 80161ca:	d102      	bne.n	80161d2 <_lseek_r+0x1e>
 80161cc:	682b      	ldr	r3, [r5, #0]
 80161ce:	b103      	cbz	r3, 80161d2 <_lseek_r+0x1e>
 80161d0:	6023      	str	r3, [r4, #0]
 80161d2:	bd38      	pop	{r3, r4, r5, pc}
 80161d4:	200097fc 	.word	0x200097fc

080161d8 <_read_r>:
 80161d8:	b538      	push	{r3, r4, r5, lr}
 80161da:	4d07      	ldr	r5, [pc, #28]	@ (80161f8 <_read_r+0x20>)
 80161dc:	4604      	mov	r4, r0
 80161de:	4608      	mov	r0, r1
 80161e0:	4611      	mov	r1, r2
 80161e2:	2200      	movs	r2, #0
 80161e4:	602a      	str	r2, [r5, #0]
 80161e6:	461a      	mov	r2, r3
 80161e8:	f7f2 fd31 	bl	8008c4e <_read>
 80161ec:	1c43      	adds	r3, r0, #1
 80161ee:	d102      	bne.n	80161f6 <_read_r+0x1e>
 80161f0:	682b      	ldr	r3, [r5, #0]
 80161f2:	b103      	cbz	r3, 80161f6 <_read_r+0x1e>
 80161f4:	6023      	str	r3, [r4, #0]
 80161f6:	bd38      	pop	{r3, r4, r5, pc}
 80161f8:	200097fc 	.word	0x200097fc

080161fc <_sbrk_r>:
 80161fc:	b538      	push	{r3, r4, r5, lr}
 80161fe:	4d06      	ldr	r5, [pc, #24]	@ (8016218 <_sbrk_r+0x1c>)
 8016200:	2300      	movs	r3, #0
 8016202:	4604      	mov	r4, r0
 8016204:	4608      	mov	r0, r1
 8016206:	602b      	str	r3, [r5, #0]
 8016208:	f7f2 fd8e 	bl	8008d28 <_sbrk>
 801620c:	1c43      	adds	r3, r0, #1
 801620e:	d102      	bne.n	8016216 <_sbrk_r+0x1a>
 8016210:	682b      	ldr	r3, [r5, #0]
 8016212:	b103      	cbz	r3, 8016216 <_sbrk_r+0x1a>
 8016214:	6023      	str	r3, [r4, #0]
 8016216:	bd38      	pop	{r3, r4, r5, pc}
 8016218:	200097fc 	.word	0x200097fc

0801621c <_write_r>:
 801621c:	b538      	push	{r3, r4, r5, lr}
 801621e:	4d07      	ldr	r5, [pc, #28]	@ (801623c <_write_r+0x20>)
 8016220:	4604      	mov	r4, r0
 8016222:	4608      	mov	r0, r1
 8016224:	4611      	mov	r1, r2
 8016226:	2200      	movs	r2, #0
 8016228:	602a      	str	r2, [r5, #0]
 801622a:	461a      	mov	r2, r3
 801622c:	f7f2 fd2c 	bl	8008c88 <_write>
 8016230:	1c43      	adds	r3, r0, #1
 8016232:	d102      	bne.n	801623a <_write_r+0x1e>
 8016234:	682b      	ldr	r3, [r5, #0]
 8016236:	b103      	cbz	r3, 801623a <_write_r+0x1e>
 8016238:	6023      	str	r3, [r4, #0]
 801623a:	bd38      	pop	{r3, r4, r5, pc}
 801623c:	200097fc 	.word	0x200097fc

08016240 <__errno>:
 8016240:	4b01      	ldr	r3, [pc, #4]	@ (8016248 <__errno+0x8>)
 8016242:	6818      	ldr	r0, [r3, #0]
 8016244:	4770      	bx	lr
 8016246:	bf00      	nop
 8016248:	200000ac 	.word	0x200000ac

0801624c <__libc_init_array>:
 801624c:	b570      	push	{r4, r5, r6, lr}
 801624e:	4d0d      	ldr	r5, [pc, #52]	@ (8016284 <__libc_init_array+0x38>)
 8016250:	4c0d      	ldr	r4, [pc, #52]	@ (8016288 <__libc_init_array+0x3c>)
 8016252:	1b64      	subs	r4, r4, r5
 8016254:	10a4      	asrs	r4, r4, #2
 8016256:	2600      	movs	r6, #0
 8016258:	42a6      	cmp	r6, r4
 801625a:	d109      	bne.n	8016270 <__libc_init_array+0x24>
 801625c:	4d0b      	ldr	r5, [pc, #44]	@ (801628c <__libc_init_array+0x40>)
 801625e:	4c0c      	ldr	r4, [pc, #48]	@ (8016290 <__libc_init_array+0x44>)
 8016260:	f000 ff2a 	bl	80170b8 <_init>
 8016264:	1b64      	subs	r4, r4, r5
 8016266:	10a4      	asrs	r4, r4, #2
 8016268:	2600      	movs	r6, #0
 801626a:	42a6      	cmp	r6, r4
 801626c:	d105      	bne.n	801627a <__libc_init_array+0x2e>
 801626e:	bd70      	pop	{r4, r5, r6, pc}
 8016270:	f855 3b04 	ldr.w	r3, [r5], #4
 8016274:	4798      	blx	r3
 8016276:	3601      	adds	r6, #1
 8016278:	e7ee      	b.n	8016258 <__libc_init_array+0xc>
 801627a:	f855 3b04 	ldr.w	r3, [r5], #4
 801627e:	4798      	blx	r3
 8016280:	3601      	adds	r6, #1
 8016282:	e7f2      	b.n	801626a <__libc_init_array+0x1e>
 8016284:	0802578c 	.word	0x0802578c
 8016288:	0802578c 	.word	0x0802578c
 801628c:	0802578c 	.word	0x0802578c
 8016290:	08025790 	.word	0x08025790

08016294 <__retarget_lock_init_recursive>:
 8016294:	4770      	bx	lr

08016296 <__retarget_lock_acquire_recursive>:
 8016296:	4770      	bx	lr

08016298 <__retarget_lock_release_recursive>:
 8016298:	4770      	bx	lr

0801629a <memcpy>:
 801629a:	440a      	add	r2, r1
 801629c:	4291      	cmp	r1, r2
 801629e:	f100 33ff 	add.w	r3, r0, #4294967295
 80162a2:	d100      	bne.n	80162a6 <memcpy+0xc>
 80162a4:	4770      	bx	lr
 80162a6:	b510      	push	{r4, lr}
 80162a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80162ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80162b0:	4291      	cmp	r1, r2
 80162b2:	d1f9      	bne.n	80162a8 <memcpy+0xe>
 80162b4:	bd10      	pop	{r4, pc}
	...

080162b8 <__assert_func>:
 80162b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80162ba:	4614      	mov	r4, r2
 80162bc:	461a      	mov	r2, r3
 80162be:	4b09      	ldr	r3, [pc, #36]	@ (80162e4 <__assert_func+0x2c>)
 80162c0:	681b      	ldr	r3, [r3, #0]
 80162c2:	4605      	mov	r5, r0
 80162c4:	68d8      	ldr	r0, [r3, #12]
 80162c6:	b954      	cbnz	r4, 80162de <__assert_func+0x26>
 80162c8:	4b07      	ldr	r3, [pc, #28]	@ (80162e8 <__assert_func+0x30>)
 80162ca:	461c      	mov	r4, r3
 80162cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80162d0:	9100      	str	r1, [sp, #0]
 80162d2:	462b      	mov	r3, r5
 80162d4:	4905      	ldr	r1, [pc, #20]	@ (80162ec <__assert_func+0x34>)
 80162d6:	f000 fbe9 	bl	8016aac <fiprintf>
 80162da:	f000 fc13 	bl	8016b04 <abort>
 80162de:	4b04      	ldr	r3, [pc, #16]	@ (80162f0 <__assert_func+0x38>)
 80162e0:	e7f4      	b.n	80162cc <__assert_func+0x14>
 80162e2:	bf00      	nop
 80162e4:	200000ac 	.word	0x200000ac
 80162e8:	0802574e 	.word	0x0802574e
 80162ec:	08025720 	.word	0x08025720
 80162f0:	08025713 	.word	0x08025713

080162f4 <_free_r>:
 80162f4:	b538      	push	{r3, r4, r5, lr}
 80162f6:	4605      	mov	r5, r0
 80162f8:	2900      	cmp	r1, #0
 80162fa:	d041      	beq.n	8016380 <_free_r+0x8c>
 80162fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016300:	1f0c      	subs	r4, r1, #4
 8016302:	2b00      	cmp	r3, #0
 8016304:	bfb8      	it	lt
 8016306:	18e4      	addlt	r4, r4, r3
 8016308:	f7ff fd76 	bl	8015df8 <__malloc_lock>
 801630c:	4a1d      	ldr	r2, [pc, #116]	@ (8016384 <_free_r+0x90>)
 801630e:	6813      	ldr	r3, [r2, #0]
 8016310:	b933      	cbnz	r3, 8016320 <_free_r+0x2c>
 8016312:	6063      	str	r3, [r4, #4]
 8016314:	6014      	str	r4, [r2, #0]
 8016316:	4628      	mov	r0, r5
 8016318:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801631c:	f7ff bd72 	b.w	8015e04 <__malloc_unlock>
 8016320:	42a3      	cmp	r3, r4
 8016322:	d908      	bls.n	8016336 <_free_r+0x42>
 8016324:	6820      	ldr	r0, [r4, #0]
 8016326:	1821      	adds	r1, r4, r0
 8016328:	428b      	cmp	r3, r1
 801632a:	bf01      	itttt	eq
 801632c:	6819      	ldreq	r1, [r3, #0]
 801632e:	685b      	ldreq	r3, [r3, #4]
 8016330:	1809      	addeq	r1, r1, r0
 8016332:	6021      	streq	r1, [r4, #0]
 8016334:	e7ed      	b.n	8016312 <_free_r+0x1e>
 8016336:	461a      	mov	r2, r3
 8016338:	685b      	ldr	r3, [r3, #4]
 801633a:	b10b      	cbz	r3, 8016340 <_free_r+0x4c>
 801633c:	42a3      	cmp	r3, r4
 801633e:	d9fa      	bls.n	8016336 <_free_r+0x42>
 8016340:	6811      	ldr	r1, [r2, #0]
 8016342:	1850      	adds	r0, r2, r1
 8016344:	42a0      	cmp	r0, r4
 8016346:	d10b      	bne.n	8016360 <_free_r+0x6c>
 8016348:	6820      	ldr	r0, [r4, #0]
 801634a:	4401      	add	r1, r0
 801634c:	1850      	adds	r0, r2, r1
 801634e:	4283      	cmp	r3, r0
 8016350:	6011      	str	r1, [r2, #0]
 8016352:	d1e0      	bne.n	8016316 <_free_r+0x22>
 8016354:	6818      	ldr	r0, [r3, #0]
 8016356:	685b      	ldr	r3, [r3, #4]
 8016358:	6053      	str	r3, [r2, #4]
 801635a:	4408      	add	r0, r1
 801635c:	6010      	str	r0, [r2, #0]
 801635e:	e7da      	b.n	8016316 <_free_r+0x22>
 8016360:	d902      	bls.n	8016368 <_free_r+0x74>
 8016362:	230c      	movs	r3, #12
 8016364:	602b      	str	r3, [r5, #0]
 8016366:	e7d6      	b.n	8016316 <_free_r+0x22>
 8016368:	6820      	ldr	r0, [r4, #0]
 801636a:	1821      	adds	r1, r4, r0
 801636c:	428b      	cmp	r3, r1
 801636e:	bf04      	itt	eq
 8016370:	6819      	ldreq	r1, [r3, #0]
 8016372:	685b      	ldreq	r3, [r3, #4]
 8016374:	6063      	str	r3, [r4, #4]
 8016376:	bf04      	itt	eq
 8016378:	1809      	addeq	r1, r1, r0
 801637a:	6021      	streq	r1, [r4, #0]
 801637c:	6054      	str	r4, [r2, #4]
 801637e:	e7ca      	b.n	8016316 <_free_r+0x22>
 8016380:	bd38      	pop	{r3, r4, r5, pc}
 8016382:	bf00      	nop
 8016384:	200096bc 	.word	0x200096bc

08016388 <__ssputs_r>:
 8016388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801638c:	688e      	ldr	r6, [r1, #8]
 801638e:	461f      	mov	r7, r3
 8016390:	42be      	cmp	r6, r7
 8016392:	680b      	ldr	r3, [r1, #0]
 8016394:	4682      	mov	sl, r0
 8016396:	460c      	mov	r4, r1
 8016398:	4690      	mov	r8, r2
 801639a:	d82d      	bhi.n	80163f8 <__ssputs_r+0x70>
 801639c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80163a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80163a4:	d026      	beq.n	80163f4 <__ssputs_r+0x6c>
 80163a6:	6965      	ldr	r5, [r4, #20]
 80163a8:	6909      	ldr	r1, [r1, #16]
 80163aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80163ae:	eba3 0901 	sub.w	r9, r3, r1
 80163b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80163b6:	1c7b      	adds	r3, r7, #1
 80163b8:	444b      	add	r3, r9
 80163ba:	106d      	asrs	r5, r5, #1
 80163bc:	429d      	cmp	r5, r3
 80163be:	bf38      	it	cc
 80163c0:	461d      	movcc	r5, r3
 80163c2:	0553      	lsls	r3, r2, #21
 80163c4:	d527      	bpl.n	8016416 <__ssputs_r+0x8e>
 80163c6:	4629      	mov	r1, r5
 80163c8:	f7ff fc96 	bl	8015cf8 <_malloc_r>
 80163cc:	4606      	mov	r6, r0
 80163ce:	b360      	cbz	r0, 801642a <__ssputs_r+0xa2>
 80163d0:	6921      	ldr	r1, [r4, #16]
 80163d2:	464a      	mov	r2, r9
 80163d4:	f7ff ff61 	bl	801629a <memcpy>
 80163d8:	89a3      	ldrh	r3, [r4, #12]
 80163da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80163de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80163e2:	81a3      	strh	r3, [r4, #12]
 80163e4:	6126      	str	r6, [r4, #16]
 80163e6:	6165      	str	r5, [r4, #20]
 80163e8:	444e      	add	r6, r9
 80163ea:	eba5 0509 	sub.w	r5, r5, r9
 80163ee:	6026      	str	r6, [r4, #0]
 80163f0:	60a5      	str	r5, [r4, #8]
 80163f2:	463e      	mov	r6, r7
 80163f4:	42be      	cmp	r6, r7
 80163f6:	d900      	bls.n	80163fa <__ssputs_r+0x72>
 80163f8:	463e      	mov	r6, r7
 80163fa:	6820      	ldr	r0, [r4, #0]
 80163fc:	4632      	mov	r2, r6
 80163fe:	4641      	mov	r1, r8
 8016400:	f000 fb66 	bl	8016ad0 <memmove>
 8016404:	68a3      	ldr	r3, [r4, #8]
 8016406:	1b9b      	subs	r3, r3, r6
 8016408:	60a3      	str	r3, [r4, #8]
 801640a:	6823      	ldr	r3, [r4, #0]
 801640c:	4433      	add	r3, r6
 801640e:	6023      	str	r3, [r4, #0]
 8016410:	2000      	movs	r0, #0
 8016412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016416:	462a      	mov	r2, r5
 8016418:	f000 fb7b 	bl	8016b12 <_realloc_r>
 801641c:	4606      	mov	r6, r0
 801641e:	2800      	cmp	r0, #0
 8016420:	d1e0      	bne.n	80163e4 <__ssputs_r+0x5c>
 8016422:	6921      	ldr	r1, [r4, #16]
 8016424:	4650      	mov	r0, sl
 8016426:	f7ff ff65 	bl	80162f4 <_free_r>
 801642a:	230c      	movs	r3, #12
 801642c:	f8ca 3000 	str.w	r3, [sl]
 8016430:	89a3      	ldrh	r3, [r4, #12]
 8016432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016436:	81a3      	strh	r3, [r4, #12]
 8016438:	f04f 30ff 	mov.w	r0, #4294967295
 801643c:	e7e9      	b.n	8016412 <__ssputs_r+0x8a>
	...

08016440 <_svfiprintf_r>:
 8016440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016444:	4698      	mov	r8, r3
 8016446:	898b      	ldrh	r3, [r1, #12]
 8016448:	061b      	lsls	r3, r3, #24
 801644a:	b09d      	sub	sp, #116	@ 0x74
 801644c:	4607      	mov	r7, r0
 801644e:	460d      	mov	r5, r1
 8016450:	4614      	mov	r4, r2
 8016452:	d510      	bpl.n	8016476 <_svfiprintf_r+0x36>
 8016454:	690b      	ldr	r3, [r1, #16]
 8016456:	b973      	cbnz	r3, 8016476 <_svfiprintf_r+0x36>
 8016458:	2140      	movs	r1, #64	@ 0x40
 801645a:	f7ff fc4d 	bl	8015cf8 <_malloc_r>
 801645e:	6028      	str	r0, [r5, #0]
 8016460:	6128      	str	r0, [r5, #16]
 8016462:	b930      	cbnz	r0, 8016472 <_svfiprintf_r+0x32>
 8016464:	230c      	movs	r3, #12
 8016466:	603b      	str	r3, [r7, #0]
 8016468:	f04f 30ff 	mov.w	r0, #4294967295
 801646c:	b01d      	add	sp, #116	@ 0x74
 801646e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016472:	2340      	movs	r3, #64	@ 0x40
 8016474:	616b      	str	r3, [r5, #20]
 8016476:	2300      	movs	r3, #0
 8016478:	9309      	str	r3, [sp, #36]	@ 0x24
 801647a:	2320      	movs	r3, #32
 801647c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016480:	f8cd 800c 	str.w	r8, [sp, #12]
 8016484:	2330      	movs	r3, #48	@ 0x30
 8016486:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016624 <_svfiprintf_r+0x1e4>
 801648a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801648e:	f04f 0901 	mov.w	r9, #1
 8016492:	4623      	mov	r3, r4
 8016494:	469a      	mov	sl, r3
 8016496:	f813 2b01 	ldrb.w	r2, [r3], #1
 801649a:	b10a      	cbz	r2, 80164a0 <_svfiprintf_r+0x60>
 801649c:	2a25      	cmp	r2, #37	@ 0x25
 801649e:	d1f9      	bne.n	8016494 <_svfiprintf_r+0x54>
 80164a0:	ebba 0b04 	subs.w	fp, sl, r4
 80164a4:	d00b      	beq.n	80164be <_svfiprintf_r+0x7e>
 80164a6:	465b      	mov	r3, fp
 80164a8:	4622      	mov	r2, r4
 80164aa:	4629      	mov	r1, r5
 80164ac:	4638      	mov	r0, r7
 80164ae:	f7ff ff6b 	bl	8016388 <__ssputs_r>
 80164b2:	3001      	adds	r0, #1
 80164b4:	f000 80a7 	beq.w	8016606 <_svfiprintf_r+0x1c6>
 80164b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80164ba:	445a      	add	r2, fp
 80164bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80164be:	f89a 3000 	ldrb.w	r3, [sl]
 80164c2:	2b00      	cmp	r3, #0
 80164c4:	f000 809f 	beq.w	8016606 <_svfiprintf_r+0x1c6>
 80164c8:	2300      	movs	r3, #0
 80164ca:	f04f 32ff 	mov.w	r2, #4294967295
 80164ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80164d2:	f10a 0a01 	add.w	sl, sl, #1
 80164d6:	9304      	str	r3, [sp, #16]
 80164d8:	9307      	str	r3, [sp, #28]
 80164da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80164de:	931a      	str	r3, [sp, #104]	@ 0x68
 80164e0:	4654      	mov	r4, sl
 80164e2:	2205      	movs	r2, #5
 80164e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80164e8:	484e      	ldr	r0, [pc, #312]	@ (8016624 <_svfiprintf_r+0x1e4>)
 80164ea:	f7e9 fe91 	bl	8000210 <memchr>
 80164ee:	9a04      	ldr	r2, [sp, #16]
 80164f0:	b9d8      	cbnz	r0, 801652a <_svfiprintf_r+0xea>
 80164f2:	06d0      	lsls	r0, r2, #27
 80164f4:	bf44      	itt	mi
 80164f6:	2320      	movmi	r3, #32
 80164f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80164fc:	0711      	lsls	r1, r2, #28
 80164fe:	bf44      	itt	mi
 8016500:	232b      	movmi	r3, #43	@ 0x2b
 8016502:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016506:	f89a 3000 	ldrb.w	r3, [sl]
 801650a:	2b2a      	cmp	r3, #42	@ 0x2a
 801650c:	d015      	beq.n	801653a <_svfiprintf_r+0xfa>
 801650e:	9a07      	ldr	r2, [sp, #28]
 8016510:	4654      	mov	r4, sl
 8016512:	2000      	movs	r0, #0
 8016514:	f04f 0c0a 	mov.w	ip, #10
 8016518:	4621      	mov	r1, r4
 801651a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801651e:	3b30      	subs	r3, #48	@ 0x30
 8016520:	2b09      	cmp	r3, #9
 8016522:	d94b      	bls.n	80165bc <_svfiprintf_r+0x17c>
 8016524:	b1b0      	cbz	r0, 8016554 <_svfiprintf_r+0x114>
 8016526:	9207      	str	r2, [sp, #28]
 8016528:	e014      	b.n	8016554 <_svfiprintf_r+0x114>
 801652a:	eba0 0308 	sub.w	r3, r0, r8
 801652e:	fa09 f303 	lsl.w	r3, r9, r3
 8016532:	4313      	orrs	r3, r2
 8016534:	9304      	str	r3, [sp, #16]
 8016536:	46a2      	mov	sl, r4
 8016538:	e7d2      	b.n	80164e0 <_svfiprintf_r+0xa0>
 801653a:	9b03      	ldr	r3, [sp, #12]
 801653c:	1d19      	adds	r1, r3, #4
 801653e:	681b      	ldr	r3, [r3, #0]
 8016540:	9103      	str	r1, [sp, #12]
 8016542:	2b00      	cmp	r3, #0
 8016544:	bfbb      	ittet	lt
 8016546:	425b      	neglt	r3, r3
 8016548:	f042 0202 	orrlt.w	r2, r2, #2
 801654c:	9307      	strge	r3, [sp, #28]
 801654e:	9307      	strlt	r3, [sp, #28]
 8016550:	bfb8      	it	lt
 8016552:	9204      	strlt	r2, [sp, #16]
 8016554:	7823      	ldrb	r3, [r4, #0]
 8016556:	2b2e      	cmp	r3, #46	@ 0x2e
 8016558:	d10a      	bne.n	8016570 <_svfiprintf_r+0x130>
 801655a:	7863      	ldrb	r3, [r4, #1]
 801655c:	2b2a      	cmp	r3, #42	@ 0x2a
 801655e:	d132      	bne.n	80165c6 <_svfiprintf_r+0x186>
 8016560:	9b03      	ldr	r3, [sp, #12]
 8016562:	1d1a      	adds	r2, r3, #4
 8016564:	681b      	ldr	r3, [r3, #0]
 8016566:	9203      	str	r2, [sp, #12]
 8016568:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801656c:	3402      	adds	r4, #2
 801656e:	9305      	str	r3, [sp, #20]
 8016570:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016634 <_svfiprintf_r+0x1f4>
 8016574:	7821      	ldrb	r1, [r4, #0]
 8016576:	2203      	movs	r2, #3
 8016578:	4650      	mov	r0, sl
 801657a:	f7e9 fe49 	bl	8000210 <memchr>
 801657e:	b138      	cbz	r0, 8016590 <_svfiprintf_r+0x150>
 8016580:	9b04      	ldr	r3, [sp, #16]
 8016582:	eba0 000a 	sub.w	r0, r0, sl
 8016586:	2240      	movs	r2, #64	@ 0x40
 8016588:	4082      	lsls	r2, r0
 801658a:	4313      	orrs	r3, r2
 801658c:	3401      	adds	r4, #1
 801658e:	9304      	str	r3, [sp, #16]
 8016590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016594:	4824      	ldr	r0, [pc, #144]	@ (8016628 <_svfiprintf_r+0x1e8>)
 8016596:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801659a:	2206      	movs	r2, #6
 801659c:	f7e9 fe38 	bl	8000210 <memchr>
 80165a0:	2800      	cmp	r0, #0
 80165a2:	d036      	beq.n	8016612 <_svfiprintf_r+0x1d2>
 80165a4:	4b21      	ldr	r3, [pc, #132]	@ (801662c <_svfiprintf_r+0x1ec>)
 80165a6:	bb1b      	cbnz	r3, 80165f0 <_svfiprintf_r+0x1b0>
 80165a8:	9b03      	ldr	r3, [sp, #12]
 80165aa:	3307      	adds	r3, #7
 80165ac:	f023 0307 	bic.w	r3, r3, #7
 80165b0:	3308      	adds	r3, #8
 80165b2:	9303      	str	r3, [sp, #12]
 80165b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80165b6:	4433      	add	r3, r6
 80165b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80165ba:	e76a      	b.n	8016492 <_svfiprintf_r+0x52>
 80165bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80165c0:	460c      	mov	r4, r1
 80165c2:	2001      	movs	r0, #1
 80165c4:	e7a8      	b.n	8016518 <_svfiprintf_r+0xd8>
 80165c6:	2300      	movs	r3, #0
 80165c8:	3401      	adds	r4, #1
 80165ca:	9305      	str	r3, [sp, #20]
 80165cc:	4619      	mov	r1, r3
 80165ce:	f04f 0c0a 	mov.w	ip, #10
 80165d2:	4620      	mov	r0, r4
 80165d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80165d8:	3a30      	subs	r2, #48	@ 0x30
 80165da:	2a09      	cmp	r2, #9
 80165dc:	d903      	bls.n	80165e6 <_svfiprintf_r+0x1a6>
 80165de:	2b00      	cmp	r3, #0
 80165e0:	d0c6      	beq.n	8016570 <_svfiprintf_r+0x130>
 80165e2:	9105      	str	r1, [sp, #20]
 80165e4:	e7c4      	b.n	8016570 <_svfiprintf_r+0x130>
 80165e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80165ea:	4604      	mov	r4, r0
 80165ec:	2301      	movs	r3, #1
 80165ee:	e7f0      	b.n	80165d2 <_svfiprintf_r+0x192>
 80165f0:	ab03      	add	r3, sp, #12
 80165f2:	9300      	str	r3, [sp, #0]
 80165f4:	462a      	mov	r2, r5
 80165f6:	4b0e      	ldr	r3, [pc, #56]	@ (8016630 <_svfiprintf_r+0x1f0>)
 80165f8:	a904      	add	r1, sp, #16
 80165fa:	4638      	mov	r0, r7
 80165fc:	f3af 8000 	nop.w
 8016600:	1c42      	adds	r2, r0, #1
 8016602:	4606      	mov	r6, r0
 8016604:	d1d6      	bne.n	80165b4 <_svfiprintf_r+0x174>
 8016606:	89ab      	ldrh	r3, [r5, #12]
 8016608:	065b      	lsls	r3, r3, #25
 801660a:	f53f af2d 	bmi.w	8016468 <_svfiprintf_r+0x28>
 801660e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016610:	e72c      	b.n	801646c <_svfiprintf_r+0x2c>
 8016612:	ab03      	add	r3, sp, #12
 8016614:	9300      	str	r3, [sp, #0]
 8016616:	462a      	mov	r2, r5
 8016618:	4b05      	ldr	r3, [pc, #20]	@ (8016630 <_svfiprintf_r+0x1f0>)
 801661a:	a904      	add	r1, sp, #16
 801661c:	4638      	mov	r0, r7
 801661e:	f000 f879 	bl	8016714 <_printf_i>
 8016622:	e7ed      	b.n	8016600 <_svfiprintf_r+0x1c0>
 8016624:	0802574f 	.word	0x0802574f
 8016628:	08025759 	.word	0x08025759
 801662c:	00000000 	.word	0x00000000
 8016630:	08016389 	.word	0x08016389
 8016634:	08025755 	.word	0x08025755

08016638 <_printf_common>:
 8016638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801663c:	4616      	mov	r6, r2
 801663e:	4698      	mov	r8, r3
 8016640:	688a      	ldr	r2, [r1, #8]
 8016642:	690b      	ldr	r3, [r1, #16]
 8016644:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016648:	4293      	cmp	r3, r2
 801664a:	bfb8      	it	lt
 801664c:	4613      	movlt	r3, r2
 801664e:	6033      	str	r3, [r6, #0]
 8016650:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016654:	4607      	mov	r7, r0
 8016656:	460c      	mov	r4, r1
 8016658:	b10a      	cbz	r2, 801665e <_printf_common+0x26>
 801665a:	3301      	adds	r3, #1
 801665c:	6033      	str	r3, [r6, #0]
 801665e:	6823      	ldr	r3, [r4, #0]
 8016660:	0699      	lsls	r1, r3, #26
 8016662:	bf42      	ittt	mi
 8016664:	6833      	ldrmi	r3, [r6, #0]
 8016666:	3302      	addmi	r3, #2
 8016668:	6033      	strmi	r3, [r6, #0]
 801666a:	6825      	ldr	r5, [r4, #0]
 801666c:	f015 0506 	ands.w	r5, r5, #6
 8016670:	d106      	bne.n	8016680 <_printf_common+0x48>
 8016672:	f104 0a19 	add.w	sl, r4, #25
 8016676:	68e3      	ldr	r3, [r4, #12]
 8016678:	6832      	ldr	r2, [r6, #0]
 801667a:	1a9b      	subs	r3, r3, r2
 801667c:	42ab      	cmp	r3, r5
 801667e:	dc26      	bgt.n	80166ce <_printf_common+0x96>
 8016680:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016684:	6822      	ldr	r2, [r4, #0]
 8016686:	3b00      	subs	r3, #0
 8016688:	bf18      	it	ne
 801668a:	2301      	movne	r3, #1
 801668c:	0692      	lsls	r2, r2, #26
 801668e:	d42b      	bmi.n	80166e8 <_printf_common+0xb0>
 8016690:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016694:	4641      	mov	r1, r8
 8016696:	4638      	mov	r0, r7
 8016698:	47c8      	blx	r9
 801669a:	3001      	adds	r0, #1
 801669c:	d01e      	beq.n	80166dc <_printf_common+0xa4>
 801669e:	6823      	ldr	r3, [r4, #0]
 80166a0:	6922      	ldr	r2, [r4, #16]
 80166a2:	f003 0306 	and.w	r3, r3, #6
 80166a6:	2b04      	cmp	r3, #4
 80166a8:	bf02      	ittt	eq
 80166aa:	68e5      	ldreq	r5, [r4, #12]
 80166ac:	6833      	ldreq	r3, [r6, #0]
 80166ae:	1aed      	subeq	r5, r5, r3
 80166b0:	68a3      	ldr	r3, [r4, #8]
 80166b2:	bf0c      	ite	eq
 80166b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80166b8:	2500      	movne	r5, #0
 80166ba:	4293      	cmp	r3, r2
 80166bc:	bfc4      	itt	gt
 80166be:	1a9b      	subgt	r3, r3, r2
 80166c0:	18ed      	addgt	r5, r5, r3
 80166c2:	2600      	movs	r6, #0
 80166c4:	341a      	adds	r4, #26
 80166c6:	42b5      	cmp	r5, r6
 80166c8:	d11a      	bne.n	8016700 <_printf_common+0xc8>
 80166ca:	2000      	movs	r0, #0
 80166cc:	e008      	b.n	80166e0 <_printf_common+0xa8>
 80166ce:	2301      	movs	r3, #1
 80166d0:	4652      	mov	r2, sl
 80166d2:	4641      	mov	r1, r8
 80166d4:	4638      	mov	r0, r7
 80166d6:	47c8      	blx	r9
 80166d8:	3001      	adds	r0, #1
 80166da:	d103      	bne.n	80166e4 <_printf_common+0xac>
 80166dc:	f04f 30ff 	mov.w	r0, #4294967295
 80166e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166e4:	3501      	adds	r5, #1
 80166e6:	e7c6      	b.n	8016676 <_printf_common+0x3e>
 80166e8:	18e1      	adds	r1, r4, r3
 80166ea:	1c5a      	adds	r2, r3, #1
 80166ec:	2030      	movs	r0, #48	@ 0x30
 80166ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80166f2:	4422      	add	r2, r4
 80166f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80166f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80166fc:	3302      	adds	r3, #2
 80166fe:	e7c7      	b.n	8016690 <_printf_common+0x58>
 8016700:	2301      	movs	r3, #1
 8016702:	4622      	mov	r2, r4
 8016704:	4641      	mov	r1, r8
 8016706:	4638      	mov	r0, r7
 8016708:	47c8      	blx	r9
 801670a:	3001      	adds	r0, #1
 801670c:	d0e6      	beq.n	80166dc <_printf_common+0xa4>
 801670e:	3601      	adds	r6, #1
 8016710:	e7d9      	b.n	80166c6 <_printf_common+0x8e>
	...

08016714 <_printf_i>:
 8016714:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016718:	7e0f      	ldrb	r7, [r1, #24]
 801671a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801671c:	2f78      	cmp	r7, #120	@ 0x78
 801671e:	4691      	mov	r9, r2
 8016720:	4680      	mov	r8, r0
 8016722:	460c      	mov	r4, r1
 8016724:	469a      	mov	sl, r3
 8016726:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801672a:	d807      	bhi.n	801673c <_printf_i+0x28>
 801672c:	2f62      	cmp	r7, #98	@ 0x62
 801672e:	d80a      	bhi.n	8016746 <_printf_i+0x32>
 8016730:	2f00      	cmp	r7, #0
 8016732:	f000 80d2 	beq.w	80168da <_printf_i+0x1c6>
 8016736:	2f58      	cmp	r7, #88	@ 0x58
 8016738:	f000 80b9 	beq.w	80168ae <_printf_i+0x19a>
 801673c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016740:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016744:	e03a      	b.n	80167bc <_printf_i+0xa8>
 8016746:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801674a:	2b15      	cmp	r3, #21
 801674c:	d8f6      	bhi.n	801673c <_printf_i+0x28>
 801674e:	a101      	add	r1, pc, #4	@ (adr r1, 8016754 <_printf_i+0x40>)
 8016750:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016754:	080167ad 	.word	0x080167ad
 8016758:	080167c1 	.word	0x080167c1
 801675c:	0801673d 	.word	0x0801673d
 8016760:	0801673d 	.word	0x0801673d
 8016764:	0801673d 	.word	0x0801673d
 8016768:	0801673d 	.word	0x0801673d
 801676c:	080167c1 	.word	0x080167c1
 8016770:	0801673d 	.word	0x0801673d
 8016774:	0801673d 	.word	0x0801673d
 8016778:	0801673d 	.word	0x0801673d
 801677c:	0801673d 	.word	0x0801673d
 8016780:	080168c1 	.word	0x080168c1
 8016784:	080167eb 	.word	0x080167eb
 8016788:	0801687b 	.word	0x0801687b
 801678c:	0801673d 	.word	0x0801673d
 8016790:	0801673d 	.word	0x0801673d
 8016794:	080168e3 	.word	0x080168e3
 8016798:	0801673d 	.word	0x0801673d
 801679c:	080167eb 	.word	0x080167eb
 80167a0:	0801673d 	.word	0x0801673d
 80167a4:	0801673d 	.word	0x0801673d
 80167a8:	08016883 	.word	0x08016883
 80167ac:	6833      	ldr	r3, [r6, #0]
 80167ae:	1d1a      	adds	r2, r3, #4
 80167b0:	681b      	ldr	r3, [r3, #0]
 80167b2:	6032      	str	r2, [r6, #0]
 80167b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80167b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80167bc:	2301      	movs	r3, #1
 80167be:	e09d      	b.n	80168fc <_printf_i+0x1e8>
 80167c0:	6833      	ldr	r3, [r6, #0]
 80167c2:	6820      	ldr	r0, [r4, #0]
 80167c4:	1d19      	adds	r1, r3, #4
 80167c6:	6031      	str	r1, [r6, #0]
 80167c8:	0606      	lsls	r6, r0, #24
 80167ca:	d501      	bpl.n	80167d0 <_printf_i+0xbc>
 80167cc:	681d      	ldr	r5, [r3, #0]
 80167ce:	e003      	b.n	80167d8 <_printf_i+0xc4>
 80167d0:	0645      	lsls	r5, r0, #25
 80167d2:	d5fb      	bpl.n	80167cc <_printf_i+0xb8>
 80167d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80167d8:	2d00      	cmp	r5, #0
 80167da:	da03      	bge.n	80167e4 <_printf_i+0xd0>
 80167dc:	232d      	movs	r3, #45	@ 0x2d
 80167de:	426d      	negs	r5, r5
 80167e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80167e4:	4859      	ldr	r0, [pc, #356]	@ (801694c <_printf_i+0x238>)
 80167e6:	230a      	movs	r3, #10
 80167e8:	e011      	b.n	801680e <_printf_i+0xfa>
 80167ea:	6821      	ldr	r1, [r4, #0]
 80167ec:	6833      	ldr	r3, [r6, #0]
 80167ee:	0608      	lsls	r0, r1, #24
 80167f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80167f4:	d402      	bmi.n	80167fc <_printf_i+0xe8>
 80167f6:	0649      	lsls	r1, r1, #25
 80167f8:	bf48      	it	mi
 80167fa:	b2ad      	uxthmi	r5, r5
 80167fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80167fe:	4853      	ldr	r0, [pc, #332]	@ (801694c <_printf_i+0x238>)
 8016800:	6033      	str	r3, [r6, #0]
 8016802:	bf14      	ite	ne
 8016804:	230a      	movne	r3, #10
 8016806:	2308      	moveq	r3, #8
 8016808:	2100      	movs	r1, #0
 801680a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801680e:	6866      	ldr	r6, [r4, #4]
 8016810:	60a6      	str	r6, [r4, #8]
 8016812:	2e00      	cmp	r6, #0
 8016814:	bfa2      	ittt	ge
 8016816:	6821      	ldrge	r1, [r4, #0]
 8016818:	f021 0104 	bicge.w	r1, r1, #4
 801681c:	6021      	strge	r1, [r4, #0]
 801681e:	b90d      	cbnz	r5, 8016824 <_printf_i+0x110>
 8016820:	2e00      	cmp	r6, #0
 8016822:	d04b      	beq.n	80168bc <_printf_i+0x1a8>
 8016824:	4616      	mov	r6, r2
 8016826:	fbb5 f1f3 	udiv	r1, r5, r3
 801682a:	fb03 5711 	mls	r7, r3, r1, r5
 801682e:	5dc7      	ldrb	r7, [r0, r7]
 8016830:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016834:	462f      	mov	r7, r5
 8016836:	42bb      	cmp	r3, r7
 8016838:	460d      	mov	r5, r1
 801683a:	d9f4      	bls.n	8016826 <_printf_i+0x112>
 801683c:	2b08      	cmp	r3, #8
 801683e:	d10b      	bne.n	8016858 <_printf_i+0x144>
 8016840:	6823      	ldr	r3, [r4, #0]
 8016842:	07df      	lsls	r7, r3, #31
 8016844:	d508      	bpl.n	8016858 <_printf_i+0x144>
 8016846:	6923      	ldr	r3, [r4, #16]
 8016848:	6861      	ldr	r1, [r4, #4]
 801684a:	4299      	cmp	r1, r3
 801684c:	bfde      	ittt	le
 801684e:	2330      	movle	r3, #48	@ 0x30
 8016850:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016854:	f106 36ff 	addle.w	r6, r6, #4294967295
 8016858:	1b92      	subs	r2, r2, r6
 801685a:	6122      	str	r2, [r4, #16]
 801685c:	f8cd a000 	str.w	sl, [sp]
 8016860:	464b      	mov	r3, r9
 8016862:	aa03      	add	r2, sp, #12
 8016864:	4621      	mov	r1, r4
 8016866:	4640      	mov	r0, r8
 8016868:	f7ff fee6 	bl	8016638 <_printf_common>
 801686c:	3001      	adds	r0, #1
 801686e:	d14a      	bne.n	8016906 <_printf_i+0x1f2>
 8016870:	f04f 30ff 	mov.w	r0, #4294967295
 8016874:	b004      	add	sp, #16
 8016876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801687a:	6823      	ldr	r3, [r4, #0]
 801687c:	f043 0320 	orr.w	r3, r3, #32
 8016880:	6023      	str	r3, [r4, #0]
 8016882:	4833      	ldr	r0, [pc, #204]	@ (8016950 <_printf_i+0x23c>)
 8016884:	2778      	movs	r7, #120	@ 0x78
 8016886:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801688a:	6823      	ldr	r3, [r4, #0]
 801688c:	6831      	ldr	r1, [r6, #0]
 801688e:	061f      	lsls	r7, r3, #24
 8016890:	f851 5b04 	ldr.w	r5, [r1], #4
 8016894:	d402      	bmi.n	801689c <_printf_i+0x188>
 8016896:	065f      	lsls	r7, r3, #25
 8016898:	bf48      	it	mi
 801689a:	b2ad      	uxthmi	r5, r5
 801689c:	6031      	str	r1, [r6, #0]
 801689e:	07d9      	lsls	r1, r3, #31
 80168a0:	bf44      	itt	mi
 80168a2:	f043 0320 	orrmi.w	r3, r3, #32
 80168a6:	6023      	strmi	r3, [r4, #0]
 80168a8:	b11d      	cbz	r5, 80168b2 <_printf_i+0x19e>
 80168aa:	2310      	movs	r3, #16
 80168ac:	e7ac      	b.n	8016808 <_printf_i+0xf4>
 80168ae:	4827      	ldr	r0, [pc, #156]	@ (801694c <_printf_i+0x238>)
 80168b0:	e7e9      	b.n	8016886 <_printf_i+0x172>
 80168b2:	6823      	ldr	r3, [r4, #0]
 80168b4:	f023 0320 	bic.w	r3, r3, #32
 80168b8:	6023      	str	r3, [r4, #0]
 80168ba:	e7f6      	b.n	80168aa <_printf_i+0x196>
 80168bc:	4616      	mov	r6, r2
 80168be:	e7bd      	b.n	801683c <_printf_i+0x128>
 80168c0:	6833      	ldr	r3, [r6, #0]
 80168c2:	6825      	ldr	r5, [r4, #0]
 80168c4:	6961      	ldr	r1, [r4, #20]
 80168c6:	1d18      	adds	r0, r3, #4
 80168c8:	6030      	str	r0, [r6, #0]
 80168ca:	062e      	lsls	r6, r5, #24
 80168cc:	681b      	ldr	r3, [r3, #0]
 80168ce:	d501      	bpl.n	80168d4 <_printf_i+0x1c0>
 80168d0:	6019      	str	r1, [r3, #0]
 80168d2:	e002      	b.n	80168da <_printf_i+0x1c6>
 80168d4:	0668      	lsls	r0, r5, #25
 80168d6:	d5fb      	bpl.n	80168d0 <_printf_i+0x1bc>
 80168d8:	8019      	strh	r1, [r3, #0]
 80168da:	2300      	movs	r3, #0
 80168dc:	6123      	str	r3, [r4, #16]
 80168de:	4616      	mov	r6, r2
 80168e0:	e7bc      	b.n	801685c <_printf_i+0x148>
 80168e2:	6833      	ldr	r3, [r6, #0]
 80168e4:	1d1a      	adds	r2, r3, #4
 80168e6:	6032      	str	r2, [r6, #0]
 80168e8:	681e      	ldr	r6, [r3, #0]
 80168ea:	6862      	ldr	r2, [r4, #4]
 80168ec:	2100      	movs	r1, #0
 80168ee:	4630      	mov	r0, r6
 80168f0:	f7e9 fc8e 	bl	8000210 <memchr>
 80168f4:	b108      	cbz	r0, 80168fa <_printf_i+0x1e6>
 80168f6:	1b80      	subs	r0, r0, r6
 80168f8:	6060      	str	r0, [r4, #4]
 80168fa:	6863      	ldr	r3, [r4, #4]
 80168fc:	6123      	str	r3, [r4, #16]
 80168fe:	2300      	movs	r3, #0
 8016900:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016904:	e7aa      	b.n	801685c <_printf_i+0x148>
 8016906:	6923      	ldr	r3, [r4, #16]
 8016908:	4632      	mov	r2, r6
 801690a:	4649      	mov	r1, r9
 801690c:	4640      	mov	r0, r8
 801690e:	47d0      	blx	sl
 8016910:	3001      	adds	r0, #1
 8016912:	d0ad      	beq.n	8016870 <_printf_i+0x15c>
 8016914:	6823      	ldr	r3, [r4, #0]
 8016916:	079b      	lsls	r3, r3, #30
 8016918:	d413      	bmi.n	8016942 <_printf_i+0x22e>
 801691a:	68e0      	ldr	r0, [r4, #12]
 801691c:	9b03      	ldr	r3, [sp, #12]
 801691e:	4298      	cmp	r0, r3
 8016920:	bfb8      	it	lt
 8016922:	4618      	movlt	r0, r3
 8016924:	e7a6      	b.n	8016874 <_printf_i+0x160>
 8016926:	2301      	movs	r3, #1
 8016928:	4632      	mov	r2, r6
 801692a:	4649      	mov	r1, r9
 801692c:	4640      	mov	r0, r8
 801692e:	47d0      	blx	sl
 8016930:	3001      	adds	r0, #1
 8016932:	d09d      	beq.n	8016870 <_printf_i+0x15c>
 8016934:	3501      	adds	r5, #1
 8016936:	68e3      	ldr	r3, [r4, #12]
 8016938:	9903      	ldr	r1, [sp, #12]
 801693a:	1a5b      	subs	r3, r3, r1
 801693c:	42ab      	cmp	r3, r5
 801693e:	dcf2      	bgt.n	8016926 <_printf_i+0x212>
 8016940:	e7eb      	b.n	801691a <_printf_i+0x206>
 8016942:	2500      	movs	r5, #0
 8016944:	f104 0619 	add.w	r6, r4, #25
 8016948:	e7f5      	b.n	8016936 <_printf_i+0x222>
 801694a:	bf00      	nop
 801694c:	08025760 	.word	0x08025760
 8016950:	08025771 	.word	0x08025771

08016954 <__sflush_r>:
 8016954:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801695c:	0716      	lsls	r6, r2, #28
 801695e:	4605      	mov	r5, r0
 8016960:	460c      	mov	r4, r1
 8016962:	d454      	bmi.n	8016a0e <__sflush_r+0xba>
 8016964:	684b      	ldr	r3, [r1, #4]
 8016966:	2b00      	cmp	r3, #0
 8016968:	dc02      	bgt.n	8016970 <__sflush_r+0x1c>
 801696a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801696c:	2b00      	cmp	r3, #0
 801696e:	dd48      	ble.n	8016a02 <__sflush_r+0xae>
 8016970:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016972:	2e00      	cmp	r6, #0
 8016974:	d045      	beq.n	8016a02 <__sflush_r+0xae>
 8016976:	2300      	movs	r3, #0
 8016978:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801697c:	682f      	ldr	r7, [r5, #0]
 801697e:	6a21      	ldr	r1, [r4, #32]
 8016980:	602b      	str	r3, [r5, #0]
 8016982:	d030      	beq.n	80169e6 <__sflush_r+0x92>
 8016984:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016986:	89a3      	ldrh	r3, [r4, #12]
 8016988:	0759      	lsls	r1, r3, #29
 801698a:	d505      	bpl.n	8016998 <__sflush_r+0x44>
 801698c:	6863      	ldr	r3, [r4, #4]
 801698e:	1ad2      	subs	r2, r2, r3
 8016990:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016992:	b10b      	cbz	r3, 8016998 <__sflush_r+0x44>
 8016994:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016996:	1ad2      	subs	r2, r2, r3
 8016998:	2300      	movs	r3, #0
 801699a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801699c:	6a21      	ldr	r1, [r4, #32]
 801699e:	4628      	mov	r0, r5
 80169a0:	47b0      	blx	r6
 80169a2:	1c43      	adds	r3, r0, #1
 80169a4:	89a3      	ldrh	r3, [r4, #12]
 80169a6:	d106      	bne.n	80169b6 <__sflush_r+0x62>
 80169a8:	6829      	ldr	r1, [r5, #0]
 80169aa:	291d      	cmp	r1, #29
 80169ac:	d82b      	bhi.n	8016a06 <__sflush_r+0xb2>
 80169ae:	4a2a      	ldr	r2, [pc, #168]	@ (8016a58 <__sflush_r+0x104>)
 80169b0:	410a      	asrs	r2, r1
 80169b2:	07d6      	lsls	r6, r2, #31
 80169b4:	d427      	bmi.n	8016a06 <__sflush_r+0xb2>
 80169b6:	2200      	movs	r2, #0
 80169b8:	6062      	str	r2, [r4, #4]
 80169ba:	04d9      	lsls	r1, r3, #19
 80169bc:	6922      	ldr	r2, [r4, #16]
 80169be:	6022      	str	r2, [r4, #0]
 80169c0:	d504      	bpl.n	80169cc <__sflush_r+0x78>
 80169c2:	1c42      	adds	r2, r0, #1
 80169c4:	d101      	bne.n	80169ca <__sflush_r+0x76>
 80169c6:	682b      	ldr	r3, [r5, #0]
 80169c8:	b903      	cbnz	r3, 80169cc <__sflush_r+0x78>
 80169ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80169cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80169ce:	602f      	str	r7, [r5, #0]
 80169d0:	b1b9      	cbz	r1, 8016a02 <__sflush_r+0xae>
 80169d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80169d6:	4299      	cmp	r1, r3
 80169d8:	d002      	beq.n	80169e0 <__sflush_r+0x8c>
 80169da:	4628      	mov	r0, r5
 80169dc:	f7ff fc8a 	bl	80162f4 <_free_r>
 80169e0:	2300      	movs	r3, #0
 80169e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80169e4:	e00d      	b.n	8016a02 <__sflush_r+0xae>
 80169e6:	2301      	movs	r3, #1
 80169e8:	4628      	mov	r0, r5
 80169ea:	47b0      	blx	r6
 80169ec:	4602      	mov	r2, r0
 80169ee:	1c50      	adds	r0, r2, #1
 80169f0:	d1c9      	bne.n	8016986 <__sflush_r+0x32>
 80169f2:	682b      	ldr	r3, [r5, #0]
 80169f4:	2b00      	cmp	r3, #0
 80169f6:	d0c6      	beq.n	8016986 <__sflush_r+0x32>
 80169f8:	2b1d      	cmp	r3, #29
 80169fa:	d001      	beq.n	8016a00 <__sflush_r+0xac>
 80169fc:	2b16      	cmp	r3, #22
 80169fe:	d11e      	bne.n	8016a3e <__sflush_r+0xea>
 8016a00:	602f      	str	r7, [r5, #0]
 8016a02:	2000      	movs	r0, #0
 8016a04:	e022      	b.n	8016a4c <__sflush_r+0xf8>
 8016a06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016a0a:	b21b      	sxth	r3, r3
 8016a0c:	e01b      	b.n	8016a46 <__sflush_r+0xf2>
 8016a0e:	690f      	ldr	r7, [r1, #16]
 8016a10:	2f00      	cmp	r7, #0
 8016a12:	d0f6      	beq.n	8016a02 <__sflush_r+0xae>
 8016a14:	0793      	lsls	r3, r2, #30
 8016a16:	680e      	ldr	r6, [r1, #0]
 8016a18:	bf08      	it	eq
 8016a1a:	694b      	ldreq	r3, [r1, #20]
 8016a1c:	600f      	str	r7, [r1, #0]
 8016a1e:	bf18      	it	ne
 8016a20:	2300      	movne	r3, #0
 8016a22:	eba6 0807 	sub.w	r8, r6, r7
 8016a26:	608b      	str	r3, [r1, #8]
 8016a28:	f1b8 0f00 	cmp.w	r8, #0
 8016a2c:	dde9      	ble.n	8016a02 <__sflush_r+0xae>
 8016a2e:	6a21      	ldr	r1, [r4, #32]
 8016a30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016a32:	4643      	mov	r3, r8
 8016a34:	463a      	mov	r2, r7
 8016a36:	4628      	mov	r0, r5
 8016a38:	47b0      	blx	r6
 8016a3a:	2800      	cmp	r0, #0
 8016a3c:	dc08      	bgt.n	8016a50 <__sflush_r+0xfc>
 8016a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016a42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016a46:	81a3      	strh	r3, [r4, #12]
 8016a48:	f04f 30ff 	mov.w	r0, #4294967295
 8016a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a50:	4407      	add	r7, r0
 8016a52:	eba8 0800 	sub.w	r8, r8, r0
 8016a56:	e7e7      	b.n	8016a28 <__sflush_r+0xd4>
 8016a58:	dfbffffe 	.word	0xdfbffffe

08016a5c <_fflush_r>:
 8016a5c:	b538      	push	{r3, r4, r5, lr}
 8016a5e:	690b      	ldr	r3, [r1, #16]
 8016a60:	4605      	mov	r5, r0
 8016a62:	460c      	mov	r4, r1
 8016a64:	b913      	cbnz	r3, 8016a6c <_fflush_r+0x10>
 8016a66:	2500      	movs	r5, #0
 8016a68:	4628      	mov	r0, r5
 8016a6a:	bd38      	pop	{r3, r4, r5, pc}
 8016a6c:	b118      	cbz	r0, 8016a76 <_fflush_r+0x1a>
 8016a6e:	6a03      	ldr	r3, [r0, #32]
 8016a70:	b90b      	cbnz	r3, 8016a76 <_fflush_r+0x1a>
 8016a72:	f7ff fa97 	bl	8015fa4 <__sinit>
 8016a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d0f3      	beq.n	8016a66 <_fflush_r+0xa>
 8016a7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016a80:	07d0      	lsls	r0, r2, #31
 8016a82:	d404      	bmi.n	8016a8e <_fflush_r+0x32>
 8016a84:	0599      	lsls	r1, r3, #22
 8016a86:	d402      	bmi.n	8016a8e <_fflush_r+0x32>
 8016a88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016a8a:	f7ff fc04 	bl	8016296 <__retarget_lock_acquire_recursive>
 8016a8e:	4628      	mov	r0, r5
 8016a90:	4621      	mov	r1, r4
 8016a92:	f7ff ff5f 	bl	8016954 <__sflush_r>
 8016a96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016a98:	07da      	lsls	r2, r3, #31
 8016a9a:	4605      	mov	r5, r0
 8016a9c:	d4e4      	bmi.n	8016a68 <_fflush_r+0xc>
 8016a9e:	89a3      	ldrh	r3, [r4, #12]
 8016aa0:	059b      	lsls	r3, r3, #22
 8016aa2:	d4e1      	bmi.n	8016a68 <_fflush_r+0xc>
 8016aa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016aa6:	f7ff fbf7 	bl	8016298 <__retarget_lock_release_recursive>
 8016aaa:	e7dd      	b.n	8016a68 <_fflush_r+0xc>

08016aac <fiprintf>:
 8016aac:	b40e      	push	{r1, r2, r3}
 8016aae:	b503      	push	{r0, r1, lr}
 8016ab0:	4601      	mov	r1, r0
 8016ab2:	ab03      	add	r3, sp, #12
 8016ab4:	4805      	ldr	r0, [pc, #20]	@ (8016acc <fiprintf+0x20>)
 8016ab6:	f853 2b04 	ldr.w	r2, [r3], #4
 8016aba:	6800      	ldr	r0, [r0, #0]
 8016abc:	9301      	str	r3, [sp, #4]
 8016abe:	f000 f87f 	bl	8016bc0 <_vfiprintf_r>
 8016ac2:	b002      	add	sp, #8
 8016ac4:	f85d eb04 	ldr.w	lr, [sp], #4
 8016ac8:	b003      	add	sp, #12
 8016aca:	4770      	bx	lr
 8016acc:	200000ac 	.word	0x200000ac

08016ad0 <memmove>:
 8016ad0:	4288      	cmp	r0, r1
 8016ad2:	b510      	push	{r4, lr}
 8016ad4:	eb01 0402 	add.w	r4, r1, r2
 8016ad8:	d902      	bls.n	8016ae0 <memmove+0x10>
 8016ada:	4284      	cmp	r4, r0
 8016adc:	4623      	mov	r3, r4
 8016ade:	d807      	bhi.n	8016af0 <memmove+0x20>
 8016ae0:	1e43      	subs	r3, r0, #1
 8016ae2:	42a1      	cmp	r1, r4
 8016ae4:	d008      	beq.n	8016af8 <memmove+0x28>
 8016ae6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016aea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016aee:	e7f8      	b.n	8016ae2 <memmove+0x12>
 8016af0:	4402      	add	r2, r0
 8016af2:	4601      	mov	r1, r0
 8016af4:	428a      	cmp	r2, r1
 8016af6:	d100      	bne.n	8016afa <memmove+0x2a>
 8016af8:	bd10      	pop	{r4, pc}
 8016afa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016afe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016b02:	e7f7      	b.n	8016af4 <memmove+0x24>

08016b04 <abort>:
 8016b04:	b508      	push	{r3, lr}
 8016b06:	2006      	movs	r0, #6
 8016b08:	f000 fa2e 	bl	8016f68 <raise>
 8016b0c:	2001      	movs	r0, #1
 8016b0e:	f7f2 f893 	bl	8008c38 <_exit>

08016b12 <_realloc_r>:
 8016b12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b16:	4680      	mov	r8, r0
 8016b18:	4615      	mov	r5, r2
 8016b1a:	460c      	mov	r4, r1
 8016b1c:	b921      	cbnz	r1, 8016b28 <_realloc_r+0x16>
 8016b1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016b22:	4611      	mov	r1, r2
 8016b24:	f7ff b8e8 	b.w	8015cf8 <_malloc_r>
 8016b28:	b92a      	cbnz	r2, 8016b36 <_realloc_r+0x24>
 8016b2a:	f7ff fbe3 	bl	80162f4 <_free_r>
 8016b2e:	2400      	movs	r4, #0
 8016b30:	4620      	mov	r0, r4
 8016b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b36:	f000 fa33 	bl	8016fa0 <_malloc_usable_size_r>
 8016b3a:	4285      	cmp	r5, r0
 8016b3c:	4606      	mov	r6, r0
 8016b3e:	d802      	bhi.n	8016b46 <_realloc_r+0x34>
 8016b40:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8016b44:	d8f4      	bhi.n	8016b30 <_realloc_r+0x1e>
 8016b46:	4629      	mov	r1, r5
 8016b48:	4640      	mov	r0, r8
 8016b4a:	f7ff f8d5 	bl	8015cf8 <_malloc_r>
 8016b4e:	4607      	mov	r7, r0
 8016b50:	2800      	cmp	r0, #0
 8016b52:	d0ec      	beq.n	8016b2e <_realloc_r+0x1c>
 8016b54:	42b5      	cmp	r5, r6
 8016b56:	462a      	mov	r2, r5
 8016b58:	4621      	mov	r1, r4
 8016b5a:	bf28      	it	cs
 8016b5c:	4632      	movcs	r2, r6
 8016b5e:	f7ff fb9c 	bl	801629a <memcpy>
 8016b62:	4621      	mov	r1, r4
 8016b64:	4640      	mov	r0, r8
 8016b66:	f7ff fbc5 	bl	80162f4 <_free_r>
 8016b6a:	463c      	mov	r4, r7
 8016b6c:	e7e0      	b.n	8016b30 <_realloc_r+0x1e>

08016b6e <__sfputc_r>:
 8016b6e:	6893      	ldr	r3, [r2, #8]
 8016b70:	3b01      	subs	r3, #1
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	b410      	push	{r4}
 8016b76:	6093      	str	r3, [r2, #8]
 8016b78:	da08      	bge.n	8016b8c <__sfputc_r+0x1e>
 8016b7a:	6994      	ldr	r4, [r2, #24]
 8016b7c:	42a3      	cmp	r3, r4
 8016b7e:	db01      	blt.n	8016b84 <__sfputc_r+0x16>
 8016b80:	290a      	cmp	r1, #10
 8016b82:	d103      	bne.n	8016b8c <__sfputc_r+0x1e>
 8016b84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016b88:	f000 b932 	b.w	8016df0 <__swbuf_r>
 8016b8c:	6813      	ldr	r3, [r2, #0]
 8016b8e:	1c58      	adds	r0, r3, #1
 8016b90:	6010      	str	r0, [r2, #0]
 8016b92:	7019      	strb	r1, [r3, #0]
 8016b94:	4608      	mov	r0, r1
 8016b96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016b9a:	4770      	bx	lr

08016b9c <__sfputs_r>:
 8016b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b9e:	4606      	mov	r6, r0
 8016ba0:	460f      	mov	r7, r1
 8016ba2:	4614      	mov	r4, r2
 8016ba4:	18d5      	adds	r5, r2, r3
 8016ba6:	42ac      	cmp	r4, r5
 8016ba8:	d101      	bne.n	8016bae <__sfputs_r+0x12>
 8016baa:	2000      	movs	r0, #0
 8016bac:	e007      	b.n	8016bbe <__sfputs_r+0x22>
 8016bae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016bb2:	463a      	mov	r2, r7
 8016bb4:	4630      	mov	r0, r6
 8016bb6:	f7ff ffda 	bl	8016b6e <__sfputc_r>
 8016bba:	1c43      	adds	r3, r0, #1
 8016bbc:	d1f3      	bne.n	8016ba6 <__sfputs_r+0xa>
 8016bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016bc0 <_vfiprintf_r>:
 8016bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016bc4:	460d      	mov	r5, r1
 8016bc6:	b09d      	sub	sp, #116	@ 0x74
 8016bc8:	4614      	mov	r4, r2
 8016bca:	4698      	mov	r8, r3
 8016bcc:	4606      	mov	r6, r0
 8016bce:	b118      	cbz	r0, 8016bd8 <_vfiprintf_r+0x18>
 8016bd0:	6a03      	ldr	r3, [r0, #32]
 8016bd2:	b90b      	cbnz	r3, 8016bd8 <_vfiprintf_r+0x18>
 8016bd4:	f7ff f9e6 	bl	8015fa4 <__sinit>
 8016bd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016bda:	07d9      	lsls	r1, r3, #31
 8016bdc:	d405      	bmi.n	8016bea <_vfiprintf_r+0x2a>
 8016bde:	89ab      	ldrh	r3, [r5, #12]
 8016be0:	059a      	lsls	r2, r3, #22
 8016be2:	d402      	bmi.n	8016bea <_vfiprintf_r+0x2a>
 8016be4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016be6:	f7ff fb56 	bl	8016296 <__retarget_lock_acquire_recursive>
 8016bea:	89ab      	ldrh	r3, [r5, #12]
 8016bec:	071b      	lsls	r3, r3, #28
 8016bee:	d501      	bpl.n	8016bf4 <_vfiprintf_r+0x34>
 8016bf0:	692b      	ldr	r3, [r5, #16]
 8016bf2:	b99b      	cbnz	r3, 8016c1c <_vfiprintf_r+0x5c>
 8016bf4:	4629      	mov	r1, r5
 8016bf6:	4630      	mov	r0, r6
 8016bf8:	f000 f938 	bl	8016e6c <__swsetup_r>
 8016bfc:	b170      	cbz	r0, 8016c1c <_vfiprintf_r+0x5c>
 8016bfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016c00:	07dc      	lsls	r4, r3, #31
 8016c02:	d504      	bpl.n	8016c0e <_vfiprintf_r+0x4e>
 8016c04:	f04f 30ff 	mov.w	r0, #4294967295
 8016c08:	b01d      	add	sp, #116	@ 0x74
 8016c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c0e:	89ab      	ldrh	r3, [r5, #12]
 8016c10:	0598      	lsls	r0, r3, #22
 8016c12:	d4f7      	bmi.n	8016c04 <_vfiprintf_r+0x44>
 8016c14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016c16:	f7ff fb3f 	bl	8016298 <__retarget_lock_release_recursive>
 8016c1a:	e7f3      	b.n	8016c04 <_vfiprintf_r+0x44>
 8016c1c:	2300      	movs	r3, #0
 8016c1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8016c20:	2320      	movs	r3, #32
 8016c22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016c26:	f8cd 800c 	str.w	r8, [sp, #12]
 8016c2a:	2330      	movs	r3, #48	@ 0x30
 8016c2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016ddc <_vfiprintf_r+0x21c>
 8016c30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016c34:	f04f 0901 	mov.w	r9, #1
 8016c38:	4623      	mov	r3, r4
 8016c3a:	469a      	mov	sl, r3
 8016c3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016c40:	b10a      	cbz	r2, 8016c46 <_vfiprintf_r+0x86>
 8016c42:	2a25      	cmp	r2, #37	@ 0x25
 8016c44:	d1f9      	bne.n	8016c3a <_vfiprintf_r+0x7a>
 8016c46:	ebba 0b04 	subs.w	fp, sl, r4
 8016c4a:	d00b      	beq.n	8016c64 <_vfiprintf_r+0xa4>
 8016c4c:	465b      	mov	r3, fp
 8016c4e:	4622      	mov	r2, r4
 8016c50:	4629      	mov	r1, r5
 8016c52:	4630      	mov	r0, r6
 8016c54:	f7ff ffa2 	bl	8016b9c <__sfputs_r>
 8016c58:	3001      	adds	r0, #1
 8016c5a:	f000 80a7 	beq.w	8016dac <_vfiprintf_r+0x1ec>
 8016c5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016c60:	445a      	add	r2, fp
 8016c62:	9209      	str	r2, [sp, #36]	@ 0x24
 8016c64:	f89a 3000 	ldrb.w	r3, [sl]
 8016c68:	2b00      	cmp	r3, #0
 8016c6a:	f000 809f 	beq.w	8016dac <_vfiprintf_r+0x1ec>
 8016c6e:	2300      	movs	r3, #0
 8016c70:	f04f 32ff 	mov.w	r2, #4294967295
 8016c74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016c78:	f10a 0a01 	add.w	sl, sl, #1
 8016c7c:	9304      	str	r3, [sp, #16]
 8016c7e:	9307      	str	r3, [sp, #28]
 8016c80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016c84:	931a      	str	r3, [sp, #104]	@ 0x68
 8016c86:	4654      	mov	r4, sl
 8016c88:	2205      	movs	r2, #5
 8016c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016c8e:	4853      	ldr	r0, [pc, #332]	@ (8016ddc <_vfiprintf_r+0x21c>)
 8016c90:	f7e9 fabe 	bl	8000210 <memchr>
 8016c94:	9a04      	ldr	r2, [sp, #16]
 8016c96:	b9d8      	cbnz	r0, 8016cd0 <_vfiprintf_r+0x110>
 8016c98:	06d1      	lsls	r1, r2, #27
 8016c9a:	bf44      	itt	mi
 8016c9c:	2320      	movmi	r3, #32
 8016c9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016ca2:	0713      	lsls	r3, r2, #28
 8016ca4:	bf44      	itt	mi
 8016ca6:	232b      	movmi	r3, #43	@ 0x2b
 8016ca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016cac:	f89a 3000 	ldrb.w	r3, [sl]
 8016cb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8016cb2:	d015      	beq.n	8016ce0 <_vfiprintf_r+0x120>
 8016cb4:	9a07      	ldr	r2, [sp, #28]
 8016cb6:	4654      	mov	r4, sl
 8016cb8:	2000      	movs	r0, #0
 8016cba:	f04f 0c0a 	mov.w	ip, #10
 8016cbe:	4621      	mov	r1, r4
 8016cc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016cc4:	3b30      	subs	r3, #48	@ 0x30
 8016cc6:	2b09      	cmp	r3, #9
 8016cc8:	d94b      	bls.n	8016d62 <_vfiprintf_r+0x1a2>
 8016cca:	b1b0      	cbz	r0, 8016cfa <_vfiprintf_r+0x13a>
 8016ccc:	9207      	str	r2, [sp, #28]
 8016cce:	e014      	b.n	8016cfa <_vfiprintf_r+0x13a>
 8016cd0:	eba0 0308 	sub.w	r3, r0, r8
 8016cd4:	fa09 f303 	lsl.w	r3, r9, r3
 8016cd8:	4313      	orrs	r3, r2
 8016cda:	9304      	str	r3, [sp, #16]
 8016cdc:	46a2      	mov	sl, r4
 8016cde:	e7d2      	b.n	8016c86 <_vfiprintf_r+0xc6>
 8016ce0:	9b03      	ldr	r3, [sp, #12]
 8016ce2:	1d19      	adds	r1, r3, #4
 8016ce4:	681b      	ldr	r3, [r3, #0]
 8016ce6:	9103      	str	r1, [sp, #12]
 8016ce8:	2b00      	cmp	r3, #0
 8016cea:	bfbb      	ittet	lt
 8016cec:	425b      	neglt	r3, r3
 8016cee:	f042 0202 	orrlt.w	r2, r2, #2
 8016cf2:	9307      	strge	r3, [sp, #28]
 8016cf4:	9307      	strlt	r3, [sp, #28]
 8016cf6:	bfb8      	it	lt
 8016cf8:	9204      	strlt	r2, [sp, #16]
 8016cfa:	7823      	ldrb	r3, [r4, #0]
 8016cfc:	2b2e      	cmp	r3, #46	@ 0x2e
 8016cfe:	d10a      	bne.n	8016d16 <_vfiprintf_r+0x156>
 8016d00:	7863      	ldrb	r3, [r4, #1]
 8016d02:	2b2a      	cmp	r3, #42	@ 0x2a
 8016d04:	d132      	bne.n	8016d6c <_vfiprintf_r+0x1ac>
 8016d06:	9b03      	ldr	r3, [sp, #12]
 8016d08:	1d1a      	adds	r2, r3, #4
 8016d0a:	681b      	ldr	r3, [r3, #0]
 8016d0c:	9203      	str	r2, [sp, #12]
 8016d0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016d12:	3402      	adds	r4, #2
 8016d14:	9305      	str	r3, [sp, #20]
 8016d16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016dec <_vfiprintf_r+0x22c>
 8016d1a:	7821      	ldrb	r1, [r4, #0]
 8016d1c:	2203      	movs	r2, #3
 8016d1e:	4650      	mov	r0, sl
 8016d20:	f7e9 fa76 	bl	8000210 <memchr>
 8016d24:	b138      	cbz	r0, 8016d36 <_vfiprintf_r+0x176>
 8016d26:	9b04      	ldr	r3, [sp, #16]
 8016d28:	eba0 000a 	sub.w	r0, r0, sl
 8016d2c:	2240      	movs	r2, #64	@ 0x40
 8016d2e:	4082      	lsls	r2, r0
 8016d30:	4313      	orrs	r3, r2
 8016d32:	3401      	adds	r4, #1
 8016d34:	9304      	str	r3, [sp, #16]
 8016d36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016d3a:	4829      	ldr	r0, [pc, #164]	@ (8016de0 <_vfiprintf_r+0x220>)
 8016d3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016d40:	2206      	movs	r2, #6
 8016d42:	f7e9 fa65 	bl	8000210 <memchr>
 8016d46:	2800      	cmp	r0, #0
 8016d48:	d03f      	beq.n	8016dca <_vfiprintf_r+0x20a>
 8016d4a:	4b26      	ldr	r3, [pc, #152]	@ (8016de4 <_vfiprintf_r+0x224>)
 8016d4c:	bb1b      	cbnz	r3, 8016d96 <_vfiprintf_r+0x1d6>
 8016d4e:	9b03      	ldr	r3, [sp, #12]
 8016d50:	3307      	adds	r3, #7
 8016d52:	f023 0307 	bic.w	r3, r3, #7
 8016d56:	3308      	adds	r3, #8
 8016d58:	9303      	str	r3, [sp, #12]
 8016d5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d5c:	443b      	add	r3, r7
 8016d5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8016d60:	e76a      	b.n	8016c38 <_vfiprintf_r+0x78>
 8016d62:	fb0c 3202 	mla	r2, ip, r2, r3
 8016d66:	460c      	mov	r4, r1
 8016d68:	2001      	movs	r0, #1
 8016d6a:	e7a8      	b.n	8016cbe <_vfiprintf_r+0xfe>
 8016d6c:	2300      	movs	r3, #0
 8016d6e:	3401      	adds	r4, #1
 8016d70:	9305      	str	r3, [sp, #20]
 8016d72:	4619      	mov	r1, r3
 8016d74:	f04f 0c0a 	mov.w	ip, #10
 8016d78:	4620      	mov	r0, r4
 8016d7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016d7e:	3a30      	subs	r2, #48	@ 0x30
 8016d80:	2a09      	cmp	r2, #9
 8016d82:	d903      	bls.n	8016d8c <_vfiprintf_r+0x1cc>
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d0c6      	beq.n	8016d16 <_vfiprintf_r+0x156>
 8016d88:	9105      	str	r1, [sp, #20]
 8016d8a:	e7c4      	b.n	8016d16 <_vfiprintf_r+0x156>
 8016d8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8016d90:	4604      	mov	r4, r0
 8016d92:	2301      	movs	r3, #1
 8016d94:	e7f0      	b.n	8016d78 <_vfiprintf_r+0x1b8>
 8016d96:	ab03      	add	r3, sp, #12
 8016d98:	9300      	str	r3, [sp, #0]
 8016d9a:	462a      	mov	r2, r5
 8016d9c:	4b12      	ldr	r3, [pc, #72]	@ (8016de8 <_vfiprintf_r+0x228>)
 8016d9e:	a904      	add	r1, sp, #16
 8016da0:	4630      	mov	r0, r6
 8016da2:	f3af 8000 	nop.w
 8016da6:	4607      	mov	r7, r0
 8016da8:	1c78      	adds	r0, r7, #1
 8016daa:	d1d6      	bne.n	8016d5a <_vfiprintf_r+0x19a>
 8016dac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016dae:	07d9      	lsls	r1, r3, #31
 8016db0:	d405      	bmi.n	8016dbe <_vfiprintf_r+0x1fe>
 8016db2:	89ab      	ldrh	r3, [r5, #12]
 8016db4:	059a      	lsls	r2, r3, #22
 8016db6:	d402      	bmi.n	8016dbe <_vfiprintf_r+0x1fe>
 8016db8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016dba:	f7ff fa6d 	bl	8016298 <__retarget_lock_release_recursive>
 8016dbe:	89ab      	ldrh	r3, [r5, #12]
 8016dc0:	065b      	lsls	r3, r3, #25
 8016dc2:	f53f af1f 	bmi.w	8016c04 <_vfiprintf_r+0x44>
 8016dc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016dc8:	e71e      	b.n	8016c08 <_vfiprintf_r+0x48>
 8016dca:	ab03      	add	r3, sp, #12
 8016dcc:	9300      	str	r3, [sp, #0]
 8016dce:	462a      	mov	r2, r5
 8016dd0:	4b05      	ldr	r3, [pc, #20]	@ (8016de8 <_vfiprintf_r+0x228>)
 8016dd2:	a904      	add	r1, sp, #16
 8016dd4:	4630      	mov	r0, r6
 8016dd6:	f7ff fc9d 	bl	8016714 <_printf_i>
 8016dda:	e7e4      	b.n	8016da6 <_vfiprintf_r+0x1e6>
 8016ddc:	0802574f 	.word	0x0802574f
 8016de0:	08025759 	.word	0x08025759
 8016de4:	00000000 	.word	0x00000000
 8016de8:	08016b9d 	.word	0x08016b9d
 8016dec:	08025755 	.word	0x08025755

08016df0 <__swbuf_r>:
 8016df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016df2:	460e      	mov	r6, r1
 8016df4:	4614      	mov	r4, r2
 8016df6:	4605      	mov	r5, r0
 8016df8:	b118      	cbz	r0, 8016e02 <__swbuf_r+0x12>
 8016dfa:	6a03      	ldr	r3, [r0, #32]
 8016dfc:	b90b      	cbnz	r3, 8016e02 <__swbuf_r+0x12>
 8016dfe:	f7ff f8d1 	bl	8015fa4 <__sinit>
 8016e02:	69a3      	ldr	r3, [r4, #24]
 8016e04:	60a3      	str	r3, [r4, #8]
 8016e06:	89a3      	ldrh	r3, [r4, #12]
 8016e08:	071a      	lsls	r2, r3, #28
 8016e0a:	d501      	bpl.n	8016e10 <__swbuf_r+0x20>
 8016e0c:	6923      	ldr	r3, [r4, #16]
 8016e0e:	b943      	cbnz	r3, 8016e22 <__swbuf_r+0x32>
 8016e10:	4621      	mov	r1, r4
 8016e12:	4628      	mov	r0, r5
 8016e14:	f000 f82a 	bl	8016e6c <__swsetup_r>
 8016e18:	b118      	cbz	r0, 8016e22 <__swbuf_r+0x32>
 8016e1a:	f04f 37ff 	mov.w	r7, #4294967295
 8016e1e:	4638      	mov	r0, r7
 8016e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016e22:	6823      	ldr	r3, [r4, #0]
 8016e24:	6922      	ldr	r2, [r4, #16]
 8016e26:	1a98      	subs	r0, r3, r2
 8016e28:	6963      	ldr	r3, [r4, #20]
 8016e2a:	b2f6      	uxtb	r6, r6
 8016e2c:	4283      	cmp	r3, r0
 8016e2e:	4637      	mov	r7, r6
 8016e30:	dc05      	bgt.n	8016e3e <__swbuf_r+0x4e>
 8016e32:	4621      	mov	r1, r4
 8016e34:	4628      	mov	r0, r5
 8016e36:	f7ff fe11 	bl	8016a5c <_fflush_r>
 8016e3a:	2800      	cmp	r0, #0
 8016e3c:	d1ed      	bne.n	8016e1a <__swbuf_r+0x2a>
 8016e3e:	68a3      	ldr	r3, [r4, #8]
 8016e40:	3b01      	subs	r3, #1
 8016e42:	60a3      	str	r3, [r4, #8]
 8016e44:	6823      	ldr	r3, [r4, #0]
 8016e46:	1c5a      	adds	r2, r3, #1
 8016e48:	6022      	str	r2, [r4, #0]
 8016e4a:	701e      	strb	r6, [r3, #0]
 8016e4c:	6962      	ldr	r2, [r4, #20]
 8016e4e:	1c43      	adds	r3, r0, #1
 8016e50:	429a      	cmp	r2, r3
 8016e52:	d004      	beq.n	8016e5e <__swbuf_r+0x6e>
 8016e54:	89a3      	ldrh	r3, [r4, #12]
 8016e56:	07db      	lsls	r3, r3, #31
 8016e58:	d5e1      	bpl.n	8016e1e <__swbuf_r+0x2e>
 8016e5a:	2e0a      	cmp	r6, #10
 8016e5c:	d1df      	bne.n	8016e1e <__swbuf_r+0x2e>
 8016e5e:	4621      	mov	r1, r4
 8016e60:	4628      	mov	r0, r5
 8016e62:	f7ff fdfb 	bl	8016a5c <_fflush_r>
 8016e66:	2800      	cmp	r0, #0
 8016e68:	d0d9      	beq.n	8016e1e <__swbuf_r+0x2e>
 8016e6a:	e7d6      	b.n	8016e1a <__swbuf_r+0x2a>

08016e6c <__swsetup_r>:
 8016e6c:	b538      	push	{r3, r4, r5, lr}
 8016e6e:	4b29      	ldr	r3, [pc, #164]	@ (8016f14 <__swsetup_r+0xa8>)
 8016e70:	4605      	mov	r5, r0
 8016e72:	6818      	ldr	r0, [r3, #0]
 8016e74:	460c      	mov	r4, r1
 8016e76:	b118      	cbz	r0, 8016e80 <__swsetup_r+0x14>
 8016e78:	6a03      	ldr	r3, [r0, #32]
 8016e7a:	b90b      	cbnz	r3, 8016e80 <__swsetup_r+0x14>
 8016e7c:	f7ff f892 	bl	8015fa4 <__sinit>
 8016e80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016e84:	0719      	lsls	r1, r3, #28
 8016e86:	d422      	bmi.n	8016ece <__swsetup_r+0x62>
 8016e88:	06da      	lsls	r2, r3, #27
 8016e8a:	d407      	bmi.n	8016e9c <__swsetup_r+0x30>
 8016e8c:	2209      	movs	r2, #9
 8016e8e:	602a      	str	r2, [r5, #0]
 8016e90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016e94:	81a3      	strh	r3, [r4, #12]
 8016e96:	f04f 30ff 	mov.w	r0, #4294967295
 8016e9a:	e033      	b.n	8016f04 <__swsetup_r+0x98>
 8016e9c:	0758      	lsls	r0, r3, #29
 8016e9e:	d512      	bpl.n	8016ec6 <__swsetup_r+0x5a>
 8016ea0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016ea2:	b141      	cbz	r1, 8016eb6 <__swsetup_r+0x4a>
 8016ea4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016ea8:	4299      	cmp	r1, r3
 8016eaa:	d002      	beq.n	8016eb2 <__swsetup_r+0x46>
 8016eac:	4628      	mov	r0, r5
 8016eae:	f7ff fa21 	bl	80162f4 <_free_r>
 8016eb2:	2300      	movs	r3, #0
 8016eb4:	6363      	str	r3, [r4, #52]	@ 0x34
 8016eb6:	89a3      	ldrh	r3, [r4, #12]
 8016eb8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016ebc:	81a3      	strh	r3, [r4, #12]
 8016ebe:	2300      	movs	r3, #0
 8016ec0:	6063      	str	r3, [r4, #4]
 8016ec2:	6923      	ldr	r3, [r4, #16]
 8016ec4:	6023      	str	r3, [r4, #0]
 8016ec6:	89a3      	ldrh	r3, [r4, #12]
 8016ec8:	f043 0308 	orr.w	r3, r3, #8
 8016ecc:	81a3      	strh	r3, [r4, #12]
 8016ece:	6923      	ldr	r3, [r4, #16]
 8016ed0:	b94b      	cbnz	r3, 8016ee6 <__swsetup_r+0x7a>
 8016ed2:	89a3      	ldrh	r3, [r4, #12]
 8016ed4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016ed8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016edc:	d003      	beq.n	8016ee6 <__swsetup_r+0x7a>
 8016ede:	4621      	mov	r1, r4
 8016ee0:	4628      	mov	r0, r5
 8016ee2:	f000 f88b 	bl	8016ffc <__smakebuf_r>
 8016ee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016eea:	f013 0201 	ands.w	r2, r3, #1
 8016eee:	d00a      	beq.n	8016f06 <__swsetup_r+0x9a>
 8016ef0:	2200      	movs	r2, #0
 8016ef2:	60a2      	str	r2, [r4, #8]
 8016ef4:	6962      	ldr	r2, [r4, #20]
 8016ef6:	4252      	negs	r2, r2
 8016ef8:	61a2      	str	r2, [r4, #24]
 8016efa:	6922      	ldr	r2, [r4, #16]
 8016efc:	b942      	cbnz	r2, 8016f10 <__swsetup_r+0xa4>
 8016efe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8016f02:	d1c5      	bne.n	8016e90 <__swsetup_r+0x24>
 8016f04:	bd38      	pop	{r3, r4, r5, pc}
 8016f06:	0799      	lsls	r1, r3, #30
 8016f08:	bf58      	it	pl
 8016f0a:	6962      	ldrpl	r2, [r4, #20]
 8016f0c:	60a2      	str	r2, [r4, #8]
 8016f0e:	e7f4      	b.n	8016efa <__swsetup_r+0x8e>
 8016f10:	2000      	movs	r0, #0
 8016f12:	e7f7      	b.n	8016f04 <__swsetup_r+0x98>
 8016f14:	200000ac 	.word	0x200000ac

08016f18 <_raise_r>:
 8016f18:	291f      	cmp	r1, #31
 8016f1a:	b538      	push	{r3, r4, r5, lr}
 8016f1c:	4605      	mov	r5, r0
 8016f1e:	460c      	mov	r4, r1
 8016f20:	d904      	bls.n	8016f2c <_raise_r+0x14>
 8016f22:	2316      	movs	r3, #22
 8016f24:	6003      	str	r3, [r0, #0]
 8016f26:	f04f 30ff 	mov.w	r0, #4294967295
 8016f2a:	bd38      	pop	{r3, r4, r5, pc}
 8016f2c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016f2e:	b112      	cbz	r2, 8016f36 <_raise_r+0x1e>
 8016f30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016f34:	b94b      	cbnz	r3, 8016f4a <_raise_r+0x32>
 8016f36:	4628      	mov	r0, r5
 8016f38:	f000 f830 	bl	8016f9c <_getpid_r>
 8016f3c:	4622      	mov	r2, r4
 8016f3e:	4601      	mov	r1, r0
 8016f40:	4628      	mov	r0, r5
 8016f42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016f46:	f000 b817 	b.w	8016f78 <_kill_r>
 8016f4a:	2b01      	cmp	r3, #1
 8016f4c:	d00a      	beq.n	8016f64 <_raise_r+0x4c>
 8016f4e:	1c59      	adds	r1, r3, #1
 8016f50:	d103      	bne.n	8016f5a <_raise_r+0x42>
 8016f52:	2316      	movs	r3, #22
 8016f54:	6003      	str	r3, [r0, #0]
 8016f56:	2001      	movs	r0, #1
 8016f58:	e7e7      	b.n	8016f2a <_raise_r+0x12>
 8016f5a:	2100      	movs	r1, #0
 8016f5c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016f60:	4620      	mov	r0, r4
 8016f62:	4798      	blx	r3
 8016f64:	2000      	movs	r0, #0
 8016f66:	e7e0      	b.n	8016f2a <_raise_r+0x12>

08016f68 <raise>:
 8016f68:	4b02      	ldr	r3, [pc, #8]	@ (8016f74 <raise+0xc>)
 8016f6a:	4601      	mov	r1, r0
 8016f6c:	6818      	ldr	r0, [r3, #0]
 8016f6e:	f7ff bfd3 	b.w	8016f18 <_raise_r>
 8016f72:	bf00      	nop
 8016f74:	200000ac 	.word	0x200000ac

08016f78 <_kill_r>:
 8016f78:	b538      	push	{r3, r4, r5, lr}
 8016f7a:	4d07      	ldr	r5, [pc, #28]	@ (8016f98 <_kill_r+0x20>)
 8016f7c:	2300      	movs	r3, #0
 8016f7e:	4604      	mov	r4, r0
 8016f80:	4608      	mov	r0, r1
 8016f82:	4611      	mov	r1, r2
 8016f84:	602b      	str	r3, [r5, #0]
 8016f86:	f7f1 fe47 	bl	8008c18 <_kill>
 8016f8a:	1c43      	adds	r3, r0, #1
 8016f8c:	d102      	bne.n	8016f94 <_kill_r+0x1c>
 8016f8e:	682b      	ldr	r3, [r5, #0]
 8016f90:	b103      	cbz	r3, 8016f94 <_kill_r+0x1c>
 8016f92:	6023      	str	r3, [r4, #0]
 8016f94:	bd38      	pop	{r3, r4, r5, pc}
 8016f96:	bf00      	nop
 8016f98:	200097fc 	.word	0x200097fc

08016f9c <_getpid_r>:
 8016f9c:	f7f1 be34 	b.w	8008c08 <_getpid>

08016fa0 <_malloc_usable_size_r>:
 8016fa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016fa4:	1f18      	subs	r0, r3, #4
 8016fa6:	2b00      	cmp	r3, #0
 8016fa8:	bfbc      	itt	lt
 8016faa:	580b      	ldrlt	r3, [r1, r0]
 8016fac:	18c0      	addlt	r0, r0, r3
 8016fae:	4770      	bx	lr

08016fb0 <__swhatbuf_r>:
 8016fb0:	b570      	push	{r4, r5, r6, lr}
 8016fb2:	460c      	mov	r4, r1
 8016fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016fb8:	2900      	cmp	r1, #0
 8016fba:	b096      	sub	sp, #88	@ 0x58
 8016fbc:	4615      	mov	r5, r2
 8016fbe:	461e      	mov	r6, r3
 8016fc0:	da0d      	bge.n	8016fde <__swhatbuf_r+0x2e>
 8016fc2:	89a3      	ldrh	r3, [r4, #12]
 8016fc4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016fc8:	f04f 0100 	mov.w	r1, #0
 8016fcc:	bf14      	ite	ne
 8016fce:	2340      	movne	r3, #64	@ 0x40
 8016fd0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016fd4:	2000      	movs	r0, #0
 8016fd6:	6031      	str	r1, [r6, #0]
 8016fd8:	602b      	str	r3, [r5, #0]
 8016fda:	b016      	add	sp, #88	@ 0x58
 8016fdc:	bd70      	pop	{r4, r5, r6, pc}
 8016fde:	466a      	mov	r2, sp
 8016fe0:	f000 f848 	bl	8017074 <_fstat_r>
 8016fe4:	2800      	cmp	r0, #0
 8016fe6:	dbec      	blt.n	8016fc2 <__swhatbuf_r+0x12>
 8016fe8:	9901      	ldr	r1, [sp, #4]
 8016fea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016fee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8016ff2:	4259      	negs	r1, r3
 8016ff4:	4159      	adcs	r1, r3
 8016ff6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016ffa:	e7eb      	b.n	8016fd4 <__swhatbuf_r+0x24>

08016ffc <__smakebuf_r>:
 8016ffc:	898b      	ldrh	r3, [r1, #12]
 8016ffe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017000:	079d      	lsls	r5, r3, #30
 8017002:	4606      	mov	r6, r0
 8017004:	460c      	mov	r4, r1
 8017006:	d507      	bpl.n	8017018 <__smakebuf_r+0x1c>
 8017008:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801700c:	6023      	str	r3, [r4, #0]
 801700e:	6123      	str	r3, [r4, #16]
 8017010:	2301      	movs	r3, #1
 8017012:	6163      	str	r3, [r4, #20]
 8017014:	b003      	add	sp, #12
 8017016:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017018:	ab01      	add	r3, sp, #4
 801701a:	466a      	mov	r2, sp
 801701c:	f7ff ffc8 	bl	8016fb0 <__swhatbuf_r>
 8017020:	9f00      	ldr	r7, [sp, #0]
 8017022:	4605      	mov	r5, r0
 8017024:	4639      	mov	r1, r7
 8017026:	4630      	mov	r0, r6
 8017028:	f7fe fe66 	bl	8015cf8 <_malloc_r>
 801702c:	b948      	cbnz	r0, 8017042 <__smakebuf_r+0x46>
 801702e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017032:	059a      	lsls	r2, r3, #22
 8017034:	d4ee      	bmi.n	8017014 <__smakebuf_r+0x18>
 8017036:	f023 0303 	bic.w	r3, r3, #3
 801703a:	f043 0302 	orr.w	r3, r3, #2
 801703e:	81a3      	strh	r3, [r4, #12]
 8017040:	e7e2      	b.n	8017008 <__smakebuf_r+0xc>
 8017042:	89a3      	ldrh	r3, [r4, #12]
 8017044:	6020      	str	r0, [r4, #0]
 8017046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801704a:	81a3      	strh	r3, [r4, #12]
 801704c:	9b01      	ldr	r3, [sp, #4]
 801704e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017052:	b15b      	cbz	r3, 801706c <__smakebuf_r+0x70>
 8017054:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017058:	4630      	mov	r0, r6
 801705a:	f000 f81d 	bl	8017098 <_isatty_r>
 801705e:	b128      	cbz	r0, 801706c <__smakebuf_r+0x70>
 8017060:	89a3      	ldrh	r3, [r4, #12]
 8017062:	f023 0303 	bic.w	r3, r3, #3
 8017066:	f043 0301 	orr.w	r3, r3, #1
 801706a:	81a3      	strh	r3, [r4, #12]
 801706c:	89a3      	ldrh	r3, [r4, #12]
 801706e:	431d      	orrs	r5, r3
 8017070:	81a5      	strh	r5, [r4, #12]
 8017072:	e7cf      	b.n	8017014 <__smakebuf_r+0x18>

08017074 <_fstat_r>:
 8017074:	b538      	push	{r3, r4, r5, lr}
 8017076:	4d07      	ldr	r5, [pc, #28]	@ (8017094 <_fstat_r+0x20>)
 8017078:	2300      	movs	r3, #0
 801707a:	4604      	mov	r4, r0
 801707c:	4608      	mov	r0, r1
 801707e:	4611      	mov	r1, r2
 8017080:	602b      	str	r3, [r5, #0]
 8017082:	f7f1 fe29 	bl	8008cd8 <_fstat>
 8017086:	1c43      	adds	r3, r0, #1
 8017088:	d102      	bne.n	8017090 <_fstat_r+0x1c>
 801708a:	682b      	ldr	r3, [r5, #0]
 801708c:	b103      	cbz	r3, 8017090 <_fstat_r+0x1c>
 801708e:	6023      	str	r3, [r4, #0]
 8017090:	bd38      	pop	{r3, r4, r5, pc}
 8017092:	bf00      	nop
 8017094:	200097fc 	.word	0x200097fc

08017098 <_isatty_r>:
 8017098:	b538      	push	{r3, r4, r5, lr}
 801709a:	4d06      	ldr	r5, [pc, #24]	@ (80170b4 <_isatty_r+0x1c>)
 801709c:	2300      	movs	r3, #0
 801709e:	4604      	mov	r4, r0
 80170a0:	4608      	mov	r0, r1
 80170a2:	602b      	str	r3, [r5, #0]
 80170a4:	f7f1 fe28 	bl	8008cf8 <_isatty>
 80170a8:	1c43      	adds	r3, r0, #1
 80170aa:	d102      	bne.n	80170b2 <_isatty_r+0x1a>
 80170ac:	682b      	ldr	r3, [r5, #0]
 80170ae:	b103      	cbz	r3, 80170b2 <_isatty_r+0x1a>
 80170b0:	6023      	str	r3, [r4, #0]
 80170b2:	bd38      	pop	{r3, r4, r5, pc}
 80170b4:	200097fc 	.word	0x200097fc

080170b8 <_init>:
 80170b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170ba:	bf00      	nop
 80170bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80170be:	bc08      	pop	{r3}
 80170c0:	469e      	mov	lr, r3
 80170c2:	4770      	bx	lr

080170c4 <_fini>:
 80170c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170c6:	bf00      	nop
 80170c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80170ca:	bc08      	pop	{r3}
 80170cc:	469e      	mov	lr, r3
 80170ce:	4770      	bx	lr
