# do {sccomp_dataflow_simulate.do}
# vsim -voptargs=""+acc"" -L unisims_ver -L unimacro_ver -L secureip -L xil_defaultlib -L xpm -L dist_mem_gen_v8_0_10 -lib xil_defaultlib xil_defaultlib.sccomp_dataflow xil_defaultlib.glbl 
# Start time: 15:59:19 on Jul 25,2018
# //  ModelSim PE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading xil_defaultlib.sccomp_dataflow
# Loading xil_defaultlib.pcreg
# Loading xil_defaultlib.alu
# Loading xil_defaultlib.ram
# Loading xil_defaultlib.CP0
# Loading xil_defaultlib.MDU
# Loading xil_defaultlib.MULT
# Loading xil_defaultlib.MULTU
# Loading xil_defaultlib.DIV
# Loading xil_defaultlib.DIVU
# Loading xil_defaultlib.dist_mem_gen_0
# Loading dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10
# Loading xil_defaultlib.mips54
# Loading xil_defaultlib.RegFiles
# Loading xil_defaultlib.glbl
# ** Warning: (vsim-3017) ../../../mips54.srcs/sources_1/new/controlunit.v(492): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /sccomp_dataflow/sccpu/cpu_ref File: ../../../mips54.srcs/sources_1/new/fuck_regfile.v
# ** Warning: (vsim-3722) ../../../mips54.srcs/sources_1/new/controlunit.v(492): [TFMPC] - Missing connection for port 'display_data'.
# ** Warning: (vsim-3722) ../../../mips54.srcs/sources_1/new/controlunit.v(492): [TFMPC] - Missing connection for port 'judge_data'.
# ** Warning: (vsim-3722) ../../../mips54.srcs/sources_1/new/controlunit.v(492): [TFMPC] - Missing connection for port 'input_data'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Warning: (vsim-PLI-3408) Too few data words read on line 44 of file "dist_mem_gen_0.mif". Expected 80, found 43.    : ../../../mips54.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v(234)
#    Time: 0 ps  Iteration: 0  Instance: /sccomp_dataflow/imem_instr/inst
# End time: 16:00:08 on Jul 25,2018, Elapsed time: 0:00:49
# Errors: 0, Warnings: 5
