GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_alu.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_core.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_mcode.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_reg.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80s.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu_z80.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\decoder.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_dpb\gowin_dpb.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_0.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_1.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_b0.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_b1.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_test.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_sdpb\gowin_sdpb.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_sp\gowin_sp.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\ram8k.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\rom8k_0.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\rom8k_1.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v'
WARN  (EX3628) : Redeclaration of ANSI port 'clk_pixel' is not allowed("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v":16)
Undeclared symbol 'hsync', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v":56)
Undeclared symbol 'vsync', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v":56)
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\timing_1024x768_flow.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\tmds_std_enc.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video_ram.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\vram8k.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_io.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v'
Undeclared symbol 'clk_pixel', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":18)
Undeclared symbol 'ad_video', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":19)
Undeclared symbol 'dout_video', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":20)
WARN  (EX3638) : 'dout_video' is already implicitly declared on line 20("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":85)
WARN  (EX3638) : 'ad_video' is already implicitly declared on line 19("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":86)
Compiling module 'top'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":1)
WARN  (EX3786) : Assignment to input 'resetn'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v":21)
WARN  (EX3073) : Port 'hsync' remains unconnected for this instance("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v":31)
Compiling module 'hdmi_tmds_top'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v":1)
Compiling module 'Gowin_rPLL'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\gowin_rpll\gowin_rpll.v":9)
Compiling module 'Gowin_CLKDIV'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\gowin_clkdiv\gowin_clkdiv.v":9)
Compiling module 'timing_1024x768_flow'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\timing_1024x768_flow.v":1)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\timing_1024x768_flow.v":35)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\timing_1024x768_flow.v":37)
Compiling module 'video_ram_datapijp'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video_ram.v":1)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video_ram.v":25)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video_ram.v":45)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video_ram.v":50)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video_ram.v":72)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video_ram.v":74)
Compiling module 'tmds_std_enc'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\tmds_std_enc.v":4)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\tmds_std_enc.v":126)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\tmds_std_enc.v":139)
Port is declared here("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v":2)
WARN  (EX1998) : Net 'hsync' does not have a driver("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v":56)
WARN  (EX1998) : Net 'vsync' does not have a driver("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v":56)
Compiling module 'Gowin_OSC'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_osc\gowin_osc.v":10)
WARN  (EX3786) : Assignment to input 'halt_n'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu_z80.v":30)
Compiling module 'cpu_z80'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu_z80.v":1)
Compiling module 'tv80s'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80s.v":25)
Compiling module 'tv80_core(Mode=0)'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_core.v":25)
Compiling module 'tv80_mcode'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_mcode.v":25)
Compiling module 'tv80_alu'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_alu.v":25)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_alu.v":240)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_alu.v":252)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_alu.v":256)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_core.v":614)
Compiling module 'tv80_reg'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_reg.v":25)
Extracting RAM for identifier 'RegsH'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_reg.v":44)
Extracting RAM for identifier 'RegsL'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_reg.v":45)
Port is declared here("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu_z80.v":6)
Compiling module 'decoder'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\decoder.v":1)
Compiling module 'rom8k_0'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\rom8k_0.v":1)
Compiling module 'Gowin_pROM_0'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_0.v":10)
Compiling module 'rom8k_1'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\rom8k_1.v":1)
Compiling module 'Gowin_pROM_1'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_1.v":10)
Compiling module 'vram8k'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\vram8k.v":1)
Compiling module 'Gowin_DPB'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_dpb\gowin_dpb.v":10)
Compiling module 'ram8k'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\ram8k.v":1)
Compiling module 'Gowin_SP'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_sp\gowin_sp.v":10)
Compiling module 'zx_io_enter'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_io.v":3)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_io.v":68)
WARN  (EX2420) : Latch inferred for net 'led[5]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":157)
WARN  (EX1998) : Net 'cpu_halt_n' does not have a driver("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":37)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'led[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":157)
WARN  (DI0003) : Latch inferred for net 'led[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":157)
WARN  (DI0003) : Latch inferred for net 'led[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":157)
WARN  (DI0003) : Latch inferred for net 'led[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":157)
WARN  (DI0003) : Latch inferred for net 'led[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":157)
WARN  (DI0003) : Latch inferred for net 'led[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v":157)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\impl\gwsynthesis\my_zx_spectrum_dram_video.vg" completed
[100%] Generate report file "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\impl\gwsynthesis\my_zx_spectrum_dram_video_syn.rpt.html" completed
GowinSynthesis finish
