\hypertarget{stm32g474xx_8h}{}\doxysection{Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/stm32g474xx.h File Reference}
\label{stm32g474xx_8h}\index{Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h@{Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h}}


CMSIS STM32\+G474xx Device Peripheral Access Layer Header File.  


{\ttfamily \#include \char`\"{}core\+\_\+cm4.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}system\+\_\+stm32g4xx.\+h\char`\"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FD Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_d_c_a_n___config___type_def}{FDCAN\+\_\+\+Config\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FD Controller Area Network Configuration. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Comparator. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Clock Recovery System. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Multiplexer. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_a_c___type_def}{FMAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FMAC. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em LPTIMER. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Operational Amplifier (OPAMP) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em QUAD Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_t_a_m_p___type_def}{TAMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Tamper and backup registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Audio Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Serial Bus Full Speed Device. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em VREFBUF. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RNG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def}{CORDIC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CORDIC. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_c_p_d___type_def}{UCPD\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em UCPD. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def}{HRTIM\+\_\+\+Master\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_h_r_t_i_m___type_def}{HRTIM\+\_\+\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1U
\item 
\#define {\bfseries RTC\+\_\+\+TAMP\+\_\+\+INT\+\_\+6\+\_\+\+SUPPORT}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
\#define {\bfseries RTC\+\_\+\+TAMP\+\_\+\+INT\+\_\+\+NB}~4u
\item 
\#define {\bfseries RTC\+\_\+\+TAMP\+\_\+\+NB}~3u
\item 
\#define {\bfseries RTC\+\_\+\+BACKUP\+\_\+\+NB}~32u
\item 
\#define {\bfseries c7amba\+\_\+hrtim1\+\_\+v2\+\_\+0}
\begin{DoxyCompactList}\small\item\em High resolution Timer (HRTIM) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~(0x08000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~(0x20000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{SRAM2\+\_\+\+BASE}}~(0x20014000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf185d384fb3e0c211eb8a068ccece389}{CCMSRAM\+\_\+\+BASE}}~(0x10000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~(0x40000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga68a39e11ba4a19785d20a98954c7fc9e}{FMC\+\_\+\+BASE}}~(0x60000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}{QSPI\+\_\+\+BASE}}~(0x90000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{FMC\+\_\+\+R\+\_\+\+BASE}}~(0x\+A0000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}}~(0x\+A0001000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}~(0x22000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{SRAM2\+\_\+\+BB\+\_\+\+BASE}}~(0x22280000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2b55f4c138962d1f922317383c9f8633}{CCMSRAM\+\_\+\+BB\+\_\+\+BASE}}~(0x22300000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~(0x42000000\+UL)
\item 
\#define {\bfseries SRAM\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}
\item 
\#define {\bfseries SRAM\+\_\+\+BB\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5739aeef90bd57ec2e7ddf66b479139b}{SRAM1\+\_\+\+SIZE\+\_\+\+MAX}}~(0x00014000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad89e757d25db6160b1aedeb58fcdac09}{SRAM2\+\_\+\+SIZE}}~(0x00004000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1e33550fc0c4eca93be3799322bb9816}{CCMSRAM\+\_\+\+SIZE}}~(0x00008000\+UL)
\item 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define {\bfseries AHB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define {\bfseries AHB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+BANK1}~\mbox{\hyperlink{group___peripheral__memory__map_ga68a39e11ba4a19785d20a98954c7fc9e}{FMC\+\_\+\+BASE}}
\item 
\#define {\bfseries FMC\+\_\+\+BANK1\+\_\+1}~FMC\+\_\+\+BANK1
\item 
\#define {\bfseries FMC\+\_\+\+BANK1\+\_\+2}~(FMC\+\_\+\+BANK1 + 0x04000000\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+BANK1\+\_\+3}~(FMC\+\_\+\+BANK1 + 0x08000000\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+BANK1\+\_\+4}~(FMC\+\_\+\+BANK1 + 0x0\+C000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0ade3350b211c3cb0839dd0955f52691}{FMC\+\_\+\+BANK3}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga68a39e11ba4a19785d20a98954c7fc9e}{FMC\+\_\+\+BASE}}  + 0x20000000\+UL)
\item 
\#define {\bfseries TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define {\bfseries TIM5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define {\bfseries TIM6\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries TIM7\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define {\bfseries CRS\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define {\bfseries TAMP\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2400\+UL)
\item 
\#define {\bfseries RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2800\+UL)
\item 
\#define {\bfseries WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define {\bfseries IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define {\bfseries SPI3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define {\bfseries USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define {\bfseries USART3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define {\bfseries UART4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4\+C00\+UL)
\item 
\#define {\bfseries UART5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}{USB\+\_\+\+PMAADDR}}~(APB1\+PERIPH\+\_\+\+BASE + 0x6000\+UL)
\item 
\#define {\bfseries FDCAN1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad592dfc07631b7f7dec4f231bbf27247}{FDCAN\+\_\+\+CONFIG\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x6500\+UL)
\item 
\#define {\bfseries FDCAN2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6800\+UL)
\item 
\#define {\bfseries FDCAN3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6\+C00\+UL)
\item 
\#define {\bfseries PWR\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)
\item 
\#define {\bfseries I2\+C3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7800\+UL)
\item 
\#define {\bfseries LPTIM1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7\+C00\+UL)
\item 
\#define {\bfseries LPUART1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x8000\+UL)
\item 
\#define {\bfseries I2\+C4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x8400\+UL)
\item 
\#define {\bfseries UCPD1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x\+A000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac841dc6530fe6e94407030b44b05cb15}{SRAMCAN\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x\+A400\+UL)
\item 
\#define {\bfseries SYSCFG\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries VREFBUF\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define {\bfseries COMP1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0200\+UL)
\item 
\#define {\bfseries COMP2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0204\+UL)
\item 
\#define {\bfseries COMP3\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0208\+UL)
\item 
\#define {\bfseries COMP4\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x020\+CUL)
\item 
\#define {\bfseries COMP5\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0210\+UL)
\item 
\#define {\bfseries COMP6\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0214\+UL)
\item 
\#define {\bfseries COMP7\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0218\+UL)
\item 
\#define {\bfseries OPAMP\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0300\+UL)
\item 
\#define {\bfseries OPAMP1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0300\+UL)
\item 
\#define {\bfseries OPAMP2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0304\+UL)
\item 
\#define {\bfseries OPAMP3\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0308\+UL)
\item 
\#define {\bfseries OPAMP4\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x030\+CUL)
\item 
\#define {\bfseries OPAMP5\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0310\+UL)
\item 
\#define {\bfseries OPAMP6\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0314\+UL)
\item 
\#define {\bfseries EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries TIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define {\bfseries SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries TIM8\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3400\+UL)
\item 
\#define {\bfseries USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define {\bfseries SPI4\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define {\bfseries TIM15\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define {\bfseries TIM16\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define {\bfseries TIM17\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define {\bfseries TIM20\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define {\bfseries SAI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}~(SAI1\+\_\+\+BASE + 0x0004\+UL)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}~(SAI1\+\_\+\+BASE + 0x0024\+UL)
\item 
\#define {\bfseries HRTIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x6800\+UL)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIMA\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIMB\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0100\+UL)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIMC\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0180\+UL)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIMD\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0200\+UL)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIME\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0280\+UL)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIMF\+\_\+\+BASE}~(HRTIM1\+\_\+\+BASE + 0x0300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2f4f7b4b6a8abc912546135b98c7c98e}{HRTIM1\+\_\+\+COMMON\+\_\+\+BASE}}~(HRTIM1\+\_\+\+BASE + 0x0380\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define {\bfseries CORDIC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries FMAC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+R\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define {\bfseries CRC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel1\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel2\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel3\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel4\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0044\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel5\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0058\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel6\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x006\+CUL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel7\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel8\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0094\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel1\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel2\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel3\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel4\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0044\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel5\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0058\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel6\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x006\+CUL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel7\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel8\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0094\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0004\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x000\+CUL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0010\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0014\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0018\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0020\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0024\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0028\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x002\+CUL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0034\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0038\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x003\+CUL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0100\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0104\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0108\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x010\+CUL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}}~(DMAMUX1\+\_\+\+BASE + 0x0140\+UL)
\item 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define {\bfseries GPIOE\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries GPIOF\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define {\bfseries GPIOG\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1800\+UL)
\item 
\#define {\bfseries ADC1\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000000\+UL)
\item 
\#define {\bfseries ADC2\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000100\+UL)
\item 
\#define {\bfseries ADC12\+\_\+\+COMMON\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000300\+UL)
\item 
\#define {\bfseries ADC3\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000400\+UL)
\item 
\#define {\bfseries ADC4\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000500\+UL)
\item 
\#define {\bfseries ADC5\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000600\+UL)
\item 
\#define {\bfseries ADC345\+\_\+\+COMMON\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000700\+UL)
\item 
\#define {\bfseries DAC\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000800\+UL)
\item 
\#define {\bfseries DAC1\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000800\+UL)
\item 
\#define {\bfseries DAC2\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000\+C00\+UL)
\item 
\#define {\bfseries DAC3\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08001000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga6421f9d21007d3e760a9a165c9febf33}{DAC4\+\_\+\+BASE}}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08001400\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{FMC\+\_\+\+R\+\_\+\+BASE}} + 0x0000\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{FMC\+\_\+\+R\+\_\+\+BASE}} + 0x0104\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{FMC\+\_\+\+R\+\_\+\+BASE}} + 0x0080\+UL)
\item 
\#define {\bfseries RNG\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08060800\+UL)
\item 
\#define {\bfseries DBGMCU\+\_\+\+BASE}~(0x\+E0042000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}~(0x1\+FFF7500\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~(0x1\+FFF7590\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~(0x1\+FFF75\+E0\+UL)
\item 
\#define {\bfseries TIM2}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM2\+\_\+\+BASE)
\item 
\#define {\bfseries TIM3}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM3\+\_\+\+BASE)
\item 
\#define {\bfseries TIM4}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM4\+\_\+\+BASE)
\item 
\#define {\bfseries TIM5}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM5\+\_\+\+BASE)
\item 
\#define {\bfseries TIM6}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM6\+\_\+\+BASE)
\item 
\#define {\bfseries TIM7}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM7\+\_\+\+BASE)
\item 
\#define {\bfseries CRS}~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) CRS\+\_\+\+BASE)
\item 
\#define {\bfseries TAMP}~((\mbox{\hyperlink{struct_t_a_m_p___type_def}{TAMP\+\_\+\+Type\+Def}} $\ast$) TAMP\+\_\+\+BASE)
\item 
\#define {\bfseries RTC}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) RTC\+\_\+\+BASE)
\item 
\#define {\bfseries WWDG}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) WWDG\+\_\+\+BASE)
\item 
\#define {\bfseries IWDG}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) IWDG\+\_\+\+BASE)
\item 
\#define {\bfseries SPI2}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI2\+\_\+\+BASE)
\item 
\#define {\bfseries SPI3}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI3\+\_\+\+BASE)
\item 
\#define {\bfseries USART2}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART2\+\_\+\+BASE)
\item 
\#define {\bfseries USART3}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART3\+\_\+\+BASE)
\item 
\#define {\bfseries UART4}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART4\+\_\+\+BASE)
\item 
\#define {\bfseries UART5}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART5\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C1}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C1\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C2}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C2\+\_\+\+BASE)
\item 
\#define {\bfseries USB}~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})
\item 
\#define {\bfseries FDCAN1}~((\mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}} $\ast$) FDCAN1\+\_\+\+BASE)
\item 
\#define {\bfseries FDCAN\+\_\+\+CONFIG}~((\mbox{\hyperlink{struct_f_d_c_a_n___config___type_def}{FDCAN\+\_\+\+Config\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad592dfc07631b7f7dec4f231bbf27247}{FDCAN\+\_\+\+CONFIG\+\_\+\+BASE}})
\item 
\#define {\bfseries FDCAN2}~((\mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}} $\ast$) FDCAN2\+\_\+\+BASE)
\item 
\#define {\bfseries FDCAN3}~((\mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}} $\ast$) FDCAN3\+\_\+\+BASE)
\item 
\#define {\bfseries PWR}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) PWR\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C3}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C3\+\_\+\+BASE)
\item 
\#define {\bfseries LPTIM1}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) LPTIM1\+\_\+\+BASE)
\item 
\#define {\bfseries LPUART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) LPUART1\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C4}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C4\+\_\+\+BASE)
\item 
\#define {\bfseries UCPD1}~((\mbox{\hyperlink{struct_u_c_p_d___type_def}{UCPD\+\_\+\+Type\+Def}} $\ast$) UCPD1\+\_\+\+BASE)
\item 
\#define {\bfseries SYSCFG}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) SYSCFG\+\_\+\+BASE)
\item 
\#define {\bfseries VREFBUF}~((\mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\+\_\+\+Type\+Def}} $\ast$) VREFBUF\+\_\+\+BASE)
\item 
\#define {\bfseries COMP1}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP1\+\_\+\+BASE)
\item 
\#define {\bfseries COMP2}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP2\+\_\+\+BASE)
\item 
\#define {\bfseries COMP3}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP3\+\_\+\+BASE)
\item 
\#define {\bfseries COMP4}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP4\+\_\+\+BASE)
\item 
\#define {\bfseries COMP5}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP5\+\_\+\+BASE)
\item 
\#define {\bfseries COMP6}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP6\+\_\+\+BASE)
\item 
\#define {\bfseries COMP7}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP7\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP1}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP1\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP2}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP2\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP3}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP3\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP4}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP4\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP5}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP5\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP6}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP6\+\_\+\+BASE)
\item 
\#define {\bfseries EXTI}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) EXTI\+\_\+\+BASE)
\item 
\#define {\bfseries TIM1}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM1\+\_\+\+BASE)
\item 
\#define {\bfseries SPI1}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI1\+\_\+\+BASE)
\item 
\#define {\bfseries TIM8}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM8\+\_\+\+BASE)
\item 
\#define {\bfseries USART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART1\+\_\+\+BASE)
\item 
\#define {\bfseries SPI4}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI4\+\_\+\+BASE)
\item 
\#define {\bfseries TIM15}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM15\+\_\+\+BASE)
\item 
\#define {\bfseries TIM16}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM16\+\_\+\+BASE)
\item 
\#define {\bfseries TIM17}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM17\+\_\+\+BASE)
\item 
\#define {\bfseries TIM20}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM20\+\_\+\+BASE)
\item 
\#define {\bfseries SAI1}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) SAI1\+\_\+\+BASE)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+A}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+B}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE)
\item 
\#define {\bfseries HRTIM1}~((\mbox{\hyperlink{struct_h_r_t_i_m___type_def}{HRTIM\+\_\+\+Type\+Def}} $\ast$) HRTIM1\+\_\+\+BASE)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIMA}~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) HRTIM1\+\_\+\+TIMA\+\_\+\+BASE)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIMB}~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) HRTIM1\+\_\+\+TIMB\+\_\+\+BASE)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIMC}~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) HRTIM1\+\_\+\+TIMC\+\_\+\+BASE)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIMD}~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) HRTIM1\+\_\+\+TIMD\+\_\+\+BASE)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIME}~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) HRTIM1\+\_\+\+TIME\+\_\+\+BASE)
\item 
\#define {\bfseries HRTIM1\+\_\+\+TIMF}~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) HRTIM1\+\_\+\+TIMF\+\_\+\+BASE)
\item 
\#define {\bfseries HRTIM1\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_h_r_t_i_m___common___type_def}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2f4f7b4b6a8abc912546135b98c7c98e}{HRTIM1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define {\bfseries DMA1}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+BASE)
\item 
\#define {\bfseries CORDIC}~((\mbox{\hyperlink{struct_c_o_r_d_i_c___type_def}{CORDIC\+\_\+\+Type\+Def}} $\ast$) CORDIC\+\_\+\+BASE)
\item 
\#define {\bfseries RCC}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) RCC\+\_\+\+BASE)
\item 
\#define {\bfseries FMAC}~((\mbox{\hyperlink{struct_f_m_a_c___type_def}{FMAC\+\_\+\+Type\+Def}} $\ast$) FMAC\+\_\+\+BASE)
\item 
\#define {\bfseries FLASH}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) FLASH\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries CRC}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) CRC\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOA}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOA\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOB}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOB\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOC}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOC\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOD}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOD\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOE}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOE\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOF}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOF\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOG}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOG\+\_\+\+BASE)
\item 
\#define {\bfseries ADC1}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC1\+\_\+\+BASE)
\item 
\#define {\bfseries ADC2}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC2\+\_\+\+BASE)
\item 
\#define {\bfseries ADC12\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) ADC12\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\#define {\bfseries ADC3}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC3\+\_\+\+BASE)
\item 
\#define {\bfseries ADC4}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC4\+\_\+\+BASE)
\item 
\#define {\bfseries ADC5}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC5\+\_\+\+BASE)
\item 
\#define {\bfseries ADC345\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) ADC345\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\#define {\bfseries DAC}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) DAC\+\_\+\+BASE)
\item 
\#define {\bfseries DAC1}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) DAC1\+\_\+\+BASE)
\item 
\#define {\bfseries DAC2}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) DAC2\+\_\+\+BASE)
\item 
\#define {\bfseries DAC3}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) DAC3\+\_\+\+BASE)
\item 
\#define {\bfseries DAC4}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6421f9d21007d3e760a9a165c9febf33}{DAC4\+\_\+\+BASE}})
\item 
\#define {\bfseries RNG}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) RNG\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel8}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel8\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel8}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel8\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel0}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel8}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel9}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel10}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel11}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel12}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel13}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel14}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel15}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator0}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator1}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator2}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator3}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel\+Status}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Gen\+Status}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}})
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+\_\+R}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+E\+\_\+R}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FMC\+\_\+\+Bank3\+\_\+R}~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries QUADSPI}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define {\bfseries DBGMCU}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) DBGMCU\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{LSI\+\_\+\+STARTUP\+\_\+\+TIME}}~130U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2d417bccd8d576e16729c3e5a25cb8}{ADC\+\_\+\+MULTIMODE\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06cdc9a3bf111d8c50ecba178daa90d8}{ADC\+\_\+\+ISR\+\_\+\+ADRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aca01f1e94e9cb20a24476342581e4b}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d87957a25e701a13575d635628d11}{ADC\+\_\+\+ISR\+\_\+\+EOSMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aca01f1e94e9cb20a24476342581e4b}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3a1b6e32741acec254760c4114270a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\+\_\+\+ISR\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3a1b6e32741acec254760c4114270a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b497e9260ad2be98c5ce124848a58d9}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b6edb70e1c04c5e03a935d2c945f50}{ADC\+\_\+\+ISR\+\_\+\+EOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b497e9260ad2be98c5ce124848a58d9}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b28033954399020afcf36b016cc081}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f58970a53712eed20aaac04c6a6f61}{ADC\+\_\+\+ISR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b28033954399020afcf36b016cc081}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494345d2e70ffc08c3a44d9df419d54f}{ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga399f91d7a99478c39f3b1af135aa2d74}{ADC\+\_\+\+ISR\+\_\+\+JEOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494345d2e70ffc08c3a44d9df419d54f}{ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f3bc591a821e3910266054a4839eb5}{ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada657b2ea5dcfce0c60ea6c9a0018da4}{ADC\+\_\+\+ISR\+\_\+\+JEOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f3bc591a821e3910266054a4839eb5}{ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047f1bb1d356fbb1398c15601b82fa18}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a11e5b28a1002826ef26b0b272b239}{ADC\+\_\+\+ISR\+\_\+\+AWD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047f1bb1d356fbb1398c15601b82fa18}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771937d2ff2945e987accaa8fb76fa1f}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914b7e03179cd60a8f24b3779b6bb696}{ADC\+\_\+\+ISR\+\_\+\+AWD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771937d2ff2945e987accaa8fb76fa1f}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223986ad3dd3f45e6b05a12cd8e17d5}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f54365f9b93d2d07f7e7bc32cf7468f}{ADC\+\_\+\+ISR\+\_\+\+AWD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223986ad3dd3f45e6b05a12cd8e17d5}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2666319ac1137734a439fa19679cf13}{ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6a4052be04c997a1cab7082f27f6fc}{ADC\+\_\+\+ISR\+\_\+\+JQOVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2666319ac1137734a439fa19679cf13}{ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81c5b62b488d346911cb6865b767cd6}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81c5b62b488d346911cb6865b767cd6}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31989175e19559ccda01b8632318e2f8}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31989175e19559ccda01b8632318e2f8}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a189c99834bf55784fd4b7b69e9687}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{ADC\+\_\+\+IER\+\_\+\+EOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a189c99834bf55784fd4b7b69e9687}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54252f722bf811578202880a17727763}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba8c4da5807ce6cea8b14be76f6243d}{ADC\+\_\+\+IER\+\_\+\+EOSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54252f722bf811578202880a17727763}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea659e540b09e6ac3e70ed7b561a7a4}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{ADC\+\_\+\+IER\+\_\+\+OVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea659e540b09e6ac3e70ed7b561a7a4}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be51af2eb612af9358c1cf983edb6e7}{ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6662fc8e92986aa733c01837bac8c50}{ADC\+\_\+\+IER\+\_\+\+JEOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be51af2eb612af9358c1cf983edb6e7}{ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff17a1bf5bec1877330ec818977ff65}{ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0001e6467e508394cf7f72aba2ec8}{ADC\+\_\+\+IER\+\_\+\+JEOSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff17a1bf5bec1877330ec818977ff65}{ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e70aa6f498afb91d459327c314c8f69}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45dadf4a4296fb104abee0021d2714a}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40598e8fe688a7da26a4f2f111a549f3}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45dadf4a4296fb104abee0021d2714a}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b0519f34f03103db638cd3ca92fd26}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2737968030d4fe33a440231316f5407c}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b0519f34f03103db638cd3ca92fd26}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8f724fa75bda8ddb8cdd8938e2196a}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699152ae847b4c8aaf33cfd2c03b884}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8f724fa75bda8ddb8cdd8938e2196a}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\+\_\+\+CR\+\_\+\+ADEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502e95251db602e283746c432535f335}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\+\_\+\+CR\+\_\+\+ADDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502e95251db602e283746c432535f335}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953c154b7b2b18679ed80a7839c908f3}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\+\_\+\+CR\+\_\+\+ADSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953c154b7b2b18679ed80a7839c908f3}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7abad7f3ee1d2ae306185d1c6b3be9}{ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\+\_\+\+CR\+\_\+\+JADSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7abad7f3ee1d2ae306185d1c6b3be9}{ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\+\_\+\+CR\+\_\+\+ADSTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e7da4b53b66898243818cb77d0eb8a}{ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\+\_\+\+CR\+\_\+\+JADSTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e7da4b53b66898243818cb77d0eb8a}{ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2a7882224b14c4c7ec4d1ce25941f}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2a7882224b14c4c7ec4d1ce25941f}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c476eee5e28872a97747be4afc84b3a}{ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\+\_\+\+CR\+\_\+\+DEEPPWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c476eee5e28872a97747be4afc84b3a}{ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc6fb007c268fc6b4f746d2f4a6e3bb}{ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602da64684da4f219320006e99afa3a6}{ADC\+\_\+\+CR\+\_\+\+ADCALDIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc6fb007c268fc6b4f746d2f4a6e3bb}{ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9eb7e1a024259251ac752a6a7b4279}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\+\_\+\+CR\+\_\+\+ADCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9eb7e1a024259251ac752a6a7b4279}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd9db6d4d3f0ff211b283ec56db4be7}{ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad505a73bda99d0d888aad0b0d78df5}{ADC\+\_\+\+CFGR\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd9db6d4d3f0ff211b283ec56db4be7}{ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2f3716da655546de6bd3ed34a2b841}{ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\+\_\+\+CFGR\+\_\+\+DMACFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2f3716da655546de6bd3ed34a2b841}{ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884d26277fcbbab9a2306fa0f3a08b06}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\+\_\+\+CFGR\+\_\+\+RES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884d26277fcbbab9a2306fa0f3a08b06}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a16ca67d91b7088e166a482c8ccdafb}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e12f88cd7f5df295e7043bd30f4f37b}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb1956530e58fa67550a75b4a813e63}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb1956530e58fa67550a75b4a813e63}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3cb3b6f3c35f7b4193163f4f9d34415}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd9e517a88674014aab20101a7da115}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7525758d4efc4c48107589b0944bb5ed}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1131ab203faacfae481746d06c7b91}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac857e0b3042a05e815f6416ecbcb1640}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga174205f3752c0629fc6b2faa76fc475c}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga174205f3752c0629fc6b2faa76fc475c}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa87582210aab60007d7e66b879c4c4cc}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134b2b43983c99c5bab9ff2cea31c13d}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17df813b82fe29cd6e2810429e422dc0}{ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\+\_\+\+CFGR\+\_\+\+OVRMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17df813b82fe29cd6e2810429e422dc0}{ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d0b1394f011c8a6f8f22d3250b4f5b}{ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\+\_\+\+CFGR\+\_\+\+CONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d0b1394f011c8a6f8f22d3250b4f5b}{ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5805f1346391c1187b35bddc45657e}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5805f1346391c1187b35bddc45657e}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba7f66602ab6cc16771118bbe95aa28}{ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2f858a86778698f9294da72af89642}{ADC\+\_\+\+CFGR\+\_\+\+ALIGN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba7f66602ab6cc16771118bbe95aa28}{ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8b98ff16a14c7c6a4b37e7f78b3ff}{ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\+\_\+\+CFGR\+\_\+\+DISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8b98ff16a14c7c6a4b37e7f78b3ff}{ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193e3936ee547d9c72cc255a7b220f91}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193e3936ee547d9c72cc255a7b220f91}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0e780ad9f10c1c8e71e1fe03bd1f36}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2207a91c578ab4dfa0f6b2fbae8f3940}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aad1441dd41ef4d4ce7ea365c5c5026}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89149bdd3e2393675c3c6b787a5e67e7}{ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\+\_\+\+CFGR\+\_\+\+JDISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89149bdd3e2393675c3c6b787a5e67e7}{ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0492df5abdf28dba26078b87ff0f26}{ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\+\_\+\+CFGR\+\_\+\+JQM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0492df5abdf28dba26078b87ff0f26}{ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9472196fea3daf0ef3f1af112fd883}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9472196fea3daf0ef3f1af112fd883}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad433c24faf296e6439ff44f1f86b6e24}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad433c24faf296e6439ff44f1f86b6e24}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348ddd96ce2ca5a2374e3b74c2d9da42}{ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348ddd96ce2ca5a2374e3b74c2d9da42}{ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dd43ca7e9956bf730047a2ce2444f1d}{ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\+\_\+\+CFGR\+\_\+\+JAUTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dd43ca7e9956bf730047a2ce2444f1d}{ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec737fd67e66b3364530caaabd8244b}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95732299dd4eedd4c34b00eafe06ec02}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec737fd67e66b3364530caaabd8244b}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adfd1f80d0f1e91bdd4392b8bb58145}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8953ce1783e6b85f9f6cf98fb95148c}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce31917ecfe6fda27195687ef008f2f}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae70f493fea6448e214aad775526fbf}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb51a00e42594b0c477a0d288963a8d3}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd126e10753847ae458475eaa9e3d2d}{ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\+\_\+\+CFGR\+\_\+\+JQDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd126e10753847ae458475eaa9e3d2d}{ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bc0d65c2d62f9cd066c1c348be34928}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bc0d65c2d62f9cd066c1c348be34928}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00271fbb7f3cec753b7c13f5a665e7bc}{ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\+\_\+\+CFGR2\+\_\+\+JOVSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00271fbb7f3cec753b7c13f5a665e7bc}{ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga358b949245609b1918fd76353adfe723}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga358b949245609b1918fd76353adfe723}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adfdadcfedd26ab04b6e4ccf1f0ab94}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dda3542c2579fa9e5d5cd3c3d9b3d01}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a80cacb01dd07755248ff3dae0874d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878dc48c6a74fbbd0dd3a831915ba28d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878dc48c6a74fbbd0dd3a831915ba28d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e1712d2987a07d2528fd206ec954f4}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9ee15e9b10f3779135ffde6acb4b3}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d6903b72afd52ffc65a95f94a8b248}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cd1d224d98b9396e1f037715639c7f}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4e352cc5393f8e53057de8a434cba1}{ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\+\_\+\+CFGR2\+\_\+\+TROVS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4e352cc5393f8e53057de8a434cba1}{ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38747afffb3a4546f2499e08900c3b57}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38747afffb3a4546f2499e08900c3b57}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+GCOMP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf91ae035187d95a35209e641cc328566}{ADC\+\_\+\+CFGR2\+\_\+\+GCOMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+GCOMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf0477ef9f3e5a904c815f291b1eee92}{ADC\+\_\+\+CFGR2\+\_\+\+GCOMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf91ae035187d95a35209e641cc328566}{ADC\+\_\+\+CFGR2\+\_\+\+GCOMP\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacad941a7bcbfc2646474f4ada76f414}{ADC\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cbd7438a043b8f10603925889d36ce}{ADC\+\_\+\+CFGR2\+\_\+\+SWTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacad941a7bcbfc2646474f4ada76f414}{ADC\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52705b3c178740542ea4942d8c979e5}{ADC\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4034a5f515ffc477133edc0672f3207e}{ADC\+\_\+\+CFGR2\+\_\+\+BULB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52705b3c178740542ea4942d8c979e5}{ADC\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c418afac118429279494a1eaf1b6793}{ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba122b5165f806339c2616b0ca4ec55c}{ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c418afac118429279494a1eaf1b6793}{ADC\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3178223e998eaa1910b2bc57534be358}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3178223e998eaa1910b2bc57534be358}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac566e39c3b86efc909500a9588942413}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1d81691982d91f9224767bb5784a391}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4642472560d0667a1c61619184cbf028}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495929da331dc8c49ca02e1511653b57}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8377a1e787d0c8e274d56780ef2a757b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495929da331dc8c49ca02e1511653b57}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae73eb7d9bfa25033b021296f57083}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc93f54c3087634329ec7e864388c0a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d9e4584f7c66fbdab22580ac297918}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3654835327c3e21e839985eea7a50c54}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5588971a8a0f83018dee5df29dbd8616}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3654835327c3e21e839985eea7a50c54}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd8fd3aa5b0fdf0feef37eab7289124}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570af6315b4fdda16202c59066a84f8}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c20e357f2b828bc648dd38fc949e9c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c91b4425e052fb99de6ad5a8b6467d4}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22a34e787114885b112f3195b596e7a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c91b4425e052fb99de6ad5a8b6467d4}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135939802c1085c3ffe367f7eba4289b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1af0b2b7284b7c5e6d22058da2e973}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027f68900560979cd0dac4c61d0328ed}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572943d24d3d77b30378b72259a0ef20}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab723bbe520a075dc05c051c5ff13c041}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572943d24d3d77b30378b72259a0ef20}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f3bb7d0882d3652c15ff34fcc5e805}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95745ecc6926a2eda3ae6121846dba99}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b45c90f2b61502d246fb8ad87ec109c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4159a76c2886b68621725d9de6eeec46}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45b3c4d93de2e7fd685f75e40e2231a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4159a76c2886b68621725d9de6eeec46}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0167a630d2a1cfa980574c82d1aa6bbb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab561bae47260b54f285d0e4b242e51}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f80920dd8e4bd26b117b2cecf7e135}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aec661b1c16744f8f56459166bc1f48}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga622869f20d0369d203d3fc59daa1005a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aec661b1c16744f8f56459166bc1f48}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3d93662896f81d20d879d1e42f036a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3a98cd87ebc60a90d91137462a5608}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee77200264c0a8f0ab3c2eeb250e9e76}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878a6a4d1e0415217e65e426a2e0b2de}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109b3f5b8d67170f9eb030e7cb331ff7}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878a6a4d1e0415217e65e426a2e0b2de}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c8a6b2e2604fef144de8c9752743c6}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b96aff1fdca529774066740e2ddcbfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed1fcfd6c79a585f8fd442595c81be6}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4634b55ab6417e28a394bcdcd389c952}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960f4d5bf5971024daf60f274361f04}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4634b55ab6417e28a394bcdcd389c952}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e61794b5b383f65324c3aae9a0049c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9109ccdc0dda8b90df6b0868a72155f4}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ccd76eb0915fef45bf6f4ea99e89c7}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5886181cc3ac6ae5ece59319bcf59631}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1f5bfac98940216c68e1adb2f9763d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5886181cc3ac6ae5ece59319bcf59631}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc9ae5d202932eac4af8975829111e0c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1925c138e5abd9433e73c5b3858baa}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3d6ef8ed13f8bf9733179396f558a5}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43cbee7f6c519900beb3527456ba634e}{ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3407e68c4289d1249dd3da05e4e7cbc}{ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43cbee7f6c519900beb3527456ba634e}{ADC\+\_\+\+SMPR1\+\_\+\+SMPPLUS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8f9119ad8c947f974a8fafb92d453a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4510ca275d466ec70aea9351b7a2d812}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8f9119ad8c947f974a8fafb92d453a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa90001b735c95ca06dca6bf700d0173}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05587e25c61d14798d00d8a30bc6c498}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70984308f512e9b7a10011e63ca65c2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ffd03e7137a58d4b0c887d35697847}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b05a6e02802852a24805db90b978344}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ffd03e7137a58d4b0c887d35697847}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265fe139ce6dfd47ca4473c4d80ddc90}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefecb9bb78651cc7b304c36d263548db}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988324f5396237f5e76b523722bf1310}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4720af69bb9f0921835bad44c825a7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga414f0cdd54936a333a38594a0391f257}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4720af69bb9f0921835bad44c825a7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4c718978f3e26a8d84047b04bd47f9}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86495f5aa7af0df7da24d8b5711f1185}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355cb0de0cdb69fdd30e659287f6f8f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec698d9d9c304b0e7d6365f532c4075c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b518835d8add9dd1c4abf2d66cc60aa}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec698d9d9c304b0e7d6365f532c4075c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e510b90fb498bf5b23ee65bdc53daf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38dc5713a9c0fbc671cad145f249353}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a3d0de3e5accfef6b5850887c8612f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5a3fe25e91d78bcec3f9c32bbe29c9}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80aef43bf273a0b1c1c8c95ea2a05997}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5a3fe25e91d78bcec3f9c32bbe29c9}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353f788547b29e390721512e38d76c91}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc05ded1a51181e5ea311a63a188f50}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b820831ec934100caaddc5afca4d7fc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3918c1a95d6be8802a54ec7aaff2cfe}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b0faa04d1e41f0527e6a756c59cdb3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3918c1a95d6be8802a54ec7aaff2cfe}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487ac9b7be501d6d8801ccc524bfe2ee}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbf3e72ec6d557a5116fa5a54e95249}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ddc4d71510edde082b2dd4c22e5cda1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512f9520d6e7ad2f1eca25662f5a5f00}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57d8954f0fea7b23d0706547b888770e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512f9520d6e7ad2f1eca25662f5a5f00}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e469c8aeddeb27c558976d051e6307}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2513f71a928fa3e62ea36f09c5585195}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3edcfd7d8090fec74aa35bbeadf0e1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d0fef89af3c6e26afed9da3ff8d655b}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2d39fb0029e1ad687a974e951c3ccf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d0fef89af3c6e26afed9da3ff8d655b}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9448346fb447544652f1a518f0ea645}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1989f93787121ae0a6cd2257143b723d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc1745e62f43cc5959880378f56b60}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc945469a51c017b413f899ac424ba3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e96250f583a5233b45f03e30b74562}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc945469a51c017b413f899ac424ba3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13baec4186c21c810aeb72bfe17f89d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae385bc553afb94e021ec9ae9f5e12c11}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59c1ccdac1dac3bedcc4a119ed65128}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae8c5196727979bfdb50a35d4d18545}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\+\_\+\+TR1\+\_\+\+LT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae8c5196727979bfdb50a35d4d18545}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a4be08452d04f2f36e1c093f38003f}{ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e8b46608c98b5b9a6956021b9a137a}{ADC\+\_\+\+TR1\+\_\+\+AWDFILT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a4be08452d04f2f36e1c093f38003f}{ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2f8595d72bc8d07c0e7005ed2dbeac}{ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917b11b6c9d40b7882fb49495eac6c9e}{ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e7eecc90ba0d5acdfeeca40050bc569}{ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa397c121d125dcbe3a686585064873b7}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ad1cfd78eff67df0be5c4925676819}{ADC\+\_\+\+TR1\+\_\+\+HT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa397c121d125dcbe3a686585064873b7}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ef914bb7d88be1a2b4366ec8164cb5}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20840a5fcb23b91a8ac686e887d7d144}{ADC\+\_\+\+TR2\+\_\+\+LT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ef914bb7d88be1a2b4366ec8164cb5}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb94e3f590b0b6f35f94a4f67b03a317}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066b14e08b2f66cf148d43c61c68771f}{ADC\+\_\+\+TR2\+\_\+\+HT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb94e3f590b0b6f35f94a4f67b03a317}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc0ec961a8f75fc312716aa4f5493d73}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e00ddb0cb78fce86eb721d8a328a7be}{ADC\+\_\+\+TR3\+\_\+\+LT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc0ec961a8f75fc312716aa4f5493d73}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7947f0d9fd7c147c1d7b97bab0b5df3f}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b99aca9e1f5822d78fc7b6ec2698f7}{ADC\+\_\+\+TR3\+\_\+\+HT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7947f0d9fd7c147c1d7b97bab0b5df3f}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\+\_\+\+SQR1\+\_\+L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493e2bed9826e8656de8a78d6342a841}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55fed000d18748945c5ec1574e2aef2}{ADC\+\_\+\+SQR1\+\_\+\+SQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493e2bed9826e8656de8a78d6342a841}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5007c22b52a990d59edc308db4aa7e0e}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d39791a254c747d7fc563ef2835a25d}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53d42007635294719b5693c952d9a2}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d8280dceec8e6d639b833f4b95071b}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2c76753c6a1f558daf51306509b1ae}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b2b8206a25c584cbb273c4e61ef983a}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646e3fc05e4474a9752a5d6cda422a39}{ADC\+\_\+\+SQR1\+\_\+\+SQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b2b8206a25c584cbb273c4e61ef983a}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989924c002433367cc6f37b0c607b3ab}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7e21751a905a670a9063621539373b}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e1157841449c278c8bd4934ec4753f}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553275f2c613beab2dd8831c13bcbdee}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85137fd8238de4ec77ae677bbe4a744b}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1874def095274f43aea19eb664d03ab}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c9ed3df07ad839d62ce3077fe8b69fe}{ADC\+\_\+\+SQR1\+\_\+\+SQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1874def095274f43aea19eb664d03ab}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga568b56e302ddfbe111f40646687cff3b}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09654a4d05c16c32e00747df3b95f73d}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e3000a620505c83df4a22ce5999a5f}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a69f9692300a6928f1849270dba9f04}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fd07904b3f9cb2b40aa07f76e16e6a}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+4}}~(0x10\+UL$<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d879e928740f53135ce2398a0cf2fb}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ddd593a7e2fa60d950beddca3b11b5e}{ADC\+\_\+\+SQR1\+\_\+\+SQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d879e928740f53135ce2398a0cf2fb}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb003f3b7e8d3a230cf4142073530a4}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44a1f4c32b74f4667792398a0d29136f}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73931ce6ed6335310849923555adc310}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801e01f1894057870a05a1c9972d814a}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fa5c7dca8607c798ab9c2f759707ec}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5752b106218920c280051cc801f952}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfb1c31c13669683c09eed0907333c0}{ADC\+\_\+\+SQR2\+\_\+\+SQ5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5752b106218920c280051cc801f952}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ac54c7cf718ace4ea1da71f92a7f7e9}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca546c00944585ead8ac5cc31ca12e5}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f73b3de68f2443e1cff75b6a191654}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab3e92554b922734bd18089a6e8ad36}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de0cbaeece893f7520c4461035e4e70}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9429038964d6bbec803d114c73cfa6e}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba11f0cdf47b3290e7a6bd4c25eeae9c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9429038964d6bbec803d114c73cfa6e}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae942db459355fae1c00115036f8960}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga020e35f63b9c49018bf98e46cf854ded}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c52bce328fdd2bb57e243ea617554c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4877dfb909e7df70c52261f8d51e32c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e5ac2144b1253dcc5c1ab28177ca20}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\+\_\+\+SQR2\+\_\+\+SQ7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\+\_\+\+SQR2\+\_\+\+SQ8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\+\_\+\+SQR2\+\_\+\+SQ9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd343dc4d904b45555858cd88737791}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3069fb9d69bfc49bcd3baef5bfb263}{ADC\+\_\+\+SQR3\+\_\+\+SQ10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd343dc4d904b45555858cd88737791}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447e3d0233b503d22c25a008dbd6bb2}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746fb81840cfee527ad71abeea7e16c1}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad868e3e146ea4018c6712b7b5e5c917c}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43376bf9f160fb90ace40cf271ac98b9}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf540f93e6895ca3a0d924c07281c3231}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4212aeb2623145b990fc5ca3ab6b372}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb5c25b3defb1a7d65a7df1bb73b5b}{ADC\+\_\+\+SQR3\+\_\+\+SQ11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4212aeb2623145b990fc5ca3ab6b372}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65dc4b1ae0f46728af8625948d5c9c7}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc0f722bf58a73bd56cf871d2c6944d}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5931d581d840109eb43b27e1e9700196}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd2cba7aa9266b5c230cf72ced3213d}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3df184578b8142e10d85420a539c7a}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3de565eb75eef45ca4b1714d0b725f}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3637e441983200bdc8f6cb84343d28cd}{ADC\+\_\+\+SQR3\+\_\+\+SQ12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3de565eb75eef45ca4b1714d0b725f}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb9b4a95a41b45efdfbabb2c254dff54}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04b51fe9857ed674dddf0eb3cf7bd1aa}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad492e4d36d0b1fb6c5a48887d772ea18}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3daa0897dd698b9a92289657a509211}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74472cf9b337b11e7394093712ab81ee}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaed5fac0755bbfb514a1badb6351883}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2022339e35fd5ad394f97d7ed366744a}{ADC\+\_\+\+SQR3\+\_\+\+SQ13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaed5fac0755bbfb514a1badb6351883}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e5fdee0cfa529866eca8e180e2b161}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab70798c880e1700cac17e94fb40c4483}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ea63a5a3a1c982315000e969bf8abec}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0720de5979c486b7960776eb283fc62d}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga615dd2c11f0feb9e5685a45665f2c2aa}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33289c363de6166bfdd990b9e70394d7}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad92b69d99317c86074d8ea5f609f771}{ADC\+\_\+\+SQR3\+\_\+\+SQ14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33289c363de6166bfdd990b9e70394d7}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5a60e0c94439eb67525d5c732a44c4}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad7e61eea0ba54638c751726ee89e357}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3dcdbc780621a3f3c0d038eb6c48344}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43ad0f13dfcd3ee9685d5631e94d4e0}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9599ba53b387f33bf3156b5609d5c39e}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2595c8459384c97b4673e910922778c5}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2214f5bb73203af67652390fe61449d0}{ADC\+\_\+\+SQR4\+\_\+\+SQ15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2595c8459384c97b4673e910922778c5}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7757a178103514b6bb17a2d5829f44}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc393f44825a919be717c9aa0af726b}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8d627766e2892795485ad4258d1a8a}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad04e2f3a5921812cbc9bd1725e877f3d}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b1d4173373befa56ba07cb4d6efa9e}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1816f43d18d70c9b2330f2b910b1b3f}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2103c1c0afcda507339ba3aa355de327}{ADC\+\_\+\+SQR4\+\_\+\+SQ16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1816f43d18d70c9b2330f2b910b1b3f}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c87c49d25dd3aa26ab0d3565847d06c}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4799f17a5bd7488a2ea22e05dee36}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03206a57021b7acf10821cfcd0646a8b}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955130a7bd74a23fed2e3520356a0b3c}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc929a12c1f98b9df7a5cdcf76d7632}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3875cb0f8b0450a27c01916eb7638ca7}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\+\_\+\+DR\+\_\+\+RDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3875cb0f8b0450a27c01916eb7638ca7}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\+\_\+\+JSQR\+\_\+\+JL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdba60b235a884cc77321c6382515a4}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdba60b235a884cc77321c6382515a4}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcbc123a8fab93405a5defde61fc5c0b}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e399d531a12e42861ea7749bde5dc1}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c313e13190298bb35cc7f2c0af33bcf}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ed510fc95d191754a981fc26a2a3e7}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37dee12e0521fb23231641ce436d20e1}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc3fed84855675ca9a8d056aa9eaf17}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc3fed84855675ca9a8d056aa9eaf17}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f52a4af826de1bcfa5cd6db9d3e7ce8}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e81ea3a379455b49cc3d40fb431cbb6}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1baece300161b812b7d25e9068b4914}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1baece300161b812b7d25e9068b4914}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe0185d4d6584504ec660da233f17ba6}{ADC\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd10fb14a367458b3aa766c75aa12f6}{ADC\+\_\+\+OFR1\+\_\+\+OFFSETPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe0185d4d6584504ec660da233f17ba6}{ADC\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c321fe9397f97f330969740c0c8fa9}{ADC\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b8ec23ce97b5a2d656da3e548aedc5}{ADC\+\_\+\+OFR1\+\_\+\+SATEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c321fe9397f97f330969740c0c8fa9}{ADC\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fed1f61392a2ef3e37ae5209dd1d128}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fed1f61392a2ef3e37ae5209dd1d128}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6771691b66263d52d2237c02e028c9ca}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28da6c98439636c6b3d62124b2ddf340}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c32b982991b0a905496e92670bab448}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2207887ce2435a8928e4018b6f9ed4b9}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ac01cb6adf46ec13ebf4e3d553e4aa1}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3b2b0a3bf4cc518f51f152bc6e8be4}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3b2b0a3bf4cc518f51f152bc6e8be4}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d633cb4c3e66b8c4515afa3b360b30}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9cf8ee9926eef711e304d59baee6ba}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d633cb4c3e66b8c4515afa3b360b30}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39af625d22a2482a13c31d8e4140a4de}{ADC\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace740e6a006431dc7a0d884dd10ab4d7}{ADC\+\_\+\+OFR2\+\_\+\+OFFSETPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39af625d22a2482a13c31d8e4140a4de}{ADC\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd0bc441216dc7bce94f89f2d7f5e45a}{ADC\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6065af83b02c643cd034b31158e99}{ADC\+\_\+\+OFR2\+\_\+\+SATEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd0bc441216dc7bce94f89f2d7f5e45a}{ADC\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4b36fb250d4ab3f884dfb4d6c83513}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9809eba930562b84811df0a2f3eee9b}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4b36fb250d4ab3f884dfb4d6c83513}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc052ac4abb4db53d9985b228ad701}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad971b55b660ad3ec7b454d3e1177e1a7}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f8e1fc9496f1ae21bb90d3147b63fa}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4088f69ffb20ac59a3149d09ce52a}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0226029046cf5cb2982ee7050eb69653}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5b676fe37139fb1a3d265b19639edb}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62e3d8b41cd41757a43db423f4ff4b4}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5b676fe37139fb1a3d265b19639edb}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df157f029f00a635b17333ffc4ecbdf}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedba293d9d47927aa9ce1ac190f96fa}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df157f029f00a635b17333ffc4ecbdf}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf570c3c32c09abb8a85d1c8db066c11d}{ADC\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786069fbf861391d75c3d9cbdf58d616}{ADC\+\_\+\+OFR3\+\_\+\+OFFSETPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf570c3c32c09abb8a85d1c8db066c11d}{ADC\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453a4cb60b2bc67d14504a8011fbb4d6}{ADC\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea2c7703a7ea310303f700a4aa50801}{ADC\+\_\+\+OFR3\+\_\+\+SATEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453a4cb60b2bc67d14504a8011fbb4d6}{ADC\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb2e2377f0d2e1b87fac77f8a921461}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3cb20595be89277a7c2421268fd5fdb}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb2e2377f0d2e1b87fac77f8a921461}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10219b5b71df792c91e0c0225c54553a}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588c61f2002a84aa6e9e9d2bdf16869d}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16d8df2d7afe5329e166204a09fa34da}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab5a0c331787fdd6b3d7c644591605}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b05333761452e464db71b14c95dac7}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ebb3745e59269f59610f28c0768c7b3}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabccd9667b6e724480b2bb17c893a58f6}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ebb3745e59269f59610f28c0768c7b3}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d88bc4f3ab00f3ca6fddb167dfc122}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442c9a6b73fff3f4068d82ee3dd3e15a}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d88bc4f3ab00f3ca6fddb167dfc122}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad2cc618d9e1ea467eb50464d952662}{ADC\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac39d460dedad54d91a366ddd9be4b772}{ADC\+\_\+\+OFR4\+\_\+\+OFFSETPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad2cc618d9e1ea467eb50464d952662}{ADC\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028d0c2db03aed5333e08b168aec2d24}{ADC\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e49b88ecc63f3689d04c637a0dca46b}{ADC\+\_\+\+OFR4\+\_\+\+SATEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028d0c2db03aed5333e08b168aec2d24}{ADC\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cfb68712505fe5b103b3ea8facbd7b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc90e672f9041a75ddeceaff3b04947b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cfb68712505fe5b103b3ea8facbd7b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdfa92877cf83783f1f17f5b7a0fcc}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d46cbe6b27cd681be2722f4579c9b87}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f2ba426a708b67c23976659bae1cf4}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b03079a82bf8cbf7dea7b68e35075b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78250ff66fd8c6a6c58f918ffc01a160}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c27ee14afe9beb4f22d14dd7a3d72f}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f297640e000ec5c19b03bc7a1f02ead}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c27ee14afe9beb4f22d14dd7a3d72f}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\+\_\+\+JDR1\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{ADC\+\_\+\+JDR3\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{ADC\+\_\+\+JDR4\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7c3d853798db04c785e9e290a44663}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f2ff6a85748943d4f2c45813222d66}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7c3d853798db04c785e9e290a44663}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3ac73479e69a95097301f82149ff6f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+0}}~(0x00001\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbded0e6f8693b64865e54209a190442}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+1}}~(0x00002\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf7c7776e6383aaaf1b35d8363e6405}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+2}}~(0x00004\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5af3cbdf3b150e4127ad0540a9e4c9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+3}}~(0x00008\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a851caa977d3fbd98529662f70d905b}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+4}}~(0x00010\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4831e19fb2cccb4636b5be9e06c09e}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+5}}~(0x00020\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7b90dada15c9e4fe90905362cd60e6}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+6}}~(0x00040\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76da903e269a6aefe0a47fb5883f9c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+7}}~(0x00080\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1844287d4ae6c6d5bde6fdc83f9da633}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+8}}~(0x00100\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b882a89cba4eb2d09dde3ff58a4be4}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+9}}~(0x00200\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd9de42f1d351ae398c15f248f5c320}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+10}}~(0x00400\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae9ca5224499a762297a5cb49c7a6da}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+11}}~(0x00800\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e7823a49ef25c0d34b283c22b77bc1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+12}}~(0x01000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef49e72526ac2d27a0da3c29386bbbf}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+13}}~(0x02000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5beaff04c063ecc2a61a642337e785e1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+14}}~(0x04000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a40519b8ff3af80aed59d38b1ac8e9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+15}}~(0x08000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf56cfd88d9320ab98505317c9a93735}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+16}}~(0x10000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga663d5e6406051947ef94c8573032993c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+17}}~(0x20000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae6c93bd70561bbb40c23a0acfdd33bd}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+18}}~(0x40000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db4fee77c52a207698c8ccf5764a52f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d897f4cff317a185a26376161349de}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db4fee77c52a207698c8ccf5764a52f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e35d6d73c8775cae09e11340d3290d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+0}}~(0x00001\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b2a5b362c41ec27a36885a6e3652220}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+1}}~(0x00002\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fc30b341dc0b888486c56c031583a4}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+2}}~(0x00004\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad648e2ed7a860dc84519a181a604cc6d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+3}}~(0x00008\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21773d70cff14af2cf94a2e51c7805c3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+4}}~(0x00010\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b05e7b856f38aae4ebeaa715d81d7b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+5}}~(0x00020\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03fb456336aa5a568c10f2cc11943021}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+6}}~(0x00040\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8ea2b437b1a6347a0dd1df05235ddf}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+7}}~(0x00080\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd495e164cd4e2e130e249609fde008f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+8}}~(0x00100\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac393d55175c4cb35e808846985e80c3b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+9}}~(0x00200\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a129326f31ee47afa9bb833e2e23c93}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+10}}~(0x00400\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c579bee34393faeb1462600d2ee8d7}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+11}}~(0x00800\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bd81db538bf5d021c775791ec47a35}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+12}}~(0x01000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1bdeef70f333bd1c162cc38f2861ef}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+13}}~(0x02000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9444d38dd0a96a3efbb9f92d3130216}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+14}}~(0x04000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8a16f13baf0a58af615c583fe3a6e3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+15}}~(0x08000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4071535e5e60489200d74f0461b59235}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+16}}~(0x10000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd055292e3768cfd376f0adea054e6aa}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+17}}~(0x20000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7aa336b112be95de2bc99d4bada112f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+18}}~(0x40000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd844d9bb3f81aeb0a66998bd880c1d0}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f425cee1f82c1082295777f1867c16f}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd844d9bb3f81aeb0a66998bd880c1d0}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2eaeb1a88b51e1b785a0420a58115a}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+0}}~(0x00001\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd0b54b767025544ff7645ce1aaa50a}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+1}}~(0x00002\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec5288a30f5ab50ffdd5c79863fcba1}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+2}}~(0x00004\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398389af74f8095a18043723451a14f7}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+3}}~(0x00008\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7fd69e3369f1d13272927f8e2c2759b}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+4}}~(0x00010\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f261bac8f9c86242262860054913203}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+5}}~(0x00020\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27206fd77df1a23754dd3b2518c20dfc}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+6}}~(0x00040\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834268a915e0229c8179fc4ba93f6088}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+7}}~(0x00080\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff7cc8024909322977ed6679b8df1ba}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+8}}~(0x00100\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00ffe8068b0b4b6f18917c523205190}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+9}}~(0x00200\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3232bc80445814d64ee9c5cb699768e}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+10}}~(0x00400\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f5e1b9ac5ee675837c681e9f6652b0}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+11}}~(0x00800\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba46b34438edcef1c54312c4ef8a159}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+12}}~(0x01000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39be3ac6fc0fb8842affc0ad6b678998}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+13}}~(0x02000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253efbdf46719ba8675acad710b9cef3}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+14}}~(0x04000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92967f5d6f44e43793c64640cde44a2b}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+15}}~(0x08000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f016421b21840137b9886f062caf81}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+16}}~(0x10000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc036ba777e7813b77f96f0c88675361}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+17}}~(0x20000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae1c5277d868cb92eb1cced7ed7b846}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+18}}~(0x40000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120454095996094d3f0701b1bbdc56e}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf2aa49ef5e2e03a137e7d42fd1eae1}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120454095996094d3f0701b1bbdc56e}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932a8aebb82a20d467d8b12b3e72781d}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159578db6da1268f63b94f8a07c5ac30}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd7f26e0de08556dabfa25c54eef2b6}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbdcfba4320c6174860080e3db340a47}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007a6cc2763d222cc020003f700635a7}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae664b900c2418dbd3218d607fa9a378}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+5}}~(0x20\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43be120d3a9e72df2c10f295a2a7fa44}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+6}}~(0x40\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bd70477ece587bd8201260434eaaf65}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ee31087e62977a5e488d40edf7c057}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bd70477ece587bd8201260434eaaf65}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ec4921a37f4ed0651ec050fbe37f229}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40dcda5498d6f21e17c0e2944f6121b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671ddf6a4870847d36f555ca9e7b1351}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga897d1455ac6f2fcbe8815f9b6ee7c867}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe02daf2126d428bd2a86d9388b41d3e}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b36b568f797f326cf01a1e51ca7a25}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+5}}~(0x20\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41084de6d3e108e3831c75316deff899}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+6}}~(0x40\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+GCOMP\+\_\+\+GCOMPCOEFF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1af7a50d6a567f3ad67247751f6f3a9c}{ADC\+\_\+\+GCOMP\+\_\+\+GCOMPCOEFF\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ ADC\+\_\+\+GCOMP\+\_\+\+GCOMPCOEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f58506167a23659a30b9581e8448df}{ADC\+\_\+\+GCOMP\+\_\+\+GCOMPCOEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1af7a50d6a567f3ad67247751f6f3a9c}{ADC\+\_\+\+GCOMP\+\_\+\+GCOMPCOEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287bf640ff71b540f1ea2e0b3cc4b927}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363c4baa77a2a55d75ab15825780f36b}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287bf640ff71b540f1ea2e0b3cc4b927}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef233cd2c50308531f23f1f9c46b913a}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c019742346d8471abf506b5d70a219e}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef233cd2c50308531f23f1f9c46b913a}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c506151c3461f49b0fa3fb2cd5597fc}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc674c57735123cbb2842fefff55671}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c506151c3461f49b0fa3fb2cd5597fc}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494e649237731d4628d676adb0b2d17f}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f6c1dc3e6f539d8278488b0ec564eb}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494e649237731d4628d676adb0b2d17f}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576bb24ca2143b1b423ebf95a3ec2f93}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afddd4e5800a9fe49ed48d8e929db32}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576bb24ca2143b1b423ebf95a3ec2f93}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51d3e6aa00952823429c6f750242656}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga307cef04f4e0e39a1d316bb79cfdb84c}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51d3e6aa00952823429c6f750242656}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bce9a1c4ee661d87045444ce4a44ae}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c32dd3da4503bb4882965e86d2fa77}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bce9a1c4ee661d87045444ce4a44ae}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90fd5294cf66a0cb265ac0738dd29dc4}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e760a89ee69a39b038237f9a252bde}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90fd5294cf66a0cb265ac0738dd29dc4}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8336227c21d9e7a4d59aa9222b074a}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0979e63035a45186a9da27816a89f03}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8336227c21d9e7a4d59aa9222b074a}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d43ee034d6c30210b93c502c265d3fc}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace561ffa960b234da7f1bcdae7f24242}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d43ee034d6c30210b93c502c265d3fc}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae79e467cb0438e4fac2df4cf526d335d}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eb3decc04766dc174f0ab849dd8e2f}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae79e467cb0438e4fac2df4cf526d335d}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc32c73e0374782a92838bf1906900}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0cbefbb00d6b3f888a0b46f360eb17b}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc32c73e0374782a92838bf1906900}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1751dd3001a5a74d8c13ee3188094316}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7793a7543890e8292a35ca4c9720d185}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1751dd3001a5a74d8c13ee3188094316}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a8a562974a619252e00957dce9d240}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16e61d9236080ff6992fe1fb95903a8}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a8a562974a619252e00957dce9d240}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675f130eb27e11452c673327fe3130a6}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb74b0eb7fedb0dd6328adcc25ca538f}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675f130eb27e11452c673327fe3130a6}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4a599b34dbee34e65378b9e9e3fc79}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10e122204a63a8360084bb9fce845c9c}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4a599b34dbee34e65378b9e9e3fc79}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4d95bb72664f52d2981e7adc996038}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a196799a84469ddea76fdb7a4b0ca}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4d95bb72664f52d2981e7adc996038}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f5cdef39b42faceef4e6d3f5fe71b5}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893cd39cdf68ecbe045ee0484d8495f7}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f5cdef39b42faceef4e6d3f5fe71b5}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8856a5e862990cb9f64010144e0da0}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0531777f248f2d8a954afc78a23ccd44}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8856a5e862990cb9f64010144e0da0}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dfd003ca15655e1f2de9d1bc31997e}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f827ecc13461312054617bc5be7f9ca}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dfd003ca15655e1f2de9d1bc31997e}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44055e48d99b5203edc608830483e64c}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e4439f523dd2ff6ee0a547d798f81b}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44055e48d99b5203edc608830483e64c}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5187f6433dbadbf030e58785b50805ca}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a20199a4ccce037041f1f099a1f3c54}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5187f6433dbadbf030e58785b50805ca}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14a83522a85b5992ece3a2b0d609193}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\+\_\+\+CCR\+\_\+\+DUAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14a83522a85b5992ece3a2b0d609193}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c936e953e3285762dd2a338902e60e}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9483aadf5a658cd8308c70be518bbaeb}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77840f131e71e865667a9ac051e37507}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81210f9d2a7b9a1a666a6726c746b512}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdcd77d1ecad36eedafc0079da769cee}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\+\_\+\+CCR\+\_\+\+DELAY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353e7ef1092349daae7fd502d2df23c0}{ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd124d19cd84bfe2381ac05cacf7e46}{ADC\+\_\+\+CCR\+\_\+\+DMACFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353e7ef1092349daae7fd502d2df23c0}{ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga397c2f059d14e8c535091ce7482fc6de}{ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5865ff9d8e590fe16c4603a193488eff}{ADC\+\_\+\+CCR\+\_\+\+MDMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga397c2f059d14e8c535091ce7482fc6de}{ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a0382adf16c16d48c9eca412b5303}{ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e2175d58f845e3fd15652a9a2ddcab}{ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be59b7dba46480625743c8891dbc647}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\+\_\+\+CCR\+\_\+\+CKMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be59b7dba46480625743c8891dbc647}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62319b4946a41b6f92be9abd551a3656}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2fdc82fb3e94b7fb69dd04da3bd31c8}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d02b14eeaed9f694205f120c02a101}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\+\_\+\+CCR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d02b14eeaed9f694205f120c02a101}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf99705967921bc72f3351ed71bc4404a}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac08cc8ad4ec45d16616ea43656faeca1}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab320da1879988808eea121ecfa8b709f}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33c0b142eb7a2ef638ecac34a7d59461}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a1002ffadbdbd09104840b4300c63c9}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\+\_\+\+CCR\+\_\+\+VREFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a1002ffadbdbd09104840b4300c63c9}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+VSENSESEL\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a16b02414e4f928cce4c10d9d6f6635}{ADC\+\_\+\+CCR\+\_\+\+VSENSESEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+VSENSESEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b59630bba0baf1faf376da07ff5a0}{ADC\+\_\+\+CCR\+\_\+\+VSENSESEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a16b02414e4f928cce4c10d9d6f6635}{ADC\+\_\+\+CCR\+\_\+\+VSENSESEL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+VBATSEL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46125abd9f3ea3400e1250d726f2661a}{ADC\+\_\+\+CCR\+\_\+\+VBATSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+VBATSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ea7557201240e9baeee28052542a0}{ADC\+\_\+\+CCR\+\_\+\+VBATSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46125abd9f3ea3400e1250d726f2661a}{ADC\+\_\+\+CCR\+\_\+\+VBATSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc59ae1ae54289109d3c8b328c8d3a0f}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588fd6c0f172ca0e7683bb54034564fe}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc59ae1ae54289109d3c8b328c8d3a0f}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3deedceb10f630d9ff204588499325}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad582026e4b62991d8281b51494902a33}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3deedceb10f630d9ff204588499325}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fa9eb21f742da9d30243c271f8d874}{COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6feb7a7d13ffb5a2811aa35c8abed1ed}{COMP\+\_\+\+CSR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fa9eb21f742da9d30243c271f8d874}{COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c3e4c32368ad500afd1021d6623f587}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa449262c64ece0a455de606c9f559a81}{COMP\+\_\+\+CSR\+\_\+\+INMSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c3e4c32368ad500afd1021d6623f587}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67b84e4c0acf3c6431a51be269dae47a}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5160ed0a32d6f3584aa169408365c9}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+1}}~(0x2\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc34f6719dcd70004614bd539e686f24}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+2}}~(0x4\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82aa620499d6014c5354fed01c763313}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+3}}~(0x8\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a67a31c95b4bdf4012a98618552e15}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb22cd1cc39fd1ef30722547e35156d3}{COMP\+\_\+\+CSR\+\_\+\+INPSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a67a31c95b4bdf4012a98618552e15}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c98a00c578925462109788597d5acbc}{COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga297fb1e2579f708ccbef154f574105f5}{COMP\+\_\+\+CSR\+\_\+\+POLARITY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c98a00c578925462109788597d5acbc}{COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18879dcbd9305b57fbbe19c35a814d25}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe57b321ccbc7cbef7ab5dba15ec851f}{COMP\+\_\+\+CSR\+\_\+\+HYST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18879dcbd9305b57fbbe19c35a814d25}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga921b78b44b1638adb97b4a3fea45e77a}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2453bf9a390028d42fa48f76169f7036}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+1}}~(0x2\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639884236b557344937ae0f5dfe24ae6}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+2}}~(0x4\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dc4b4a57b305dd3c62816ddb6887ad}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Msk}}~(0x7\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca5e2f8219ced485e977823f7ee7413}{COMP\+\_\+\+CSR\+\_\+\+BLANKING}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dc4b4a57b305dd3c62816ddb6887ad}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d27cdb63579659d435522a93fdcc2e7}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f5db2aa58c949351fc161993bb09a0}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+1}}~(0x2\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa140f4d58c5c6fc1e9e916f5e3c76c71}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+2}}~(0x4\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3da6163b861cedb9170575119387ff9}{COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a75737ca908efc9732e40c55eca9051}{COMP\+\_\+\+CSR\+\_\+\+BRGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3da6163b861cedb9170575119387ff9}{COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93fd0442d1f2e4acd7c9c79d28b39c64}{COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7edae58fccd841ccd1b369c2b7081d}{COMP\+\_\+\+CSR\+\_\+\+SCALEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93fd0442d1f2e4acd7c9c79d28b39c64}{COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110e8535f67740fc403c848f40c1ea13}{COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7671b4d9a10fb07c0b498725ca65d43f}{COMP\+\_\+\+CSR\+\_\+\+VALUE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110e8535f67740fc403c848f40c1ea13}{COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d68a130c778f413c9af23d146fb6ce}{COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a926a0b464f05c1f53a783275878832}{COMP\+\_\+\+CSR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d68a130c778f413c9af23d146fb6ce}{COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61657af95d1c3c3b699d9fd310da2347}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f34800c89c36af45afe990e2e25c8c}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61657af95d1c3c3b699d9fd310da2347}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e6ff34be41c70113590628245ac1e38}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+0}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803acc04131b2171e0afa42d90a543ab}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+1}}~(0x2\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fdc8378b8ea57e19afe25827e9b640a}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+2}}~(0x4\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781b9ce4c99088b832dbe4f7066f9927}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+3}}~(0x8\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f63149509c9db74e15b531e1a128ca4}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c36a883f2a07f97ebd3593fff7521e5}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f63149509c9db74e15b531e1a128ca4}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c0f8c40054d4d8cba638d1ba568459b}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+0}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40837109d0a88c49d3c3207122d1fba}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+1}}~(0x2\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df7adde5514bb7eadcf69ad608a8693}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+2}}~(0x4\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6797dc5cd4c3bc0803ae04281631febc}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+3}}~(0x8\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf635c4c0b395a8e3c84f1e424cb7b8c}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87fc72a51d1c5e6482f74b3d10499ba3}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf635c4c0b395a8e3c84f1e424cb7b8c}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb6051f3a9f7a9b3b55240312b670be}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+0}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c272f4fe8198bf3c266073a508469ab}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+1}}~(0x2\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdbeee863f7644744ed400cabe276841}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+2}}~(0x4\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55979ad961c92e1fb32b20565cf6703c}{CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f12573c7be930ea5c502a1cb3eb6cd4}{CORDIC\+\_\+\+CSR\+\_\+\+IEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55979ad961c92e1fb32b20565cf6703c}{CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b1d83e66a80bcb2a86ebfe6229e30}{CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b78445efff5c5e7a33d3322e0f5322d}{CORDIC\+\_\+\+CSR\+\_\+\+DMAREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b1d83e66a80bcb2a86ebfe6229e30}{CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72f7c5929456ff6f38bffc47639df89}{CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e21eb269ee4bcb4e818ea1aab081074}{CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72f7c5929456ff6f38bffc47639df89}{CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995a5294013d7b90a7d95130be8db337}{CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69ead0c9e537903b0bec68ffa80a909}{CORDIC\+\_\+\+CSR\+\_\+\+NRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995a5294013d7b90a7d95130be8db337}{CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a2a7a033e4c88e2fce40c75a6055c1}{CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0a9ac94f088369068f79df0a504444}{CORDIC\+\_\+\+CSR\+\_\+\+NARGS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a2a7a033e4c88e2fce40c75a6055c1}{CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7136db2aafc58fa305643cfbc40759ec}{CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb7fee9548bae12953f248b4c5f1a9a0}{CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7136db2aafc58fa305643cfbc40759ec}{CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad7c4887cd8deb3b6dc54dfe6612bcd}{CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74aae0c81dc3217921b2d62b0823bede}{CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad7c4887cd8deb3b6dc54dfe6612bcd}{CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a057953a7be018f6efe75d4afed7b9b}{CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0e54f0c434fe9fc08c4bd0ff601977}{CORDIC\+\_\+\+CSR\+\_\+\+RRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a057953a7be018f6efe75d4afed7b9b}{CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404b934409905c89d322f52bf42235c4}{CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8845284da29fcc8927ee000fdb745f11}{CORDIC\+\_\+\+WDATA\+\_\+\+ARG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404b934409905c89d322f52bf42235c4}{CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2df8dfa5a32a7eb819ac1ed689de5e2}{CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18a7dacb8d2ac4487bb3ab9713a6b2f}{CORDIC\+\_\+\+RDATA\+\_\+\+RES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2df8dfa5a32a7eb819ac1ed689de5e2}{CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac936837464e128d0a454320353e96857}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59a490e24d6d3775e71cf03e347ff03}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac936837464e128d0a454320353e96857}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684388729236be158fa8d084003d92ce}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+0}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375d58bc44bffc8aac3da25e6f7287e5}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+1}}~(0x2\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fda6ff4d3290ee41e59a13e2e8037b}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+0}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffd71a81205713ba49123a7c4e7a7ef}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+1}}~(0x2\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af78df77ce172d08e399e34c5ded959}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72fcad54fe50ab75d2895d6e155f7}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af78df77ce172d08e399e34c5ded959}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35e084536ff8919f5cd2a88ea86d8b2}{CRC\+\_\+\+INIT\+\_\+\+INIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c2b37901e5bf6a4b2bf599337c8c9f}{CRC\+\_\+\+POL\+\_\+\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6687d2235aee6208ee83ec71f1bdf30}{CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246a4b3d840b5b9a18f6ea414fc48297}{CRS\+\_\+\+CR\+\_\+\+SYNCOKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6687d2235aee6208ee83ec71f1bdf30}{CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab86637ea9a46d23663912bc2e71283}{CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27fb8e1741d3b5c19a527955eb00bad}{CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab86637ea9a46d23663912bc2e71283}{CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3643f34d2c8309aa12a16eb328eacf8}{CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac616bbfe903ec7cc2be289db5fba0fe5}{CRS\+\_\+\+CR\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3643f34d2c8309aa12a16eb328eacf8}{CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7020a241ff6a9373ce1ac6659d3e51f}{CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3831818c762e279f698faf27f4e7db4a}{CRS\+\_\+\+CR\+\_\+\+ESYNCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7020a241ff6a9373ce1ac6659d3e51f}{CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f433acb2c50755b1d533a1d0f931f1}{CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace21476d647129c935f84daf84d91699}{CRS\+\_\+\+CR\+\_\+\+CEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f433acb2c50755b1d533a1d0f931f1}{CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd1304e43307ea1f0340ad3a48ab18d}{CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa48432b942f1896e05a2eff91178edd}{CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd1304e43307ea1f0340ad3a48ab18d}{CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a66457a1fdc77dd7839847ed240edd}{CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d79706214ba4ee9310e4b678d67e44}{CRS\+\_\+\+CR\+\_\+\+SWSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a66457a1fdc77dd7839847ed240edd}{CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d20d27668870ca66125aa3de5b18dfb}{CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755d695431db14c1b3b15a48ede61c13}{CRS\+\_\+\+CR\+\_\+\+TRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d20d27668870ca66125aa3de5b18dfb}{CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c32c7f8486233dce5d3822e151a0735}{CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e54b011ada0eeb4b6ed9cdd24d517f9}{CRS\+\_\+\+CFGR\+\_\+\+RELOAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c32c7f8486233dce5d3822e151a0735}{CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e52d17a9bd1633cb72269a9a76f1d9}{CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48c70ae21b6a35ed520a2b30df2c4852}{CRS\+\_\+\+CFGR\+\_\+\+FELIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e52d17a9bd1633cb72269a9a76f1d9}{CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3eb9195dc02a8cfbeb1d7ea2e09e8d9}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b3ee2ab042802997e57d788c640647}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3eb9195dc02a8cfbeb1d7ea2e09e8d9}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386136633d2d7330e0ac5ca183c292de}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae595c852cabc78e8bc9055625d68ca54}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1}}~(0x2\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a4d4b65dbf3623f93cf14ed953fd42}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2}}~(0x4\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define {\bfseries CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3dabb857d6e68374c542d1d2abe7ba6}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441881d5e657b04236e440918fe63d20}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3dabb857d6e68374c542d1d2abe7ba6}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cd0182bf6bbb7088991ff04c612e20}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+0}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d2f4200ea8754386aab5947b40721d}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+1}}~(0x2\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos)
\item 
\#define {\bfseries CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga669fff4b2146c481e612c641f9b7d157}{CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28395cefb0927f2118a9a840a2e2d71}{CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga669fff4b2146c481e612c641f9b7d157}{CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1700d1d21e42d6e2c1ccebaaa532fd4}{CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a9b5f8992ead0ad76fbb08a5e32419}{CRS\+\_\+\+ISR\+\_\+\+SYNCOKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1700d1d21e42d6e2c1ccebaaa532fd4}{CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5bab4a943dd56436fa284f16eae065}{CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33a79fec47400ab363bbf5b4b9f2b5}{CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5bab4a943dd56436fa284f16eae065}{CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa9ecbd7d32798d79ec221f7d434b2f}{CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963b451a4ca8890ee3d323304f0b9298}{CRS\+\_\+\+ISR\+\_\+\+ERRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa9ecbd7d32798d79ec221f7d434b2f}{CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac003c4f10cbcb01a21b5b74d2a0a2747}{CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4d424be7915f9660ecb19c234a8f}{CRS\+\_\+\+ISR\+\_\+\+ESYNCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac003c4f10cbcb01a21b5b74d2a0a2747}{CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc683b5b8bbad43929bea1de7cf5e2de}{CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d05ae1142788a65444c0463a26bcfb}{CRS\+\_\+\+ISR\+\_\+\+SYNCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc683b5b8bbad43929bea1de7cf5e2de}{CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab843d7aa1168df9df83d1c2ec43ada98}{CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2241bd51b436f7b381ad410124aec5}{CRS\+\_\+\+ISR\+\_\+\+SYNCMISS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab843d7aa1168df9df83d1c2ec43ada98}{CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bf95f5466540ed9b60bb2673bbfd98}{CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3852f10eb46159b7888c71e6d9cec3b}{CRS\+\_\+\+ISR\+\_\+\+TRIMOVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bf95f5466540ed9b60bb2673bbfd98}{CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98392380324f255298ef5a0a37ddde80}{CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91196b059d8ff52c4f28bc964c8a446a}{CRS\+\_\+\+ISR\+\_\+\+FEDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98392380324f255298ef5a0a37ddde80}{CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbafe96eb97cd10ee5df017a3958b73}{CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b8a9757678f28814b1a0c1baca63e2}{CRS\+\_\+\+ISR\+\_\+\+FECAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbafe96eb97cd10ee5df017a3958b73}{CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53745cc683c8b0e1e296e0eb5629a0ff}{CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42110e626aeef3ca9d76c8bda1f08d6}{CRS\+\_\+\+ICR\+\_\+\+SYNCOKC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53745cc683c8b0e1e296e0eb5629a0ff}{CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb26aae877992c6c09ead21145fd08d5}{CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab772d21f8bc42ad5761a270d663be1ce}{CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb26aae877992c6c09ead21145fd08d5}{CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4def6621c455b0a5b3353cd4e3af021}{CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67dc4a9e576468b0c322902c7c47793}{CRS\+\_\+\+ICR\+\_\+\+ERRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4def6621c455b0a5b3353cd4e3af021}{CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcb111c81613365f15ba3fb1974d2c5}{CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfaa0b3004143ca5b1a7fe5ed23daccf}{CRS\+\_\+\+ICR\+\_\+\+ESYNCC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcb111c81613365f15ba3fb1974d2c5}{CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88aaf7e89ddcd648227fd514315c9838}{DAC\+\_\+\+CHANNEL2\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\+\_\+\+CR\+\_\+\+EN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\+\_\+\+CR\+\_\+\+TEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\+\_\+\+CR\+\_\+\+TSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3dabd915eca885a86edf41c2c8f89}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{DAC\+\_\+\+CR\+\_\+\+WAVE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\+\_\+\+CR\+\_\+\+MAMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\+\_\+\+CR\+\_\+\+DMAEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb0585e1053abf18cd129ad76a66bea}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4e84b0b68c51df7a31150f62c73406}{DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a32a17d51b856044c8e085f8ed0c940}{DAC\+\_\+\+CR\+\_\+\+CEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4e84b0b68c51df7a31150f62c73406}{DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+HFSEL\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae24370a9ab9f19aedeb87d9a55274920}{DAC\+\_\+\+CR\+\_\+\+HFSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+HFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16c96d511b656176a5db2ea40025d0f}{DAC\+\_\+\+CR\+\_\+\+HFSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae24370a9ab9f19aedeb87d9a55274920}{DAC\+\_\+\+CR\+\_\+\+HFSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{DAC\+\_\+\+CR\+\_\+\+EN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{DAC\+\_\+\+CR\+\_\+\+TEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{DAC\+\_\+\+CR\+\_\+\+TSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e0d879b871c582706e0d7f859c37a4}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{DAC\+\_\+\+CR\+\_\+\+WAVE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{DAC\+\_\+\+CR\+\_\+\+MAMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{DAC\+\_\+\+CR\+\_\+\+DMAEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803e3bae78ced744b93aa76615303e15}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af867ef3f1cad485aee0da8c74b7ba}{DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ccfa330c76c4dd4129e385b895552e}{DAC\+\_\+\+CR\+\_\+\+CEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af867ef3f1cad485aee0da8c74b7ba}{DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9886741020b46bd80e1419657eb4d86}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga189de5dd4e81d7466a9d4d08a8fc9dd1}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9886741020b46bd80e1419657eb4d86}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5770a8d613f1cb23eed3d818a2e2ca05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da2699b76440dbd2b728075ded50d2e}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5770a8d613f1cb23eed3d818a2e2ca05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIGB2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47195e387c008a5f44f4bc5669e7033b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb528eb7d76b0d6f6c2002c388005f55}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHRB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47195e387c008a5f44f4bc5669e7033b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2303c47e1867a6090c918a336a0e87}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1408d01a1549f64a1e9d2047da65a0e}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHRB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2303c47e1867a6090c918a336a0e87}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6be7065c0990d3276502adc112c99a}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4a114685d9ce11a012af5f06b0d85f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHRB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6be7065c0990d3276502adc112c99a}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHRB\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2313d8fbaa7acbf3d22644f6eda1068}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdca4d05333fedaf9b3f8db62c27b317}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHRB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2313d8fbaa7acbf3d22644f6eda1068}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf136462760bd5a72d12ab5cc7e22dc67}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8437bea3a5695231a250c76fae4a7883}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHRB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf136462760bd5a72d12ab5cc7e22dc67}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f16aacc91f0dea1543585c8749e34f}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39794fc22975e0ddc47514629c767fe0}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHRB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f16aacc91f0dea1543585c8749e34f}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHRB\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DORB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68e42c63d90f58eaabb66035eae4965}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DORB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DORB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed6a7e8c131863a4df6e49231af6f0b}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DORB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68e42c63d90f58eaabb66035eae4965}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DORB\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DORB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28f4ed622fe2aa782b22558cb9fc1c1}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DORB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DORB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac782114b2e7ca13667d28f12db1613a7}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DORB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28f4ed622fe2aa782b22558cb9fc1c1}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DORB\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DAC1\+RDY\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab17eeefb5859c4c0732f19cd70607234}{DAC\+\_\+\+SR\+\_\+\+DAC1\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DAC1\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa76ec511036bff7a60ffcfdd9f1c74c}{DAC\+\_\+\+SR\+\_\+\+DAC1\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab17eeefb5859c4c0732f19cd70607234}{DAC\+\_\+\+SR\+\_\+\+DAC1\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DORSTAT1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6240eee766d73e0abe406a0deb30de7}{DAC\+\_\+\+SR\+\_\+\+DORSTAT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DORSTAT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3bb057e1c23a032a2879bbb914c77a6}{DAC\+\_\+\+SR\+\_\+\+DORSTAT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6240eee766d73e0abe406a0deb30de7}{DAC\+\_\+\+SR\+\_\+\+DORSTAT1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11f12c0c3ad12a1df216b909e183a5e}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a28933728ad7218c1a35a28f369f237}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11f12c0c3ad12a1df216b909e183a5e}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6f1dcf843c40e189f723b6cf0ccd1f}{DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bb7ec09f274673a0bc638e628a48eb}{DAC\+\_\+\+SR\+\_\+\+BWST1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6f1dcf843c40e189f723b6cf0ccd1f}{DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DAC2\+RDY\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d2bc5c8b96c9da63047ef9895133b3}{DAC\+\_\+\+SR\+\_\+\+DAC2\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DAC2\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa135db60536cf248c0267475dc57eecb}{DAC\+\_\+\+SR\+\_\+\+DAC2\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d2bc5c8b96c9da63047ef9895133b3}{DAC\+\_\+\+SR\+\_\+\+DAC2\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DORSTAT2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5aefa982186975ca55b9a512f2b905}{DAC\+\_\+\+SR\+\_\+\+DORSTAT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DORSTAT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860f726728245546064e709876e40f9a}{DAC\+\_\+\+SR\+\_\+\+DORSTAT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5aefa982186975ca55b9a512f2b905}{DAC\+\_\+\+SR\+\_\+\+DORSTAT2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e69300cee9ea99e6a4efbe90ad8650}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8625d64b52916aecec4ad1af2151611}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e69300cee9ea99e6a4efbe90ad8650}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5d6c95247cc576dc6079a1fee4921b}{DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3b39075eab930b643022442c28cc4}{DAC\+\_\+\+SR\+\_\+\+BWST2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5d6c95247cc576dc6079a1fee4921b}{DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68d2bd7ed83bfa562b100be5125c1ac}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b249a9e80c32dfe3cdcf6965a8ab5e5}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68d2bd7ed83bfa562b100be5125c1ac}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57760c458a22d9a8aaa3acca319d6023}{DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8fbda0c44d5861b07aa5c41ca8951c}{DAC\+\_\+\+CCR\+\_\+\+OTRIM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57760c458a22d9a8aaa3acca319d6023}{DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01bf0067ef0566b80d64f72bc4049a0a}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e19ac9791c5f2d43bfa773d73e7cce9}{DAC\+\_\+\+MCR\+\_\+\+MODE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01bf0067ef0566b80d64f72bc4049a0a}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea553823e38bb50c5ff2e39e147b3f25}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0521d00c2a858985fae3690b53c90d78}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0900c5706930ec452f3b53507755b9e}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e7df131cadf3bada607aeb9f1fdd38}{DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6ba42a382f378ce5b61b2b0af5a03e}{DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e7df131cadf3bada607aeb9f1fdd38}{DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+MCR\+\_\+\+SINFORMAT1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f63d6ee2ca4e7f14095e68318a4302}{DAC\+\_\+\+MCR\+\_\+\+SINFORMAT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a154f8708f1d2e605ef604a8dc93d7c}{DAC\+\_\+\+MCR\+\_\+\+SINFORMAT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f63d6ee2ca4e7f14095e68318a4302}{DAC\+\_\+\+MCR\+\_\+\+SINFORMAT1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08be641b303bce5f5e167b13cba26a32}{DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc34b220bde56f8669ae32df9bc059}{DAC\+\_\+\+MCR\+\_\+\+HFSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08be641b303bce5f5e167b13cba26a32}{DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa062473d481075482d873c7d8554e970}{DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66d370c733766099a739572f0249cce}{DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+HFSEL\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a70ff5f0e0024c1cc8f021f6cac404}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838e39ec4ee55b31228f2e9bba8ef16a}{DAC\+\_\+\+MCR\+\_\+\+MODE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a70ff5f0e0024c1cc8f021f6cac404}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dfc664918a2b4807e06ca22cb7aa3cf}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2d83718521b0a334ecdcc2995d30d1}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2a5c85e16c4bc3bf18973851af6fbe}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE2\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9b15f87b76b5695842fd0b28d76a35}{DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0759ba6168f2631df946ea3ba310b7b0}{DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9b15f87b76b5695842fd0b28d76a35}{DAC\+\_\+\+MCR\+\_\+\+DMADOUBLE2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+MCR\+\_\+\+SINFORMAT2\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4326ba99b1af9e24a9a5fb1e3f9b6150}{DAC\+\_\+\+MCR\+\_\+\+SINFORMAT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+SINFORMAT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4e1a0add04d32d505c12c7dfbf7063}{DAC\+\_\+\+MCR\+\_\+\+SINFORMAT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4326ba99b1af9e24a9a5fb1e3f9b6150}{DAC\+\_\+\+MCR\+\_\+\+SINFORMAT2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de216bb4a7ca4a346e906f7fbe0efd1}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92ad9b7f256f60de753a805d0406b66}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de216bb4a7ca4a346e906f7fbe0efd1}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117e1085c39769e751a8a487fe667c0d}{DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1789069a20befec8ba351561c675a88}{DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117e1085c39769e751a8a487fe667c0d}{DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee0bdb9d126ca8efe3e79e7df8a8175}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d74eeffe6401b619b9a98a4c1ea39c1}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee0bdb9d126ca8efe3e79e7df8a8175}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab848ec898eaad60b545dea7fda7c8f08}{DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab068ca42052be65caf0fd598e7b29287}{DAC\+\_\+\+SHHR\+\_\+\+THOLD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab848ec898eaad60b545dea7fda7c8f08}{DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55aac5a00d288a3b850bb3524abd61}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0109eb0ed545d5cd473389a8af1f618e}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55aac5a00d288a3b850bb3524abd61}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b52d49b6a1389f7c9e46ce0e0fee2f}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fea504a1cb1688942e4b121eb2173d3}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b52d49b6a1389f7c9e46ce0e0fee2f}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+STR1\+\_\+\+STRSTDATA1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61482ac49d9e9449a86a8a9169818e29}{DAC\+\_\+\+STR1\+\_\+\+STRSTDATA1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+STR1\+\_\+\+STRSTDATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a1a7898566a7bbc986272f8af5978e}{DAC\+\_\+\+STR1\+\_\+\+STRSTDATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61482ac49d9e9449a86a8a9169818e29}{DAC\+\_\+\+STR1\+\_\+\+STRSTDATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+STR1\+\_\+\+STDIR1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffacdb6841ba33e2965ba79f3a9d9fe4}{DAC\+\_\+\+STR1\+\_\+\+STDIR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+STR1\+\_\+\+STDIR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd107c6085b193570ac70a582a2724ba}{DAC\+\_\+\+STR1\+\_\+\+STDIR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffacdb6841ba33e2965ba79f3a9d9fe4}{DAC\+\_\+\+STR1\+\_\+\+STDIR1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+STR1\+\_\+\+STINCDATA1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782ec8cf9bd4d37ae257569f62efce4a}{DAC\+\_\+\+STR1\+\_\+\+STINCDATA1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DAC\+\_\+\+STR1\+\_\+\+STINCDATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5aba210c26faa68996114b3e181f33}{DAC\+\_\+\+STR1\+\_\+\+STINCDATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782ec8cf9bd4d37ae257569f62efce4a}{DAC\+\_\+\+STR1\+\_\+\+STINCDATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+STR2\+\_\+\+STRSTDATA2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad891ef50a9699957a4e2b9c6e42db0ec}{DAC\+\_\+\+STR2\+\_\+\+STRSTDATA2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+STR2\+\_\+\+STRSTDATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee66da19128eeec50c3f57e6f61ad93}{DAC\+\_\+\+STR2\+\_\+\+STRSTDATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad891ef50a9699957a4e2b9c6e42db0ec}{DAC\+\_\+\+STR2\+\_\+\+STRSTDATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+STR2\+\_\+\+STDIR2\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9932ea31960e14033061fabc90bf62}{DAC\+\_\+\+STR2\+\_\+\+STDIR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+STR2\+\_\+\+STDIR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cc2d80674d289275e942e7a1ce622f}{DAC\+\_\+\+STR2\+\_\+\+STDIR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9932ea31960e14033061fabc90bf62}{DAC\+\_\+\+STR2\+\_\+\+STDIR2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+STR2\+\_\+\+STINCDATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72a6359628a573c749f9b684362d458}{DAC\+\_\+\+STR2\+\_\+\+STINCDATA2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DAC\+\_\+\+STR2\+\_\+\+STINCDATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc76f1ae1912e80b6c18ca425c092d66}{DAC\+\_\+\+STR2\+\_\+\+STINCDATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72a6359628a573c749f9b684362d458}{DAC\+\_\+\+STR2\+\_\+\+STINCDATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c3a9493e272ed3845381b5a61f86f08}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff27012b1e1edefe6b5c02874c78b621}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c3a9493e272ed3845381b5a61f86f08}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7abc7f9da206b713ce698dc216329dc6}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7398982bafd611493d59a0eb4d12b8}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga929829cd0a4877daf39dcc6f53ff4697}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac888b4612f2321d14ce45c44755419}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b3bf06fc8e05c0dfa68958a05ecd44}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga330e23144c201447d9213022e17ac544}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b3bf06fc8e05c0dfa68958a05ecd44}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga852ed124be300e0d7388aea5a739af33}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae492e26715d81255e2349c5d7ca8fe0f}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265b8a89abd7e160352fcd2823ebcd90}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae227d4be8ffa87ed35d8e3e41964fabc}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8558361d88fab8fa6b1a7c30c64ec6d3}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad17a5fc56d757bdd1659b90205d0420b}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8558361d88fab8fa6b1a7c30c64ec6d3}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e38decae332d20bad78b07f6559d846}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10a7969919194abc8c29b65dbfa260ed}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53f82a9652f002e52bd9e0f1667ce86}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44f5fce8ce6b167a91c1fa98b0d2795}{DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STRSTTRIGSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00af1906b112f0f2c96d16685c1cb0e9}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1264b604b83fb1fa828da0af2875f4f}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00af1906b112f0f2c96d16685c1cb0e9}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f222caf24e90519efcade04b136dae0}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170d819243a2ba1fb7e6c298e0fafb9}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6cf47b0cbd78389b3769ae61d5ec29e}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0612813aa7229de516e0954caa15d602}{DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+STMODR\+\_\+\+STINCTRIGSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afef8611e0e9e20665bae18b9c7e7ef}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afef8611e0e9e20665bae18b9c7e7ef}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e1f007bd11a4feb803ce4d802cfd71}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e1f007bd11a4feb803ce4d802cfd71}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6ea683859a6863bf479631b82c1c07}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6ea683859a6863bf479631b82c1c07}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c802c6f8e79243f196a97765a89ed6b}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c802c6f8e79243f196a97765a89ed6b}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1484e716d08809f741faf461aa3f8e52}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1484e716d08809f741faf461aa3f8e52}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ab05256c54308d1aa3286592841319}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ab05256c54308d1aa3286592841319}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9914a6ac7dcf0d7c0933fa937b8e0158}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9914a6ac7dcf0d7c0933fa937b8e0158}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bb6b060ccabb7753bce2f61476ea57}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bb6b060ccabb7753bce2f61476ea57}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac718e5c6fb75090420d1e3954bfc3d72}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac718e5c6fb75090420d1e3954bfc3d72}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2db1f62185d8f2baaa12824b0e88681}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2db1f62185d8f2baaa12824b0e88681}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4acf2bdbddacd9685a8a06575d371e}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4acf2bdbddacd9685a8a06575d371e}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb3a00bc63c19c794fb7ef4205c9ff8}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb3a00bc63c19c794fb7ef4205c9ff8}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460fdf42d752a57ded9376a5eaf11b21}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460fdf42d752a57ded9376a5eaf11b21}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108ba8dbab72ea489ba7bcae59d57cb7}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108ba8dbab72ea489ba7bcae59d57cb7}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ca3a8aa9824edb8a8304d50f687ffd}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ca3a8aa9824edb8a8304d50f687ffd}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac367b97cc38d7d9c1ea69446e6b7514e}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac367b97cc38d7d9c1ea69446e6b7514e}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a92143a8dc627934c1de6ac66148d5b}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a92143a8dc627934c1de6ac66148d5b}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8b2f12692582e5b6aefdc3b4df3148}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8b2f12692582e5b6aefdc3b4df3148}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8fae3fd65d40fd52cab4c782294784}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8fae3fd65d40fd52cab4c782294784}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM20\+\_\+\+STOP\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga735b4769ea7cc1dddf653c146845657f}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM20\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM20\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM20\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga735b4769ea7cc1dddf653c146845657f}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM20\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+HRTIM1\+\_\+\+STOP\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a9466e724a2193f3f94cceb8998371}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+HRTIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+HRTIM1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+HRTIM1\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a9466e724a2193f3f94cceb8998371}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+HRTIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF8\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f0429f197f07de94af431825945780}{DMA\+\_\+\+ISR\+\_\+\+GIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf955f5f84ba76817c51157c73126901f}{DMA\+\_\+\+ISR\+\_\+\+GIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f0429f197f07de94af431825945780}{DMA\+\_\+\+ISR\+\_\+\+GIF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF8\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63c4a1f82d40ccb887a8d62b9e277ae8}{DMA\+\_\+\+ISR\+\_\+\+TCIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e99c08495d3177d1b7db64668feb65c}{DMA\+\_\+\+ISR\+\_\+\+TCIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63c4a1f82d40ccb887a8d62b9e277ae8}{DMA\+\_\+\+ISR\+\_\+\+TCIF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF8\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87796127a0b6e1121217930706386b}{DMA\+\_\+\+ISR\+\_\+\+HTIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42263df5c14bb520aaf821f2550a334d}{DMA\+\_\+\+ISR\+\_\+\+HTIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87796127a0b6e1121217930706386b}{DMA\+\_\+\+ISR\+\_\+\+HTIF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF8\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b1475a621db456bdf127ed05f225aa}{DMA\+\_\+\+ISR\+\_\+\+TEIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4639b7fb8c6c48254ed1316cbc08fd31}{DMA\+\_\+\+ISR\+\_\+\+TEIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b1475a621db456bdf127ed05f225aa}{DMA\+\_\+\+ISR\+\_\+\+TEIF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF8\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ed411e3042d09bb858ca19d8827438}{DMA\+\_\+\+IFCR\+\_\+\+CGIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad7e55615ea1fdd32c8183e154cf1bb4}{DMA\+\_\+\+IFCR\+\_\+\+CGIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ed411e3042d09bb858ca19d8827438}{DMA\+\_\+\+IFCR\+\_\+\+CGIF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF8\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382bd0d33d1c0bc157f9665fb3d379fa}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ca38dcf0a3da8b204f6ed82f781e92}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382bd0d33d1c0bc157f9665fb3d379fa}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF8\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9ebf81dc0814dd3da441957f902e125}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga634c13ed54c0ea37b71b7b37a6994e23}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9ebf81dc0814dd3da441957f902e125}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF8\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cef7dbca8a49d8e67c2ca5208ae0f6}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab6178b757566c2f4672d8a6cc4684d}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cef7dbca8a49d8e67c2ca5208ae0f6}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\+\_\+\+CCR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\+\_\+\+CCR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\+\_\+\+CCR\+\_\+\+HTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\+\_\+\+CCR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\+\_\+\+CCR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\+\_\+\+CCR\+\_\+\+CIRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\+\_\+\+CCR\+\_\+\+PINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\+\_\+\+CCR\+\_\+\+MINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\+\_\+\+CCR\+\_\+\+PSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3726c7d0fd3b00e33637f163c79128}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8d8786f16dda2bef035ba2df15b69d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\+\_\+\+CCR\+\_\+\+MSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600d3f8200fc42ea6e1c7c8abbd327ad}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b9958fbde96f69160ca7edf92d4c27}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\+\_\+\+CCR\+\_\+\+PL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa935d7f115297c5e9e10a62efd065247}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82819927445c9617409bb08e09dc4cd8}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\+\_\+\+CNDTR\+\_\+\+NDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f5ad05ab0a37eb49692c4d77730eb1}{DMA\+\_\+\+CPAR\+\_\+\+PA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd9100e19b17a0641359cd158ea0cb7}{DMA\+\_\+\+CMAR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50eb0d6de27b74c7c51428ee488a7ac8}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50eb0d6de27b74c7c51428ee488a7ac8}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6126943f2f3748939bb349412d3f03b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa32452d1f2a7d91e4c4218a1610c667}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2831ce899f332f8da4f1d254263b3bc}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb52dc4b53c9a66f609e8caf59cd6b44}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7a3fff34272749e272f72aeb7fa1cc}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db91cb8138352e96739f824a83532be}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+5}}~(0x20\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e544e1b59d38ed2058e118bef967fe}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+6}}~(0x40\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f3fe7fdbcfc3ae66d6afd1466b7ad24}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+7}}~(0x80\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d12b80048691d428a6f4401992c043e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d12b80048691d428a6f4401992c043e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72adb92599bab89ba940ea2047fcc23b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72adb92599bab89ba940ea2047fcc23b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f0c68ee551da1062288a80a6fe0e12}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f0c68ee551da1062288a80a6fe0e12}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga057f0d2e2dc4faccf8675ef9120185de}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga057f0d2e2dc4faccf8675ef9120185de}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac078458a819c5c33e03264f172470826}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+0}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159a8b56ab4ad4d28cd1de9e4c6302b1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+1}}~(0x2\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga401deeb3df6e797e58eaa7957c209b01}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga401deeb3df6e797e58eaa7957c209b01}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bf7d7cb745db1ed6bb2714839b24ac}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+0}}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e3320cc81ab30ec0093882462062dd}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+1}}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2033b6545b982157ab9688e6d325938}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+2}}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5999cb7324e7b2a9185c5d8a77eb23e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+3}}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8457b740a73ff1a0686d29a2b0a743d4}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+4}}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f63fee79a62bb437097de54112040}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f63fee79a62bb437097de54112040}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34a255277050f889accff6296d4d2c4}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46140d9ab832b7fc0abbb61b5443769}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6d195feffdc8e198cb1b81973827cf}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668b6c82bb519b3368d0d07fce1ff400}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c3d2f8548523521c0f29bac302e62fb}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0763cd9ce57e8bd27b63d4674f434043}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0763cd9ce57e8bd27b63d4674f434043}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9221c044ab6847851ce304f70c49917}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9221c044ab6847851ce304f70c49917}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26af52307a3f438cc6bbd4a45644246d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26af52307a3f438cc6bbd4a45644246d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0d3037907966123fd00327981a64f6e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0d3037907966123fd00327981a64f6e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896264d5a6c4f9b447b9bc4a80d154ca}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896264d5a6c4f9b447b9bc4a80d154ca}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8437f502cf16f6b389d25f7890fa9d3a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8437f502cf16f6b389d25f7890fa9d3a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8188e38943bb3fd566bf39adeb747f7d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8188e38943bb3fd566bf39adeb747f7d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1bd57709b34bd8b3699b6dcd7f044a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1bd57709b34bd8b3699b6dcd7f044a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a0d79e60be74a73ac9891425c9cac7a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a0d79e60be74a73ac9891425c9cac7a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fff6526801e61e220e97d71116eeab}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fff6526801e61e220e97d71116eeab}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf965882c32ac908262cd24454297902}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf965882c32ac908262cd24454297902}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434b548462af61383416edd2dcb56ea0}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434b548462af61383416edd2dcb56ea0}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6ca7e1eadf016f1f744a1279eb22b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6ca7e1eadf016f1f744a1279eb22b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369ca15d681f53437c73151de70133fc}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369ca15d681f53437c73151de70133fc}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb5959fb6bef30e20e47caf8086da0c3}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb5959fb6bef30e20e47caf8086da0c3}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48b5491bf3343a5d63b1bebe0faf283}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48b5491bf3343a5d63b1bebe0faf283}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0332555e968d2c2e45a98c8f9dd94f56}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0332555e968d2c2e45a98c8f9dd94f56}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7322eb0483c792ebfbbad8707247a2}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7322eb0483c792ebfbbad8707247a2}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8138a94bf419813181476a47fd0e96}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8138a94bf419813181476a47fd0e96}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4607f5dc625da9d32548237fe430220}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4607f5dc625da9d32548237fe430220}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd248fef9aa0bba76cc9435ff4c3bcf}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd248fef9aa0bba76cc9435ff4c3bcf}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767e0e2082ff697051cf234be671c943}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767e0e2082ff697051cf234be671c943}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac28b0d75436d1b4650299f306ac118}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac28b0d75436d1b4650299f306ac118}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d38c3cc61f59a572982a1633985eb17}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d38c3cc61f59a572982a1633985eb17}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7643650f40e11cdfdab3eaa2ac1e3964}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7643650f40e11cdfdab3eaa2ac1e3964}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a9f96565c290abfb07e84cc4a2cff90}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a9f96565c290abfb07e84cc4a2cff90}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a2f15b5f2338fa594fcd31c09035bd8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a2f15b5f2338fa594fcd31c09035bd8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87426cd1a6ec3bad9143cd81e797928b}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87426cd1a6ec3bad9143cd81e797928b}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1371744ce4933f402351abee02d4f1a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1371744ce4933f402351abee02d4f1a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c2cb971dfd7602d179eb1c9a4d3e1d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c2cb971dfd7602d179eb1c9a4d3e1d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a9d2fd55d8dab14efdd0d58c81da48}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a9d2fd55d8dab14efdd0d58c81da48}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0a1b210fcd6e37d740247fa9116c17}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0a1b210fcd6e37d740247fa9116c17}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4b6e6c1fc5e71dccdbedaa7a888e99}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4b6e6c1fc5e71dccdbedaa7a888e99}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe866ac0f185f80c5f63d130a5ab43e5}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d2b00613808bc96bbcfdb5fb99cc4b9}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede9164c5524bb32bd3364831ee4cbd1}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9901f2590a2ef1f6d894d8d0900caa92}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb6949bac9495233060504023ec0df09}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666576f5471915561509b88d6b6c80bf}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666576f5471915561509b88d6b6c80bf}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be3a3796cbe9207a25e6c883548b011}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be3a3796cbe9207a25e6c883548b011}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b439cbfdea61a790210b9c88575cdce}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b439cbfdea61a790210b9c88575cdce}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9abc26b26211e3547274989a76ca069a}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+0}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139d5a1a65dff14d03c3182f7285e9a6}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+1}}~(0x2\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68febad455a225ae802095f97daa753}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68febad455a225ae802095f97daa753}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4902672594a2aaaa9902056a1b070eb1}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+0}}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae410cf5723fc84651b2427b4af497ae0}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+1}}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8afa54f4f18a85ca4533964795951b46}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+2}}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e11aa6548eb6798968d8f5e74914d6}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+3}}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ed954bd6544f5705b4eeb8ddb5cf4e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+4}}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8dc6cfe24104f05c72599c81defa78e}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8dc6cfe24104f05c72599c81defa78e}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d937dfb789ada982229e5e936ab462}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d937dfb789ada982229e5e936ab462}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c54f5154f088b079379a6c56f5e4d49}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c54f5154f088b079379a6c56f5e4d49}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b028e72ffd4cd9f34404f82e6826fe}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b028e72ffd4cd9f34404f82e6826fe}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae8f45f2ac5155eed09239adace032}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae8f45f2ac5155eed09239adace032}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d815ee54a4e4a1eabea390538bc074d}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d815ee54a4e4a1eabea390538bc074d}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ca6f5ff1553e11b49c5d4d59d2177}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ca6f5ff1553e11b49c5d4d59d2177}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb1214184bf53b805794f0588734a94}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb1214184bf53b805794f0588734a94}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3647f574feaf312e489ae9c802f1a5a}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ0\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3647f574feaf312e489ae9c802f1a5a}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga365d46933c66aff55059439e840c2432}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ1\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga365d46933c66aff55059439e840c2432}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf196a5d426f611a4214409d5d4dfcd4a}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ2\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf196a5d426f611a4214409d5d4dfcd4a}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb5a305813ae7b7bdf4accf399d518b}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ3\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb5a305813ae7b7bdf4accf399d518b}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed17d65ed76908026fa8743ca816b8ca}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ4\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed17d65ed76908026fa8743ca816b8ca}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab964adc1736d43d8f623e521c9dbafb3}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ5\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab964adc1736d43d8f623e521c9dbafb3}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2402cc67bb520d0b37dfa0637fc75ba9}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ6\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2402cc67bb520d0b37dfa0637fc75ba9}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc6255a04c000436df16382aadbd8c8}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ7\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc6255a04c000436df16382aadbd8c8}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR2\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+EXT\+\_\+\+REQ7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b871c7ed12ede6a4742bb840851ddc9}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS0\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b871c7ed12ede6a4742bb840851ddc9}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7367c82c82d8a2800be7396f079f4623}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS1\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7367c82c82d8a2800be7396f079f4623}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dd108e19d465092de92779ff4b2af2c}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS2\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dd108e19d465092de92779ff4b2af2c}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4077aa6a74ec648634a3960069f93bec}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS3\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4077aa6a74ec648634a3960069f93bec}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06cb452d5be93322a1159cb75c00bcf}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS4\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06cb452d5be93322a1159cb75c00bcf}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dccfb56487640b49f54a695ce4e4e71}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS5\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dccfb56487640b49f54a695ce4e4e71}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f3676d7e311958f27ea969bcf2339c}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS6\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f3676d7e311958f27ea969bcf2339c}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f92ea906edd7c18cf400dcb6aeb637e}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS7\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f92ea906edd7c18cf400dcb6aeb637e}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+STREAMS7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ0\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7f92e3cb1c8e011a74674b8e9942f4}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ0\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7f92e3cb1c8e011a74674b8e9942f4}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db02d983732b6db145ef454b4d4aae0}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ1\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db02d983732b6db145ef454b4d4aae0}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4484ff5dea26d108a9fb60840e3d9a}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ2\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4484ff5dea26d108a9fb60840e3d9a}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a92dd9e3d4e9dae662bb2a24f4d955}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ3\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a92dd9e3d4e9dae662bb2a24f4d955}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21f19464ee30d65f6e956a4de6052ea2}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ4\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21f19464ee30d65f6e956a4de6052ea2}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ5\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b2da1cd486b2e8cab2909eea32f196}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ5\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b2da1cd486b2e8cab2909eea32f196}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ6\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08f2ef621aad5d07ec02c5928430da67}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ6\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08f2ef621aad5d07ec02c5928430da67}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ7\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf53bcf1670396f4cb2c389085a585e4b}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ7\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf53bcf1670396f4cb2c389085a585e4b}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+REQ7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG0\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga397a26beca22de3816d12120c0118bd4}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG0\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga397a26beca22de3816d12120c0118bd4}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG1\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb1b59f81c7eb2a815ca4e600808251}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG1\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb1b59f81c7eb2a815ca4e600808251}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb22c18c354cbe7df50b3d028466bc2d}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG2\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb22c18c354cbe7df50b3d028466bc2d}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG3\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8124201d02b685452dab509d481922c}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG3\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8124201d02b685452dab509d481922c}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c14e439a28ef1d49eaad5d6abd8724f}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG4\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c14e439a28ef1d49eaad5d6abd8724f}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG5\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992ce6148d19114cda81a398c5c18d29}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG5\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992ce6148d19114cda81a398c5c18d29}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec31ef4d36e30581cd04518809a19dfd}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG6\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec31ef4d36e30581cd04518809a19dfd}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG7\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625f2b4269e243bf85ecad96569a3c6c}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG7\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625f2b4269e243bf85ecad96569a3c6c}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+TRIG7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN0\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5573ca82f1485f74da9cbd39f1209724}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN0\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5573ca82f1485f74da9cbd39f1209724}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN1\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e6121211f243ed4978c32fd6ee6662}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN1\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e6121211f243ed4978c32fd6ee6662}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN2\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9856fe8e617b6a535a7099b5cc56b9ed}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN2\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9856fe8e617b6a535a7099b5cc56b9ed}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN3\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa76df7650fd5875cbeb0da4a3f6fe694}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN3\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa76df7650fd5875cbeb0da4a3f6fe694}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN4\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3413d71ca158e29cf7e1225a3aaa8ebb}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN4\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3413d71ca158e29cf7e1225a3aaa8ebb}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN5\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80acfb75d56b282bdf002cd0c38e62d5}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN5\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80acfb75d56b282bdf002cd0c38e62d5}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN6\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7677df338de32d8093f4eefa60466a}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN6\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7677df338de32d8093f4eefa60466a}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN7\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff54105d3b81597f8e1513cb25169474}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN7\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff54105d3b81597f8e1513cb25169474}{DMAMUX\+\_\+\+IPHW\+\_\+\+CFGR1\+\_\+\+NUM\+\_\+\+DMA\+\_\+\+REQGEN7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f42b06020fcd7ff375a0ead3f85db0}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa272f68e9e26fdbfa4c7f54d23bd8ae1}{EXTI\+\_\+\+IMR1\+\_\+\+IM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f42b06020fcd7ff375a0ead3f85db0}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d0f559fdac46d60a21522da41a863c}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c3931dfef9b112e4ea9417d6f5d2aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d0f559fdac46d60a21522da41a863c}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92306287f95d4950e4bd1568d1951a6}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb98616b792bfc0c7b298129a6a3673}{EXTI\+\_\+\+IMR1\+\_\+\+IM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92306287f95d4950e4bd1568d1951a6}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658f5141d6d71b5fb352e99f44ee6938}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ef33d1cc58c973df7c4e36ec3174cf}{EXTI\+\_\+\+IMR1\+\_\+\+IM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658f5141d6d71b5fb352e99f44ee6938}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3014b3c3642a6fb2968dbcc56eb4535d}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a37b70f0864c9f66856da5cf66d245}{EXTI\+\_\+\+IMR1\+\_\+\+IM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3014b3c3642a6fb2968dbcc56eb4535d}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f31f2c17f0304f194e3804c919548c}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26c5e58b2239d0868c92046dc0e05f1}{EXTI\+\_\+\+IMR1\+\_\+\+IM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f31f2c17f0304f194e3804c919548c}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025f4616ee47a1f79910fcf3c65d5672}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b985aee183566ac4ed97eda517234dd}{EXTI\+\_\+\+IMR1\+\_\+\+IM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025f4616ee47a1f79910fcf3c65d5672}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906e5935713dcdd32cccfea7536ec547}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb28e642123c5651492ece188bced09b}{EXTI\+\_\+\+IMR1\+\_\+\+IM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906e5935713dcdd32cccfea7536ec547}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7853c80efeb994f31ae59dcbf5b832e7}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaded3e1e03ee9568073fe43e55b2da0}{EXTI\+\_\+\+IMR1\+\_\+\+IM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7853c80efeb994f31ae59dcbf5b832e7}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e81862a1dad239df8b9afa8cfcf484}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18193265978bd173dedfb912e2e5c1d}{EXTI\+\_\+\+IMR1\+\_\+\+IM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e81862a1dad239df8b9afa8cfcf484}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014dfa194dac37af3ebddbe7efb54b72}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8153cb7b84f435c263bdbb4c9f1602e}{EXTI\+\_\+\+IMR1\+\_\+\+IM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014dfa194dac37af3ebddbe7efb54b72}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20090ec310bbc616f438a4207f7dd8f}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db66607c1039a11a8e49393d7093697}{EXTI\+\_\+\+IMR1\+\_\+\+IM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20090ec310bbc616f438a4207f7dd8f}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbac77a8cd4244e9e8d70b5a0d515ef}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadafb7b965518887a3e3098c12f73c3c7}{EXTI\+\_\+\+IMR1\+\_\+\+IM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbac77a8cd4244e9e8d70b5a0d515ef}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5848b42ddaed3e12eb420f8aef1b80e3}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4962c2025662416f8dfd486f294dfd7e}{EXTI\+\_\+\+IMR1\+\_\+\+IM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5848b42ddaed3e12eb420f8aef1b80e3}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b4d5142a2d53010d20087b63e91d33}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1563fa3b791a788e15ae48c8408d3f06}{EXTI\+\_\+\+IMR1\+\_\+\+IM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b4d5142a2d53010d20087b63e91d33}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694e7e09df7b5b2a942b88335913e4f0}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b89e1052116258842b0cc0935d72fc6}{EXTI\+\_\+\+IMR1\+\_\+\+IM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694e7e09df7b5b2a942b88335913e4f0}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a7d1869b0c0916f48c7a99e9dfdaa}{EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bac4551decbfbbb98e8a5e19f526a39}{EXTI\+\_\+\+IMR1\+\_\+\+IM16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a7d1869b0c0916f48c7a99e9dfdaa}{EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7adf120051dcc543abdb29c008694b}{EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279a6b8fad429681c2d78085cb0c6f5a}{EXTI\+\_\+\+IMR1\+\_\+\+IM17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7adf120051dcc543abdb29c008694b}{EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20817f14762d0f47d94d2fee7e19980c}{EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226e1af2518349964010b359a27dea2e}{EXTI\+\_\+\+IMR1\+\_\+\+IM18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20817f14762d0f47d94d2fee7e19980c}{EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adb626e8129960e971bd2a07790dfe5}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1f64187c69e561662e99b8d1cac3ac4}{EXTI\+\_\+\+IMR1\+\_\+\+IM19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adb626e8129960e971bd2a07790dfe5}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c5dbf4d08dbd8344aca850f46851b3}{EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c906952cfd83d59c5db12a50f0cd8d1}{EXTI\+\_\+\+IMR1\+\_\+\+IM20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c5dbf4d08dbd8344aca850f46851b3}{EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf181a6ae97c2f3d24a099cfc580e0f07}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcc1164a7c9628817e0be18db178a2e}{EXTI\+\_\+\+IMR1\+\_\+\+IM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf181a6ae97c2f3d24a099cfc580e0f07}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa1468a68343da3412682e012ba69ba}{EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a588942e7cd5fe77afcb0d8d43b8c5}{EXTI\+\_\+\+IMR1\+\_\+\+IM22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa1468a68343da3412682e012ba69ba}{EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b5b078ed53b1f76c105398c9d33180}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4d3c64cb86bad3f7f1f43f614ef34f}{EXTI\+\_\+\+IMR1\+\_\+\+IM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b5b078ed53b1f76c105398c9d33180}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031caa7c15af0ae0d54b3e69de1623e5}{EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f38f19a139df71bfe597f649c96f08}{EXTI\+\_\+\+IMR1\+\_\+\+IM24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031caa7c15af0ae0d54b3e69de1623e5}{EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27b09d02d1e543e201b563cbf1f1182}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad02bd55120cd25badd4cb3785b152f}{EXTI\+\_\+\+IMR1\+\_\+\+IM25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27b09d02d1e543e201b563cbf1f1182}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b08af846b714a4ab718336ea6c5fb9}{EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317909c5bf2a6ef54fd2d5e6fb1fbfa6}{EXTI\+\_\+\+IMR1\+\_\+\+IM26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b08af846b714a4ab718336ea6c5fb9}{EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1d81584fc0834f4b6d0af327be12b6}{EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3983785743d35d1cab919a25de1a583}{EXTI\+\_\+\+IMR1\+\_\+\+IM27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1d81584fc0834f4b6d0af327be12b6}{EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbef0da2107e184320bdfb70f183088c}{EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045dfba3673ba30828bcf63b03c768f7}{EXTI\+\_\+\+IMR1\+\_\+\+IM28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbef0da2107e184320bdfb70f183088c}{EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d3e280cd1e68a1be511612f21ac1da}{EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690d2335a127df0dd20e52921ac5466c}{EXTI\+\_\+\+IMR1\+\_\+\+IM29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d3e280cd1e68a1be511612f21ac1da}{EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d21792be40efe0bb448a8f08a7f31a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007ffdff3550d9bccfabea1d2f27b206}{EXTI\+\_\+\+IMR1\+\_\+\+IM30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d21792be40efe0bb448a8f08a7f31a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7307fd01ac2d3123bd4de805330a89aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae587966adfea396ebe0b1ef5e1f683f4}{EXTI\+\_\+\+IMR1\+\_\+\+IM31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7307fd01ac2d3123bd4de805330a89aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6de5e725478878d8c3250db79c8fa5}{EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fdcb30cc5bf0a600f5894f84012202c}{EXTI\+\_\+\+IMR1\+\_\+\+IM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6de5e725478878d8c3250db79c8fa5}{EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e11b6b839fe35d1970a3b691afdd26}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2afd48d09cfb87d68809c58a95472fb6}{EXTI\+\_\+\+EMR1\+\_\+\+EM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e11b6b839fe35d1970a3b691afdd26}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb79c5f6557919ba0fb37687f4694f5f}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06a6a531ec53ff20dde0456ca5c638c}{EXTI\+\_\+\+EMR1\+\_\+\+EM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb79c5f6557919ba0fb37687f4694f5f}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531e4ba6d4d5bf294324ac7307ab363a}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7253dc04390084158db4ac4cf55aa0}{EXTI\+\_\+\+EMR1\+\_\+\+EM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531e4ba6d4d5bf294324ac7307ab363a}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3164d6ea1aefb1e92a742cbb027e1497}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05bbdaa2b221154fd847f5d857a17080}{EXTI\+\_\+\+EMR1\+\_\+\+EM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3164d6ea1aefb1e92a742cbb027e1497}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2672f92c8e414edd6ae0d628a6956db}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46368343defa0387fb67a748eae20dfb}{EXTI\+\_\+\+EMR1\+\_\+\+EM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2672f92c8e414edd6ae0d628a6956db}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988b22dd34c206f4ed7e1854c3d02262}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71acf82905a434d12cb76dc2338ace66}{EXTI\+\_\+\+EMR1\+\_\+\+EM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988b22dd34c206f4ed7e1854c3d02262}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace57a3c3958d21af417d242760bdfd5a}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b1a2278ad2235095804912fb1a45b7}{EXTI\+\_\+\+EMR1\+\_\+\+EM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace57a3c3958d21af417d242760bdfd5a}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8769ae0218c535263164bab3b623346}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352600168d2da5960124d01fc404f15d}{EXTI\+\_\+\+EMR1\+\_\+\+EM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8769ae0218c535263164bab3b623346}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8642b695914cbf948298e1afa4cba891}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d7e479303396cc59c0f5e46a3ec205}{EXTI\+\_\+\+EMR1\+\_\+\+EM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8642b695914cbf948298e1afa4cba891}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77194467df298b0692e14f6ca06c7ca3}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bf4417d17ee6dbe04fd23746281014}{EXTI\+\_\+\+EMR1\+\_\+\+EM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77194467df298b0692e14f6ca06c7ca3}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998699f2707182f3ebad67b9745c4e5}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7bfe67d1747aa934a035766d75b3c9}{EXTI\+\_\+\+EMR1\+\_\+\+EM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998699f2707182f3ebad67b9745c4e5}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d4b20b706b12ec6df472db1d377b88}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6fe632805ed87a13ceead43312a3f47}{EXTI\+\_\+\+EMR1\+\_\+\+EM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d4b20b706b12ec6df472db1d377b88}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac45a400878cfb23979b72c48a268f3}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d7d8f172638887e1cbe8b45675ac6a}{EXTI\+\_\+\+EMR1\+\_\+\+EM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac45a400878cfb23979b72c48a268f3}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9686157418e65ec2c03108aff803ff}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e767c6892865a0ec12b89b254a8bc3}{EXTI\+\_\+\+EMR1\+\_\+\+EM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9686157418e65ec2c03108aff803ff}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5493bbf61f6b582c84fdc8ebdfabe9}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bea6be6d7a32d2460c36a7d524c1b7}{EXTI\+\_\+\+EMR1\+\_\+\+EM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5493bbf61f6b582c84fdc8ebdfabe9}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cab17bc35637455413f3025f1b41acc}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590b66e93724f03d4d07ab1ae3842934}{EXTI\+\_\+\+EMR1\+\_\+\+EM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cab17bc35637455413f3025f1b41acc}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6c0843c6f6e8fc77fc87567ad1ae00}{EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbc56e042dc83b1be5551305b07cc0c}{EXTI\+\_\+\+EMR1\+\_\+\+EM16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6c0843c6f6e8fc77fc87567ad1ae00}{EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6892a50c2596f4efd0d73fa6fb7863d2}{EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47aed69544022d8e5c09446e16fccacf}{EXTI\+\_\+\+EMR1\+\_\+\+EM17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6892a50c2596f4efd0d73fa6fb7863d2}{EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4109175184f0832af835ae75fcde4a14}{EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab4eb503317046815b203c3ca11db31}{EXTI\+\_\+\+EMR1\+\_\+\+EM18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4109175184f0832af835ae75fcde4a14}{EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3968a578a56b157d4da68e8654b55d0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315bd5207cd3292266d1218fa39b9bf5}{EXTI\+\_\+\+EMR1\+\_\+\+EM19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3968a578a56b157d4da68e8654b55d0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0aeb59f234122592d381155d31a92c}{EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dec367d98c133c3f6902f3716c67dbb}{EXTI\+\_\+\+EMR1\+\_\+\+EM20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0aeb59f234122592d381155d31a92c}{EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac802bfea19ceb03059c8fbf330d042c3}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29f4e00086202963c7c1bf226efaea1c}{EXTI\+\_\+\+EMR1\+\_\+\+EM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac802bfea19ceb03059c8fbf330d042c3}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a7ca91266eba269dbc8469c1e0b92a}{EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e72400d7177abb5fa53ea0335fcf6ae}{EXTI\+\_\+\+EMR1\+\_\+\+EM22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a7ca91266eba269dbc8469c1e0b92a}{EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a64fa5d603050f5599b262582521d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7806f42e02a5a2abcde24acc024c8e96}{EXTI\+\_\+\+EMR1\+\_\+\+EM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a64fa5d603050f5599b262582521d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea41a6d2bef55ff5bfb93828ee5b458}{EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a06313c55836447926088dc793c4fd}{EXTI\+\_\+\+EMR1\+\_\+\+EM24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea41a6d2bef55ff5bfb93828ee5b458}{EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aeb5e97432f52e3ed720bf87f0f2b}{EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7216555b4148f5c5ae1654ee697b6f6}{EXTI\+\_\+\+EMR1\+\_\+\+EM25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aeb5e97432f52e3ed720bf87f0f2b}{EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ddaa2d5e96d034a0f4167ef02b3da8e}{EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae44d904647e0b78b2b0b1ebff48565}{EXTI\+\_\+\+EMR1\+\_\+\+EM26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ddaa2d5e96d034a0f4167ef02b3da8e}{EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376aa0e429cf09d2a0efe013ecb3daa9}{EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a72a1ccdba10ba1c02c86ad424a9f4}{EXTI\+\_\+\+EMR1\+\_\+\+EM27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376aa0e429cf09d2a0efe013ecb3daa9}{EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71214595a88cddb3eb5d027068d545d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a517efb55e7251705875d9faa3fcde4}{EXTI\+\_\+\+EMR1\+\_\+\+EM28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71214595a88cddb3eb5d027068d545d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf62c7010ae9dc12f6657ce08c5809eb}{EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8282996fe448d097d579f081ad7697ce}{EXTI\+\_\+\+EMR1\+\_\+\+EM29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf62c7010ae9dc12f6657ce08c5809eb}{EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57aa04a83fd1131836e2ad15c1a36a4b}{EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72023982c6b86eec4f2d573d56ad8c7}{EXTI\+\_\+\+EMR1\+\_\+\+EM30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57aa04a83fd1131836e2ad15c1a36a4b}{EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051f33bd2802184038103fc8d07e2079}{EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a031566208f2eb94309d82a80a38541}{EXTI\+\_\+\+EMR1\+\_\+\+EM31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051f33bd2802184038103fc8d07e2079}{EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f056e8145a1820697f5fca602b6fe6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bff21e548722b17199668dec68acf2}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f056e8145a1820697f5fca602b6fe6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514d6a2d57e5845bfbe1b1d68ec29b7a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc675bd41bb0a76b878624663c21a7e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514d6a2d57e5845bfbe1b1d68ec29b7a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbec6fc8f14f968da630271973bb6d6}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0782791f56d09bb8e274d769afdb3c8}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbec6fc8f14f968da630271973bb6d6}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a3b171faaadbac744fc82528182073}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4974072d53fc9bd190763935e60f8a7e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a3b171faaadbac744fc82528182073}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbe00ac4348e348ff78c3a6eb20f26b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0bdaec8755d6d4269dd64324ab6c07}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbe00ac4348e348ff78c3a6eb20f26b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3951b511294cc7eb2e78867517077f6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1abd80aa759bb8050a387960f7c495}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3951b511294cc7eb2e78867517077f6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3095350dcf21464fea9359475a17cdb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39de90819a3d912de47f4f843709d789}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3095350dcf21464fea9359475a17cdb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8859722cd5ddbe02582b4fc15ecbea4f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae77ba5dcf668a513ef5b84533e45e919}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8859722cd5ddbe02582b4fc15ecbea4f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d4f3c2fb61fa96c0cc1154e47a81ab}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff997b170ecbe5557cde1fd6f03fc9df}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d4f3c2fb61fa96c0cc1154e47a81ab}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6ee70b7bcd9d625a9ef9779e70486a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a502af1250a5dfa7af888160e74e6f7}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6ee70b7bcd9d625a9ef9779e70486a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97711fc12146b3ea9db1ed74b032a66b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b34fb6c6d11203cba1e7a904cfc1868}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97711fc12146b3ea9db1ed74b032a66b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6bb17971dc44db19715e2da5ed7ae45}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e16b30acaa8c4c2bb547baf3ec9b3a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6bb17971dc44db19715e2da5ed7ae45}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fcfd6f193368b54f873b94f97c0de4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc1748eecd4bfceaa36dd1d79b94d36}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fcfd6f193368b54f873b94f97c0de4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb81e99ceef7b6b8ddbce37bb8c4984}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf9a6dbd973e8e9202c1d3c3d4eb040}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb81e99ceef7b6b8ddbce37bb8c4984}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed62b0987df41cb626d75348898f7e3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53737548b255936ed026b36048a0732f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed62b0987df41cb626d75348898f7e3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0062425d59c225405b2d5cafa76d10f4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed959bca0fc5892a10e066ccd2dd7bf}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0062425d59c225405b2d5cafa76d10f4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ae52a0d0f2711e4972f1b1728f3466}{EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97869a710206ddbd450690296e103466}{EXTI\+\_\+\+RTSR1\+\_\+\+RT16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ae52a0d0f2711e4972f1b1728f3466}{EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439d6d68e7a20dc6a6c69c28fc3430c7}{EXTI\+\_\+\+RTSR1\+\_\+\+RT17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873818e5e551ead9dfabc2763305eebc}{EXTI\+\_\+\+RTSR1\+\_\+\+RT17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439d6d68e7a20dc6a6c69c28fc3430c7}{EXTI\+\_\+\+RTSR1\+\_\+\+RT17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79588a3642f41c89ea7ba11d08fc9f7b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9f8a3b97a8ab03b16d1fec8fb0e006}{EXTI\+\_\+\+RTSR1\+\_\+\+RT19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79588a3642f41c89ea7ba11d08fc9f7b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d621c5a913e2466766e051aec54a558}{EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga721a6f14367cd9e96966057321ac1bfb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d621c5a913e2466766e051aec54a558}{EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9797bae407294939871ceb00afc80beb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2248e0a7413a0ed28784ef8752628639}{EXTI\+\_\+\+RTSR1\+\_\+\+RT21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9797bae407294939871ceb00afc80beb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad95adf212da62cac2f4a0af0a0cf26fb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8132bb47cc6f36482abe82d01e147149}{EXTI\+\_\+\+RTSR1\+\_\+\+RT22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad95adf212da62cac2f4a0af0a0cf26fb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e935ef1152f7f96af552bc8f582a298}{EXTI\+\_\+\+RTSR1\+\_\+\+RT29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5798f95a90e840895960cad5aa7459c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e935ef1152f7f96af552bc8f582a298}{EXTI\+\_\+\+RTSR1\+\_\+\+RT29\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eea232ce25ee6a79ad1f5eb543c3e17}{EXTI\+\_\+\+RTSR1\+\_\+\+RT30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d37fd6bc6dff4fc5d027909da90cc3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eea232ce25ee6a79ad1f5eb543c3e17}{EXTI\+\_\+\+RTSR1\+\_\+\+RT30\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9566ddede95db2804dd1eecdd04dcc52}{EXTI\+\_\+\+RTSR1\+\_\+\+RT31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a918e2f8cd99125af7c429244932395}{EXTI\+\_\+\+RTSR1\+\_\+\+RT31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9566ddede95db2804dd1eecdd04dcc52}{EXTI\+\_\+\+RTSR1\+\_\+\+RT31\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed26148136ad51468b9d0a66ea5f12e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209889f21ba08ebf88d6c9457beb77cf}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed26148136ad51468b9d0a66ea5f12e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5300a230371896b925e5a2f3fb4be480}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80ecbb9c921eda4885e3cf81a458ab45}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5300a230371896b925e5a2f3fb4be480}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d6a2e29c6db6c3fc0cdea6acf3c1b5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213cb9c3578baa0cacf9927eed8863f9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d6a2e29c6db6c3fc0cdea6acf3c1b5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2b117f32b307b167c7592d4624b9b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255fe73433e37c6fe1615dd0098c6260}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2b117f32b307b167c7592d4624b9b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad7bb9c52dee32a35e285bf1538d97c}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb954d551c600e8b9e08c22c310d9e03}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad7bb9c52dee32a35e285bf1538d97c}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d3992ed0d850f814be539aabb91eda}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99872e576c9227a5aae6872743d0d8c3}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d3992ed0d850f814be539aabb91eda}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe0c32b25c265a1efa448733d276221}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7da46f6c3212ad6ac7db4b447f6ff01}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe0c32b25c265a1efa448733d276221}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930ed7defb8024ee51badba8f3342d51}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81471817661fc0b1b2b7d77a69c419e7}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930ed7defb8024ee51badba8f3342d51}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15115f5a34273b2f0790db563915bd20}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea7326e04f8a9ab9459ba7685ed86b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15115f5a34273b2f0790db563915bd20}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c06b57f23683c733ad316f46cd9f06}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff1452aaa80ba824f1c9512d153b8dc}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c06b57f23683c733ad316f46cd9f06}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c1ba0b4f3a85863a2674f57514a0fa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77ab895851c3c41f0723b0c72bc5fab}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c1ba0b4f3a85863a2674f57514a0fa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94450fe67ed7859ca7456ec83ca7beeb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12f3c98bbbc82aaacd33e26cd2789ba}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94450fe67ed7859ca7456ec83ca7beeb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514ff56f15b6392dbbd5239f099dba6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6ba9c06451ebc2fcba3639a6a779a0}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514ff56f15b6392dbbd5239f099dba6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga853424f0e742b96897995c6edab65a0f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9accd948d854fdba6493d8e03744bb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga853424f0e742b96897995c6edab65a0f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b0f0ea270f54aa0ecd3af4023a9858}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a39999e90335f31f19f34b90f0e5ac2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ef0426c67b6dafbf4aae002847ac2ce}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a39999e90335f31f19f34b90f0e5ac2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c0ef9eae39e592af4f7d31f484fbaaa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff41d474247f6b2c8b76f793988fa6a6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c0ef9eae39e592af4f7d31f484fbaaa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2163302c42ae781d494e9d45faf58ab7}{EXTI\+\_\+\+FTSR1\+\_\+\+FT17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac99a54aba7e7cdfd1a9f12cc4d12e90d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2163302c42ae781d494e9d45faf58ab7}{EXTI\+\_\+\+FTSR1\+\_\+\+FT17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c0ceceeac3a7b41c78daff962b3360}{EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e911aa29e35ff19d8f61691c4eb77d1}{EXTI\+\_\+\+FTSR1\+\_\+\+FT19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c0ceceeac3a7b41c78daff962b3360}{EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc68e3996949580b11c36240fb5995e6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc072696ac885d802663ef95e1d8fe86}{EXTI\+\_\+\+FTSR1\+\_\+\+FT20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc68e3996949580b11c36240fb5995e6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb2318fd101bbb4599df74ecbb11680}{EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103caad0cc333cff4d3c75045969fd0b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb2318fd101bbb4599df74ecbb11680}{EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99cb3667b8d0c4f20cebfe641abb3984}{EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8949e3c06562ffd37295d68793cf3d77}{EXTI\+\_\+\+FTSR1\+\_\+\+FT22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99cb3667b8d0c4f20cebfe641abb3984}{EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77465262682e059b5d6d8bc4e5dff2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad369c71710d6ba90cec33e3361be9538}{EXTI\+\_\+\+FTSR1\+\_\+\+FT29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77465262682e059b5d6d8bc4e5dff2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT29\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24686ca067dce9e8c2452ab6e63cc644}{EXTI\+\_\+\+FTSR1\+\_\+\+FT30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3abd52c84864dc73395b4398fd4f1e}{EXTI\+\_\+\+FTSR1\+\_\+\+FT30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24686ca067dce9e8c2452ab6e63cc644}{EXTI\+\_\+\+FTSR1\+\_\+\+FT30\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797535484f18db9e133ff74cc3fd42c6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5f20325b6014ab8b1785ddd7b6f9be}{EXTI\+\_\+\+FTSR1\+\_\+\+FT31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797535484f18db9e133ff74cc3fd42c6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT31\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga822c499ef4b35cd172e18a35f64bd8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05b5a8cb63bf02e4134aa189fae34ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga822c499ef4b35cd172e18a35f64bd8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe229858cdcebcc40011241fae18f65}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fb19b1afc008d8d7b6ad0926acdcd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe229858cdcebcc40011241fae18f65}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c35db86e88dacc2b1ec76c47fabac}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12ac7e4e39988eab687da8f3debf40b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c35db86e88dacc2b1ec76c47fabac}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac38e309327428244171bc6d2351b25d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1e997989e38c8e9debdd12c145e6f0}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac38e309327428244171bc6d2351b25d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443d31484bc70ffce21cc1f2c935b8ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b506b5e6e42bda664de59d131df87da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443d31484bc70ffce21cc1f2c935b8ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99647953e08cc233a35934f50563d103}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3f0e59ced76a37ab7dd308f20ad14d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99647953e08cc233a35934f50563d103}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae218d06e25cfcdf95cf018eb7b9a17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9df63e324e9549e08ee2a16eed32983}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae218d06e25cfcdf95cf018eb7b9a17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdfb4ea767acf34a5e4b9e329d916fd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3a565bf8039395ee1018fbc96b9ee2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdfb4ea767acf34a5e4b9e329d916fd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c285f73d5ec5a7663dd82f6b41e8ada}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9c2ad6d4d483c3a0477fce1df67d3e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c285f73d5ec5a7663dd82f6b41e8ada}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e4fca258d49450f0e8be423e8a32da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a5bcb04aefed10128844fa296e7a1a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e4fca258d49450f0e8be423e8a32da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga286a63af757f3e1bbeccd5c00ad5615a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d129999fcb4318b0df6b84438866235}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga286a63af757f3e1bbeccd5c00ad5615a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2dc9b212e328572900472d2dcf455a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43fa9277109423f6baed6a423916cab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2dc9b212e328572900472d2dcf455a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6239a825b527ba1ebc321bdc741768d5}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501ac61fc9bd206a1ed05af5034a7cc}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6239a825b527ba1ebc321bdc741768d5}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43778c8c1b2dd1799564e2b9e86cb8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac18cc42ba779ebbad2328ba1e2f6506b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43778c8c1b2dd1799564e2b9e86cb8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fca442fcaa6ba70488fd0653d61139c}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1b93e6892ced86e4831a4a8b170c17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fca442fcaa6ba70488fd0653d61139c}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff260e44c114c2edae69ddbd0c377b58}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46560400f33953bf74d67444f648edae}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff260e44c114c2edae69ddbd0c377b58}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea54f1e542f9fe029f8149098ab18bd8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1e56adfd1b75170f0439a3b2b179f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea54f1e542f9fe029f8149098ab18bd8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50f9bff0487dd9009c45e71525501578}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9859ad7b926d8ac1e24267850eb348d5}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50f9bff0487dd9009c45e71525501578}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04839ee46b8f53210a97a1355cf44a4}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ebecc5b5757363603d016399c30a55}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04839ee46b8f53210a97a1355cf44a4}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e40d8db1af85ce3d9367c78b1ee3f8b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c57c9517e94390f5191ff5cb8c87bb}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e40d8db1af85ce3d9367c78b1ee3f8b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac2e74a2213778c2e959f5f5f589330}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf664b5aed998eaa5aed9ad58c676d70}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac2e74a2213778c2e959f5f5f589330}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36e430f985250afc82f6ac62f8790a6b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690f9e84c454e329196a6e82483a9213}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36e430f985250afc82f6ac62f8790a6b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30c7834c51de7e965560b05c701e9d6f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae74d191a2985e56f044ec63c39867da6}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30c7834c51de7e965560b05c701e9d6f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI29\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6207b1e984855614d111b119ed9a0f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb9800be6afc4ccf70f9bcc849ca6d2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6207b1e984855614d111b119ed9a0f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI30\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e18b5bfded9fea6b4104209e8b35db}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab798d0460ac6cf2c3614fdd1a0d52007}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e18b5bfded9fea6b4104209e8b35db}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI31\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10457635259f8079c4ff5777ba1071e8}{EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a15d5ce3274be23c659744a1b7fd25f}{EXTI\+\_\+\+PR1\+\_\+\+PIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10457635259f8079c4ff5777ba1071e8}{EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac156a121bbef00120d29a85ad7f2c1b2}{EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739e136817f54771016f77daea08102d}{EXTI\+\_\+\+PR1\+\_\+\+PIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac156a121bbef00120d29a85ad7f2c1b2}{EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93f45a4b8b7bd41194a9ff25e68f520}{EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga828ad2828782a115cab34700499b330e}{EXTI\+\_\+\+PR1\+\_\+\+PIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93f45a4b8b7bd41194a9ff25e68f520}{EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab327a738c5979868e4bea255cd5763f3}{EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cf380cffdf5d4eab1c881df0e00686f}{EXTI\+\_\+\+PR1\+\_\+\+PIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab327a738c5979868e4bea255cd5763f3}{EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122d977807478936fc7406c3f139bcf6}{EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga291bcd9c3bb8aa3b878dcdffbc72822d}{EXTI\+\_\+\+PR1\+\_\+\+PIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122d977807478936fc7406c3f139bcf6}{EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461e9ea65e9764cf18be791ca5a1a8a9}{EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0659bc32e4cc2c7f9f188c9fce67746e}{EXTI\+\_\+\+PR1\+\_\+\+PIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461e9ea65e9764cf18be791ca5a1a8a9}{EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e90ad8230427fdd2a7e9fe644666fe}{EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4410b8a994cbb681fd1652a21087b7f5}{EXTI\+\_\+\+PR1\+\_\+\+PIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e90ad8230427fdd2a7e9fe644666fe}{EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66dbcfe3233eb2d0e650fde3bc14ef7}{EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e81851f1c71d274c3da1891f60be30c}{EXTI\+\_\+\+PR1\+\_\+\+PIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66dbcfe3233eb2d0e650fde3bc14ef7}{EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa919b977684430cc30236169d4425d6b}{EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509be357198911032a9135076f95033e}{EXTI\+\_\+\+PR1\+\_\+\+PIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa919b977684430cc30236169d4425d6b}{EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08c06e9b632cefb95e0de83d8f9f61a}{EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9e6983c2c35d089467e1814bd6c1ad}{EXTI\+\_\+\+PR1\+\_\+\+PIF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08c06e9b632cefb95e0de83d8f9f61a}{EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481579973729f68fca32cb2dd26cdb7b}{EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a542c450c3297062e07456b5700fec}{EXTI\+\_\+\+PR1\+\_\+\+PIF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481579973729f68fca32cb2dd26cdb7b}{EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1380de67a96cad335c1863c19f9798}{EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b8aea6b33a7b14d6f2171069d95ca}{EXTI\+\_\+\+PR1\+\_\+\+PIF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1380de67a96cad335c1863c19f9798}{EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88671277972e4a3579b7f70877646f6d}{EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecc60519bff381ae5e449a5fc630c2a}{EXTI\+\_\+\+PR1\+\_\+\+PIF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88671277972e4a3579b7f70877646f6d}{EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5be5f2a26fa3d2d26827a0375b7d1c}{EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818df633e6c3320a2de6297774185197}{EXTI\+\_\+\+PR1\+\_\+\+PIF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5be5f2a26fa3d2d26827a0375b7d1c}{EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1bc8d5831e5d2ebfd04eb9e62ecc1}{EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ceef88b2ddd4555020a8b2784cca4f}{EXTI\+\_\+\+PR1\+\_\+\+PIF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1bc8d5831e5d2ebfd04eb9e62ecc1}{EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73bdb9aad3c12bbe2cecc3745004f5d}{EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f98978924a53ccdb77fcc03d7174fde}{EXTI\+\_\+\+PR1\+\_\+\+PIF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73bdb9aad3c12bbe2cecc3745004f5d}{EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08cf49821914f84ab220fa8b91451674}{EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c511277c9965314d6c2c6355e14d3e4}{EXTI\+\_\+\+PR1\+\_\+\+PIF16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08cf49821914f84ab220fa8b91451674}{EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f63eea4f3f64cb17619ad8c62f1c15}{EXTI\+\_\+\+PR1\+\_\+\+PIF17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5b32f1b03794fe4979cb2358a6a444}{EXTI\+\_\+\+PR1\+\_\+\+PIF17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f63eea4f3f64cb17619ad8c62f1c15}{EXTI\+\_\+\+PR1\+\_\+\+PIF17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1411be0343e9eca5c4cd9f1aff8ffc9}{EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga816e423db0662553aeded23405949145}{EXTI\+\_\+\+PR1\+\_\+\+PIF19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1411be0343e9eca5c4cd9f1aff8ffc9}{EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace0195cdda7f1fa02835d97fc220ba55}{EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34bd548367e6b2225c27ca2a569affa3}{EXTI\+\_\+\+PR1\+\_\+\+PIF20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace0195cdda7f1fa02835d97fc220ba55}{EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60236251e550e233db4b7851a75f0e38}{EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fd747315627c7acd8a870c8d743930}{EXTI\+\_\+\+PR1\+\_\+\+PIF21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60236251e550e233db4b7851a75f0e38}{EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764a4e5b37f0049282640e2403f087b}{EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38d3b54143cc4f9f82d2f6ee80b8a298}{EXTI\+\_\+\+PR1\+\_\+\+PIF22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764a4e5b37f0049282640e2403f087b}{EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5a77dd09d7fa76872ee1ade6a5b324}{EXTI\+\_\+\+PR1\+\_\+\+PIF29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442bc3a5bf64dc8d64f6ac55f8b93bf0}{EXTI\+\_\+\+PR1\+\_\+\+PIF29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5a77dd09d7fa76872ee1ade6a5b324}{EXTI\+\_\+\+PR1\+\_\+\+PIF29\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5474be5e519a70c8c5d026c5044263e6}{EXTI\+\_\+\+PR1\+\_\+\+PIF30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae88a093a54c94ab2516d055a8c07b623}{EXTI\+\_\+\+PR1\+\_\+\+PIF30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5474be5e519a70c8c5d026c5044263e6}{EXTI\+\_\+\+PR1\+\_\+\+PIF30\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8927317f60c6293a8e825d8992026944}{EXTI\+\_\+\+PR1\+\_\+\+PIF31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d4f3856b1e432a212e56662480a004}{EXTI\+\_\+\+PR1\+\_\+\+PIF31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8927317f60c6293a8e825d8992026944}{EXTI\+\_\+\+PR1\+\_\+\+PIF31\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8135a63f1099eb607872249ecec558f6}{EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ef7117f4a02d3b0091032e2333ab90}{EXTI\+\_\+\+IMR2\+\_\+\+IM32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8135a63f1099eb607872249ecec558f6}{EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5211c6c9f8b28b3f1f6a6b970f42dd}{EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fdeeaf7fc1d77abd9d973a14fda650b}{EXTI\+\_\+\+IMR2\+\_\+\+IM33}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5211c6c9f8b28b3f1f6a6b970f42dd}{EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca63ef9908faf98055e62f00ae63e69}{EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc35e911e950e87830b0ce7696168204}{EXTI\+\_\+\+IMR2\+\_\+\+IM34}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca63ef9908faf98055e62f00ae63e69}{EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf11b2e818a950f14e5dfe043ee8a232a}{EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ecc8d0d6db5a9d9e08d5274c45e726}{EXTI\+\_\+\+IMR2\+\_\+\+IM35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf11b2e818a950f14e5dfe043ee8a232a}{EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2905395fde4979edbdb70ade62ad7007}{EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff7a2fb9c4f2232f5603f45091a7031f}{EXTI\+\_\+\+IMR2\+\_\+\+IM36}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2905395fde4979edbdb70ade62ad7007}{EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd53ce59460d42263711b46c0113e8aa}{EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee539b1022ffcdc64430836c8102952f}{EXTI\+\_\+\+IMR2\+\_\+\+IM37}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd53ce59460d42263711b46c0113e8aa}{EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde171be889b878c3c36daddb0b609e4}{EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c7613cc983adec4e575946d914be50}{EXTI\+\_\+\+IMR2\+\_\+\+IM38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde171be889b878c3c36daddb0b609e4}{EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01f1bba74aa64b4917a33766af2f16}{EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4371e2b61ed9855d2734bd776ab51d11}{EXTI\+\_\+\+IMR2\+\_\+\+IM39}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01f1bba74aa64b4917a33766af2f16}{EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadde7db2e9d42166c0cf70adb925fdf1}{EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b744cf5e04782ac8db717beb36ab29}{EXTI\+\_\+\+IMR2\+\_\+\+IM40}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadde7db2e9d42166c0cf70adb925fdf1}{EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9813ab957489edca6c820fcf5578fc4}{EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51012414cd624d994e865812f41d}{EXTI\+\_\+\+IMR2\+\_\+\+IM41}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9813ab957489edca6c820fcf5578fc4}{EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1273d25d90703ebdd1fc7a69aaf9edf6}{EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad31a05f853e119cbe46098f24b4e3356}{EXTI\+\_\+\+IMR2\+\_\+\+IM42}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1273d25d90703ebdd1fc7a69aaf9edf6}{EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a9736ea3bf615cbc74991a73aa7859}{EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeac58f586011ddbcf64ed6ea965e7a1}{EXTI\+\_\+\+IMR2\+\_\+\+IM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a9736ea3bf615cbc74991a73aa7859}{EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79208c18aeb1348306879f2c62af8789}{EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26be1e9bacf99f2be09c5d0585dedabc}{EXTI\+\_\+\+EMR2\+\_\+\+EM32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79208c18aeb1348306879f2c62af8789}{EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad632598dd075dfc900f7c3d61bb71546}{EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77ca88e9cf602a79086c1cc0a623f95}{EXTI\+\_\+\+EMR2\+\_\+\+EM33}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad632598dd075dfc900f7c3d61bb71546}{EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59732ecb1dad1e5ded2cfe730b5f312e}{EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21b27e9d6e3192dae8d5a0a84abe48f8}{EXTI\+\_\+\+EMR2\+\_\+\+EM34}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59732ecb1dad1e5ded2cfe730b5f312e}{EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9f29c7c664f6abc3a3aff40bf30c00}{EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb772d3c4f30b6a502d70d94ebd1169b}{EXTI\+\_\+\+EMR2\+\_\+\+EM35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9f29c7c664f6abc3a3aff40bf30c00}{EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd8bfa75055b903ba2fff6b3adaee28}{EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e09492cbf666e5361156993c5288c6}{EXTI\+\_\+\+EMR2\+\_\+\+EM36}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd8bfa75055b903ba2fff6b3adaee28}{EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811c656c535a87a63990f61153ee0ab1}{EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86904cef72908be8734827f2754c48ee}{EXTI\+\_\+\+EMR2\+\_\+\+EM37}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811c656c535a87a63990f61153ee0ab1}{EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c705cbbe1d8b65795ae7980ba3a02b8}{EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dd58e4f519d31dd9ed5681416d634e}{EXTI\+\_\+\+EMR2\+\_\+\+EM38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c705cbbe1d8b65795ae7980ba3a02b8}{EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b256d30e548f0489a7004a94059e00}{EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575cb0d294b49be5f29bdb33c78b4526}{EXTI\+\_\+\+EMR2\+\_\+\+EM39}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b256d30e548f0489a7004a94059e00}{EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5baa73acf603fd591509eed18071119}{EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958a4f93f24776530a4080d0d7c25506}{EXTI\+\_\+\+EMR2\+\_\+\+EM40}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5baa73acf603fd591509eed18071119}{EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga946543a8d574b49990b80de7df079e3f}{EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cfc7d5abb44a46100dce82cfba0b8d8}{EXTI\+\_\+\+EMR2\+\_\+\+EM41}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga946543a8d574b49990b80de7df079e3f}{EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae632916bf19837606c24b4512f05fb96}{EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89fa11590cbcc08098aa489264547e2}{EXTI\+\_\+\+EMR2\+\_\+\+EM42}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae632916bf19837606c24b4512f05fb96}{EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b3f5fe087e155f87fc6c786a2e58e6}{EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284f9c90df0546f54d5b5f472a8a7e02}{EXTI\+\_\+\+EMR2\+\_\+\+EM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b3f5fe087e155f87fc6c786a2e58e6}{EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+RT32\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd82ec6c9be3cbeeaaa32591922cbfd7}{EXTI\+\_\+\+RTSR2\+\_\+\+RT32\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT32\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef6c7bf79e429d2cb9782f7d74b399a0}{EXTI\+\_\+\+RTSR2\+\_\+\+RT32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd82ec6c9be3cbeeaaa32591922cbfd7}{EXTI\+\_\+\+RTSR2\+\_\+\+RT32\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+RT33\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c209e8ab63dfdf35b3c60a7d89fb088}{EXTI\+\_\+\+RTSR2\+\_\+\+RT33\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT33\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed03569974b3d57c34ecbd55beac3925}{EXTI\+\_\+\+RTSR2\+\_\+\+RT33}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c209e8ab63dfdf35b3c60a7d89fb088}{EXTI\+\_\+\+RTSR2\+\_\+\+RT33\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f1cea3f389c5e9178548287933a371}{EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679c525ada9c4c7e8132a05d46087859}{EXTI\+\_\+\+RTSR2\+\_\+\+RT38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f1cea3f389c5e9178548287933a371}{EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+RT39\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3f742e80e589b05168ceaa1e9311a6}{EXTI\+\_\+\+RTSR2\+\_\+\+RT39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT39\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga745f83767690b98f397f155ba82eae6f}{EXTI\+\_\+\+RTSR2\+\_\+\+RT39}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3f742e80e589b05168ceaa1e9311a6}{EXTI\+\_\+\+RTSR2\+\_\+\+RT39\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac66c157adabcaa8b3880dff46d41161}{EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099ea918f2bc38cb6501ee204517b4f9}{EXTI\+\_\+\+RTSR2\+\_\+\+RT40}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac66c157adabcaa8b3880dff46d41161}{EXTI\+\_\+\+RTSR2\+\_\+\+RT40\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b8c08560df1d8ee17f0ea17f071398}{EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba08351a3fbaeef8524d222029577741}{EXTI\+\_\+\+RTSR2\+\_\+\+RT41}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b8c08560df1d8ee17f0ea17f071398}{EXTI\+\_\+\+RTSR2\+\_\+\+RT41\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+FT32\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73076cc53df8fc6eba69992e8b95ae33}{EXTI\+\_\+\+FTSR2\+\_\+\+FT32\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT32\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9143692755798fa5085a40b8004c37}{EXTI\+\_\+\+FTSR2\+\_\+\+FT32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73076cc53df8fc6eba69992e8b95ae33}{EXTI\+\_\+\+FTSR2\+\_\+\+FT32\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+FT33\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6150270cc1ce4ebebe4e70a61c7443}{EXTI\+\_\+\+FTSR2\+\_\+\+FT33\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT33\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca47a173010a050533436cda848928e}{EXTI\+\_\+\+FTSR2\+\_\+\+FT33}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6150270cc1ce4ebebe4e70a61c7443}{EXTI\+\_\+\+FTSR2\+\_\+\+FT33\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd90787a2a6cc644abe64bad6361f6b}{EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c071cec097857d6d3599bf743079d95}{EXTI\+\_\+\+FTSR2\+\_\+\+FT38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd90787a2a6cc644abe64bad6361f6b}{EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+FT39\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f39c491d5794845a40291f8d1794269}{EXTI\+\_\+\+FTSR2\+\_\+\+FT39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT39\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22741057adc4290a944b1878d574dea5}{EXTI\+\_\+\+FTSR2\+\_\+\+FT39}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f39c491d5794845a40291f8d1794269}{EXTI\+\_\+\+FTSR2\+\_\+\+FT39\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32d0219507e06f14f69d33e98d7094e}{EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga567c3d8c911042f9d04898c2fe64a9a7}{EXTI\+\_\+\+FTSR2\+\_\+\+FT40}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32d0219507e06f14f69d33e98d7094e}{EXTI\+\_\+\+FTSR2\+\_\+\+FT40\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec101b7c7a560dd36a3b589decab121e}{EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb19ad0a720676ed1d5d58350b377c42}{EXTI\+\_\+\+FTSR2\+\_\+\+FT41}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec101b7c7a560dd36a3b589decab121e}{EXTI\+\_\+\+FTSR2\+\_\+\+FT41\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWI32\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e4640bd48bc5873ab3f73f741d0a8b}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI32\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI32\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1b71aad6b7bed7cda0627e802726d9}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e4640bd48bc5873ab3f73f741d0a8b}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI32\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWI33\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3afa43ac3c1798b88c7b1a2330da1fe4}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI33\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI33\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b71576bf58c81435ac045fb1a3c9e1f}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI33}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3afa43ac3c1798b88c7b1a2330da1fe4}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI33\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae82ea58896cefab56738cfd0463a8ca7}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga538446209596aff09cf19a23806ffc1b}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae82ea58896cefab56738cfd0463a8ca7}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWI39\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4c9ab027865107471f4fa2598a41c4}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI39\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355d38cde6acc864bf513b4aa23744f0}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI39}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4c9ab027865107471f4fa2598a41c4}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI39\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1b897227d23703208fda757052a4d3}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9734bb4989a9f9a42240f6cd6fe3eeca}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI40}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1b897227d23703208fda757052a4d3}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI40\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e9a5c8cc00bf3e483b25f5494b8bcd}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c00468d7aaca62c9c0175c7ff954c41}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI41}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e9a5c8cc00bf3e483b25f5494b8bcd}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI41\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PIF32\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818f24e7eea9b5a1eb088fcea6734991}{EXTI\+\_\+\+PR2\+\_\+\+PIF32\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF32\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6d8ed5f0b321f825cf7e8cb67ec216}{EXTI\+\_\+\+PR2\+\_\+\+PIF32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818f24e7eea9b5a1eb088fcea6734991}{EXTI\+\_\+\+PR2\+\_\+\+PIF32\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PIF33\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6514d69e15d6130b6fd21225fe79fc98}{EXTI\+\_\+\+PR2\+\_\+\+PIF33\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF33\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6203ce021fa4c41bdcf074b7e6afad71}{EXTI\+\_\+\+PR2\+\_\+\+PIF33}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6514d69e15d6130b6fd21225fe79fc98}{EXTI\+\_\+\+PR2\+\_\+\+PIF33\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga794937f66865dc3fb190218e6bc699ae}{EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fa96add686bac9aed047fa0549fc8d}{EXTI\+\_\+\+PR2\+\_\+\+PIF38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga794937f66865dc3fb190218e6bc699ae}{EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PIF39\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga568937f118b34463817af71137cb1d8e}{EXTI\+\_\+\+PR2\+\_\+\+PIF39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF39\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab36cbaf8c2e7474506b51c6eb778f6c2}{EXTI\+\_\+\+PR2\+\_\+\+PIF39}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga568937f118b34463817af71137cb1d8e}{EXTI\+\_\+\+PR2\+\_\+\+PIF39\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6840ae47ead7b0ff5ab9bfe5bc6c3df8}{EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe89983ca5f785f8a6cd0350b1043733}{EXTI\+\_\+\+PR2\+\_\+\+PIF40}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6840ae47ead7b0ff5ab9bfe5bc6c3df8}{EXTI\+\_\+\+PR2\+\_\+\+PIF40\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c18d43ecfc2fef3e98e0ff11bb5551}{EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a67f04de66f18824a79d22b62e4bc3a}{EXTI\+\_\+\+PR2\+\_\+\+PIF41}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c18d43ecfc2fef3e98e0ff11bb5551}{EXTI\+\_\+\+PR2\+\_\+\+PIF41\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcab37ec9341cff7c0fbc72c0ee04b1}{FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ec28cb71c50f653c6acfef69726b60}{FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcab37ec9341cff7c0fbc72c0ee04b1}{FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga942eba41281720823ef202a5bf985654}{FDCAN\+\_\+\+CREL\+\_\+\+DAY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ec28cb71c50f653c6acfef69726b60}{FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab65e56a98884ba5d94d836433aced2bf}{FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e37c0582be7393a5f261a1f08f2deb}{FDCAN\+\_\+\+CREL\+\_\+\+MON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab65e56a98884ba5d94d836433aced2bf}{FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d352ec08e6ce056bcd0a10d769b546a}{FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4b0d14097c66a9ae96897d4dcfd78b}{FDCAN\+\_\+\+CREL\+\_\+\+YEAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d352ec08e6ce056bcd0a10d769b546a}{FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8476d85404d4e165b7a8d3198ee4a4}{FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bc3ff922a5c4b395332e63f5fef6748}{FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8476d85404d4e165b7a8d3198ee4a4}{FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c48229189c779b634512a624f9ec2a}{FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205e9b4340fe3994be47ded88ea5383d}{FDCAN\+\_\+\+CREL\+\_\+\+STEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c48229189c779b634512a624f9ec2a}{FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c639d4d8b93962f184ad62c1dede52c}{FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ed8ccaa70f9826f4094c6485570d80}{FDCAN\+\_\+\+CREL\+\_\+\+REL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c639d4d8b93962f184ad62c1dede52c}{FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac90534f62599b973de69dff1f058c60b}{FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a2e07e6b1a4b6d406f3791aab7eb924}{FDCAN\+\_\+\+ENDN\+\_\+\+ETV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac90534f62599b973de69dff1f058c60b}{FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8db8b6596e34056b0bbe5f2d308b4d}{FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafceac9d7904cdf247b5a0606ec39fc04}{FDCAN\+\_\+\+DBTP\+\_\+\+DSJW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8db8b6596e34056b0bbe5f2d308b4d}{FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f77f099eebcc8ecb62c71042923ccf}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8761beefc4b80700c6093511c5ac5cda}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f77f099eebcc8ecb62c71042923ccf}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc02818a7162fd569299c454d519d73}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf52c6e018ebcec74d009b55aaf683515}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc02818a7162fd569299c454d519d73}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14b94ac657e2a0de34fd4f135dbd439}{FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99db0e1109ea478f0109268d0311894}{FDCAN\+\_\+\+DBTP\+\_\+\+DBRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14b94ac657e2a0de34fd4f135dbd439}{FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f176e568275b1b4fac05a9297064630}{FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a082490fbcfbab57e687f2595f835c8}{FDCAN\+\_\+\+DBTP\+\_\+\+TDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f176e568275b1b4fac05a9297064630}{FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d6094b7b867da4b23ae3f31689bea9b}{FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8c24a62b32ef44cfe059eb7cdb1323}{FDCAN\+\_\+\+TEST\+\_\+\+LBCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d6094b7b867da4b23ae3f31689bea9b}{FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459774e1a5f8a7f76969758d75285ed4}{FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691e7cf8de33362ca876a9309a354cf0}{FDCAN\+\_\+\+TEST\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459774e1a5f8a7f76969758d75285ed4}{FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08da2ca2ffacdac33c29b9cd2954b876}{FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4830e91aebadd986ccb1ed647fe6ecc4}{FDCAN\+\_\+\+TEST\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08da2ca2ffacdac33c29b9cd2954b876}{FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043bfb8b2e4b3a22536c52f0c062e097}{FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355931d9ee552a747d6dab900d1e1487}{FDCAN\+\_\+\+RWD\+\_\+\+WDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043bfb8b2e4b3a22536c52f0c062e097}{FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga864bde6595b7db29d75e5ba0f5c451f7}{FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcfc165769f975287051aff69e614fdf}{FDCAN\+\_\+\+RWD\+\_\+\+WDV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga864bde6595b7db29d75e5ba0f5c451f7}{FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8190575d4d8995cc69f8661c58359b4}{FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeade6d80e98b239f9e95a4bbec6ee4d3}{FDCAN\+\_\+\+CCCR\+\_\+\+INIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8190575d4d8995cc69f8661c58359b4}{FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061b303673d00b658828f03a04a9da03}{FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00d57a7bfb12e5585af3f2878fb74b5}{FDCAN\+\_\+\+CCCR\+\_\+\+CCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061b303673d00b658828f03a04a9da03}{FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c8b0829ca0ac4aa20764344f1b0c4d2}{FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700df15e9d5d423061b4c573e4fd9242}{FDCAN\+\_\+\+CCCR\+\_\+\+ASM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c8b0829ca0ac4aa20764344f1b0c4d2}{FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8cadc846e59751e65f189252a0ee2ce}{FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2587ddbcc836a078a0c473d701fcb632}{FDCAN\+\_\+\+CCCR\+\_\+\+CSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8cadc846e59751e65f189252a0ee2ce}{FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85b59e4888c0e1166af4ed88aaa35975}{FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46fca26a90e85642dbcf8efcb1eef683}{FDCAN\+\_\+\+CCCR\+\_\+\+CSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85b59e4888c0e1166af4ed88aaa35975}{FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c7ddc2b93c78e0ba63fb027c9e56c6}{FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1123922b6065757abd2173b00fcb3d2f}{FDCAN\+\_\+\+CCCR\+\_\+\+MON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c7ddc2b93c78e0ba63fb027c9e56c6}{FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627545ac016fd5752c9dfef04add32ed}{FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3235c51c43cbc04bbce7293d6ce0634}{FDCAN\+\_\+\+CCCR\+\_\+\+DAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627545ac016fd5752c9dfef04add32ed}{FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930bd4082dc97b6ac2d08e3d2baa0467}{FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad473a357d553ca3a77202a3479002718}{FDCAN\+\_\+\+CCCR\+\_\+\+TEST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930bd4082dc97b6ac2d08e3d2baa0467}{FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2feb3d7d76456a71af443a0fb074aac8}{FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cc1a1588c0bdb162fa474a29b136a7}{FDCAN\+\_\+\+CCCR\+\_\+\+FDOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2feb3d7d76456a71af443a0fb074aac8}{FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b81b4ba18283afe510b1ba76d98480d}{FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf190f325dbe1fbdf1d06bea68ade9d1}{FDCAN\+\_\+\+CCCR\+\_\+\+BRSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b81b4ba18283afe510b1ba76d98480d}{FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621d6703f3e7eb4ea7d47a5bcb44723}{FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52d8bce9510c6490106b01195f51294}{FDCAN\+\_\+\+CCCR\+\_\+\+PXHD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621d6703f3e7eb4ea7d47a5bcb44723}{FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84ea65d1532b73f6b35643f1c23349d}{FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae280e199543f9f319b3b229fa95f8c87}{FDCAN\+\_\+\+CCCR\+\_\+\+EFBI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84ea65d1532b73f6b35643f1c23349d}{FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2f1444b3527f6ff3f720d0bd776519}{FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7052d2db7bc6cab60c20d61f7bf5d7a5}{FDCAN\+\_\+\+CCCR\+\_\+\+TXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2f1444b3527f6ff3f720d0bd776519}{FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e3382701b498532aa2fcc9d54bd0559}{FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd74eec2b20848330849f30565e442b}{FDCAN\+\_\+\+CCCR\+\_\+\+NISO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e3382701b498532aa2fcc9d54bd0559}{FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff00b53305608b07defcf166f977a63}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8086f3f0053e20c85fc61fe0b0b1c561}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff00b53305608b07defcf166f977a63}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa18bcf7700e5101152fa9573e7e23459}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dd2e539307cd105544c057b4900d282}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa18bcf7700e5101152fa9573e7e23459}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafac5b11236690d97b5eb3b3d88f82552}{FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1044d7f6c90feb028330a9e975ac2ad}{FDCAN\+\_\+\+NBTP\+\_\+\+NBRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafac5b11236690d97b5eb3b3d88f82552}{FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab2ac8a4f1d5ab87908b0cfb011b669}{FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16065f72b556daac7817e6aa12ea078b}{FDCAN\+\_\+\+NBTP\+\_\+\+NSJW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab2ac8a4f1d5ab87908b0cfb011b669}{FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8827c6a61986003feda03e976cbdc7bb}{FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1397e12cc63e65a22538cfb31a75da45}{FDCAN\+\_\+\+TSCC\+\_\+\+TSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8827c6a61986003feda03e976cbdc7bb}{FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac1d4e465e992ea650b9a9e9356888c}{FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9f62ba8ca0aa2f0ca73bebfbaf1960}{FDCAN\+\_\+\+TSCC\+\_\+\+TCP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac1d4e465e992ea650b9a9e9356888c}{FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef868ff508b912d5b8f951bd0761036}{FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f0339c8a02c1b9cd404e075ae1c855}{FDCAN\+\_\+\+TSCV\+\_\+\+TSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef868ff508b912d5b8f951bd0761036}{FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764daee31666e63dd91258e90c1ed11a}{FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf901d97175833f1217365677249fb4b6}{FDCAN\+\_\+\+TOCC\+\_\+\+ETOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764daee31666e63dd91258e90c1ed11a}{FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0963c6406d566620c1416d3574be95}{FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9502350da7f4026628a04513ec1921}{FDCAN\+\_\+\+TOCC\+\_\+\+TOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0963c6406d566620c1416d3574be95}{FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9abfa8ab35f6624765569af937d211}{FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12036d8787e32d1c87e699d70749ea2d}{FDCAN\+\_\+\+TOCC\+\_\+\+TOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9abfa8ab35f6624765569af937d211}{FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe53a6550149e393ea0f36d167b3e2d}{FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f201e1b1b394df1628323b9f1debdc6}{FDCAN\+\_\+\+TOCV\+\_\+\+TOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe53a6550149e393ea0f36d167b3e2d}{FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15cee922e17c348911acf94e695ed278}{FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb5e046e47e37ee5025f73dff10d878f}{FDCAN\+\_\+\+ECR\+\_\+\+TEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15cee922e17c348911acf94e695ed278}{FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abe410a73ed2f5b1623fa54c000a963}{FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2460fe4cded254c761a5468edb74875c}{FDCAN\+\_\+\+ECR\+\_\+\+REC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abe410a73ed2f5b1623fa54c000a963}{FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd36d32e2e7a25b1d9e66f90636d75d}{FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f2059b5fed67580818fbe56b1977dd}{FDCAN\+\_\+\+ECR\+\_\+\+RP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd36d32e2e7a25b1d9e66f90636d75d}{FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e61d9db4b2eadfbc2aaffc87c510bad}{FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea324ce5f3b233b43e015bc92c475d0}{FDCAN\+\_\+\+ECR\+\_\+\+CEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e61d9db4b2eadfbc2aaffc87c510bad}{FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0035de249e645a1f00df6b591ee38581}{FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c06600087d3f3136f9b5d65fae2fc0a}{FDCAN\+\_\+\+PSR\+\_\+\+LEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0035de249e645a1f00df6b591ee38581}{FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13d74d669701a30f52447c49d442c63}{FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5201853d8e9341f9cb6b87c3fd2b00fc}{FDCAN\+\_\+\+PSR\+\_\+\+ACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13d74d669701a30f52447c49d442c63}{FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eab3ead3d925047da61391efa1d19ed}{FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc671f4565aa589c2f14a7de672f0d0}{FDCAN\+\_\+\+PSR\+\_\+\+EP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eab3ead3d925047da61391efa1d19ed}{FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80a6ae3dc8c5a3ff34b6e8121aaf462}{FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e98126aa894edbbc5138db530d44091}{FDCAN\+\_\+\+PSR\+\_\+\+EW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80a6ae3dc8c5a3ff34b6e8121aaf462}{FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2503b57fa01c5d1733c6c9fac838a386}{FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga529a57880b20709e6b7935d56d0ced2f}{FDCAN\+\_\+\+PSR\+\_\+\+BO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2503b57fa01c5d1733c6c9fac838a386}{FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1677b138fd389c0fec5290d39f63d17}{FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1eadf7371b83bf492b5ad5f40eb1ab}{FDCAN\+\_\+\+PSR\+\_\+\+DLEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1677b138fd389c0fec5290d39f63d17}{FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090e8259e020c6569eb3aeda13a7cd82}{FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffb8e6819b20a2b7591c601552a82d58}{FDCAN\+\_\+\+PSR\+\_\+\+RESI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090e8259e020c6569eb3aeda13a7cd82}{FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff43eb32a72d2cea0d5fef1573145300}{FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcaf5cc26528e07816af77b89db480e6}{FDCAN\+\_\+\+PSR\+\_\+\+RBRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff43eb32a72d2cea0d5fef1573145300}{FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5221632af1def12a954bb5b49e16a8}{FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b5d94131afc71117901cd6cd6bb1aa}{FDCAN\+\_\+\+PSR\+\_\+\+REDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5221632af1def12a954bb5b49e16a8}{FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3af80934009ba8c0ccbecc8919e4caa}{FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ac470ebad86ce4025dad1844cef1ab}{FDCAN\+\_\+\+PSR\+\_\+\+PXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3af80934009ba8c0ccbecc8919e4caa}{FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7affb2a1eba9934850d46e3adb1d5b28}{FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40144434ce756058d8d7ffa6ca81c80}{FDCAN\+\_\+\+PSR\+\_\+\+TDCV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7affb2a1eba9934850d46e3adb1d5b28}{FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a47e232c9fe47be89490088ccf34fd}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f9e0077357519563dafde8dad76306}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a47e232c9fe47be89490088ccf34fd}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578d8ea4e3060d7d99fe89436317d44f}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e8018b7512c713191312f2e03f9984}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578d8ea4e3060d7d99fe89436317d44f}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a31adb1e071b619afc83663fb1df6d}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5a660c4d606ee1fb06953b92d1cc61}{FDCAN\+\_\+\+IR\+\_\+\+RF0N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a31adb1e071b619afc83663fb1df6d}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7f29c3b4b09d1b4bec160aa87b1e0b}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111c632e9469edaceacbdcbdeb1234e3}{FDCAN\+\_\+\+IR\+\_\+\+RF0F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7f29c3b4b09d1b4bec160aa87b1e0b}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dfdc4424d8e74bb8f2233ed76f4e41}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39153fb13dc31aa5ecf9be76a3738f4a}{FDCAN\+\_\+\+IR\+\_\+\+RF0L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dfdc4424d8e74bb8f2233ed76f4e41}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c488812a90e5128492c8c56c6f226a8}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e91f5d9a4af3e8d20589a6fbd4e63b}{FDCAN\+\_\+\+IR\+\_\+\+RF1N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c488812a90e5128492c8c56c6f226a8}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814b6f507557125a2832e306cfd69a0f}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ae9116ccc20163d38b76af265fff087}{FDCAN\+\_\+\+IR\+\_\+\+RF1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814b6f507557125a2832e306cfd69a0f}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7048b69e4ae84792f623ad2adae3f7}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933674bca9b409d0796faf858a46fffa}{FDCAN\+\_\+\+IR\+\_\+\+RF1L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7048b69e4ae84792f623ad2adae3f7}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6370b6710d5580bfe650cbc08b4d6008}{FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58ddf14d720a10ba6e27b672e1dddcc}{FDCAN\+\_\+\+IR\+\_\+\+HPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6370b6710d5580bfe650cbc08b4d6008}{FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee38a89924be334ef8eb167762f4680c}{FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ffb2b7db2bc90da9242c938b322619b}{FDCAN\+\_\+\+IR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee38a89924be334ef8eb167762f4680c}{FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8549f13304dff7c8ee1c67e1042a2b1e}{FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb80ab754cc4a13482cc50c4cdf7494c}{FDCAN\+\_\+\+IR\+\_\+\+TCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8549f13304dff7c8ee1c67e1042a2b1e}{FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30a27a7a716db72eae778bee6d319a}{FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44667bb13b598a3a825f7f22ee738c5c}{FDCAN\+\_\+\+IR\+\_\+\+TFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30a27a7a716db72eae778bee6d319a}{FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aeb088a064de8362540293af551db75}{FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3450cfec670fce37b5fc78b0bdf7070}{FDCAN\+\_\+\+IR\+\_\+\+TEFN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aeb088a064de8362540293af551db75}{FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d71201a76250037798d9b33f9e4aa9}{FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9886c4a8c7fba9bd7f14f013c89310}{FDCAN\+\_\+\+IR\+\_\+\+TEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d71201a76250037798d9b33f9e4aa9}{FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd7fcb0d6600a3c1d13ccfe1251603e}{FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc1ee31672684719185b18c99ceb59b}{FDCAN\+\_\+\+IR\+\_\+\+TEFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd7fcb0d6600a3c1d13ccfe1251603e}{FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga420251cd7c47812e9f53681ac8b2de4c}{FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad828d12f9fb7c1149c31bde76bcc02e2}{FDCAN\+\_\+\+IR\+\_\+\+TSW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga420251cd7c47812e9f53681ac8b2de4c}{FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645fd4f65c4bb08da1f11cfa76710d4d}{FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b963568750114955901acbdf4c2c4b}{FDCAN\+\_\+\+IR\+\_\+\+MRAF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645fd4f65c4bb08da1f11cfa76710d4d}{FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cf0d4ef72fbcf2a32d31399993f394}{FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebb06125907d9e7149acdb55a5596d7}{FDCAN\+\_\+\+IR\+\_\+\+TOO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cf0d4ef72fbcf2a32d31399993f394}{FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90f7d72693ffd3f897641556f3cecbc}{FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05abd995084bb6d07cb76e49bc2e78d}{FDCAN\+\_\+\+IR\+\_\+\+ELO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90f7d72693ffd3f897641556f3cecbc}{FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2a0bddb9d6f8db3f0c01be48ce3405}{FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf882aadf7e4ae4b2b7c2018e88fd694a}{FDCAN\+\_\+\+IR\+\_\+\+EP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2a0bddb9d6f8db3f0c01be48ce3405}{FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744b9c4ad096023ca2d7c95c31b6332c}{FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281ca7111a03bdffc49fe79d0236ba70}{FDCAN\+\_\+\+IR\+\_\+\+EW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744b9c4ad096023ca2d7c95c31b6332c}{FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045bca95c52481d2621d944e8e0c3bc5}{FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5804bebe59637846ab0da7676704a5cf}{FDCAN\+\_\+\+IR\+\_\+\+BO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045bca95c52481d2621d944e8e0c3bc5}{FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4155b535f041ef4e376e1d1cc066ca7}{FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa405e31666414196e19303ad5d5d0dff}{FDCAN\+\_\+\+IR\+\_\+\+WDI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4155b535f041ef4e376e1d1cc066ca7}{FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4295265176a54be4c163fe96bbd41cc5}{FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf46ee7beef1996fe2224a47e3b78fac}{FDCAN\+\_\+\+IR\+\_\+\+PEA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4295265176a54be4c163fe96bbd41cc5}{FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84448b189fa7ab96d98815edff3834e3}{FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d9b59609e837e44568703e82a1862b}{FDCAN\+\_\+\+IR\+\_\+\+PED}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84448b189fa7ab96d98815edff3834e3}{FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8778d266d9f02133f304ecedb64507}{FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f7c2aad0660709975e5520ba73c97f4}{FDCAN\+\_\+\+IR\+\_\+\+ARA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8778d266d9f02133f304ecedb64507}{FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7728139dc8cacdd89dd7b0e78362da06}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45abbe5520704c14e1e83dc220d8c1d7}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7728139dc8cacdd89dd7b0e78362da06}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2201d6cfdfdac3ab91c0a6d42ac37b95}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cb912c4e4bb301e208b8d992619a54}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2201d6cfdfdac3ab91c0a6d42ac37b95}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d13dec720bf1d6b8c10982a834a9fc}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ce22701b75116cc3b3080c4c14927a}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d13dec720bf1d6b8c10982a834a9fc}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172cfc6efcca79c4d825747b7fc2a98d}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f005d443a4e9a70f3db3d57b772216}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172cfc6efcca79c4d825747b7fc2a98d}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258288ba5138e6fdb42469aa33a6a38b}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga057480249180cc1f4154935cae0ba295}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258288ba5138e6fdb42469aa33a6a38b}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2dc866bc9b96dc95ff656e553abee5}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ea15af4c8312361fb17bb0092416d4}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2dc866bc9b96dc95ff656e553abee5}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0196e52bd2f705e2293738d7c12334}{FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15325966d03c8f3328e58198652450c6}{FDCAN\+\_\+\+IE\+\_\+\+HPME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0196e52bd2f705e2293738d7c12334}{FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7400e5573ab6cf0767101883f4a8560b}{FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77a595323d4025fbcc0364050c7583c1}{FDCAN\+\_\+\+IE\+\_\+\+TCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7400e5573ab6cf0767101883f4a8560b}{FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c076ec42f3e4369ff173cfbd6e8e448}{FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7dda7f5f43ad282cf19dfd7777ec79e}{FDCAN\+\_\+\+IE\+\_\+\+TCFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c076ec42f3e4369ff173cfbd6e8e448}{FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e29c34ca303dbe057c9ca5ad6829e9}{FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68820fb930d7795b2d342466f3f7305e}{FDCAN\+\_\+\+IE\+\_\+\+TFEE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e29c34ca303dbe057c9ca5ad6829e9}{FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d29fe1e8de0a4a32953bbfd2365a2f}{FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf23c455bfbcd39b2712d1f2dcd2e631}{FDCAN\+\_\+\+IE\+\_\+\+TEFNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d29fe1e8de0a4a32953bbfd2365a2f}{FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca93f5a09fc472d5fea0b08ec6ffd52}{FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb96721359b121cc681e7a7349f347a4}{FDCAN\+\_\+\+IE\+\_\+\+TEFFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca93f5a09fc472d5fea0b08ec6ffd52}{FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad029b09fe28bed53e9282142d9804f6}{FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24248b18a105fa0c4edecc8c570ae593}{FDCAN\+\_\+\+IE\+\_\+\+TEFLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad029b09fe28bed53e9282142d9804f6}{FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48957fe5e12179051e30e3df6f3db8b}{FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe6fac48f59c071edc9f5a9159dd08e}{FDCAN\+\_\+\+IE\+\_\+\+TSWE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48957fe5e12179051e30e3df6f3db8b}{FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2e933a8d2f0f92a5e6267f535efc75}{FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5141a46e9ea007b5af7e495b59bf81}{FDCAN\+\_\+\+IE\+\_\+\+MRAFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2e933a8d2f0f92a5e6267f535efc75}{FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5d7a464a166f93bb0f169a68e0997c}{FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61825988ce1e42213a2f0485cf01cda5}{FDCAN\+\_\+\+IE\+\_\+\+TOOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5d7a464a166f93bb0f169a68e0997c}{FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f65015b4366626cc6fe83005e3c6e24}{FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c966d64f4cf50751ff2ee35fb369cd8}{FDCAN\+\_\+\+IE\+\_\+\+ELOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f65015b4366626cc6fe83005e3c6e24}{FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9be17dd24bf60ed3bf5c132a05f1baa}{FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74620ccb030f51119ca1ff6ac21eea6d}{FDCAN\+\_\+\+IE\+\_\+\+EPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9be17dd24bf60ed3bf5c132a05f1baa}{FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab10c27331b6b1d84f9aea7f586e841ea}{FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5964dc3614cdfd621c1c313eda74e659}{FDCAN\+\_\+\+IE\+\_\+\+EWE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab10c27331b6b1d84f9aea7f586e841ea}{FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa1a6f8989a439c8e1ec1ea5290ca37}{FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71eb779406df134f037fd88bb67a0af4}{FDCAN\+\_\+\+IE\+\_\+\+BOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa1a6f8989a439c8e1ec1ea5290ca37}{FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84d6acb6ad3374d632ea402d5512ea0d}{FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60cf95bb84d031f1466d975ecc7282c}{FDCAN\+\_\+\+IE\+\_\+\+WDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84d6acb6ad3374d632ea402d5512ea0d}{FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d26fbcae80c0f0e60a9a91e118b3c6}{FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c290b9a2675be31cb94aa3e7d486975}{FDCAN\+\_\+\+IE\+\_\+\+PEAE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d26fbcae80c0f0e60a9a91e118b3c6}{FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33aa88027f12de7abb0c77ed5ca90a89}{FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa86c549e144a6701d05c3515de4255}{FDCAN\+\_\+\+IE\+\_\+\+PEDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33aa88027f12de7abb0c77ed5ca90a89}{FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112b7d9db79558ea711823caaf46d41f}{FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa248e6cba2cc4789de17289b77af8c}{FDCAN\+\_\+\+IE\+\_\+\+ARAE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112b7d9db79558ea711823caaf46d41f}{FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eac4a80673f7643a3cb3d560dc2f550}{FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f35659021a556f1539df65de17a1e94}{FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eac4a80673f7643a3cb3d560dc2f550}{FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO0\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f9ceca7461505795bbd64704d0b2c96}{FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7ee31fa83df2a25c49b83911d7f23}{FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f9ceca7461505795bbd64704d0b2c96}{FDCAN\+\_\+\+ILS\+\_\+\+RXFIFO1\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+SMSG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e69eb0d2712327afb2196039536301c}{FDCAN\+\_\+\+ILS\+\_\+\+SMSG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+SMSG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395ea4e405a6a3824cd4c50f5425ad89}{FDCAN\+\_\+\+ILS\+\_\+\+SMSG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e69eb0d2712327afb2196039536301c}{FDCAN\+\_\+\+ILS\+\_\+\+SMSG\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+TFERR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab867f5e0571562cf4255c4f163e4d9ac}{FDCAN\+\_\+\+ILS\+\_\+\+TFERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+TFERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4d4646d80ab6fc1e53a5f192df7178}{FDCAN\+\_\+\+ILS\+\_\+\+TFERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab867f5e0571562cf4255c4f163e4d9ac}{FDCAN\+\_\+\+ILS\+\_\+\+TFERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+MISC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb47e073245484aaf9c1397712bdf52e}{FDCAN\+\_\+\+ILS\+\_\+\+MISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+MISC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ab71c9f25f9c472add0375660e2819f}{FDCAN\+\_\+\+ILS\+\_\+\+MISC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb47e073245484aaf9c1397712bdf52e}{FDCAN\+\_\+\+ILS\+\_\+\+MISC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+BERR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2b704fc99b4941c4de838e907269cb}{FDCAN\+\_\+\+ILS\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a52eeef748c020798603f226bc9fdc5}{FDCAN\+\_\+\+ILS\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2b704fc99b4941c4de838e907269cb}{FDCAN\+\_\+\+ILS\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+PERR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae6ce5031bf9adc103b212106b816f57}{FDCAN\+\_\+\+ILS\+\_\+\+PERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+PERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca7f0e61d25c55150dcd079ac3d6e351}{FDCAN\+\_\+\+ILS\+\_\+\+PERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae6ce5031bf9adc103b212106b816f57}{FDCAN\+\_\+\+ILS\+\_\+\+PERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7411cb352e02ed61f276d9364e407e3d}{FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cbb107fea9e9699b2c7c08bd058bcf}{FDCAN\+\_\+\+ILE\+\_\+\+EINT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7411cb352e02ed61f276d9364e407e3d}{FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad445435647cf0e80f92d96ffa233e6e2}{FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7735fb131c2e841bd1768dcdc57e52d}{FDCAN\+\_\+\+ILE\+\_\+\+EINT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad445435647cf0e80f92d96ffa233e6e2}{FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXGFC\+\_\+\+RRFE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68828381cd3a2f7d158f9e18f0c24ae3}{FDCAN\+\_\+\+RXGFC\+\_\+\+RRFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafda1f7519944f08598ed739f1398c2b}{FDCAN\+\_\+\+RXGFC\+\_\+\+RRFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68828381cd3a2f7d158f9e18f0c24ae3}{FDCAN\+\_\+\+RXGFC\+\_\+\+RRFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXGFC\+\_\+\+RRFS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86778f25a50907fe96f5dd9191bba81}{FDCAN\+\_\+\+RXGFC\+\_\+\+RRFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+RRFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb07c5ee58d5bb89ae4b910aa3a0672}{FDCAN\+\_\+\+RXGFC\+\_\+\+RRFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86778f25a50907fe96f5dd9191bba81}{FDCAN\+\_\+\+RXGFC\+\_\+\+RRFS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXGFC\+\_\+\+ANFE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e80f619ec7774afc8f79fefbbd6c136}{FDCAN\+\_\+\+RXGFC\+\_\+\+ANFE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486d5f4dd1bc07c4bf1ed383905bb866}{FDCAN\+\_\+\+RXGFC\+\_\+\+ANFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e80f619ec7774afc8f79fefbbd6c136}{FDCAN\+\_\+\+RXGFC\+\_\+\+ANFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXGFC\+\_\+\+ANFS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66afc34716e0203d5f74c8c5f51778c}{FDCAN\+\_\+\+RXGFC\+\_\+\+ANFS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+ANFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2647831d3afa716ea96aeef0bf062d30}{FDCAN\+\_\+\+RXGFC\+\_\+\+ANFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66afc34716e0203d5f74c8c5f51778c}{FDCAN\+\_\+\+RXGFC\+\_\+\+ANFS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXGFC\+\_\+\+F1\+OM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8365f7a0b282ff0179e1bd329a184b9e}{FDCAN\+\_\+\+RXGFC\+\_\+\+F1\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+F1\+OM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10def9697684e722daaf3b77d6a72de3}{FDCAN\+\_\+\+RXGFC\+\_\+\+F1\+OM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8365f7a0b282ff0179e1bd329a184b9e}{FDCAN\+\_\+\+RXGFC\+\_\+\+F1\+OM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXGFC\+\_\+\+F0\+OM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9594b7ab8cf541d6eef1dbe02798faab}{FDCAN\+\_\+\+RXGFC\+\_\+\+F0\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+F0\+OM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa73c05be8dd23c011cb23a03732b8824}{FDCAN\+\_\+\+RXGFC\+\_\+\+F0\+OM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9594b7ab8cf541d6eef1dbe02798faab}{FDCAN\+\_\+\+RXGFC\+\_\+\+F0\+OM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXGFC\+\_\+\+LSS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f3e80434c92dee8769000695f04cee}{FDCAN\+\_\+\+RXGFC\+\_\+\+LSS\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+LSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae413fccaca9208c25219b0ae07ebbb50}{FDCAN\+\_\+\+RXGFC\+\_\+\+LSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f3e80434c92dee8769000695f04cee}{FDCAN\+\_\+\+RXGFC\+\_\+\+LSS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXGFC\+\_\+\+LSE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba61078ed2ce5b17ee96eae1673d6db}{FDCAN\+\_\+\+RXGFC\+\_\+\+LSE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+RXGFC\+\_\+\+LSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c87ebdee37e59af671b8b37100ab20}{FDCAN\+\_\+\+RXGFC\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba61078ed2ce5b17ee96eae1673d6db}{FDCAN\+\_\+\+RXGFC\+\_\+\+LSE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d229b0606970c4eef58992f89163d03}{FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Msk}}~(0x1\+FFFFFFFUL $<$$<$ FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4820f95def28d481e55d7b50914269e6}{FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d229b0606970c4eef58992f89163d03}{FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa045c7d7a41adf6610e84feec0eaa77c}{FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245c6a798b8e0dd6c1cdccc679f3bf2b}{FDCAN\+\_\+\+HPMS\+\_\+\+BIDX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa045c7d7a41adf6610e84feec0eaa77c}{FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga718b7b697abb3382da62c056a9a23d43}{FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94a69f324c07911b7b87f4aa070ad5fd}{FDCAN\+\_\+\+HPMS\+\_\+\+MSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga718b7b697abb3382da62c056a9a23d43}{FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb1122373ad5689437c260c79efe45f}{FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741552c0bfc666c771516dd73ebebd8c}{FDCAN\+\_\+\+HPMS\+\_\+\+FIDX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb1122373ad5689437c260c79efe45f}{FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b2a0191c70f4e93f00ad2cd15f436e}{FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a75c19e43277cc1af689465b3968d7}{FDCAN\+\_\+\+HPMS\+\_\+\+FLST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b2a0191c70f4e93f00ad2cd15f436e}{FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50bd4d696a17f9113754fb4a9bf424c8}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c8072ad16b1da755e1b36046891515d}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50bd4d696a17f9113754fb4a9bf424c8}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcd45c249410737cfb224fb37b199b5}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad11a7b45b0f3f8f46d8eace959c9de3}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcd45c249410737cfb224fb37b199b5}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e66d7e615e7989ef791c7f9b4904cad}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a1c5f888c1a474bbc7d79da4acd5f37}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e66d7e615e7989ef791c7f9b4904cad}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa56c2f3dec94b2466847b623d44c71f9}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b8437b131b61476abfc884f5da4611}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa56c2f3dec94b2466847b623d44c71f9}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f8c92d64cf831973829481c8384639}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e81ba38c98fb74a0f567fb2912c977e}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f8c92d64cf831973829481c8384639}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14e478735bedf43d1bb0efe788906f06}{FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972d743dae653ae55e53872e352a21f7}{FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14e478735bedf43d1bb0efe788906f06}{FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6785164c30512920ac1788d06023ea38}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9161aa1d7f7d51c6f950c56297231e9c}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6785164c30512920ac1788d06023ea38}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddec5dbf31331ab6915a066366bf4175}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fcf4dcb96b0740394c694f697cc7a}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddec5dbf31331ab6915a066366bf4175}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca5ee1ebc562d24e42b374b72c2c5fe}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cbeda3b6ab4f6d7fc3caef51a9a88e}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca5ee1ebc562d24e42b374b72c2c5fe}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4eb8a978f86ac076000d4af18a8468}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb56b2b0511db888561d1e55f30b1737}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4eb8a978f86ac076000d4af18a8468}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab779c6a85ce212d92179bd79c5f610fa}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619f581f5d60addaec10b199369142c1}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab779c6a85ce212d92179bd79c5f610fa}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb269cfa9eaeba08f4303c1267515b6e}{FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661fb29e16745bbe6b09e53cfa6a007f}{FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb269cfa9eaeba08f4303c1267515b6e}{FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac559ee7d7e796b4c6f740cc894a85176}{FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab69e97b45f0a0e6a18fc496985e212a4}{FDCAN\+\_\+\+TXBC\+\_\+\+TFQM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac559ee7d7e796b4c6f740cc894a85176}{FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf167066eacbbced765a7ba21cebf80b8}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae532daf0987b1f2e2dc89e91b2fa6cf1}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf167066eacbbced765a7ba21cebf80b8}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fede3c55259623028821db9373b62f8}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44122627ea688419dd7e2a1861ee0dbb}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fede3c55259623028821db9373b62f8}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df86aa440877278670222f25db27e11}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73aad7c3b64ea0cb6973ebadf4c8b0c7}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df86aa440877278670222f25db27e11}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f19920037e0b1c4da41d55e12a2963}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273d0bcf1f2458ac982229cba20f35a1}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f19920037e0b1c4da41d55e12a2963}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5ebb7e4ab94a3b57f1cbe1644e8f9d}{FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga618c8533921fb97c75e9f756040ce922}{FDCAN\+\_\+\+TXBRP\+\_\+\+TRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5ebb7e4ab94a3b57f1cbe1644e8f9d}{FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3bfbf8d29299ba9d9e4ab016a8a4b4}{FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e463fd9bbc49faab40557637ca51128}{FDCAN\+\_\+\+TXBAR\+\_\+\+AR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3bfbf8d29299ba9d9e4ab016a8a4b4}{FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87dbdeb57cd06133c90f97a695632bf}{FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2dcf1a0b39c07ddd49e4366dfa2c8f}{FDCAN\+\_\+\+TXBCR\+\_\+\+CR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87dbdeb57cd06133c90f97a695632bf}{FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10942f1561b81d4c4c551b33aa30dac}{FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8009ebd2d7caee2d9d0cea97c1e61e}{FDCAN\+\_\+\+TXBTO\+\_\+\+TO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10942f1561b81d4c4c551b33aa30dac}{FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef3b36c1e28bcfd5b388101b05fe8aa}{FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d72398468c701f64ecad0ee7c9da271}{FDCAN\+\_\+\+TXBCF\+\_\+\+CF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef3b36c1e28bcfd5b388101b05fe8aa}{FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b6248e75ca970cb364f4584dcdc829}{FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga322f0bf64559f6e226f64d2671b383d4}{FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b6248e75ca970cb364f4584dcdc829}{FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb7fba271283477ced5c4b7e1f4247fd}{FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48a40273db9c98bc72e738d6c7a0d1b6}{FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb7fba271283477ced5c4b7e1f4247fd}{FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9ddced5acfafa6e8a5031b632687926}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ccc302c24b1301341e8f97bb4ea3a4e}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9ddced5acfafa6e8a5031b632687926}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b03f1e5776f3a28e87f1c40b25d54b}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f319dafdf46d4e3c75e0827c9a34f6}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b03f1e5776f3a28e87f1c40b25d54b}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42ff24a6f10b8756ecd3e5cede471ba9}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a994dd9f6250016a31cf3800b2ea09}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42ff24a6f10b8756ecd3e5cede471ba9}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf176de1d326e650ff8638889c6f7ebd9}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32facfe230cdb892ba8edc1159b0fc5}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf176de1d326e650ff8638889c6f7ebd9}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ff23321486077ee817f170ad0ed69a3}{FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b6406869a9b471d9f8719644ab969d3}{FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ff23321486077ee817f170ad0ed69a3}{FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca790921c96157de60d7583dc4c7104b}{FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121ce350a1d55ce08aea672a8901d4d5}{FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca790921c96157de60d7583dc4c7104b}{FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CKDIV\+\_\+\+PDIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb26d21597d586b2345f14c294ee734b}{FDCAN\+\_\+\+CKDIV\+\_\+\+PDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CKDIV\+\_\+\+PDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32f0883e6cc29220041f4d1b78d2d7e}{FDCAN\+\_\+\+CKDIV\+\_\+\+PDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb26d21597d586b2345f14c294ee734b}{FDCAN\+\_\+\+CKDIV\+\_\+\+PDIV\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}~(0x00000000U)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}~(0x00000001U)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}~(0x00000002U)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}~(0x00000003U)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}~(0x00000004U)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}~(0x00000005U)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}~(0x00000006U)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}~(0x00000007U)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+8\+WS}~(0x00000008U)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+9\+WS}~(0x00000009U)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+10\+WS}~(0x0000000\+AU)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+11\+WS}~(0x0000000\+BU)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+12\+WS}~(0x0000000\+CU)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+13\+WS}~(0x0000000\+DU)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+14\+WS}~(0x0000000\+EU)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+15\+WS}~(0x0000000\+FU)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d8386ca0c38a2a5546714a068e63d5}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d8386ca0c38a2a5546714a068e63d5}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab292276bf617270acde9e91828cbaede}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab292276bf617270acde9e91828cbaede}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdefe9f6d86431c2b254aa5cd02616d1}{FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e344e1a7d1c78c8c9b22e83cb96cda}{FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdefe9f6d86431c2b254aa5cd02616d1}{FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab550ccebb2fcea69b39f4de976666bb8}{FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe351b40c2a8d34733c07234d3bcba4}{FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab550ccebb2fcea69b39f4de976666bb8}{FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DBG\+\_\+\+SWEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a39a83b8a2250dd29a62b3c4d213327}{FLASH\+\_\+\+ACR\+\_\+\+DBG\+\_\+\+SWEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+DBG\+\_\+\+SWEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05f04b322cd8ec3cc726fa38277cad2}{FLASH\+\_\+\+ACR\+\_\+\+DBG\+\_\+\+SWEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a39a83b8a2250dd29a62b3c4d213327}{FLASH\+\_\+\+ACR\+\_\+\+DBG\+\_\+\+SWEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+EOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+OPERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd47983e10b1ce9c0cc5f42c34d373}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PROGERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd47983e10b1ce9c0cc5f42c34d373}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+WRPERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGAERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db57d912111108537a3eaf9eb758ae7}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+SIZERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db57d912111108537a3eaf9eb758ae7}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGSERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83861ee6528a0e3a397b2f9e096fab29}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+MISERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83861ee6528a0e3a397b2f9e096fab29}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fb95ef8e7e6b31a11fede8b86bad33}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+FASTERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fb95ef8e7e6b31a11fede8b86bad33}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d0e0debbd78e7ce2553cea4f904fd8}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+RDERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d0e0debbd78e7ce2553cea4f904fd8}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae279970931fdbe11b18608b0a58c83e7}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+OPTVERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae279970931fdbe11b18608b0a58c83e7}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+BSY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60750e83578469bb065bc073919e3e45}{FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60750e83578469bb065bc073919e3e45}{FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f55759d1dd1b685b59a59662aa4e47}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PNB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f55759d1dd1b685b59a59662aa4e47}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3478c82ec35004ec20ad53f6d39310}{FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+BKER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3478c82ec35004ec20ad53f6d39310}{FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1ffe11268f3994451d06818a909179}{FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1ffe11268f3994451d06818a909179}{FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b32caccb440e31387c7c668d4cffa7}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTSTRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b32caccb440e31387c7c668d4cffa7}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0b70f82a409108a90cb35c0cbf8b00}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+FSTPG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0b70f82a409108a90cb35c0cbf8b00}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+EOPIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+ERRIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd3a080e6c25fb66b1521928a00c855}{FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+RDERRIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd3a080e6c25fb66b1521928a00c855}{FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d932ff27f0cdc1a36e8af25d369081}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d932ff27f0cdc1a36e8af25d369081}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67947d8dd8ff54479e5f12dabbf37e6c}{FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT1\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67947d8dd8ff54479e5f12dabbf37e6c}{FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb255bf103472e113c3d1d4dbc3e883b}{FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT2\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb255bf103472e113c3d1d4dbc3e883b}{FLASH\+\_\+\+CR\+\_\+\+SEC\+\_\+\+PROT2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ffe81601a398cefe6f047f772a512a}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTLOCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ffe81601a398cefe6f047f772a512a}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+LOCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608d6fad4d124cc2a92253ca121fa97f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608d6fad4d124cc2a92253ca121fa97f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga391933d994c03921e29a7c45ec5bd27c}{FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga391933d994c03921e29a7c45ec5bd27c}{FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee260455ce39ba4b855df6aa84f038c}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee260455ce39ba4b855df6aa84f038c}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb5bcc2f952eea305a849a34f87ee5a}{FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb5bcc2f952eea305a849a34f87ee5a}{FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCC2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c8d1c5070544889984f2fefff7b526}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCC2\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCC2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c8d1c5070544889984f2fefff7b526}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCD2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2687df764cfb72e9cd68db5dc37060b}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCD2\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCD2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2687df764cfb72e9cd68db5dc37060b}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905bed05e9ada2f968a4abc5a1f308f3}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905bed05e9ada2f968a4abc5a1f308f3}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbad1648ebc2138c85d3e4e3870f772}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbad1648ebc2138c85d3e4e3870f772}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef7a914d7c984b49f310256f2917208}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+RDP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef7a914d7c984b49f310256f2917208}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1bf0815f5a0ac875792a80d00d6b728}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1bf0815f5a0ac875792a80d00d6b728}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d4565fab0d7bc0d0d716f5cca2c74e5}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}}~(0x0\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363dcbb44b36b39793ffca4b853c7ab4}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf7343e5c2156b55af67e2f289583b5}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+2}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70135fcd60396a801bf22da5712fabe0}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+3}}~(0x3\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2064814810437d1db18555fb746aa9}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+4}}~(0x4\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a661846fb85a87a54375078047f2330}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a661846fb85a87a54375078047f2330}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35c9de7bd3fdf80e8d19962b2636e87}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35c9de7bd3fdf80e8d19962b2636e87}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f4b3af56ffe8d024b6fe158d0611e9}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f4b3af56ffe8d024b6fe158d0611e9}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e00145c01a860a10b533c5509807696}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e00145c01a860a10b533c5509807696}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac608586327b23f907d92637d3a3b5b77}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac608586327b23f907d92637d3a3b5b77}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8c82333fc841a4b2d57c520e25c343}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8c82333fc841a4b2d57c520e25c343}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84398d7ac1a9a3f6e5ea9b346394ec85}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84398d7ac1a9a3f6e5ea9b346394ec85}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3cf5c49bb2fac95de4638b92cdeb1a}{FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+BFB2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3cf5c49bb2fac95de4638b92cdeb1a}{FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+DBANK\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d355df7acf847a9e2f18b167ae348b}{FLASH\+\_\+\+OPTR\+\_\+\+DBANK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+DBANK\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+DBANK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d355df7acf847a9e2f18b167ae348b}{FLASH\+\_\+\+OPTR\+\_\+\+DBANK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258f688bad4199c6aa053c9c4ad1bb43}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258f688bad4199c6aa053c9c4ad1bb43}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+PE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eca2608f1022941e604dcf6944efb7b}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+PE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eca2608f1022941e604dcf6944efb7b}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2953ccb9c2b26fac94983f865ec322f7}{FLASH\+\_\+\+OPTR\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+CCMSRAM\+\_\+\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2953ccb9c2b26fac94983f865ec322f7}{FLASH\+\_\+\+OPTR\+\_\+\+CCMSRAM\+\_\+\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa34319f81d3b826640c71194ee3a8443}{FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa34319f81d3b826640c71194ee3a8443}{FLASH\+\_\+\+OPTR\+\_\+n\+SWBOOT0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72274975956b76344041eec180b81a7}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72274975956b76344041eec180b81a7}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f34ec093e10c459c93c3e764f73893}{FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f34ec093e10c459c93c3e764f73893}{FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e92cad2f07f932b3a1767ff0287c848}{FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e867995fac55bcb1af7446a9b9e9206}{FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+NRST\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IRHEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630d32d08db96a919038e3edc69c4610}{FLASH\+\_\+\+OPTR\+\_\+\+IRHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+IRHEN\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IRHEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630d32d08db96a919038e3edc69c4610}{FLASH\+\_\+\+OPTR\+\_\+\+IRHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891b8c7381019f4fd48599f4c5b10253}{FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891b8c7381019f4fd48599f4c5b10253}{FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ec1c9a08d33a2756b2eaae00cc705f}{FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ec1c9a08d33a2756b2eaae00cc705f}{FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3afcd401bb7265097723026385dfc7a4}{FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3afcd401bb7265097723026385dfc7a4}{FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be90ea8d520502e62641dd0e834f096}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be90ea8d520502e62641dd0e834f096}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a22ddd46eea1f85710528d5eb33bb4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a22ddd46eea1f85710528d5eb33bb4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576b462c86a539f578618f35b1c372ee}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576b462c86a539f578618f35b1c372ee}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3ec1eebfe8573aae9b9c59e0b6264f}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3ec1eebfe8573aae9b9c59e0b6264f}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b06fcd1fafb6a137f17d7a5291b700}{FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Msk}}~(0x07\+FFFUL $<$$<$ FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b06fcd1fafb6a137f17d7a5291b700}{FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5091a8713bbb643e7c36c171737cd501}{FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Msk}}~(0x07\+FFFUL $<$$<$ FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5091a8713bbb643e7c36c171737cd501}{FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1daae628ffedac2354a599a20f9bb941}{FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1daae628ffedac2354a599a20f9bb941}{FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95eb4a564db9b2f492b34799d80494c8}{FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95eb4a564db9b2f492b34799d80494c8}{FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d05fbacfce61cfce6d6ee7d018155b6}{FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d05fbacfce61cfce6d6ee7d018155b6}{FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27b757bdeb1974165ed9afb1df99d2a}{FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27b757bdeb1974165ed9afb1df99d2a}{FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SEC1\+R\+\_\+\+SEC\+\_\+\+SIZE1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742cf9359ef27cc05e146a53c1d72131}{FLASH\+\_\+\+SEC1\+R\+\_\+\+SEC\+\_\+\+SIZE1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+SEC1\+R\+\_\+\+SEC\+\_\+\+SIZE1\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SEC1\+R\+\_\+\+SEC\+\_\+\+SIZE1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742cf9359ef27cc05e146a53c1d72131}{FLASH\+\_\+\+SEC1\+R\+\_\+\+SEC\+\_\+\+SIZE1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SEC1\+R\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea8899d0626d12b6a5fc7565e71eca0}{FLASH\+\_\+\+SEC1\+R\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SEC1\+R\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SEC1\+R\+\_\+\+BOOT\+\_\+\+LOCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea8899d0626d12b6a5fc7565e71eca0}{FLASH\+\_\+\+SEC1\+R\+\_\+\+BOOT\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SEC2\+R\+\_\+\+SEC\+\_\+\+SIZE2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983e79d4d047d4c5d88e570ac21ffa78}{FLASH\+\_\+\+SEC2\+R\+\_\+\+SEC\+\_\+\+SIZE2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+SEC2\+R\+\_\+\+SEC\+\_\+\+SIZE2\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SEC2\+R\+\_\+\+SEC\+\_\+\+SIZE2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983e79d4d047d4c5d88e570ac21ffa78}{FLASH\+\_\+\+SEC2\+R\+\_\+\+SEC\+\_\+\+SIZE2\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2085d652e2582feabc01037c779da409}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8dc152282daaf76930fa69f484c35a}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2085d652e2582feabc01037c779da409}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1849da1cf3142d01de45cd0d302555ec}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc36f66148718e01139d183b8103ff69}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1849da1cf3142d01de45cd0d302555ec}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef98a9e9bbaf14979482e56db8a8f1d}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Msk}}~(0x3\+UL  $<$$<$ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c62a2672097687f1f21c2cb25dcb02}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef98a9e9bbaf14979482e56db8a8f1d}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c68aa46cdafd7b4554adc1d6614963}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1d58aea47539028e3de0346fdc426f}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c68aa46cdafd7b4554adc1d6614963}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae964c39c00ee0cdfb27226302403f759}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f21fe04e9d8f74a50be4d70a7b6385}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae964c39c00ee0cdfb27226302403f759}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1455d26e0e0a744c94cf134e90d15600}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4d2ec7dbbd7832fc51da68894a17ff}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1455d26e0e0a744c94cf134e90d15600}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1519abc60ba09c8c25682964c25632c}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe5cf0840c903916b30b5fca3a1ccadb}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1519abc60ba09c8c25682964c25632c}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4204d65bfd679984f0dc3f196874e674}{FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Msk}}~(0x3\+UL  $<$$<$ FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7076d3db36ea9d1f276a2310e1d0b28}{FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4204d65bfd679984f0dc3f196874e674}{FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281da3f03bdc314462ebcc6a6bef27c3}{FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fd0c70c43ae266c231abac826d9c6bb}{FMAC\+\_\+\+PARAM\+\_\+P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281da3f03bdc314462ebcc6a6bef27c3}{FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0a9f9a31187140e332ce67b1153234}{FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8998553ef7b7306c26a9aef0fc1cf28f}{FMAC\+\_\+\+PARAM\+\_\+Q}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0a9f9a31187140e332ce67b1153234}{FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eba7f0b7014cb7e5a3c0cc15e9bb251}{FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacf62c1029d8f3e616f2b934e443c7e}{FMAC\+\_\+\+PARAM\+\_\+R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eba7f0b7014cb7e5a3c0cc15e9bb251}{FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac89ecc1c3cf99e4db9ad19f6ba679e77}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44295f6d66ec4d0f4977a76b204dbd3}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac89ecc1c3cf99e4db9ad19f6ba679e77}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1501c36dcf7dffd1365256b510d20c}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+0}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeefe26a6b111071d404122a7af4adf0a}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+1}}~(0x2\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bfe3db86c05c222ff74a372e228861}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+2}}~(0x4\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881f37fdec292ef96ea5a776dce70748}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+3}}~(0x8\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1eca403f1a7c2f089d9ee275cf960b}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+4}}~(0x10\+UL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4be358b05413356eb956ff587198e73}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+5}}~(0x20\+UL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82aa13552f327893589ccd91246038f8}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+6}}~(0x40\+UL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define {\bfseries FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf20109783a4ab0a9a3b5cce747f48e6}{FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42524034246e591cd03fff639f22938}{FMAC\+\_\+\+PARAM\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf20109783a4ab0a9a3b5cce747f48e6}{FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543a1069ff9d8fcf1320a6573bb5d699}{FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dc5d14850ddae8d50c104eb646973c}{FMAC\+\_\+\+CR\+\_\+\+RIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543a1069ff9d8fcf1320a6573bb5d699}{FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9bdbed30f738fdf80eb6cf5a222b01}{FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7663cc7fba9c26bb8e45c0ac5392aca}{FMAC\+\_\+\+CR\+\_\+\+WIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9bdbed30f738fdf80eb6cf5a222b01}{FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172c5ec29ff946f9c2dd720bd68a2ee5}{FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42117b9ae684f727b9fb7bb14c515c3e}{FMAC\+\_\+\+CR\+\_\+\+OVFLIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172c5ec29ff946f9c2dd720bd68a2ee5}{FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dd9abf9e7fe6560047d5b62a6ddc8f}{FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551f0e5bdbe3c515e77c9f974eb4cf07}{FMAC\+\_\+\+CR\+\_\+\+UNFLIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dd9abf9e7fe6560047d5b62a6ddc8f}{FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f43c84b515293fe455209070d57132}{FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1caabf0bc28375fa8cda0206730a5ab}{FMAC\+\_\+\+CR\+\_\+\+SATIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f43c84b515293fe455209070d57132}{FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26d0cc526d3831a831b62d1cd98492ec}{FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec59cad3e0e7e68ff2933687d5da40b}{FMAC\+\_\+\+CR\+\_\+\+DMAREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26d0cc526d3831a831b62d1cd98492ec}{FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59dd68f43094e5c58f496fae8808005a}{FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfeb794a98295720ebb8bcca39389bf3}{FMAC\+\_\+\+CR\+\_\+\+DMAWEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59dd68f43094e5c58f496fae8808005a}{FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5a70f053642f1733467b62ff9bbd2e}{FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfaa03f4d43aa0aef3f367c63dda3a1f}{FMAC\+\_\+\+CR\+\_\+\+CLIPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5a70f053642f1733467b62ff9bbd2e}{FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89215de45ec558a07ef2c1ef034cded6}{FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga540dcaf91034ef2058386472bad214f9}{FMAC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89215de45ec558a07ef2c1ef034cded6}{FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dae9e57f1b89be126ebdb4e90545c2}{FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b02308579e0bd88826a1248611fdfb}{FMAC\+\_\+\+SR\+\_\+\+YEMPTY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dae9e57f1b89be126ebdb4e90545c2}{FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa604381fc836e6837d75859122ff5ebb}{FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac2f0608ef4a2567eadfa9efff9766b}{FMAC\+\_\+\+SR\+\_\+\+X1\+FULL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa604381fc836e6837d75859122ff5ebb}{FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbb7e172a598c8fcbe1b74368f5b853}{FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac498b6e64b675e1953b0695a1103b4a6}{FMAC\+\_\+\+SR\+\_\+\+OVFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbb7e172a598c8fcbe1b74368f5b853}{FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7e8a94a2e57d9a9434cde7c68dcce0}{FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334319c8cab5edc61416a404a62855da}{FMAC\+\_\+\+SR\+\_\+\+UNFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7e8a94a2e57d9a9434cde7c68dcce0}{FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14aa79cdcc89ea03d2d67621b4e61324}{FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4390ef291121e4773cb438f0b2a03514}{FMAC\+\_\+\+SR\+\_\+\+SAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14aa79cdcc89ea03d2d67621b4e61324}{FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed330a9a896a790952a27943b6925d94}{FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a18cd9da0eb76a09088da68e743ec7b}{FMAC\+\_\+\+WDATA\+\_\+\+WDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed330a9a896a790952a27943b6925d94}{FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f19e2bcea76e24ae18bea7f94e313ac}{FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6430782d0af9045fb25bb0a5bd603aaf}{FMAC\+\_\+\+RDATA\+\_\+\+RDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f19e2bcea76e24ae18bea7f94e313ac}{FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae873484b8a524889aa32c553d5e72f8a}{FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac584fdb8c76d8407c6653ed8ab97ccef}{FMC\+\_\+\+BCR1\+\_\+\+CCLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae873484b8a524889aa32c553d5e72f8a}{FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473707832ee86b97812bab3044bb37cb}{FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9126627358994c4a4957d22187bb173d}{FMC\+\_\+\+BCR1\+\_\+\+WFDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473707832ee86b97812bab3044bb37cb}{FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee8a214706473974f9a83a608d4ed8bf}{FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6aaaf5c3a78550ae8226963624489b}{FMC\+\_\+\+BCRx\+\_\+\+MBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee8a214706473974f9a83a608d4ed8bf}{FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cd75686a848f71b2f11928714e17d5}{FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b5ef3624608b114a13ae3b1555e3f9}{FMC\+\_\+\+BCRx\+\_\+\+MUXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cd75686a848f71b2f11928714e17d5}{FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27fad402d428574c2c268f569d21270}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f8ffcd59ed3d8074480ee776b824b1}{FMC\+\_\+\+BCRx\+\_\+\+MTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27fad402d428574c2c268f569d21270}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d37f3727bc356135f3c8dcb6cf8c205}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4ce15ca0c75e3b0d7c67c022d7b3df}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga251399789f4b1acbf07f685801357388}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7b2a969824443050fcbe98ed77fba8}{FMC\+\_\+\+BCRx\+\_\+\+MWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga251399789f4b1acbf07f685801357388}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79dbf444f006decf3142101db039f7a}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86fdc5d2bf3f535bbd25749a834ce0c0}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f8e07d0b23ca6d448f6dbbbd21a56b}{FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade9fb0d48f45a7c73d6641f698d37995}{FMC\+\_\+\+BCRx\+\_\+\+FACCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f8e07d0b23ca6d448f6dbbbd21a56b}{FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b3e5281f9400be4fe3d6bbe103dd5a}{FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa592a384c66fe0c0d9e9d16d9f27de4e}{FMC\+\_\+\+BCRx\+\_\+\+BURSTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b3e5281f9400be4fe3d6bbe103dd5a}{FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656d9326cc7722cce8f912227fe7353c}{FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5477407a9b62a1a6f36933f01cf4f6}{FMC\+\_\+\+BCRx\+\_\+\+WAITPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656d9326cc7722cce8f912227fe7353c}{FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32354f802a9fee70d813ea68c457890a}{FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4939b39fb415f4c15dfeba1c986e1cf}{FMC\+\_\+\+BCRx\+\_\+\+WAITCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32354f802a9fee70d813ea68c457890a}{FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa854dfe6ebb27f291cb268c8d851d192}{FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c60dc80fab132122b4581d136d669b0}{FMC\+\_\+\+BCRx\+\_\+\+WREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa854dfe6ebb27f291cb268c8d851d192}{FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f7679f16a23cb61dc15c15e050f0ad}{FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bec0c15803bdf26cb7b611576b7bdfa}{FMC\+\_\+\+BCRx\+\_\+\+WAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f7679f16a23cb61dc15c15e050f0ad}{FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac049128e27c1729d21629d65f48b264c}{FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0854cedd5f3cba1e77c328d0b1aa03a7}{FMC\+\_\+\+BCRx\+\_\+\+EXTMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac049128e27c1729d21629d65f48b264c}{FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf364c9d1a19cfefd6b05298381c6d8ff}{FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5563562206d8ca90177b3da453651f97}{FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf364c9d1a19cfefd6b05298381c6d8ff}{FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2ac499d293c203a48162a586e2d07}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3379277bc88eca7e309876ac963081f2}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2ac499d293c203a48162a586e2d07}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4b0ec70fe034432e3658f659b866ce}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b75528c786afa4234c58a1078fb77c8}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b915089298515b977423b514ba470f}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2af02abf7ca2b98527accd9636cb1f}{FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966b7de22cf4a03a341d2de404f724c6}{FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2af02abf7ca2b98527accd9636cb1f}{FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ed80424881ca0cc85e1a95bbc8737e}{FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10cd2b63e9a5f9d3054efa6b224a1fa8}{FMC\+\_\+\+BCRx\+\_\+\+NBLSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ed80424881ca0cc85e1a95bbc8737e}{FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5798cd0f759a854d568d592aad038622}{FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bea8244733c97c252e79223efc29f39}{FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+NBLSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b49f535d6d82d961dbea1b53c4ab2e}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa864b2bf05088cf7e48f63129dbf683a}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b49f535d6d82d961dbea1b53c4ab2e}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4d0037543263f7b3034dafe193bb13}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171f37e6447eb947c1e3f00cd0fcc365}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9caa604f1af1f5dcba5399869fa2e6}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfae8ff8be26148283cefa3640c08bc9}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c08c10f3c34b4810d5c491462533cfe}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f94dcf9d2587bb66d060f236753e98}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c08c10f3c34b4810d5c491462533cfe}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803f668052af6ba9fc26dfa698e18d1d}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82cea6665c4241e496816fbd76480ae7}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653dee92077380d2d1823c0d6204dc97}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7959388fdf7d70b5b181100dfec595a5}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aad68812fdd81886aa789bd21696c13}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de96f46c54f6c68fdadb1f79019e872}{FMC\+\_\+\+BTRx\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aad68812fdd81886aa789bd21696c13}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a2aec43200ccbdc7b45eaa8bc1083a6}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4002c2a1b342576279c8cf87185602cc}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a37e826483da6bac72d3437a1e31923}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4d00f1b989ff84473fe317bc4e0db8}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16eda6b42cc771fb0d779328e3ba2906}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263a574caaed0358bcddadfe1b62b679}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0caedfea292f26b84745d0f36ee2321}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga416d4053215d01b582c8cd41280b188f}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac0ec8ef5ecb23195e0580f715690bd}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2923756ee152a1af19a87469bb63a840}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac0ec8ef5ecb23195e0580f715690bd}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3def068292588e6f4df3e6e30caf121}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeadbedf5b0bd63d68d65615a1cb3957}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14c965ba8fbf0f5b7cf92e03c4c693f}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01851060a12cda9ab6a240ef15fe1b09}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae327f3b4b5b9ab315d4d5c9c32730d9}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbafdb66e6638b43f34ff89263a02783}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae327f3b4b5b9ab315d4d5c9c32730d9}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dba124384d3ded633716b3667896679}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d707a185dcc058c581e88bb3fa235d}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815e2e1f92d2b1eba50249d2230803ba}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3e07c085a25c1e04f0ec58fbbfe621}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c0b89f8e805a86911140b07eca0e42}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae863fd85857b0ea9988b1fb272a578e0}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c0b89f8e805a86911140b07eca0e42}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba668ab1bc649a0f8da0c48ad8d20ed}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8058cee89011770739915c718379b2}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9b412eafc2133cdd8eb38f8009c16b}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881ceef27bba0462f01ec61282ba35b1}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a5f918210fbb43d6d24bf4c068ec09}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79d06dde6b9a2582478c2d3df313b2d0}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a5f918210fbb43d6d24bf4c068ec09}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c7d677d194af3f461f182a2be22efe}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1978131a2edb949b0ae486ef489c72d8}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4127ad901489d2212db34841da79d5b2}{FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ef9b93b0cc0aac36b3d4328c099423}{FMC\+\_\+\+BTRx\+\_\+\+DATAHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4127ad901489d2212db34841da79d5b2}{FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e08f8cb0512dbbcede1916d007e275f}{FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62898a4dbb3146c55962d95bdb0cbe3b}{FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83c740901799e4f61c355ee58fdec90}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98861548948fd13a0051846e0da47762}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83c740901799e4f61c355ee58fdec90}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f904b8dffaa9640b6c03401bef80667}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b70137f9fb8c9551349910974ca6935}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b1f70825e02c9c6e9c5f6f0d389744}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5df73886730bae686b559bae3ee530}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9119d9904577dada277ab192c1c47f07}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331b5916c57cb552d52ae840b2dc4c2f}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9119d9904577dada277ab192c1c47f07}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcb587d0229238fa49dda00a6b95a43}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8520063b109d68553554bba8b2d23333}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd87b9e15778406ea68a5bf8b9ae0e3a}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3762f834ffd423cb793a619f07d4199}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8c320dee676e05ab8fc795c1d521ba}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga735dd40a69c3ae03830ed0ec7ef56a26}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8c320dee676e05ab8fc795c1d521ba}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09779751645bc37dcb06cbdca52e60b}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c8bede30776d3bc2c1ca535c9839f3a}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3424c3ce7e401e39acd416df8590d9}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad547817fa85a4f090c32352d395c422f}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319a12581e1205cf9b90bd87adf868af}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad39e91cc229c24a4dcb68e20add65b4d}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1872ce58c000c56f31d4e458dc7dde}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae88b01729a0c60cdf82d15d1c5d17199}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91280804772b39ca410a22435c9d9f81}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c087fcb08da9a656cc64cb0a63be64}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91280804772b39ca410a22435c9d9f81}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429ede962d2ce6254ea737a258ac8022}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa34e12f8af66366f79fd698de1728ebb}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga712e75447944e7da22a9213e55439e1f}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65144921d0b622988f563733f3fa1e1}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8b09076b4dda4e7d24423ec271661f}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207b3285044731cb0c29adefff17e505}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8b09076b4dda4e7d24423ec271661f}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4c88c69984cc5514be7cf620c306df}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051b394b157dffab95ac5f99c0a49426}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e284cc43cd0bcb6472ecd53a9d493f}{FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44ab343ca63d6dbbdd9f6de4acb21620}{FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e284cc43cd0bcb6472ecd53a9d493f}{FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52046710b7287fc37f8577037d9e5230}{FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad86866460eaa975abf8ebd460611adf7}{FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCSCNTR\+\_\+\+CSCOUNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77eac92bab301b3815b1c7d1040a85c2}{FMC\+\_\+\+PCSCNTR\+\_\+\+CSCOUNT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FMC\+\_\+\+PCSCNTR\+\_\+\+CSCOUNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79b7008e54eaf499e53b11dfb4e29b7}{FMC\+\_\+\+PCSCNTR\+\_\+\+CSCOUNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77eac92bab301b3815b1c7d1040a85c2}{FMC\+\_\+\+PCSCNTR\+\_\+\+CSCOUNT\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB1\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa94cf2d53ea12a160603512a0ea948b0}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5105c4c88fae9a1fad82975cecd5f3a8}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa94cf2d53ea12a160603512a0ea948b0}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd08ddbc25f4e0cf7b0397dc74b1f9e7}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5c2243b37bbef996c18b7c0e69c0c}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd08ddbc25f4e0cf7b0397dc74b1f9e7}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ecf523c1a9524ef207af3447d8015e5}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB3\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c880cb50f781d80ae63b4a9e69be8db}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB3\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ecf523c1a9524ef207af3447d8015e5}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB4\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03f1fdb6a8f409626df3efddcadb1b6}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB4\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a61c0d6ca02a4fbac27b8a2df5b6e7}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB4\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03f1fdb6a8f409626df3efddcadb1b6}{FMC\+\_\+\+PCSCNTR\+\_\+\+CNTB4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6524a8e5c52b642ce3cc64a065b47dc8}{FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b226dd185159177700c050eaebd89c}{FMC\+\_\+\+PCR\+\_\+\+PWAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6524a8e5c52b642ce3cc64a065b47dc8}{FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c2bd24bad9e8ba5e56c0bf1adbc5ac1}{FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4062c4c6a263064cc1f042bde7f86ecc}{FMC\+\_\+\+PCR\+\_\+\+PBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c2bd24bad9e8ba5e56c0bf1adbc5ac1}{FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea882e39f83a7f1e3f8740f89bec836d}{FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d40acee4f143a939766ca5060dabbc5}{FMC\+\_\+\+PCR\+\_\+\+PTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea882e39f83a7f1e3f8740f89bec836d}{FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f8516c0c1dd88ad5be2365d6b1ebf2}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0267dc43fe73bd853d831334f7703cca}{FMC\+\_\+\+PCR\+\_\+\+PWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f8516c0c1dd88ad5be2365d6b1ebf2}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98a640f2d438d41cbcc23928b4da3a7}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b52de31fd35b8dc7f4221716af7c409}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7955fad2fa1c4c00b94f80e6c776a}{FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002da315c29cdb3bfd54e7599be390e2}{FMC\+\_\+\+PCR\+\_\+\+ECCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7955fad2fa1c4c00b94f80e6c776a}{FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ec9f44bbc7379819bbf357df58ef2b}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac351e99858e39068f5648922532b3b83}{FMC\+\_\+\+PCR\+\_\+\+TCLR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ec9f44bbc7379819bbf357df58ef2b}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76dfb2bfc148ac53966ba85e1f9f3df5}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cd5294f9a446254bca9d4180242c60}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ddcbb186ef456e1483ed5c4569034a8}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13215b798f1f2fa9810f33332cee48af}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef10f40acb0bffeb3f0c54acda23c499}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43de633621aabb2082fe473ca03ade77}{FMC\+\_\+\+PCR\+\_\+\+TAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef10f40acb0bffeb3f0c54acda23c499}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21b100c7beac8f93e8b71390d7911fc}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8005a8fc79fbc6223bdbfbe2a757b35e}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c4750f3b5a9ea6390d88d0d0484415}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9b704d6cc46440bcfd15ca17fe68e17}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3015d6c2d2cc60c524ac5be7b7fb441}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9728603378fb317f3bf09bccf54bfd93}{FMC\+\_\+\+PCR\+\_\+\+ECCPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3015d6c2d2cc60c524ac5be7b7fb441}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9fc3b26f39a0e2c37dba42f640de40}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef871b2203dbd43703a386813525df8}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ac9de3e357eb07f3d7984f52240b30}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e6c61b137e7d9878c4b22abc3eb805}{FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aebba9887843a75f0d74a1aadfaec5c}{FMC\+\_\+\+SR\+\_\+\+IRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e6c61b137e7d9878c4b22abc3eb805}{FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa177393f7f319fc17add811a45ead7fe}{FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e176fe54bfbadddf0d5a1c604717c2}{FMC\+\_\+\+SR\+\_\+\+ILS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa177393f7f319fc17add811a45ead7fe}{FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41aed2dfec2e67254335ebeef38319ed}{FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21b08396fc575bea43e7cdcf5f1c2e46}{FMC\+\_\+\+SR\+\_\+\+IFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41aed2dfec2e67254335ebeef38319ed}{FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e32b88997e3f631759f08b5edd8fba}{FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aaa1d8af3b7c74a2d35ef2516a7de31}{FMC\+\_\+\+SR\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e32b88997e3f631759f08b5edd8fba}{FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13081bdd4409f571590495c5adabcecd}{FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4249519a136c06341a8b3573aa3cc74d}{FMC\+\_\+\+SR\+\_\+\+ILEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13081bdd4409f571590495c5adabcecd}{FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90b14d3c29013e670d3b06e33140794}{FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eb6a944e89ae29d338c46aa444ff1c}{FMC\+\_\+\+SR\+\_\+\+IFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90b14d3c29013e670d3b06e33140794}{FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e6611e05db6d8c5aa4c7d316b90046}{FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92ff4285fb3cb9a2ea538348090006e0}{FMC\+\_\+\+SR\+\_\+\+FEMPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e6611e05db6d8c5aa4c7d316b90046}{FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7332c8440a71870c212ae69f3d1287f4}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf90ce5a9d36e9ee0673c274d479c08e}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7332c8440a71870c212ae69f3d1287f4}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d90ad164ff34d5dd3a501e269084be6}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab2f30076413823eebc36710e86aea9}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab983a739921e778ccd649db67e8350c5}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29f5e630bda2f996885bc26438a84f3f}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a234bec8d1d3f9bf9772e068d5ed567}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e6e598ae1be589d97771849dab9a90}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5fca299f9510247ca48b2f9b0e10a1c}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f961c00dca52b5d2cb7ec18dfeb1a5a}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cb5e571821fca92bc076e0fe055a6}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bdb176835bd20ab1ae1232d869a430}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cb5e571821fca92bc076e0fe055a6}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abbc02e39f32cd0c738901ee43b0b9f}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101d8a02f6364fc405f4ae9190b57d8b}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671c7c042e6d8d065c208b406f5da561}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78dccfa7d7256f9779582f16fbe07a9a}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b10d19c123a5666302823602433446}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20399d852f087c954fb4b77021b2554e}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b08be0e9527174305a7a75a5c4e0b85}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c08f8f447d328f33ed517e7a5409f5}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320ec0c28391154e901bd8a6a7a92bb}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3057545ddb60e892f3a9dadb66903571}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320ec0c28391154e901bd8a6a7a92bb}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c95bfd2c43727808f9e52e025d2e2a4}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2047c4a3f3d5e7f513c0fb513480b12}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bb8ef205add8629d80e48dfc5c6d7f}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8db80b359b4bbac978f734344c1ca865}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1cb4d652c1659638da5d5b94260a8c}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eefb37a3add84fa2b160122c0d3d7a2}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e02ed8def98d1906091ef7927159a0}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76632c8e9e9b10c8e453888c7b66e995}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115df294463d53c376a73cddb9ae06b1}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa23b667a2f5a0321836138c9e63e25ca}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115df294463d53c376a73cddb9ae06b1}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5aab10d0b54e5d8157cb270bb58620}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15329268b47170af8e25a8f703c5fdcc}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037412488e73d69fbbc859d1788dc7d}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1fdbddfb6acaddd7b20c8db03f6e0d}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54d3408adbae76d0632124bf0bdfd5a}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4486c74507994312aad12067522dded}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b8df51eb34b0fb3af124dd04055af4}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4804ea9e875b8616b0bddd3ce15293ca}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafec682e4c2561cf75055d843e20c0573}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b5500db2d5fa97a36bb16b1edfd0b}{FMC\+\_\+\+PATT\+\_\+\+ATTSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafec682e4c2561cf75055d843e20c0573}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5ea0293a363fe3d14102b4f0aed3c87}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8aca16c1038a5d8aca355d63530a38}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef037cd0d8766647636df67ac044dbc1}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7869c81f47d1b1bc5dc06048936122ff}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270f9d95f1df947fd9b71d07316f491b}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e9be5157db21e22a466750617c10a4}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376387a8c3caece3e65071baad517485}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e2bc771600c2b384f32fb14a09c8b8}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6523168f55b6564f7c6a46529b762f14}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef208aba330f60d546b58cfae1f1c5c}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6523168f55b6564f7c6a46529b762f14}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddaeccc1725caf8a84ba134aaf1da807}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614265be5edb61680ae071f2d3ab4efe}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b638900956b3421c78586013ec2f040}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5148de8b523081678bdf66f7784b40}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5981f4d0c175b3f9fa52945029626be}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85aa2047f8743346df75dbe59b59003c}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554df4747e47e0b35a36bcc20d7b5039}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1ee6ae3143dd210df6925903cb88f3}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4184e5da05305a07375bbb37ec41c773}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2de6db92ab1e5089eadae74ed01047}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4184e5da05305a07375bbb37ec41c773}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24afe523ebffef2ff5cb9bc877c91776}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04c0c7432fd33a9d167354989c2b177}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88143cc178d033b197b8d971a2578faf}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cb9b38d134668e5fb74433e09ef318}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed587c4e842209c017a9c8e50672c06}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097d9fd6acaa5ed5a2b8d9755bd92952}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17592ac6bc74d368dbaf391dd4bc7b02}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb7d6e02e1197387c8908fd0ae303dd8}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1de7a2c6bf3c1e72d022cfa5e90649}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f32ef5db79c30d534b213636975756}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1de7a2c6bf3c1e72d022cfa5e90649}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f068d3b6e129165ced06c083b638d}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9989b07a61d01ea711a393d919f504}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8925d6d6096f8d083ac07c90d5cd9c82}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b30ea19a3e957656506b7dd37a3fc54}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6087b251f04c2c6d5d076f4d3744a1b}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb703963f77fafd362c7a65e6442cf3c}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed939c7b03ac2bfce80ecf770d414cde}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0a9ca81064b5dc58ad8d7ed60847b0}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b75f2917fea3a099b147a28046d85a}{FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70adbd67c460987bcf92a3191a42e621}{FMC\+\_\+\+ECCR\+\_\+\+ECC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b75f2917fea3a099b147a28046d85a}{FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21859652224406f970f4c99d5198d16}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a47a04b8e25a1de3250bd4921eeddc}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7601c96266dc29ab8d67804154b3f}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7601c96266dc29ab8d67804154b3f}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd2690fbea56b2d7dd8af222370cc95}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a240f6f0b335fe9595019531b4607b9}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a188e7809bffb5a963302debcc602bf}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a188e7809bffb5a963302debcc602bf}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a90c798fa54047f30b83f3eec1821b}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae88847b33d3c78142f99e5d1753451e}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908f28256ab03cf88ed6e2fce3a2a70d}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99db34fd563915c2fc4eb16ef2505c98}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b416b464e6bcd73aa11bf0ef734b47}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b416b464e6bcd73aa11bf0ef734b47}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2336f60fe03642339cbfd4e994812875}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae946375c36dfb3b3669864ee62002e62}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdacbc580acb1d0045366bab0605a3}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdacbc580acb1d0045366bab0605a3}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9fbe729f8b1780ef0a6a24ce46a5dc9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fd33570c7059e94708cb99a1d88e55}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923f7562b497aa9e864872e6314aec8b}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923f7562b497aa9e864872e6314aec8b}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fe86e9e52f1ba692d5ea66c2e43678}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef7f24d9e982418baef863fbe1ffe5f}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395417bce21078a26c0930132c9853ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395417bce21078a26c0930132c9853ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77ebcfb844a2b8893641ee9de058178}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f64e364157865520082d72aa98ab0ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7b281c031a88069e827a6ac710e0c5}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7b281c031a88069e827a6ac710e0c5}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1715680209944bc7593cedf31f491b}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3197ca6a90d936e5a564d377bd4126fd}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acba3f02fb730df350c2d938792fd74}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acba3f02fb730df350c2d938792fd74}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659899030e816750c2e4ecbf4250cc91}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a408c473d172282468a1fccad482bb}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0dafc52e2eb8562733153c8658e8f4}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0dafc52e2eb8562733153c8658e8f4}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2a41e913180598b59b20ffafc4a47}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59d8ec1da352c55b9cb65b751f193e1}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb4ecb54a0dc7f304007367e112725d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7b954225f0a664d602cba0ed1e03d4}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bab0d5ff031fcff49dedb0c36073008}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bab0d5ff031fcff49dedb0c36073008}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7e3ea6e86a627d7697dafbb7feab6}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2313be3f7d3fb0f2203456beaa4efe}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c48c21d983bab6115b056239d84217}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c48c21d983bab6115b056239d84217}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575519f151a9dda7c8e24d7c9e625b0f}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad93a355f773bc67b68b0a665c5a15136}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa664199b48953065ec3b16e7de90d9b}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8638837bc4e6d69cd7635296a51730}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdbb728d5db2fb68bbedd6e4374827b}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdbb728d5db2fb68bbedd6e4374827b}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9ec013afbf2e01286ca61726e92332}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7055ea8ec31fe604f1b5f04e2b194c4}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER0}~GPIO\+\_\+\+MODER\+\_\+\+MODE0
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21859652224406f970f4c99d5198d16}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a47a04b8e25a1de3250bd4921eeddc}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER1}~GPIO\+\_\+\+MODER\+\_\+\+MODE1
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd2690fbea56b2d7dd8af222370cc95}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a240f6f0b335fe9595019531b4607b9}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER2}~GPIO\+\_\+\+MODER\+\_\+\+MODE2
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a90c798fa54047f30b83f3eec1821b}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae88847b33d3c78142f99e5d1753451e}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER3}~GPIO\+\_\+\+MODER\+\_\+\+MODE3
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908f28256ab03cf88ed6e2fce3a2a70d}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99db34fd563915c2fc4eb16ef2505c98}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER4}~GPIO\+\_\+\+MODER\+\_\+\+MODE4
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2336f60fe03642339cbfd4e994812875}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae946375c36dfb3b3669864ee62002e62}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER5}~GPIO\+\_\+\+MODER\+\_\+\+MODE5
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9fbe729f8b1780ef0a6a24ce46a5dc9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fd33570c7059e94708cb99a1d88e55}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER6}~GPIO\+\_\+\+MODER\+\_\+\+MODE6
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fe86e9e52f1ba692d5ea66c2e43678}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef7f24d9e982418baef863fbe1ffe5f}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER7}~GPIO\+\_\+\+MODER\+\_\+\+MODE7
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77ebcfb844a2b8893641ee9de058178}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f64e364157865520082d72aa98ab0ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER8}~GPIO\+\_\+\+MODER\+\_\+\+MODE8
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1715680209944bc7593cedf31f491b}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3197ca6a90d936e5a564d377bd4126fd}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER9}~GPIO\+\_\+\+MODER\+\_\+\+MODE9
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659899030e816750c2e4ecbf4250cc91}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a408c473d172282468a1fccad482bb}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER10}~GPIO\+\_\+\+MODER\+\_\+\+MODE10
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2a41e913180598b59b20ffafc4a47}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59d8ec1da352c55b9cb65b751f193e1}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER11}~GPIO\+\_\+\+MODER\+\_\+\+MODE11
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb4ecb54a0dc7f304007367e112725d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7b954225f0a664d602cba0ed1e03d4}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER12}~GPIO\+\_\+\+MODER\+\_\+\+MODE12
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7e3ea6e86a627d7697dafbb7feab6}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2313be3f7d3fb0f2203456beaa4efe}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER13}~GPIO\+\_\+\+MODER\+\_\+\+MODE13
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575519f151a9dda7c8e24d7c9e625b0f}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad93a355f773bc67b68b0a665c5a15136}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER14}~GPIO\+\_\+\+MODER\+\_\+\+MODE14
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa664199b48953065ec3b16e7de90d9b}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8638837bc4e6d69cd7635296a51730}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER15}~GPIO\+\_\+\+MODER\+\_\+\+MODE15
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9ec013afbf2e01286ca61726e92332}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7055ea8ec31fe604f1b5f04e2b194c4}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0}~GPIO\+\_\+\+OTYPER\+\_\+\+OT0
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1}~GPIO\+\_\+\+OTYPER\+\_\+\+OT1
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2}~GPIO\+\_\+\+OTYPER\+\_\+\+OT2
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3}~GPIO\+\_\+\+OTYPER\+\_\+\+OT3
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4}~GPIO\+\_\+\+OTYPER\+\_\+\+OT4
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5}~GPIO\+\_\+\+OTYPER\+\_\+\+OT5
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6}~GPIO\+\_\+\+OTYPER\+\_\+\+OT6
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7}~GPIO\+\_\+\+OTYPER\+\_\+\+OT7
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8}~GPIO\+\_\+\+OTYPER\+\_\+\+OT8
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9}~GPIO\+\_\+\+OTYPER\+\_\+\+OT9
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10}~GPIO\+\_\+\+OTYPER\+\_\+\+OT10
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11}~GPIO\+\_\+\+OTYPER\+\_\+\+OT11
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12}~GPIO\+\_\+\+OTYPER\+\_\+\+OT12
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13}~GPIO\+\_\+\+OTYPER\+\_\+\+OT13
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14}~GPIO\+\_\+\+OTYPER\+\_\+\+OT14
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15}~GPIO\+\_\+\+OTYPER\+\_\+\+OT15
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}~GPIO\+\_\+\+IDR\+\_\+\+ID0
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}~GPIO\+\_\+\+IDR\+\_\+\+ID1
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}~GPIO\+\_\+\+IDR\+\_\+\+ID2
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}~GPIO\+\_\+\+IDR\+\_\+\+ID3
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}~GPIO\+\_\+\+IDR\+\_\+\+ID4
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}~GPIO\+\_\+\+IDR\+\_\+\+ID5
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}~GPIO\+\_\+\+IDR\+\_\+\+ID6
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}~GPIO\+\_\+\+IDR\+\_\+\+ID7
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}~GPIO\+\_\+\+IDR\+\_\+\+ID8
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}~GPIO\+\_\+\+IDR\+\_\+\+ID9
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}~GPIO\+\_\+\+IDR\+\_\+\+ID10
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}~GPIO\+\_\+\+IDR\+\_\+\+ID11
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}~GPIO\+\_\+\+IDR\+\_\+\+ID12
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}~GPIO\+\_\+\+IDR\+\_\+\+ID13
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}~GPIO\+\_\+\+IDR\+\_\+\+ID14
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}~GPIO\+\_\+\+IDR\+\_\+\+ID15
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+0}~GPIO\+\_\+\+IDR\+\_\+\+ID0
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+1}~GPIO\+\_\+\+IDR\+\_\+\+ID1
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+2}~GPIO\+\_\+\+IDR\+\_\+\+ID2
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+3}~GPIO\+\_\+\+IDR\+\_\+\+ID3
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+4}~GPIO\+\_\+\+IDR\+\_\+\+ID4
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+5}~GPIO\+\_\+\+IDR\+\_\+\+ID5
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+6}~GPIO\+\_\+\+IDR\+\_\+\+ID6
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+7}~GPIO\+\_\+\+IDR\+\_\+\+ID7
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+8}~GPIO\+\_\+\+IDR\+\_\+\+ID8
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+9}~GPIO\+\_\+\+IDR\+\_\+\+ID9
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+10}~GPIO\+\_\+\+IDR\+\_\+\+ID10
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+11}~GPIO\+\_\+\+IDR\+\_\+\+ID11
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+12}~GPIO\+\_\+\+IDR\+\_\+\+ID12
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+13}~GPIO\+\_\+\+IDR\+\_\+\+ID13
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+14}~GPIO\+\_\+\+IDR\+\_\+\+ID14
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+15}~GPIO\+\_\+\+IDR\+\_\+\+ID15
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}~GPIO\+\_\+\+ODR\+\_\+\+OD0
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}~GPIO\+\_\+\+ODR\+\_\+\+OD1
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}~GPIO\+\_\+\+ODR\+\_\+\+OD2
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}~GPIO\+\_\+\+ODR\+\_\+\+OD3
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}~GPIO\+\_\+\+ODR\+\_\+\+OD4
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}~GPIO\+\_\+\+ODR\+\_\+\+OD5
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}~GPIO\+\_\+\+ODR\+\_\+\+OD6
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}~GPIO\+\_\+\+ODR\+\_\+\+OD7
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}~GPIO\+\_\+\+ODR\+\_\+\+OD8
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}~GPIO\+\_\+\+ODR\+\_\+\+OD9
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}~GPIO\+\_\+\+ODR\+\_\+\+OD10
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}~GPIO\+\_\+\+ODR\+\_\+\+OD11
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}~GPIO\+\_\+\+ODR\+\_\+\+OD12
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}~GPIO\+\_\+\+ODR\+\_\+\+OD13
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}~GPIO\+\_\+\+ODR\+\_\+\+OD14
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}~GPIO\+\_\+\+ODR\+\_\+\+OD15
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+0}~GPIO\+\_\+\+ODR\+\_\+\+OD0
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+1}~GPIO\+\_\+\+ODR\+\_\+\+OD1
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+2}~GPIO\+\_\+\+ODR\+\_\+\+OD2
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+3}~GPIO\+\_\+\+ODR\+\_\+\+OD3
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+4}~GPIO\+\_\+\+ODR\+\_\+\+OD4
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+5}~GPIO\+\_\+\+ODR\+\_\+\+OD5
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+6}~GPIO\+\_\+\+ODR\+\_\+\+OD6
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+7}~GPIO\+\_\+\+ODR\+\_\+\+OD7
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+8}~GPIO\+\_\+\+ODR\+\_\+\+OD8
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+9}~GPIO\+\_\+\+ODR\+\_\+\+OD9
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+10}~GPIO\+\_\+\+ODR\+\_\+\+OD10
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+11}~GPIO\+\_\+\+ODR\+\_\+\+OD11
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+12}~GPIO\+\_\+\+ODR\+\_\+\+OD12
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+13}~GPIO\+\_\+\+ODR\+\_\+\+OD13
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+14}~GPIO\+\_\+\+ODR\+\_\+\+OD14
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+15}~GPIO\+\_\+\+ODR\+\_\+\+OD15
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0}~GPIO\+\_\+\+BSRR\+\_\+\+BS0
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1}~GPIO\+\_\+\+BSRR\+\_\+\+BS1
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2}~GPIO\+\_\+\+BSRR\+\_\+\+BS2
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3}~GPIO\+\_\+\+BSRR\+\_\+\+BS3
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4}~GPIO\+\_\+\+BSRR\+\_\+\+BS4
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5}~GPIO\+\_\+\+BSRR\+\_\+\+BS5
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6}~GPIO\+\_\+\+BSRR\+\_\+\+BS6
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7}~GPIO\+\_\+\+BSRR\+\_\+\+BS7
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8}~GPIO\+\_\+\+BSRR\+\_\+\+BS8
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9}~GPIO\+\_\+\+BSRR\+\_\+\+BS9
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10}~GPIO\+\_\+\+BSRR\+\_\+\+BS10
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11}~GPIO\+\_\+\+BSRR\+\_\+\+BS11
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12}~GPIO\+\_\+\+BSRR\+\_\+\+BS12
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13}~GPIO\+\_\+\+BSRR\+\_\+\+BS13
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14}~GPIO\+\_\+\+BSRR\+\_\+\+BS14
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15}~GPIO\+\_\+\+BSRR\+\_\+\+BS15
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0}~GPIO\+\_\+\+BSRR\+\_\+\+BR0
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1}~GPIO\+\_\+\+BSRR\+\_\+\+BR1
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2}~GPIO\+\_\+\+BSRR\+\_\+\+BR2
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3}~GPIO\+\_\+\+BSRR\+\_\+\+BR3
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4}~GPIO\+\_\+\+BSRR\+\_\+\+BR4
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5}~GPIO\+\_\+\+BSRR\+\_\+\+BR5
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6}~GPIO\+\_\+\+BSRR\+\_\+\+BR6
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7}~GPIO\+\_\+\+BSRR\+\_\+\+BR7
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8}~GPIO\+\_\+\+BSRR\+\_\+\+BR8
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9}~GPIO\+\_\+\+BSRR\+\_\+\+BR9
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10}~GPIO\+\_\+\+BSRR\+\_\+\+BR10
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11}~GPIO\+\_\+\+BSRR\+\_\+\+BR11
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12}~GPIO\+\_\+\+BSRR\+\_\+\+BR12
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13}~GPIO\+\_\+\+BSRR\+\_\+\+BR13
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14}~GPIO\+\_\+\+BSRR\+\_\+\+BR14
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15}~GPIO\+\_\+\+BSRR\+\_\+\+BR15
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCKK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d64770b98ab6db5eee36068d6e0c45a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf16f4a3f9458d9576accc1695bed4a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab872e44f9df01f18e4f78cee45d5cf43}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a83a0eb943535ea970419f7bb87fa52}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c620ad920142f38db8ef78674df56}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566eef02569b14ba89745698e4c7f4cb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99704f0bd6543a391b934faae9f86c0e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e90655a95edd288bda4552137310e7c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eb39bec095e2b4661141b20c1bd80d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97101a6c182091257d9a86f38bbf8015}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640b17198ae3a4dca834c93941bb459e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958dcb0150574251c77490397469d443}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f30587f699e9b28347b41b1752d846}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb379dcb35516d7744e8a7467aa9ddf}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fba4a0c264295148200fdbea3645efb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532421a6d6665eb9dd82752aa71bda6}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf281224f66730f522948ce2f16a9dc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4eb2b4e77d1338ae80e889bb7f98159}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace077c57cb72736ef5dca98052403b72}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fee857fd7d1b412ed64b1c6572280}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35641566dd5e2c3483d8ac494ff9e50d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a155fcc736492a694dac6b25c803f85}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a4fdc80b155797db598779ae7a242f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11328845c720331b1d6a12003b3f4d3}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL0}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL1}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL2}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL3}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL4}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL5}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL6}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL7}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc5ca956395dbb409019f45601727d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d2ccbadd52c0de148593218c735ed3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9fc9adc13e5e90df54b8885522f98e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f61f3cb607268196179fa0a28b051e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6093967302f540000072f05d3e64bf6f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68b3750a95f3627dea9867fb5cf4689}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9771de8ec013027f8f26d799e7a3fe}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f7170c263301f7b7c55dcdf1acb832}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711beadb293e4ef285bb813b2e9feb6d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad64e530b4cf96c745f69ac97d23195}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffb839fbc0a35b148f17363553f6647}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570aa5e92e75568945191853f0196321}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd6cfac7c23742a6e1fe120adfe3183}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74ce92f856d5f687b069166f211ecaf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2985f042e79fb320b402a6e1c425f7}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ff66c2036fd651e7ae366db237b76c}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21985995f6f22d63ba1170ee629bcf02}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c98e75f198a3d84038029711c3f299f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841bd65d5afd409fd7f2bf5f1e859348}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233f1ae0a856a18e7b706093c80a6274}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae51ed82039c62ec075b42a192c861}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH0}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH1}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH2}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH3}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH4}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH5}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH6}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH7}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+0}~GPIO\+\_\+\+BRR\+\_\+\+BR0
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+1}~GPIO\+\_\+\+BRR\+\_\+\+BR1
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+2}~GPIO\+\_\+\+BRR\+\_\+\+BR2
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+3}~GPIO\+\_\+\+BRR\+\_\+\+BR3
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+4}~GPIO\+\_\+\+BRR\+\_\+\+BR4
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+5}~GPIO\+\_\+\+BRR\+\_\+\+BR5
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+6}~GPIO\+\_\+\+BRR\+\_\+\+BR6
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+7}~GPIO\+\_\+\+BRR\+\_\+\+BR7
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+8}~GPIO\+\_\+\+BRR\+\_\+\+BR8
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+9}~GPIO\+\_\+\+BRR\+\_\+\+BR9
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+10}~GPIO\+\_\+\+BRR\+\_\+\+BR10
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+11}~GPIO\+\_\+\+BRR\+\_\+\+BR11
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+12}~GPIO\+\_\+\+BRR\+\_\+\+BR12
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+13}~GPIO\+\_\+\+BRR\+\_\+\+BR13
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+14}~GPIO\+\_\+\+BRR\+\_\+\+BR14
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+15}~GPIO\+\_\+\+BRR\+\_\+\+BR15
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab954e4b475df134a8cbdb7aaae8180c8}{HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7708ed5e2b362068e260cb4064829c21}{HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab954e4b475df134a8cbdb7aaae8180c8}{HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a33713e577d47fa276bb9f9bea4fb17}{HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a4f4c59190f2825ebd37b26c0d72ee}{HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8f4f07c9e681b87a89a1dac41dc4a63}{HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+CONT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7deabee5f0fe1ccce52b96c0f1c5cc18}{HRTIM\+\_\+\+MCR\+\_\+\+CONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+CONT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9088d5f69ed21b8d61f3d67d23400f}{HRTIM\+\_\+\+MCR\+\_\+\+CONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7deabee5f0fe1ccce52b96c0f1c5cc18}{HRTIM\+\_\+\+MCR\+\_\+\+CONT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+RETRIG\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3146934ea27a1b51757ef73cdf9ef591}{HRTIM\+\_\+\+MCR\+\_\+\+RETRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+RETRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bbb228789cf1358cab051492a3ff628}{HRTIM\+\_\+\+MCR\+\_\+\+RETRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3146934ea27a1b51757ef73cdf9ef591}{HRTIM\+\_\+\+MCR\+\_\+\+RETRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+HALF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47146820602cb40847f449b33868a195}{HRTIM\+\_\+\+MCR\+\_\+\+HALF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+HALF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353b891ca4fe08354ee5b20ec2255dc1}{HRTIM\+\_\+\+MCR\+\_\+\+HALF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47146820602cb40847f449b33868a195}{HRTIM\+\_\+\+MCR\+\_\+\+HALF\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612476ec308669827dca2755c8e7fcdc}{HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea420030f9d407cc3cb6783cb8808709}{HRTIM\+\_\+\+MCR\+\_\+\+INTLVD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612476ec308669827dca2755c8e7fcdc}{HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f46a541218764769e2920d6e3ca49fb}{HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38be161e3b6aa12b8c55e66c1b9a6690}{HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c29f5bb12c2d67ea9a0289a5ce5e68}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6f468b26a974c235ef071e43055314}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c29f5bb12c2d67ea9a0289a5ce5e68}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc6ae68f7028048bc516be646f8c0e6}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ebf3507dd801ec8a248899606eeed44}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+SYNCRSTM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec28e598e481d0ec1922bc5488b9d99}{HRTIM\+\_\+\+MCR\+\_\+\+SYNCRSTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNCRSTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28c132ed13fb1e177bdeebd26af8825}{HRTIM\+\_\+\+MCR\+\_\+\+SYNCRSTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec28e598e481d0ec1922bc5488b9d99}{HRTIM\+\_\+\+MCR\+\_\+\+SYNCRSTM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+SYNCSTRTM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa931d3e425a665c205f83e50aa8862d9}{HRTIM\+\_\+\+MCR\+\_\+\+SYNCSTRTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNCSTRTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca4e87a72a1c750b116764b069da673}{HRTIM\+\_\+\+MCR\+\_\+\+SYNCSTRTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa931d3e425a665c205f83e50aa8862d9}{HRTIM\+\_\+\+MCR\+\_\+\+SYNCSTRTM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4969fe23f8fa15a8e0f0bcb0bbd54c9b}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e8b73a57e69078cee234c5dbd38a53c}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4969fe23f8fa15a8e0f0bcb0bbd54c9b}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c9ef61bc7dd6c5c4ce33b557d4f4b3}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a9ad47f633a540b7fcaaaee33098e9e}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+OUT\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ba1c5612fc60ff08493a960565f378}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f836fc95ed0aacc668840539bb223cc}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ba1c5612fc60ff08493a960565f378}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264ab501ffae38ff194223505cf06fdb}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f10db66a2ab16402ea47833f8f502ba}{HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+SYNC\+\_\+\+SRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+MCEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c7f2dbb59171e0bdc32cf5a6b1ab84}{HRTIM\+\_\+\+MCR\+\_\+\+MCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+MCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aac9e049cd17597b5773facdec513de}{HRTIM\+\_\+\+MCR\+\_\+\+MCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c7f2dbb59171e0bdc32cf5a6b1ab84}{HRTIM\+\_\+\+MCR\+\_\+\+MCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+TACEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae784793f6226baadb12a4fa3ee3dc3d1}{HRTIM\+\_\+\+MCR\+\_\+\+TACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TACEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1274b5db8ce7d4aa29ae597ac68f4597}{HRTIM\+\_\+\+MCR\+\_\+\+TACEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae784793f6226baadb12a4fa3ee3dc3d1}{HRTIM\+\_\+\+MCR\+\_\+\+TACEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+TBCEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4f557efd483687fca309dd9b149e33}{HRTIM\+\_\+\+MCR\+\_\+\+TBCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TBCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7bc81ab12c5147f3c49ef40bdab50}{HRTIM\+\_\+\+MCR\+\_\+\+TBCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4f557efd483687fca309dd9b149e33}{HRTIM\+\_\+\+MCR\+\_\+\+TBCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+TCCEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083304c2f75ded47c6a799a3198b0b64}{HRTIM\+\_\+\+MCR\+\_\+\+TCCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TCCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5117b7eb34be87e13bc8e52d0907d8e}{HRTIM\+\_\+\+MCR\+\_\+\+TCCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083304c2f75ded47c6a799a3198b0b64}{HRTIM\+\_\+\+MCR\+\_\+\+TCCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+TDCEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca5edc4bbeab6c3c61fdfc8db707d38a}{HRTIM\+\_\+\+MCR\+\_\+\+TDCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TDCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24040a8d2e5a16a9b9d26f91499aa214}{HRTIM\+\_\+\+MCR\+\_\+\+TDCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca5edc4bbeab6c3c61fdfc8db707d38a}{HRTIM\+\_\+\+MCR\+\_\+\+TDCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+TECEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f73760c8b7895cdad9a10f6635c95b4}{HRTIM\+\_\+\+MCR\+\_\+\+TECEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TECEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482b221747d25453d9391f1be1661714}{HRTIM\+\_\+\+MCR\+\_\+\+TECEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f73760c8b7895cdad9a10f6635c95b4}{HRTIM\+\_\+\+MCR\+\_\+\+TECEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+TFCEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995e1c99aa29925933da6df853fe373d}{HRTIM\+\_\+\+MCR\+\_\+\+TFCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+TFCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70684d623b2744531ae016d8f8ceb885}{HRTIM\+\_\+\+MCR\+\_\+\+TFCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995e1c99aa29925933da6df853fe373d}{HRTIM\+\_\+\+MCR\+\_\+\+TFCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4e7e1b38b08821ca777434ebe2200d1}{HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14717e2e9832af8bf4ba05fe91eb6480}{HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4e7e1b38b08821ca777434ebe2200d1}{HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbc3238efe3f2d2413af63e2bf0b091}{HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b523dc6a35321e09eae62bdd773f2e8}{HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+PREEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747b5436fb2ffe4f5276459a29f8de23}{HRTIM\+\_\+\+MCR\+\_\+\+PREEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+PREEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2468fdd0b644c9426b58b1382df7e9}{HRTIM\+\_\+\+MCR\+\_\+\+PREEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747b5436fb2ffe4f5276459a29f8de23}{HRTIM\+\_\+\+MCR\+\_\+\+PREEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+MREPU\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957aa0e574d8387f802ea8225f11e63c}{HRTIM\+\_\+\+MCR\+\_\+\+MREPU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+MREPU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e60b5d971a219094e7cd94129fbbd9f}{HRTIM\+\_\+\+MCR\+\_\+\+MREPU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957aa0e574d8387f802ea8225f11e63c}{HRTIM\+\_\+\+MCR\+\_\+\+MREPU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0582011034e579e15da8e03a6bd07de}{HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d695879279ea835ff64a552a9edb6e6}{HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0582011034e579e15da8e03a6bd07de}{HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bede7341daf3ea45e0e5370cc2c4657}{HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7dcfc5cd4287605b768969d78b3a2bf}{HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+MCR\+\_\+\+BRSTDMA\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+MISR\+\_\+\+MCMP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a0eddb8eac84d02bf2e625c123c4a8f}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb41af118284c84e320469844853cff}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a0eddb8eac84d02bf2e625c123c4a8f}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MISR\+\_\+\+MCMP2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae111130baa0f929a469a92f2c36b23ac}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6954b3b09ea3d76e9d8b07682c62f0}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae111130baa0f929a469a92f2c36b23ac}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MISR\+\_\+\+MCMP3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56eccf68a950a7b48bab2c7804ac23d0}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MCMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44a329324bc6c0c2c8836c939412817}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56eccf68a950a7b48bab2c7804ac23d0}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MISR\+\_\+\+MCMP4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36c02b4d1944e5ca4236b1eb55da028c}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe34d5075991491f2133bed0fe664e4d}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36c02b4d1944e5ca4236b1eb55da028c}{HRTIM\+\_\+\+MISR\+\_\+\+MCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MISR\+\_\+\+MREP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb7d7c697eba8417fb1b0f9aa2daf6e}{HRTIM\+\_\+\+MISR\+\_\+\+MREP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7b9b95b9da1b1e817a096106c69fc7}{HRTIM\+\_\+\+MISR\+\_\+\+MREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb7d7c697eba8417fb1b0f9aa2daf6e}{HRTIM\+\_\+\+MISR\+\_\+\+MREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MISR\+\_\+\+SYNC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9068f08ce74c85744810bcb7bebce6f8}{HRTIM\+\_\+\+MISR\+\_\+\+SYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+SYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f09a63f35db2cc523fc61e6954658f}{HRTIM\+\_\+\+MISR\+\_\+\+SYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9068f08ce74c85744810bcb7bebce6f8}{HRTIM\+\_\+\+MISR\+\_\+\+SYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MISR\+\_\+\+MUPD\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca6bb1f5bac90c10f16b95251a112a4}{HRTIM\+\_\+\+MISR\+\_\+\+MUPD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MISR\+\_\+\+MUPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6edf56316d718fcdc48a3ea16b9748da}{HRTIM\+\_\+\+MISR\+\_\+\+MUPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca6bb1f5bac90c10f16b95251a112a4}{HRTIM\+\_\+\+MISR\+\_\+\+MUPD\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MICR\+\_\+\+MCMP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6dc54ed8d33cf59f7b28d5b7c6bffc}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305f735f487d5bf4119349195dc545f6}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6dc54ed8d33cf59f7b28d5b7c6bffc}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MICR\+\_\+\+MCMP2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5839ec53f58a9e22604306fcb00aad1}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fc28ae961e91641bba21e86071eb73}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5839ec53f58a9e22604306fcb00aad1}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MICR\+\_\+\+MCMP3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32d60eb46e779630bcb20cd4edf5899}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MCMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40accb2a48c0d1fbcbdd7ea9b895d26a}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32d60eb46e779630bcb20cd4edf5899}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MICR\+\_\+\+MCMP4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76278fcfe8783c94a3baeb976cefaace}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a55f112835574351bef950a6c374efa}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76278fcfe8783c94a3baeb976cefaace}{HRTIM\+\_\+\+MICR\+\_\+\+MCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MICR\+\_\+\+MREP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f8e436aab5058fcac31caf3f3d66c1e}{HRTIM\+\_\+\+MICR\+\_\+\+MREP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84794a3d0e1d4ee7676c7d265ea0452b}{HRTIM\+\_\+\+MICR\+\_\+\+MREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f8e436aab5058fcac31caf3f3d66c1e}{HRTIM\+\_\+\+MICR\+\_\+\+MREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MICR\+\_\+\+SYNC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f2648a7b13f546fdf04f1994138e3d}{HRTIM\+\_\+\+MICR\+\_\+\+SYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+SYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b1a038abd0ccc47da708df01a1cda36}{HRTIM\+\_\+\+MICR\+\_\+\+SYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f2648a7b13f546fdf04f1994138e3d}{HRTIM\+\_\+\+MICR\+\_\+\+SYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MICR\+\_\+\+MUPD\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade634183253a036110e4f1d7f5aad707}{HRTIM\+\_\+\+MICR\+\_\+\+MUPD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MICR\+\_\+\+MUPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4ea5a2eaffb285912f4c931b7ba4031}{HRTIM\+\_\+\+MICR\+\_\+\+MUPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade634183253a036110e4f1d7f5aad707}{HRTIM\+\_\+\+MICR\+\_\+\+MUPD\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+IE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad182630ddbed1a09703016d012679789}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb46a35b646aa59717c8f4bca34ffd7}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad182630ddbed1a09703016d012679789}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5abf5b07fb0820596a277b3ef550e84}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad22f77be9c839ebe07ade8ae3f0ae2ff}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5abf5b07fb0820596a277b3ef550e84}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3df46e7677ade8b1dde7fe4783b5269}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e54c31c684a6d53f81769641db10c92}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3df46e7677ade8b1dde7fe4783b5269}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabefcbb5e7461c55ec0137c397c7d234}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8167b80c6d91acb829fb702032ec6424}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabefcbb5e7461c55ec0137c397c7d234}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MREPIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae42b3644e3619a859ff736452197dd9f}{HRTIM\+\_\+\+MDIER\+\_\+\+MREPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MREPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac761652577349581902819e33034e335}{HRTIM\+\_\+\+MDIER\+\_\+\+MREPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae42b3644e3619a859ff736452197dd9f}{HRTIM\+\_\+\+MDIER\+\_\+\+MREPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+SYNCIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f6cefddadae5351f3a9c5ac679c286}{HRTIM\+\_\+\+MDIER\+\_\+\+SYNCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc1dac91f65495ae5b513f67cb89c284}{HRTIM\+\_\+\+MDIER\+\_\+\+SYNCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f6cefddadae5351f3a9c5ac679c286}{HRTIM\+\_\+\+MDIER\+\_\+\+SYNCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MUPDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04f1318836d869ab59eaf612d52f477a}{HRTIM\+\_\+\+MDIER\+\_\+\+MUPDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cb7d697f780eca9a2331d35ef62d14}{HRTIM\+\_\+\+MDIER\+\_\+\+MUPDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04f1318836d869ab59eaf612d52f477a}{HRTIM\+\_\+\+MDIER\+\_\+\+MUPDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+DE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d853c90af7449534444315dc5b546a}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3c137c07d889753b4b9b303c8d65d1}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d853c90af7449534444315dc5b546a}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP1\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+DE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac358f5f56b95a9965f22c30aa808cd70}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb72ebe4c9792617bbe8beb4d4f9bd0d}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac358f5f56b95a9965f22c30aa808cd70}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP2\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+DE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f47cc8da55dc1748d8951392831bc89}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e83fe0989f948f121234d67b9f8d749}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f47cc8da55dc1748d8951392831bc89}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP3\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+DE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga419f3c68c8a9d3c0a48ed86798277f33}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f42842d92a763aad5f92964ce7dd95}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga419f3c68c8a9d3c0a48ed86798277f33}{HRTIM\+\_\+\+MDIER\+\_\+\+MCMP4\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MREPDE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052df961caa4d7ceaf7cdf166cf9ebb}{HRTIM\+\_\+\+MDIER\+\_\+\+MREPDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MREPDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefe42d54e26aa19b977897de0ecfcd61}{HRTIM\+\_\+\+MDIER\+\_\+\+MREPDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052df961caa4d7ceaf7cdf166cf9ebb}{HRTIM\+\_\+\+MDIER\+\_\+\+MREPDE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+SYNCDE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129768c843d8e3b04df9f1c6c238b2aa}{HRTIM\+\_\+\+MDIER\+\_\+\+SYNCDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+SYNCDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bf53574dce6e394537c8f5ebbaed36}{HRTIM\+\_\+\+MDIER\+\_\+\+SYNCDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129768c843d8e3b04df9f1c6c238b2aa}{HRTIM\+\_\+\+MDIER\+\_\+\+SYNCDE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MDIER\+\_\+\+MUPDDE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bc2a8bfb6965935dd1321868fe08df}{HRTIM\+\_\+\+MDIER\+\_\+\+MUPDDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+MDIER\+\_\+\+MUPDDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae416f5758fc837c90b683b88320f03}{HRTIM\+\_\+\+MDIER\+\_\+\+MUPDDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bc2a8bfb6965935dd1321868fe08df}{HRTIM\+\_\+\+MDIER\+\_\+\+MUPDDE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCNTR\+\_\+\+MCNTR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657859288b1164e5e915919997c33fd6}{HRTIM\+\_\+\+MCNTR\+\_\+\+MCNTR\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MCNTR\+\_\+\+MCNTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecaabcdcf3c4763eeb9c487935177a53}{HRTIM\+\_\+\+MCNTR\+\_\+\+MCNTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657859288b1164e5e915919997c33fd6}{HRTIM\+\_\+\+MCNTR\+\_\+\+MCNTR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MPER\+\_\+\+MPER\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga865844bd23c9790dd8219404e01b0502}{HRTIM\+\_\+\+MPER\+\_\+\+MPER\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MPER\+\_\+\+MPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67410db2fd7d4e1688e184d66a239e99}{HRTIM\+\_\+\+MPER\+\_\+\+MPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga865844bd23c9790dd8219404e01b0502}{HRTIM\+\_\+\+MPER\+\_\+\+MPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MREP\+\_\+\+MREP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabd69c24f6c4849b3c251f56c95e74d}{HRTIM\+\_\+\+MREP\+\_\+\+MREP\+\_\+\+Msk}}~(0x000000\+FFUL $<$$<$ HRTIM\+\_\+\+MREP\+\_\+\+MREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa96feb0001770145ac08df53b80703ec}{HRTIM\+\_\+\+MREP\+\_\+\+MREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabd69c24f6c4849b3c251f56c95e74d}{HRTIM\+\_\+\+MREP\+\_\+\+MREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b59148bbe48bee6a38f86b7ce67cc2}{HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP1\+R\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga520d879e2e57b3e96f910ae4dbc91e5a}{HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP1R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b59148bbe48bee6a38f86b7ce67cc2}{HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP1\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069252abe98a791318d83e76f4e97b87}{HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2\+R\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a8e991b2bb040f704abe72e0b60138}{HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069252abe98a791318d83e76f4e97b87}{HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3dd2ab45f5a6bfaed5b50fc1855061}{HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3\+R\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97313b634706edbc0e073aa123ea6fd5}{HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3dd2ab45f5a6bfaed5b50fc1855061}{HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e28f00c91263cb34ffcbc5c987ba379}{HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4\+R\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4846c7e63a4369937698230754aef2bd}{HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e28f00c91263cb34ffcbc5c987ba379}{HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP2R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a8e991b2bb040f704abe72e0b60138}{HRTIM\+\_\+\+MCMP2\+R\+\_\+\+MCMP2R}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP3R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97313b634706edbc0e073aa123ea6fd5}{HRTIM\+\_\+\+MCMP3\+R\+\_\+\+MCMP3R}}
\item 
\#define {\bfseries HRTIM\+\_\+\+MCMP1\+R\+\_\+\+MCMP4R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4846c7e63a4369937698230754aef2bd}{HRTIM\+\_\+\+MCMP4\+R\+\_\+\+MCMP4R}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff07c98f3d1434620611a856029340f9}{HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a99c1c2af67a009f4defbe2f1eee6b5}{HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff07c98f3d1434620611a856029340f9}{HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc7d4c8ca193519eecda7f0e82445af}{HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga215456ef986895b149cf41cf8038a91f}{HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c67dc54ba1be3f258a45cf092147a7d}{HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+CK\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+CONT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602263a8e797bdb6dab4c2a3422300b3}{HRTIM\+\_\+\+TIMCR\+\_\+\+CONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+CONT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacafa45171799f93db1dd2fb5b8aabba7}{HRTIM\+\_\+\+TIMCR\+\_\+\+CONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602263a8e797bdb6dab4c2a3422300b3}{HRTIM\+\_\+\+TIMCR\+\_\+\+CONT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+RETRIG\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4b364de6ec52444e2a74ef84eefb180}{HRTIM\+\_\+\+TIMCR\+\_\+\+RETRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+RETRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb45f09bc4f55d1a5d713a1a9a73f8a}{HRTIM\+\_\+\+TIMCR\+\_\+\+RETRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4b364de6ec52444e2a74ef84eefb180}{HRTIM\+\_\+\+TIMCR\+\_\+\+RETRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+HALF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd12f99c99d4f0c82bea37fd36588d64}{HRTIM\+\_\+\+TIMCR\+\_\+\+HALF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+HALF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e953fe053049ccb8acb769c1c1804f}{HRTIM\+\_\+\+TIMCR\+\_\+\+HALF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd12f99c99d4f0c82bea37fd36588d64}{HRTIM\+\_\+\+TIMCR\+\_\+\+HALF\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+PSHPLL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b4b989d7c2961e023a752150858ada}{HRTIM\+\_\+\+TIMCR\+\_\+\+PSHPLL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+PSHPLL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559bed2e803cf4e27127dcfe9129ffc4}{HRTIM\+\_\+\+TIMCR\+\_\+\+PSHPLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b4b989d7c2961e023a752150858ada}{HRTIM\+\_\+\+TIMCR\+\_\+\+PSHPLL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3338b014e988d4fbaed3017c5e7df036}{HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827771f8946d43a08fad8ff18e0e1a03}{HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3338b014e988d4fbaed3017c5e7df036}{HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38503a5b9027898de91c09312b29a4c3}{HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7ee4bb6f42e7de0bffb2061997ee28}{HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+INTLVD\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+RSYNCU\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9216ef3a3309fd7c23621a440f9f42d}{HRTIM\+\_\+\+TIMCR\+\_\+\+RSYNCU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+RSYNCU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc06a54d872a7c8bfbb29da6848f6dc}{HRTIM\+\_\+\+TIMCR\+\_\+\+RSYNCU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9216ef3a3309fd7c23621a440f9f42d}{HRTIM\+\_\+\+TIMCR\+\_\+\+RSYNCU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCRST\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c13cb3087c34006d6b29c659acd81a}{HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3514842ebb606b8736d2842d9ee9d77}{HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c13cb3087c34006d6b29c659acd81a}{HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCSTRT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b301ba35336c4d006e3343bad38aa81}{HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCSTRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6dd6335f8abca972e1aa34049d5de1f}{HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b301ba35336c4d006e3343bad38aa81}{HRTIM\+\_\+\+TIMCR\+\_\+\+SYNCSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36ee7874f928cec794576ae3a61e02f9}{HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2787376ca28a1480035436313ea8f9}{HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36ee7874f928cec794576ae3a61e02f9}{HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72c5f46e9789ac5c7f3f9e33fd4d55f9}{HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5fbb688fc882eb9b5f91fb1f3f36d8a}{HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP2\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553824c5e111bcbfdf07a333b3126a67}{HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26acd8328c374efb9b5353b72e6c688}{HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553824c5e111bcbfdf07a333b3126a67}{HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c08ed2c046f4934510ce4d2f16a399}{HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a81e11de3b22f5caf9f3da0b379dff3}{HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DELCMP4\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+TFU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf162d4a30ca70e4b5e1914fdb2eb74b6}{HRTIM\+\_\+\+TIMCR\+\_\+\+TFU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TFU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0417f1e638a36564e28ca01d2fd95873}{HRTIM\+\_\+\+TIMCR\+\_\+\+TFU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf162d4a30ca70e4b5e1914fdb2eb74b6}{HRTIM\+\_\+\+TIMCR\+\_\+\+TFU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+TREPU\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b15407eaa5c3002c9ca6bcc11491851}{HRTIM\+\_\+\+TIMCR\+\_\+\+TREPU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TREPU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbfd71d06250df0b40f1fb758e7ad609}{HRTIM\+\_\+\+TIMCR\+\_\+\+TREPU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b15407eaa5c3002c9ca6bcc11491851}{HRTIM\+\_\+\+TIMCR\+\_\+\+TREPU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+TRSTU\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf784f6e39bea4a7d9725f360c2349dd}{HRTIM\+\_\+\+TIMCR\+\_\+\+TRSTU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TRSTU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae65ab6ff1c6c8a6445c020046d82e12d}{HRTIM\+\_\+\+TIMCR\+\_\+\+TRSTU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf784f6e39bea4a7d9725f360c2349dd}{HRTIM\+\_\+\+TIMCR\+\_\+\+TRSTU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+TAU\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8070a073f423474e6c41aba70cf3afc}{HRTIM\+\_\+\+TIMCR\+\_\+\+TAU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TAU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2c111a7aa3934dd16f5af954891607}{HRTIM\+\_\+\+TIMCR\+\_\+\+TAU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8070a073f423474e6c41aba70cf3afc}{HRTIM\+\_\+\+TIMCR\+\_\+\+TAU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+TBU\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e20761b23a5cdd4b1bbc7d74ea1067}{HRTIM\+\_\+\+TIMCR\+\_\+\+TBU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TBU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71105d31baace4727258b64e4530d84}{HRTIM\+\_\+\+TIMCR\+\_\+\+TBU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e20761b23a5cdd4b1bbc7d74ea1067}{HRTIM\+\_\+\+TIMCR\+\_\+\+TBU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+TCU\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdba20db6d08d2576ba9582d968b8ea3}{HRTIM\+\_\+\+TIMCR\+\_\+\+TCU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TCU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2eb4697b56ccd4e9ba98609967dbfc4}{HRTIM\+\_\+\+TIMCR\+\_\+\+TCU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdba20db6d08d2576ba9582d968b8ea3}{HRTIM\+\_\+\+TIMCR\+\_\+\+TCU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+TDU\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c57464c64ac707aa9ffde11cfef562}{HRTIM\+\_\+\+TIMCR\+\_\+\+TDU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461267e23d0330fa8ddb483f69ad2be7}{HRTIM\+\_\+\+TIMCR\+\_\+\+TDU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c57464c64ac707aa9ffde11cfef562}{HRTIM\+\_\+\+TIMCR\+\_\+\+TDU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+TEU\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89366e5ef1c0876d59ced5b0eaa9911}{HRTIM\+\_\+\+TIMCR\+\_\+\+TEU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+TEU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eafdfac1aed876bacc81760bc892112}{HRTIM\+\_\+\+TIMCR\+\_\+\+TEU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89366e5ef1c0876d59ced5b0eaa9911}{HRTIM\+\_\+\+TIMCR\+\_\+\+TEU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+MSTU\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711da3d642504e28b7ceca59ee443a10}{HRTIM\+\_\+\+TIMCR\+\_\+\+MSTU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+MSTU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf957bd52d8108ef470d729468038e4bf}{HRTIM\+\_\+\+TIMCR\+\_\+\+MSTU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711da3d642504e28b7ceca59ee443a10}{HRTIM\+\_\+\+TIMCR\+\_\+\+MSTU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6232b11df17bd042884a4e9c70d22ce2}{HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4861a998b7168c3261da93c334ab1e}{HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6232b11df17bd042884a4e9c70d22ce2}{HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04608d7a6226d3566dfe28a8bd136a28}{HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9e4a1f088cf048b353889982a9e018}{HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+DACSYNC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+PREEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8107ca618e92960140be4adf2590af2d}{HRTIM\+\_\+\+TIMCR\+\_\+\+PREEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+PREEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb6f3ce5fb9768f516351586724e20a3}{HRTIM\+\_\+\+TIMCR\+\_\+\+PREEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8107ca618e92960140be4adf2590af2d}{HRTIM\+\_\+\+TIMCR\+\_\+\+PREEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b55afd3dd625678c4a1c142a4cbeb}{HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30c89f08e0d63d9487c00c5c61b78c84}{HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b55afd3dd625678c4a1c142a4cbeb}{HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac63aeb071e25cc7d69baa09fb958c5ec}{HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59386f392f4ef894b7a728e1c00e3505}{HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3007fc26d6742a228d81bd4b1cb6beae}{HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e603ca85fec1ebddbaa4fa1f45ac272}{HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+TIMCR\+\_\+\+UPDGAT\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+CMP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35c11c2cece3b8df40e98578eb87d626}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d70dace0a547d93381e9e5c41a9f0df}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35c11c2cece3b8df40e98578eb87d626}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+CMP2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a3734d740e2aa92c645f97d5aff84c}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9bdaf29c57f076ccf02259c8d2f9cf}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a3734d740e2aa92c645f97d5aff84c}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+CMP3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce20f3eec68489be245a0aff1a49059}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2144ea2a44262a27dc90b350f085ae8a}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce20f3eec68489be245a0aff1a49059}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+CMP4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0c8c5ffd30e0b4b970d12c69a663c8}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a96525a940627e2e64289834e255ef}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0c8c5ffd30e0b4b970d12c69a663c8}{HRTIM\+\_\+\+TIMISR\+\_\+\+CMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+REP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ec7f55e9f6d50937f61c4c6270e609}{HRTIM\+\_\+\+TIMISR\+\_\+\+REP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+REP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aad75cfcbccb7537744e2b5145bbec2}{HRTIM\+\_\+\+TIMISR\+\_\+\+REP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ec7f55e9f6d50937f61c4c6270e609}{HRTIM\+\_\+\+TIMISR\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+UPD\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed0ffaead5b644c38eac74c5dc0e4ea4}{HRTIM\+\_\+\+TIMISR\+\_\+\+UPD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+UPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf079d66e6c2e4f1fd1b37ed0764adbd}{HRTIM\+\_\+\+TIMISR\+\_\+\+UPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed0ffaead5b644c38eac74c5dc0e4ea4}{HRTIM\+\_\+\+TIMISR\+\_\+\+UPD\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+CPT1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76496eeb69e26c489deb429b3894f844}{HRTIM\+\_\+\+TIMISR\+\_\+\+CPT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968540ed4761d4c1f876fb119097af87}{HRTIM\+\_\+\+TIMISR\+\_\+\+CPT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76496eeb69e26c489deb429b3894f844}{HRTIM\+\_\+\+TIMISR\+\_\+\+CPT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+CPT2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafef48f718648cdf4ddc8e81efca9f26c}{HRTIM\+\_\+\+TIMISR\+\_\+\+CPT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CPT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b0b8eaf8315c26347d87ab38f30ba0}{HRTIM\+\_\+\+TIMISR\+\_\+\+CPT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafef48f718648cdf4ddc8e81efca9f26c}{HRTIM\+\_\+\+TIMISR\+\_\+\+CPT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+SET1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4a385273b8c7f8a7b54f0629f77ae2}{HRTIM\+\_\+\+TIMISR\+\_\+\+SET1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+SET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa722d7bb009b799b65568883a4867951}{HRTIM\+\_\+\+TIMISR\+\_\+\+SET1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4a385273b8c7f8a7b54f0629f77ae2}{HRTIM\+\_\+\+TIMISR\+\_\+\+SET1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+RST1\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e20090378a236991060348915b57ba}{HRTIM\+\_\+\+TIMISR\+\_\+\+RST1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+RST1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67476a474d91ce201c8eb8b3306a73e8}{HRTIM\+\_\+\+TIMISR\+\_\+\+RST1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e20090378a236991060348915b57ba}{HRTIM\+\_\+\+TIMISR\+\_\+\+RST1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+SET2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8533e77812c4135a5c418570b8216aeb}{HRTIM\+\_\+\+TIMISR\+\_\+\+SET2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+SET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5e109d05eed50b3a0096fb0e97ee17}{HRTIM\+\_\+\+TIMISR\+\_\+\+SET2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8533e77812c4135a5c418570b8216aeb}{HRTIM\+\_\+\+TIMISR\+\_\+\+SET2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+RST2\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f461c43ffc9653ffdb54a917b75a1f}{HRTIM\+\_\+\+TIMISR\+\_\+\+RST2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+RST2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d54f163c558d7faae3753cb286ecc5a}{HRTIM\+\_\+\+TIMISR\+\_\+\+RST2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f461c43ffc9653ffdb54a917b75a1f}{HRTIM\+\_\+\+TIMISR\+\_\+\+RST2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c61111fbc7d44631a859e3742d10eb}{HRTIM\+\_\+\+TIMISR\+\_\+\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga153a1fc97f18fa7784527020779975f9}{HRTIM\+\_\+\+TIMISR\+\_\+\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c61111fbc7d44631a859e3742d10eb}{HRTIM\+\_\+\+TIMISR\+\_\+\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+DLYPRT\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e9c0f03b340ba1c66a5a80ebc1c5ef}{HRTIM\+\_\+\+TIMISR\+\_\+\+DLYPRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+DLYPRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18bba78d6c2309361c19893befe4f20}{HRTIM\+\_\+\+TIMISR\+\_\+\+DLYPRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e9c0f03b340ba1c66a5a80ebc1c5ef}{HRTIM\+\_\+\+TIMISR\+\_\+\+DLYPRT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+CPPSTAT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a43268ab67d593dc452b282f4df1f2c}{HRTIM\+\_\+\+TIMISR\+\_\+\+CPPSTAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+CPPSTAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca610de45c69444a7145fa994535463}{HRTIM\+\_\+\+TIMISR\+\_\+\+CPPSTAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a43268ab67d593dc452b282f4df1f2c}{HRTIM\+\_\+\+TIMISR\+\_\+\+CPPSTAT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+IPPSTAT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba118f9551837455193d94e6dfd2387}{HRTIM\+\_\+\+TIMISR\+\_\+\+IPPSTAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+IPPSTAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a659dd79e9ee9fb66670e66f66d181d}{HRTIM\+\_\+\+TIMISR\+\_\+\+IPPSTAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba118f9551837455193d94e6dfd2387}{HRTIM\+\_\+\+TIMISR\+\_\+\+IPPSTAT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+STAT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc2af63013fbe8e51928950a3d623cfc}{HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+STAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+STAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d51a06b1dd4380375b0cfef251e2fc7}{HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+STAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc2af63013fbe8e51928950a3d623cfc}{HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+STAT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+STAT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e5df6f6434a5faafab431ea315e446a}{HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+STAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+STAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbade7403f042b862c5329e095eeca9c}{HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+STAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e5df6f6434a5faafab431ea315e446a}{HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+STAT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+CPY\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac40f9b5c79bf2d0bd26f7ef3dfc97778}{HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+CPY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+CPY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee557741adc7fc8bffc15ff2f73fb89}{HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+CPY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac40f9b5c79bf2d0bd26f7ef3dfc97778}{HRTIM\+\_\+\+TIMISR\+\_\+\+O1\+CPY\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+CPY\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19f9863bbd3fff6aad51b20e8ebcbfd}{HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+CPY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+CPY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a772f09868c1106a6da2d9e42eb7a3}{HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+CPY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19f9863bbd3fff6aad51b20e8ebcbfd}{HRTIM\+\_\+\+TIMISR\+\_\+\+O2\+CPY\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+CMP1\+C\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f294b078220be0b2d36eb1e2cb19bf}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP1\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP1\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d54a5ec4141572ecf5aa5beeaf24c7}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP1C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f294b078220be0b2d36eb1e2cb19bf}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP1\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+CMP2\+C\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea02b807061521504b08faf1d5ad428}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP2\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP2\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb75b6eb36e1e2ccc59d8989a836638}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP2C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea02b807061521504b08faf1d5ad428}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP2\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+CMP3\+C\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a6379102462c9b7331812c325b1398a}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP3\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP3\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b14030070bb52e33eb5bc816a76625f}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP3C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a6379102462c9b7331812c325b1398a}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP3\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+CMP4\+C\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaf5ce742237401263868d80d04a5604}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP4\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CMP4\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0968378ee40c5c9609460352ee16dbc}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP4C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaf5ce742237401263868d80d04a5604}{HRTIM\+\_\+\+TIMICR\+\_\+\+CMP4\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+REPC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ccc48d7baed160eb1c37b398c47ba8}{HRTIM\+\_\+\+TIMICR\+\_\+\+REPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+REPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb3773742362fb1a1179b1536e6e55}{HRTIM\+\_\+\+TIMICR\+\_\+\+REPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ccc48d7baed160eb1c37b398c47ba8}{HRTIM\+\_\+\+TIMICR\+\_\+\+REPC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+UPDC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5741fd756c3e50d3171d5040e675a40}{HRTIM\+\_\+\+TIMICR\+\_\+\+UPDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+UPDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b4e5031435f0fc742b6d910ea75dca}{HRTIM\+\_\+\+TIMICR\+\_\+\+UPDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5741fd756c3e50d3171d5040e675a40}{HRTIM\+\_\+\+TIMICR\+\_\+\+UPDC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+CPT1\+C\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7d12224d9408cdee3f64a814b9a39d}{HRTIM\+\_\+\+TIMICR\+\_\+\+CPT1\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT1\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ad674b98d8862e6ca5df2ac92cc439}{HRTIM\+\_\+\+TIMICR\+\_\+\+CPT1C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7d12224d9408cdee3f64a814b9a39d}{HRTIM\+\_\+\+TIMICR\+\_\+\+CPT1\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+CPT2\+C\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61c78c3a7c234616550ffcdb23dc68dd}{HRTIM\+\_\+\+TIMICR\+\_\+\+CPT2\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+CPT2\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4307b6952dd08509b290b3533eaa4c}{HRTIM\+\_\+\+TIMICR\+\_\+\+CPT2C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61c78c3a7c234616550ffcdb23dc68dd}{HRTIM\+\_\+\+TIMICR\+\_\+\+CPT2\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+SET1\+C\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4591cd86b019f35d0ccafb898264b0a3}{HRTIM\+\_\+\+TIMICR\+\_\+\+SET1\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+SET1\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70f157f1250b07c024dc6832a61328c5}{HRTIM\+\_\+\+TIMICR\+\_\+\+SET1C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4591cd86b019f35d0ccafb898264b0a3}{HRTIM\+\_\+\+TIMICR\+\_\+\+SET1\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+RST1\+C\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93efb72c6f73a6f95e6ee4d4656e746d}{HRTIM\+\_\+\+TIMICR\+\_\+\+RST1\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+RST1\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e1ae25ecaa4d6dc0a1f9a0bd8e75f6}{HRTIM\+\_\+\+TIMICR\+\_\+\+RST1C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93efb72c6f73a6f95e6ee4d4656e746d}{HRTIM\+\_\+\+TIMICR\+\_\+\+RST1\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+SET2\+C\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5736292a2b6d43e4e23b77324301dc}{HRTIM\+\_\+\+TIMICR\+\_\+\+SET2\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+SET2\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cfd11ce02fabe8d26e63a49fe9234b}{HRTIM\+\_\+\+TIMICR\+\_\+\+SET2C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5736292a2b6d43e4e23b77324301dc}{HRTIM\+\_\+\+TIMICR\+\_\+\+SET2\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+RST2\+C\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34acffd3511c77ea52df351c79b9b04f}{HRTIM\+\_\+\+TIMICR\+\_\+\+RST2\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+RST2\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadda75983a9a588244176f654f2b76b6f}{HRTIM\+\_\+\+TIMICR\+\_\+\+RST2C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34acffd3511c77ea52df351c79b9b04f}{HRTIM\+\_\+\+TIMICR\+\_\+\+RST2\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+RSTC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100ba15e55cbbca727e1a908e5a7c9d3}{HRTIM\+\_\+\+TIMICR\+\_\+\+RSTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+RSTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d68729ab845c4c3e4e7ac1ce2bf89cb}{HRTIM\+\_\+\+TIMICR\+\_\+\+RSTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100ba15e55cbbca727e1a908e5a7c9d3}{HRTIM\+\_\+\+TIMICR\+\_\+\+RSTC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMICR\+\_\+\+DLYPRTC\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b326f08ceba780fe1260e393dfcf138}{HRTIM\+\_\+\+TIMICR\+\_\+\+DLYPRTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMICR\+\_\+\+DLYPRTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9aca0ce97b5022ee22207a6feaeb44}{HRTIM\+\_\+\+TIMICR\+\_\+\+DLYPRTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b326f08ceba780fe1260e393dfcf138}{HRTIM\+\_\+\+TIMICR\+\_\+\+DLYPRTC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+IE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402d31312049008e06f5d361151582f8}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab518d37f7ee9bcaf1f3917aeb0ba8652}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402d31312049008e06f5d361151582f8}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga366ce551ff290da4fd785f23aa27b524}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131184263e1c160566b84b99c3943977}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga366ce551ff290da4fd785f23aa27b524}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4a6a4c3815507b84a78f99f776661b}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271c308d6631c1a4dcc12a70e8fb6130}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4a6a4c3815507b84a78f99f776661b}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa3de8a25c6767182c826c572516a66}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1904d8bf5dcff78587e31fa7fc3c0fa3}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa3de8a25c6767182c826c572516a66}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+REPIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ceeed88f027eeb1e6be28f242804036}{HRTIM\+\_\+\+TIMDIER\+\_\+\+REPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c15be1c85424cdc8f28e4fc2917c913}{HRTIM\+\_\+\+TIMDIER\+\_\+\+REPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ceeed88f027eeb1e6be28f242804036}{HRTIM\+\_\+\+TIMDIER\+\_\+\+REPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab718c25e1efd961806ca44fc2f0839}{HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc59e3971891fa96570b0e42aba3c337}{HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab718c25e1efd961806ca44fc2f0839}{HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+IE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0731bbadac3237d2a5aa98d80a3dbb8e}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081b83fbafea5b7bccf6444337ad0e19}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0731bbadac3237d2a5aa98d80a3dbb8e}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+IE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a3671cf10b0d8a3a2465e8aee39712}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d50428f31a6676380a36d77ae5ca918}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a3671cf10b0d8a3a2465e8aee39712}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+IE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98e1996958553b4a0f7c70b3500c15c}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0c03e781017bfe6817cb13ab8fc771}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98e1996958553b4a0f7c70b3500c15c}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+IE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0a1746f2e51112489f8ffded2280745}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2bc46a91ff7fb97ffc8db3f0adadc43}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0a1746f2e51112489f8ffded2280745}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+IE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5fdea454412c7569e77dcbdfa1146dc}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c311cb56ab19628de503aef64ae4b8}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5fdea454412c7569e77dcbdfa1146dc}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+IE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2dd168a134e5b5d883cb2854c4cad3}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac204f08f6c95577734dd63735f60b2c3}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2dd168a134e5b5d883cb2854c4cad3}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6943bf20cdbdf824d2ed71bd5e3c08b1}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164391205a4de39bc115b13657e693cb}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6943bf20cdbdf824d2ed71bd5e3c08b1}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae5bf4415705f87e2cedd79d58ea978}{HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94c1e0c0e68b20efbf7c845ff568adf3}{HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae5bf4415705f87e2cedd79d58ea978}{HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+DE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f82b4ee425dc43c91bc03a94446e28}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30adedf4bd4b9f3176985a60e5adf467}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f82b4ee425dc43c91bc03a94446e28}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP1\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+DE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13ed5df00a8d834283164ee1ddb899f}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf0b7691297d01fddbece56d378f045}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13ed5df00a8d834283164ee1ddb899f}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP2\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+DE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd0ddb13071f67a8f90aa762b82082f}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52acdb4ca8776dc8cb92a96114ce850c}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd0ddb13071f67a8f90aa762b82082f}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP3\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+DE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe6cc23c98c515ee7a160a33c95a1e64}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc8715f4f550e17c15200658a366620}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe6cc23c98c515ee7a160a33c95a1e64}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CMP4\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+REPDE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84876ec2b4aed7eb3b7de8c108044e8a}{HRTIM\+\_\+\+TIMDIER\+\_\+\+REPDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+REPDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20ca3dc9bed3084660962d64328750a4}{HRTIM\+\_\+\+TIMDIER\+\_\+\+REPDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84876ec2b4aed7eb3b7de8c108044e8a}{HRTIM\+\_\+\+TIMDIER\+\_\+\+REPDE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDDE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8540deeb60c3a498b1617b1544f508f5}{HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3a444d176df029830ac7500f9bd0d60}{HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8540deeb60c3a498b1617b1544f508f5}{HRTIM\+\_\+\+TIMDIER\+\_\+\+UPDDE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+DE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca36b9609a77302460370c3b77e60edf}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e479c01fca2049cc98b5523b1e82fdc}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca36b9609a77302460370c3b77e60edf}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT1\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+DE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99d3c788c5ec22937be06de67aa6383}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b987d46b4d6e402d2998ec61a96903b}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99d3c788c5ec22937be06de67aa6383}{HRTIM\+\_\+\+TIMDIER\+\_\+\+CPT2\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+DE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a0cad7aafd79288bf6e51d32150759}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04ff6833f5360cc4a8d205a8b5204ba}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a0cad7aafd79288bf6e51d32150759}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET1\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+DE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81950fb7edf28395b063aa069602e78f}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91784592804c1faae9b6cd8199293254}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81950fb7edf28395b063aa069602e78f}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST1\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+DE\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d9abc707cb8c7e8afdef0bdf44e7f3}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac311845ff8ed45d8a65822896fd522e2}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d9abc707cb8c7e8afdef0bdf44e7f3}{HRTIM\+\_\+\+TIMDIER\+\_\+\+SET2\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+DE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16d449b927bc4722f31d3f3a7d61a8d3}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadda473472a6c2eec94e5f0f8d6b7237}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16d449b927bc4722f31d3f3a7d61a8d3}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RST2\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTDE\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66601ec3a4e9673a2f50ab24aef49774}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cdf426407876fbe383cd43524fd362c}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66601ec3a4e9673a2f50ab24aef49774}{HRTIM\+\_\+\+TIMDIER\+\_\+\+RSTDE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTDE\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8a71cb6f125f92533c2f796ef569af1}{HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f077ff699e9efb0f76d67cf0c1a2c4f}{HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8a71cb6f125f92533c2f796ef569af1}{HRTIM\+\_\+\+TIMDIER\+\_\+\+DLYPRTDE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CNTR\+\_\+\+CNTR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b910efc2544ab4d5ac9ce94b75018d}{HRTIM\+\_\+\+CNTR\+\_\+\+CNTR\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CNTR\+\_\+\+CNTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf192cf3e3a4103ca1e0c793bd985aef8}{HRTIM\+\_\+\+CNTR\+\_\+\+CNTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b910efc2544ab4d5ac9ce94b75018d}{HRTIM\+\_\+\+CNTR\+\_\+\+CNTR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+PER\+\_\+\+PER\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354243ba58d9dc00d6771a7b48299b73}{HRTIM\+\_\+\+PER\+\_\+\+PER\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+PER\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962241fdd32be60b3f116c6eaeff1233}{HRTIM\+\_\+\+PER\+\_\+\+PER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354243ba58d9dc00d6771a7b48299b73}{HRTIM\+\_\+\+PER\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+REP\+\_\+\+REP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75dfe553507b46d9a71388b0025193b5}{HRTIM\+\_\+\+REP\+\_\+\+REP\+\_\+\+Msk}}~(0x000000\+FFUL $<$$<$ HRTIM\+\_\+\+REP\+\_\+\+REP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f37703a02ff6788979b620acbf1a700}{HRTIM\+\_\+\+REP\+\_\+\+REP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75dfe553507b46d9a71388b0025193b5}{HRTIM\+\_\+\+REP\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CMP1\+R\+\_\+\+CMP1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9123ec95a6f2401295df75f428907fb}{HRTIM\+\_\+\+CMP1\+R\+\_\+\+CMP1\+R\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CMP1\+R\+\_\+\+CMP1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c2aa41956743fad02652f94e0615cc}{HRTIM\+\_\+\+CMP1\+R\+\_\+\+CMP1R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9123ec95a6f2401295df75f428907fb}{HRTIM\+\_\+\+CMP1\+R\+\_\+\+CMP1\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CMP1\+CR\+\_\+\+CMP1\+CR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3307575f1a503b09d5ea5ee4979c9dba}{HRTIM\+\_\+\+CMP1\+CR\+\_\+\+CMP1\+CR\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CMP1\+CR\+\_\+\+CMP1\+CR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b21fc8586115daf452e51797e72e0e4}{HRTIM\+\_\+\+CMP1\+CR\+\_\+\+CMP1\+CR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3307575f1a503b09d5ea5ee4979c9dba}{HRTIM\+\_\+\+CMP1\+CR\+\_\+\+CMP1\+CR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CMP2\+R\+\_\+\+CMP2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eccbbd52151fb0b01421068fb674170}{HRTIM\+\_\+\+CMP2\+R\+\_\+\+CMP2\+R\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CMP2\+R\+\_\+\+CMP2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4753c74660dff0a57f90ff716e9602}{HRTIM\+\_\+\+CMP2\+R\+\_\+\+CMP2R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eccbbd52151fb0b01421068fb674170}{HRTIM\+\_\+\+CMP2\+R\+\_\+\+CMP2\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CMP3\+R\+\_\+\+CMP3\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb8507a77991fafa54c00c21e25430e}{HRTIM\+\_\+\+CMP3\+R\+\_\+\+CMP3\+R\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CMP3\+R\+\_\+\+CMP3\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad047129641725e1a4bf7f767a4740ea8}{HRTIM\+\_\+\+CMP3\+R\+\_\+\+CMP3R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb8507a77991fafa54c00c21e25430e}{HRTIM\+\_\+\+CMP3\+R\+\_\+\+CMP3\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CMP4\+R\+\_\+\+CMP4\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab866def328664e9ce2feb190bb9f15f9}{HRTIM\+\_\+\+CMP4\+R\+\_\+\+CMP4\+R\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CMP4\+R\+\_\+\+CMP4\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba06dca118e38a42335984106b6141a8}{HRTIM\+\_\+\+CMP4\+R\+\_\+\+CMP4R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab866def328664e9ce2feb190bb9f15f9}{HRTIM\+\_\+\+CMP4\+R\+\_\+\+CMP4\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+R\+\_\+\+CPT1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07cfdf63496d0b16638e5b8312305eb7}{HRTIM\+\_\+\+CPT1\+R\+\_\+\+CPT1\+R\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CPT1\+R\+\_\+\+CPT1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27bc556915644b786954994bd000a4b6}{HRTIM\+\_\+\+CPT1\+R\+\_\+\+CPT1R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07cfdf63496d0b16638e5b8312305eb7}{HRTIM\+\_\+\+CPT1\+R\+\_\+\+CPT1\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+R\+\_\+\+DIR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5301e68b54f8fb3989db3da41aa8d31d}{HRTIM\+\_\+\+CPT1\+R\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+R\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d90195e16e1566fd58ff512723e8f6}{HRTIM\+\_\+\+CPT1\+R\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5301e68b54f8fb3989db3da41aa8d31d}{HRTIM\+\_\+\+CPT1\+R\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+R\+\_\+\+CPT2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4837a1c6b06c9aec88eedf5b3596b2be}{HRTIM\+\_\+\+CPT2\+R\+\_\+\+CPT2\+R\+\_\+\+Msk}}~(0x0000\+FFFFUL $<$$<$ HRTIM\+\_\+\+CPT2\+R\+\_\+\+CPT2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3371b16e3e11b5c16067b372c43a1b63}{HRTIM\+\_\+\+CPT2\+R\+\_\+\+CPT2R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4837a1c6b06c9aec88eedf5b3596b2be}{HRTIM\+\_\+\+CPT2\+R\+\_\+\+CPT2\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+R\+\_\+\+DIR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfc9e570230f42ed33a170f6265f1f9}{HRTIM\+\_\+\+CPT2\+R\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+R\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ece4b5322f6078e4e43f05747bb202}{HRTIM\+\_\+\+CPT2\+R\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfc9e570230f42ed33a170f6265f1f9}{HRTIM\+\_\+\+CPT2\+R\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6662bbe485b84ecc3e82014432591174}{HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee090a7764c9393eabda758982b8c89}{HRTIM\+\_\+\+DTR\+\_\+\+DTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6662bbe485b84ecc3e82014432591174}{HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9dbdf2b0eb65b5ddcedd9288a3e32cf}{HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+0}}~(0x001\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c44f27512cb54b319084a49b158299f}{HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+1}}~(0x002\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga358c037c10327b53b79c5c3198ce8b1f}{HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+2}}~(0x004\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0aeb3e47ce90c44d845162b68665c9}{HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+3}}~(0x008\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244ef22753087f3cf401e12eb35932df}{HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+4}}~(0x010\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a50cb4c9c1f39ad5e50e4e3ecfc49fa}{HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+5}}~(0x020\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48df0a7f7c3308917b6fd3701ff2fea}{HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+6}}~(0x040\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03f01d63cab0116ef6465be76dae7a2}{HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+7}}~(0x080\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2456d4ca492809bdab1480d54c2889f3}{HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+8}}~(0x100\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTR\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+DTR\+\_\+\+SDTR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3b1fcff4d0f58a75ca9961bfc17d16}{HRTIM\+\_\+\+DTR\+\_\+\+SDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+SDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9aadf93bcda89ca2428bb8388444c1}{HRTIM\+\_\+\+DTR\+\_\+\+SDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3b1fcff4d0f58a75ca9961bfc17d16}{HRTIM\+\_\+\+DTR\+\_\+\+SDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eea9cb1b84a6e1a728c992de5a83f8e}{HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530429f9ab64dbda6564fb4e495a4b58}{HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eea9cb1b84a6e1a728c992de5a83f8e}{HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga830442cf470fa4b635c7796745a07cdd}{HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6fab2437d25b4290bdb1404db50793}{HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c79eab0c0fcc7da2794569ad863a42e}{HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTPRSC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+DTR\+\_\+\+DTRSLK\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0964a719ebb2a2cf06341f81a2e5dc2}{HRTIM\+\_\+\+DTR\+\_\+\+DTRSLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTRSLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3179ba2c1f39ca635c611c712f4829e1}{HRTIM\+\_\+\+DTR\+\_\+\+DTRSLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0964a719ebb2a2cf06341f81a2e5dc2}{HRTIM\+\_\+\+DTR\+\_\+\+DTRSLK\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+DTR\+\_\+\+DTRLK\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91329f3735df3b43cfcd277109928380}{HRTIM\+\_\+\+DTR\+\_\+\+DTRLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTRLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5948cb984df39945fc87d1c68ce6bde}{HRTIM\+\_\+\+DTR\+\_\+\+DTRLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91329f3735df3b43cfcd277109928380}{HRTIM\+\_\+\+DTR\+\_\+\+DTRLK\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc1038d36ca76e0e3e05999f41a9caa6}{HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079e6de18038a271a7bb80356cecd75e}{HRTIM\+\_\+\+DTR\+\_\+\+DTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc1038d36ca76e0e3e05999f41a9caa6}{HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7295fb89062a8406af1d8fc02a1d6ad}{HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+0}}~(0x001\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae017a43e923d959c6ba1b999fa781a74}{HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+1}}~(0x002\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994df1263a9eb67f4130b9cf1a2896ad}{HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+2}}~(0x004\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31118e3978a58cd5ea4b0744ddd52d43}{HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+3}}~(0x008\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e7a47d3144809a7cbed3dc532a079c}{HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+4}}~(0x010\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e13bb8104b05730836e2e8f9d7a766}{HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+5}}~(0x020\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246cd176052bceeae329903052d83c7e}{HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+6}}~(0x040\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa6d4b0b95a2eb035c5778c454581fd}{HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+7}}~(0x080\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae110f5d37e1040e102d4be68ea9a2366}{HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+8}}~(0x100\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTF\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+DTR\+\_\+\+SDTF\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4b8d07ac2a8aac76fdcc7b647fe2e85}{HRTIM\+\_\+\+DTR\+\_\+\+SDTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+SDTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6193a4142fc6eefba5d38c23c019527c}{HRTIM\+\_\+\+DTR\+\_\+\+SDTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4b8d07ac2a8aac76fdcc7b647fe2e85}{HRTIM\+\_\+\+DTR\+\_\+\+SDTF\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+DTR\+\_\+\+DTFSLK\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf60975dcb47351095e8a59f8ea0661b}{HRTIM\+\_\+\+DTR\+\_\+\+DTFSLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTFSLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab153141cbacada511658e5cce6523c39}{HRTIM\+\_\+\+DTR\+\_\+\+DTFSLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf60975dcb47351095e8a59f8ea0661b}{HRTIM\+\_\+\+DTR\+\_\+\+DTFSLK\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+DTR\+\_\+\+DTFLK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad920aa3ddc7a9b41b2263b6f2658ebd}{HRTIM\+\_\+\+DTR\+\_\+\+DTFLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DTR\+\_\+\+DTFLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c98168dd741a092ea67b3eff753138}{HRTIM\+\_\+\+DTR\+\_\+\+DTFLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad920aa3ddc7a9b41b2263b6f2658ebd}{HRTIM\+\_\+\+DTR\+\_\+\+DTFLK\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+SST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bd9d6b93e0f01a00e8ad85ef381de3}{HRTIM\+\_\+\+SET1\+R\+\_\+\+SST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+SST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2071520ea0192324fa439ad0cd286389}{HRTIM\+\_\+\+SET1\+R\+\_\+\+SST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bd9d6b93e0f01a00e8ad85ef381de3}{HRTIM\+\_\+\+SET1\+R\+\_\+\+SST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+RESYNC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4df12c30ee88ce1155a59b6c875c5387}{HRTIM\+\_\+\+SET1\+R\+\_\+\+RESYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+RESYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a04e54537e4bfa6264c3a2d53f3a096}{HRTIM\+\_\+\+SET1\+R\+\_\+\+RESYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4df12c30ee88ce1155a59b6c875c5387}{HRTIM\+\_\+\+SET1\+R\+\_\+\+RESYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+PER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bae35c42ac328499313f730f31b67f}{HRTIM\+\_\+\+SET1\+R\+\_\+\+PER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35159927fba15e96488fbaeeb3be44c6}{HRTIM\+\_\+\+SET1\+R\+\_\+\+PER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bae35c42ac328499313f730f31b67f}{HRTIM\+\_\+\+SET1\+R\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a10c5cb02e00f5b75c3ec0c934a859}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9b1dabc0cd8d755dab9a20efac30195}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a10c5cb02e00f5b75c3ec0c934a859}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4982cdf47b52e460262ab7b9d0b6493e}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42cee55aa3c18e2b5740cfad0e3a7e4}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4982cdf47b52e460262ab7b9d0b6493e}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP3\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74fdec118dbe4a6786460c4b66eb694}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c42d5c4d2d306c1fddea9bbcda27d3}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74fdec118dbe4a6786460c4b66eb694}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP4\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb579c650858bb706bbd8280436adbcc}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73416ad00ab1e5fb0f194c06d0aeb3b0}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb579c650858bb706bbd8280436adbcc}{HRTIM\+\_\+\+SET1\+R\+\_\+\+CMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTPER\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a48a4e54e1e2b4644164ad76237aedb}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59766b1307f8d08b2170753ec752a89a}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a48a4e54e1e2b4644164ad76237aedb}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e7819d89f067ba9f4e3abaaed6ca31}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7027d2bfae0d4ae7b184ff59c282e47b}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e7819d89f067ba9f4e3abaaed6ca31}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24c7025925b54d0263ed9b92f94aee3d}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ec295d1d7fb48860750cb498d172f}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24c7025925b54d0263ed9b92f94aee3d}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b704433d5425a7c637d9e921f05436}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea17923156ba37e09fc99b9909d2100}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b704433d5425a7c637d9e921f05436}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02313016748eaa0314d19e021a3ab3d8}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae12fdab6942465d615471c3af3f9338a}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02313016748eaa0314d19e021a3ab3d8}{HRTIM\+\_\+\+SET1\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d9e684542b185daff0754bfcc66da78}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d02da5c4e6fb21765f1f4870599db3}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d9e684542b185daff0754bfcc66da78}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e41fcc3d2c131c077820de40ab4cd1c}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc6633933a7170b3eb15602614b8a18}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e41fcc3d2c131c077820de40ab4cd1c}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41479a1a11280cca9e1964d0e3487757}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf27f087c24600cf08c06a23a4a5e644}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41479a1a11280cca9e1964d0e3487757}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eddc7f6cb3b60b891f93507a16937ee}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d059404cf686682a6e52806760779f}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eddc7f6cb3b60b891f93507a16937ee}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c85f6a8bf5788a444a78a2e77fe04f4}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766a8797faa4e38863739c56b527ac83}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c85f6a8bf5788a444a78a2e77fe04f4}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7819d4d4c4d42eb556b9d791fc709c91}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c0a00b5159a1202430f6f13447b98e}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7819d4d4c4d42eb556b9d791fc709c91}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc4fec2b504de657a550e4cdd739b9e}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64d26c80c5115f501c9372af68fdabc}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc4fec2b504de657a550e4cdd739b9e}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07acdfc415f7e65595c2050d41b139d8}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7eaa736fa1f20385f784081d538693}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07acdfc415f7e65595c2050d41b139d8}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b25a82a91fbd1ca672177b20099c5e7}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319d0b52a0b1b7943dfe6538c02ae923}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b25a82a91fbd1ca672177b20099c5e7}{HRTIM\+\_\+\+SET1\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT1\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e961f6d310669fb7c397efddbca8695}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafa13a581434e70db0c8d8e613b43759}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e961f6d310669fb7c397efddbca8695}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ba5f4f6b703f7dbf12a6882a6f4071}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a88eeea60bd8336d8dc2d4d97471eca}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ba5f4f6b703f7dbf12a6882a6f4071}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a40884c4213e0574fd119d6717129f}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4eec12d98ec28b4cd39d7527a21ef7b}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a40884c4213e0574fd119d6717129f}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087751d4346a4e779a554377e092179c}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a29550af9b6e779327aa8b45519e325}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087751d4346a4e779a554377e092179c}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT5\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ce26eed3b6ed9af20f52eba833b515f}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a561c28bddd10bed694998ac64667a}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ce26eed3b6ed9af20f52eba833b515f}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT6\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga249607d09709338866a8ba05559479f4}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6cd06d864448176ee69b29787492d9a}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga249607d09709338866a8ba05559479f4}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae273982acea85d660d80bab8ebc94d89}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94f42087be9565e56dd540d2ad8d250}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae273982acea85d660d80bab8ebc94d89}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT8\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b896014de0669bc54b4a9323ac43968}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga536dd3c5ccf31303d34095b4b19b4642}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b896014de0669bc54b4a9323ac43968}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT9\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2abc8b98b2f4786b54f9ba37a46cd61e}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb00e9f782e6573afadebd4b879d0a5}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2abc8b98b2f4786b54f9ba37a46cd61e}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT10\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a82dca1fa7f114fb167365a19fa557}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e162f8260c983577c8829a7a7cee469}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a82dca1fa7f114fb167365a19fa557}{HRTIM\+\_\+\+SET1\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET1\+R\+\_\+\+UPDATE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga498b9ccf0e5e9873437d0367f7bc43e3}{HRTIM\+\_\+\+SET1\+R\+\_\+\+UPDATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET1\+R\+\_\+\+UPDATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df5c409dec35291154ff25fe65417f5}{HRTIM\+\_\+\+SET1\+R\+\_\+\+UPDATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga498b9ccf0e5e9873437d0367f7bc43e3}{HRTIM\+\_\+\+SET1\+R\+\_\+\+UPDATE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+SRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d36fe39e0b2bf1e10f1cfe611059fe}{HRTIM\+\_\+\+RST1\+R\+\_\+\+SRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+SRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6103439fd8f89a1e1af52f7be24eb291}{HRTIM\+\_\+\+RST1\+R\+\_\+\+SRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d36fe39e0b2bf1e10f1cfe611059fe}{HRTIM\+\_\+\+RST1\+R\+\_\+\+SRT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+RESYNC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d6eca4a014a740ba17d2cfa9b4cecc}{HRTIM\+\_\+\+RST1\+R\+\_\+\+RESYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+RESYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d3eb884addf23d6b3ad0a4b1ab2b3}{HRTIM\+\_\+\+RST1\+R\+\_\+\+RESYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d6eca4a014a740ba17d2cfa9b4cecc}{HRTIM\+\_\+\+RST1\+R\+\_\+\+RESYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+PER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6795e8163bc90eb3afc64468097cbb}{HRTIM\+\_\+\+RST1\+R\+\_\+\+PER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97cf816c39de710c492433336e726896}{HRTIM\+\_\+\+RST1\+R\+\_\+\+PER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6795e8163bc90eb3afc64468097cbb}{HRTIM\+\_\+\+RST1\+R\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67f8c8dfef312e67a009beb0d585d74}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c5beab65de893c487ff54713dfed76}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67f8c8dfef312e67a009beb0d585d74}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30ab6bf5fbf5a95101a80352f28acbf}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54ee395bd789ec5dc64a78cc7cca31e}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30ab6bf5fbf5a95101a80352f28acbf}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP3\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafeefce4299691564a9bd0490fcfed69}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga539b5e9139f233f447b1ef76cf0f65ef}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafeefce4299691564a9bd0490fcfed69}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP4\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb885d58e3b8bbbf2e602a688ea5d093}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ccbfd4bedf78b2f015a45308cf9dd4}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb885d58e3b8bbbf2e602a688ea5d093}{HRTIM\+\_\+\+RST1\+R\+\_\+\+CMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTPER\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d8041446f13811cedf378b9495c74}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa4bae1f089a636e0452a5e750462cb6}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d8041446f13811cedf378b9495c74}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d2d461d0e0fa26d45b279030111da4}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab41b148a561a857ec304ea40c92ead4}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d2d461d0e0fa26d45b279030111da4}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab316d789e346fd3bc9bd51a2369f113b}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1834afe6d5d0425854e9868c09445d}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab316d789e346fd3bc9bd51a2369f113b}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda7a52f9248f5a10e852d16bb2ffba4}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c71e14496625686239f9ab8b3c7e26}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda7a52f9248f5a10e852d16bb2ffba4}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dadcf25ecbb53aae17f81b510166ae1}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3888baf4ddc7fe62dd2cb6012287a20}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dadcf25ecbb53aae17f81b510166ae1}{HRTIM\+\_\+\+RST1\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd12477eb2b899e99a95a1e74ae82f6}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51aebf6ef900d13371c6c96bd2a2c559}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd12477eb2b899e99a95a1e74ae82f6}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf903c7d5ce33a5975345111cc5e55bca}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f7470eeb89793a366f0f2730ffcce8}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf903c7d5ce33a5975345111cc5e55bca}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ecc197a059fb35eaa5c6a06536fba9}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae113fe1459d8d170f1c5ed05650640}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ecc197a059fb35eaa5c6a06536fba9}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga848ac7be99f77e4d119567fa4d436b79}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga464cf43278ac253219cb88b832d6185b}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga848ac7be99f77e4d119567fa4d436b79}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae416f721ccb90fa5123bba0b3a05b29c}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb248526370a9142a4f99e324ea59c9d}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae416f721ccb90fa5123bba0b3a05b29c}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga695702c13e55035043e0eabe8f11ec14}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe890fdb36e325f20f07d47236da571f}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga695702c13e55035043e0eabe8f11ec14}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee30de65b64404a391650c67827eb14}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00576ba3031c4ad01735a1ae7edfc41e}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee30de65b64404a391650c67827eb14}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d584fc76d6822453a0fda876ade16cc}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84d256494bf980ae216814cff0b0e2f0}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d584fc76d6822453a0fda876ade16cc}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b55b0b2d3f567cd7a6b0443b417d478}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0288cfa893d53645ea440d3bc98535e}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b55b0b2d3f567cd7a6b0443b417d478}{HRTIM\+\_\+\+RST1\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT1\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846fc0b9e2aee703fb74727a4572381c}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7154ea4f633b0669abdfa84a6409f606}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846fc0b9e2aee703fb74727a4572381c}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5cd0b60ee439adaab355411880bdaf}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd0b4a68817b9a6544e59b1a75fcb93}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5cd0b60ee439adaab355411880bdaf}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9601186a8239ea58d256e93647bb4604}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga058373d862c8954fd1d1caf6f325c840}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9601186a8239ea58d256e93647bb4604}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5afa50ad2e4bca17a4d01ed09e24403}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12bd452ed8c7e9a53a3f99ba6473508}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5afa50ad2e4bca17a4d01ed09e24403}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT5\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1908fb08b64a2bf70505473a4e198f84}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0bd4962668d0155b6e9d266277aa45e}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1908fb08b64a2bf70505473a4e198f84}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT6\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f480318705e8cc094f2412c4421c57}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d73f6d4c2b12e5d78aa401af23623fa}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f480318705e8cc094f2412c4421c57}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247f32aea2b482fba533ffb8b2b78ebf}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27fafbfcede8734b952755f42e3bfe6}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247f32aea2b482fba533ffb8b2b78ebf}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT8\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7a3840d392d7f81bb449e8f858a6b58}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32da489d7abe5185fd71f84bb1ad4aef}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7a3840d392d7f81bb449e8f858a6b58}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT9\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45776847702a6e8841327124b2a69dd3}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59062ee404936a8e1a77fff4c02d2108}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45776847702a6e8841327124b2a69dd3}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT10\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab81c6bb6a10dd75438e32e501af54928}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dcd120995342cbb43f7fc5e1b1f1e62}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab81c6bb6a10dd75438e32e501af54928}{HRTIM\+\_\+\+RST1\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST1\+R\+\_\+\+UPDATE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78dffad81d63a9e2a7da732272429058}{HRTIM\+\_\+\+RST1\+R\+\_\+\+UPDATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST1\+R\+\_\+\+UPDATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a9cc08af3506a712f3c52da774b28e}{HRTIM\+\_\+\+RST1\+R\+\_\+\+UPDATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78dffad81d63a9e2a7da732272429058}{HRTIM\+\_\+\+RST1\+R\+\_\+\+UPDATE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+SST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e41be12faed1f08194e362c7dc5e5bb}{HRTIM\+\_\+\+SET2\+R\+\_\+\+SST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+SST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ecc211cf0297cf0cd7b0ba3b5c0fa0d}{HRTIM\+\_\+\+SET2\+R\+\_\+\+SST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e41be12faed1f08194e362c7dc5e5bb}{HRTIM\+\_\+\+SET2\+R\+\_\+\+SST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+RESYNC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b68e0394244fbd1f1754636096364d5}{HRTIM\+\_\+\+SET2\+R\+\_\+\+RESYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+RESYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9819af0c80cf33ee9124ca59b13852c3}{HRTIM\+\_\+\+SET2\+R\+\_\+\+RESYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b68e0394244fbd1f1754636096364d5}{HRTIM\+\_\+\+SET2\+R\+\_\+\+RESYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+PER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59ebc0374043f2ea64bc80eac2857e7}{HRTIM\+\_\+\+SET2\+R\+\_\+\+PER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b33d6584c6b33ac1aecf58a8ce59e1}{HRTIM\+\_\+\+SET2\+R\+\_\+\+PER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59ebc0374043f2ea64bc80eac2857e7}{HRTIM\+\_\+\+SET2\+R\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed062763312e6e5d7ecce6dc8bd2cf04}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f26d1ed4c0e98ff46bb2c15811668e2}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed062763312e6e5d7ecce6dc8bd2cf04}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28048e24ab19a87292dea0684c2c938c}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacee395c38a9cb6528243892c5b8bffe}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28048e24ab19a87292dea0684c2c938c}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP3\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b9dcbf7b88c4cefd3cc6beab12af0d}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8199194d4afa19e3aba001eaac59785}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b9dcbf7b88c4cefd3cc6beab12af0d}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP4\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce3f81dc5a6a226dd8c0bfc4e7e06a8}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1d1e1b0cb3ee5cadb066ac51afccf9}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce3f81dc5a6a226dd8c0bfc4e7e06a8}{HRTIM\+\_\+\+SET2\+R\+\_\+\+CMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTPER\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bde2d7f4a87623d4c64da1aa6f9c49d}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697f11957cf7a93284aa2b67dbd04b81}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bde2d7f4a87623d4c64da1aa6f9c49d}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85a65078fb2394d48bf376d1e8bd676}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ebb1419214da0155b10e7a99b9d0f0d}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85a65078fb2394d48bf376d1e8bd676}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a58dd23cbf884ec01430b8248370c0}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df776d9b9fdec82446fefe17bfdd3a5}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a58dd23cbf884ec01430b8248370c0}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04f20a9786d911ac992d2aa8b5ac0b15}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a9ac29621fbffec520c7dd823420a5}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04f20a9786d911ac992d2aa8b5ac0b15}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf01e07492ac4d71e87d43c46c30c56fb}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3264ba0918cb0bb8f34258db2e9c146}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf01e07492ac4d71e87d43c46c30c56fb}{HRTIM\+\_\+\+SET2\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89489bdfaebe2fc460f894ed4c2b2d5}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b981408e552bc9d38c2fa6bfe37936}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89489bdfaebe2fc460f894ed4c2b2d5}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49aeacbea59285e2b2f736be8360a7d}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ed73a7848bb47e1fc04f253dd46b3c}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49aeacbea59285e2b2f736be8360a7d}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119d3f6e6f888ca1efe115eaaffe7f36}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e69cc30cad6a1f28eadf4ac4aadca9}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119d3f6e6f888ca1efe115eaaffe7f36}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3177798231f7abb257187b81d0147fa0}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e63f1478debf3985b3338c978cf89eb}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3177798231f7abb257187b81d0147fa0}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5e65d5d7c6f1863026306017b6609b}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga238a7a07dfd78720477be77701e59c94}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5e65d5d7c6f1863026306017b6609b}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13dd99cdcfdcf20a706c7b538e9429ff}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff32d534a2436dbcc17cce6caa02bdc}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13dd99cdcfdcf20a706c7b538e9429ff}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87840ebd60459e43b19d84746c813732}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317fbfa70bec64e210488c2ff54481c0}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87840ebd60459e43b19d84746c813732}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef8b860ca42c7408af241d3ae9c110a}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e731263e6314b9ec85189a9b22fb11}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef8b860ca42c7408af241d3ae9c110a}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a928684b5cb2b42605e43a457f33282}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa08985d52e43956a74504e6733d26d}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a928684b5cb2b42605e43a457f33282}{HRTIM\+\_\+\+SET2\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT1\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga918311559489d95ee735595854c4629c}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5bba8858519cddbc3c0004bd3732c38}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga918311559489d95ee735595854c4629c}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a9f86b799b31dd1ec9aaad1b7ea39a}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef2735c64ed320b10a82fbdcb052b3c}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a9f86b799b31dd1ec9aaad1b7ea39a}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffd09161778bd6d1a5851dd773a1706}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3da9b4ae21815eefca417f2cb5f233}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffd09161778bd6d1a5851dd773a1706}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241a1758499c0d3a08ed7d568aeb1a07}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e920fe6e565b7b929e7d79345123683}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241a1758499c0d3a08ed7d568aeb1a07}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT5\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8387b382257249fb2e3220ac0462da72}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77d661b7c91dab401d67cd5d5731fe2}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8387b382257249fb2e3220ac0462da72}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT6\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930cd7f03d949fa98364bc66740877e0}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8315468f404366b77f88b5a1a6a65f16}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930cd7f03d949fa98364bc66740877e0}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ea94f215fb47aa10fc8155824e8de}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ecb505810a9f9f81ce08ae7940261a}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ea94f215fb47aa10fc8155824e8de}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT8\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b086721bd31f0df814ca7b92d49cf1a}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8478da662fd081d2d0f45ae733d8749}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b086721bd31f0df814ca7b92d49cf1a}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT9\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18756415896871e7e5ff6fcd3106910}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5415fa2c006a3d8665fcb78c7e5223}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18756415896871e7e5ff6fcd3106910}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT10\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b2c0474395ef4acb585e32150cb993d}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e768aa3546c6d4f516165f0a8c7720}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b2c0474395ef4acb585e32150cb993d}{HRTIM\+\_\+\+SET2\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+SET2\+R\+\_\+\+UPDATE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2862bc911620f7dddcc6c77bffd17b11}{HRTIM\+\_\+\+SET2\+R\+\_\+\+UPDATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+SET2\+R\+\_\+\+UPDATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a5c146d1a41dc19d245e53e99ab6b2}{HRTIM\+\_\+\+SET2\+R\+\_\+\+UPDATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2862bc911620f7dddcc6c77bffd17b11}{HRTIM\+\_\+\+SET2\+R\+\_\+\+UPDATE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+SRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7bfff6d2637da3f83a13cb8618a08a0}{HRTIM\+\_\+\+RST2\+R\+\_\+\+SRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+SRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797d90e7776762368964883a053fb2da}{HRTIM\+\_\+\+RST2\+R\+\_\+\+SRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7bfff6d2637da3f83a13cb8618a08a0}{HRTIM\+\_\+\+RST2\+R\+\_\+\+SRT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+RESYNC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67f857a9c73e689877b945aaff1a5ea}{HRTIM\+\_\+\+RST2\+R\+\_\+\+RESYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+RESYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701904bf2cadedf5e8e212333e346039}{HRTIM\+\_\+\+RST2\+R\+\_\+\+RESYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67f857a9c73e689877b945aaff1a5ea}{HRTIM\+\_\+\+RST2\+R\+\_\+\+RESYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+PER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443623b4a23025d8e26a83eec7a15d63}{HRTIM\+\_\+\+RST2\+R\+\_\+\+PER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e10fd8dccb47a9cebc78097cb122cd}{HRTIM\+\_\+\+RST2\+R\+\_\+\+PER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443623b4a23025d8e26a83eec7a15d63}{HRTIM\+\_\+\+RST2\+R\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958197d35fddc9f65c96a4949da6bd35}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7f4b609dc0bcd1cbb2c1f47a87b049}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958197d35fddc9f65c96a4949da6bd35}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab614dfdccb90767962a77e1d8f2783e4}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25251da57a648f140242c819bbc5ab39}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab614dfdccb90767962a77e1d8f2783e4}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP3\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b222fd497c83500d9b26c971986bb9a}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf057987b42ad8ce89f572af7e2efe88e}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b222fd497c83500d9b26c971986bb9a}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP4\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f4b49e11a685e3aae035595577b8e03}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900a6b323ad6d00bd038dfe151b1d0b1}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f4b49e11a685e3aae035595577b8e03}{HRTIM\+\_\+\+RST2\+R\+\_\+\+CMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTPER\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae978b23dc2250841f5d8770d83bf68ad}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga426d46ab52412ded718128afda931c9c}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae978b23dc2250841f5d8770d83bf68ad}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba006639d52f95751acac803439d6c3}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d2e35605ac11467f8f48ea724cf1f7b}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba006639d52f95751acac803439d6c3}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac97501c23cd031831d4706c8a2f5b79}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a79636ec9961d8890a56d6a2d3007a8}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac97501c23cd031831d4706c8a2f5b79}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b2e825c86b1f4bb9269f42af40817f}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eff38a8f76682bde642f03b220319b}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b2e825c86b1f4bb9269f42af40817f}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be1c1b71549446c3f106168f286bfbe}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga314dfa30657355ba5308aa0d002d90c0}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be1c1b71549446c3f106168f286bfbe}{HRTIM\+\_\+\+RST2\+R\+\_\+\+MSTCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dbad789f42d0cb6c59aeac8a468ae90}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9ace72a0b9076829f1c27b09b9fe51}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dbad789f42d0cb6c59aeac8a468ae90}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ad02cf6e2912b091161f54cb6b590b}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760bdfaf83725ba191074ad52d190927}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ad02cf6e2912b091161f54cb6b590b}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a4416e2f5672edd7ae5c672dab327}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee3bc7e66f02fd3d2bf0eb3f772a686}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a4416e2f5672edd7ae5c672dab327}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1fd519f3fda29e1a5907edd6b4a3ad}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761780d89c78771d101a59b6ed2a91d4}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1fd519f3fda29e1a5907edd6b4a3ad}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga029f138d898ab4da91ee2122672926f3}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1331fabee0c09b294d62d02535795786}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga029f138d898ab4da91ee2122672926f3}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacbf4e01a0b5d5293bf71d4058524b2}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9814888b884f73930c99cea7773fee7}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacbf4e01a0b5d5293bf71d4058524b2}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d0358a5f57751b8b01617192f84133}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7d774171554c9b483c6d70841b35bc}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d0358a5f57751b8b01617192f84133}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e3fda50ab162fb9004b1c21be0f83c}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb3b091e7b3e5c5b3f5423c32ec4665}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e3fda50ab162fb9004b1c21be0f83c}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad907ed88b8c8ba53f9fff8e1f0148462}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36018a0ceebbb92d279a2c829f671465}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad907ed88b8c8ba53f9fff8e1f0148462}{HRTIM\+\_\+\+RST2\+R\+\_\+\+TIMEVNT9\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT1\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129ea0ecdfd58c591f74b6f39f90d3be}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02625c6bef2b80a8efc76c6f250d5e8b}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129ea0ecdfd58c591f74b6f39f90d3be}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15869860be9e1995a8b27eab18060190}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0d336de4c1e53b816dff49a8b28b874}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15869860be9e1995a8b27eab18060190}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d7440749c97160bb334791cf7f2ab8}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a749135235c08b25f3beb6e1e8d6b1}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d7440749c97160bb334791cf7f2ab8}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf1ddd0918c7adcac20a3c4e2a7bbc9}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac006c5a1e02b9b315a316b47fc59512c}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf1ddd0918c7adcac20a3c4e2a7bbc9}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT5\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53450212b43e93bfb4bee2e007ce6418}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ecb3e43e8ba62916cca85efd3632cc3}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53450212b43e93bfb4bee2e007ce6418}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT6\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ae098f089b23509ace2440872c7aba}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c4c7e54a717c537fcdc9a741b7395a}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ae098f089b23509ace2440872c7aba}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160b0c2a15c6616983c7074b1b88cc71}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f631171757d8e877b22d0b1ac5cb78}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160b0c2a15c6616983c7074b1b88cc71}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT8\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb090b8e2c1c1b66edcf0da82bf5b19d}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1870ddcbca3ca5742f5b471ace58671}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb090b8e2c1c1b66edcf0da82bf5b19d}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT9\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0d90aa560d3b78e723cd2e706896a6}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab506812d38fb2e63c2cbcbd14d1e1cd8}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0d90aa560d3b78e723cd2e706896a6}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT9\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT10\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68bf5c9f3b17a1bc5ee9b274a06fcc9}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa405a305893ab21c0e5ef03591e332f5}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68bf5c9f3b17a1bc5ee9b274a06fcc9}{HRTIM\+\_\+\+RST2\+R\+\_\+\+EXTVNT10\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RST2\+R\+\_\+\+UPDATE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d956bf33f8925b79fe0f9f79a9fa03}{HRTIM\+\_\+\+RST2\+R\+\_\+\+UPDATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RST2\+R\+\_\+\+UPDATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ea7ccb178f2be61aad19cf88595e62}{HRTIM\+\_\+\+RST2\+R\+\_\+\+UPDATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d956bf33f8925b79fe0f9f79a9fa03}{HRTIM\+\_\+\+RST2\+R\+\_\+\+UPDATE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+LTCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b23245d932ee94c89345e270bfc4}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+LTCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+LTCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb8562e5c62d0d563fd7c1c6dc90fa1}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+LTCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b23245d932ee94c89345e270bfc4}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+LTCH\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f3fc7af748c4b9519f55ac3421f67a}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8672f918bb94ff7edf25028b836ceb37}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f3fc7af748c4b9519f55ac3421f67a}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e620ffdd7411acf53ad41c950764b}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9532628b99f0bbf11df07eef5ba5c70}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15ec22d82fb01737cfb10970fdbad5f2}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181f75fbe596eb7582a5c22e6bf90e63}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE1\+FLTR\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+LTCH\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ffa0dad259aa9ca31054eb55af5b31}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+LTCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+LTCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee45ab98def1f8bfaa4c8d73692d4789}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+LTCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ffa0dad259aa9ca31054eb55af5b31}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+LTCH\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c666e3b7473775dbfd1c3b126587346}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea95d94d6ec85880dff9bf0bf6c30d2}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c666e3b7473775dbfd1c3b126587346}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1378e48a4f2997da87062e3150b0f97}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd755ac515107517f461f393fdea2d7}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9e692a7de89f1c987992aca65741c7}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f8339d57754e403fdc388a7a857914d}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE2\+FLTR\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+LTCH\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1b7163e89b56e749eac5a8064cae9e}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+LTCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+LTCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eda5246193feaebc937148f0d07e693}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+LTCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1b7163e89b56e749eac5a8064cae9e}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+LTCH\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e35519b83aab324555798c49b7a5d98}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad672653be776278c9fae448ab044dfb4}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e35519b83aab324555798c49b7a5d98}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643cf7063963fb3c47e94887cae0986b}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b657cd1a78e3ba38563d59cf4e21a0}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf110d46bf01c83bcce70ad6ce26d78eb}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ebb804ba69192a7b07e44080c75dd19}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE3\+FLTR\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+LTCH\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga879947870da6220bec7654026b291cae}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+LTCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+LTCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4181c5f8af2e419089b93d6332c9843}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+LTCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga879947870da6220bec7654026b291cae}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+LTCH\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3ddf0cf105e0ca65efa5a59d49d97e}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91cf9ff9b98132cb96bc9c9742268ef6}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3ddf0cf105e0ca65efa5a59d49d97e}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga952a424e6e31e9ff22074e2bae3b681e}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga021bf56a151718138b9d4950926144b2}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7aeee20d6bf3d092e32fe60e689b527}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3afdfe176b67a9512a94320a7b67cdf3}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE4\+FLTR\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+LTCH\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844508bd028fd9ead032fc140656ce3b}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+LTCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+LTCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ea56e1794870d75c94e6dda08baa2e7}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+LTCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844508bd028fd9ead032fc140656ce3b}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+LTCH\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3885a1a0cfaccd4ce8f36770bcaff668}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa19051943a9c4cbbd8ce5baa1f7c34}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3885a1a0cfaccd4ce8f36770bcaff668}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f69b0200ffd94f20a87030d3f1210e}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbbf1b1cfd092a4f2181069094e0eaa}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c657b36bb56977a34876b1b920a608}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e7928257f03faace59ce2ee04f5a838}{HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR1\+\_\+\+EE5\+FLTR\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+LTCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44ba3f3c84d6fc2e9ec7c5da37da16fe}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+LTCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+LTCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44eeb0f24c6b645d5d3611fab02a326a}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+LTCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44ba3f3c84d6fc2e9ec7c5da37da16fe}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+LTCH\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00d2ad5178b0d8351fc152d99c40badf}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ae272760886086753d2b7e199eebd8}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00d2ad5178b0d8351fc152d99c40badf}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c41a44de07afe21cb69cd6e0a68d41e}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0028e402239b01e47d89aecf0c2ba6}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6fbce045905406e5cc85066f5a3bfe}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70146669e0d517fa076d852e52043fb}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE6\+FLTR\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+LTCH\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df9fe7336b010b2b1a4dde3d7e0151a}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+LTCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+LTCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4493f19225fc8d0f74dee9ed2b51f928}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+LTCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df9fe7336b010b2b1a4dde3d7e0151a}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+LTCH\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f40430ec11f2e02aa5741f1b419ac6}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae57780735e75878e003ae0155ef452a}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f40430ec11f2e02aa5741f1b419ac6}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7015536d37e066201f65c7e496ab09b}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f8a80147c216702b9a978a25aece61}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70089b90c854bd7cb7ca9079315a8a98}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6775a4f60d5920b3ccd4f21bb8242e2d}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE7\+FLTR\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+LTCH\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fb7b069d4c6c0db2e3c20722897e9}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+LTCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+LTCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935f8ea5e494f5679d08088cf23e28a4}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+LTCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fb7b069d4c6c0db2e3c20722897e9}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+LTCH\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb2fe36869c4930e5f19edbb147c659}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b8b674a766be44320b38a9702cbc4e}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb2fe36869c4930e5f19edbb147c659}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50991536242eb3a1abc9d4e2313fbb36}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cab1d68767c67bb0dc42a7a3a0f2097}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc21bcadc57a12aebe19f7a76b7fa013}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586d42ec6e77a14f11e41758d6690897}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE8\+FLTR\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+LTCH\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce60b2094b82221398dc0c054c112b1}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+LTCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+LTCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d8b4af487610aaa1430920d4d91eb31}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+LTCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce60b2094b82221398dc0c054c112b1}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+LTCH\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bd43ea9d46d46c76ec619a7faf3011}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccfbed5b38480efbb57842d6de176e7b}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bd43ea9d46d46c76ec619a7faf3011}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fce3ca49eba183a582346e8b2b30c50}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39afe1f77d0667a2caa1d3be02d332c5}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713e0089edefccc14d55349e0c9b7724}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea294e50f2113f9e4e153f5292b889d}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE9\+FLTR\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+LTCH\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351abd466f359f7bc17e9bc738170d09}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+LTCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+LTCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf035ecc54845670883e2ce016967c24}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+LTCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351abd466f359f7bc17e9bc738170d09}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+LTCH\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a95d8d505e654b11c811d95d841abe6}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9975fa4481a849aaf93728263a29a954}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a95d8d505e654b11c811d95d841abe6}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b8dec0446d5cebccfd3e618ef40ccc7}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3d67ce80897c3cde51bcbf2b4a0c2d8}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d41f9ad7f5372b591ae4231aab78618}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83cef607e1e24f2d001f4c7b56dddd18}{HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR2\+\_\+\+EE10\+FLTR\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de382a7643885190749c5e90c58a8f7}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14976bbd73af48d12a87922ab9702b42}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de382a7643885190749c5e90c58a8f7}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+UPDATE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga329a4d94908494ded9110f52fe25856f}{HRTIM\+\_\+\+RSTR\+\_\+\+UPDATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+UPDATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga452ec116e1c2b6715abb1c88a070a0cb}{HRTIM\+\_\+\+RSTR\+\_\+\+UPDATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga329a4d94908494ded9110f52fe25856f}{HRTIM\+\_\+\+RSTR\+\_\+\+UPDATE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+CMP2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa177c03d4cc3618a3dbaefd803e0a95}{HRTIM\+\_\+\+RSTR\+\_\+\+CMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+CMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4925f0029704ec75bb1934a60edba75c}{HRTIM\+\_\+\+RSTR\+\_\+\+CMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa177c03d4cc3618a3dbaefd803e0a95}{HRTIM\+\_\+\+RSTR\+\_\+\+CMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+CMP4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac977b33e2be3a6a5267f207ed00b4b04}{HRTIM\+\_\+\+RSTR\+\_\+\+CMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+CMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab798cc1af6c4afbda0f21db3fb23d979}{HRTIM\+\_\+\+RSTR\+\_\+\+CMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac977b33e2be3a6a5267f207ed00b4b04}{HRTIM\+\_\+\+RSTR\+\_\+\+CMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+MSTPER\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831ae0bbbcd50de10dcfbde179767046}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+MSTPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd9151bc9dad21f8deceb0e052779338}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831ae0bbbcd50de10dcfbde179767046}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e93a38f0a986d7f33c1e8e572f4a5e1}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ae287c44527992091dca35f2e452a1}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e93a38f0a986d7f33c1e8e572f4a5e1}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade85d2a318a612f6ef674db4e780eb14}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42321cdcf0a3718b3b650ad3a9f60fd0}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade85d2a318a612f6ef674db4e780eb14}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP3\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62436111f38d91dd27f13dc4bab272bb}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b7f5617a086e2e534cf251b0f08bf2}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62436111f38d91dd27f13dc4bab272bb}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288e2be86ac8f9707e9794b718cd3659}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a49a38a2c9ac716bac3bba08969de81}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288e2be86ac8f9707e9794b718cd3659}{HRTIM\+\_\+\+RSTR\+\_\+\+MSTCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf31faab9b3bc4305460907fa2cdaecbc}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6cf7c143a9a4796a673d9ea23ae9754}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf31faab9b3bc4305460907fa2cdaecbc}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc20a976c2effd384fb1f2db4397d3b5}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823f9df888de61a8e6ba57ad1c17828e}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc20a976c2effd384fb1f2db4397d3b5}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cd6bbdb43a72afed7efff4f1ad829f}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5384255fd0ef915b3d394e3f7870677}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cd6bbdb43a72afed7efff4f1ad829f}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb925dca6f45deb9979b4f8b4fa29c99}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5199399eb797c950f2d8285fb7332e9}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb925dca6f45deb9979b4f8b4fa29c99}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT5\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d114d5e091861ec42d9a5c67ee061c}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5554b40069eacbb32fc3a9d19a8b5dbb}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d114d5e091861ec42d9a5c67ee061c}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT6\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25a3652eaeb4e908a669b9a91dbcb1e}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf633f2792fca6179597bde16ac0ca6a}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25a3652eaeb4e908a669b9a91dbcb1e}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT7\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c728aa17eb7996bcea6b97621e6c40}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4a55d3195ae365a4d159461eb4a319}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c728aa17eb7996bcea6b97621e6c40}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6215fb41bb5a5ac56a2d6f61c47f86ee}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2dd1de64f611488bf948526cf052cdb}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6215fb41bb5a5ac56a2d6f61c47f86ee}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT9\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b04cf67195929215a78bc616fdc3e6e}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a1b245e57652496525e090ca4f59ed}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b04cf67195929215a78bc616fdc3e6e}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT9\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT10\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabba8c987662edc17a9544bfa6d1de0ac}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2dc72f1f0891698ab468997a88ae70}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabba8c987662edc17a9544bfa6d1de0ac}{HRTIM\+\_\+\+RSTR\+\_\+\+EXTEVNT10\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd52dc58cdbae5d1b627e0ad699adf4d}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80ed7217be6f6a8c4542d89a53192127}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd52dc58cdbae5d1b627e0ad699adf4d}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554b70a60328c7b08a24a53c3719cc32}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad580645c0285b05f907d92c4443c09a}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554b70a60328c7b08a24a53c3719cc32}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP4\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08011814cd4a0eb72bd0a37be9462442}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646bd40f9fb9a1087592f50c755707b0}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08011814cd4a0eb72bd0a37be9462442}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMBCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800488153702e780ed1448b9ba4b7fc4}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66cebe75759969950b3eb34f8ac4a7f0}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800488153702e780ed1448b9ba4b7fc4}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa7cb8800243656f3ff01d069e6ef9e6}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c511d05f66acc6209ab493519a9353}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa7cb8800243656f3ff01d069e6ef9e6}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac434916c9678152b01d806ccc5f5fa6d}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2564cf24335ae84f4dc47b1bbeebf537}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac434916c9678152b01d806ccc5f5fa6d}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMCCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddfdf062062ae9d610f4fbb3ca06f65}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0d451f0c102952fca5e3972142b778}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddfdf062062ae9d610f4fbb3ca06f65}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb92b9aa6a545474126ce229dca3e69}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b52f7001ac86016647520ae0cb91c2}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb92b9aa6a545474126ce229dca3e69}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02c07303c646132757b938bf9a0618e}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f964f929b8aedd90939f031e7c4ba43}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02c07303c646132757b938bf9a0618e}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMDCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef2b1799e6a27e4042fdbf506b1f825}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffbcb2963b6b70de4edb086dc07476}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef2b1799e6a27e4042fdbf506b1f825}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236e4a03a4b53d256a9b1f5db40989cc}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb55a2f9f17af60d0f0bcfa5f641d18e}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236e4a03a4b53d256a9b1f5db40989cc}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP4\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3388e926f08db693c93d0583684aa60}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbcee723436f89e8854f2d6bd8797a1}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3388e926f08db693c93d0583684aa60}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMECMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfb42c83d94ce9e1cad0a318ed8c500}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb61fa6005aaa44f45fef62df023eba0}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfb42c83d94ce9e1cad0a318ed8c500}{HRTIM\+\_\+\+RSTR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbf25a49838c66307a64c21433f1a87}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23d2868c4c9fbcc0206f6518448b9ee1}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbf25a49838c66307a64c21433f1a87}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33aadcdde4bba5d1459847f8ab06a95c}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac432ad0d73aad78e6b3f411c3d7aebd4}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33aadcdde4bba5d1459847f8ab06a95c}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP4\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eac8b659809194f552391e5295985a0}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abd3eb0fd88f93ec754a1219e699269}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eac8b659809194f552391e5295985a0}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMACMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d71fc27c1c1eef3157d9586b5f859b}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7190934a998ab80a8e6798320f127d9c}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d71fc27c1c1eef3157d9586b5f859b}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac58c81b33c0820f772bcec117ebeb4b3}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga662ff07b588b35d7174759742f5c62a0}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac58c81b33c0820f772bcec117ebeb4b3}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb4c71a105e23edd81f8c107d66308c}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab97a0d73fe75853f841548cdadb8c770}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb4c71a105e23edd81f8c107d66308c}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMCCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e97673ecd9c1570d9c0b596c444e3a6}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f53092b40f24d7396f0e89ce38b10b0}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e97673ecd9c1570d9c0b596c444e3a6}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d55d550eb2e9e0227f7eabbca4e004}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11284d225c487c203d4e5e503ccd23f3}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d55d550eb2e9e0227f7eabbca4e004}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb28c8df5b406a1ab674918d0183d656}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fff352a12bc06b8872439c2d03d45a5}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb28c8df5b406a1ab674918d0183d656}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMDCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eac2a6ff74c823997b5a59bc39b914}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga414a66e38f56af38e3ee41f64a8d92b5}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eac2a6ff74c823997b5a59bc39b914}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0601d3b33c2515198e6031522c45d54c}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ea05afbba2560bf339ffd945f8bf30}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0601d3b33c2515198e6031522c45d54c}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP4\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2df8b416dc92c7d684cd0d17360f9d1}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac36041dd4df509b3c19e4888f2dc1fff}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2df8b416dc92c7d684cd0d17360f9d1}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMECMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTBR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88087e677c1263d7a4e528741ec926d6}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTBR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a76a64f7f771a8a588ceb425011bb12}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMFCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88087e677c1263d7a4e528741ec926d6}{HRTIM\+\_\+\+RSTBR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadf10d909c7770bca74f1bbf0a480728}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30334153405acbfcdfa4422cd36ccd80}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadf10d909c7770bca74f1bbf0a480728}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga984f4da324d76a95c5dd732cd1527264}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29eb5b2593605741fc74b9810688df2f}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga984f4da324d76a95c5dd732cd1527264}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP4\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bb4dfbf48229ce0a354cc858082da1}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44613b70f8b1757965155d1c0f4f9540}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bb4dfbf48229ce0a354cc858082da1}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMACMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c164fa3024a47e727d644d56ad4c2f9}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac913b43a1aa3ec0fa72c6cb87b6f87cc}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c164fa3024a47e727d644d56ad4c2f9}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga609101aa2ab727eacfa23ffc9c2a84ea}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e8b0a72e989a6c44ec19ed4868cb20b}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga609101aa2ab727eacfa23ffc9c2a84ea}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdffb5a4ec04dc39134c4708aa21487}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156c01119d3b96365198d6834a5dd4db}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdffb5a4ec04dc39134c4708aa21487}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMBCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4194dcac644734fcd78768ce04507d5a}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0330a6432f1abf8781d5e6c97b2e5e01}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4194dcac644734fcd78768ce04507d5a}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b4701ac198ed98fb4912fa0561d02f}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9dcaac7b4fe224c4a8246730b0f638}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b4701ac198ed98fb4912fa0561d02f}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga959e88c780283564f6b1ccadf1e0ef90}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeefded312f733a2010f4ecfdc4ab828a}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga959e88c780283564f6b1ccadf1e0ef90}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMDCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad585fbb1403661e49d1302b9c429f6ab}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc72fcd78e72a939cd43ea9684d0d52}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad585fbb1403661e49d1302b9c429f6ab}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453c00e81627bc10c8effe63f060af60}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7f8e809012fa641551f5d0b8dd93b2}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453c00e81627bc10c8effe63f060af60}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP4\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5298adf7a90bba1b6813a5e599f1e2e}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf66408c991e3c193d964133c9351d3f2}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5298adf7a90bba1b6813a5e599f1e2e}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMECMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTCR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a27a435b12b3683c3c0d8e01c87913}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTCR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d52d971455378b9c1dc6d086ee1f51b}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMFCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a27a435b12b3683c3c0d8e01c87913}{HRTIM\+\_\+\+RSTCR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab168c50269c8ed7786fd8879b57fe59e}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2abb84cc1cf2b11c247990850977fd}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab168c50269c8ed7786fd8879b57fe59e}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1335723a639fa7b6b05f1cbe65b8f8}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac78548063b1d80a9405984b739445537}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1335723a639fa7b6b05f1cbe65b8f8}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP4\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dba76adf58f5fb96b542b4230319fd}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da10a1d836c3ffd8ee3e8febf77730c}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dba76adf58f5fb96b542b4230319fd}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMACMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02894f4a2d983e759158323a8bdf019b}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7c8c6c3c13ddf5706d6e7c4d2e23c5}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02894f4a2d983e759158323a8bdf019b}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ff7018ada21cb318db62f5dfb877b1}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1147ca842aebb90a478a259a9041706e}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ff7018ada21cb318db62f5dfb877b1}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f62946883b2a48498b50fb06e8a65d9}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0aaab665d6d11b2785a78055c68816}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f62946883b2a48498b50fb06e8a65d9}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMBCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a73994ccb7dd7964f6c2f3bf89d405}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c657e3cfd59981ebdd2028bd40e4049}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a73994ccb7dd7964f6c2f3bf89d405}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3003686cc550a2bc39841191571ceda}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d7685bc590b57ae0b4bbe6118c1b9c2}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3003686cc550a2bc39841191571ceda}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40455df449c9b1b31277ff1e6588486e}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac89dc489f3fda6b1fc91915b320f0e84}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40455df449c9b1b31277ff1e6588486e}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMCCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a315beb336899b484cfd926168a2454}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788d634003e5ad5a74345b350fc9991b}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a315beb336899b484cfd926168a2454}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe54504efad5dcc7c6f37bcb4dd95ed4}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b11909e408efc942850491d8f29125}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe54504efad5dcc7c6f37bcb4dd95ed4}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP4\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad53d3a27e9352a130adce3be0433801}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d72fcd294109eeb12d1f613b4e0ec7e}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad53d3a27e9352a130adce3be0433801}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMECMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTDR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46945c6ff21ed8fb74f05b75a8ae2154}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTDR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db9343a181185daef68e643e091be86}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMFCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46945c6ff21ed8fb74f05b75a8ae2154}{HRTIM\+\_\+\+RSTDR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP1\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb2d0edb58a121175b56a3c67b33bfb9}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f7f3e888733ef5a94bd420181be8da}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb2d0edb58a121175b56a3c67b33bfb9}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58fa4036fe2b96dd492c0405d0f66fb}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0335468df6260c68c193f4f42d0c455f}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58fa4036fe2b96dd492c0405d0f66fb}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP4\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e12419fe96100bfb10df130b429ff49}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75feeddf45c54d747e756e8400886da4}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e12419fe96100bfb10df130b429ff49}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMACMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1040b1f545343127dafba99da96db360}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99b3d1bb7fc0955125fe560d89edefe}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1040b1f545343127dafba99da96db360}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb08fd98a9a20573261eceef1467988}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6b27bd090a0f85404d58a640b4d9d0a}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb08fd98a9a20573261eceef1467988}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga346b8a458ec5267eba1929cc05f69e0c}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243b6905a809af2b5aa6ea2a8495aa96}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga346b8a458ec5267eba1929cc05f69e0c}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMBCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040838e5b2caf30c3a0073c819009e31}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361546e9ff5e5033c0a81c42342edae7}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040838e5b2caf30c3a0073c819009e31}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33dc6b904336240747ed2a3c52a06d5}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee03e14f594efbd82e999c569e30f7a}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33dc6b904336240747ed2a3c52a06d5}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ff0d85a93181ba3c1400b257319cd01}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743a993b29423208e677709cb1769175}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ff0d85a93181ba3c1400b257319cd01}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMCCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1991d94b2fd715e1d692a6b797377c}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4252bb72c9ffd7059af325086d2813c}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1991d94b2fd715e1d692a6b797377c}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f38c82d56a2387aea79bc3078eeb20}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48862fab17971b4d7f15015e5fa7e01}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f38c82d56a2387aea79bc3078eeb20}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP4\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11626133899fbf6def7c2ad8fac8083}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a894ee3a3d1119e8309205cf2cc373}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11626133899fbf6def7c2ad8fac8083}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMDCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTER\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49de282da2ab95a071f7fef1819706c1}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMFCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTER\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f1d7f6376bc13d3c6572605d6dcf6e3}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMFCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49de282da2ab95a071f7fef1819706c1}{HRTIM\+\_\+\+RSTER\+\_\+\+TIMFCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae203ab31477388a35fca676b3995ee41}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a63d8eadb187f39a81b74eee3b3fb17}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae203ab31477388a35fca676b3995ee41}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7000673175efad9e151eed92068ec}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a64d3c65ed18892ca187ada0d66f02}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7000673175efad9e151eed92068ec}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP4\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b8fbeb811df2874e0c5e8309c5101c8}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd8fb407038fd56da96dfdc1029c99b}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b8fbeb811df2874e0c5e8309c5101c8}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMACMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43eec4b6bb1647b555bd2663d73e61ec}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b6b8f42bad854ba6a661e4cdd7c6235}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43eec4b6bb1647b555bd2663d73e61ec}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc19740bb699a58484829db9ab91bd3}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f2ba1bc09e892559a64702dbdfd1d4}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc19740bb699a58484829db9ab91bd3}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1e6f43cbabe41692a4945360cf6b12}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c79f793bec6eb511862bc88295f428}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1e6f43cbabe41692a4945360cf6b12}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMBCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae191ba3bfd1221c2c2eabc41096cf526}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de19bb3576efe9dc65fd50dc5ff79ea}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae191ba3bfd1221c2c2eabc41096cf526}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13b6c327387f32e4cc30e2e3e271e6b}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1108da6c7c7753c4f85b09c399c0aa16}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13b6c327387f32e4cc30e2e3e271e6b}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94816570fa2d175fbc93817b273a4f7c}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb3ce73259cce459df58e41070ecf68}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94816570fa2d175fbc93817b273a4f7c}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMCCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82720af052ef24d47dc12d53d9ba2ea}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8d48e5f3542a1f227d6a7f9299da84}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82720af052ef24d47dc12d53d9ba2ea}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3b42099849c9823c651750b3a389aa}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6a35d33bb129071529194a53320e32}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3b42099849c9823c651750b3a389aa}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP4\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca21d9cf5dd016df0e737c910efcd92c}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa965dd92f15771c9528b0ff9b67fa046}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca21d9cf5dd016df0e737c910efcd92c}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMDCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+RSTFR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0407aac942e116869a7dc434f81f9213}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMECMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+RSTFR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f118fc27edcbd953bd438cfa8143ea}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMECMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0407aac942e116869a7dc434f81f9213}{HRTIM\+\_\+\+RSTFR\+\_\+\+TIMECMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707937dfc5b88a5d446e4032d612a270}{HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0fe2b67a2c3913f56ac708466ffba2}{HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707937dfc5b88a5d446e4032d612a270}{HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2719fb8fe12718ffdadc8becfd7b4aad}{HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd693c0a9b05797d60086e96186c80a}{HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec7a2d7c01f1e5c5923ab34caa43d74}{HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa269299093e6d36015365f7f4c7e645a}{HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARFRQ\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cdfd1ebe2c52cdf8f5378d7b4bd54ea}{HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbf0895663ce7a0169dc54105255bdb2}{HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cdfd1ebe2c52cdf8f5378d7b4bd54ea}{HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85a38ac48fde45eef29be77784cb79e}{HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b689e52814f019494c9b614f0ecae5}{HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d3b89dd112299b68851804aa10b9b8}{HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+CARDTY\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1985fc280ede79bc4a8c11e09a936a}{HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1902b0c247414c03446f3739ab6e0aa}{HRTIM\+\_\+\+CHPR\+\_\+\+STRPW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1985fc280ede79bc4a8c11e09a936a}{HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94c04fc4f28c939a0f20f543da28f0ca}{HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb8168ce82d970b75a230ab3b01eaa1}{HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga555d29687602c2b10e19e056be7b6b8c}{HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a1e49b2a98114863b038b274d6672d}{HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+CHPR\+\_\+\+STRPW\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+SWCPT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e588fec627565b5f454b855bf5caed0}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+SWCPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+SWCPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acac02d343e7d2494205b0a58b365e3}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+SWCPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e588fec627565b5f454b855bf5caed0}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+SWCPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+UPDCPT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe1df68fcfa8f59bba648f90ebec589}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+UPDCPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+UPDCPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305b0140914e1d6d8831799ba311f0ab}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+UPDCPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe1df68fcfa8f59bba648f90ebec589}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+UPDCPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a15a39074f955b0b135d887df272a0d}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b823ee8ee45dc6abe69343d5dfffc1}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV1\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a15a39074f955b0b135d887df272a0d}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed4c67dd7fdf2a6abcbd9bbd3c5c13d}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40cfbe2a23239be15eadfb97518012d3}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV2\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed4c67dd7fdf2a6abcbd9bbd3c5c13d}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a9edb7010f435bb282e1ab8ac8de87}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16de68c396b87ae7e8d48437e372f0fe}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV3\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a9edb7010f435bb282e1ab8ac8de87}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ce199b39fd3ac65aae39be41bc5b41}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c9d28af34564fb2b8ef230cb96d6b6}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV4\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ce199b39fd3ac65aae39be41bc5b41}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f42226fa091079c9377089f11a0002}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37dfc1ac28da8a79af8d870a809f647c}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV5\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f42226fa091079c9377089f11a0002}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea2fa974378184b5e7e088426034d118}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d1e3b18721f1564c9de21ce3d8dfd6}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV6\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea2fa974378184b5e7e088426034d118}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898a5db6a6a744a2e2507656d9275d5e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28cb56e7e2ee6e0eb53708d8dc411a04}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV7\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898a5db6a6a744a2e2507656d9275d5e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9958aa05f255951ac3d609a9e631ddd9}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad015114c67d0a6168e41d5e40103fc1d}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV8\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9958aa05f255951ac3d609a9e631ddd9}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a6e3ff3eac1ee79d8439534f3cb49b}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255961df9dd77431511e9daa159e422a}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV9\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a6e3ff3eac1ee79d8439534f3cb49b}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f14cde9c153b17cc44817ec6546579}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f4086606e6e59add108413b775b9449}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV10\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f14cde9c153b17cc44817ec6546579}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+SET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ec444cd4efa310766987daea4e6b4e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf25a3d4051ede8af0400b8dd36e33f81}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ec444cd4efa310766987daea4e6b4e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad656df0112c42d9920549cc6ae8c17f5}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f3fb5cd0c1920573616e3ff4662097}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad656df0112c42d9920549cc6ae8c17f5}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TF1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692476e9a5b83f6da8112822bbbc8f13}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4aedd667708fda57a9805589c238248}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692476e9a5b83f6da8112822bbbc8f13}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee861a6f43eb3016af86f3c05148d9e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f5b2e7f596d282ba46b241367faca1}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee861a6f43eb3016af86f3c05148d9e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+SET\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad17c975aa53bea00c8571f11c14ed9c0}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca7515048b2e097b73a977dfda2cea2e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad17c975aa53bea00c8571f11c14ed9c0}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5dcbb33bd13afae3637a06d34b2a45a}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7d06906e793fe15e24b1f43cc010fb}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5dcbb33bd13afae3637a06d34b2a45a}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TA1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb364df8e79c0803f21e43165638cdee}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf95aa7c00e69aae3d0cf3f96090104f8}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb364df8e79c0803f21e43165638cdee}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ccfd40fc34d4d40a38c747d3f1cb9c}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e391d97c364597f9503b7d0f4f64f1d}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ccfd40fc34d4d40a38c747d3f1cb9c}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMACMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+SET\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519f1b6c7b9b5380161d512a801caf40}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0024c786d81921c741d434d5d3dadd44}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519f1b6c7b9b5380161d512a801caf40}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba24813a60191883f9e96d988cc73d8b}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga824aa2c329d694f981eed883cfdd1d0a}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba24813a60191883f9e96d988cc73d8b}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TB1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3383e6b35024b92bddc6f91451c80daf}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e44a2b47c3c64341c46cf353e8fb41e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3383e6b35024b92bddc6f91451c80daf}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a3f294ab0c04d8f9ac58eb235a91b90}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d38f252212245e1f28fb928eaf8050}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a3f294ab0c04d8f9ac58eb235a91b90}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+SET\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3069ffed369a2c2300c4f5a6813a448f}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed28dcdf069300b895006803905055f}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3069ffed369a2c2300c4f5a6813a448f}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86bf7a125fc9894b43df6d6863776633}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427ffe14fb99dcd3174be26d4f1af5b8}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86bf7a125fc9894b43df6d6863776633}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TC1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b9bed2d6cc999986865d76ab19fcd7}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2014cd0f8190f74d9590cb34e85364f2}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b9bed2d6cc999986865d76ab19fcd7}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aab20c068ac7878060f0709bc284004}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e69df94c9c67f30802750327e8a83e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aab20c068ac7878060f0709bc284004}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+SET\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb509420c100afa011b4d843bd199c08}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72c67e88c80a980993a25f8f648afd1e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb509420c100afa011b4d843bd199c08}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99822538534a4245cac1d0469e70ed09}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ba74a92d379b010dedc3f96766fc6a}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99822538534a4245cac1d0469e70ed09}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TD1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6607cedcc5e2d87f3d97745cf897d31}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b9a27e13cb606a0f8f6943d5a5fb33}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6607cedcc5e2d87f3d97745cf897d31}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c44c6b5de430141f3229c7608168d4a}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f43df1bae4dba12c99d5132d05874d7}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c44c6b5de430141f3229c7608168d4a}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+SET\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e83ab287e622822446e4c98c7a3d06}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14f451e496bb8f5a30029d21e0b7f1c}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e83ab287e622822446e4c98c7a3d06}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+RST\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee66c18039be0edb7a303c5869c32fe}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb167866ba594f86742f6c84f823503d}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee66c18039be0edb7a303c5869c32fe}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TE1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f0ef0bf0316dc4901d3660eaeef8cb}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf015934b06cc38e3a493e04716fee6f4}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f0ef0bf0316dc4901d3660eaeef8cb}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5037ada972486b88c93672930882cc0e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6dec8e1b2c3592215bfec2d9e92635}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5037ada972486b88c93672930882cc0e}{HRTIM\+\_\+\+CPT1\+CR\+\_\+\+TIMECMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+SWCPT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e34a452ac8f5e44a2a4bf83009c7d57}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+SWCPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+SWCPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd9e1c8ed3af8c4665eca25affb0fb0}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+SWCPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e34a452ac8f5e44a2a4bf83009c7d57}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+SWCPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+UPDCPT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d83974174c00e75624775170c513e24}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+UPDCPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+UPDCPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaefab17057f253749da7cc8a7dbb8049}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+UPDCPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d83974174c00e75624775170c513e24}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+UPDCPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6939bae48cbdc82b9da41630fae1d7d}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead16ca6a50ebbaec4cca18150e5209}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV1\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6939bae48cbdc82b9da41630fae1d7d}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV1\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8b16c710840d8714bac2ce22bab04b}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga984f330d8b9f3f7f91a754661c589184}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV2\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8b16c710840d8714bac2ce22bab04b}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV2\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ed55f54d39618bb0a940492dad6a57}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de0d9a6d6d046993d0c84bfa5811e48}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV3\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ed55f54d39618bb0a940492dad6a57}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV3\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1c01d707baba9127ddbf528f94faf01}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac78e3ed4a95721c95a9ef57af0f9d832}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV4\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1c01d707baba9127ddbf528f94faf01}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV4\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1850f063156c040c06290c4a1f90cc83}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558bd727f40656856e298eebf199154d}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV5\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1850f063156c040c06290c4a1f90cc83}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV5\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ce558af6076fa78414b1822cf59ac0}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7602a9c65f25912471c186636e956c5f}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV6\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ce558af6076fa78414b1822cf59ac0}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV6\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a9b8434b62fb5d7ff47bbbe5d67bb52}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba265d8ace5b5a2e76db4e5297d368fe}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV7\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a9b8434b62fb5d7ff47bbbe5d67bb52}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV7\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf24ad9fbc2dc248fc6c6cb53e1f23fa}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576b5a9a3029ee6af663e5ab5559eb6e}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV8\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf24ad9fbc2dc248fc6c6cb53e1f23fa}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV8\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3279b79489c797e005eb6458023d7fe5}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceab904de43adb0dbb596fe14421c47d}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV9\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3279b79489c797e005eb6458023d7fe5}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV9\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde81fe05e606d55272cf2dd8aa914ef}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58cca1edaabcf2ac71d2f79c421e9a0}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV10\+CPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde81fe05e606d55272cf2dd8aa914ef}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+EXEV10\+CPT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+SET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada330114a2a32f25270bbd568a6d10ef}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2178ba0d0d01afbd277ac34115f84b64}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada330114a2a32f25270bbd568a6d10ef}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f4607f03f166dc00c22f2ce29020b08}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5fd41b49ebfa2450c815cde29c6486}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f4607f03f166dc00c22f2ce29020b08}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TF1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5afc02a09664d0c223c2393aba1588}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3b147f7b002d6ec93f8a7ac459f3ee}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5afc02a09664d0c223c2393aba1588}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP2\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed481d2f12bab118619dfdb61ad663f}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d756e9bcb11d5ca1c80179c47629114}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed481d2f12bab118619dfdb61ad663f}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMFCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+SET\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae625aac8c08d0ecae7ba5b5acdb055a7}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac996814c3d4b86137cbf20050faf64be}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae625aac8c08d0ecae7ba5b5acdb055a7}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261786a7229327495102b22072a04aa7}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b376d1b582d7afad2889ddd5fa6410}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261786a7229327495102b22072a04aa7}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TA1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP1\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b13d362192616c4b98c05f77f1bd67}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52335adad7c889d5c1193a029f9f47f}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b13d362192616c4b98c05f77f1bd67}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f33bdd3678e9f99124cab10c76bb63}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f8a18e230b7c6c4d78247c3aece459}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f33bdd3678e9f99124cab10c76bb63}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMACMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+SET\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078352d5e7950f1f33141d1bb0e49425}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8fd651f83afce2e6efbabad03aba9d}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078352d5e7950f1f33141d1bb0e49425}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa492e42f37d4d9ff7e984b64f5a1c275}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a91885265419303cac725fc89df886}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa492e42f37d4d9ff7e984b64f5a1c275}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TB1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP1\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab06c4983c4a197576f022970306d7b}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6a8a1fcabbb8078e97dc9d0657cfb}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab06c4983c4a197576f022970306d7b}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee45d53321ec6b73305a79e84d3fa2f}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76908c70c02fb622d89d50c3c67bad4f}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee45d53321ec6b73305a79e84d3fa2f}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMBCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+SET\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60ab1000a902a2738dc7b779f4f552b3}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e045e03dd63d5ce4887e908b552d654}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60ab1000a902a2738dc7b779f4f552b3}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337f58fdc5308817085cccece7e5355d}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74340a26f55b89bdc23e7d5ef53a36e1}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337f58fdc5308817085cccece7e5355d}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TC1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP1\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ce416135f7459d2fa0cbef4eaf4fb5}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4cdabf3148d228055ec4dff75f1208}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ce416135f7459d2fa0cbef4eaf4fb5}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45728c8c8f832204c7563c1079fdb9c2}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72c521e309b9573cecf3d6cb59b79f9f}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45728c8c8f832204c7563c1079fdb9c2}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMCCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+SET\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11543347a47487aaef2e5f4584c4c398}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3941a0135b5b1fd14dc9ca18944f687}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11543347a47487aaef2e5f4584c4c398}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e2ac795303b047fa22ea24e8ffdd9c}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483ac434bee46dfb3ad0aa24771469dd}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e2ac795303b047fa22ea24e8ffdd9c}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TD1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP1\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3905d506fcf16463a8a8140baae98ac0}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac716602df6dcdad6bf6682261a6e6660}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3905d506fcf16463a8a8140baae98ac0}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP2\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec8ae0481979fd6a219d1fb74cda62c}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e125ab13b9257716fb432d8f9ae41dc}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec8ae0481979fd6a219d1fb74cda62c}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMDCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+SET\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfabbc8d7828b9e7efe5aad51895971f}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+SET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+SET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a7ab249397cebc90fe348a44380a10}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+SET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfabbc8d7828b9e7efe5aad51895971f}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+SET\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+RST\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga229286323c6c2579349198f9796254a3}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e50f04a2ce86ea25e1f8c0ff9b7ca6}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga229286323c6c2579349198f9796254a3}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TE1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP1\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2978adae822bcd6d54cf3e8e3f7c23a}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga877ba421ff0a6d18050df2cd995b77b5}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2978adae822bcd6d54cf3e8e3f7c23a}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436b28d0638f1d260c7aebfb1b8cc964}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef6e9ce3ef492896d459d9888b7913b}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436b28d0638f1d260c7aebfb1b8cc964}{HRTIM\+\_\+\+CPT2\+CR\+\_\+\+TIMECMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+POL1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270f71f54f7786245a07d5330288f6d3}{HRTIM\+\_\+\+OUTR\+\_\+\+POL1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+POL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32374d8da3f3184637af7313ec96353a}{HRTIM\+\_\+\+OUTR\+\_\+\+POL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270f71f54f7786245a07d5330288f6d3}{HRTIM\+\_\+\+OUTR\+\_\+\+POL1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+IDLM1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cc244d4eb3fe10e664e66b327438678}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c36d252a2c114c6d0877d605d4beb85}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cc244d4eb3fe10e664e66b327438678}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLM1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+IDLES1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed1be18f10fc1a96034814dfe986d3b}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLES1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6539bb71547f46e6403dc2bf19effe82}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLES1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed1be18f10fc1a96034814dfe986d3b}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLES1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd969d1036a45b151b90d0e3ba72165}{HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc6f33c6e1607278f4b69bdf7ff19b59}{HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd969d1036a45b151b90d0e3ba72165}{HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf334ad1535ebd5f300fe9dce7e34b679}{HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6373f2deaabb75e98b13bbaa384d1d2c}{HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT1\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+CHP1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d1c32bc63ca49acd5042011f469bf3}{HRTIM\+\_\+\+OUTR\+\_\+\+CHP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+CHP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348199967a89425302923a15ab911149}{HRTIM\+\_\+\+OUTR\+\_\+\+CHP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d1c32bc63ca49acd5042011f469bf3}{HRTIM\+\_\+\+OUTR\+\_\+\+CHP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+DIDL1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac3ae9a157b382fd35a664bb903eac1e}{HRTIM\+\_\+\+OUTR\+\_\+\+DIDL1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf36c5e6e301b590641b088816dafd27}{HRTIM\+\_\+\+OUTR\+\_\+\+DIDL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac3ae9a157b382fd35a664bb903eac1e}{HRTIM\+\_\+\+OUTR\+\_\+\+DIDL1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+DTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e28d47a10dce853a818591b64c11a5}{HRTIM\+\_\+\+OUTR\+\_\+\+DTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f503667a41ba4f8345c8cdbc119bd60}{HRTIM\+\_\+\+OUTR\+\_\+\+DTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e28d47a10dce853a818591b64c11a5}{HRTIM\+\_\+\+OUTR\+\_\+\+DTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRTEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6ac251835c23afe7fbbfc36de6e4f2}{HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bcdeae2c959135d69b882fe7c27ca00}{HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6ac251835c23afe7fbbfc36de6e4f2}{HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a610d61e43bcf64e8ba945e435ebf6}{HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc89e7a8b8e376b06131ca1024e0b01}{HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a610d61e43bcf64e8ba945e435ebf6}{HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad71a0f21d17ca07fa66b3b6cdab80e}{HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e9f61b98a0c20abd958b77cb70207f9}{HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fb16a8970fc4c9ec53a7473d9d4c0a}{HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DLYPRT\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+BIAR\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadde7596f20b9b52ae4a67ef1b4a4ef5b}{HRTIM\+\_\+\+OUTR\+\_\+\+BIAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+BIAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffcb668e4c10708c2d5f67df057b4f0}{HRTIM\+\_\+\+OUTR\+\_\+\+BIAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadde7596f20b9b52ae4a67ef1b4a4ef5b}{HRTIM\+\_\+\+OUTR\+\_\+\+BIAR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+POL2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76779d09e0c7f4da13ab7874aaa17f7}{HRTIM\+\_\+\+OUTR\+\_\+\+POL2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+POL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902af1c21c3bec7a5705f9aa6283c384}{HRTIM\+\_\+\+OUTR\+\_\+\+POL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76779d09e0c7f4da13ab7874aaa17f7}{HRTIM\+\_\+\+OUTR\+\_\+\+POL2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+IDLM2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52554343ce390eaee9bf21416b60e826}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+IDLM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28773b2dd1d2d7a48484e636faad24e}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52554343ce390eaee9bf21416b60e826}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLM2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+IDLES2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3d0232cf471b79bcbc28de12510070}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLES2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+IDLES2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebfd0336a60fdbfbcdddab9b2a4e97ad}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLES2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3d0232cf471b79bcbc28de12510070}{HRTIM\+\_\+\+OUTR\+\_\+\+IDLES2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa258087f790c86ed1333ba54ac36c52a}{HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a6cead6deb90e3eda440be49a31611}{HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa258087f790c86ed1333ba54ac36c52a}{HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cefb3ff3ebb4ff0c216254bfa8dc37}{HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef06f2edba9cf398533b23b6e1ba27a}{HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+FAULT2\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+CHP2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc33fdf55b582a75d12468caeb44418}{HRTIM\+\_\+\+OUTR\+\_\+\+CHP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+CHP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3ebe2f90601561bdb6d856f27ebad6}{HRTIM\+\_\+\+OUTR\+\_\+\+CHP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc33fdf55b582a75d12468caeb44418}{HRTIM\+\_\+\+OUTR\+\_\+\+CHP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OUTR\+\_\+\+DIDL2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30906c9fa72c85c1a57a5d54241e9a6b}{HRTIM\+\_\+\+OUTR\+\_\+\+DIDL2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OUTR\+\_\+\+DIDL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03d60a71deca5292f5d69dd7eece148d}{HRTIM\+\_\+\+OUTR\+\_\+\+DIDL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30906c9fa72c85c1a57a5d54241e9a6b}{HRTIM\+\_\+\+OUTR\+\_\+\+DIDL2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTR\+\_\+\+FLT1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878841b139cb41598982725dc04d0b22}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026b27cb132f4d6d694ecd15f9c55672}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878841b139cb41598982725dc04d0b22}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTR\+\_\+\+FLT2\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f4ceed97ab6f707cd5402923d4d049}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf7e2d5608733c19e55e28b69251c60c}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f4ceed97ab6f707cd5402923d4d049}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTR\+\_\+\+FLT3\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga895722e75a58575d3bcb5bbaf79d2541}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT3\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a5e1b5ef838dfcde40fd1e9fee2cd87}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT3\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga895722e75a58575d3bcb5bbaf79d2541}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTR\+\_\+\+FLT4\+EN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02c57fad34493f1c769cc2d71239ab3}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT4\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe490b1772280f98899cb6ad38efc081}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT4\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02c57fad34493f1c769cc2d71239ab3}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTR\+\_\+\+FLT5\+EN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6999b17b1d54564165ee6d169da03637}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT5\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3193ea2a21269969a2c90f97467387dc}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT5\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6999b17b1d54564165ee6d169da03637}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTR\+\_\+\+FLT6\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffff05ab26de976e0866e52f8254401a}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT6\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLT6\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa7cdf68cbccb421406f634ee9896d4}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT6\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffff05ab26de976e0866e52f8254401a}{HRTIM\+\_\+\+FLTR\+\_\+\+FLT6\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTR\+\_\+\+FLTLCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f8113deef0e240a9ef58095405c1bb2}{HRTIM\+\_\+\+FLTR\+\_\+\+FLTLCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTR\+\_\+\+FLTLCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96f68378165c72d42506b8ae211e264b}{HRTIM\+\_\+\+FLTR\+\_\+\+FLTLCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f8113deef0e240a9ef58095405c1bb2}{HRTIM\+\_\+\+FLTR\+\_\+\+FLTLCK\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95909470c1fd5b2f0951a75f4903667}{HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga055212eb34ede20630e20ea1415e6ab4}{HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95909470c1fd5b2f0951a75f4903667}{HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f244513de0973083daf832358bea780}{HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a822813ce189fc594f9059494d865b4}{HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f244513de0973083daf832358bea780}{HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2cc0b833141e0bf9ce7b223d525d7ce}{HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff1bca8eba56abd89bb9bb60edaf24}{HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2cc0b833141e0bf9ce7b223d525d7ce}{HRTIM\+\_\+\+TIMCR2\+\_\+\+DCDR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+UDM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3223604564545cd150cd72815361e551}{HRTIM\+\_\+\+TIMCR2\+\_\+\+UDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+UDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172935f423753a3c5709b9d7795a317e}{HRTIM\+\_\+\+TIMCR2\+\_\+\+UDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3223604564545cd150cd72815361e551}{HRTIM\+\_\+\+TIMCR2\+\_\+\+UDM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb20b5b698ae0dabfef707f443831667}{HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e09d94e16b6ce2422baa00805c1691}{HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb20b5b698ae0dabfef707f443831667}{HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d444c3e997ccf421099fa10d2885ad1}{HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e8a1d5f17923a9c2914e0ab544f73d}{HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ROM\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9320c0a03139d91bc55bf8601fef329}{HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae57dc84db263f1f81265713a4b08bc4f}{HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9320c0a03139d91bc55bf8601fef329}{HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55314ab9b4a5bb91777a5cbc3dee3f1f}{HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc3882d0f444a5e364bf81f4ec2f15bc}{HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+OUTROM\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e3b190b6fe1e7d745ff0db589a00619}{HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6534995a668eb5993a8e586e7f8a8476}{HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e3b190b6fe1e7d745ff0db589a00619}{HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c01ee55e115592978665d0889be50a7}{HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8c76912e9897c046fce38ec47f2334}{HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+ADROM\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bcb6813037a116c6ab82b7afa9b3bb}{HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e417a932e1083baebe1872a54dff8d1}{HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bcb6813037a116c6ab82b7afa9b3bb}{HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a9ae50951dfeddf3f32b54c088cddf}{HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa434a6c19c757525750025104e88576a}{HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+BMROM\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5e47ec590003358e4420fcd46b2b4aa}{HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb55e07c6311949cdd30cd470de5dd31}{HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5e47ec590003358e4420fcd46b2b4aa}{HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5247ad5b0939c078172660977fc0f952}{HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ae08f6422bfbaca9a2f041993f7f8b}{HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+FEROM\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a8e511b6cb4801cfeb7aa7f761cdd6}{HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae134ce9651f4c383d000fcd9885db34}{HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a8e511b6cb4801cfeb7aa7f761cdd6}{HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP3\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd04961ed9bed71bfd927d914acd8e17}{HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d829543a1326c6c99276d9135719cac}{HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd04961ed9bed71bfd927d914acd8e17}{HRTIM\+\_\+\+TIMCR2\+\_\+\+GTCMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+TIMCR2\+\_\+\+TRGHLF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac338229f2f2acad12bd708a028d6a12c}{HRTIM\+\_\+\+TIMCR2\+\_\+\+TRGHLF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+TIMCR2\+\_\+\+TRGHLF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c02fad1c7f7ecc55d65dfe4de38ea6}{HRTIM\+\_\+\+TIMCR2\+\_\+\+TRGHLF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac338229f2f2acad12bd708a028d6a12c}{HRTIM\+\_\+\+TIMCR2\+\_\+\+TRGHLF\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2295bb29cec8d717e38995b15d64abbc}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88b1a668276a37bb808f4f02a15fe90}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2295bb29cec8d717e38995b15d64abbc}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACRES\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2483cc70e5be6e4b252f6d5a8986d}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8648afc996b5e8d379fd0dd757408b29}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2483cc70e5be6e4b252f6d5a8986d}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACRES\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR3\+\_\+\+EEVARSTM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53092f1052eacb9c73252ac242bfa673}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVARSTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVARSTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fcd60215f659b85b9294b0fdfadf09}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVARSTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53092f1052eacb9c73252ac242bfa673}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVARSTM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ecd3376da055ccfb829b88387ba5ea}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a16b299e3b9a67ef713f4a7b55b901}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ecd3376da055ccfb829b88387ba5ea}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad92f9616a12bebe2718b17b29085d298}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aecc7023383fb329bf74fc7e9ee0f4}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4172abe6894ef8503d4e234cf91b37ef}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga030e68c9dca6f019aafd3f5e2305544d}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVASEL\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad550df9874fc0764009161cc867caaea}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga564f0b1cf4ebfe21e62269468565a8f0}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad550df9874fc0764009161cc867caaea}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37a63d9b5f65f867e8ae698867e7f2b}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac42df02a2a19695771edbddef68d6f8}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9573fd52558382d6ba9fc43232713671}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcdc941cdbdde79e7bd8c4740e2b4e3f}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9b9a4b57f39b9c18cd39f50727b36be}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+4}}~(0x10\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga704642f2baa98a56731d1737c6a9797a}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+5}}~(0x20\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18f5d573b4fdb8d8289d2e27acc2a57}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga204f78de31f83c3915aa76aeb4f550b2}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18f5d573b4fdb8d8289d2e27acc2a57}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCRES\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9088c0b3ed13a548792934edf02f07c}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7813aebaa62e8e3d81340f31c106d72a}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9088c0b3ed13a548792934edf02f07c}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCRES\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBRSTM\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca2193da9ab2425f188a5b8332929c5}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBRSTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBRSTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga385e743f109126c0bf0b7edfb460d672}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBRSTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca2193da9ab2425f188a5b8332929c5}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBRSTM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14923474256fc3993b2020a731dd47e4}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9605a17385b6bcac73df0b34ba250b}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14923474256fc3993b2020a731dd47e4}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1db6fca57d3e6f47d4e7c8513b6872a}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3fe567f6c86dbce3dbc54805d218e50}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd16182a626359b9eec69917ffd2758}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac951a30c374f1639ced74d9a1a81bc}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBSEL\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04efcf105fc1cc305f70ec4670f2e430}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb92b1799c789376b7fab711b55b4560}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04efcf105fc1cc305f70ec4670f2e430}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff90da843977f33c3d2b1ecf738bf23}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8eeed0aa22843670d516e601e9b4255}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b1dfd6b0dba6e4a25894666abfe2b3}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4341dfcb55345a46c927b3b32b6ba6f2}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cf2567c2139081ce26a9302ba83d3}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+4}}~(0x10\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03e2eb0a9b54dd004f07e4c2bebfed3c}{HRTIM\+\_\+\+EEFR3\+\_\+\+EEVBCNT\+\_\+5}}~(0x20\+UL $<$$<$ HRTIM\+\_\+\+EEFR3\+\_\+\+EEVACNT\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+CR1\+\_\+\+MUDIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad246f6bb8934b260b21756123419319c}{HRTIM\+\_\+\+CR1\+\_\+\+MUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+MUDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430ade49e59c41b142752b563c8e1af7}{HRTIM\+\_\+\+CR1\+\_\+\+MUDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad246f6bb8934b260b21756123419319c}{HRTIM\+\_\+\+CR1\+\_\+\+MUDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR1\+\_\+\+TAUDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e247adc7794b20ca28ffa8eb1b31cc}{HRTIM\+\_\+\+CR1\+\_\+\+TAUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TAUDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0db8567191ac4eb880c48ef47e3390}{HRTIM\+\_\+\+CR1\+\_\+\+TAUDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e247adc7794b20ca28ffa8eb1b31cc}{HRTIM\+\_\+\+CR1\+\_\+\+TAUDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR1\+\_\+\+TBUDIS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff731f8012520bd5ab0ddbe7b9124c6}{HRTIM\+\_\+\+CR1\+\_\+\+TBUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TBUDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4c45ad965ed05cd34ab1a12017bf170}{HRTIM\+\_\+\+CR1\+\_\+\+TBUDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff731f8012520bd5ab0ddbe7b9124c6}{HRTIM\+\_\+\+CR1\+\_\+\+TBUDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR1\+\_\+\+TCUDIS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe18c3f6e5e950c20ea277b69a4c421f}{HRTIM\+\_\+\+CR1\+\_\+\+TCUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TCUDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f091d176bb9ee12e322f2754b885337}{HRTIM\+\_\+\+CR1\+\_\+\+TCUDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe18c3f6e5e950c20ea277b69a4c421f}{HRTIM\+\_\+\+CR1\+\_\+\+TCUDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR1\+\_\+\+TDUDIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa75500d80718a7c7cb00b99d21f084b}{HRTIM\+\_\+\+CR1\+\_\+\+TDUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TDUDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40bba2ebcd203fdb9674709298be3b7f}{HRTIM\+\_\+\+CR1\+\_\+\+TDUDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa75500d80718a7c7cb00b99d21f084b}{HRTIM\+\_\+\+CR1\+\_\+\+TDUDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR1\+\_\+\+TEUDIS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659140c746c7430947d5cfab4e940e62}{HRTIM\+\_\+\+CR1\+\_\+\+TEUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TEUDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3c0b50a8617c8342675086999103f2}{HRTIM\+\_\+\+CR1\+\_\+\+TEUDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659140c746c7430947d5cfab4e940e62}{HRTIM\+\_\+\+CR1\+\_\+\+TEUDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR1\+\_\+\+TFUDIS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f88d7f6a4d09381d75a2f36e4c7a224}{HRTIM\+\_\+\+CR1\+\_\+\+TFUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+TFUDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad92351197af39cb6dacb99a3214bb545}{HRTIM\+\_\+\+CR1\+\_\+\+TFUDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f88d7f6a4d09381d75a2f36e4c7a224}{HRTIM\+\_\+\+CR1\+\_\+\+TFUDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d410b8d08361b0d98d15b69e0cad51d}{HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6325e9c8b5b553239ead2e1bf2f55024}{HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d410b8d08361b0d98d15b69e0cad51d}{HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274aa723b532481cdcd2a60a62005d7c}{HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga836c12147a0a9b4fc213fe40a4e40dd1}{HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed68d09909c1886b0292a85048ac571b}{HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC1\+USRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514641d5d3a65d1545f9d5e7d94958bf}{HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f53803160c54a5a28d26272c578b8f}{HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514641d5d3a65d1545f9d5e7d94958bf}{HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87d1eb602ac1075f460825ba1857bcd4}{HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b806f02e54e6bcb3e074b81cd02514f}{HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d744778d8d92b2a748b3dfa88d3dfa}{HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC2\+USRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3c4f35ae0340345981548ca0462af8}{HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07054c01e94fc871c2d5f92ac0a14740}{HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3c4f35ae0340345981548ca0462af8}{HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97eeb621ea703fc8451dca878740231c}{HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf51fae46210741f9eb6a8e8f60ddefe9}{HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fbe4ecb74b302c9896b0017e0c2352}{HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC3\+USRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff595b5af3e4061cf817b90a30901a3}{HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac038fd439033a51d5e5b513ac655f9a9}{HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff595b5af3e4061cf817b90a30901a3}{HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb2a804a303c658d8a3199877eef833}{HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae74eaa07bddcbcbf2abd23809da5e543}{HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46b828137679ad737ab16450ee5f567}{HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+2}}~(0x0\+UL $<$$<$ HRTIM\+\_\+\+CR1\+\_\+\+ADC4\+USRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+MSWU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dfa73411a4ec48d192c37af103405fb}{HRTIM\+\_\+\+CR2\+\_\+\+MSWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+MSWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9976f160b86cdcf8d1bd038ff2d6f3e}{HRTIM\+\_\+\+CR2\+\_\+\+MSWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dfa73411a4ec48d192c37af103405fb}{HRTIM\+\_\+\+CR2\+\_\+\+MSWU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TASWU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae640ef85074597d26263b5523c8698dd}{HRTIM\+\_\+\+CR2\+\_\+\+TASWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TASWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b966f4b746729aa59879d0fe2c66566}{HRTIM\+\_\+\+CR2\+\_\+\+TASWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae640ef85074597d26263b5523c8698dd}{HRTIM\+\_\+\+CR2\+\_\+\+TASWU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TBSWU\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dac64ded39ed9d6485ef9061f01df88}{HRTIM\+\_\+\+CR2\+\_\+\+TBSWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TBSWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ad2d20e3a4216eddd04ebb0b1389c5}{HRTIM\+\_\+\+CR2\+\_\+\+TBSWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dac64ded39ed9d6485ef9061f01df88}{HRTIM\+\_\+\+CR2\+\_\+\+TBSWU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TCSWU\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc81fed204ffaafbc4d505c122979035}{HRTIM\+\_\+\+CR2\+\_\+\+TCSWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TCSWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c3601f61b822dd46a24d82c632a614b}{HRTIM\+\_\+\+CR2\+\_\+\+TCSWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc81fed204ffaafbc4d505c122979035}{HRTIM\+\_\+\+CR2\+\_\+\+TCSWU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TDSWU\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89aa8fb5a0e342599ec483345617d9b8}{HRTIM\+\_\+\+CR2\+\_\+\+TDSWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TDSWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf769e9065275b66f5653b88de65799ce}{HRTIM\+\_\+\+CR2\+\_\+\+TDSWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89aa8fb5a0e342599ec483345617d9b8}{HRTIM\+\_\+\+CR2\+\_\+\+TDSWU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TESWU\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf6a7468d919c9aeadf507884fadd49}{HRTIM\+\_\+\+CR2\+\_\+\+TESWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TESWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3907c2ad34b710651f7ce246a864ef7e}{HRTIM\+\_\+\+CR2\+\_\+\+TESWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf6a7468d919c9aeadf507884fadd49}{HRTIM\+\_\+\+CR2\+\_\+\+TESWU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TFSWU\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ac0f40ba0748630bd4d413031cf28a}{HRTIM\+\_\+\+CR2\+\_\+\+TFSWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TFSWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12be249fe8396d2f3f9a7eacaf8ec461}{HRTIM\+\_\+\+CR2\+\_\+\+TFSWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ac0f40ba0748630bd4d413031cf28a}{HRTIM\+\_\+\+CR2\+\_\+\+TFSWU\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+MRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7110c7ee201f3d7e0f2de9991e553f}{HRTIM\+\_\+\+CR2\+\_\+\+MRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+MRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee2e09091f94fc7769a2c1bdf93f5a5}{HRTIM\+\_\+\+CR2\+\_\+\+MRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7110c7ee201f3d7e0f2de9991e553f}{HRTIM\+\_\+\+CR2\+\_\+\+MRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TARST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf934a52a22b1e9d485e9f10f1b337af}{HRTIM\+\_\+\+CR2\+\_\+\+TARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TARST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742c830c9b36a0948fb86958724304d9}{HRTIM\+\_\+\+CR2\+\_\+\+TARST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf934a52a22b1e9d485e9f10f1b337af}{HRTIM\+\_\+\+CR2\+\_\+\+TARST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TBRST\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea682da7f1697f0c96cf0407dc50d82}{HRTIM\+\_\+\+CR2\+\_\+\+TBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa66995c71f20bfa609a667bc450704f}{HRTIM\+\_\+\+CR2\+\_\+\+TBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea682da7f1697f0c96cf0407dc50d82}{HRTIM\+\_\+\+CR2\+\_\+\+TBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TCRST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4dacb36ee950117bfca4e46d5720435}{HRTIM\+\_\+\+CR2\+\_\+\+TCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90559500834d5f7ddb2b6ad73103b6ef}{HRTIM\+\_\+\+CR2\+\_\+\+TCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4dacb36ee950117bfca4e46d5720435}{HRTIM\+\_\+\+CR2\+\_\+\+TCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TDRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8fa59b31da79608756f60b6ea58a84}{HRTIM\+\_\+\+CR2\+\_\+\+TDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TDRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d952759ece8425a54fe9ec74fe76a7}{HRTIM\+\_\+\+CR2\+\_\+\+TDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8fa59b31da79608756f60b6ea58a84}{HRTIM\+\_\+\+CR2\+\_\+\+TDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TERST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78950d0e5a2de8a2b5e21046518b053d}{HRTIM\+\_\+\+CR2\+\_\+\+TERST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TERST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0a303ab2e54ef1e96cb2f29e883ae7}{HRTIM\+\_\+\+CR2\+\_\+\+TERST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78950d0e5a2de8a2b5e21046518b053d}{HRTIM\+\_\+\+CR2\+\_\+\+TERST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+TFRST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c0e9ed9fe248a5431c08345d76e50a}{HRTIM\+\_\+\+CR2\+\_\+\+TFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+TFRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3eb955c96380e01307daaaad2cc8fae}{HRTIM\+\_\+\+CR2\+\_\+\+TFRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c0e9ed9fe248a5431c08345d76e50a}{HRTIM\+\_\+\+CR2\+\_\+\+TFRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+SWPA\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b61ef1e5de708d90409813142b11a7}{HRTIM\+\_\+\+CR2\+\_\+\+SWPA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92a9663869d1bb1b06cbe3d1b812ba42}{HRTIM\+\_\+\+CR2\+\_\+\+SWPA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b61ef1e5de708d90409813142b11a7}{HRTIM\+\_\+\+CR2\+\_\+\+SWPA\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+SWPB\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d837012ce6ad4c808ec0128956939c9}{HRTIM\+\_\+\+CR2\+\_\+\+SWPB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8711c948c70e00d02bc72c783ff5d6d0}{HRTIM\+\_\+\+CR2\+\_\+\+SWPB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d837012ce6ad4c808ec0128956939c9}{HRTIM\+\_\+\+CR2\+\_\+\+SWPB\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+SWPC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2efbbb928a526f07dadf08f528cf39b}{HRTIM\+\_\+\+CR2\+\_\+\+SWPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e438a46e930a2c4310fa007de7dd49a}{HRTIM\+\_\+\+CR2\+\_\+\+SWPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2efbbb928a526f07dadf08f528cf39b}{HRTIM\+\_\+\+CR2\+\_\+\+SWPC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+SWPD\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab173176b3b5605c79e2350c5dcc4388c}{HRTIM\+\_\+\+CR2\+\_\+\+SWPD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf389f6ea5254d35331d1b126a6233130}{HRTIM\+\_\+\+CR2\+\_\+\+SWPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab173176b3b5605c79e2350c5dcc4388c}{HRTIM\+\_\+\+CR2\+\_\+\+SWPD\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+SWPE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51123bc9ce804058a6201e165c180826}{HRTIM\+\_\+\+CR2\+\_\+\+SWPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab36a49a45a854f104c6b7ed64f852889}{HRTIM\+\_\+\+CR2\+\_\+\+SWPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51123bc9ce804058a6201e165c180826}{HRTIM\+\_\+\+CR2\+\_\+\+SWPE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+CR2\+\_\+\+SWPF\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd61e9776e30d06d9d64e26a24094b63}{HRTIM\+\_\+\+CR2\+\_\+\+SWPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+CR2\+\_\+\+SWPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afaae2c2fc1de5ec151f156a18fa10a}{HRTIM\+\_\+\+CR2\+\_\+\+SWPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd61e9776e30d06d9d64e26a24094b63}{HRTIM\+\_\+\+CR2\+\_\+\+SWPF\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ISR\+\_\+\+FLT1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8849ce48c95f0f522c565102fdeac729}{HRTIM\+\_\+\+ISR\+\_\+\+FLT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e5c9f9ec78b9d40ed06e6e068bf0f3}{HRTIM\+\_\+\+ISR\+\_\+\+FLT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8849ce48c95f0f522c565102fdeac729}{HRTIM\+\_\+\+ISR\+\_\+\+FLT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ISR\+\_\+\+FLT2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e5c5a6d060579766340b97165e7df7}{HRTIM\+\_\+\+ISR\+\_\+\+FLT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25137449de23a8057a74b1498728f04}{HRTIM\+\_\+\+ISR\+\_\+\+FLT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e5c5a6d060579766340b97165e7df7}{HRTIM\+\_\+\+ISR\+\_\+\+FLT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ISR\+\_\+\+FLT3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17dd1e632dc417d31e3867a4152f261e}{HRTIM\+\_\+\+ISR\+\_\+\+FLT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407981998c8609fa97937043d4b10b36}{HRTIM\+\_\+\+ISR\+\_\+\+FLT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17dd1e632dc417d31e3867a4152f261e}{HRTIM\+\_\+\+ISR\+\_\+\+FLT3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ISR\+\_\+\+FLT4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b087115878a1b10f9a8d67d43c7f7c8}{HRTIM\+\_\+\+ISR\+\_\+\+FLT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2014eb5e53754b4918d0b814416722e5}{HRTIM\+\_\+\+ISR\+\_\+\+FLT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b087115878a1b10f9a8d67d43c7f7c8}{HRTIM\+\_\+\+ISR\+\_\+\+FLT4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ISR\+\_\+\+FLT5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44768caad81f70bf1846779fb07a9b54}{HRTIM\+\_\+\+ISR\+\_\+\+FLT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e8364a0c7340a1864b64183b8a47e3}{HRTIM\+\_\+\+ISR\+\_\+\+FLT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44768caad81f70bf1846779fb07a9b54}{HRTIM\+\_\+\+ISR\+\_\+\+FLT5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ISR\+\_\+\+SYSFLT\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedee793dd804fd3dfdfd33adb3b1cb42}{HRTIM\+\_\+\+ISR\+\_\+\+SYSFLT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+SYSFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741bed24141dac8b529a5572a53ef360}{HRTIM\+\_\+\+ISR\+\_\+\+SYSFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedee793dd804fd3dfdfd33adb3b1cb42}{HRTIM\+\_\+\+ISR\+\_\+\+SYSFLT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ISR\+\_\+\+FLT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08c084e85a6feec176bfbee3b6322d5}{HRTIM\+\_\+\+ISR\+\_\+\+FLT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+FLT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648025169c6c74d664abc42b64aa4fdb}{HRTIM\+\_\+\+ISR\+\_\+\+FLT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08c084e85a6feec176bfbee3b6322d5}{HRTIM\+\_\+\+ISR\+\_\+\+FLT6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ISR\+\_\+\+DLLRDY\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4220f90883bcdea60661f9b4a92c23}{HRTIM\+\_\+\+ISR\+\_\+\+DLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+DLLRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35e1f653954aff802786b0d246ecb0d}{HRTIM\+\_\+\+ISR\+\_\+\+DLLRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4220f90883bcdea60661f9b4a92c23}{HRTIM\+\_\+\+ISR\+\_\+\+DLLRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ISR\+\_\+\+BMPER\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f90349c97ed7704f722e226082578e}{HRTIM\+\_\+\+ISR\+\_\+\+BMPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ISR\+\_\+\+BMPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dca0558081444dce41954f4673e08aa}{HRTIM\+\_\+\+ISR\+\_\+\+BMPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f90349c97ed7704f722e226082578e}{HRTIM\+\_\+\+ISR\+\_\+\+BMPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ICR\+\_\+\+FLT1\+C\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc2591f7c248a6649df1c1b9138c58b}{HRTIM\+\_\+\+ICR\+\_\+\+FLT1\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT1\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3653d4817be27ab8b5410a291db29e8}{HRTIM\+\_\+\+ICR\+\_\+\+FLT1C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc2591f7c248a6649df1c1b9138c58b}{HRTIM\+\_\+\+ICR\+\_\+\+FLT1\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ICR\+\_\+\+FLT2\+C\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa411e6d48091f6223c7ba61713ee27e}{HRTIM\+\_\+\+ICR\+\_\+\+FLT2\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT2\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga467c4adf7c5f7079bed3ea066b8d8286}{HRTIM\+\_\+\+ICR\+\_\+\+FLT2C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa411e6d48091f6223c7ba61713ee27e}{HRTIM\+\_\+\+ICR\+\_\+\+FLT2\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ICR\+\_\+\+FLT3\+C\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb2fc80a4963ae31d4264e7e9fb59498}{HRTIM\+\_\+\+ICR\+\_\+\+FLT3\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT3\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac092cc616e7f963a4c08577a0999ae99}{HRTIM\+\_\+\+ICR\+\_\+\+FLT3C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb2fc80a4963ae31d4264e7e9fb59498}{HRTIM\+\_\+\+ICR\+\_\+\+FLT3\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ICR\+\_\+\+FLT4\+C\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46f1820713872cec283ec6e0d8835168}{HRTIM\+\_\+\+ICR\+\_\+\+FLT4\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT4\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6aac253ce405dc54d6f5b2bb009cee1}{HRTIM\+\_\+\+ICR\+\_\+\+FLT4C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46f1820713872cec283ec6e0d8835168}{HRTIM\+\_\+\+ICR\+\_\+\+FLT4\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ICR\+\_\+\+FLT5\+C\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d284fe88decce6eb938f65219feb08e}{HRTIM\+\_\+\+ICR\+\_\+\+FLT5\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT5\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ecbe9a0a5607c507bc91a798d7b098c}{HRTIM\+\_\+\+ICR\+\_\+\+FLT5C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d284fe88decce6eb938f65219feb08e}{HRTIM\+\_\+\+ICR\+\_\+\+FLT5\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ICR\+\_\+\+SYSFLTC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53826c9a00614590707a6c10aa1c0ae1}{HRTIM\+\_\+\+ICR\+\_\+\+SYSFLTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+SYSFLTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1926e0eb550d003473063c944d1cdd}{HRTIM\+\_\+\+ICR\+\_\+\+SYSFLTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53826c9a00614590707a6c10aa1c0ae1}{HRTIM\+\_\+\+ICR\+\_\+\+SYSFLTC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ICR\+\_\+\+FLT6\+C\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e3003eb78c8a7698b116faff8f20b4}{HRTIM\+\_\+\+ICR\+\_\+\+FLT6\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+FLT6\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabff0a73c53954b1246f850befe330b27}{HRTIM\+\_\+\+ICR\+\_\+\+FLT6C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e3003eb78c8a7698b116faff8f20b4}{HRTIM\+\_\+\+ICR\+\_\+\+FLT6\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ICR\+\_\+\+DLLRDYC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80480e1828d607ab61c18aa3a3a369fa}{HRTIM\+\_\+\+ICR\+\_\+\+DLLRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+DLLRDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec66e28174071e5525c9ccd7f350f2b}{HRTIM\+\_\+\+ICR\+\_\+\+DLLRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80480e1828d607ab61c18aa3a3a369fa}{HRTIM\+\_\+\+ICR\+\_\+\+DLLRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ICR\+\_\+\+BMPERC\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ca45ef1ee8f3aaddca002d356d1349}{HRTIM\+\_\+\+ICR\+\_\+\+BMPERC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ICR\+\_\+\+BMPERC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab846d89d2f8ede071ddaabb842665f56}{HRTIM\+\_\+\+ICR\+\_\+\+BMPERC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ca45ef1ee8f3aaddca002d356d1349}{HRTIM\+\_\+\+ICR\+\_\+\+BMPERC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+IER\+\_\+\+FLT1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13c74278cc3b274e14a3f297dc2503a3}{HRTIM\+\_\+\+IER\+\_\+\+FLT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8979bf2117759ff1f8ab17302556b7}{HRTIM\+\_\+\+IER\+\_\+\+FLT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13c74278cc3b274e14a3f297dc2503a3}{HRTIM\+\_\+\+IER\+\_\+\+FLT1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+IER\+\_\+\+FLT2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f913561bded079292edc2fa7d48b06}{HRTIM\+\_\+\+IER\+\_\+\+FLT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c568702d70365602cf5fa8b8c43923}{HRTIM\+\_\+\+IER\+\_\+\+FLT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f913561bded079292edc2fa7d48b06}{HRTIM\+\_\+\+IER\+\_\+\+FLT2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+IER\+\_\+\+FLT3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b7774fbd355805865e041d7aefbf3a7}{HRTIM\+\_\+\+IER\+\_\+\+FLT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e03f140a4466039b68ed3cd4d9c34d}{HRTIM\+\_\+\+IER\+\_\+\+FLT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b7774fbd355805865e041d7aefbf3a7}{HRTIM\+\_\+\+IER\+\_\+\+FLT3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+IER\+\_\+\+FLT4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97cde2d6575c72954708306eb635eaf5}{HRTIM\+\_\+\+IER\+\_\+\+FLT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb7599c0fd4b557922be2b28f4e2d0e}{HRTIM\+\_\+\+IER\+\_\+\+FLT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97cde2d6575c72954708306eb635eaf5}{HRTIM\+\_\+\+IER\+\_\+\+FLT4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+IER\+\_\+\+FLT5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11cc0b0989bf5c9713c4ad063baa8480}{HRTIM\+\_\+\+IER\+\_\+\+FLT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237d4b715fc45870d22f4f087a135e77}{HRTIM\+\_\+\+IER\+\_\+\+FLT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11cc0b0989bf5c9713c4ad063baa8480}{HRTIM\+\_\+\+IER\+\_\+\+FLT5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+IER\+\_\+\+SYSFLT\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d34e52f1dedd0690c69b9f84246ad6}{HRTIM\+\_\+\+IER\+\_\+\+SYSFLT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+SYSFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29aa147aa893dd09b2a00221c6fd2263}{HRTIM\+\_\+\+IER\+\_\+\+SYSFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d34e52f1dedd0690c69b9f84246ad6}{HRTIM\+\_\+\+IER\+\_\+\+SYSFLT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+IER\+\_\+\+FLT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61113a70cc129ed8bdcaa84e23e2ab0}{HRTIM\+\_\+\+IER\+\_\+\+FLT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+FLT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228bd35a0cbd66d32da07505f138916e}{HRTIM\+\_\+\+IER\+\_\+\+FLT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61113a70cc129ed8bdcaa84e23e2ab0}{HRTIM\+\_\+\+IER\+\_\+\+FLT6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+IER\+\_\+\+DLLRDY\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb49b531f84854139818f8bd2db66ac}{HRTIM\+\_\+\+IER\+\_\+\+DLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+DLLRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga662be0b5fa894a02174b538fe41ea891}{HRTIM\+\_\+\+IER\+\_\+\+DLLRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb49b531f84854139818f8bd2db66ac}{HRTIM\+\_\+\+IER\+\_\+\+DLLRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+IER\+\_\+\+BMPER\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3eb856e3876a9b892ca75c7175a9602}{HRTIM\+\_\+\+IER\+\_\+\+BMPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+IER\+\_\+\+BMPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674ae6a3941ae63f54e6fb3399e2edf7}{HRTIM\+\_\+\+IER\+\_\+\+BMPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3eb856e3876a9b892ca75c7175a9602}{HRTIM\+\_\+\+IER\+\_\+\+BMPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TA1\+OEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5bebc911e9f4fc66c5665cbe2098a7}{HRTIM\+\_\+\+OENR\+\_\+\+TA1\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TA1\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07a4a7c72811b572f2de1fba366e67e6}{HRTIM\+\_\+\+OENR\+\_\+\+TA1\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5bebc911e9f4fc66c5665cbe2098a7}{HRTIM\+\_\+\+OENR\+\_\+\+TA1\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TA2\+OEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2073f46ad8c258fc15ce29193c95f8}{HRTIM\+\_\+\+OENR\+\_\+\+TA2\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TA2\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae985053f2794cd20f5ed6391e4b78647}{HRTIM\+\_\+\+OENR\+\_\+\+TA2\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2073f46ad8c258fc15ce29193c95f8}{HRTIM\+\_\+\+OENR\+\_\+\+TA2\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TB1\+OEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a294f8179dd49dd820c882b3978467}{HRTIM\+\_\+\+OENR\+\_\+\+TB1\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TB1\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c7b1f85356fbfc7497337c98d47270}{HRTIM\+\_\+\+OENR\+\_\+\+TB1\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a294f8179dd49dd820c882b3978467}{HRTIM\+\_\+\+OENR\+\_\+\+TB1\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TB2\+OEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga611c6b880421b05ff81c87f3f847e4aa}{HRTIM\+\_\+\+OENR\+\_\+\+TB2\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TB2\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a8006a73d870c923e87b7051db49ed}{HRTIM\+\_\+\+OENR\+\_\+\+TB2\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga611c6b880421b05ff81c87f3f847e4aa}{HRTIM\+\_\+\+OENR\+\_\+\+TB2\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TC1\+OEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b89a4f824c1ed2db9b2c18d58bc6c9f}{HRTIM\+\_\+\+OENR\+\_\+\+TC1\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TC1\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51726972eb1a474c3c47f6d4fc217c9}{HRTIM\+\_\+\+OENR\+\_\+\+TC1\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b89a4f824c1ed2db9b2c18d58bc6c9f}{HRTIM\+\_\+\+OENR\+\_\+\+TC1\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TC2\+OEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4162cb20a1527000f13f611630325d}{HRTIM\+\_\+\+OENR\+\_\+\+TC2\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TC2\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641be91d82195f4cc734bf4b219ef79c}{HRTIM\+\_\+\+OENR\+\_\+\+TC2\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4162cb20a1527000f13f611630325d}{HRTIM\+\_\+\+OENR\+\_\+\+TC2\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TD1\+OEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad08339f89ff7de385e49f7f91ce6e22}{HRTIM\+\_\+\+OENR\+\_\+\+TD1\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TD1\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39042db5915505192fd20b36dc47e971}{HRTIM\+\_\+\+OENR\+\_\+\+TD1\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad08339f89ff7de385e49f7f91ce6e22}{HRTIM\+\_\+\+OENR\+\_\+\+TD1\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TD2\+OEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1aaf58636fc1ebd3bc45d75857f2ff}{HRTIM\+\_\+\+OENR\+\_\+\+TD2\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TD2\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91472739304e3b1ac5411713b93239a1}{HRTIM\+\_\+\+OENR\+\_\+\+TD2\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1aaf58636fc1ebd3bc45d75857f2ff}{HRTIM\+\_\+\+OENR\+\_\+\+TD2\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TE1\+OEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94bf916372433a14acbef5292305333}{HRTIM\+\_\+\+OENR\+\_\+\+TE1\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TE1\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2351c10ee18d628905b09334012a178e}{HRTIM\+\_\+\+OENR\+\_\+\+TE1\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94bf916372433a14acbef5292305333}{HRTIM\+\_\+\+OENR\+\_\+\+TE1\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TE2\+OEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ae79202d18047df014a071149dcbaa}{HRTIM\+\_\+\+OENR\+\_\+\+TE2\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TE2\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f8b2d13bfcfd8992689e454761c9831}{HRTIM\+\_\+\+OENR\+\_\+\+TE2\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ae79202d18047df014a071149dcbaa}{HRTIM\+\_\+\+OENR\+\_\+\+TE2\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TF1\+OEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891436f7356767cc0d2faa3fd2d0bca3}{HRTIM\+\_\+\+OENR\+\_\+\+TF1\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TF1\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2edb4d69054b5af1b3e0a2a782b7eb}{HRTIM\+\_\+\+OENR\+\_\+\+TF1\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891436f7356767cc0d2faa3fd2d0bca3}{HRTIM\+\_\+\+OENR\+\_\+\+TF1\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+OENR\+\_\+\+TF2\+OEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb136f2dcf6dc0ff635a665f7556a0e4}{HRTIM\+\_\+\+OENR\+\_\+\+TF2\+OEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+OENR\+\_\+\+TF2\+OEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4b00e208d48c85fae33856114821dd}{HRTIM\+\_\+\+OENR\+\_\+\+TF2\+OEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb136f2dcf6dc0ff635a665f7556a0e4}{HRTIM\+\_\+\+OENR\+\_\+\+TF2\+OEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TA1\+ODIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2cc3935aef3ec311f5f483483fe8d5}{HRTIM\+\_\+\+ODISR\+\_\+\+TA1\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TA1\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae88e2c7b54b3dac668f70e1a9cc57dbc}{HRTIM\+\_\+\+ODISR\+\_\+\+TA1\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2cc3935aef3ec311f5f483483fe8d5}{HRTIM\+\_\+\+ODISR\+\_\+\+TA1\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TA2\+ODIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3727b82875304d991513179733755cc5}{HRTIM\+\_\+\+ODISR\+\_\+\+TA2\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TA2\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73f47ae3d9907878556ec252b9a5133d}{HRTIM\+\_\+\+ODISR\+\_\+\+TA2\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3727b82875304d991513179733755cc5}{HRTIM\+\_\+\+ODISR\+\_\+\+TA2\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TB1\+ODIS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9fcb6b8d7a509f574703a5091d09a6}{HRTIM\+\_\+\+ODISR\+\_\+\+TB1\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TB1\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga033b5bb456ecf9d9742b3e7aae11a5dc}{HRTIM\+\_\+\+ODISR\+\_\+\+TB1\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9fcb6b8d7a509f574703a5091d09a6}{HRTIM\+\_\+\+ODISR\+\_\+\+TB1\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TB2\+ODIS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd4ae73482244b93fa2893491db2d97}{HRTIM\+\_\+\+ODISR\+\_\+\+TB2\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TB2\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c6d95fb8c34d56522299d84bc678eb}{HRTIM\+\_\+\+ODISR\+\_\+\+TB2\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd4ae73482244b93fa2893491db2d97}{HRTIM\+\_\+\+ODISR\+\_\+\+TB2\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TC1\+ODIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff92b4f54190156d4f28d85b680c707}{HRTIM\+\_\+\+ODISR\+\_\+\+TC1\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TC1\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c2c46d0c748cb54e130d08df414266}{HRTIM\+\_\+\+ODISR\+\_\+\+TC1\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff92b4f54190156d4f28d85b680c707}{HRTIM\+\_\+\+ODISR\+\_\+\+TC1\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TC2\+ODIS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5937c74224d41944b7214cb27f8d47af}{HRTIM\+\_\+\+ODISR\+\_\+\+TC2\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TC2\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3df542d5f2de7d8094d544e64f73f9}{HRTIM\+\_\+\+ODISR\+\_\+\+TC2\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5937c74224d41944b7214cb27f8d47af}{HRTIM\+\_\+\+ODISR\+\_\+\+TC2\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TD1\+ODIS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede8aadfa24f311d350759473bb01a75}{HRTIM\+\_\+\+ODISR\+\_\+\+TD1\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TD1\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14bf95a229d0c6e5d72507861107b09}{HRTIM\+\_\+\+ODISR\+\_\+\+TD1\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede8aadfa24f311d350759473bb01a75}{HRTIM\+\_\+\+ODISR\+\_\+\+TD1\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TD2\+ODIS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87ac35187d932845bcd463b726506b3}{HRTIM\+\_\+\+ODISR\+\_\+\+TD2\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TD2\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ce2dabec9f220007b252a2dd9aeea5}{HRTIM\+\_\+\+ODISR\+\_\+\+TD2\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87ac35187d932845bcd463b726506b3}{HRTIM\+\_\+\+ODISR\+\_\+\+TD2\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TE1\+ODIS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac78e541a8335f96f32e90e5aea4eda0d}{HRTIM\+\_\+\+ODISR\+\_\+\+TE1\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TE1\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2f294ac6ea3db1497f1ee5273f1efa}{HRTIM\+\_\+\+ODISR\+\_\+\+TE1\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac78e541a8335f96f32e90e5aea4eda0d}{HRTIM\+\_\+\+ODISR\+\_\+\+TE1\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TE2\+ODIS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f03a99ac417aa3ec5576d5cfe8e5be6}{HRTIM\+\_\+\+ODISR\+\_\+\+TE2\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TE2\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga581cfe293bbf92dce46f585536139654}{HRTIM\+\_\+\+ODISR\+\_\+\+TE2\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f03a99ac417aa3ec5576d5cfe8e5be6}{HRTIM\+\_\+\+ODISR\+\_\+\+TE2\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TF1\+ODIS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073f896c42c2d920b60a0d46ca16e4cd}{HRTIM\+\_\+\+ODISR\+\_\+\+TF1\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TF1\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68c0e8f0ec57fd13f3581cdc2ef5441}{HRTIM\+\_\+\+ODISR\+\_\+\+TF1\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073f896c42c2d920b60a0d46ca16e4cd}{HRTIM\+\_\+\+ODISR\+\_\+\+TF1\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODISR\+\_\+\+TF2\+ODIS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761fe2942efe63390d6afe2d8e207391}{HRTIM\+\_\+\+ODISR\+\_\+\+TF2\+ODIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODISR\+\_\+\+TF2\+ODIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96430ebea9d1cd6da848e4fb69e232d7}{HRTIM\+\_\+\+ODISR\+\_\+\+TF2\+ODIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761fe2942efe63390d6afe2d8e207391}{HRTIM\+\_\+\+ODISR\+\_\+\+TF2\+ODIS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TA1\+ODS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf702f293f6e8dda36197d7182dee1e0}{HRTIM\+\_\+\+ODSR\+\_\+\+TA1\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TA1\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ecd9524ca19424e543ae00c0e8b991}{HRTIM\+\_\+\+ODSR\+\_\+\+TA1\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf702f293f6e8dda36197d7182dee1e0}{HRTIM\+\_\+\+ODSR\+\_\+\+TA1\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TA2\+ODS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b4c98188efb613df442360d60d8dc0}{HRTIM\+\_\+\+ODSR\+\_\+\+TA2\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TA2\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac340d11beebee6398c19c3b48b664a09}{HRTIM\+\_\+\+ODSR\+\_\+\+TA2\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b4c98188efb613df442360d60d8dc0}{HRTIM\+\_\+\+ODSR\+\_\+\+TA2\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TB1\+ODS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8cdfc1caf1eb9068f8d9a62370b7d8}{HRTIM\+\_\+\+ODSR\+\_\+\+TB1\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TB1\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad512a76aa539743f30f49d71a76d3a}{HRTIM\+\_\+\+ODSR\+\_\+\+TB1\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8cdfc1caf1eb9068f8d9a62370b7d8}{HRTIM\+\_\+\+ODSR\+\_\+\+TB1\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TB2\+ODS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac634d19dca4dc1a70a2d0793d7ad2f00}{HRTIM\+\_\+\+ODSR\+\_\+\+TB2\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TB2\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0ad9f5e783babb15f38d1a8ee72c8}{HRTIM\+\_\+\+ODSR\+\_\+\+TB2\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac634d19dca4dc1a70a2d0793d7ad2f00}{HRTIM\+\_\+\+ODSR\+\_\+\+TB2\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TC1\+ODS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc6664bee5ca4ae724380e56a242bcd}{HRTIM\+\_\+\+ODSR\+\_\+\+TC1\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TC1\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa981b2a2e8332d158ebe8ea32da3c9b7}{HRTIM\+\_\+\+ODSR\+\_\+\+TC1\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc6664bee5ca4ae724380e56a242bcd}{HRTIM\+\_\+\+ODSR\+\_\+\+TC1\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TC2\+ODS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e356a0cfc8a268da99a94af4ade1698}{HRTIM\+\_\+\+ODSR\+\_\+\+TC2\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TC2\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1895244150acd0ee5efb7b3f82a2e1cc}{HRTIM\+\_\+\+ODSR\+\_\+\+TC2\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e356a0cfc8a268da99a94af4ade1698}{HRTIM\+\_\+\+ODSR\+\_\+\+TC2\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TD1\+ODS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7643647c5690b342c6a4bc4eb75070a2}{HRTIM\+\_\+\+ODSR\+\_\+\+TD1\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TD1\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3603d73104f220f147e70eb3677cb3}{HRTIM\+\_\+\+ODSR\+\_\+\+TD1\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7643647c5690b342c6a4bc4eb75070a2}{HRTIM\+\_\+\+ODSR\+\_\+\+TD1\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TD2\+ODS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2daadfb07ec7a4de9e341c3eaf78755}{HRTIM\+\_\+\+ODSR\+\_\+\+TD2\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TD2\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131091fc54b8e825477946dce4702d27}{HRTIM\+\_\+\+ODSR\+\_\+\+TD2\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2daadfb07ec7a4de9e341c3eaf78755}{HRTIM\+\_\+\+ODSR\+\_\+\+TD2\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TE1\+ODS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3362d875eea1a835ecd09d5e7c5d73}{HRTIM\+\_\+\+ODSR\+\_\+\+TE1\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TE1\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db4a6ccf0332fc95c081de29fcfcaa8}{HRTIM\+\_\+\+ODSR\+\_\+\+TE1\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3362d875eea1a835ecd09d5e7c5d73}{HRTIM\+\_\+\+ODSR\+\_\+\+TE1\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TE2\+ODS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61972742e6221fa4d7c6d45370607e91}{HRTIM\+\_\+\+ODSR\+\_\+\+TE2\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TE2\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131b021f41340744a459bd16298c3974}{HRTIM\+\_\+\+ODSR\+\_\+\+TE2\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61972742e6221fa4d7c6d45370607e91}{HRTIM\+\_\+\+ODSR\+\_\+\+TE2\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TF1\+ODS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2513a8c4aca2492ad6eeb64dc51e44}{HRTIM\+\_\+\+ODSR\+\_\+\+TF1\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TF1\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb4a0053b7d994f6f808aed0b69fdc7a}{HRTIM\+\_\+\+ODSR\+\_\+\+TF1\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2513a8c4aca2492ad6eeb64dc51e44}{HRTIM\+\_\+\+ODSR\+\_\+\+TF1\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ODSR\+\_\+\+TF2\+ODS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386cac21570859aa409595fe7385a25c}{HRTIM\+\_\+\+ODSR\+\_\+\+TF2\+ODS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ODSR\+\_\+\+TF2\+ODS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a3c160240bb00d23ac5c0a0eaad4ec}{HRTIM\+\_\+\+ODSR\+\_\+\+TF2\+ODS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386cac21570859aa409595fe7385a25c}{HRTIM\+\_\+\+ODSR\+\_\+\+TF2\+ODS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+BME\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6eedfc636ba6bdfc12e43b0c3eb6541}{HRTIM\+\_\+\+BMCR\+\_\+\+BME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e037a7cc8bfb1f9e8fd7009d881210e}{HRTIM\+\_\+\+BMCR\+\_\+\+BME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6eedfc636ba6bdfc12e43b0c3eb6541}{HRTIM\+\_\+\+BMCR\+\_\+\+BME\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+BMOM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e7c253aa75e2a518d6113c9fe6948e}{HRTIM\+\_\+\+BMCR\+\_\+\+BMOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8525ab89f2d4f8110741678a5c7ffd8}{HRTIM\+\_\+\+BMCR\+\_\+\+BMOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e7c253aa75e2a518d6113c9fe6948e}{HRTIM\+\_\+\+BMCR\+\_\+\+BMOM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da74550044b890b600976a5b11b726d}{HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabff2bc02f9352b845a3c3f749607f71b}{HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da74550044b890b600976a5b11b726d}{HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30308437c6acb140dc4ec90790676deb}{HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01972a90ea743ed0536a830e1f993984}{HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70e2ef7ee9adb31fc38b978f9dac73d}{HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3321ca08c1e12502a43b1fd8c6970216}{HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMCLK\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga573f52d30f3b79a9cc6fe5a54a3248d1}{HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3823215e3ab90700797137833e3f6df}{HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga573f52d30f3b79a9cc6fe5a54a3248d1}{HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648cde31010d572fda58131cd069acf8}{HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dee4e4faa5b893b8fdd79d009753f92}{HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc77c05c62a55e335e3a7ac407c6f032}{HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1921a451ec466501a271d7bf892d3a21}{HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPRSC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+BMPREN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f3748a87fc70b3b02fbb8033a1e70b}{HRTIM\+\_\+\+BMCR\+\_\+\+BMPREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMPREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecf0a548e1ceb49f0d6792c6c43ec8e}{HRTIM\+\_\+\+BMCR\+\_\+\+BMPREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f3748a87fc70b3b02fbb8033a1e70b}{HRTIM\+\_\+\+BMCR\+\_\+\+BMPREN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+MTBM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d8bde23062c4a6c4a04222ec551d55}{HRTIM\+\_\+\+BMCR\+\_\+\+MTBM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+MTBM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1a7911ec94aafb6b71261021ef0265}{HRTIM\+\_\+\+BMCR\+\_\+\+MTBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d8bde23062c4a6c4a04222ec551d55}{HRTIM\+\_\+\+BMCR\+\_\+\+MTBM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+TABM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b17b601744094f783771e2b2c75b4e7}{HRTIM\+\_\+\+BMCR\+\_\+\+TABM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TABM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23d9c4cc05622c00057b48f81fb25164}{HRTIM\+\_\+\+BMCR\+\_\+\+TABM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b17b601744094f783771e2b2c75b4e7}{HRTIM\+\_\+\+BMCR\+\_\+\+TABM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+TBBM\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a144fd10880906722e5558f31c1f2a}{HRTIM\+\_\+\+BMCR\+\_\+\+TBBM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TBBM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00539be3dc3249feeb86b989474e69aa}{HRTIM\+\_\+\+BMCR\+\_\+\+TBBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a144fd10880906722e5558f31c1f2a}{HRTIM\+\_\+\+BMCR\+\_\+\+TBBM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+TCBM\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309120bbeb8786bac073d1857abee0de}{HRTIM\+\_\+\+BMCR\+\_\+\+TCBM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TCBM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4806ab36f17f51695fa3c7e356601959}{HRTIM\+\_\+\+BMCR\+\_\+\+TCBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309120bbeb8786bac073d1857abee0de}{HRTIM\+\_\+\+BMCR\+\_\+\+TCBM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+TDBM\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2350ef7b0b932ac4f1abb85049a69a01}{HRTIM\+\_\+\+BMCR\+\_\+\+TDBM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TDBM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7c96d0015b9e7bddfe72e642d19876c}{HRTIM\+\_\+\+BMCR\+\_\+\+TDBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2350ef7b0b932ac4f1abb85049a69a01}{HRTIM\+\_\+\+BMCR\+\_\+\+TDBM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+TEBM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac157d84fcdb5f0706fa1d325a5464e50}{HRTIM\+\_\+\+BMCR\+\_\+\+TEBM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TEBM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ffd1331e83ef5998c8c3013d7ae42d1}{HRTIM\+\_\+\+BMCR\+\_\+\+TEBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac157d84fcdb5f0706fa1d325a5464e50}{HRTIM\+\_\+\+BMCR\+\_\+\+TEBM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+TFBM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga534b8bc9089eb074b2d998aae933ddc2}{HRTIM\+\_\+\+BMCR\+\_\+\+TFBM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+TFBM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9ac8c136409fcf7ab0861b56d187ce}{HRTIM\+\_\+\+BMCR\+\_\+\+TFBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga534b8bc9089eb074b2d998aae933ddc2}{HRTIM\+\_\+\+BMCR\+\_\+\+TFBM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCR\+\_\+\+BMSTAT\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2af52df5ca39ca38b301bde25f5aa7}{HRTIM\+\_\+\+BMCR\+\_\+\+BMSTAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMCR\+\_\+\+BMSTAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea40a6bbe8298162f4a2f84c2f60f22}{HRTIM\+\_\+\+BMCR\+\_\+\+BMSTAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2af52df5ca39ca38b301bde25f5aa7}{HRTIM\+\_\+\+BMCR\+\_\+\+BMSTAT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+SW\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7caa5094e7d7def344c579a3d83f29c9}{HRTIM\+\_\+\+BMTRGR\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3063e49a5985dc9f1e1309d8a203598c}{HRTIM\+\_\+\+BMTRGR\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7caa5094e7d7def344c579a3d83f29c9}{HRTIM\+\_\+\+BMTRGR\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTRST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7da396e85b7d8bae33f6c570b4affb9}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec76d1707050ea94d77fd74ef37c2e6}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7da396e85b7d8bae33f6c570b4affb9}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTREP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f13f43fadd9e40fb795286e0961945}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTREP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bfedd4e30ae62fa511b4021a4b55db}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f13f43fadd9e40fb795286e0961945}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3bc8d7a6b83d4684923c0f2af7ca33a}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3ce2857bcdbba0a8135db212aa61f4}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3bc8d7a6b83d4684923c0f2af7ca33a}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1e28902dda3191584e9e3d9f01fa42}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafede3ae38b2a7d0347cd3c634911c1a0}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1e28902dda3191584e9e3d9f01fa42}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP3\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e10537da8ef7a20b254cca14bda1b3}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1a06c9eb7fe049b8e8af2e179c1702}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e10537da8ef7a20b254cca14bda1b3}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP4\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f40b680344b2eebbfc0577c6cb053d2}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f86a8522ae4a2debcec31e6e55e78e3}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f40b680344b2eebbfc0577c6cb053d2}{HRTIM\+\_\+\+BMTRGR\+\_\+\+MSTCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TARST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae9c12c848fb1c54d155905ab712aa}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TARST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784b348e1fbba26a9e8ea56f49152e63}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TARST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae9c12c848fb1c54d155905ab712aa}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TARST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TAREP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a89e038e196f262ea56490c7fda0a4}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TAREP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga954bb46cd847e8360b7852e5756aa758}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TAREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a89e038e196f262ea56490c7fda0a4}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TAREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad033c3d1e628616e6b92a40410b645c2}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf96528a2c697ff235d226526c938bb7}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad033c3d1e628616e6b92a40410b645c2}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abbe075888f13b1f8a4410b750ad56e}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7450ffda6bcf6ca6ad4aa75fa60c5408}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abbe075888f13b1f8a4410b750ad56e}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TACMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TBRST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga374fe8f7dea357b9c713a30658b45c93}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377a2f21306a967b632aaad358990271}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga374fe8f7dea357b9c713a30658b45c93}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TBREP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca97049137914949c2f3977bb4f0f498}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBREP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb78a4bc0d9dc22cbcf2e7aaba371996}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca97049137914949c2f3977bb4f0f498}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP1\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f76ed934b799be00923081dbb1e6f2}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b44e2a67b1c2eea71735abf90e8c29}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f76ed934b799be00923081dbb1e6f2}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP2\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga113559cdaccb3d5a1c103e26b1b2bfaf}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960fc4e7a8c82e453c71a747245962a4}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga113559cdaccb3d5a1c103e26b1b2bfaf}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TBCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TCRST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846c5d1576220e0cfa33e93d6ca2f115}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8191afa9a1a547bfc3a7493f871bb2}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846c5d1576220e0cfa33e93d6ca2f115}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TCREP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fade17d68ff5c17580aae50006b923f}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TCREP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0ec91cffed9854b3849e9cafc315e6}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TCREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fade17d68ff5c17580aae50006b923f}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TCREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TCCMP1\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga928ebdbecf2c02509ce4b9587857e8a5}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TCCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TCCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3667818ca6e114a77b40415978cf7ac7}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TCCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga928ebdbecf2c02509ce4b9587857e8a5}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TCCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TFRST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad481c0b62ba7ddc692f75020badd620a}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207576c51409e07203f22e087a5f9f86}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TFRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad481c0b62ba7ddc692f75020badd620a}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TFRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TDRST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b48d4ad575a8300add877ee966b704f}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50848e47a1db64ff5b3d3aae86f4dfdd}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b48d4ad575a8300add877ee966b704f}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TDREP\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01c6b53f16a28c47f08a31bc3e31ab}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDREP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae379298b364fbf248e282f08360c5f43}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01c6b53f16a28c47f08a31bc3e31ab}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TFREP\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24111d44e9db73778a10c06a996ab48}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TFREP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6480ad89b580b11d8706b6543573e3ac}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TFREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24111d44e9db73778a10c06a996ab48}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TFREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TDCMP2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a4b1a028ea10736bdd404d629fa312}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49786ce373126b7214e9ccec36208a79}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a4b1a028ea10736bdd404d629fa312}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TFCMP1\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcaf47ae516308298468ee928c83d5de}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TFCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TFCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf46fc12281926082836e68525bcb718e}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TFCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcaf47ae516308298468ee928c83d5de}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TFCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TEREP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964248bcee7d68d9f5c9d8cfcd384a60}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TEREP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TEREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b69c09f9744cc8c6984c19e069c59b}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TEREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964248bcee7d68d9f5c9d8cfcd384a60}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TEREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP1\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca516a31914ae0d11043591035f5a4f}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2c51e486ab14596020a6fac733b5fb}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca516a31914ae0d11043591035f5a4f}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP2\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga721cf506b68ddc88b4075f39e560b438}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80defc2f7f5e28706eb9a8d5fe05262d}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga721cf506b68ddc88b4075f39e560b438}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TECMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TAEEV7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508494935a1979d10bce1e6a26d0573d}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TAEEV7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TAEEV7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6153e5ba2f59f932af9fca43eeba880a}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TAEEV7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508494935a1979d10bce1e6a26d0573d}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TAEEV7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+TDEEV8\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1289234b272dfdd54d1f5b865a914384}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDEEV8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+TDEEV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45919a730dfba8e2a9a50c49f8a1b940}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDEEV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1289234b272dfdd54d1f5b865a914384}{HRTIM\+\_\+\+BMTRGR\+\_\+\+TDEEV8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV7\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac3aef8e0b1ef0ec280b434a8fff8d28}{HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85edd9b2529e5b15ef4d3b977be3acc9}{HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac3aef8e0b1ef0ec280b434a8fff8d28}{HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV8\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f17521504af636a9a5928a082f0fd2}{HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b12e3b40de26e65df42811560ca93c}{HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f17521504af636a9a5928a082f0fd2}{HRTIM\+\_\+\+BMTRGR\+\_\+\+EEV8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMTRGR\+\_\+\+OCHPEV\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4c0e9224d21522005f39913cc80b48}{HRTIM\+\_\+\+BMTRGR\+\_\+\+OCHPEV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BMTRGR\+\_\+\+OCHPEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0332f7737e96bb6e42520458d8e52b7}{HRTIM\+\_\+\+BMTRGR\+\_\+\+OCHPEV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4c0e9224d21522005f39913cc80b48}{HRTIM\+\_\+\+BMTRGR\+\_\+\+OCHPEV\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMCMPR\+\_\+\+BMCMPR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8e913935506a665791b44d6e708365}{HRTIM\+\_\+\+BMCMPR\+\_\+\+BMCMPR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ HRTIM\+\_\+\+BMCMPR\+\_\+\+BMCMPR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f76886c91c17d2f39d30878d343eae}{HRTIM\+\_\+\+BMCMPR\+\_\+\+BMCMPR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8e913935506a665791b44d6e708365}{HRTIM\+\_\+\+BMCMPR\+\_\+\+BMCMPR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BMPER\+\_\+\+BMPER\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf99140195a776e31e7ec63e29515c523}{HRTIM\+\_\+\+BMPER\+\_\+\+BMPER\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ HRTIM\+\_\+\+BMPER\+\_\+\+BMPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb422021b816dced640507875c215571}{HRTIM\+\_\+\+BMPER\+\_\+\+BMPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf99140195a776e31e7ec63e29515c523}{HRTIM\+\_\+\+BMPER\+\_\+\+BMPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004f9c9f35678130abf58440427bf60c}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad11a082ab05541791da9708c594846f8}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004f9c9f35678130abf58440427bf60c}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a173b7ef4b125251bf9304e398f3cb5}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ced1dc8b2203308f57bd80a86c95180}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+POL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f8e7fe47d67b137170d7af012b999a}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb2643cee9eec96cf58c67ceb29d0409}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f8e7fe47d67b137170d7af012b999a}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74221d0bf0694ba4111616ee0ff2d898}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1c2e863f21f72d5dac16ce230e9146}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74221d0bf0694ba4111616ee0ff2d898}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79511469e8a236f86943f4287c157b42}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae7ea39733292089263cbd3d5ef3bf6}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+SNS\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+FAST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c2c5869117c2bb5caabd894c379273}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+FAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+FAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga221f37031ba3636eba380b0bf6bf62df}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+FAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c2c5869117c2bb5caabd894c379273}{HRTIM\+\_\+\+EECR1\+\_\+\+EE1\+FAST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10fd1b6bc95ee789dad3d034c0a9aa4}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea7c9d17542d5e1d19b5a1b6a64afeb}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10fd1b6bc95ee789dad3d034c0a9aa4}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690e12af1436b8fc683ac94b9cf129bd}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad5cc53b08c3385b2072c7536dbb7f4}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+POL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a6c2fdcb8ab3e648810d0291cbc244}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafac9b9ddd31899c88e6c0e0f0b5a350d}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a6c2fdcb8ab3e648810d0291cbc244}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5287c4dff0510c48f6d75ca00edcc2}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cfd74261556eca760a457d8e3e1e27e}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5287c4dff0510c48f6d75ca00edcc2}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e7256058c8265ff7e54565e42a9c77}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf28775f91359ece07300fe86502a2e}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+SNS\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+FAST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d1420b664a6dbe8bb2d37c2d7e1139a}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+FAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+FAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aea2a607834607585200e5fc943dd13}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+FAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d1420b664a6dbe8bb2d37c2d7e1139a}{HRTIM\+\_\+\+EECR1\+\_\+\+EE2\+FAST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a29ac184658ad1472b7970af7c6c02}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a4dc0ff669d065ffd74d8c76b1ca49}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a29ac184658ad1472b7970af7c6c02}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4e77b2a01e89296242d93247c6ee5d}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485777ed9b1ff75b03bc3d823da28444}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+POL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa38574f6a6fb373e6b07355c4829f45}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga385f95fbe86dfa191a43d76e97c25228}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa38574f6a6fb373e6b07355c4829f45}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2068e24419f3fa07f234ad9aee5de6c}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec935de7e91d7ab4413c28eeba9d6df3}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2068e24419f3fa07f234ad9aee5de6c}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a9464b95f161ae0d46b8e630bdeda6e}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac666d82e094f237ab6651d4c77cb73}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+SNS\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+FAST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga876ea15f1e5f62d155d83480c3bd9520}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+FAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+FAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185c4342d48a80890efbb0e2ec6aeabf}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+FAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga876ea15f1e5f62d155d83480c3bd9520}{HRTIM\+\_\+\+EECR1\+\_\+\+EE3\+FAST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb1e544f50a574d2de876263fd841448}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ce481c9618bdc0a352af50253ec942}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb1e544f50a574d2de876263fd841448}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5ee53b2ac7e66cacbe20b818fa19b5a}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119a89836c2960b0c68b86ee1512ca60}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+POL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9444e728d3f23fd4e48ff95deb3a2108}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2ee8a745be28002da27f90a511f525}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9444e728d3f23fd4e48ff95deb3a2108}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71569e0d3d002504bf8a7855da4b0438}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2bd23eeaa49053bceaccd7d72daa3d}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71569e0d3d002504bf8a7855da4b0438}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a3996b6c498d6c7a8d700c28be7287}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga476daa19a19d3080bbc87664abbe6710}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+SNS\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+FAST\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcc3d9a0a965fb3486dfc1e94784903}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+FAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+FAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ced84d12ef1890c2258b0ef2276b723}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+FAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcc3d9a0a965fb3486dfc1e94784903}{HRTIM\+\_\+\+EECR1\+\_\+\+EE4\+FAST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9b0274b2939051951a43b778efaacc}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260f06ab4d203b4a38025f44b2b8b3e2}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9b0274b2939051951a43b778efaacc}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562972898085efbd76b4188811124c2a}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06157a6009abbfb31c5c14d1267397f8}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+POL\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae251b58fc6d1c5dedeb21a48b653a5a2}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd79950d825b0ed3f93a3333d45abcf}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae251b58fc6d1c5dedeb21a48b653a5a2}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c5f4304d343b0cafebdf1a41f522bc}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047fa2163a51706885f7364fece6d450}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c5f4304d343b0cafebdf1a41f522bc}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625da6aea60d01be82c4d34bce07e630}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7aa5b9603fdd9a08d34f2337761cb8}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+SNS\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+FAST\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe2f7846861dd123b4b1ed96f94c727}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+FAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+FAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cae1d4ea58be9da98876c2059c6e488}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+FAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe2f7846861dd123b4b1ed96f94c727}{HRTIM\+\_\+\+EECR1\+\_\+\+EE5\+FAST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d040ae1e718de436d6eed170348c848}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a670eda4d14a5dcd1460906f01f219e}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d040ae1e718de436d6eed170348c848}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeccc821ddd8aef2cfd5a464d1e6ec15}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga644cc2616ff224683030bedafb13dc42}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+POL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f14e82b514dbe0d8aee6cda9f8d3aa}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga890373e36eb61e9740f449b8b9898564}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f14e82b514dbe0d8aee6cda9f8d3aa}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab2be2ef598a6203370beebca795c0c}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d55d0f39d29446dd146f09389e06fd5}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab2be2ef598a6203370beebca795c0c}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37f274118e9e1bb8c784872a44ddd82}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26314bdca3c8c75dcb9abe82878bb5bd}{HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE6\+SNS\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e7825e0a2faec6cf9c7967379733fd}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6f0b19ba7253fd921e4e69a066f85c}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e7825e0a2faec6cf9c7967379733fd}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aea10fa7b6e83048e3b422ee77d663a}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0441c014657999482675b94e096ebce3}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+POL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9858f4ec7926084fd2ffbc1e915d97}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771ac695f5fd493d73711b8acbcf83a5}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9858f4ec7926084fd2ffbc1e915d97}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9092ea6c7f87297eedba40528e0e5cb9}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5e6d0eb089528ceb877e2bfb404e087}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9092ea6c7f87297eedba40528e0e5cb9}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9791ac44e34c048ceb2842c9f6eb6dce}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60bfd205409aeccd94823a719fd4fd3f}{HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE7\+SNS\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc536021e00042a3ca870b7a6f5a0291}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5381eab9e6f71a4d2c7c4249063a453}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc536021e00042a3ca870b7a6f5a0291}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc14517cf997afe38a8fddd7440f262}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddeec836c28dec41f846229a28bb2d73}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+POL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d82e3dc5b2486ef09c21138da495f6b}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fc41c51cf599ed8878eca1c2b2c69f}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d82e3dc5b2486ef09c21138da495f6b}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1406aeff06324201eb7b03a9a3fbacec}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca0f433db9f072b4902a6cebd1684c1}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1406aeff06324201eb7b03a9a3fbacec}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6550c09c16451cbefa7faa60ad1c3caa}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7d9513eff4926614f4ff439d2f9dc3}{HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE8\+SNS\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0be90e50f6a67e92e8b217849af5774}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa2418144e3faf1eaa680b570856fb21}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0be90e50f6a67e92e8b217849af5774}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789d993db0f196bcb01f04fe2ddec252}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga301a528011ac1151ae415cf09269e680}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+POL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9cc55f7db797cda21f8b60f987683c}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga455a7ee2becc5d5c1fd46808883dc96d}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9cc55f7db797cda21f8b60f987683c}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f1a8844713b7a1d9e46474f8f3a60b}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8187d638a1fd8d5072b1e4fde7fe15b}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f1a8844713b7a1d9e46474f8f3a60b}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb329b72da8b3a35537a486d28ed78e}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5ed9d05e54e5b1d0b19f23a51c23dea}{HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE9\+SNS\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449eb78848b78f0449fe3633534cbaa3}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21569b0432f8860ee1e4b7efb0d8f77}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449eb78848b78f0449fe3633534cbaa3}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf777a5ebb2d34cf27977635136108a80}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada241b2ed67642167e52565c1ba6afc8}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SRC\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+POL\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e2606b6e2a91e33f849f5bd81706373}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4625ea085387950254796618649675b}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e2606b6e2a91e33f849f5bd81706373}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6ec20dab8d3ea3d1b7b5d987c49a22c}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada87a7b6f1bf002626b8a52306f7ebda}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6ec20dab8d3ea3d1b7b5d987c49a22c}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4936bc622c7d8d9dd64ce55895dfeb}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064a789f942cb87479023a008365b18c}{HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR2\+\_\+\+EE10\+SNS\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ca1bda3a425c4b1d03053ff213fd8f}{HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d2c0b2dcd64dba566f5904a89e89ddb}{HRTIM\+\_\+\+EECR3\+\_\+\+EE6F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ca1bda3a425c4b1d03053ff213fd8f}{HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb23d8a21a4b90a230e1ff61085fd07}{HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga389a3cc1138202e6d917d6d2685c2531}{HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28bf1d9ed11ac4cf8bbfc631c03668cd}{HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed0c07707ea1c9a3f55c3a656c359f05}{HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE6\+F\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4243bd5cff21854a75b42a4d44de80}{HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931d04406dfbd2eda9df4edcb08bfc13}{HRTIM\+\_\+\+EECR3\+\_\+\+EE7F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4243bd5cff21854a75b42a4d44de80}{HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88227fda1dc720e3f0dfcb6cdfe4e5cf}{HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b6f2a87b54ac0609cc06765227d501}{HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7663b174f6666768ae413f0a7de3bbd0}{HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3493ab44df5758180e8081c51e49c9e}{HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE7\+F\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cec6f4486c009a912eb3a5c7ac0b29b}{HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4657015c5ad766407c03fc7ac32be885}{HRTIM\+\_\+\+EECR3\+\_\+\+EE8F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cec6f4486c009a912eb3a5c7ac0b29b}{HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d08d465cf11d87cc2049f2a490432d6}{HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87c7ba5855ed9192840f22238f1a5a4}{HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac90c8767d3f198b5cbbc76c5a94e9a}{HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44b629b29e4ad5e3e4a7028bd9b5990}{HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE8\+F\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e43a923f8439cd607277494c9dd619b}{HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe347b48420be39100953ca23c27fd4}{HRTIM\+\_\+\+EECR3\+\_\+\+EE9F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e43a923f8439cd607277494c9dd619b}{HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga415f4519e37fb22361eaf9bd79d80995}{HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a1bba5676ff1f406b06e3b1c6608fa}{HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b6e0763f3aaebcea8bdf5fe266c3c5}{HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d93b66bbd2f5ac66ca7afeb5407f83}{HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE9\+F\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77fae597ccd115ef3e0a34483b6f1fa}{HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ef4ab2dc57fcb21758bd07eff4ad62}{HRTIM\+\_\+\+EECR3\+\_\+\+EE10F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77fae597ccd115ef3e0a34483b6f1fa}{HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafed04f6445997251d27f081caa030922}{HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b1c81e33d4320c6c3407fb225ca345}{HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7450d98ec355eb3b20b8f1a38159590}{HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7608ea628ab0b2f734975037b8b0e8f5}{HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EE10\+F\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17207d4ae12dd099459a67bdd00f8e2c}{HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4370e935444698a79009ae9657addf}{HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17207d4ae12dd099459a67bdd00f8e2c}{HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68020fe21a1def29c2898881e22917a}{HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a39f6fc33cb46217c37ddc9d94d38d}{HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+EECR3\+\_\+\+EEVSD\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a481e46b8fbc6d04995c845c3531089}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e3acfe3230a721195c18133eff4a6d}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a481e46b8fbc6d04995c845c3531089}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6020a393f48b9be7b6a9210de20359}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7a877071b10de937b01c81ccead9f72}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6020a393f48b9be7b6a9210de20359}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893c04746587bb820b07eed7cbbba0b4}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad191898ade4130d03210720e08efc075}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893c04746587bb820b07eed7cbbba0b4}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d67d98a61d756a9873d5a3bc9fffd55}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab56dd1d4f5ff67f9c511d50a9233e80}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d67d98a61d756a9873d5a3bc9fffd55}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MPER\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc47a0f4b0116f98bc95f9d5f665f7c5}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d897650aea1b9e65f69111abc34b82}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc47a0f4b0116f98bc95f9d5f665f7c5}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+MPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b37678ce280caba13a70ca8f53665e}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga865ac690ba32579a81d41e34d26a8996}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b37678ce280caba13a70ca8f53665e}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7689a422b0c2bea4882bb9ad05cf90}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6e78bd4923123b5703ed527fbfbb40c}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7689a422b0c2bea4882bb9ad05cf90}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV3\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga420a24d78c8125be747352b5ed926792}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2394a653274dca649db384df97b3365f}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga420a24d78c8125be747352b5ed926792}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c904093486ced962a71caf9dfb8ad21}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e6ae1389f65f2af4dd0ae6d4635a125}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c904093486ced962a71caf9dfb8ad21}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV5\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f53e411447c988cbca5aae44a7af278}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d71c92e82fc7d6b080b7b70c64ec81}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f53e411447c988cbca5aae44a7af278}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+EEV5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194a7c9637a7a5ecf015eb6163b60cf2}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6f04e3995236836bdf91188b63eeda0}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194a7c9637a7a5ecf015eb6163b60cf2}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404bb6cd1d7316af13902e9667419f22}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e63c03ec3770388b48e49d71fa9232}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404bb6cd1d7316af13902e9667419f22}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0dfdb21507c68308d3e6e819ae10b1}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga745e2820e5013129fa772c176cf341e7}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0dfdb21507c68308d3e6e819ae10b1}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAPER\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba906520aa5f3497c64d19b0f4a58d9}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5878c992796945e1307d437514915915}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba906520aa5f3497c64d19b0f4a58d9}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TAPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TARST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c14576ff634dcb50545d56ace10293}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TARST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0c7cdc9f9c40072ddb454b9ec54389b}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TARST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c14576ff634dcb50545d56ace10293}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TARST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC3\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f71017a67c5a3d75948c2388cb47201}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6ae205379128044d63e0ab19e2aa3a}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f71017a67c5a3d75948c2388cb47201}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC3\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3bff14bab873d80b75fce025f9174ce}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad239d2215fdb8002136bc5ca327fe91c}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3bff14bab873d80b75fce025f9174ce}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC4\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30fd918b15a7eb51008a3935fb92cbb}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2778b98017ba5afd0c02dce974e3f0}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30fd918b15a7eb51008a3935fb92cbb}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBPER\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2850336dd44fe0f9c1eead053b4977b6}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302273f8dafe76886f60b698e05005a5}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2850336dd44fe0f9c1eead053b4977b6}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBRST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70668666a602055e52ec4426b830c37d}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4462525e4c4b20d85447bd245b6c0d80}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70668666a602055e52ec4426b830c37d}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d9a9c977a9caabd67b5759828446fa}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23b42149b3f2c61dccc69c55ae3f0877}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d9a9c977a9caabd67b5759828446fa}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC3\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad34f78c87d82f4eaad8096700893c459}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066d92c41b63ca37d6939ac2aea8e33a}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad34f78c87d82f4eaad8096700893c459}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC4\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8a16a082e317aefde5538ca3cf06d23}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8e2da936737dff6c6ad347a7ad0124}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8a16a082e317aefde5538ca3cf06d23}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCPER\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e2b528548fb354cbce17af304e5dd8}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730b1c69c885564c2319b3773e5d6145}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e2b528548fb354cbce17af304e5dd8}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TCPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFPER\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f72397cd627fadd0566495d24a737ee}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42b0d4f90eb4060358383a22709e1e7}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f72397cd627fadd0566495d24a737ee}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC3\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeef3aab1d820a5a4db483de5579a321}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2deec2fb2ab4cb8a5dff2f3b470bab1}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeef3aab1d820a5a4db483de5579a321}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC4\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e7e660fa27bcc47a23d506d5c66e35}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cba4bc0baef7aa9295b42de0ed0b76}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e7e660fa27bcc47a23d506d5c66e35}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDPER\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b336642112fd9ed6fa0620806299b7b}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a96de1fe58cb142c901bdf35bef51a}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b336642112fd9ed6fa0620806299b7b}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TDPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFRST\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa751f260c80380a8c982edc025a7a1f4}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad723e64411e5e7865a7816cacb8687d7}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa751f260c80380a8c982edc025a7a1f4}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TFRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC3\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae464cd2632aff80f1cfb74105c55959c}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a3e772ffa4ca2b0759fa7143de0eaa}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae464cd2632aff80f1cfb74105c55959c}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC4\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4bd73bad3ffdd4225700a2fe4fc7e6}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b92453b14968463f93dda87bb7098e4}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4bd73bad3ffdd4225700a2fe4fc7e6}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEPER\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83254aac422844364805af9a0ad95f10}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c8635d21bc55a7b48e45a3d457c235}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83254aac422844364805af9a0ad95f10}{HRTIM\+\_\+\+ADC1\+R\+\_\+\+AD1\+TEPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fe83aebd2a55fa2d0bd82fd8bd1e13}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8844e4708bfdb5e1f7f273311ab3243}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fe83aebd2a55fa2d0bd82fd8bd1e13}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37597aeaae66c3b25a288ead92b649a8}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3cfe3f770d92a7600fdd4e756c138a5}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37597aeaae66c3b25a288ead92b649a8}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0680de15e5564ad1e1feea04b9c4f002}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316eb9ebfcbb0f5a05a5313f116a230c}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0680de15e5564ad1e1feea04b9c4f002}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2d87f901cc59e797a36701b4daba98}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad050b81f57ce971760f5fcf73fb4297}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2d87f901cc59e797a36701b4daba98}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MPER\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98cd581d3a0901d9d2dbd616b9ae7b3}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1063275de441005956313047abae344a}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98cd581d3a0901d9d2dbd616b9ae7b3}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+MPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV6\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb5d0b9f9d485ee53f53d4284c161ed}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad11f5b6e8f1abed932bab2807de73107}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb5d0b9f9d485ee53f53d4284c161ed}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV7\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f726d3a04f5ff1f51b8efe625ef3e0}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4425c19de46eb25dbb10d0d349b197}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f726d3a04f5ff1f51b8efe625ef3e0}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV8\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab250d857b415dd36124d83133e02e353}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga868cc7a4d5d41bb0586a27a9eb734a70}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab250d857b415dd36124d83133e02e353}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV9\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec22b2ffc29b22aa587613bb3033a193}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd32f9ce4a38353dfca1aa289e378e8}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec22b2ffc29b22aa587613bb3033a193}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV9\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV10\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga307ee183b4affe1f1725b248c39548d0}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8548242667b99dc9c9daeeab657b103}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga307ee183b4affe1f1725b248c39548d0}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+EEV10\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga806cedc743d91246ec64728f77d5b531}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee64f4a9021ab4aef5e1fe6af7bf2a4}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga806cedc743d91246ec64728f77d5b531}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f0e2406cf18691525b010f015026e4}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba36cfe36c89072b10a18199cfc5fdc}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f0e2406cf18691525b010f015026e4}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b33827aa5a79a94ff9b99e02a3cfd0}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5472310a2983c8fdecaa8013c7b1d036}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b33827aa5a79a94ff9b99e02a3cfd0}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAPER\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142a5365d29a51b52e91ab81cead26ad}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc22967a303117db7a73073d9c50ae8e}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142a5365d29a51b52e91ab81cead26ad}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TAPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC2\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7d5321e0ee74df6c9cffc0c2449e61}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2c664a716e0ef78b9c68a3b41384ad}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7d5321e0ee74df6c9cffc0c2449e61}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC3\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80fcfda20dda41289c541fe0a74862f7}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3c68bd531a362235fef525db3b535d}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80fcfda20dda41289c541fe0a74862f7}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17563a45689964a6abf632a0f31be3f4}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac955fce074604d0c90ea1702aeb9ab2b}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17563a45689964a6abf632a0f31be3f4}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBPER\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80356eca793d993c8d8f4b9e62fc665b}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c0b4f9e61ceff3052d51d607613a7b}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80356eca793d993c8d8f4b9e62fc665b}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TBPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga472e0cf079fb97c344c1759c3782889d}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb363b0e60b30e6f852051e7fedd631}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga472e0cf079fb97c344c1759c3782889d}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC4\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa740fec14d5a82e5a5cf4d6e0eee448b}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ebf1d92b4e7268dfac5817792cd5e9e}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa740fec14d5a82e5a5cf4d6e0eee448b}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353d04e99a742c86642a2abb92649cc4}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2defd0c42b79f5ce6aaac396113a84db}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353d04e99a742c86642a2abb92649cc4}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCPER\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae613c1fdd59952d455f59c29745ae922}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8ee1c6ba01d0a8ebd7dd91e8375037}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae613c1fdd59952d455f59c29745ae922}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCRST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb53f287ec11147da4f23aa200166af6}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae696a0c65f56b523cc70644014c6c9a6}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb53f287ec11147da4f23aa200166af6}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a8a1e4825e31bbbafa65ce2da11bfe}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5611974e94a8bc8af06a3eb94e10be38}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a8a1e4825e31bbbafa65ce2da11bfe}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFPER\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cdca046c810f9a90b2b7073b2bd331}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ef0570e39afdfc332bd6425d3c92bc4}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cdca046c810f9a90b2b7073b2bd331}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TFPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC4\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1080d94ec60dca76a57623880129c6}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2774044cd46e5e2fcb299a7c956339d7}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1080d94ec60dca76a57623880129c6}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDPER\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905c94f91dbc81b1d020f39442619a15}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc2cb1d13bb630f69aff37b6a96c29a5}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905c94f91dbc81b1d020f39442619a15}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDRST\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabba8dbcd7526ffd7e69109ffe78285f9}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga020dfc5283c9642bf45675f8aa424888}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabba8dbcd7526ffd7e69109ffe78285f9}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78272dafd76afb6965971b777c98007}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fcf8954610e304cd99fe0acb50de2dc}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78272dafd76afb6965971b777c98007}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC3\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70f205f3c01408b7dbe774f22d79838}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866743095a9b25af486aa620ac56ee1c}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70f205f3c01408b7dbe774f22d79838}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC4\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa69afdf0f8812ad9ae29c7a894d0241b}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4129322e7494fdf9eb2720772b0ca94}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa69afdf0f8812ad9ae29c7a894d0241b}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TEC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TERST\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab365c3f5b61e5b0339a431d1a3baa619}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TERST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TERST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10a848ab1e99d2893320c56a2f24876f}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TERST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab365c3f5b61e5b0339a431d1a3baa619}{HRTIM\+\_\+\+ADC2\+R\+\_\+\+AD2\+TERST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8cfdb4113934d6bf899668390183e2}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a7a1b3ccb04d67f81b0056ef5c0321}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8cfdb4113934d6bf899668390183e2}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1d93de004ad93fe5dbe637ae2f12fc}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1046eff9b9db92716d288523fa329496}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1d93de004ad93fe5dbe637ae2f12fc}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f48b1c83e00e670f8f8a3879511c64}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b98f2e71c06b699cda33555a8900b2c}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f48b1c83e00e670f8f8a3879511c64}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8ddc71475b064ca7de5829d6102eb1}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7030c9a46ca9d29d4f880b479a957a13}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8ddc71475b064ca7de5829d6102eb1}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MPER\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6527fc439474202ff86320547a9e69bd}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44bef1fee84fe8e35902366936583b61}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6527fc439474202ff86320547a9e69bd}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+MPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbb8eb86d5e05411685939232aa7b9d4}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f89142c16c893f6de0d19a8c7c247d}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbb8eb86d5e05411685939232aa7b9d4}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8e4ec1ab417967d4b7a324d289ff5ca}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacebf00bcc52ef8d3054c8d4039efa140}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8e4ec1ab417967d4b7a324d289ff5ca}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV3\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90aeba737d310f3c4c049b616ff05956}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1698cda7646ba7ff8cac8cf3f58488c7}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90aeba737d310f3c4c049b616ff05956}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dce97b49a4a8e114b0406e3da7e8e14}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84603b8c1a904561c841bbd210cbdf64}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dce97b49a4a8e114b0406e3da7e8e14}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV5\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb3f01c61695db42151bb54f31ca4ab5}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1b70f7795954949d3f76b866ab4c7b4}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb3f01c61695db42151bb54f31ca4ab5}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+EEV5\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad473f2670ec5248dad5693924cb5bb29}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6dc3f7d2b58aa3ff7de11ca0cacd38b}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad473f2670ec5248dad5693924cb5bb29}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed112f8bdf9fecb109c7eb08a0447bd5}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1462dae58abf7d196ae98696ce23cf}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed112f8bdf9fecb109c7eb08a0447bd5}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79df83743dbd6824601962cad75706ae}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7faa6d3571993bd5118101e90f4da9c}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79df83743dbd6824601962cad75706ae}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAPER\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4a0d3af6b06a3a4c0982f0c97d541d}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317204c4225d782df326fb7dee5b1ff3}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4a0d3af6b06a3a4c0982f0c97d541d}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TAPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TARST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787cb8e207afe03d3eee6b82fde9e36f}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TARST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e36d6755ca3ab1fbd7d72a394db261}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TARST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787cb8e207afe03d3eee6b82fde9e36f}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TARST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC3\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e94f8ecae5b848b414fcc40f789c9cb}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09db03c06a869a1cc85530a1601f49f}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e94f8ecae5b848b414fcc40f789c9cb}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC3\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae984e69688e49487bd7c640a5b5e2411}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34d18d26c20ac462ecff89368faa13ee}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae984e69688e49487bd7c640a5b5e2411}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC4\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d11c4a9857cb5787f52206cf0f5e18}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad363f357f07041ea43929e8221854a25}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d11c4a9857cb5787f52206cf0f5e18}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBPER\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7938d96b8e38241c4b2659c57ef11f3}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b1aab723fe8c9ea9afe36a9bcf85e1e}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7938d96b8e38241c4b2659c57ef11f3}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBRST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc3546b1f71649bd76298af623e752c}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb3299146d9335dc63685481c24c30}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc3546b1f71649bd76298af623e752c}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09c3a94396ca23aae2d882c1dc2f29a}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1efd862481a1a574b41e1bafec6c6bf1}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09c3a94396ca23aae2d882c1dc2f29a}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC3\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac492fd8809f499522f4ad82ca97c774e}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f19fe6c31e427c79a41c135e64de81}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac492fd8809f499522f4ad82ca97c774e}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC4\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e09fe730c996e630a702c6c5c2b212e}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cc12aa49324bf215d669752f0565411}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e09fe730c996e630a702c6c5c2b212e}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCPER\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fac0f5ef104f306ca248f6485cf955c}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e3bb582a75aeb8f2a2730d07931c7a}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fac0f5ef104f306ca248f6485cf955c}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TCPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFPER\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a58dd0dee23c160d45db87a840284d2}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d3b4035d9def507cf6331e7afaa15c}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a58dd0dee23c160d45db87a840284d2}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC3\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee24046696f6c97ddd92ed471b222f9c}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fafe668b9ec952f0ced522959a0508f}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee24046696f6c97ddd92ed471b222f9c}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC4\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab644543cd5d363e7c1c38fb50404e2d7}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed87ff24cf7eb466f8862e1edb1a65}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab644543cd5d363e7c1c38fb50404e2d7}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDPER\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca30d016ab1aaad441982a0370215fd0}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26cc2b8785c0717cd7307a31354dab3}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca30d016ab1aaad441982a0370215fd0}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TDPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFRST\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945b71c9b691c86aecad574da585d4c3}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5602a0d3102323094df8d0078899ba6e}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945b71c9b691c86aecad574da585d4c3}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TFRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC3\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdf5d8ec0f09ff2510cc9eb2cfc69d27}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5928a3820433db616cc1fc11a6ff3d3b}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdf5d8ec0f09ff2510cc9eb2cfc69d27}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC4\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4efe679a54f626ac8d00222de6b4b192}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565a1469a3e3d3c8947b85052d2940fb}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4efe679a54f626ac8d00222de6b4b192}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEPER\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e7baace2ae0d90b1787f8479bfff38}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda25152072603834d85137fcd97e29f}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e7baace2ae0d90b1787f8479bfff38}{HRTIM\+\_\+\+ADC3\+R\+\_\+\+AD3\+TEPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b0248afce24ea1e51d2968289e7276}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb55095d7cb0f73430cff70b8466134b}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b0248afce24ea1e51d2968289e7276}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf80cdbe525cd2bd4f3324e9b88190a6}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d3d580996d3129500630561f170ee5}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf80cdbe525cd2bd4f3324e9b88190a6}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7a037edf5c4493bbdad079c8f47af6}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9fcaa500a3794a6ed094a68f32f67b1}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7a037edf5c4493bbdad079c8f47af6}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9cf6fb2097c29ea0bd083703c9bd14}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533cdc4d0f5efe48f3f10f7c33b17fb0}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9cf6fb2097c29ea0bd083703c9bd14}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MPER\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf621941fe17855a7004231858f529ca2}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2abf8a05e0aa43189e7936fe80840da3}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf621941fe17855a7004231858f529ca2}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+MPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV6\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad350c757922f5d2b74ad81f31b43a055}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cbe97623ca1b6571945f8b99b982cb}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad350c757922f5d2b74ad81f31b43a055}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV6\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV7\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5fd7c861f57d09ebfaa66b08c2677d9}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f936846f944538c7754084573d58874}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5fd7c861f57d09ebfaa66b08c2677d9}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV7\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV8\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d494fef88f531e652f6911aed74173}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0437c4951a1e6224ef56526c06334e2a}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d494fef88f531e652f6911aed74173}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV8\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV9\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50e92fd3fa6fa5f343f05ad4af7b7f8}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c40aa486e44242503d186fc3e71a2d}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50e92fd3fa6fa5f343f05ad4af7b7f8}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV9\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV10\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b5d33319911940cde08f5b4363112a}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e0bbc4fb158dec5259f3041234ab44}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b5d33319911940cde08f5b4363112a}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+EEV10\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8bc7bfb7294573e4c6a08f9ee17001}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac377cede195107613e2d6df776a447b}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8bc7bfb7294573e4c6a08f9ee17001}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa53c6e209d92a76fad8454235b079bfd}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e141a88d52b5b9156fc9a0a8b0d125c}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa53c6e209d92a76fad8454235b079bfd}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47353dfdba86b53f1b332554c3281e09}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbe0382b00dbfa9f065ce41b1cec24ec}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47353dfdba86b53f1b332554c3281e09}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAPER\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62c2fb813ab8b461ce1178034289a81}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1a24d7b0661184962e8cfe823e0f37}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62c2fb813ab8b461ce1178034289a81}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TAPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC2\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a23ea0b69543d68ec440bdc89012ad}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada193a2d855e35d941e84f9c59c2d11c}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a23ea0b69543d68ec440bdc89012ad}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC3\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0eeda75944df78305642324e02b16df}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73ce53d23372732d03fdf25aaf8db965}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0eeda75944df78305642324e02b16df}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef08d678926df3cf2901df0f536f1690}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7562041344e2026d9584cc83d1cfb680}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef08d678926df3cf2901df0f536f1690}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBPER\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f08d7e13b8307e8eaa29c3b2e507141}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1550654905da427807e7d3024ca46c4}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f08d7e13b8307e8eaa29c3b2e507141}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TBPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68e776fc82277dd1ae73b9b71635e472}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd28600f01eef29b0e4cd90a690f209e}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68e776fc82277dd1ae73b9b71635e472}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC4\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86692bea0d605848ef4f8e59ceb6d5b0}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga457646a740cc09e625ab836d6f4d313f}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86692bea0d605848ef4f8e59ceb6d5b0}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga890dfe668b163984906bd2135955ee9c}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51dcd4502a4022b33dbbcc36da21e364}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga890dfe668b163984906bd2135955ee9c}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCPER\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33a748c4c3388bda3eb6a1386804172}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8baf43f22f1cfb26f0573a81acd1c76e}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33a748c4c3388bda3eb6a1386804172}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCRST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675203490e8cbe21cc2dac1bbb0728d8}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5d49b0e9291d91e216b28855ec473d}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675203490e8cbe21cc2dac1bbb0728d8}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab70f1ebd452ca14a2cfffa04c0b0fba1}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2879eed34032363d14c19c2ede4076b}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab70f1ebd452ca14a2cfffa04c0b0fba1}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFPER\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb458c7a8c49aa9ba64f83fea703f746}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd580e59529bb3f124aea1d8d024c47}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb458c7a8c49aa9ba64f83fea703f746}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TFPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC4\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1cfc0aa39ca2277b6b3c51a56f2674}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebdf69358691c0bc3401baece125924}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1cfc0aa39ca2277b6b3c51a56f2674}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDPER\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543612b50ed2adb51af089abd9d0b58e}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f0be80e08329bf8fa3436a60a650ff}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543612b50ed2adb51af089abd9d0b58e}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDRST\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3643d0d0b6800c2054bc47194fa72288}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06a444f9e86d8e95d847f8748c7879a}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3643d0d0b6800c2054bc47194fa72288}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a55ac667d99338a1c9d27b3e3b9452}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8507a97e94ec14e1b7675f10e8af8240}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a55ac667d99338a1c9d27b3e3b9452}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC3\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6737acc978df074bc1a5ef845c5b056}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3967f0b72b7469140c0e08c56efec2}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6737acc978df074bc1a5ef845c5b056}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC4\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589fd6019f69b1eecfffd0293d4c57cc}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ced03ad24bd1dcaa3d905e23ec0e97a}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589fd6019f69b1eecfffd0293d4c57cc}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TEC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TERST\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02c33277c3859ee9e43fd8115535135}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TERST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TERST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427cb47655c0439c33489c51435df58c}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TERST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02c33277c3859ee9e43fd8115535135}{HRTIM\+\_\+\+ADC4\+R\+\_\+\+AD4\+TERST\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+DLLCR\+\_\+\+CAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab81a2c2e91b77388fef0d8429c59e0b1}{HRTIM\+\_\+\+DLLCR\+\_\+\+CAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DLLCR\+\_\+\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5562120ec31448d9e9b437fcb58e3915}{HRTIM\+\_\+\+DLLCR\+\_\+\+CAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab81a2c2e91b77388fef0d8429c59e0b1}{HRTIM\+\_\+\+DLLCR\+\_\+\+CAL\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+DLLCR\+\_\+\+CALEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75d699ab7d39ac3113d4276f3b67f3d3}{HRTIM\+\_\+\+DLLCR\+\_\+\+CALEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DLLCR\+\_\+\+CALEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607ac54119ee83f95c5d3fb1c1342265}{HRTIM\+\_\+\+DLLCR\+\_\+\+CALEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75d699ab7d39ac3113d4276f3b67f3d3}{HRTIM\+\_\+\+DLLCR\+\_\+\+CALEN\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8e1fcd9424fc78a53580ea48e3da8e}{HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e1123d5b8de847963d3f2d575c8284}{HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8e1fcd9424fc78a53580ea48e3da8e}{HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f68fa670e9041990256f84f577371ed}{HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4092e27fc934bcb50416b7100b1da334}{HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+DLLCR\+\_\+\+CALRTE\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c6e507864048619cf7695130852a8c}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2b4e20e054335179b16cabdb9b7a9df}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c6e507864048619cf7695130852a8c}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+P\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980a3d371b830534d66b1b30a0a64bc3}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0568f610aa1e087aef21516a1a19d840}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980a3d371b830534d66b1b30a0a64bc3}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+SRC\+\_\+0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1827979e135bdaa298f51e3892ad62a}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+SRC\+\_\+0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276099f37371d7c4a4965653c159b78f}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+SRC\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1827979e135bdaa298f51e3892ad62a}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+SRC\+\_\+0\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80db20c5aa0f747213361e427016303}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795a24c550efc4742d4d8efdb4d98982}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80db20c5aa0f747213361e427016303}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c53d7e30e583920978a5c8d8262274}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c071962c0ec7be08d282c3e470a1975}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3434967a639fbd428d683ea6c3b74a}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cfbd3efc60a50a1c2bcde6b01db4c0}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+LCK\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga068daa0bb1f3152d515369388b38c736}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+LCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+LCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76c7dabe65286e63e988b68a0bfd04e3}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+LCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga068daa0bb1f3152d515369388b38c736}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT1\+LCK\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd6993ce8dca9dc39ca4386833e605}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7548ca50ac52006376e9fea8d2099ed}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd6993ce8dca9dc39ca4386833e605}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+P\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38ad376e3f23b2fd8bf76f42dab6cdeb}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bc62d788bfdd5678d4decdb7be0ac4}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38ad376e3f23b2fd8bf76f42dab6cdeb}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+SRC\+\_\+0\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga775dc577ac5821d80f65d7274ea12fc7}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+SRC\+\_\+0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40bb37e92c7101ddb6037af11d0196e}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+SRC\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga775dc577ac5821d80f65d7274ea12fc7}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+SRC\+\_\+0\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380431c9e762e94ad03a63ecf845c7c0}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b21fca279eb66921640224364564cad}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380431c9e762e94ad03a63ecf845c7c0}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21df53239c1dc4fc38be79d9ed424ff3}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f860ed02e7cf4910d337180e5f00ca}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403866e9ff423e7cca9b3862817991eb}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c82e2240c0e59a01e0bb0ff1c1e72d9}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+LCK\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115a46dc0989432d64fcd8af8f017efe}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+LCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+LCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4a7fa7d4f7b9a45ad6c6b6961f7966}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+LCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115a46dc0989432d64fcd8af8f017efe}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT2\+LCK\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+E\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdf32817edf52bdc36e8c340703c265a}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78aaac8f437a6b7b70c4eb65ce159958}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdf32817edf52bdc36e8c340703c265a}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+P\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad08666e865398822507911b92e8b2409}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce2558a9770eb83e9a4167b6862d333}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad08666e865398822507911b92e8b2409}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+SRC\+\_\+0\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe212586196dd3908f6a15433400b68b}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+SRC\+\_\+0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac81d21e13f256d802ffb03226de019b}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+SRC\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe212586196dd3908f6a15433400b68b}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+SRC\+\_\+0\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060dba17c059a6c39b4b180d72fa312}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a46bb0e81c9e4e581c88bbd7330997}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060dba17c059a6c39b4b180d72fa312}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7f2842b983b6df1f6a499de1cff94c2}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cf347059028efa2685f6675a8327d55}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad397cf6ddf4a1f9085881cd5c7850e90}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7978eadba89e2c756466d6c848b5a17}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+LCK\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd7ca89b20c8ef92a38268bfe92edff1}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+LCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+LCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2940e0190940fbe7e0bf2da07756e0f}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+LCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd7ca89b20c8ef92a38268bfe92edff1}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT3\+LCK\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+E\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ded7748b5eac0d6a25c2dedbed5d0b2}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51fe9ade8bcee3597b7d15d7157f2df5}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ded7748b5eac0d6a25c2dedbed5d0b2}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+P\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f168f91fbfa4769714fe7bdfd92682}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232057f2f1395334fb8fc6f2105ff346}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f168f91fbfa4769714fe7bdfd92682}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+SRC\+\_\+0\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b55e8e932c6ddc6924043cd80d843b}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+SRC\+\_\+0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4781e3690062538a82fbfbb33affc80}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+SRC\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b55e8e932c6ddc6924043cd80d843b}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+SRC\+\_\+0\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16581041793fe1751b751320ad76f73}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9a831c2de0407ab9b1c5d71a4af578}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16581041793fe1751b751320ad76f73}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b047e71b21d5efd3173aa756355c1d}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb5ca70669bf6eb9bd57e960dd9cde5c}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42802a1b69b7e1744d92d7766740dccf}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bc000a200c253980eace4a46f8041d}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+F\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+LCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ed24533d8ab2fc1b581f3d418cbc9b}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+LCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+LCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3fc85b76454d6898b67b1c5e1c1631f}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+LCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ed24533d8ab2fc1b581f3d418cbc9b}{HRTIM\+\_\+\+FLTINR1\+\_\+\+FLT4\+LCK\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d3478fa7bf6c821c0c78515e9232ba}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765a8cd7eede584ee6ef7206d1026767}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d3478fa7bf6c821c0c78515e9232ba}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+P\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d079114ebae64d3add66cabd129be89}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eae5bca35cb1465eacb0da2ac18ae05}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d079114ebae64d3add66cabd129be89}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234b0d02f73ed84674e7dd91d188c244}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2ede60120936c4a8e0af5c485acda0}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234b0d02f73ed84674e7dd91d188c244}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+0\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522903e7c2977a2a723f5cf921251e43}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f34fae821cebb9d3d4264566eebe0e}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522903e7c2977a2a723f5cf921251e43}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04b7b4116ccfd2f50474cae42ab71ebe}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fa82a49d7863eac55597c08955db12}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga221afd424c1fbabe59992439ad30ce18}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b29848b4d15d76b86f4b83eaf2bc94}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+F\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+LCK\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cf341ef30ab2ef1b6e998629e0f56a}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+LCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+LCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae886ffb8f49642eedff0156169fb4144}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+LCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cf341ef30ab2ef1b6e998629e0f56a}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+LCK\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa3045e85086781010a5cdc866c44d19}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad675b0375caf7cea9da9f1c6aa3c43}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa3045e85086781010a5cdc866c44d19}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+P\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f58124093f53df74ac5320c1f1371b6}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab1f8f791ae85977db87d8a1164b17f1}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f58124093f53df74ac5320c1f1371b6}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+0\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab3ed47fa97b81179a176b172e50a1b}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7c19fcd7dcf23909ad648e3a217c8}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab3ed47fa97b81179a176b172e50a1b}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+0\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f21041a0503a40a9d7773dee7ba37f}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b26572b6e33b2825470d1d39b29ecc2}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f21041a0503a40a9d7773dee7ba37f}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f562a891db6698f8c0c2d393df79640}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac58470e723c764abb8663cabc4c19f11}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e7f3a6e8548a59952e0d486672a516}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706094a2fabeca04d7f60bdec33f4629}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+F\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+LCK\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8870cd6f734f70505c2bbaa5eaace5bd}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+LCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+LCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a208186793a4ca24d383f56c26e7f0}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+LCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8870cd6f734f70505c2bbaa5eaace5bd}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+LCK\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT1\+SRC\+\_\+1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b36ab3e817cd3a3079eef74288705d}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT1\+SRC\+\_\+1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT1\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38cce46252586016dd7897b88f29dfb2}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT1\+SRC\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b36ab3e817cd3a3079eef74288705d}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT1\+SRC\+\_\+1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT2\+SRC\+\_\+1\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae23532a1d6c236db2f94e38a63bc955b}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT2\+SRC\+\_\+1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT2\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a4ca9bd90787d4f111b1ce49fbd43c}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT2\+SRC\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae23532a1d6c236db2f94e38a63bc955b}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT2\+SRC\+\_\+1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT3\+SRC\+\_\+1\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d4e220869e4752576307cbbba75f664}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT3\+SRC\+\_\+1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT3\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3782433927e7bbc9a1ab8c8077b026e2}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT3\+SRC\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d4e220869e4752576307cbbba75f664}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT3\+SRC\+\_\+1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT4\+SRC\+\_\+1\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga909027622c7e8fb69b2e7d9581322f97}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT4\+SRC\+\_\+1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT4\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67739b20642f4ec8aed3392508073352}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT4\+SRC\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga909027622c7e8fb69b2e7d9581322f97}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT4\+SRC\+\_\+1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+1\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7dd2324c0414c693a6806493f18244}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5fe67c4aa34aee11d5cc1576de35be}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7dd2324c0414c693a6806493f18244}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT5\+SRC\+\_\+1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+1\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a50eb4051515e900475f20579579e0}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf25f35529477cc1f15e5b97a830ada}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a50eb4051515e900475f20579579e0}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLT6\+SRC\+\_\+1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30ce4afee7651a2220857cf9f1c3f505}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12da5ffaac30c1449c18ba3aa215e053}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30ce4afee7651a2220857cf9f1c3f505}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107b92044f0173c6c54c68e266354531}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e6474366da2df9bdaf359af264b3eb}{HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR2\+\_\+\+FLTSD\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98ad34d0bb22a76078b6d417878a25f}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e5503a1387bc6b9d3fc28db620426b}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98ad34d0bb22a76078b6d417878a25f}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda3fe57f38a9be4ed9e7a8a337e9078}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c93194c558b94bd7836bf03d2a41a3}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda3fe57f38a9be4ed9e7a8a337e9078}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+BLKS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8121f06424f0da2c0f3973af58932432}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7776da8a570411c2fa3c39a33616a}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8121f06424f0da2c0f3973af58932432}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032e5e41996889d345c27b648c4e70dd}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga368985e66b122505c5d91b04b607d9d8}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4721d172953b5cacaefeb829fc0a454}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ea5dbbee705513d017f410ab6024c}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CNT\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CRES\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d7271fb3c58b4a173f28db063638d2}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga634df08c5cfb7958c395765497ea927b}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d7271fb3c58b4a173f28db063638d2}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+CRES\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+RSTM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657281c34acac67982a941b35d9ddac2}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+RSTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+RSTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9585cded5d60c8350c11b7d1802adf5d}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+RSTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657281c34acac67982a941b35d9ddac2}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT1\+RSTM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bee7bd8d81f099e928a099015541966}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652600a78a35710cbcf3ae63d66c9918}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bee7bd8d81f099e928a099015541966}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4773d723b85b56063512571c56680c}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73360bec81bb151d2f591d0967aa5db4}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4773d723b85b56063512571c56680c}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+BLKS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f7c292d3a0df737622d40694826497}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe7270c56d08946ecc9b39306d60c08e}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f7c292d3a0df737622d40694826497}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c76b5dc9474d2ebd98a36daa90d48d}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab10c471ef5718d37420979d9504e5f60}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d745187632947acde6820f1e113b199}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdf80e393bdc725d03abc2425bc6866}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CNT\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CRES\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga462abd7df349f4763146991a8bc4222d}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb81b333f3f1d86d6a1677f49d379a6c}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga462abd7df349f4763146991a8bc4222d}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+CRES\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+RSTM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd5c8edd82b6e28dc07ba46cd1bbea9}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+RSTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+RSTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b7b74d7846274320d3555fff53ee96}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+RSTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd5c8edd82b6e28dc07ba46cd1bbea9}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT2\+RSTM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf788622519a7ded887117c20d81e2dbc}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b8911125ca7165a207d26955c8f929}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf788622519a7ded887117c20d81e2dbc}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf619bf112ed6317dd935c9362686ceb8}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38ff547fdd5beb68530b99f25e9ad7a9}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf619bf112ed6317dd935c9362686ceb8}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+BLKS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae136de10488fa62ca9e04e8354fef5b}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07cb018bedc16fee946a94a53821b509}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae136de10488fa62ca9e04e8354fef5b}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351ca36a2a266585eda1cf503f115f40}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f344f062647ef4417227b69db309430}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga624945547250241c3cb2f7157c41758d}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2730bd89bc8f87324de8a66155be8252}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CNT\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CRES\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e6664047a86e95039dbed6a7916687}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f69cb27af6218b980e2c347efb98ccf}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e6664047a86e95039dbed6a7916687}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+CRES\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+RSTM\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc6a5d0bd95d4f540d750c0c6f6e1de1}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+RSTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+RSTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac64bb30429b04408b63e2c2f92af8993}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+RSTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc6a5d0bd95d4f540d750c0c6f6e1de1}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT3\+RSTM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae4148693deade4dbfdf8e0161a603d}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaee75ce5f4154903d956c808d0f59e9}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae4148693deade4dbfdf8e0161a603d}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKS\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bfa61f4e4da3fd4c99fd61726a013}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6d5c539727aceeb72776a4b1481d66}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bfa61f4e4da3fd4c99fd61726a013}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+BLKS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4a5bc27a9d5bf22371f484a34dc35e}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa220d45f91252f7adedf8e4f2549363d}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4a5bc27a9d5bf22371f484a34dc35e}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab69267a11226c697babcc9354d2c8e2f}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39e4ca0e87bfb24afb8faa46a8c5d00c}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2942bfd9767fe79b917e8a0c94fb2bea}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8afd71c0e8518e8cd1cf629c04c2cdab}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CNT\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CRES\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b92d840aebfa474e0a1267bb8d8f500}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bfcd8ef6e5869465010c5b82faef893}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b92d840aebfa474e0a1267bb8d8f500}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+CRES\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+RSTM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada79c7491ab1410e4fbf3308a4605351}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+RSTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+RSTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5698d8d6592518eabe9638c2ef4d8b}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+RSTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada79c7491ab1410e4fbf3308a4605351}{HRTIM\+\_\+\+FLTINR3\+\_\+\+FLT4\+RSTM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e688d1b96274d392d3e55700dcf447}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bac12392c6bb0ea91a1e58978fcd5be}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e688d1b96274d392d3e55700dcf447}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab934f78fa3f01bd9539553accfec385}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1db3f53311d73ad95de90a008b7f85ae}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab934f78fa3f01bd9539553accfec385}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+BLKS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92803d0842535c6666be7064988bc48a}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab869490dd52977d4ef8ab7619a1b245a}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92803d0842535c6666be7064988bc48a}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47027d013876308721f577d89baa4e6c}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabab3a05a1160857d143deda3bf5fbf0a}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2700221eac9af0ce5b4e092e0b48e}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9994e4e3f2c99937b33df66128a0e0a}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CNT\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CRES\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga852dc09eae4d79b7035386656a6c59a7}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac485608bc99cf91927dc368cbc1a25}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga852dc09eae4d79b7035386656a6c59a7}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+CRES\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+RSTM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca85a9116f472810f5b50e997a41718f}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+RSTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+RSTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e1ab155561daf72286b209d40336e2}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+RSTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca85a9116f472810f5b50e997a41718f}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT5\+RSTM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4b0e59c57cffdbeac294553f1e6da3}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5282a396c1708da1b2103afac8964f07}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4b0e59c57cffdbeac294553f1e6da3}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKE\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b93792727635cc51b95502d33381176}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9628dcd3bafbcf209cbb63f558a11cb0}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b93792727635cc51b95502d33381176}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+BLKS\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eef9f9073685b84e58e61056208785}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad554b220746b19d8ed58fcf212713317}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eef9f9073685b84e58e61056208785}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03dcf9afc886dd95fa39a6476b9841b1}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+0}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7751f5603f9e8b27888a273c57585dcc}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+1}}~(0x2\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f9eb7596dd52634e2cb9cb2648723f}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+2}}~(0x4\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0652527cb659f69f4208d55cc2165e07}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+3}}~(0x8\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CNT\+\_\+\+Pos)
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CRES\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a186b7133bd3335a786f3deae2029}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf51461d7d5ebf13510b08868b084f340}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a186b7133bd3335a786f3deae2029}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+CRES\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+RSTM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e26a43663b73b7810fd85bd75a690d}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+RSTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+RSTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56188117a9d4efb540695ec7534b2fe2}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+RSTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e26a43663b73b7810fd85bd75a690d}{HRTIM\+\_\+\+FLTINR4\+\_\+\+FLT6\+RSTM\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDMUPR\+\_\+\+MCR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca13e2ceb7481a868abb298e5aa2519c}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbb72c1250770e62ad8b67c68414fec}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca13e2ceb7481a868abb298e5aa2519c}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDMUPR\+\_\+\+MICR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44478ab2a3b9f479aed471344d171f3}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MICR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MICR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c4a52eb913b74c92f9a65f361cf4dd}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MICR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44478ab2a3b9f479aed471344d171f3}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MICR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDMUPR\+\_\+\+MDIER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95080102f07c742acb310882c42982f1}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MDIER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MDIER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512625ca7606b0f8b786e0a1ec2f7776}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MDIER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95080102f07c742acb310882c42982f1}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MDIER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDMUPR\+\_\+\+MCNT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2dc3dd883a6db94a5123b424a45c29}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCNT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7064acacbd23c122a68a16aa712607e}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2dc3dd883a6db94a5123b424a45c29}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDMUPR\+\_\+\+MPER\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc298bc1c75b9b7940a8da581b28d00}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5aff7517e6070a8ddd9ccf4cae8014}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc298bc1c75b9b7940a8da581b28d00}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDMUPR\+\_\+\+MREP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6617b9ae3317537c77ab334eed01658}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MREP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb9903715127be46ec5ebb8c26db62}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6617b9ae3317537c77ab334eed01658}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741ad32edf0ae44e00fdd990c50a3a7b}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f9549846d6a5e6805418116e004f54}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741ad32edf0ae44e00fdd990c50a3a7b}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9ae9255e1c5f74fe11e2f60d0670e}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbfc2074a6133b617f30c1617aa78ed}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9ae9255e1c5f74fe11e2f60d0670e}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa00bfa084d9e812a422a4dd0c7e99c}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab927aa462658c49c07d23b5dce4e67}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa00bfa084d9e812a422a4dd0c7e99c}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP4\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4946ba4fe73f9ad6791137cde374dd}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74286c6f060e26077d9507090bef3a9b}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4946ba4fe73f9ad6791137cde374dd}{HRTIM\+\_\+\+BDMUPR\+\_\+\+MCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3422191d8d128c4b1935c93ed1110d8}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4773694434d470d7e577015707abbc5}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3422191d8d128c4b1935c93ed1110d8}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMICR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76aa7732e44c21120f9715f19e17ce2e}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMICR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMICR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63f0e536ff8f7693b8cb9ff63411186}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMICR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76aa7732e44c21120f9715f19e17ce2e}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMICR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDIER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e40f06afcbff5ff4c64f3e69c1ca2d}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDIER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDIER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3eaaff0addd9e308d8456c2fabae18}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDIER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e40f06afcbff5ff4c64f3e69c1ca2d}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDIER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCNT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d12855169ba97e7c565583b264f64a0}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCNT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45bad10ab6b9e74eb9b5f5c50d5253e}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d12855169ba97e7c565583b264f64a0}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMPER\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad679d0ee4c3f59a31ae69b23f155fb9f}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMPER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80eac984884021a11e4490860e040ed8}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad679d0ee4c3f59a31ae69b23f155fb9f}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMPER\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMREP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f74c176a67f8de4576aba655c7946d}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMREP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMREP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb258e3a29759aa8ec2782a7ec43a7e}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMREP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f74c176a67f8de4576aba655c7946d}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMREP\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16797fc0846ba3898d98fc1dce40a96d}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e07e545b4b43d22754a3a63a5ae1ef4}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16797fc0846ba3898d98fc1dce40a96d}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d96f45244b645e7fe3116a7cfc8233}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae032a0c9247c3d099ed071526f2e6cb6}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d96f45244b645e7fe3116a7cfc8233}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c95afe51b91bbbc5f2c41d184f20d29}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147fd740d8d52d731a14d0299841ec1}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c95afe51b91bbbc5f2c41d184f20d29}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP4\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0a34ef29ac6a87f616e02c68ae3f6c}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e41d221929b1e16ef317057f628dc4}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0a34ef29ac6a87f616e02c68ae3f6c}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCMP4\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDTR\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955833af17a603b793752b62a53a49de}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b3a15a1d2b0885a3ac1a09f5cf100ea}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955833af17a603b793752b62a53a49de}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET1\+R\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf83ec9a7a8746a212f5ab2fcce7000}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET1\+R\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065996d124f7cf85dfb61ea665d5a08e}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET1R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf83ec9a7a8746a212f5ab2fcce7000}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET1\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST1\+R\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e235d00e804a3874c368bef8be47b23}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST1\+R\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b377cb628ebb9a9964380434f58bdb6}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST1R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e235d00e804a3874c368bef8be47b23}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST1\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET2\+R\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c10488e07d6e0b7c2daf697117a38e}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET2\+R\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fe04df7eedea4dcacad70215e4cdbfe}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET2R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c10488e07d6e0b7c2daf697117a38e}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMSET2\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST2\+R\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442caa7989a18c1c592f2b3679732407}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST2\+R\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac51556abb2c4f7d5342cb32dfc0b5b38}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST2R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442caa7989a18c1c592f2b3679732407}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRST2\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR1\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbfa8e4e710cbe91668dd21e0f010bd}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49de5ce3cc795acf1645fdd046cf791b}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbfa8e4e710cbe91668dd21e0f010bd}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR1\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e4e720b95c2266082330de69b2454d}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a358396c607e7e16858d9d5371541c}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e4e720b95c2266082330de69b2454d}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRSTR\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4522b85ce2c9e0765194b1bac2a9883d}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRSTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga926ad661cd413c18a3907dba350b5ff6}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRSTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4522b85ce2c9e0765194b1bac2a9883d}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMRSTR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCHPR\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c0180af8f55ec444f84a15e904acfb}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCHPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCHPR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c1f8caa459b880c4534533ffe8b5d0}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCHPR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c0180af8f55ec444f84a15e904acfb}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCHPR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMOUTR\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073cba5b2c76fdb8d2668e9d662d4b78}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMOUTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMOUTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6391e94ceb0da2e127bd7b371e20294b}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMOUTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073cba5b2c76fdb8d2668e9d662d4b78}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMOUTR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMFLTR\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a00388635754ddf19b79b64078ff731}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMFLTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMFLTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c1e528793f6ec481ca9912c88de255a}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMFLTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a00388635754ddf19b79b64078ff731}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMFLTR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR2\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51992dfa29a25584bfbe4e6a79916291}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecee3be414af5356e50ca2308b12741}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51992dfa29a25584bfbe4e6a79916291}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMCR2\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR3\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5badf63f425510a28c20e39d9178f205}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83aeed45299bdaf39a5933f8aaaae648}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5badf63f425510a28c20e39d9178f205}{HRTIM\+\_\+\+BDTUPR\+\_\+\+TIMEEFR3\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+BDMADR\+\_\+\+BDMADR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03d0eb2c8eb891b92d25b0c884b7dbd8}{HRTIM\+\_\+\+BDMADR\+\_\+\+BDMADR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ HRTIM\+\_\+\+BDMADR\+\_\+\+BDMADR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a209c410b1ba43f1df48248d733b309}{HRTIM\+\_\+\+BDMADR\+\_\+\+BDMADR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03d0eb2c8eb891b92d25b0c884b7dbd8}{HRTIM\+\_\+\+BDMADR\+\_\+\+BDMADR\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCER\+\_\+\+AD5\+TRG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga498f968994bd4598e12349c451fa37e5}{HRTIM\+\_\+\+ADCER\+\_\+\+AD5\+TRG\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD5\+TRG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad76621c8c118f916e745b7d79d470c6}{HRTIM\+\_\+\+ADCER\+\_\+\+AD5\+TRG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga498f968994bd4598e12349c451fa37e5}{HRTIM\+\_\+\+ADCER\+\_\+\+AD5\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCER\+\_\+\+AD6\+TRG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9db73242a109db489d18b118dd9e185}{HRTIM\+\_\+\+ADCER\+\_\+\+AD6\+TRG\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD6\+TRG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18edcd8cbf4e848c2aa7c1a558007832}{HRTIM\+\_\+\+ADCER\+\_\+\+AD6\+TRG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9db73242a109db489d18b118dd9e185}{HRTIM\+\_\+\+ADCER\+\_\+\+AD6\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCER\+\_\+\+AD7\+TRG\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c493a524e7bd0d5de1aff1ea3d2ea39}{HRTIM\+\_\+\+ADCER\+\_\+\+AD7\+TRG\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD7\+TRG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e8b0bfa014cdbaa3251ea1c501113b}{HRTIM\+\_\+\+ADCER\+\_\+\+AD7\+TRG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c493a524e7bd0d5de1aff1ea3d2ea39}{HRTIM\+\_\+\+ADCER\+\_\+\+AD7\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCER\+\_\+\+AD8\+TRG\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c6a547cde951f8b934a3d114228696}{HRTIM\+\_\+\+ADCER\+\_\+\+AD8\+TRG\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD8\+TRG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb0220b19dbc513d4ba7d0e5cc8f812}{HRTIM\+\_\+\+ADCER\+\_\+\+AD8\+TRG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c6a547cde951f8b934a3d114228696}{HRTIM\+\_\+\+ADCER\+\_\+\+AD8\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCER\+\_\+\+AD9\+TRG\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d64fbbf84d6fa88229783490180dc52}{HRTIM\+\_\+\+ADCER\+\_\+\+AD9\+TRG\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD9\+TRG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad343b8bff5c096da3514763a947366ce}{HRTIM\+\_\+\+ADCER\+\_\+\+AD9\+TRG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d64fbbf84d6fa88229783490180dc52}{HRTIM\+\_\+\+ADCER\+\_\+\+AD9\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCER\+\_\+\+AD10\+TRG\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fad124f87a14e99ab6f3273f678419a}{HRTIM\+\_\+\+ADCER\+\_\+\+AD10\+TRG\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCER\+\_\+\+AD10\+TRG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd5a76f4ecfee32ca2dc637ec364c7eb}{HRTIM\+\_\+\+ADCER\+\_\+\+AD10\+TRG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fad124f87a14e99ab6f3273f678419a}{HRTIM\+\_\+\+ADCER\+\_\+\+AD10\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCUR\+\_\+\+AD5\+USRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaaef2898b8ad647c8ab89f78530d051}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD5\+USRC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD5\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3767b1017abec03279beeacff3707a}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD5\+USRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaaef2898b8ad647c8ab89f78530d051}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD5\+USRC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCUR\+\_\+\+AD6\+USRC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884d10efafb2a68ef2f316cb1285bfd5}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD6\+USRC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD6\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa177923d62eaddb6ef174cf2f1fa97b8}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD6\+USRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884d10efafb2a68ef2f316cb1285bfd5}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD6\+USRC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCUR\+\_\+\+AD7\+USRC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52c65c077044434c7f14eceaffda0dc}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD7\+USRC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD7\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea76fd4ac28662c36d2f802959439a7b}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD7\+USRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52c65c077044434c7f14eceaffda0dc}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD7\+USRC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCUR\+\_\+\+AD8\+USRC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafadfe9cc234a6b9a512d9becf0e90b58}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD8\+USRC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD8\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c13db512efbb78b67a2cd6aab87793b}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD8\+USRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafadfe9cc234a6b9a512d9becf0e90b58}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD8\+USRC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCUR\+\_\+\+AD9\+USRC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee46b1ad2f6c21c08f713de68dd5bb9}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD9\+USRC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD9\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a0956e6c2f152e7dab9699d4f83a7b}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD9\+USRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee46b1ad2f6c21c08f713de68dd5bb9}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD9\+USRC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCUR\+\_\+\+AD10\+USRC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac748100652b40b21119cf749f34ccafa}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD10\+USRC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ HRTIM\+\_\+\+ADCUR\+\_\+\+AD10\+USRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec3ca90c40bf05abeb1b575fee10f82}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD10\+USRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac748100652b40b21119cf749f34ccafa}{HRTIM\+\_\+\+ADCUR\+\_\+\+AD10\+USRC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCPS1\+\_\+\+AD1\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e66c08b4439c1e734b0bb0148916cd}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD1\+PSC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a52a01943916300945c2aac9d6a958c}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD1\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e66c08b4439c1e734b0bb0148916cd}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD1\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCPS1\+\_\+\+AD2\+PSC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6680c167119964e7d5b6eafb9a78b9b}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD2\+PSC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e12083dd3bcfadf0f9a08793a8a8b2e}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD2\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6680c167119964e7d5b6eafb9a78b9b}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD2\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCPS1\+\_\+\+AD3\+PSC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf208ce636f259a9ffe0a21c20ddaa296}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD3\+PSC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d3d9c674d43c1b10006f4ce1fbf41f}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD3\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf208ce636f259a9ffe0a21c20ddaa296}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD3\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCPS1\+\_\+\+AD4\+PSC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa8b4a78b881719f97a5021fade11d1d}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD4\+PSC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad633fc0058a250132418e6f075b6774f}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD4\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa8b4a78b881719f97a5021fade11d1d}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD4\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCPS1\+\_\+\+AD5\+PSC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7036df9244cf329dcadc5bd334902422}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD5\+PSC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS1\+\_\+\+AD5\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ddbed6a78d5a58da6f6fa24e203f2a8}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD5\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7036df9244cf329dcadc5bd334902422}{HRTIM\+\_\+\+ADCPS1\+\_\+\+AD5\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCPS2\+\_\+\+AD6\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87af583ddb42b805b8aa388cb7dbdf83}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD6\+PSC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD6\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d989ccf350e5a476444d3073942a0}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD6\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87af583ddb42b805b8aa388cb7dbdf83}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD6\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCPS2\+\_\+\+AD7\+PSC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630b48c0947ff6af8561c411f70f5b31}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD7\+PSC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD7\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadd5521358214d653b2a191807673536}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD7\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630b48c0947ff6af8561c411f70f5b31}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD7\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCPS2\+\_\+\+AD8\+PSC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda43d241beed5504c3b7c1d8797123d}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD8\+PSC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD8\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac36e6546792c2b04dc4f6cf93b9733a0}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD8\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda43d241beed5504c3b7c1d8797123d}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD8\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCPS2\+\_\+\+AD9\+PSC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd62d6839579ba1545bde3c875d0edb}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD9\+PSC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD9\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd784882f9067686c765a5e72c62a548}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD9\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd62d6839579ba1545bde3c875d0edb}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD9\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries HRTIM\+\_\+\+ADCPS2\+\_\+\+AD10\+PSC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf8042b82ddeca90d6a8f214b74cef3}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD10\+PSC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ HRTIM\+\_\+\+ADCPS2\+\_\+\+AD10\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483b537611f2df35d42d6b87842471fa}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD10\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf8042b82ddeca90d6a8f214b74cef3}{HRTIM\+\_\+\+ADCPS2\+\_\+\+AD10\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4f19017be50f03d539b01840544e74}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd36da8f72bc91040e63af07dd6b5a4}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4f19017be50f03d539b01840544e74}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29839b4ea437d36c7d928c676c6d8c32}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fc89bf142bfc08ee78763e6e27cd80}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29839b4ea437d36c7d928c676c6d8c32}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d2a3ad8001084b45c7726712ac4c04f}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275e85befdb3d7ea7b5eb402cec574ec}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d2a3ad8001084b45c7726712ac4c04f}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c87dc49b7dcec3e54113291c39591f4}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f71f7a55e13a467b2a5ed639e0fe18}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c87dc49b7dcec3e54113291c39591f4}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20f8d61a4a63bce76bc4519d6550cb3}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1576cb1a2cd847f55fe2a0820bb166}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20f8d61a4a63bce76bc4519d6550cb3}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf6fa01b4238634c18595d6dbf6177b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b37e64bdf6399ef12c3df77bcb1634f}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf6fa01b4238634c18595d6dbf6177b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e971012a02f9dad47a1629c6f5d956}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ee714428013b4a48aba608f6922bd6}{I2\+C\+\_\+\+CR1\+\_\+\+DNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3920a53ac328fa582e56a3a77dda7ba9}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b33b8e33fa18fd49d6d1d8a69777289}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3920a53ac328fa582e56a3a77dda7ba9}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da363db8ccde4108cf707cf86170650}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8825e168710277ef0edfc6714e6d4}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a60efaeebfb879bec280f46beb30ea}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8825e168710277ef0edfc6714e6d4}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973b09b232a3f758409353fd6ed765a2}{I2\+C\+\_\+\+CR1\+\_\+\+SBC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a226d059143573fab07f866853ce75}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b2ce13c7159d6786a7bd62dc80162}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28d4f433e501e727c91097dccc4616c}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b2ce13c7159d6786a7bd62dc80162}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb79fbb8e0020837f662dda4b4af9c}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca44767df3368d7f0a9a17c20c55d27b}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb79fbb8e0020837f662dda4b4af9c}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656e66b079528ed6d5c282010e51a263}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1eef9b3f7abfe45a6bce7c952710b99}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2062e827a9d1d14c8c1b58ad6dbbf762}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1eef9b3f7abfe45a6bce7c952710b99}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc632e3f7c22f90dcea5882d164c6e4}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393649f17391feae45fa0db955b3fdf5}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc632e3f7c22f90dcea5882d164c6e4}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570a7f74b23dcac9760701dd2c6c186}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0478d3d85fc6aba608390ee2ea2d1c}{I2\+C\+\_\+\+CR2\+\_\+\+SADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570a7f74b23dcac9760701dd2c6c186}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888e78b43e53510c2fc404f752a64a61}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268ec714bbe4a75ea098c0e230a87697}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888e78b43e53510c2fc404f752a64a61}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a2dc032b0850b2f5d874d39101af57}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5454de5709c0e68a0068f9f5d39e5674}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a2dc032b0850b2f5d874d39101af57}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804de50ff64b0bcc02f40424acfbc7db}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de0f12e6fb297c2c29bee5504e54377}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804de50ff64b0bcc02f40424acfbc7db}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+CR2\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae72d8a7ce76085731146d329fe42be}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37007be453dd8a637be2d793d3b5f2a2}{I2\+C\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae72d8a7ce76085731146d329fe42be}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1c42b5631b8c6f79d7c8ae849867f1}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{I2\+C\+\_\+\+CR2\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1c42b5631b8c6f79d7c8ae849867f1}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0444674df6d55acb07278798e4eafafc}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a58895a897ccc34a8cbbe36b412b69}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0444674df6d55acb07278798e4eafafc}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a796045451013c964ef8b12ca6c9bb}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79097be4d77200f9e41e345a03e88c57}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf789c74e217ec8967bcabc156a6c54}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79097be4d77200f9e41e345a03e88c57}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67940fdd66f6396cf117e6e907835fb3}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6989be2db6f3df41bf5cdb856b1a64c7}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67940fdd66f6396cf117e6e907835fb3}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433069f5a49655c045eb78c962907731}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb954a9a0e3e3898574643b6d725a70f}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433069f5a49655c045eb78c962907731}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad6aca1744a212f78d75a300be6eb90}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd56eaa7593073d586caef6f90ef09}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad6aca1744a212f78d75a300be6eb90}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32070b13a17e891ffc59632be181b1a2}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3bb2ec380e9f35b474eaf148cefc552}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32070b13a17e891ffc59632be181b1a2}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9a246092670c1ae96bbefc963f01d}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4627c5a89a3cbe9546321418f8cb9da2}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9a246092670c1ae96bbefc963f01d}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888d2971aecdd48acf9b556b16ce1ccb}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}~(0x7\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9fa47c0b7a4b893e1a1d8ab891b0e5}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888d2971aecdd48acf9b556b16ce1ccb}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6832f5f6ae3cba12e77bfbb98226f0c6}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+NOMASK}}~(0x00000000U)
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c20c37e5ff6658a6067545b343b72c7}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2c7eaa20dab6b866f91b87ddd7f900}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c20c37e5ff6658a6067545b343b72c7}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748987767694ba4841a91d4c20384b4c}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8889c8b265557307da276456ed6a4c0a}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}}~(0x3\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad175519e75a05674e5b8c7f8ef939473}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8889c8b265557307da276456ed6a4c0a}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e239413de938965dc36e8ee3492692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b947d86f78489dacc5d04d3cfe0cbbc}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e239413de938965dc36e8ee3492692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a72fdac43da48d36343a253fbe11280}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}}~(0x5\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964d46311d97ccf1ff4a8120184eed81}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a72fdac43da48d36343a253fbe11280}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6afb0acf5d17256de2f8255e0ec0b552}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}}~(0x3\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b6da94c37b8b6358fda4170e49d7fe}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6afb0acf5d17256de2f8255e0ec0b552}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b288eed3681b816ec41bc7ee81b20}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}}~(0x7\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8555f5c7312e5f17f74a7f1371ade84c}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b288eed3681b816ec41bc7ee81b20}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec62ffdf8a682e5e0983add8fdfa26}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337cb482f7c07894d03db35697d43781}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d52eba6adbdaa16094d8241aeb2b20}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337cb482f7c07894d03db35697d43781}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440dd2f3104fa7cfa533735907eb6142}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb185e660b02392b3faac65bae0c8df}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440dd2f3104fa7cfa533735907eb6142}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab69e78bf8f76e34def168e4c1b71def}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f8fd2508d3b30a732c759443b306e6}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab69e78bf8f76e34def168e4c1b71def}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b13015d3ebe937fb3ce2653822cd7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga952e8751cb0c5f6be6c14cf97d9530d0}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b13015d3ebe937fb3ce2653822cd7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9498f600a8b201946de0d623a82889ad}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cfdc434959893555b392e7f07bfff7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9498f600a8b201946de0d623a82889ad}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf1112407680a49bc19e6affce30075}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a924e7fc2b71c82158224870f9d453}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf1112407680a49bc19e6affce30075}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441e50a4709ed78105f9b92f14dc8b7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f7b6650f592e9ddc482648a1ea91f2}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441e50a4709ed78105f9b92f14dc8b7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad818dcc77fb5558c7fb19394a60f4cda}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d81bce8d2faf7acbef9a38510a8542}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad818dcc77fb5558c7fb19394a60f4cda}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5defcd355ce513e94e5f040b2dad75a6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63981e2bce46e074377f1e6dc1c3ed11}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95aa3d29b8e59de06a45d15d03f721af}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63981e2bce46e074377f1e6dc1c3ed11}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f703a0cb3222638e0fb26e2231437}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dfec198395c0f88454a86bacff60351}{I2\+C\+\_\+\+ISR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f703a0cb3222638e0fb26e2231437}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b22ba845eabc2297b102913c3d3464b}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa848ab3d120a27401203329941c9dcb5}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b22ba845eabc2297b102913c3d3464b}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7580ea50d005aad1d3e45885c95b63}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0afd4e99e26dcec57a0f3be4dae2c022}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7580ea50d005aad1d3e45885c95b63}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639aa794461805d956aecf4b0c27cb6e}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1a844fb3e55ca9db318d0bc2db4a07}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639aa794461805d956aecf4b0c27cb6e}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc140d2c72cc4fb51213b7978a92ac3}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fb99c13292fc510cfe85bf45ac6b77}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc140d2c72cc4fb51213b7978a92ac3}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae056a2c873f7a37de5cf3cf5b3511008}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24dee623aba3059485449f8ce7d061b7}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae056a2c873f7a37de5cf3cf5b3511008}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33477482cff1fa98dad6c661defabfb}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47bed557caa744aa763e1a8d0eba04d}{I2\+C\+\_\+\+ISR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33477482cff1fa98dad6c661defabfb}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab60e5624b0054143bb7a5ee15b2af74}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76008be670a9a4829aaf3753c79b3bbd}{I2\+C\+\_\+\+ISR\+\_\+\+TCR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab60e5624b0054143bb7a5ee15b2af74}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf830061f7f1df62bfbc9fb335a12e431}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd0d8fdc41303a1c31fc7466301be07}{I2\+C\+\_\+\+ISR\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf830061f7f1df62bfbc9fb335a12e431}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cc08e323b46817fb4a7a0ef69df228}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ae33fec99aa351621ba6b483fbead3}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cc08e323b46817fb4a7a0ef69df228}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474223f53eb71f3972d4b31f2d09c30}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5976110d93d2f36f50c4c6467510914}{I2\+C\+\_\+\+ISR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474223f53eb71f3972d4b31f2d09c30}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100908b460fd51993e0f32508956f8ab}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1d42968194fb42f9cc9bb2c2806281}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100908b460fd51993e0f32508956f8ab}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fc8ce165c42d0d719c45e58a82f574}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c82b2d49a3def61e4d803e7f843c983}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c6c779bca999450c595fc797a1fdeec}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c82b2d49a3def61e4d803e7f843c983}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae605cd91e7fd4031ad5d278a25640faf}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ba21dc10ca08a2063a1c4672ffb886}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae605cd91e7fd4031ad5d278a25640faf}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab8c49318377d92649db2e6ad7533f3f}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4890d7deb94106f946b28a7309e22aa}{I2\+C\+\_\+\+ISR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab8c49318377d92649db2e6ad7533f3f}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d5d5222eadb800dee912f148218ec4}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9050a7e2c1d8777251352f51197e4c80}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d5d5222eadb800dee912f148218ec4}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228bb1e8125c1d6736b2f38869fa70c}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46e27edee02106eec30ede46a143e92}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228bb1e8125c1d6736b2f38869fa70c}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c315466a15d1b66f3441a3ea9fe495}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68515e7c5c0796da616c92943a17472}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c315466a15d1b66f3441a3ea9fe495}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4b6846e49f463291cfcf9ac155cd38}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe59e51ed40569ab397e2cf9da3a347f}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4b6846e49f463291cfcf9ac155cd38}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5dac5bc1f009630f97d82ad1c560be}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a64f0841ce0f5d234a72b968705c416}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5dac5bc1f009630f97d82ad1c560be}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea0d3266ec25c49575c9c7d9fd73a89}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8765152bfd75d343a06e3b696805d}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea0d3266ec25c49575c9c7d9fd73a89}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490809ffa8771896ad7d0c9e21adcafc}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d46a31811a8b9489ca63f1c8e4c1021}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490809ffa8771896ad7d0c9e21adcafc}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c24f10cbf7d0019917000a7b0d5f734}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8f2f138f5a1dea3c54801a2750ef9d}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c24f10cbf7d0019917000a7b0d5f734}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e5f2779e858742cc33f1207db53b69}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a76993c176007a7353a33b53e7d3136}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e5f2779e858742cc33f1207db53b69}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ba190037b7c242e6926aa8e83089b3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed440bb0bdb9b1134d7a21ebdf7d3ac3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ba190037b7c242e6926aa8e83089b3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30a300f7bcd680b82263f4059f67a89}{I2\+C\+\_\+\+PECR\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57fdfd02860115ec16fa83d1ab67d27}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a8527f0da080debfb9cb25c02deaff}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57fdfd02860115ec16fa83d1ab67d27}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6081e174c22df812fca8f244c0671787}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~(0x2\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~(0x4\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define {\bfseries IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba26878a5ce95ea1889629b73f4c7ad5}{IWDG\+\_\+\+SR\+\_\+\+WVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9f5079599aefad1da9555297ae1f34}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a609548fc74e1d2214de4413081e03d}{IWDG\+\_\+\+WINR\+\_\+\+WIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9f5079599aefad1da9555297ae1f34}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1add886109d22824bba50d8c8625fe6}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544aac1da6f16f4eb187e6851b7711f6}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1add886109d22824bba50d8c8625fe6}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f95ef33611bbecdb50de73d1e0967}{OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d6c40d15a61d513be01e5de7ddb024}{OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f95ef33611bbecdb50de73d1e0967}{OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cc44b01594db558befcb0e66705480}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc457f5800c654905ebe4463082910}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cc44b01594db558befcb0e66705480}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24b92e92e7f1dca05a5fc30bb3b957a}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea743edc65d0145113c254a103e0dac0}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a137cd44ef80f8a325c81a1ca3c0e07}{OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcad44dbf70db471e1cdc52aa3875be}{OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a137cd44ef80f8a325c81a1ca3c0e07}{OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada380b084108367ad911b476c581f68d}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d844900337686f187b0d8053dff917}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada380b084108367ad911b476c581f68d}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a48fd6fc77e092ad4573e86fbeb8e1e}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46f1f7f5183b41b90fb25cfe3e920460}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+HIGHSPEEDEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53f4ec373073d76b8a68e86bf97b13c}{OPAMP\+\_\+\+CSR\+\_\+\+HIGHSPEEDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+HIGHSPEEDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666ebe8f835af050a23c313241440898}{OPAMP\+\_\+\+CSR\+\_\+\+HIGHSPEEDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53f4ec373073d76b8a68e86bf97b13c}{OPAMP\+\_\+\+CSR\+\_\+\+HIGHSPEEDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+OPAMPINTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac432402ccd0f0075a729180c0cf9535f}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPINTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPINTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c74f3256d93a3466c5ccaaff6c1fee}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPINTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac432402ccd0f0075a729180c0cf9535f}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPINTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585abc89695eadf5e9ead9daf6f6e505}{OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7956ed2599bdd9e6527507e543dd687}{OPAMP\+\_\+\+CSR\+\_\+\+CALON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585abc89695eadf5e9ead9daf6f6e505}{OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d1aeb331c459803aa9d4e036946d7a}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac544abc19652bb44e316ffbbbb9e0a40}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d1aeb331c459803aa9d4e036946d7a}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f60b4b65477d8de6e33eb9f64ba5166}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16084e089d25214e5d630aa8865f44a4}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf5c45c8d658cc0f0a8f4838ca4fac2}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ac9ae3fa7fe42f154d0daa42789b29}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf5c45c8d658cc0f0a8f4838ca4fac2}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d5b9c273620fd0b3c441d522c415e7}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fde506981f9a5a0d6a195e25b68d99}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbae1e9ab6290905ad2746e5a65b02c1}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+2}}~(0x4\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79f8bb0f05c2dfbc680ad2ffd35a5b0}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+3}}~(0x8\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06039584cf218124dd9b7e4268de68e9}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+4}}~(0x10\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577eece0a2abdf17266176a46c40e33c}{OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1210111606434d3b4c42d5713f973d24}{OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577eece0a2abdf17266176a46c40e33c}{OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1c0e1a042e3a746b208ef91c1743e2}{OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1783452a7722b5741aee68bd2a3ed423}{OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1c0e1a042e3a746b208ef91c1743e2}{OPAMP\+\_\+\+CSR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+OUTCAL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67df01bc132b2252576dc4519758a92e}{OPAMP\+\_\+\+CSR\+\_\+\+OUTCAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OUTCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga251244aeb21f424531aba6a95a867969}{OPAMP\+\_\+\+CSR\+\_\+\+OUTCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67df01bc132b2252576dc4519758a92e}{OPAMP\+\_\+\+CSR\+\_\+\+OUTCAL\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d99b8dcb279935482cd991943a0388e}{OPAMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4932fe6f09234544a198e3945bf229}{OPAMP\+\_\+\+CSR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d99b8dcb279935482cd991943a0388e}{OPAMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+TCMR\+\_\+\+VMSSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab30158e5f14e61bec554e09db200f08a}{OPAMP\+\_\+\+TCMR\+\_\+\+VMSSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+VMSSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga999bb5dade09dfab631331a6280ab452}{OPAMP\+\_\+\+TCMR\+\_\+\+VMSSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab30158e5f14e61bec554e09db200f08a}{OPAMP\+\_\+\+TCMR\+\_\+\+VMSSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14f30c12a4154011282e5094eecf32b}{OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c14f9b219fb78d4ada430586147e460}{OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14f30c12a4154011282e5094eecf32b}{OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9df4db9b828ccb1c950cec92462f5fe}{OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfc9fc9faea268d007c88a5242b2de5}{OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+VPSSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+TCMR\+\_\+\+T1\+CMEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201e0647d49ba8bd0425acf99a76af93}{OPAMP\+\_\+\+TCMR\+\_\+\+T1\+CMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+T1\+CMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae73825d1da922aa9db378acdd449d878}{OPAMP\+\_\+\+TCMR\+\_\+\+T1\+CMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201e0647d49ba8bd0425acf99a76af93}{OPAMP\+\_\+\+TCMR\+\_\+\+T1\+CMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+TCMR\+\_\+\+T8\+CMEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga573d7e6d96b5a0992c19a4a816f70fa0}{OPAMP\+\_\+\+TCMR\+\_\+\+T8\+CMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+T8\+CMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga298c510feed54941626f83c01c95db31}{OPAMP\+\_\+\+TCMR\+\_\+\+T8\+CMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga573d7e6d96b5a0992c19a4a816f70fa0}{OPAMP\+\_\+\+TCMR\+\_\+\+T8\+CMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+TCMR\+\_\+\+T20\+CMEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c3b35fe3004abfbf163b17d7d302a4}{OPAMP\+\_\+\+TCMR\+\_\+\+T20\+CMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+T20\+CMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea3ccb23292bb581cb056e03be9459f}{OPAMP\+\_\+\+TCMR\+\_\+\+T20\+CMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c3b35fe3004abfbf163b17d7d302a4}{OPAMP\+\_\+\+TCMR\+\_\+\+T20\+CMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+TCMR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c1777671475fcbfdd09c8b7fa05d12}{OPAMP\+\_\+\+TCMR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+TCMR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6815dd15437911cb7cd97058d44f1f6}{OPAMP\+\_\+\+TCMR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c1777671475fcbfdd09c8b7fa05d12}{OPAMP\+\_\+\+TCMR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c07c31ef996836fa71bf90ced48760}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f44f2d21d09b8200203851c6b7bac5}{PWR\+\_\+\+CR1\+\_\+\+LPR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c07c31ef996836fa71bf90ced48760}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfbe64c96ed67690ff013965877df4d}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0de060b7b7fbbb12926c28cf5252c61}{PWR\+\_\+\+CR1\+\_\+\+VOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfbe64c96ed67690ff013965877df4d}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e74cd6e5c3d16efc03c27d75a4624cb}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc72946b4e421a4279cd7340f3135db}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f70526c8d2411d1172df0c8830e5689}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\+\_\+\+CR1\+\_\+\+DBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f70526c8d2411d1172df0c8830e5689}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d48b051fd88b83b1aab4183f901aa6a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf533ae177088e3bea24206d65fdb8989}{PWR\+\_\+\+CR1\+\_\+\+LPMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d48b051fd88b83b1aab4183f901aa6a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe01dba9de82ae058e04184f51850807}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP0}}~(0x00000000U)
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004e217141dd15b482659956bd30a759}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79135a6c5f478987105f2a8855799c4b}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004e217141dd15b482659956bd30a759}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0caae1ab755b7eb1d11d66b15021b69a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac735f4a9afc62e1bb440a8a1a754b318}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0caae1ab755b7eb1d11d66b15021b69a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969144261924adca8e8ef16a64d8e5cb}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0f919c420ee00308da622a9114098e}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969144261924adca8e8ef16a64d8e5cb}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa03ece5b548dc2229a7659b0ddea0f}{PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga290b2b19abf9680dfa60b751036d073b}{PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa03ece5b548dc2229a7659b0ddea0f}{PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6646b75407dc35a5be0d9599124d495}{PWR\+\_\+\+CR2\+\_\+\+PVME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga290b2b19abf9680dfa60b751036d073b}{PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbb1bd5671e9bfef4a61f7a27880a03}{PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc43a7ec26ef48575ec9bc3b5ca80780}{PWR\+\_\+\+CR2\+\_\+\+PVME4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbb1bd5671e9bfef4a61f7a27880a03}{PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e97d48b7fb78a6c61f2ad2a167dd42b}{PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80af65fcb8afdaf6bbe6c2effabbac8c}{PWR\+\_\+\+CR2\+\_\+\+PVME3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e97d48b7fb78a6c61f2ad2a167dd42b}{PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebdddac278bc35544a57a04a2f1edc}{PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e14385cd15086e42ecb8a7d85f3d4c}{PWR\+\_\+\+CR2\+\_\+\+PVME2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebdddac278bc35544a57a04a2f1edc}{PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcd999c28573385415c890cc13ec79a}{PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e924cc135e38863ef1341c784fa4683}{PWR\+\_\+\+CR2\+\_\+\+PVME1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcd999c28573385415c890cc13ec79a}{PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad8d978a187bb09239f2208baa0416a3}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b697d94b29f811dca702a8dfcd8266}{PWR\+\_\+\+CR2\+\_\+\+PLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad8d978a187bb09239f2208baa0416a3}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5001fe6c480f9743f9bd0ddb722617a9}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV0}}~(0x00000000U)
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d74fd5d4d95edc3dcb5783b5f9f3c96}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2572eaaeb79bb0b5fc42cb1e2c9337}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d74fd5d4d95edc3dcb5783b5f9f3c96}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb1c9c18580e2c0a8decc7f289c3c7b}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5a92514e4567705daad5627591219e}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb1c9c18580e2c0a8decc7f289c3c7b}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2ec0508330810bc9f440a41ffd54e5}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325fe32e32cc165ce8a85111a4ee02ab}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2ec0508330810bc9f440a41ffd54e5}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab162707e8817679abd4a29b0b166d94e}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga783b9dfbff88a44b12a9badf34786cf5}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab162707e8817679abd4a29b0b166d94e}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e956cba9069b626a148459ca54b8841}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Msk}}~(0x5\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4009091a783a864b3872617ab8850201}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e956cba9069b626a148459ca54b8841}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3ffa6118482f0f799f0331f6e8aa6f}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa854c75dece3276eed0159a6cc22dc}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3ffa6118482f0f799f0331f6e8aa6f}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963742e2c2d7da7c89bce4abf872d999}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b26aec876888d8eded6a0b36192125a}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963742e2c2d7da7c89bce4abf872d999}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8d26c78f270844dbe4d7136d7379b4}{PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabd4b7fcf83841d5063a413eb6557bd8}{PWR\+\_\+\+CR2\+\_\+\+PVDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8d26c78f270844dbe4d7136d7379b4}{PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EIWF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a984b6b922354a773a98606ddea6eab}{PWR\+\_\+\+CR3\+\_\+\+EIWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EIWF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga662537dfa859680dd19df44abd902017}{PWR\+\_\+\+CR3\+\_\+\+EIWF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a984b6b922354a773a98606ddea6eab}{PWR\+\_\+\+CR3\+\_\+\+EIWF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+DBDIS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4cdc697d7fbf18f12721daf44e2e9a}{PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+DBDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+DBDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa424f4b2486bb48f4174b137cd1384ef}{PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+DBDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4cdc697d7fbf18f12721daf44e2e9a}{PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+DBDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+STDBY\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacce0b2206c14cbf11ec36c1aab71bb3b}{PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+STDBY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820b125bd752f00d85092e639dfb8f27}{PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+STDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacce0b2206c14cbf11ec36c1aab71bb3b}{PWR\+\_\+\+CR3\+\_\+\+UCPD\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb4b1ac74fe4a4c00d10e4e0e002532}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2217dfc0235df242e58c074f5f3f4de}{PWR\+\_\+\+CR3\+\_\+\+APC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb4b1ac74fe4a4c00d10e4e0e002532}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c446f9b9c946e08323166f8cd66feb}{PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd066e703bf15c5cde88b673f99686f}{PWR\+\_\+\+CR3\+\_\+\+RRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c446f9b9c946e08323166f8cd66feb}{PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8be368dc5402679cb39a078b8d86fb09}{PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac667974055c71c7b08e3ac108aa038df}{PWR\+\_\+\+CR3\+\_\+\+EWUP5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8be368dc5402679cb39a078b8d86fb09}{PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0490649114bfda685bde9aef8574ec3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05117e0615c20ef3d154b6e1381d88f3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0490649114bfda685bde9aef8574ec3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5267c22e9f610ffc0173a8e22a296728}{PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bb381527e4565b3bd417c173bde522}{PWR\+\_\+\+CR3\+\_\+\+EWUP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5267c22e9f610ffc0173a8e22a296728}{PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27d5233849940e027f97c8a9319cebb}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27d5233849940e027f97c8a9319cebb}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582515d6641006a10ae00fcf387fec7b}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582515d6641006a10ae00fcf387fec7b}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee069d3f1c0f287f7af6690f9fba6011}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd81a36df9d6c650511a6b4670707748}{PWR\+\_\+\+CR3\+\_\+\+EWUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee069d3f1c0f287f7af6690f9fba6011}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1019e7736b4ba30c1e7c2275f5a104b}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6932c5d73145f26e380271c73ac97a8f}{PWR\+\_\+\+CR4\+\_\+\+VBRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1019e7736b4ba30c1e7c2275f5a104b}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a505f85065abfe716cd1fd35539b4}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb65a447514614845b72f00250728cb}{PWR\+\_\+\+CR4\+\_\+\+VBE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a505f85065abfe716cd1fd35539b4}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0d324279bc55eafa64293c70793c3c}{PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81b32ad6cd95dab9691cde2fa3462e5}{PWR\+\_\+\+CR4\+\_\+\+WP5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0d324279bc55eafa64293c70793c3c}{PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81be4a9bea91ccbece744597c04c6d6}{PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eeb1e8d0f91ac9c298ba6adbb297744}{PWR\+\_\+\+CR4\+\_\+\+WP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81be4a9bea91ccbece744597c04c6d6}{PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga689e4bad5f1bc94a3cda907c478a9acf}{PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a3b7f0e80a3db7c58fcabcb4c6c0358}{PWR\+\_\+\+CR4\+\_\+\+WP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga689e4bad5f1bc94a3cda907c478a9acf}{PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbcb453b609f134e765aaa19f46f2c9}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633d809286b1e03055734e7eb447b00e}{PWR\+\_\+\+CR4\+\_\+\+WP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbcb453b609f134e765aaa19f46f2c9}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b70dec55bf73ec4176568e1942d71a}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb881b2131d164390abd9046375a465}{PWR\+\_\+\+CR4\+\_\+\+WP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b70dec55bf73ec4176568e1942d71a}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3292409f4ace61d403b652bb0ded849c}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bcd91a779fee2f98a91b1ac734b6c9}{PWR\+\_\+\+SR1\+\_\+\+WUFI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3292409f4ace61d403b652bb0ded849c}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46de86e5fa599d3aabe3646e5c83ff13}{PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52067a339f2800cca29e0373f1b7d5f1}{PWR\+\_\+\+SR1\+\_\+\+SBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46de86e5fa599d3aabe3646e5c83ff13}{PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab4eafaa5b521406a181e970c4e5f04}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cee25727108665face0ac2f709fcb72}{PWR\+\_\+\+SR1\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab4eafaa5b521406a181e970c4e5f04}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa81a5e5608d24f04e510b981f23f550}{PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac119a7732cd690d01870ee0fa72b4d20}{PWR\+\_\+\+SR1\+\_\+\+WUF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa81a5e5608d24f04e510b981f23f550}{PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a13909fdce06449a0f1138df7635c31}{PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92613bf31b9b2a8d63c24a0a1e8c5516}{PWR\+\_\+\+SR1\+\_\+\+WUF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a13909fdce06449a0f1138df7635c31}{PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee47e810678a998df7b130c61c76dc6}{PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff45092647d089b93361f5cbaf6b1a1}{PWR\+\_\+\+SR1\+\_\+\+WUF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee47e810678a998df7b130c61c76dc6}{PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da4b6c791875ae30474e2a13cb0af37}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2045f5b3571c37bba90051c2b5ea6}{PWR\+\_\+\+SR1\+\_\+\+WUF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da4b6c791875ae30474e2a13cb0af37}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7cce63b523402f2ffea81b585fe3ef5}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5ea0407844efe67f89d52468199bf9}{PWR\+\_\+\+SR1\+\_\+\+WUF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7cce63b523402f2ffea81b585fe3ef5}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2b0e8f56f9974148ea6272d0152668}{PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb35ad6cec90fea4a2a2770204bfa618}{PWR\+\_\+\+SR2\+\_\+\+PVMO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2b0e8f56f9974148ea6272d0152668}{PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3689cfd285737059dbb4a748dbf117e1}{PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a4928dc037f410049cf67cde12a52}{PWR\+\_\+\+SR2\+\_\+\+PVMO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3689cfd285737059dbb4a748dbf117e1}{PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3a78d677e571cf3bfbc90344cd7505}{PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae475738960817bd81d391791d494a13c}{PWR\+\_\+\+SR2\+\_\+\+PVMO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3a78d677e571cf3bfbc90344cd7505}{PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543077b17f78342367fb22eb2dbb5195}{PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24326eb66176060b4fbfbf9648b149f8}{PWR\+\_\+\+SR2\+\_\+\+PVMO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543077b17f78342367fb22eb2dbb5195}{PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bd23d53172d09b3e1a19f7bc7a6d06}{PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fea15ae013036a5a24db22a52ca3147}{PWR\+\_\+\+SR2\+\_\+\+PVDO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bd23d53172d09b3e1a19f7bc7a6d06}{PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77731b81c1c30295b5638e1502df5ab6}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16cbf806601b43cdbcba10b444c7f81}{PWR\+\_\+\+SR2\+\_\+\+VOSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77731b81c1c30295b5638e1502df5ab6}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3314b8d9a65423906e4b7dc6da6152c}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4c0d31f1dbb17ccb85a6e582a00b9d}{PWR\+\_\+\+SR2\+\_\+\+REGLPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3314b8d9a65423906e4b7dc6da6152c}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dfb4cf2210dc6d42e3461de677d5cd4}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911a8a399671b6dc3fca4948f1ad6872}{PWR\+\_\+\+SR2\+\_\+\+REGLPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dfb4cf2210dc6d42e3461de677d5cd4}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da6bdd44c4392f18d8216d3cc4e9c83}{PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdddfe059abe4fdb479d6f77d41f5bc5}{PWR\+\_\+\+SCR\+\_\+\+CSBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da6bdd44c4392f18d8216d3cc4e9c83}{PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db68cb99dedae6f165584bfe2063920}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab617e1bb3dca54f12c80d4c5b3a0ee3c}{PWR\+\_\+\+SCR\+\_\+\+CWUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db68cb99dedae6f165584bfe2063920}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5980fc735db6b2ea9adeb05d3e3c1f1}{PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cc08299b937e0c1c87e24aa153c005}{PWR\+\_\+\+SCR\+\_\+\+CWUF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5980fc735db6b2ea9adeb05d3e3c1f1}{PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02905174fda882abf1f543ca487c1ec4}{PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032b297a06e80628d63eb25dd1388268}{PWR\+\_\+\+SCR\+\_\+\+CWUF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02905174fda882abf1f543ca487c1ec4}{PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe80c512090943bc2e4aea5068bed2c0}{PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b435bfeeeb80cd6e640fa6f9210649a}{PWR\+\_\+\+SCR\+\_\+\+CWUF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe80c512090943bc2e4aea5068bed2c0}{PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a59ab189af3edee39d5f86586c1d4a}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4128b0b9a09d2443ce0e4eef81177a8d}{PWR\+\_\+\+SCR\+\_\+\+CWUF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a59ab189af3edee39d5f86586c1d4a}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142fa620aec1ce292870d2a88c8e4bfc}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a12f5af4994abe5b34cf7eae3dacf70}{PWR\+\_\+\+SCR\+\_\+\+CWUF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142fa620aec1ce292870d2a88c8e4bfc}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabee7372783982d4d000e2e847c8dc630}{PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3dcecac6d5bf3fb594f4842d6b97d6}{PWR\+\_\+\+PUCRA\+\_\+\+PA15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabee7372783982d4d000e2e847c8dc630}{PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fca5031723da3035cd0ac84416c8e2}{PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea0cce66170e2ccf02106afb53d1be1}{PWR\+\_\+\+PUCRA\+\_\+\+PA13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fca5031723da3035cd0ac84416c8e2}{PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413606379c8e0c1a3e1038cde7f30868}{PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ea01deb040e636ed39d21098f25d4e}{PWR\+\_\+\+PUCRA\+\_\+\+PA12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413606379c8e0c1a3e1038cde7f30868}{PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e22caf5cbbfec057ab9b61e47e85ea1}{PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d18f1f2f4dae41593a9485bfa94d3c}{PWR\+\_\+\+PUCRA\+\_\+\+PA11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e22caf5cbbfec057ab9b61e47e85ea1}{PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbe03ce2b32c6d2d99f96eb370471439}{PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc170ec9f694d2e53e4185386539ab9}{PWR\+\_\+\+PUCRA\+\_\+\+PA10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbe03ce2b32c6d2d99f96eb370471439}{PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dde6ee2c091baf19521149febaf7dd}{PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c73bae1a8797e0b0bb20840bbacb96}{PWR\+\_\+\+PUCRA\+\_\+\+PA9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dde6ee2c091baf19521149febaf7dd}{PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d5a3368e444f279a7af166c9823cd5}{PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a388db394ce5118cbcc6f51d63b7aa2}{PWR\+\_\+\+PUCRA\+\_\+\+PA8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d5a3368e444f279a7af166c9823cd5}{PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05ab6805e6783126974d0e3dcb2a4d3}{PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5bae0e836f9dced965b9ea5be7efb}{PWR\+\_\+\+PUCRA\+\_\+\+PA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05ab6805e6783126974d0e3dcb2a4d3}{PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403ab985c027f1b20022c764687e00a4}{PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a03fc634507c4acd78f5a3d862e682a}{PWR\+\_\+\+PUCRA\+\_\+\+PA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403ab985c027f1b20022c764687e00a4}{PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28bb70b37b8d2539538d27510c554272}{PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a21e0d55ef3b7c9e4b7904a51ee4e4}{PWR\+\_\+\+PUCRA\+\_\+\+PA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28bb70b37b8d2539538d27510c554272}{PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02aeb0f5747375daee2488ee818535de}{PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a7945818e176f22294889671cefcc5}{PWR\+\_\+\+PUCRA\+\_\+\+PA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02aeb0f5747375daee2488ee818535de}{PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae0d70425d15078cf339b01c7b8190a}{PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac091a74842ea29ed914029a65058702d}{PWR\+\_\+\+PUCRA\+\_\+\+PA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae0d70425d15078cf339b01c7b8190a}{PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e82a239452bb018157e3656eccf3afb}{PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dea15b84bf7b96f70e3ff1b47f5637}{PWR\+\_\+\+PUCRA\+\_\+\+PA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e82a239452bb018157e3656eccf3afb}{PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef14597b5a97e2cae2be52962e5323b}{PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247c10f6a0573e1ac870a1a4de58ecc3}{PWR\+\_\+\+PUCRA\+\_\+\+PA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef14597b5a97e2cae2be52962e5323b}{PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b53d54c8c70d2afc6586b115db7aaf}{PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169c59fcd30cd6255743d076f51e6332}{PWR\+\_\+\+PUCRA\+\_\+\+PA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b53d54c8c70d2afc6586b115db7aaf}{PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700d6c54773f659bc57c38afeb86bf51}{PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64428d4a9dab9efce521cd7d923af64}{PWR\+\_\+\+PDCRA\+\_\+\+PA14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700d6c54773f659bc57c38afeb86bf51}{PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088f08cd4ff10d16a3e8233d50082e40}{PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91911c5d20a197108c51537b04958b02}{PWR\+\_\+\+PDCRA\+\_\+\+PA12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088f08cd4ff10d16a3e8233d50082e40}{PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3af2137078270558bd54576674e11c8}{PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39758c425db38f7ae510c37b9e64722c}{PWR\+\_\+\+PDCRA\+\_\+\+PA11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3af2137078270558bd54576674e11c8}{PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275d31c4a20ced7408cb555667c1d425}{PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb64169709bc6bb557076f5a85fe1504}{PWR\+\_\+\+PDCRA\+\_\+\+PA10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275d31c4a20ced7408cb555667c1d425}{PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089cccb2c6553fa1b178e4e0ba9220ad}{PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e244d97c388adb98fd406c08666f24}{PWR\+\_\+\+PDCRA\+\_\+\+PA9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089cccb2c6553fa1b178e4e0ba9220ad}{PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a982eda80652cae76ed398ca60ccd0}{PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcf52d2e7e1c34d4ea601c3ceddd04d}{PWR\+\_\+\+PDCRA\+\_\+\+PA8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a982eda80652cae76ed398ca60ccd0}{PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df96cb99663dc62934da321aaecf8b1}{PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09275b29798705676d45c9c785f9976}{PWR\+\_\+\+PDCRA\+\_\+\+PA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df96cb99663dc62934da321aaecf8b1}{PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518779284420c211407770d6f434c901}{PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dca195c3d39108d4e9feb4f1fa431c5}{PWR\+\_\+\+PDCRA\+\_\+\+PA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518779284420c211407770d6f434c901}{PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bfb96db542041102de79fc11bb01d06}{PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc699a7651005b7b93e4fae230b3ef2e}{PWR\+\_\+\+PDCRA\+\_\+\+PA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bfb96db542041102de79fc11bb01d06}{PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a027d892d2f7122794c13c4d937140d}{PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3760e2a24c021505475f49022333a96c}{PWR\+\_\+\+PDCRA\+\_\+\+PA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a027d892d2f7122794c13c4d937140d}{PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44ba6d2692ecba3213aaf1236f6a985}{PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c253f1fdca9a3927853daad5031d351}{PWR\+\_\+\+PDCRA\+\_\+\+PA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44ba6d2692ecba3213aaf1236f6a985}{PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7cc88265568e8ef7b0e8978eeaa3f4}{PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a8cc2433de6e3190618a12211d750}{PWR\+\_\+\+PDCRA\+\_\+\+PA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7cc88265568e8ef7b0e8978eeaa3f4}{PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa539589ee6592bc1f92bc036675162e6}{PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89c2b6bcc82f0c028e3e04e393cf264}{PWR\+\_\+\+PDCRA\+\_\+\+PA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa539589ee6592bc1f92bc036675162e6}{PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e3de4f8ac77a779a98b3aa3080a64d}{PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe33ba93d8caeda571f2d255494f2caa}{PWR\+\_\+\+PDCRA\+\_\+\+PA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e3de4f8ac77a779a98b3aa3080a64d}{PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b43872f66b27a4b3384744a7de806b8}{PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a82158bc0e841126c7cf09e466d11ba}{PWR\+\_\+\+PUCRB\+\_\+\+PB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b43872f66b27a4b3384744a7de806b8}{PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50352afabef5f92da21a1231e8fc782b}{PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c81bbc64b7903d2a1b0269d6d52a284}{PWR\+\_\+\+PUCRB\+\_\+\+PB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50352afabef5f92da21a1231e8fc782b}{PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39ea122f3c6baf3a4043160d6fcd0cb6}{PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b1ef48ac1593f33850cd9bf05343b3}{PWR\+\_\+\+PUCRB\+\_\+\+PB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39ea122f3c6baf3a4043160d6fcd0cb6}{PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945c238b75adbc46ffd1f94cc5d35e7e}{PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc4091b0e1fbab30f23af34741e3173}{PWR\+\_\+\+PUCRB\+\_\+\+PB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945c238b75adbc46ffd1f94cc5d35e7e}{PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d621fd8a99b329fcc3ebe2e00e0e2be}{PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7891d31a8e1a142f7b0fa18bda9e959}{PWR\+\_\+\+PUCRB\+\_\+\+PB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d621fd8a99b329fcc3ebe2e00e0e2be}{PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb9df3c7cf2671832def322015e83a4c}{PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0656dd1959661573b20a5db7ac20708}{PWR\+\_\+\+PUCRB\+\_\+\+PB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb9df3c7cf2671832def322015e83a4c}{PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60a9b563507d91e4e7df6a82bab5b2f}{PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd07d527d46866c35a88f22f54f984b0}{PWR\+\_\+\+PUCRB\+\_\+\+PB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60a9b563507d91e4e7df6a82bab5b2f}{PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab52e58aa2430efd8ce4c3b56f25449c2}{PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325bd47d4e80182dd0d4df86de234f08}{PWR\+\_\+\+PUCRB\+\_\+\+PB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab52e58aa2430efd8ce4c3b56f25449c2}{PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga229b88fe3d8743a07df6944091110d46}{PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263cdba9a8ee852bb343a38ebab11833}{PWR\+\_\+\+PUCRB\+\_\+\+PB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga229b88fe3d8743a07df6944091110d46}{PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga611c3f3c049a2b9fc3df268417d220fe}{PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdeb9e492aedae104ed536c66f8603db}{PWR\+\_\+\+PUCRB\+\_\+\+PB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga611c3f3c049a2b9fc3df268417d220fe}{PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab850e2a2514542723a500e110e08d437}{PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9178627a0718dfff48a9adf6bc0f963b}{PWR\+\_\+\+PUCRB\+\_\+\+PB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab850e2a2514542723a500e110e08d437}{PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5856601dc7cc0fd024c066265cd66ab5}{PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffa2061e37dad37437f5cb47be294a6}{PWR\+\_\+\+PUCRB\+\_\+\+PB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5856601dc7cc0fd024c066265cd66ab5}{PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3811a7f8aa304f48a6c37260bedbd3b}{PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90577c39614de0671db781f5168a2086}{PWR\+\_\+\+PUCRB\+\_\+\+PB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3811a7f8aa304f48a6c37260bedbd3b}{PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a9b734d743bff18dee0f4ef45f8a72}{PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee1eaf52a2e5d28819edc4c0de2e2bd}{PWR\+\_\+\+PUCRB\+\_\+\+PB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a9b734d743bff18dee0f4ef45f8a72}{PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185637d506df5bfb727bc67ff3f0d383}{PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4868b26376c5ce38025c617d9a45a81}{PWR\+\_\+\+PUCRB\+\_\+\+PB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185637d506df5bfb727bc67ff3f0d383}{PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a79251e6862e306db3a66efef348ce}{PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga511b67a6d2a4745e92351a619b4aaa97}{PWR\+\_\+\+PUCRB\+\_\+\+PB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a79251e6862e306db3a66efef348ce}{PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b170531e58f4b880cd586eb0aa0b8d7}{PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a53829f108029eaef213068691ea2f}{PWR\+\_\+\+PDCRB\+\_\+\+PB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b170531e58f4b880cd586eb0aa0b8d7}{PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0f6e2f3d4d1924889bcd59d2e3f9c4}{PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da678c53f34c77f39409eda53f793e2}{PWR\+\_\+\+PDCRB\+\_\+\+PB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0f6e2f3d4d1924889bcd59d2e3f9c4}{PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6a69d9995a4bb0349c3abc06455109}{PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194138623bfc79166685917211cf171c}{PWR\+\_\+\+PDCRB\+\_\+\+PB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6a69d9995a4bb0349c3abc06455109}{PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108f4c1f332fb89e49cec215be82a6f}{PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac812e3841c1d2c7e3f17be6934b17754}{PWR\+\_\+\+PDCRB\+\_\+\+PB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108f4c1f332fb89e49cec215be82a6f}{PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8b8e6e89b9257dbf271de2a70039ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeadd3241eb26dd0de6ad44ac878ffed}{PWR\+\_\+\+PDCRB\+\_\+\+PB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8b8e6e89b9257dbf271de2a70039ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43185721139c1f82cce33f0c559a333a}{PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ce803d2dafb5f99c5b621222a8ccda}{PWR\+\_\+\+PDCRB\+\_\+\+PB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43185721139c1f82cce33f0c559a333a}{PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7950ae13b792c51cbcd96244976dda93}{PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c7e7fd4f1aa4bb3c3d8482c0601b4ab}{PWR\+\_\+\+PDCRB\+\_\+\+PB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7950ae13b792c51cbcd96244976dda93}{PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1a142c95aca29ea195edcdd1510c5}{PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff351a0b6cbb045bda3662e11b7b02e}{PWR\+\_\+\+PDCRB\+\_\+\+PB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1a142c95aca29ea195edcdd1510c5}{PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97c7daa768c5be12529068b9af64711}{PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49fb2b285d7e997e7a75072a892c28c6}{PWR\+\_\+\+PDCRB\+\_\+\+PB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97c7daa768c5be12529068b9af64711}{PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ebfbbf6a82ccaa00eb6bbae36946e5}{PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8aca8a173ba6e7feebceab89fa9c091}{PWR\+\_\+\+PDCRB\+\_\+\+PB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ebfbbf6a82ccaa00eb6bbae36946e5}{PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c9599e11d339cf5256bfa0d9014c20}{PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8518c45d35163e51774548032a3670f0}{PWR\+\_\+\+PDCRB\+\_\+\+PB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c9599e11d339cf5256bfa0d9014c20}{PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e013f883e0f8800bd2b070ff05c6fd}{PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c1856e03317e444f6b5f4a54072790}{PWR\+\_\+\+PDCRB\+\_\+\+PB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e013f883e0f8800bd2b070ff05c6fd}{PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185a1fcee5d53fd424293212fc69a67c}{PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646605e005f43ead924a6fc563fddf0a}{PWR\+\_\+\+PDCRB\+\_\+\+PB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185a1fcee5d53fd424293212fc69a67c}{PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79729f14980ea1adcac3e0137ad4f6ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a3b62e431b262b4d225d25d2ec1feb}{PWR\+\_\+\+PDCRB\+\_\+\+PB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79729f14980ea1adcac3e0137ad4f6ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a6344178b5b993cc95a9be40746d0a}{PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdff78a4b11bef7547e0d893ee7b7d5}{PWR\+\_\+\+PDCRB\+\_\+\+PB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a6344178b5b993cc95a9be40746d0a}{PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85fa303abe85c2039ef9e178111dc6d}{PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe36860f65a255740c13e5a8eff44cb}{PWR\+\_\+\+PUCRC\+\_\+\+PC15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85fa303abe85c2039ef9e178111dc6d}{PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1709fdf9272586848e07ec26681ef02}{PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1bc8e91670bb5a3f29e9d05c79d879}{PWR\+\_\+\+PUCRC\+\_\+\+PC14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1709fdf9272586848e07ec26681ef02}{PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c29d1494321ada2ff34fbb70f053e0}{PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d0f6a1b0a1d3bb63f223feca0789cc6}{PWR\+\_\+\+PUCRC\+\_\+\+PC13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c29d1494321ada2ff34fbb70f053e0}{PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf026150987e94e4891d7f00c9266caf}{PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88b78d46e37804212f567909e51eba9}{PWR\+\_\+\+PUCRC\+\_\+\+PC12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf026150987e94e4891d7f00c9266caf}{PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c9c1b6a4febc8653cffe8a778017c1}{PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae678987da717d53544d84314fe783fc0}{PWR\+\_\+\+PUCRC\+\_\+\+PC11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c9c1b6a4febc8653cffe8a778017c1}{PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9945cb77ea6653b98d13feeaa9037563}{PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b52afac62cb463b0f4e106020fed1d5}{PWR\+\_\+\+PUCRC\+\_\+\+PC10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9945cb77ea6653b98d13feeaa9037563}{PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce953c68bd6ffa2134a800a9def5048}{PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741ff5b98a4efde33b0132a8b0998c50}{PWR\+\_\+\+PUCRC\+\_\+\+PC9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce953c68bd6ffa2134a800a9def5048}{PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a04d5ecc2909a7f13bd1da459912634}{PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c318e01011bdafb0c6defb8efd401b4}{PWR\+\_\+\+PUCRC\+\_\+\+PC8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a04d5ecc2909a7f13bd1da459912634}{PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b73c8884274758563b7711bb0377340}{PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf188cafd7b35ac9f997ee4207a978130}{PWR\+\_\+\+PUCRC\+\_\+\+PC7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b73c8884274758563b7711bb0377340}{PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb9b3cf8860312c689cab4b3ae050a9}{PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4c8f7ea80f3289de4ddbebeff6243d}{PWR\+\_\+\+PUCRC\+\_\+\+PC6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb9b3cf8860312c689cab4b3ae050a9}{PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a91e26e448892088eecee710d11a8b7}{PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162bdf158cd3698678f0a09e1d6f554}{PWR\+\_\+\+PUCRC\+\_\+\+PC5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a91e26e448892088eecee710d11a8b7}{PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac176491e7a952894ed8e2fb0f3095fdc}{PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76dc59c81842b8d108b79e0763b57549}{PWR\+\_\+\+PUCRC\+\_\+\+PC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac176491e7a952894ed8e2fb0f3095fdc}{PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad22badd8908bc488775ef31d9b7295b6}{PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b429a4ba2f61690da469884e9d40a42}{PWR\+\_\+\+PUCRC\+\_\+\+PC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad22badd8908bc488775ef31d9b7295b6}{PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20b1dc9d3096bd558b207f546e38ce5a}{PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138683c7ec914c2a9df05985a2a4981}{PWR\+\_\+\+PUCRC\+\_\+\+PC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20b1dc9d3096bd558b207f546e38ce5a}{PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651dd7a106fea5d8e1de2c1ea8ca56ca}{PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4100baf8ef865087244f84dbba9134}{PWR\+\_\+\+PUCRC\+\_\+\+PC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651dd7a106fea5d8e1de2c1ea8ca56ca}{PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a2e8cae26a5fa6b05ff698a6b65b56}{PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga046229fb09e925690d4d6ec66c9ae06b}{PWR\+\_\+\+PUCRC\+\_\+\+PC0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a2e8cae26a5fa6b05ff698a6b65b56}{PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea93537beb0f87d616f9dcc75152639}{PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8583cebcda7ee9ed53b75c783fd8174}{PWR\+\_\+\+PDCRC\+\_\+\+PC15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea93537beb0f87d616f9dcc75152639}{PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58433c2ed925858ecf2b4fe7426bfe23}{PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3d7adc6dc23b6ac775513ddc96c059}{PWR\+\_\+\+PDCRC\+\_\+\+PC14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58433c2ed925858ecf2b4fe7426bfe23}{PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf4feb5254b2653391c97eaa73792c84}{PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6766e19dbd465fdcc14f06aa6bf1a8}{PWR\+\_\+\+PDCRC\+\_\+\+PC13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf4feb5254b2653391c97eaa73792c84}{PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae960b97fa723fe06422a8e7cab626cd5}{PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb81bfdb3571fc40434c56581efcc97e}{PWR\+\_\+\+PDCRC\+\_\+\+PC12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae960b97fa723fe06422a8e7cab626cd5}{PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ba6ea4c3bdeb64a6f35fbc5bcbe3b3}{PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e7575494e2353a87b4cbe03ff9ab34}{PWR\+\_\+\+PDCRC\+\_\+\+PC11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ba6ea4c3bdeb64a6f35fbc5bcbe3b3}{PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f076fecffdd7fa7a4a781efcb95962}{PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb0b0f596fb905e8c25b4de81df49eb}{PWR\+\_\+\+PDCRC\+\_\+\+PC10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f076fecffdd7fa7a4a781efcb95962}{PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6d737962aeb55f54214c8d828ffcb4}{PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbf0c4234a6e4e9ce7ea187e1319d415}{PWR\+\_\+\+PDCRC\+\_\+\+PC9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6d737962aeb55f54214c8d828ffcb4}{PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36fbd72516c26b2fdc68ce7a2aa17b3c}{PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3493966597d083ceb92c90c905267801}{PWR\+\_\+\+PDCRC\+\_\+\+PC8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36fbd72516c26b2fdc68ce7a2aa17b3c}{PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2521ee461c38339839884ee84c85361d}{PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0358b2623cf2c91f8debd092131bced5}{PWR\+\_\+\+PDCRC\+\_\+\+PC7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2521ee461c38339839884ee84c85361d}{PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a5cb494862dbaf5adfff577d61c727}{PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240b11fc928de312d5c8f9153e7f923}{PWR\+\_\+\+PDCRC\+\_\+\+PC6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a5cb494862dbaf5adfff577d61c727}{PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a22ef2ebee09e18ca01bb42691d1a2}{PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e1a8823acaafffc7c6851d708ea166}{PWR\+\_\+\+PDCRC\+\_\+\+PC5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a22ef2ebee09e18ca01bb42691d1a2}{PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3149e8820a3f4acda984709cea9e7e}{PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0af268d587a5d3c1a02c06791da6ea4}{PWR\+\_\+\+PDCRC\+\_\+\+PC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3149e8820a3f4acda984709cea9e7e}{PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab78136abe805477e35b3c05e3a46ad6a}{PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed3afb5b6228139571eec959f08ca6f}{PWR\+\_\+\+PDCRC\+\_\+\+PC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab78136abe805477e35b3c05e3a46ad6a}{PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7324f79ce0c59e4015119516949ad1b}{PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0166e629b31c38191eba9daaa6e5857}{PWR\+\_\+\+PDCRC\+\_\+\+PC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7324f79ce0c59e4015119516949ad1b}{PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e369820a995c0d05770e4bdd6ffb21}{PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9430b83f56aeaa4bc18e56fab9d0933b}{PWR\+\_\+\+PDCRC\+\_\+\+PC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e369820a995c0d05770e4bdd6ffb21}{PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea5b914e2e2d14ff835a0b0038d0076}{PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e93891d098e450b30a20f368b3b016}{PWR\+\_\+\+PDCRC\+\_\+\+PC0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea5b914e2e2d14ff835a0b0038d0076}{PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f8b751c23681cf95340024b8faa345}{PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc5bd56c5665a47ee02e3e76c8edd6d8}{PWR\+\_\+\+PUCRD\+\_\+\+PD15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f8b751c23681cf95340024b8faa345}{PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522375cdd173df1b4bb46a645017a533}{PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f669dfaee1658ca5c9ef9af1c3e47a4}{PWR\+\_\+\+PUCRD\+\_\+\+PD14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522375cdd173df1b4bb46a645017a533}{PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1326aea7d1cda2024a97f3eb4d50abc5}{PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eec7d31e945de1814d10ee6e0836a70}{PWR\+\_\+\+PUCRD\+\_\+\+PD13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1326aea7d1cda2024a97f3eb4d50abc5}{PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab302411aab51a5552c4b14c9a4457c9a}{PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf6efac6f8b8cde6d0860236e6de685}{PWR\+\_\+\+PUCRD\+\_\+\+PD12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab302411aab51a5552c4b14c9a4457c9a}{PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d221a707bf1c1a1986ab8323d4ca3b}{PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc9e680c9ba9255c02881b0d57e8515b}{PWR\+\_\+\+PUCRD\+\_\+\+PD11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d221a707bf1c1a1986ab8323d4ca3b}{PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a09e53d9db196a1775189cea06da088}{PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69554de42bcf66d7c389543d41b91212}{PWR\+\_\+\+PUCRD\+\_\+\+PD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a09e53d9db196a1775189cea06da088}{PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ec836aab56ab64f5f1b3d8ddbd4072}{PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5644350c0d79e1ec4b7ad405c0cc462}{PWR\+\_\+\+PUCRD\+\_\+\+PD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ec836aab56ab64f5f1b3d8ddbd4072}{PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4a6b856d89914fc433c92e5c7f6aa9}{PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab85ebb38ef949389243c89e984c2e38e}{PWR\+\_\+\+PUCRD\+\_\+\+PD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4a6b856d89914fc433c92e5c7f6aa9}{PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441774a60e5b1bf833f8998ef07bcbb}{PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279c597e036895138188710e7edd6890}{PWR\+\_\+\+PUCRD\+\_\+\+PD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441774a60e5b1bf833f8998ef07bcbb}{PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c44a282c0059237a8bf4a509a529dd}{PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b95d5db45f153e779638e89345e770}{PWR\+\_\+\+PUCRD\+\_\+\+PD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c44a282c0059237a8bf4a509a529dd}{PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad97a495bf71ce3a6a07cb2947eeb2c9b}{PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bad963c3ef766f6146cdb80b9397e41}{PWR\+\_\+\+PUCRD\+\_\+\+PD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad97a495bf71ce3a6a07cb2947eeb2c9b}{PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b23f6bd35fe3c40f48a3f46c613cf7}{PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac68536cc78cc9b6265897e1dd719e417}{PWR\+\_\+\+PUCRD\+\_\+\+PD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b23f6bd35fe3c40f48a3f46c613cf7}{PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972e66fc4db5a5e7b263c6470755b2ff}{PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcdf5a1c04139b070993e5514efdcf55}{PWR\+\_\+\+PUCRD\+\_\+\+PD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972e66fc4db5a5e7b263c6470755b2ff}{PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24275189eedc30d97d76263492fdd4}{PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f7ee4898835aa712e9b348d4950e07}{PWR\+\_\+\+PUCRD\+\_\+\+PD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24275189eedc30d97d76263492fdd4}{PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5329a2b374d34d3dfe00a681d787d4c}{PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2b7e495016f1164d36a45c7c020d20e}{PWR\+\_\+\+PUCRD\+\_\+\+PD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5329a2b374d34d3dfe00a681d787d4c}{PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223a1bd49d73fc9006535afcc39da72}{PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5e8a724f7cc5ac5b865f6cff4aaf6}{PWR\+\_\+\+PUCRD\+\_\+\+PD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223a1bd49d73fc9006535afcc39da72}{PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd2a5791190c6792e13845b92bf8769}{PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69551a4fe0a4674a9eb3a6dbafd977ba}{PWR\+\_\+\+PDCRD\+\_\+\+PD15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd2a5791190c6792e13845b92bf8769}{PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50952f469cbd0c103a3fb2160145420}{PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50d8b6259909445544900b6664a0fde6}{PWR\+\_\+\+PDCRD\+\_\+\+PD14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50952f469cbd0c103a3fb2160145420}{PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a4111365cba91c18773a2adaa21d48}{PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5c62b80e4cef0f18ca7ce63300e541}{PWR\+\_\+\+PDCRD\+\_\+\+PD13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a4111365cba91c18773a2adaa21d48}{PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca54ab5f98e3c5661f363dfc71646e5}{PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee91dc58c764bde9990044c864c586d6}{PWR\+\_\+\+PDCRD\+\_\+\+PD12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca54ab5f98e3c5661f363dfc71646e5}{PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7cf5e7693860676357c7922e181b0f3}{PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e89187ebe87e2794a0569334798f428}{PWR\+\_\+\+PDCRD\+\_\+\+PD11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7cf5e7693860676357c7922e181b0f3}{PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f07c8618d0e174897a197b2895a727}{PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e190ab3b85e59737e7c92bdb0e3495}{PWR\+\_\+\+PDCRD\+\_\+\+PD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f07c8618d0e174897a197b2895a727}{PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102e2f73011856c06305bcd2eaab360b}{PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83edada9445a94dcf4aace278ce7bc0c}{PWR\+\_\+\+PDCRD\+\_\+\+PD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102e2f73011856c06305bcd2eaab360b}{PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f564f05f9f0a964c17ca1e36d2b4f73}{PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38613286e589fe736154466b3c73ea08}{PWR\+\_\+\+PDCRD\+\_\+\+PD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f564f05f9f0a964c17ca1e36d2b4f73}{PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3066de4fdef4eba282ca555124cabee}{PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1acf92c459b396c26997cdd6118c6402}{PWR\+\_\+\+PDCRD\+\_\+\+PD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3066de4fdef4eba282ca555124cabee}{PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c4a96f2fd9b28720b6a557e567c6f}{PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c0fcdc9da49a5fc262d023ebefd2ac}{PWR\+\_\+\+PDCRD\+\_\+\+PD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c4a96f2fd9b28720b6a557e567c6f}{PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6b26313078df646fc0adc4d6707299}{PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1717e1f47d2f9901ed12ee755563973b}{PWR\+\_\+\+PDCRD\+\_\+\+PD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6b26313078df646fc0adc4d6707299}{PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6fb3528cfc87314ef6dd0c1702f273d}{PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ccbc3ebdd4ef4c799bb39669ea129b}{PWR\+\_\+\+PDCRD\+\_\+\+PD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6fb3528cfc87314ef6dd0c1702f273d}{PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8ed6c631b989fa252d35ec03c0ea0e}{PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7abf4a6a4b4132dd28c49ed344532375}{PWR\+\_\+\+PDCRD\+\_\+\+PD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8ed6c631b989fa252d35ec03c0ea0e}{PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb06503b5cef878ad11d30a1ab3c8133}{PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5f536a9ed4498efc381b92ab2b142e}{PWR\+\_\+\+PDCRD\+\_\+\+PD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb06503b5cef878ad11d30a1ab3c8133}{PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ff3dc96bd5edc7707762cb6fb7d555}{PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63f1696de0249d1278c09aba65ea08}{PWR\+\_\+\+PDCRD\+\_\+\+PD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ff3dc96bd5edc7707762cb6fb7d555}{PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d543ffaaaf0a81b35d8495a570fddc}{PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446f536123f4db180005115066f224ab}{PWR\+\_\+\+PDCRD\+\_\+\+PD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d543ffaaaf0a81b35d8495a570fddc}{PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05819fb7d600bb76ba0d7867cf37bc}{PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0233cadfd587347f09050178fe6bb5c}{PWR\+\_\+\+PUCRE\+\_\+\+PE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05819fb7d600bb76ba0d7867cf37bc}{PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d3e6d3039d4437c2aa20592c7614fe}{PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d189f45137a4296a9286fb0d173db8}{PWR\+\_\+\+PUCRE\+\_\+\+PE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d3e6d3039d4437c2aa20592c7614fe}{PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60caeb02cfca32ffdc619a9298bf148e}{PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf513b165d104f400404db5c98830a80c}{PWR\+\_\+\+PUCRE\+\_\+\+PE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60caeb02cfca32ffdc619a9298bf148e}{PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe007d494937df3755eb9ab0d42ad8a}{PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d0a0c0c8cf2d2c2fa567b6d1f6d1bf}{PWR\+\_\+\+PUCRE\+\_\+\+PE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe007d494937df3755eb9ab0d42ad8a}{PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1e0d5113cbe22b5038551b585510eb}{PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0da3a0ed8bcc3e9c92827bbad5f7a0e}{PWR\+\_\+\+PUCRE\+\_\+\+PE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1e0d5113cbe22b5038551b585510eb}{PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f6583650acb3ba7842b4dd5b3698ee}{PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9582fcfa6944c1850c32f36073c37}{PWR\+\_\+\+PUCRE\+\_\+\+PE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f6583650acb3ba7842b4dd5b3698ee}{PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga783fa1d0b8cbd7f24e66d1e2a5e10faa}{PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850ade3df7b34713e9541cdc6877342d}{PWR\+\_\+\+PUCRE\+\_\+\+PE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga783fa1d0b8cbd7f24e66d1e2a5e10faa}{PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c238e136e72abf6d10ce064cff14f13}{PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f82a65faef3d609dd00d43072df919}{PWR\+\_\+\+PUCRE\+\_\+\+PE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c238e136e72abf6d10ce064cff14f13}{PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110ef5534cb00ace0a83b8db5ac7b4ef}{PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30bdfaeafdb5e66c0e46615a1388eb3a}{PWR\+\_\+\+PUCRE\+\_\+\+PE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110ef5534cb00ace0a83b8db5ac7b4ef}{PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1eaf993a3f19128f560c678e75e959}{PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fceb50bf3800c43cbf7aa5e3ac8e71}{PWR\+\_\+\+PUCRE\+\_\+\+PE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1eaf993a3f19128f560c678e75e959}{PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0907c0f76bf84a5243298e79cbd17ca6}{PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559430d3c48f29fbd0bf28ee68588bfa}{PWR\+\_\+\+PUCRE\+\_\+\+PE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0907c0f76bf84a5243298e79cbd17ca6}{PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff84de041499f3952abd235e4c2d059}{PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6723cfa1c5693e808535219da05cc570}{PWR\+\_\+\+PUCRE\+\_\+\+PE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff84de041499f3952abd235e4c2d059}{PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c3a5a63412c153d083891be0e8169f}{PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc1f44ffaad30426bbb8116f8551fb54}{PWR\+\_\+\+PUCRE\+\_\+\+PE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c3a5a63412c153d083891be0e8169f}{PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga549132188850f4b6fca1624518b9e200}{PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5040171c31a8b50135e96eb6452e2832}{PWR\+\_\+\+PUCRE\+\_\+\+PE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga549132188850f4b6fca1624518b9e200}{PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea589137631934b7b740092064a50759}{PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5774f3d94cf9f89286522a9b83a93be}{PWR\+\_\+\+PUCRE\+\_\+\+PE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea589137631934b7b740092064a50759}{PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8946014c33a6af386712b08a118e2133}{PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e4fb9ccc053df09dd7f8f6d0300d8b}{PWR\+\_\+\+PUCRE\+\_\+\+PE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8946014c33a6af386712b08a118e2133}{PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd8d5f3d876d23aa47036233df81d37c}{PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae48e5eca7ea41aa6ae2ac884fc288826}{PWR\+\_\+\+PDCRE\+\_\+\+PE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd8d5f3d876d23aa47036233df81d37c}{PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393349cce38d07c09cdfc7c412b1a52c}{PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f556d604a348596b80f923779194033}{PWR\+\_\+\+PDCRE\+\_\+\+PE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393349cce38d07c09cdfc7c412b1a52c}{PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae489842c8b5d3c31b07e286a64eb0fd5}{PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71331f7cfcb9dd16b734e93aebfdbf5}{PWR\+\_\+\+PDCRE\+\_\+\+PE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae489842c8b5d3c31b07e286a64eb0fd5}{PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae020453d765e9c658f6a4e044b4b6d12}{PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40595053f24ce567f58df775fc08c482}{PWR\+\_\+\+PDCRE\+\_\+\+PE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae020453d765e9c658f6a4e044b4b6d12}{PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149b971a5f6b9b828e15415db5ca27e3}{PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedaa66deadbec61b0388110f5814c45a}{PWR\+\_\+\+PDCRE\+\_\+\+PE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149b971a5f6b9b828e15415db5ca27e3}{PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52fcba43cb760925ceac9b793d6b537}{PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeceb6b5c9e52dcc760351826d869fa3c}{PWR\+\_\+\+PDCRE\+\_\+\+PE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52fcba43cb760925ceac9b793d6b537}{PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67299343ddc232ff15e1f6087d39f61a}{PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64190680f2006aaa84cbd90d8afa4bb2}{PWR\+\_\+\+PDCRE\+\_\+\+PE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67299343ddc232ff15e1f6087d39f61a}{PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe803830f196d3bb8a99e4a3dfce4b8}{PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44721d3319fab6aa421517e283d19921}{PWR\+\_\+\+PDCRE\+\_\+\+PE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe803830f196d3bb8a99e4a3dfce4b8}{PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16ce0ea85e27fff18a2e3be53537bd1}{PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974372f2e1a29a17c48a7290a0eeb8ea}{PWR\+\_\+\+PDCRE\+\_\+\+PE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16ce0ea85e27fff18a2e3be53537bd1}{PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaff2c750a376fa322e5978f8b9a1213}{PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f644d2399d456762c48acec6a3a4f4}{PWR\+\_\+\+PDCRE\+\_\+\+PE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaff2c750a376fa322e5978f8b9a1213}{PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9746265d405a1db591a6fbffc174eb8e}{PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0dd63eb3ad80e969610a43bbcdd9f2}{PWR\+\_\+\+PDCRE\+\_\+\+PE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9746265d405a1db591a6fbffc174eb8e}{PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79618a5306bf31dde6b96daca12d6bda}{PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a4c1a7af2605a2bb863b92bac4c3cbe}{PWR\+\_\+\+PDCRE\+\_\+\+PE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79618a5306bf31dde6b96daca12d6bda}{PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be087e29eb4adc9b2196dd4671240aa}{PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b0b7a2d44f7d1e03aa9179d5736842}{PWR\+\_\+\+PDCRE\+\_\+\+PE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be087e29eb4adc9b2196dd4671240aa}{PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec5e0d96cbaee4213a6494f5c2dcb180}{PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a4930a5d9b5763878b6d998b027dc1}{PWR\+\_\+\+PDCRE\+\_\+\+PE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec5e0d96cbaee4213a6494f5c2dcb180}{PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a82c526a71cc9af18468c9ecc3e0c2}{PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5fff1717fb62be399e203f5aca413f7}{PWR\+\_\+\+PDCRE\+\_\+\+PE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a82c526a71cc9af18468c9ecc3e0c2}{PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ddf6f68bce1719ffdf5ce3e4ad2103}{PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f164a27e668086dd0d43da488395a5}{PWR\+\_\+\+PDCRE\+\_\+\+PE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ddf6f68bce1719ffdf5ce3e4ad2103}{PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8676434b06a4ec8ad75a83fcdba689e5}{PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744793e56dc442910b228c2159a4c2e2}{PWR\+\_\+\+PUCRF\+\_\+\+PF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8676434b06a4ec8ad75a83fcdba689e5}{PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ef070b26a84786186fc773d05bef4b}{PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd65f8497b677c26aae91a9276b342f}{PWR\+\_\+\+PUCRF\+\_\+\+PF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ef070b26a84786186fc773d05bef4b}{PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab04f5576c8582db069dd122fd37819}{PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46cc445dccae146104367714dc3c69d}{PWR\+\_\+\+PUCRF\+\_\+\+PF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab04f5576c8582db069dd122fd37819}{PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2799d1509abf98538790eb23a22b36d5}{PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7907794168a5463ecc0962fdc01c5c60}{PWR\+\_\+\+PUCRF\+\_\+\+PF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2799d1509abf98538790eb23a22b36d5}{PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792037fe47e820aeaa7b201db93dc894}{PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c73bb2786874268ab35abdee7b8aff5}{PWR\+\_\+\+PUCRF\+\_\+\+PF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792037fe47e820aeaa7b201db93dc894}{PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5206adad5dbf78a87ba0c3b005bbc7c}{PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3fe132859d8148a04dd978ba9c03f4}{PWR\+\_\+\+PUCRF\+\_\+\+PF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5206adad5dbf78a87ba0c3b005bbc7c}{PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20940dc038844ed8747d86de78c3344f}{PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16d9983ac94f739c01372bf31976aaf}{PWR\+\_\+\+PUCRF\+\_\+\+PF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20940dc038844ed8747d86de78c3344f}{PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0af3d7161373b3bb38365b79efc439c}{PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7bf02423b4362d954fc874beaaa51e8}{PWR\+\_\+\+PUCRF\+\_\+\+PF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0af3d7161373b3bb38365b79efc439c}{PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d79af7df347e65c79fa891f864924ff}{PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62dfe4b403b9dbb07788389340db4bca}{PWR\+\_\+\+PUCRF\+\_\+\+PF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d79af7df347e65c79fa891f864924ff}{PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b9c66b864ea83f4fa4fa1f3fe4d4d8e}{PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48dcf8e0d7cc31f251b741ddcb2ab16c}{PWR\+\_\+\+PUCRF\+\_\+\+PF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b9c66b864ea83f4fa4fa1f3fe4d4d8e}{PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1684ba62149e8c93c667d441efa06e}{PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85721d1ebc65ffbefc822502c4ec752b}{PWR\+\_\+\+PUCRF\+\_\+\+PF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1684ba62149e8c93c667d441efa06e}{PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2993490899c428b492dceb1bc27d4d2b}{PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ececfb2a323e83ea05c23e7a8eace4}{PWR\+\_\+\+PUCRF\+\_\+\+PF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2993490899c428b492dceb1bc27d4d2b}{PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac404e9ad698a05daac075e074ce4408e}{PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac99cd902858e931386db989b62a61d30}{PWR\+\_\+\+PUCRF\+\_\+\+PF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac404e9ad698a05daac075e074ce4408e}{PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9330fd0b4ae948c2f229d924b1599fc4}{PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acf54dc862562b2666bea4c13218aac}{PWR\+\_\+\+PUCRF\+\_\+\+PF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9330fd0b4ae948c2f229d924b1599fc4}{PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395f50325aa63842357ae846b1076693}{PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae241ad04514a90942bd41df864b77e2d}{PWR\+\_\+\+PUCRF\+\_\+\+PF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395f50325aa63842357ae846b1076693}{PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f24c15efad79f6baeaf441ed46ed25}{PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb4e583babc6ff6894c11e7c0b2b074}{PWR\+\_\+\+PUCRF\+\_\+\+PF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f24c15efad79f6baeaf441ed46ed25}{PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93289e4967423f8f0baa28071ac679f}{PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b69350dc35b106adfc43d9a53ae266}{PWR\+\_\+\+PDCRF\+\_\+\+PF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93289e4967423f8f0baa28071ac679f}{PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48797c9c561b5c7da09ab0a09a4d3b2}{PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bf5f0c74062209eef6330535bd60e96}{PWR\+\_\+\+PDCRF\+\_\+\+PF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48797c9c561b5c7da09ab0a09a4d3b2}{PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e850a08b9bb8a53c0f67e1b8bf86e7}{PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6149d6bd8a4a375310fd9853e89e3ee}{PWR\+\_\+\+PDCRF\+\_\+\+PF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e850a08b9bb8a53c0f67e1b8bf86e7}{PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b7c68cd541affd9e0b2107fefe08a61}{PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c636997d4502073f132030d8de431d}{PWR\+\_\+\+PDCRF\+\_\+\+PF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b7c68cd541affd9e0b2107fefe08a61}{PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e81506f4a61663bd29ac24efae9e5f}{PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d8a2c76c994c0d3034a7b70b4a9d94c}{PWR\+\_\+\+PDCRF\+\_\+\+PF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e81506f4a61663bd29ac24efae9e5f}{PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c17b45354df6ca826cd741661954e8}{PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16962678e8dd2a32dcc10b8ee832251e}{PWR\+\_\+\+PDCRF\+\_\+\+PF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c17b45354df6ca826cd741661954e8}{PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192ccabe19be59647bf84c2d2b6fa414}{PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b14a30b78e98d40f35e877c05f13ea0}{PWR\+\_\+\+PDCRF\+\_\+\+PF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192ccabe19be59647bf84c2d2b6fa414}{PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6eae23341a240d50b01bcf4ffbfd2a7}{PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8352de183e3e22d0a9f7e4a50a4b56ed}{PWR\+\_\+\+PDCRF\+\_\+\+PF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6eae23341a240d50b01bcf4ffbfd2a7}{PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c075cee548c2e134b51ca2591e41a4e}{PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe437f1eb8066e6f0f7c19d7db3fc74a}{PWR\+\_\+\+PDCRF\+\_\+\+PF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c075cee548c2e134b51ca2591e41a4e}{PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36493c29794076214f45f9473f4463f1}{PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga853a5c86aa7d5b506e82c7ebd63a644c}{PWR\+\_\+\+PDCRF\+\_\+\+PF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36493c29794076214f45f9473f4463f1}{PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad587cd8384a60cd3bbb3ff39d0b51e}{PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ae08ae30520cb73f7961275fac69c4}{PWR\+\_\+\+PDCRF\+\_\+\+PF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad587cd8384a60cd3bbb3ff39d0b51e}{PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b768b416736e7ffe150d7d62c1fa55}{PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d83890f3459bc74e083b59ad67be58}{PWR\+\_\+\+PDCRF\+\_\+\+PF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b768b416736e7ffe150d7d62c1fa55}{PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca631040e53c061928c57d3e91448f2}{PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2a58b5ea32b7c1b4d2da1984f2a88b}{PWR\+\_\+\+PDCRF\+\_\+\+PF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca631040e53c061928c57d3e91448f2}{PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce9de9c589bb552be6c6346f22c6764}{PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada94afc66422cadec5c5c83d9ff5fdc2}{PWR\+\_\+\+PDCRF\+\_\+\+PF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce9de9c589bb552be6c6346f22c6764}{PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e85bea195f101806236868218fe7c78}{PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da53e455b188682c255788e03b8c71b}{PWR\+\_\+\+PDCRF\+\_\+\+PF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e85bea195f101806236868218fe7c78}{PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2a352d2fe38e474ff998d075d7b6b3}{PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1249460084b7832b927b6cc9a8292657}{PWR\+\_\+\+PDCRF\+\_\+\+PF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2a352d2fe38e474ff998d075d7b6b3}{PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b09fe1f8cbbf1e4c19c84c9b0a92e9}{PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951f03fc24736f7b0ae95f92bfecdfe2}{PWR\+\_\+\+PUCRG\+\_\+\+PG15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b09fe1f8cbbf1e4c19c84c9b0a92e9}{PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04840d197520fe2d16a1ea3049fa7b8e}{PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6971a31d379eb6ac999707ecc4bd4c}{PWR\+\_\+\+PUCRG\+\_\+\+PG14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04840d197520fe2d16a1ea3049fa7b8e}{PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1801804e792104acb1d41f292dd012c9}{PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ea26d5e7d2b4a08d060b105d5f5ac7}{PWR\+\_\+\+PUCRG\+\_\+\+PG13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1801804e792104acb1d41f292dd012c9}{PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd68dfd6f97a3c52fc05cd9c555313a}{PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ce6de30b2c255f0013cd20dd12c6c7}{PWR\+\_\+\+PUCRG\+\_\+\+PG12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd68dfd6f97a3c52fc05cd9c555313a}{PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e4bef334be6223fdf44b4f82a4dd0e}{PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097c24c8c0f2e3d16a2fd84638b74f25}{PWR\+\_\+\+PUCRG\+\_\+\+PG11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e4bef334be6223fdf44b4f82a4dd0e}{PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5fe56b737fcf275060ac7e41c1632c2}{PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a6a56d985de87709d49f4337c4ea6e}{PWR\+\_\+\+PUCRG\+\_\+\+PG10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5fe56b737fcf275060ac7e41c1632c2}{PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d92ffb1e39d274946f3a3b618edc746}{PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf99c7c40a168e52a0ab6253049747935}{PWR\+\_\+\+PUCRG\+\_\+\+PG9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d92ffb1e39d274946f3a3b618edc746}{PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027401391d97af6c999b8a03eaf834d7}{PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331df7856684cbd6c4554c6554f37d7a}{PWR\+\_\+\+PUCRG\+\_\+\+PG8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027401391d97af6c999b8a03eaf834d7}{PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a6ef75169247b4367b235838f407cd}{PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90258c68c16453d53916ca819867c793}{PWR\+\_\+\+PUCRG\+\_\+\+PG7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a6ef75169247b4367b235838f407cd}{PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf798961da76aecc04dabeefaed4b614f}{PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f06bfa6e0eb028886f482782e5b80d}{PWR\+\_\+\+PUCRG\+\_\+\+PG6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf798961da76aecc04dabeefaed4b614f}{PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5e3f338e014d7737a7da4a942cbcb4}{PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87998eff589b6a4d9cf5641462fbda6c}{PWR\+\_\+\+PUCRG\+\_\+\+PG5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5e3f338e014d7737a7da4a942cbcb4}{PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f33d2da595b8d34916267319fb4629}{PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e64a3d953c10a10e4584db062119607}{PWR\+\_\+\+PUCRG\+\_\+\+PG4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f33d2da595b8d34916267319fb4629}{PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae188205cbe1f548e5707a3af8f225f85}{PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb97b33373b2b6bf4b076519d86061e}{PWR\+\_\+\+PUCRG\+\_\+\+PG3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae188205cbe1f548e5707a3af8f225f85}{PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fd5a93dabe310ad2904ced4ef77cd}{PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e51bd0b11cc601c6b6238b18d35f71}{PWR\+\_\+\+PUCRG\+\_\+\+PG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fd5a93dabe310ad2904ced4ef77cd}{PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50641a4e7f79fb245054808ea417c61}{PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf7017273eee06e9f9770ed8f0c6915}{PWR\+\_\+\+PUCRG\+\_\+\+PG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50641a4e7f79fb245054808ea417c61}{PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d01989dc49d8c9c953f3c3bf88ab99}{PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e299f9a02ffcbfd8517562ba04e888}{PWR\+\_\+\+PUCRG\+\_\+\+PG0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d01989dc49d8c9c953f3c3bf88ab99}{PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ced4c4cfb9b49224d42bc1d4a09a90a}{PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf888b5033e7022024868a74597b6c061}{PWR\+\_\+\+PDCRG\+\_\+\+PG10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ced4c4cfb9b49224d42bc1d4a09a90a}{PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac44b8d1b3c6172c748782dccbdebeded}{PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd223001a7df6843c553e64c1f20446}{PWR\+\_\+\+PDCRG\+\_\+\+PG9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac44b8d1b3c6172c748782dccbdebeded}{PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75131ceca84aaef475ce9aebae159c0f}{PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfcc8bb90b591507ede5da8dcbfb7437}{PWR\+\_\+\+PDCRG\+\_\+\+PG8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75131ceca84aaef475ce9aebae159c0f}{PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d547ffa1fbf54d8467b428812c341}{PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa471cdd56d60a4bceade041626469ed7}{PWR\+\_\+\+PDCRG\+\_\+\+PG7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d547ffa1fbf54d8467b428812c341}{PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e0b112f9d3431abc1c440a9a06e886}{PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741cc32579dca58d57d2f546d9c26e12}{PWR\+\_\+\+PDCRG\+\_\+\+PG6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e0b112f9d3431abc1c440a9a06e886}{PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80bac0853fb582dd0406761728e445a}{PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7adb7e755a9f3f60e423ccaaeaa7f271}{PWR\+\_\+\+PDCRG\+\_\+\+PG5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80bac0853fb582dd0406761728e445a}{PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79eb6f02434ee021b2b28cedf70fda8}{PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a8e17fdb3744e26cb8367958e5d319}{PWR\+\_\+\+PDCRG\+\_\+\+PG4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79eb6f02434ee021b2b28cedf70fda8}{PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b20531f069564ae27c7470b971ae28d}{PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016ee40af4c7d0042df72a8b4d3b4172}{PWR\+\_\+\+PDCRG\+\_\+\+PG3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b20531f069564ae27c7470b971ae28d}{PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a9f70ab17d3f34df593147e977b02}{PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4e3b261acaa35368f3a37060b236b}{PWR\+\_\+\+PDCRG\+\_\+\+PG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a9f70ab17d3f34df593147e977b02}{PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee233d7b3f859331ef07a0e6916ca583}{PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71ccc625beecf1fd0e0b47864efc10a}{PWR\+\_\+\+PDCRG\+\_\+\+PG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee233d7b3f859331ef07a0e6916ca583}{PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e543028568f148269cbf422f3acea2d}{PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8e0ed9011d69ebcf4bfb7ffa75301}{PWR\+\_\+\+PDCRG\+\_\+\+PG0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e543028568f148269cbf422f3acea2d}{PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR5\+\_\+\+R1\+MODE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38cd0ec5cfccd4bf6a5aa566ddce6857}{PWR\+\_\+\+CR5\+\_\+\+R1\+MODE\+\_\+\+Msk}}~(0x1U $<$$<$ PWR\+\_\+\+CR5\+\_\+\+R1\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a835eda70047190bcb4cb52d59a56a}{PWR\+\_\+\+CR5\+\_\+\+R1\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38cd0ec5cfccd4bf6a5aa566ddce6857}{PWR\+\_\+\+CR5\+\_\+\+R1\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46cef7c03db0d2f56c0162e46f6d5b7e}{QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050f00e199825fdcbf074c6c1f8607e3}{QUADSPI\+\_\+\+CR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46cef7c03db0d2f56c0162e46f6d5b7e}{QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3943d288eb9c96ca27136a6bf897cd7}{QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad099d47035fb63f8793169d7f0eb0ae3}{QUADSPI\+\_\+\+CR\+\_\+\+ABORT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3943d288eb9c96ca27136a6bf897cd7}{QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fec485d7854f604b165a742784c302a}{QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7806b1bf9954ff72139fd657f193732}{QUADSPI\+\_\+\+CR\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fec485d7854f604b165a742784c302a}{QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76b5767d370f90eb6dbbbb4f11599ebc}{QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932b50af86c9c97f801efd75f342638a}{QUADSPI\+\_\+\+CR\+\_\+\+TCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76b5767d370f90eb6dbbbb4f11599ebc}{QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4750dc0e2b6b04adb40fae6401694a98}{QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac649059660621f63f0fad2475c9054de}{QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4750dc0e2b6b04adb40fae6401694a98}{QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+DFM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac72190b3395b4829c81606842b99268d}{QUADSPI\+\_\+\+CR\+\_\+\+DFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+DFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d442f814ee278094ea5a7a4c2f24c1b}{QUADSPI\+\_\+\+CR\+\_\+\+DFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac72190b3395b4829c81606842b99268d}{QUADSPI\+\_\+\+CR\+\_\+\+DFM\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35dc9e719ebc5572f4ff72b60c58f340}{QUADSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ac5939ec9c764a0aef267fe8f43997f}{QUADSPI\+\_\+\+CR\+\_\+\+FSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35dc9e719ebc5572f4ff72b60c58f340}{QUADSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a4c063ab026506633d7fae01b756b9}{QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Msk}}~(0x\+FUL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082e8164b4758a9259244923b602b3ea}{QUADSPI\+\_\+\+CR\+\_\+\+FTHRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a4c063ab026506633d7fae01b756b9}{QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f93e9c1c1c20a032b6fbdff478db62}{QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25e8a6f3a65548cd3507bb01e1d505c4}{QUADSPI\+\_\+\+CR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f93e9c1c1c20a032b6fbdff478db62}{QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2b833518483dfbfac21a5cba9c38}{QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b40d2fa562d560e20c1be773996e9ba}{QUADSPI\+\_\+\+CR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2b833518483dfbfac21a5cba9c38}{QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25c42df9850be004b2a905418247d0ff}{QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2045af0479b1dac21baee49c33e8e42f}{QUADSPI\+\_\+\+CR\+\_\+\+FTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25c42df9850be004b2a905418247d0ff}{QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8269f74372f54434546644791504dfa}{QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f95f4be636467b6fde77aa7a5785459}{QUADSPI\+\_\+\+CR\+\_\+\+SMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8269f74372f54434546644791504dfa}{QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a6933c16c6f2f599eb2400be00449c}{QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24de4f12fa1b925837252613f85e4c94}{QUADSPI\+\_\+\+CR\+\_\+\+TOIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a6933c16c6f2f599eb2400be00449c}{QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d5cbc8c43b952d08dd1211406d102e}{QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d623300af29d42d1233140873c43db6}{QUADSPI\+\_\+\+CR\+\_\+\+APMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d5cbc8c43b952d08dd1211406d102e}{QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f020bd6457b98962d55bd5bf198a944}{QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccf439c54bb374d15bb1407e3018e4a}{QUADSPI\+\_\+\+CR\+\_\+\+PMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f020bd6457b98962d55bd5bf198a944}{QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62974bf5335f5adb1703e8cd978dbea9}{QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114d302227e035a45dc61fdf1ac1b779}{QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62974bf5335f5adb1703e8cd978dbea9}{QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08d28379992cc33a77c8b179eb2ed33}{QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8832f18ae10c2d8d1406182e340561bf}{QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08d28379992cc33a77c8b179eb2ed33}{QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffcf3d688615c78fd05559dc3d3ad03}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63f0111a0ed3bcdcfabfd618da1909}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffcf3d688615c78fd05559dc3d3ad03}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac912ef20933fcfb0a1618f78d4809a35}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6964dc08cfe39a49142c172efec76c62}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c3f2d244cf216043f65940860f39ed}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+2}}~(0x4\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga368780b3973790e6ed38d4ec1f84d3c5}{QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf584e24757c37b02f1dd151c03e20561}{QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga368780b3973790e6ed38d4ec1f84d3c5}{QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f735f87bc58b45b805955787f44dc48}{QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cec647b2b62709c4518c4f82eb38b1d}{QUADSPI\+\_\+\+SR\+\_\+\+TEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f735f87bc58b45b805955787f44dc48}{QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf5b7079925037717377eb190962cf3}{QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c813dad6149701606c0ff42663b64c9}{QUADSPI\+\_\+\+SR\+\_\+\+TCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf5b7079925037717377eb190962cf3}{QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9c43d86edbd0af2ef0acbbe1ee83d}{QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad96f31e896e12ca3a3f2e836a115bb09}{QUADSPI\+\_\+\+SR\+\_\+\+FTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9c43d86edbd0af2ef0acbbe1ee83d}{QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d593adbb4f4147a3a10328128817d6}{QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33328be6c9c4f951ba6d04c80ed846a5}{QUADSPI\+\_\+\+SR\+\_\+\+SMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d593adbb4f4147a3a10328128817d6}{QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c908040b579907946bac113088a3bbf}{QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76452c78d891392aad440842dc2882f6}{QUADSPI\+\_\+\+SR\+\_\+\+TOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c908040b579907946bac113088a3bbf}{QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade769c50d3921188ecf13db3619bd13d}{QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27254c6ca941e4ca5d2f46e5bc7fdf0d}{QUADSPI\+\_\+\+SR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade769c50d3921188ecf13db3619bd13d}{QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340ed2c87acf50c9a031fdd32039caad}{QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4c03a504a1e187cdac3f993580f050}{QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340ed2c87acf50c9a031fdd32039caad}{QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63058292a090cdbe5e8549c26a874016}{QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4884ff79878b8b4a9bbf4cab3719b72f}{QUADSPI\+\_\+\+FCR\+\_\+\+CTEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63058292a090cdbe5e8549c26a874016}{QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9137481f0934856da91f1c00395970}{QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c6130ef9224cad78ad7c8161782886}{QUADSPI\+\_\+\+FCR\+\_\+\+CTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9137481f0934856da91f1c00395970}{QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0356f5d6bc4282392be36d2473ab61c9}{QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4a83d65aa38256bcfa4e88621bc514}{QUADSPI\+\_\+\+FCR\+\_\+\+CSMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0356f5d6bc4282392be36d2473ab61c9}{QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf086299045c80044206d34a27e5f20a}{QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6694075780a7586b8a4dcaa97fd86dd}{QUADSPI\+\_\+\+FCR\+\_\+\+CTOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf086299045c80044206d34a27e5f20a}{QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb22282d2a69a2db801a310ccbbfea3f}{QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59fb9f95ad0078959c752e92cde27249}{QUADSPI\+\_\+\+DLR\+\_\+\+DL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb22282d2a69a2db801a310ccbbfea3f}{QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cefca385410f735408a014b4d2db8f0}{QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ed7a5064224daa407ad9029eb42b28}{QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cefca385410f735408a014b4d2db8f0}{QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00234074a8f3c422b37b27c4018637c}{QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f4596d166dc7ab94d2da7a5dd7539d}{QUADSPI\+\_\+\+CCR\+\_\+\+IMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00234074a8f3c422b37b27c4018637c}{QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab695f13859f6781ad3e7628bf3a49e}{QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823ea8041e96d5f07da42bab62eff812}{QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8933f698cf4d1e2fe6be5c058c92ac}{QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9864b837f30e0a71c01f2e0bdb2aca}{QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8933f698cf4d1e2fe6be5c058c92ac}{QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf621124ab63b71e0eb81bd3f5de5a692}{QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b17d18d09eaa2d0b3964a8bba2987f}{QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bb9e881487896c02827b587129cf09}{QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c1450a577fbd8a23f4eae6bacd19e0e}{QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bb9e881487896c02827b587129cf09}{QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa8bcf22a33048f216cb2f4cb04a804c}{QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac494d4650497b178db83a0d2e2f76523}{QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1a75ed248abae68c5c7886f935229b}{QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f909348c71158503ac2c88920a83b47}{QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1a75ed248abae68c5c7886f935229b}{QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479cace0fc2a6484e4d8972a5f6527f}{QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5152b4a6f79afebad47e48b3b00164c}{QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e9a51af71674f5a81bf660f99d7f98}{QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e06ab4a72b1a656dc5109865c094cd}{QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e9a51af71674f5a81bf660f99d7f98}{QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc04385fd4c11faea9bfc69abdaeffd4}{QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9edfe20cd5f17adf58431043c60e8e4d}{QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9d644c4058a425e82f939b37323005}{QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668f5eab7fce95556ef4a5d963b816e5}{QUADSPI\+\_\+\+CCR\+\_\+\+DCYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9d644c4058a425e82f939b37323005}{QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11cd83632f1d5c4e110d5c9bd1702466}{QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c416cd5ebdbcf7ba0a4c909dc83d9b6}{QUADSPI\+\_\+\+CCR\+\_\+\+DMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11cd83632f1d5c4e110d5c9bd1702466}{QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be8dd1cabe88ebfc68fec73a3323fda}{QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga620fa9db75387cc03044997325b2c291}{QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b3c279c3e9cadbba9b29040eed3bedb}{QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8bc946580d9e262135bec9bd61deef0}{QUADSPI\+\_\+\+CCR\+\_\+\+FMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b3c279c3e9cadbba9b29040eed3bedb}{QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fffb292781550aa45bfa9c7794fd831}{QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ddd04f00327d4b6110472fc5627d7d0}{QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb2acd179421e6fb0f74dfed3f9bb686}{QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga688f887b33af465540dbaf97ee924497}{QUADSPI\+\_\+\+CCR\+\_\+\+SIOO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb2acd179421e6fb0f74dfed3f9bb686}{QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+DHHC\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a94be1a5c13bdbb74827a1ed19cfdf}{QUADSPI\+\_\+\+CCR\+\_\+\+DHHC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DHHC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb43a53d42e435f766e61dd6dabb73e}{QUADSPI\+\_\+\+CCR\+\_\+\+DHHC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a94be1a5c13bdbb74827a1ed19cfdf}{QUADSPI\+\_\+\+CCR\+\_\+\+DHHC\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3446a45e544546887305d64341e245}{QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884faae87510ac6026871e24a517f3d8}{QUADSPI\+\_\+\+CCR\+\_\+\+DDRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3446a45e544546887305d64341e245}{QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0d5af1a1214bb00a732c7213a9e69c}{QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac204c686bdf36b5d6e848467d4ce3d86}{QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0d5af1a1214bb00a732c7213a9e69c}{QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee28c0dbb70fc72098cc10d75edf6131}{QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec428dde9b33f356fb630b6944d9ab4}{QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee28c0dbb70fc72098cc10d75edf6131}{QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47d752f67a4d6a3fabf8c71da0426b}{QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae10dc21fda848c12e954e5627f73fb1c}{QUADSPI\+\_\+\+DR\+\_\+\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47d752f67a4d6a3fabf8c71da0426b}{QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7258eb53f55c15e6c90a2b539d4e391d}{QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b390cb9922c1fc26e0c2140f783806}{QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7258eb53f55c15e6c90a2b539d4e391d}{QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20175d341b7f273f0d221424184bd52}{QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga539a30463ce63b7e73fdf85292296d1c}{QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20175d341b7f273f0d221424184bd52}{QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec0ecb3086582dca75aebe34c421c0}{QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c199545122e685c22c56c3cb89cb22}{QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec0ecb3086582dca75aebe34c421c0}{QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad959445e1e5968ae309857547f79ba6}{QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18ac0dc4be5d70af1fbbfb7443d8c49}{QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad959445e1e5968ae309857547f79ba6}{QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+HSI48\+\_\+\+SUPPORT}
\item 
\#define {\bfseries RCC\+\_\+\+PLLP\+\_\+\+DIV\+\_\+2\+\_\+31\+\_\+\+SUPPORT}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082ffaaa797e5be06892b682090c5366}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082ffaaa797e5be06892b682090c5366}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373a4eb46907791e6cd67dc3414fd0ef}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98dfeb8365fd0b721394fc6a503b40b}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373a4eb46907791e6cd67dc3414fd0ef}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6688742a2bc2e5ea2b702ce3e8ba2141}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d4a13a545aa927c0798a8c9d2e19b9c}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a51d24a0526539fc1b887e495448ff}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c33c0fd16ffda9c72e5bfcf9fd664a2}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa093104b6fe728a9316d2a91f9d093d2}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb5ecf162fa836674dc702b33fd1dfc}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20b19d7f5baccc4a317b4f7c19d9f62}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638580a837912f0c0cd133f8131c26f6}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+7}}~(0x80\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define {\bfseries RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1b117a700548e3dfb84e8e215e68aa}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79c333962d5bd80636eca9997759804}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1b117a700548e3dfb84e8e215e68aa}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga796dd9b257a665ff659f3fd40ad0eb2c}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdf632fe37d9899d684fc1a80073102}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc6417d0cbbbb5895833fdf228bf7a9}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga545703865fb4ca029ffc560de246032d}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34fb8669719bb81fd869780c725f61a}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a97e3b5287853cbb0f4cabc7122a9e}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa4114cb273eed7b2c46fe0827f5be6}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+6}}~(0x40\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~(0x00000003U)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~(0x00000008U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~(0x0000000\+CU)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~(0x00000080U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~(0x00000090U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~(0x000000\+A0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~(0x000000\+B0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~(0x000000\+C0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~(0x000000\+D0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~(0x000000\+E0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~(0x000000\+F0U)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~(0x00000500U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~(0x00000600U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~(0x00000700U)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~(0x00002800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~(0x00003000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~(0x00003800U)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67461a9427595f48765650366e57574b}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76304e842d0244575776a28f82cafcfd}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67461a9427595f48765650366e57574b}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d2500aaedb40c512793f8c38290a9}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fcf02df023f6a18ceb6ba85478ff64}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136d5fb2b22442eca6796b45dfa72d84}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ea37574c4ff4551a32baa511c9a794}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d800fa49d4ed43fde0f5342dc9d2831}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d800fa49d4ed43fde0f5342dc9d2831}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bd335b38b0a72a0f42661829727fbd}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV1}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41db56060b3511b3091d081c7c1ef659}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV2}}~(0x10000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae98d1559e9bebb8a7221f23e87772dd}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV4}}~(0x20000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb847ba58050383bb4f73e743fb05ee4}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV8}}~(0x30000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaa21720ceabda4cee4c9dcb8684ccf}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV16}}~(0x40000000U)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bd335b38b0a72a0f42661829727fbd}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV1}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41db56060b3511b3091d081c7c1ef659}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV2}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae98d1559e9bebb8a7221f23e87772dd}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV4}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb847ba58050383bb4f73e743fb05ee4}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV8}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaa21720ceabda4cee4c9dcb8684ccf}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV16}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f23373e286ede2b5cc0284317e828}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cbc29d047ec699803a691c9317ef24f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0cf8b92e20fe74cc2371ebb8477e04}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0cf8b92e20fe74cc2371ebb8477e04}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}}~(0x40\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d796f7b71c3f1b372cc47b51657cef5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d796f7b71c3f1b372cc47b51657cef5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8da6f0ef1b6c71ca3b961d4182ca3bf}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8da6f0ef1b6c71ca3b961d4182ca3bf}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e97c300a1e833572204b270398158f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e97c300a1e833572204b270398158f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17486e6d7892417919d5fa25599c7fb7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17486e6d7892417919d5fa25599c7fb7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf714d3c7a4109d65005b727a8e1d359}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf714d3c7a4109d65005b727a8e1d359}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9075487daa485fa5dbb43b4cebb3683c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9075487daa485fa5dbb43b4cebb3683c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5198d1f02fa308a5f3b2a4bcc35295}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42dcb54989dc0c0d25cd8dc725abbda}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2d11206247ae1826e1f82bf650acb20}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dd053fd7538edb0dde8bf2d68312c0}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a5c6c069bbee67b12ef368d0cd8237}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPDIV\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1012b1cdd87ec22b6aee5276f6531}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1012b1cdd87ec22b6aee5276f6531}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61aee7f1d942d3c9bb884d911ceced34}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSERDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61aee7f1d942d3c9bb884d911ceced34}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4b0b4830075a4477e1d13848b4be10}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4b0b4830075a4477e1d13848b4be10}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aed0a9126463d4053397a611b2319d8}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSERDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aed0a9126463d4053397a611b2319d8}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c76cb4e90ea58001ef71ffebb79b0f}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c76cb4e90ea58001ef71ffebb79b0f}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5feaa65daf2f2198ab7dd466bb3ba392}{RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSECSSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5feaa65daf2f2198ab7dd466bb3ba392}{RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49f535261e6694eb705e97eba2085b9}{RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49f535261e6694eb705e97eba2085b9}{RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f25634eb3a208e97271f65fc86da047}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f25634eb3a208e97271f65fc86da047}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0e6acf9d011e906dfa1edf50a750a2}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSERDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0e6acf9d011e906dfa1edf50a750a2}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4de214162b81a435d7cd6f6e2684b7c}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4de214162b81a435d7cd6f6e2684b7c}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2722bfd4effde4066caf3f74477ce72}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSERDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2722bfd4effde4066caf3f74477ce72}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15095a042dbcb07e91de0e3473c07ee}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15095a042dbcb07e91de0e3473c07ee}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d5e54bf2efb5e58f9864c1a25499e}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+CSSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d5e54bf2efb5e58f9864c1a25499e}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcaa72ae38f4b5735a7b4a0d860603e}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSECSSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcaa72ae38f4b5735a7b4a0d860603e}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd9a8dbc82ad3fa3097b8257e47acc9}{RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd9a8dbc82ad3fa3097b8257e47acc9}{RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e655cc34feada1a64b60fbefa4541f}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSIRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e655cc34feada1a64b60fbefa4541f}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a48f2067bdfc3ed5b8836dfb8579e5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSERDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a48f2067bdfc3ed5b8836dfb8579e5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb3333a9cd24d04041f5f69ac345b428}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSIRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb3333a9cd24d04041f5f69ac345b428}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b58e826fdabf870a68dc01e88c3845e}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSERDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b58e826fdabf870a68dc01e88c3845e}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6459b12ab87a5d3598caf8561c15ab57}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLLRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6459b12ab87a5d3598caf8561c15ab57}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46bb299823d9474f17fc1a8f8758a7}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+CSSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46bb299823d9474f17fc1a8f8758a7}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e7944506eb4db0f439911ab33b94ea}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSECSSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e7944506eb4db0f439911ab33b94ea}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b65b80bac7c108da9b1515bf85a0121}{RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b65b80bac7c108da9b1515bf85a0121}{RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4270aa021ea49bfc7e0f4ef4742f8991}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4270aa021ea49bfc7e0f4ef4742f8991}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMAMUX1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CORDICRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9948225cfe159c378b8c1aa79ad466}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CORDICRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CORDICRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CORDICRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9948225cfe159c378b8c1aa79ad466}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CORDICRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FMACRST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55bce369980695a3f21ed05c1e4053ee}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FMACRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FMACRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FMACRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55bce369980695a3f21ed05c1e4053ee}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FMACRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e6d96ec7c819a23dd42ce4907e4fb7}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e6d96ec7c819a23dd42ce4907e4fb7}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0f9e76b934af78155abddaacf568e4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0f9e76b934af78155abddaacf568e4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb17f567072d723a77a7778ae57b5481}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb17f567072d723a77a7778ae57b5481}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27eedf92cf433c581b7526a8f53c359a}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27eedf92cf433c581b7526a8f53c359a}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa335d9251d3a17e6df1ec64da739fe8}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa335d9251d3a17e6df1ec64da739fe8}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa53208792b9ac6ac8ea0e8e958a6ed39}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa53208792b9ac6ac8ea0e8e958a6ed39}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69491a2f9d32be1415fe4d39f884947}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69491a2f9d32be1415fe4d39f884947}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0273e386bb5e3ea82f80f86e12d9ff}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0273e386bb5e3ea82f80f86e12d9ff}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bfb6ccfaf2900a8fb9a56fc64696f3}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bfb6ccfaf2900a8fb9a56fc64696f3}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d81d428feec419f74a2c1a07f8455}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC12\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d81d428feec419f74a2c1a07f8455}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC345\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6e329f1d90474e3f1fd6a183a1846ba}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC345\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC345\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC345\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6e329f1d90474e3f1fd6a183a1846ba}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADC345\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC1\+RST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a61d1e5456ac12e7d29527a054142b1}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a61d1e5456ac12e7d29527a054142b1}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9238c3630b57d94a5f6dcaef64c9390}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9238c3630b57d94a5f6dcaef64c9390}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC3\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e62b7cb6c525369ed8824f6ed164d3b}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e62b7cb6c525369ed8824f6ed164d3b}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC4\+RST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b1b89524b8d855514500af15e1e8cd}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b1b89524b8d855514500af15e1e8cd}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DAC4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac557e9b39e599539fb5cc2a100de60}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac557e9b39e599539fb5cc2a100de60}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0968f088792a5ad3f40a5dc428832448}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0968f088792a5ad3f40a5dc428832448}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98041f2a18e7e7441d43b9c33e609a4}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98041f2a18e7e7441d43b9c33e609a4}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb00e530a3073c366408a20a172f32ea}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb00e530a3073c366408a20a172f32ea}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade041eeb01183aba282dc501b8efe20c}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade041eeb01183aba282dc501b8efe20c}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ca1e6b5398307c8400e1a1345061d7}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ca1e6b5398307c8400e1a1345061d7}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1e2260e579fc8c4b2c5d32092c811b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1e2260e579fc8c4b2c5d32092c811b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8819ca575afd4145aa6f0eb4cba97697}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8819ca575afd4145aa6f0eb4cba97697}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d4227ddd1a4373fdc60f59b85073cbc}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d4227ddd1a4373fdc60f59b85073cbc}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CRSRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222718f88baf938fa470f46df6fd0093}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CRSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CRSRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CRSRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222718f88baf938fa470f46df6fd0093}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CRSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e807b6dd8ad5174bad9f3650dd86f1}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e807b6dd8ad5174bad9f3650dd86f1}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga346737c0528ea4c24681bd64b888321b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga346737c0528ea4c24681bd64b888321b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564ab1a7ec3faffdb9d4ca1c7a36ec3}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564ab1a7ec3faffdb9d4ca1c7a36ec3}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054f7c9f0e63b4f7db3411cab6855782}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054f7c9f0e63b4f7db3411cab6855782}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2cb687fdefdcc0c3110f6f54e53908f}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2cb687fdefdcc0c3110f6f54e53908f}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38d0e072507fdae64eea915cbf327d97}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38d0e072507fdae64eea915cbf327d97}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d1af736dd0609a32d4e4e901ff93c9}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d1af736dd0609a32d4e4e901ff93c9}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab329e61bbba4ee9a36b0cb6a9a168d12}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab329e61bbba4ee9a36b0cb6a9a168d12}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USBRST\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2dd16a487224b73baf891aeac94f3a}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USBRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USBRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2dd16a487224b73baf891aeac94f3a}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+FDCANRST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8da0c7e31f19f3eece3969a5cfcb80e}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+FDCANRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+FDCANRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+FDCANRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8da0c7e31f19f3eece3969a5cfcb80e}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+FDCANRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4176b98bc3ac2b957226d7a88d9c138d}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4176b98bc3ac2b957226d7a88d9c138d}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066ecf3af25b719d13e4368775f58160}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066ecf3af25b719d13e4368775f58160}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af0a2085a4517992d6663c87809948b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af0a2085a4517992d6663c87809948b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2143adec508f5e6c9e8ec950183e195}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2143adec508f5e6c9e8ec950183e195}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+I2\+C4\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcaedf251a2df29d31c53d4199006aa}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+I2\+C4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+I2\+C4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+I2\+C4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcaedf251a2df29d31c53d4199006aa}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+I2\+C4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+UCPD1\+RST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfc125df34dcfe0f3308bd459487c3f}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+UCPD1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+UCPD1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+UCPD1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfc125df34dcfe0f3308bd459487c3f}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+UCPD1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14242f5f656c5860137bd75f2a0515e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14242f5f656c5860137bd75f2a0515e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba823e1afa67e1b5db5faa1094b200c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba823e1afa67e1b5db5faa1094b200c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad033dd35fed6a86bd2cb338cd6f4d393}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad033dd35fed6a86bd2cb338cd6f4d393}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2de81b2d9a2d058ee856301979c283}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2de81b2d9a2d058ee856301979c283}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4e95a698b3e22ecd11f48fc97d6be}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4e95a698b3e22ecd11f48fc97d6be}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM20\+RST\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29459048a1c43c14277e3ff6947e297c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM20\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM20\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM20\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29459048a1c43c14277e3ff6947e297c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM20\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09c08b8ccdb047c6864b28af9869854}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09c08b8ccdb047c6864b28af9869854}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+HRTIM1\+RST\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b9f4f62e5102f65c855a30a76fe723c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+HRTIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+HRTIM1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+HRTIM1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b9f4f62e5102f65c855a30a76fe723c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+HRTIM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f296ea983cfcbdcfeafe076bddae53}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f296ea983cfcbdcfeafe076bddae53}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMAMUX1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CORDICEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2f9906084e268e119aeaabaefeee36}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CORDICEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CORDICEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CORDICEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2f9906084e268e119aeaabaefeee36}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CORDICEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+FMACEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52de4abfaef2a98c50db8dc1c0e696d4}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+FMACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FMACEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+FMACEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52de4abfaef2a98c50db8dc1c0e696d4}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+FMACEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96e5f87c2477f3529028abd3bd534c60}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96e5f87c2477f3529028abd3bd534c60}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4555512f6767b69cda6eedddc9bc050e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4555512f6767b69cda6eedddc9bc050e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc11f38a9a05e29db1fdebd880d943a}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc11f38a9a05e29db1fdebd880d943a}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e42ed2487f18a13a35b391d38d5f1d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e42ed2487f18a13a35b391d38d5f1d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f736b54cb8942c349d43e3fc124dca1}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f736b54cb8942c349d43e3fc124dca1}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a0472aea88cfb025e7992debf385ac}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a0472aea88cfb025e7992debf385ac}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4a690d89994da84933ebe902bee11a}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4a690d89994da84933ebe902bee11a}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7dca536d67df03798c4cc614e8e856c}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7dca536d67df03798c4cc614e8e856c}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed92c93a921e49c1658dd013bac91c6}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed92c93a921e49c1658dd013bac91c6}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC345\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279b43ee790f1456b586ff9ddd243efe}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC345\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC345\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC345\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279b43ee790f1456b586ff9ddd243efe}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADC345\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cad726b9a838c801ba6db481f607a0}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cad726b9a838c801ba6db481f607a0}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf80544626c274045bc2c4e07ee4c30d2}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf80544626c274045bc2c4e07ee4c30d2}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0431625490a1d8d1edcf79d7674c6e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0431625490a1d8d1edcf79d7674c6e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC4\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12334f29636fd79d717c21b8fb44dd2}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12334f29636fd79d717c21b8fb44dd2}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DAC4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2170ecd918ffe5d888e76c3dcd5cab}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2170ecd918ffe5d888e76c3dcd5cab}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092fdcfd514ac903cd960c11ee20c2a9}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092fdcfd514ac903cd960c11ee20c2a9}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4526ab85b9c1248db40b197e5e25c8ca}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4526ab85b9c1248db40b197e5e25c8ca}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497a8de1be77c7bddc50d24d053f976}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497a8de1be77c7bddc50d24d053f976}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95965977cbfa7e7fbd28cc9f48d5462f}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95965977cbfa7e7fbd28cc9f48d5462f}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe94578d6ed29e42914082e2f05ccda9}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe94578d6ed29e42914082e2f05ccda9}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae209230dbb65877c25f2bc1441f07e}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae209230dbb65877c25f2bc1441f07e}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac91f970a678f399abbb2567995b4d5a2}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac91f970a678f399abbb2567995b4d5a2}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d6b9443b655c4b98073dd57c890825}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d6b9443b655c4b98073dd57c890825}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+CRSEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f2604edb4677b06704b4cbd1dbaade5}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+CRSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+CRSEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+CRSEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f2604edb4677b06704b4cbd1dbaade5}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+CRSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae46da9c20326d1966a5b2cec86fc3feb}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae46da9c20326d1966a5b2cec86fc3feb}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcab16c1a9d657a951e90fa8d6c43828}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcab16c1a9d657a951e90fa8d6c43828}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16b0b72048819e7bb16d27d861b2e45}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16b0b72048819e7bb16d27d861b2e45}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8802fede794db20804b92df2ab6ec9b}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8802fede794db20804b92df2ab6ec9b}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0cc00179f2463f8b18c7f6ce54e84d}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0cc00179f2463f8b18c7f6ce54e84d}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga564415c5f8c6b651fd55233c6aa93ce0}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga564415c5f8c6b651fd55233c6aa93ce0}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e28582b89e84c02d17e25c65c7b9a3}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e28582b89e84c02d17e25c65c7b9a3}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36bd7e875e6c5fe7e07a9596de1b6cd}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36bd7e875e6c5fe7e07a9596de1b6cd}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7b43762ccbf1f28880397a02e06e01}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7b43762ccbf1f28880397a02e06e01}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af9b25dc4096d7abb1523cdf097d492}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af9b25dc4096d7abb1523cdf097d492}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+USBEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa784c6b747bbdc1e74f2ba8095dad63e}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USBEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+USBEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa784c6b747bbdc1e74f2ba8095dad63e}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USBEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+FDCANEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f77141b9dd3f8a4927006e770312fff}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+FDCANEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+FDCANEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+FDCANEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f77141b9dd3f8a4927006e770312fff}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+FDCANEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8867cbab378fe603de09a31b24718595}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8867cbab378fe603de09a31b24718595}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf402ef0571cfe699900a76584d10cb49}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf402ef0571cfe699900a76584d10cb49}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24e73c9e2a632e0f6742e97e5e2d4d1}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24e73c9e2a632e0f6742e97e5e2d4d1}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6534a027eaf292d920532060d8bb331}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6534a027eaf292d920532060d8bb331}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+I2\+C4\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae101a48dd081a9f326d5bb305933f4a2}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+I2\+C4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR2\+\_\+\+I2\+C4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+I2\+C4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae101a48dd081a9f326d5bb305933f4a2}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+I2\+C4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+UCPD1\+EN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacabcbefda5a92d17fb9bf93af485cb3}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+UCPD1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR2\+\_\+\+UCPD1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+UCPD1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacabcbefda5a92d17fb9bf93af485cb3}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+UCPD1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781c030e54df45c8f190c9f03d20f4a5}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781c030e54df45c8f190c9f03d20f4a5}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace08df04fccb33baccbda0fa4697dc04}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace08df04fccb33baccbda0fa4697dc04}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga416e2104fa8eb2d2cb4500e529557a79}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga416e2104fa8eb2d2cb4500e529557a79}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932f2230a1983d1fdbe80b1980773ada}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932f2230a1983d1fdbe80b1980773ada}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f53c33bf4b9222ff46ddea57402bf4}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f53c33bf4b9222ff46ddea57402bf4}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978d11590b2379114a036bc62d642e0d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978d11590b2379114a036bc62d642e0d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM20\+EN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939a2ace9fbdf7fd44bf7a5a373c682d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM20\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM20\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM20\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939a2ace9fbdf7fd44bf7a5a373c682d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM20\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e14d9a33829f5038150d52a8654515}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e14d9a33829f5038150d52a8654515}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+HRTIM1\+EN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f788e73dfaba09b4b4b26ecb08743b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+HRTIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+HRTIM1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+HRTIM1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f788e73dfaba09b4b4b26ecb08743b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+HRTIM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7169a7acd52e3ce5e49d4988dc4e56a}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7169a7acd52e3ce5e49d4988dc4e56a}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed651b012fcff622e029937639280c1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed651b012fcff622e029937639280c1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d92806431df63382b11cca0c66f4097}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d92806431df63382b11cca0c66f4097}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMAMUX1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02db14d2af125ded56d60653c244ceba}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02db14d2af125ded56d60653c244ceba}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CORDICSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b8872e688ff64a1b7574eb708b9a5e}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b8872e688ff64a1b7574eb708b9a5e}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FMACSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05163a7b2434f66f832a78a885a712d7}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05163a7b2434f66f832a78a885a712d7}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb5b54f3dba267bfbb07087662298e8}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb5b54f3dba267bfbb07087662298e8}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fa634d0d6db64bf205082d3e5e4cb1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fa634d0d6db64bf205082d3e5e4cb1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3039863a420e3704a9e31adc02ade737}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3039863a420e3704a9e31adc02ade737}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7900f2d0a8f153923dab6ad5d02f6c8}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7900f2d0a8f153923dab6ad5d02f6c8}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dde010421ea24731449699ab57a9f78}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dde010421ea24731449699ab57a9f78}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cf31894c52a48ff39b40e809923bb9}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cf31894c52a48ff39b40e809923bb9}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4059fb44036b1501db35c62ce1c3184d}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4059fb44036b1501db35c62ce1c3184d}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2a4c8a9903376b4320508c32492a54}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2a4c8a9903376b4320508c32492a54}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51ed60af9cb6c0a2b5231c1062ecf3e}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51ed60af9cb6c0a2b5231c1062ecf3e}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ad0058fd225904be54460995e54cc9}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ad0058fd225904be54460995e54cc9}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bf588c8ac1af9c63398fbc354c5015}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bf588c8ac1af9c63398fbc354c5015}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb73a2b6c7e5c17dec8ec9df2614abd}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb73a2b6c7e5c17dec8ec9df2614abd}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC345\+SMEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44522add18f09bafe759fea087dcf6aa}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC345\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC345\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC345\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44522add18f09bafe759fea087dcf6aa}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC345\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7adf564f9123ff1bd0ca0a1b4cc8734d}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7adf564f9123ff1bd0ca0a1b4cc8734d}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC2\+SMEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9613bf4ed9ddcab8134c3829123a18a}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9613bf4ed9ddcab8134c3829123a18a}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf89e284424c05c7918f40d14787dacb}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf89e284424c05c7918f40d14787dacb}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC4\+SMEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2363933d59e439432c2f35bf36dcf24e}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC4\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC4\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC4\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2363933d59e439432c2f35bf36dcf24e}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC4\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364048c7483c792b4b7d9381c7285893}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364048c7483c792b4b7d9381c7285893}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae693d64bdedbea3bb1d60cc48c49d57e}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae693d64bdedbea3bb1d60cc48c49d57e}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974a2a8bddee2130eb9e7cce2c8527f6}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974a2a8bddee2130eb9e7cce2c8527f6}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68935395c485fba8fdec3afe05ebe8f8}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68935395c485fba8fdec3afe05ebe8f8}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2feac27aed3ef1611a9f08bbb9de8e9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2feac27aed3ef1611a9f08bbb9de8e9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1beb33ba793695efab7329ca407db}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1beb33ba793695efab7329ca407db}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14c60377bb3df1128ac1d7d7a170b42}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14c60377bb3df1128ac1d7d7a170b42}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086a9f03386135b2968bc74987da140}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086a9f03386135b2968bc74987da140}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabb461872be64ce72628264ac3f573a9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabb461872be64ce72628264ac3f573a9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CRSSMEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6073e165d2f89fe2fafa95552f2508}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CRSSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CRSSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CRSSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6073e165d2f89fe2fafa95552f2508}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CRSSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7721788665ecad0bd19378d5092dacc9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7721788665ecad0bd19378d5092dacc9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efdaf8d838714816da754c9821d9040}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efdaf8d838714816da754c9821d9040}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3d09c9ae801ca7257378237ba3d5d5e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3d09c9ae801ca7257378237ba3d5d5e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d7d2d43835684daf1866c1839d9e4}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d7d2d43835684daf1866c1839d9e4}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67691a6ace367bfe8e5c7b6423767c1a}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67691a6ace367bfe8e5c7b6423767c1a}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f78847ae83b30c9190a869d1133c69d}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f78847ae83b30c9190a869d1133c69d}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62d95336987392e114ad5784422ba5}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62d95336987392e114ad5784422ba5}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1564491d59f258eca337bcee433677b3}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1564491d59f258eca337bcee433677b3}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fda98dc78cf57c35722090e700416e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fda98dc78cf57c35722090e700416e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c393395f3f540e117ca2586d4cb3155}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c393395f3f540e117ca2586d4cb3155}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USBSMEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2551880f4e2d9a8585094012d1d305}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USBSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USBSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USBSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2551880f4e2d9a8585094012d1d305}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USBSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+FDCANSMEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b88fe980e35624da2c0eaf8234df111}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+FDCANSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+FDCANSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+FDCANSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b88fe980e35624da2c0eaf8234df111}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+FDCANSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab536664d67aa5568e7dcf1d6f194617e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab536664d67aa5568e7dcf1d6f194617e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c12e41f2e8b35e3a65945be2eaf9de}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c12e41f2e8b35e3a65945be2eaf9de}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df08ba98e00061a10143a0a360127a6}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df08ba98e00061a10143a0a360127a6}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94d483fb35f102a4053655e82a32b528}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94d483fb35f102a4053655e82a32b528}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+I2\+C4\+SMEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577c4285986a7300a884aad194ccd970}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+I2\+C4\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+I2\+C4\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+I2\+C4\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577c4285986a7300a884aad194ccd970}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+I2\+C4\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+UCPD1\+SMEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c83f9abba16ceacfd1f8cf50be2de}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+UCPD1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+UCPD1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+UCPD1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c83f9abba16ceacfd1f8cf50be2de}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+UCPD1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7582a7d20adbb7ade623b4a32548de02}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7582a7d20adbb7ade623b4a32548de02}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a300d39481d05a858e932955e81a22b}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a300d39481d05a858e932955e81a22b}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c3a0d28ba25424e20830078024ec02}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c3a0d28ba25424e20830078024ec02}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bb027e1fee72f6e7edd61d64761a85}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bb027e1fee72f6e7edd61d64761a85}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a58d50d3832c8888a70cba643b79921}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a58d50d3832c8888a70cba643b79921}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI4\+SMEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd04f1ca9e744d9d0e95cc5b9d1851ee}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI4\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI4\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI4\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd04f1ca9e744d9d0e95cc5b9d1851ee}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI4\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1439a7a7cd0898f2708586af0606}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1439a7a7cd0898f2708586af0606}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d56a4298409c5a622f07b8b1109eca}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d56a4298409c5a622f07b8b1109eca}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9403bc76bdeabe82643eaf3ed545dfe4}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9403bc76bdeabe82643eaf3ed545dfe4}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM20\+SMEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201fc55b9d1e08288413ca630f768e77}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM20\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM20\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM20\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201fc55b9d1e08288413ca630f768e77}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM20\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8070b0fba416b2852dcab80b7c448846}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8070b0fba416b2852dcab80b7c448846}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+HRTIM1\+SMEN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d67982325b30513caefa2cd87be41c}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+HRTIM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+HRTIM1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+HRTIM1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d67982325b30513caefa2cd87be41c}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+HRTIM1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b4a5560f21d5d32c154f6b6f178047}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b4a5560f21d5d32c154f6b6f178047}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dd3eb41f18788e0a23e69aa381c70c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47cd43189231fab97390f10ca36708e}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f49cf1fc087d6a93311d498bbc4e1f3}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f49cf1fc087d6a93311d498bbc4e1f3}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1490e1fbe2652068968465672856e2a}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac25b3af6ced5f74059e46853bb0394ad}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3862d0c53657b287e8f576da2ca497bf}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3862d0c53657b287e8f576da2ca497bf}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f40ee5384baedc9f14ee2f1558286a}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d10091587b8184d315def88623e9b6}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf60a5973564291638dc12f8826c170}{RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf60a5973564291638dc12f8826c170}{RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87980225c5aca52a7747bf14a641614}{RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa551ad8d87771101aebda7a8fbb9bf}{RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23d3056f0662dbaee0cd93d12294a7dd}{RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23d3056f0662dbaee0cd93d12294a7dd}{RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb2a3483335b6fb8bf233564372dc55}{RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080b2b855f0911398ca3232fbd269506}{RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f7894041a687c5edac21bee3099914}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f7894041a687c5edac21bee3099914}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc899330ac150c5a6c3c491df3cbcd15}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0b151d2b2b4ccac4bc4e7417d462de}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ba7eb729c4dab340204694c17030e8}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ba7eb729c4dab340204694c17030e8}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f25be5114707e38b2e8acc9dbb6da7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e71b9151729a98fa44ac992f06aeda}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887e19597291a6e6eee9ac54f5379b86}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887e19597291a6e6eee9ac54f5379b86}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de86cec5bfb22251fc71089f81042a4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a9a7eca644074f5340a85bf1ea3645}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f96c2a69970f3e336311b7c9d712d3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f96c2a69970f3e336311b7c9d712d3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e8aee6feb929026ce03f0e79bfc004}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78e9d517a1d55788cd4b9272789106c2}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ad40708a0463efa8074707594aa855}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ad40708a0463efa8074707594aa855}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0ed727cae5d39d8bc65c94a9ce9d8b}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1b11ae30a53195d0a67e7236b573b2}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6066127249cbd00ca50c8e35594a24}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6066127249cbd00ca50c8e35594a24}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5839e9de9112d61cae5e716a4878e7}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae00534cd8347338399de234e04279d}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c77523a8259fd3465a57c865d28a70}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c77523a8259fd3465a57c865d28a70}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedfeaeeb72229c03562f0c1a145963c5}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4175acccc7833dd79b7a2e90dbc354f1}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ed595e747e93fac31c318bb560764}{RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ed595e747e93fac31c318bb560764}{RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga190a11bb2dd75f3b49c3f42633b9081b}{RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c28b1f281b1a81d4c19b933962f626}{RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+FDCANSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c7fd4d359af4b2e7de67b8d3345bd1}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c7fd4d359af4b2e7de67b8d3345bd1}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e1d3d07db2806498c00898bd305537}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1af2495dfbb2dda93bc3b8f8a88ea1a}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546c29b0cc821ab26a43f409f608aa0f}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546c29b0cc821ab26a43f409f608aa0f}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20ddb3cd4d1fd5d96332afe3ae38d8f4}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad9ad01be4f7e68ef4109afec3df8f}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e55333442f15586ec0fd403cdff6f6}{RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e55333442f15586ec0fd403cdff6f6}{RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa31c0c17c998047558e77c2d6a1097af}{RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6a02c01ff8f44ca4c7db2ddb30d793}{RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADC345\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967244dfcda4039d640f6d9e1e55c6}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967244dfcda4039d640f6d9e1e55c6}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd642ca3ebb0b8f811bce9eaa066ba6}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd642ca3ebb0b8f811bce9eaa066ba6}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b86cd62114e3d5e7f1f9baa255e1b6d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b86cd62114e3d5e7f1f9baa255e1b6d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180e546bb330c924e12a1d225562720d}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSCOEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180e546bb330c924e12a1d225562720d}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12720e5ac2ce93d3b16bce539a519299}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12720e5ac2ce93d3b16bce539a519299}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+RMVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga467cb2b4f51473b0be7b4e416a86bd5d}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga467cb2b4f51473b0be7b4e416a86bd5d}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PINRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+BORRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62722293e5940d260ffa091864b8bcbe}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62722293e5940d260ffa091864b8bcbe}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+RDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8794988ac31e33677677b6c0267137}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab72447408a3717dfabcde1f577d336f3}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8794988ac31e33677677b6c0267137}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4b1e4e58ad40bf255aa74417116057c}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ded016a4d2c8fa1f96dcc4e353d8138}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4b1e4e58ad40bf255aa74417116057c}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1634750f75fb79a644130f3d570530}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+0}}~(0x001\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace3c5a33b7f636ef42661ec584a07062}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+1}}~(0x002\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4739a34fd6abd0a46800462ad6f5048}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+2}}~(0x004\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5770adea9203a930bf32fdd146c27cc6}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+3}}~(0x008\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2fddeb266e64d1562cc6c6cdf14dff}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+4}}~(0x010\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac806e730f87d04a89be4278389696b69}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+5}}~(0x020\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a8ad636a6e5d3ebdafa7c574b928f25}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+6}}~(0x040\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac863ec1da270864a1ce26f0657a28a}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+7}}~(0x080\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabff22e7452073c3b831044bc74e9c97}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+8}}~(0x100\+UL $<$$<$ RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf1e73ea4dadfde6fc6480436c83308}{RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf1e73ea4dadfde6fc6480436c83308}{RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e0a82a79df073fe7428f1e9cae7ae2a}{RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58cff8a80e127f9f143fc2ba7741fcb4}{RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67551bdbfb1962d152a9d8202208bf3a}{RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67551bdbfb1962d152a9d8202208bf3a}{RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e202fc1e5b6d4b2ecca2a6a6765fcb}{RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1ff27d6d97050fa67d5e90971d526eb}{RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad88c05386f3c90522a77ddd2c44d0a4}{RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+CED}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+DRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CECS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SECS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CEIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SEIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc6870c1bb5190ae962bc6fe0767b54}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+RECALPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc6870c1bb5190ae962bc6fe0767b54}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076ecc3440d5d0779a7e753e29ac926c}{RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+INIT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076ecc3440d5d0779a7e753e29ac926c}{RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c75b70ae25fadedf156679b7c1f54f3}{RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+INITF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c75b70ae25fadedf156679b7c1f54f3}{RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead30cc12241f79f3c83a3a751d67fb7}{RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+RSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead30cc12241f79f3c83a3a751d67fb7}{RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710097f165af57b70e8bf5569c207a52}{RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+INITS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710097f165af57b70e8bf5569c207a52}{RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad828a4fea03ed6b0814754612bdbe55}{RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+SHPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad828a4fea03ed6b0814754612bdbe55}{RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8844955c31310a194adcc869f93536}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+WUTWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8844955c31310a194adcc869f93536}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c945f9d38d934c1426bc98bef5b02f0}{RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+ALRBWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c945f9d38d934c1426bc98bef5b02f0}{RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cf5a69fa868dfd95c120b484ec3c68}{RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ICSR\+\_\+\+ALRAWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cf5a69fa868dfd95c120b484ec3c68}{RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WUTR\+\_\+\+WUT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e09851eac67b59b566fa6441300795}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17707eb6fa39c0b51d394b5a0e9c144e}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e09851eac67b59b566fa6441300795}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fff27a46194cf7e54c5ea9e71ccaf8}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892e6abf4b08f178e932c3ca2aa4f391}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fff27a46194cf7e54c5ea9e71ccaf8}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7bb33cdcb9312219a2a26a247935c47}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352a9cb8aec3a7a72a1fe42522d60a7e}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7bb33cdcb9312219a2a26a247935c47}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cdda7d78995d333a42e9436d5781882}{RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dec31097c149b56a79149ba888e2dfa}{RTC\+\_\+\+CR\+\_\+\+TAMPOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cdda7d78995d333a42e9436d5781882}{RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714da5ae67763afbbf7370bcfe17c5f5}{RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9951b9b5ab363c7c68e6b95418be1f5}{RTC\+\_\+\+CR\+\_\+\+TAMPTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714da5ae67763afbbf7370bcfe17c5f5}{RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae780c849bc9af9fb23d805fa41d6ec4f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe4c391ecbb12afa9d760cf4073dc3b}{RTC\+\_\+\+CR\+\_\+\+ITSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae780c849bc9af9fb23d805fa41d6ec4f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+POL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BKP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+SUB1H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ADD1H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+FMT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BYPSHAD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+REFCKON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSEDGE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WPR\+\_\+\+KEY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}}~(0x001\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}}~(0x002\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}}~(0x004\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}}~(0x008\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}}~(0x010\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}}~(0x020\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}}~(0x040\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}}~(0x080\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}}~(0x100\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSSSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81891aaef2c521eded8936e0679291e}{RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+ITSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81891aaef2c521eded8936e0679291e}{RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf8d82295ff10ce4d17b6ffaaa4f881e}{RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+TSOVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf8d82295ff10ce4d17b6ffaaa4f881e}{RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fa320df04dd6aaa354e6b126d438c6}{RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+TSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fa320df04dd6aaa354e6b126d438c6}{RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d04ef6108b6dc8e83b8fdd4a2750ca3}{RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+WUTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d04ef6108b6dc8e83b8fdd4a2750ca3}{RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1123177d64462e844b9c7f164b7de7c2}{RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+ALRBF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1123177d64462e844b9c7f164b7de7c2}{RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb46128a8239337e94bbfac6690a0af}{RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SR\+\_\+\+ALRAF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb46128a8239337e94bbfac6690a0af}{RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52bfbe4e94b40097306250c3ce42e7}{RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+ITSMF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52bfbe4e94b40097306250c3ce42e7}{RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7557aba50812f83d7e3d64efc2b0e22}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+TSOVMF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7557aba50812f83d7e3d64efc2b0e22}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8dd591b72d4d45b04420d10a71acd75}{RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+TSMF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8dd591b72d4d45b04420d10a71acd75}{RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71ca623f558f420eeba943e8644047d}{RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+WUTMF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71ca623f558f420eeba943e8644047d}{RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32836d22c582dca1dc6dfd782b90772f}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+ALRBMF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32836d22c582dca1dc6dfd782b90772f}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ad43f9def2d370536f8ef8a067fc04}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+MISR\+\_\+\+ALRAMF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ad43f9def2d370536f8ef8a067fc04}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100b31a68264780c2c717f050041c85a}{RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CITSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100b31a68264780c2c717f050041c85a}{RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae360137d8b42a9ab4dbe5ec5908a859}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CTSOVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae360137d8b42a9ab4dbe5ec5908a859}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d68e3c17ff48feb447a27e1be75b3c2}{RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CTSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d68e3c17ff48feb447a27e1be75b3c2}{RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab69e8ae28c1b4ab6c572fad95afdd943}{RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CWUTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab69e8ae28c1b4ab6c572fad95afdd943}{RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f3ba328a0b2f55206a006575b7df4e1}{RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CALRBF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f3ba328a0b2f55206a006575b7df4e1}{RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaab8e18576cf9f38319bef566fc76b9}{RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SCR\+\_\+\+CALRAF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaab8e18576cf9f38319bef566fc76b9}{RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f438ad40ce76bf67fbb7531be73a11}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+TAMP1E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f438ad40ce76bf67fbb7531be73a11}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab4195eedc91a7953dfe5fc443b8bd2}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+TAMP2E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab4195eedc91a7953dfe5fc443b8bd2}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e9ae2d1b2eb45773c93ac4d551b407}{TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+TAMP3E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e9ae2d1b2eb45773c93ac4d551b407}{TAMP\+\_\+\+CR1\+\_\+\+TAMP3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae567ccc24fd2c2c1d975f0926b12ac5b}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+ITAMP3E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae567ccc24fd2c2c1d975f0926b12ac5b}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd70f7600811dee4bb9a2b4cfad6ed8}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+ITAMP4E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd70f7600811dee4bb9a2b4cfad6ed8}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764a22fd71999a00b7560a3f1b4cfb40}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+ITAMP5E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764a22fd71999a00b7560a3f1b4cfb40}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc3b51a89e9951baaf1b6cbc3271582}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR1\+\_\+\+ITAMP6E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc3b51a89e9951baaf1b6cbc3271582}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca897cf2862140894c71f8d5d3cca8f}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca897cf2862140894c71f8d5d3cca8f}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga737e125303dba4862b8180c96641677d}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga737e125303dba4862b8180c96641677d}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee61f6037bc62f7ac2f8057ddea6bff8}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee61f6037bc62f7ac2f8057ddea6bff8}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+NOERASE\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad04605a13f9fc1eb6d44730159fea546}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad04605a13f9fc1eb6d44730159fea546}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81d8a1ed2bb51270153fa84def8407a}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81d8a1ed2bb51270153fa84def8407a}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MF\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ffe9fcf97ca019d415655283ce60d3}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ffe9fcf97ca019d415655283ce60d3}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bded665f1738281a4beaa66b2231b}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bded665f1738281a4beaa66b2231b}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432bb06fe25ba898b65faa339babdda4}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432bb06fe25ba898b65faa339babdda4}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6551082280b48ed78eecbfcf1ffdf7}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6551082280b48ed78eecbfcf1ffdf7}{TAMP\+\_\+\+CR2\+\_\+\+TAMP3\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+0}~(0x00000001\+UL)
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+1}~(0x00000002\+UL)
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+2}~(0x00000004\+UL)
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d57c65e1bcbc78263afc4a2a5b58cf2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d57c65e1bcbc78263afc4a2a5b58cf2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+0}~(0x00000008\+UL)
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+1}~(0x00000010\+UL)
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdce9e2efbb31a8979d187b2ec5430ab}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdce9e2efbb31a8979d187b2ec5430ab}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+0}~(0x00000020\+UL)
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+1}~(0x00000040\+UL)
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b23afddc14e563941ff31262aeef6c3}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b23afddc14e563941ff31262aeef6c3}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4e6c9b994d4f42afb15065483a0d2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4e6c9b994d4f42afb15065483a0d2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e852ad37be831c5d07114ab03f967c3}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e852ad37be831c5d07114ab03f967c3}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219f1e26007d38201bfa11c2bb329c00}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219f1e26007d38201bfa11c2bb329c00}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542093696bc087b9ad0ece1c9cd76ed5}{TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542093696bc087b9ad0ece1c9cd76ed5}{TAMP\+\_\+\+IER\+\_\+\+TAMP3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4968f4685ed249df061f4d998bc0fc7b}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4968f4685ed249df061f4d998bc0fc7b}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba6b35d839c9da5d811c60020220c06c}{TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba6b35d839c9da5d811c60020220c06c}{TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282cfc6b87a867f67b4d3ac63c0be0be}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282cfc6b87a867f67b4d3ac63c0be0be}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b7ba3c3b98d438333fc29a0b6b3c0}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b7ba3c3b98d438333fc29a0b6b3c0}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac56e9c3f88039b25514fba1485e105b9}{TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+TAMP1F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac56e9c3f88039b25514fba1485e105b9}{TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee435293813e8d028dbb67f09ea3927}{TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+TAMP2F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee435293813e8d028dbb67f09ea3927}{TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da4496d7015437ca3279ac484086d62}{TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+TAMP3F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da4496d7015437ca3279ac484086d62}{TAMP\+\_\+\+SR\+\_\+\+TAMP3\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b68fe2c935c236ed1134a3253bd5887}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+ITAMP3F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b68fe2c935c236ed1134a3253bd5887}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c3bc13739e73e0759f913341d19287}{TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+ITAMP4F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c3bc13739e73e0759f913341d19287}{TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73591b34246e4f3856d6872c6ba764b3}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+ITAMP5F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73591b34246e4f3856d6872c6ba764b3}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef43ca61cb3e23a9141e59f23234d26}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SR\+\_\+\+ITAMP6F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef43ca61cb3e23a9141e59f23234d26}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e7e8100fbc679cb3e2ed5dbc02060b}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e7e8100fbc679cb3e2ed5dbc02060b}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86e506c162b59201f135f3992cde63f}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86e506c162b59201f135f3992cde63f}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a35cf7e5586c0ae889747997c02ebcc}{TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a35cf7e5586c0ae889747997c02ebcc}{TAMP\+\_\+\+MISR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad325e225877c2a14781b2233d11d2a15}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad325e225877c2a14781b2233d11d2a15}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39dc13864e15539fb5397e88bbbc2702}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39dc13864e15539fb5397e88bbbc2702}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41a3a2912836d3b475cac6a5f5c921ce}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41a3a2912836d3b475cac6a5f5c921ce}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac524ca79653c89e34c8e1d9a0144f1c5}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac524ca79653c89e34c8e1d9a0144f1c5}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701877f32c5f1f851c084138388b1225}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CTAMP1F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701877f32c5f1f851c084138388b1225}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7c982b6b1ce61b44e025e81935acc2}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CTAMP2F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7c982b6b1ce61b44e025e81935acc2}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf79919a6841b87cae5e105875aebce4}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CTAMP3F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf79919a6841b87cae5e105875aebce4}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP3\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59e2ece4d3d12beb483c3f50e7090f2}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CITAMP3F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59e2ece4d3d12beb483c3f50e7090f2}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f1c3429941cd26e45268bfad52ee74}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CITAMP4F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f1c3429941cd26e45268bfad52ee74}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4a564630b1d1061dd1ce19ec1d91d3}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CITAMP5F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4a564630b1d1061dd1ce19ec1d91d3}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc391a375a4afc0ab8dcbe8254c7d20b}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+SCR\+\_\+\+CITAMP6F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc391a375a4afc0ab8dcbe8254c7d20b}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP0\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8306c6fb239b55d710249707d2c1a942}{TAMP\+\_\+\+BKP0\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP0\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP0R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8306c6fb239b55d710249707d2c1a942}{TAMP\+\_\+\+BKP0\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b065f9e5d20e6e24c2cb15bfa83d16}{TAMP\+\_\+\+BKP1\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP1\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP1R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b065f9e5d20e6e24c2cb15bfa83d16}{TAMP\+\_\+\+BKP1\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ba4d9e980b03c556f748eb858b2dea}{TAMP\+\_\+\+BKP2\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP2\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP2R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ba4d9e980b03c556f748eb858b2dea}{TAMP\+\_\+\+BKP2\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP3\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3db497a8d742ce7a2b1c6a5acbda0dd}{TAMP\+\_\+\+BKP3\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP3\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP3R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3db497a8d742ce7a2b1c6a5acbda0dd}{TAMP\+\_\+\+BKP3\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP4\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c184fa06f1a80f8c524e107b58c6369}{TAMP\+\_\+\+BKP4\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP4\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP4R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c184fa06f1a80f8c524e107b58c6369}{TAMP\+\_\+\+BKP4\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP5\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb02d5eb3cba8907c579e6ca26bfa93}{TAMP\+\_\+\+BKP5\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP5\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP5R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb02d5eb3cba8907c579e6ca26bfa93}{TAMP\+\_\+\+BKP5\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP6\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a6bfeb20b367e33ddc6f4f3cbbedd3}{TAMP\+\_\+\+BKP6\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP6\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP6R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a6bfeb20b367e33ddc6f4f3cbbedd3}{TAMP\+\_\+\+BKP6\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP7\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d756e59d100054357a3ba006992e729}{TAMP\+\_\+\+BKP7\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP7\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP7R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d756e59d100054357a3ba006992e729}{TAMP\+\_\+\+BKP7\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP8\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f8f52646cf8aa32976d691fe1793b8}{TAMP\+\_\+\+BKP8\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP8\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP8R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f8f52646cf8aa32976d691fe1793b8}{TAMP\+\_\+\+BKP8\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP9\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c24f46a1b89b04bfd88e267530cc471}{TAMP\+\_\+\+BKP9\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP9\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP9R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c24f46a1b89b04bfd88e267530cc471}{TAMP\+\_\+\+BKP9\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP10\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93129f05a17232935462a71ecf079bf2}{TAMP\+\_\+\+BKP10\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP10\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP10R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93129f05a17232935462a71ecf079bf2}{TAMP\+\_\+\+BKP10\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP11\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b33193ba0e282bdf91930caea258d8}{TAMP\+\_\+\+BKP11\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP11\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP11R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b33193ba0e282bdf91930caea258d8}{TAMP\+\_\+\+BKP11\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP12\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b08bd727937792be91a5d9964870395}{TAMP\+\_\+\+BKP12\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP12\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP12R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b08bd727937792be91a5d9964870395}{TAMP\+\_\+\+BKP12\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP13\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b50c86c351d48dcafe8393ed7ac4180}{TAMP\+\_\+\+BKP13\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP13\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP13R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b50c86c351d48dcafe8393ed7ac4180}{TAMP\+\_\+\+BKP13\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP14\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487d16e2cafd6a1155be52bc29c74c91}{TAMP\+\_\+\+BKP14\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP14\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP14R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487d16e2cafd6a1155be52bc29c74c91}{TAMP\+\_\+\+BKP14\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP15\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac525490e1f27ea7c59729574d8d1f1f6}{TAMP\+\_\+\+BKP15\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP15\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP15R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac525490e1f27ea7c59729574d8d1f1f6}{TAMP\+\_\+\+BKP15\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP16\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c817416a4540cb334c247924a563ce3}{TAMP\+\_\+\+BKP16\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP16\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP16R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c817416a4540cb334c247924a563ce3}{TAMP\+\_\+\+BKP16\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP17\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a9933673730f553212b64c182352da6}{TAMP\+\_\+\+BKP17\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP17\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP17R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a9933673730f553212b64c182352da6}{TAMP\+\_\+\+BKP17\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP18\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4b18dd557b2d2f793bc498c13c3c3b}{TAMP\+\_\+\+BKP18\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP18\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP18R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4b18dd557b2d2f793bc498c13c3c3b}{TAMP\+\_\+\+BKP18\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP19\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84132b0f4063d68305e8e64596540fca}{TAMP\+\_\+\+BKP19\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP19\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP19R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84132b0f4063d68305e8e64596540fca}{TAMP\+\_\+\+BKP19\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP20\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67bc0d0f25eee51bdafeee816d6a7ed}{TAMP\+\_\+\+BKP20\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP20\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP20R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67bc0d0f25eee51bdafeee816d6a7ed}{TAMP\+\_\+\+BKP20\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP21\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8ed7b397824e1a7066d06af783da7a}{TAMP\+\_\+\+BKP21\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP21\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP21R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8ed7b397824e1a7066d06af783da7a}{TAMP\+\_\+\+BKP21\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP22\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22471507b6e21c291c943a6f7744f4af}{TAMP\+\_\+\+BKP22\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP22\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP22R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22471507b6e21c291c943a6f7744f4af}{TAMP\+\_\+\+BKP22\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP23\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0154eea9db7ed35e3a388febbe6afd0e}{TAMP\+\_\+\+BKP23\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP23\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP23R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0154eea9db7ed35e3a388febbe6afd0e}{TAMP\+\_\+\+BKP23\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP24\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8418f726263044c2c03c9358814935c3}{TAMP\+\_\+\+BKP24\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP24\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP24R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8418f726263044c2c03c9358814935c3}{TAMP\+\_\+\+BKP24\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP25\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac26bb05619e5ff6ca1e01e25ac6ddc}{TAMP\+\_\+\+BKP25\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP25\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP25R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac26bb05619e5ff6ca1e01e25ac6ddc}{TAMP\+\_\+\+BKP25\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP26\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5630add5b057b64aaa6ce5c36528bf}{TAMP\+\_\+\+BKP26\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP26\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP26R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5630add5b057b64aaa6ce5c36528bf}{TAMP\+\_\+\+BKP26\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP27\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8439ada9d4f0e6f22ade6d4c517312d}{TAMP\+\_\+\+BKP27\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP27\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP27R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8439ada9d4f0e6f22ade6d4c517312d}{TAMP\+\_\+\+BKP27\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP28\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710dfe29a3b68385733771a390897f1c}{TAMP\+\_\+\+BKP28\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP28\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP28R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710dfe29a3b68385733771a390897f1c}{TAMP\+\_\+\+BKP28\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP29\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25fa165d379fbb57f5fe447874546149}{TAMP\+\_\+\+BKP29\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP29\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP29R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25fa165d379fbb57f5fe447874546149}{TAMP\+\_\+\+BKP29\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP30\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb49918e124f2452522b6f427d8c6aa}{TAMP\+\_\+\+BKP30\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP30\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP30R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb49918e124f2452522b6f427d8c6aa}{TAMP\+\_\+\+BKP30\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries TAMP\+\_\+\+BKP31\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f99f7d053f401542077b7572538e65e}{TAMP\+\_\+\+BKP31\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TAMP\+\_\+\+BKP31\+R\+\_\+\+Pos)
\item 
\#define {\bfseries TAMP\+\_\+\+BKP31R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f99f7d053f401542077b7572538e65e}{TAMP\+\_\+\+BKP31\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae142457b7ad834dc9568aa2113156e57}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc29912477e15bf48a732a8a3b55ae81}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae142457b7ad834dc9568aa2113156e57}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d53daedcc93ebd30f9c358955cd3362}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c65de3f7ddbf31c90da6b1453a2ff69}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d05f2b8f20817217b51ba114dd846b2}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b9aa1a30108cdfe3088c4cacaeb27e}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d05f2b8f20817217b51ba114dd846b2}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e3a859999059ec321655a71ff53440f}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c03899faccbae6c741743eb032dedc}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7d51e6ffc2732a2278709de466a3bf}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51af4b787c1e5e049f3bb22b82902866}{SAI\+\_\+x\+CR1\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7d51e6ffc2732a2278709de466a3bf}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24269e60d3836bf6524a8e56b2f8bba1}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c25169081899de44a05e793e46d7ca5}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61c528ed530fec9d29caea0801c9471}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8432db16a815678078cb1ffbd31a6f}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61c528ed530fec9d29caea0801c9471}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d920226316389ecf03b9854ddf9755}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8714977ece0c80ddb952222a0923d81d}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1442faec160eb3d9bfd355651f5660bb}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1204482a8c5427bffe720848696097}{SAI\+\_\+x\+CR1\+\_\+\+DS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1442faec160eb3d9bfd355651f5660bb}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5dd23287a176f80d241f0dfb8fcc7d}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4148a11a2d9ac1a97da766bd585e5c8a}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50b27e8638b16d12ef00e80bf0f097e}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7090401d3536d75a130fc37ba5abba59}{SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dbec701e43531946ca96792b63e5ff}{SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7090401d3536d75a130fc37ba5abba59}{SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0551438c4a6dafc7e3bf406e1d65b70c}{SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c0c68bf65088e0ddeb9a1759aff3f7}{SAI\+\_\+x\+CR1\+\_\+\+CKSTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0551438c4a6dafc7e3bf406e1d65b70c}{SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4c02b5747362be1f6cb43a13a195f3}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0179f00f5bd962763b6425d930d449db}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4c02b5747362be1f6cb43a13a195f3}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab62d1d3571fbfe85bdaa913b2911856e}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59a87c05a0e147d3ed2364ccf91b18b}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd95ae102a9e7119e97ec3280d9a749}{SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f2b989e1a54b2c4393cd222e54f4d2}{SAI\+\_\+x\+CR1\+\_\+\+MONO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd95ae102a9e7119e97ec3280d9a749}{SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106626aa8411c5971efa5b6e3624fae8}{SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c79a642d52f20f97ab575f655b1ddea}{SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106626aa8411c5971efa5b6e3624fae8}{SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eca508bb68775d39b9c7882ddf6e329}{SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7916f81ebe07b5109b0ca405d41eb95b}{SAI\+\_\+x\+CR1\+\_\+\+SAIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eca508bb68775d39b9c7882ddf6e329}{SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a095203e269d44ceef7182016d190a}{SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed9d19f7ddcdf86b0db1843a1b0d6cd}{SAI\+\_\+x\+CR1\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a095203e269d44ceef7182016d190a}{SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f67f1090f09a579226e8e54a0423967}{SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98132c4a713c61f232c51b5c5e73622d}{SAI\+\_\+x\+CR1\+\_\+\+NODIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f67f1090f09a579226e8e54a0423967}{SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ea9e4df0935736849dcdf54611a04d}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d3161434e2c4613f37ebe676735aaf}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ea9e4df0935736849dcdf54611a04d}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a62dda2c1af628ead9fd7db830c69}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+0}}~(0x00100000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa253fffbd9bb4a514266afd305016485}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+1}}~(0x00200000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fa7d8a7306afaacd841374f5baa3e9}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+2}}~(0x00400000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac064c863cb6d75c11728a4642079fe99}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+3}}~(0x00800000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ee017433e02253c4849a473839d0a2}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+4}}~(0x01000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b55f2b3e55716be03d3706802124fb}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+5}}~(0x02000000U)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a55e96cf1f4c4b81f580ceb06a9232}{SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b55272853f143b068b0f34a6ea93490}{SAI\+\_\+x\+CR1\+\_\+\+OSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a55e96cf1f4c4b81f580ceb06a9232}{SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7f5c8407a52defe29dd77865a0421d}{SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6fc33629f0a5db36cbdbca4dd92a55b}{SAI\+\_\+x\+CR1\+\_\+\+MCKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7f5c8407a52defe29dd77865a0421d}{SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40a81a34d00d587f50972ded31d0149}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713102e56f4bb8c7c942662c82d04463}{SAI\+\_\+x\+CR2\+\_\+\+FTH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40a81a34d00d587f50972ded31d0149}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71082a8712881f93ee19875609c699a}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada48fb2897794cd0d5436909c9706046}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5eb07982aa5bbfff3e392351ad7735}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff96f0a1e53a70d90ec40732d61d6ae}{SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2baa86fa37d7709b06a04664a52be0a1}{SAI\+\_\+x\+CR2\+\_\+\+FFLUSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff96f0a1e53a70d90ec40732d61d6ae}{SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6efc5e456fdef347eb5b4a628f2cce}{SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb67ecd983af1e4f8c9a5935c013752d}{SAI\+\_\+x\+CR2\+\_\+\+TRIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6efc5e456fdef347eb5b4a628f2cce}{SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7d3f1efe45598ee57465c7cbb2cb2}{SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga000d56139b0c8d823a8000c8c210b247}{SAI\+\_\+x\+CR2\+\_\+\+MUTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7d3f1efe45598ee57465c7cbb2cb2}{SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619f2e0d05d31d7500c5f9f1311a5c34}{SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba4ba2073e0737d432aeca306cc47e2}{SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619f2e0d05d31d7500c5f9f1311a5c34}{SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1cbc4c7a73e43a210179d0c78911e5}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeea35e023c198d82d24fa64ab3081d9}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1cbc4c7a73e43a210179d0c78911e5}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738aaa45d7140ea8adb69990c6b73f11}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8646398473c7b5d42ae6172796848562}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008e089b87f5e7a0a63c565e1f59c206}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1271dbdafa65f001779fedc9c9320166}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa52897b581b1d2f36a23027f74770}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga296db2ad211b0c3b4330a4c3b1f0233f}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+5}}~(0x20\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c39ecaa057468ee1fad2365094ab81e}{SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8f6db7fd5fe5f0e264fa6c184d02e1}{SAI\+\_\+x\+CR2\+\_\+\+CPL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c39ecaa057468ee1fad2365094ab81e}{SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dd7923dfbd89cb44d9879c1359f522}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8732274be296455ea01ac0b95232c4d}{SAI\+\_\+x\+CR2\+\_\+\+COMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dd7923dfbd89cb44d9879c1359f522}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e73ed73e3404aa41ae0edad8af036f8}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d441ea4c041f91e4879a5b32278128}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6ce2796117236185a5b2b438a63bd5}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7145cd48fe5f1135082db1dd5bab5697}{SAI\+\_\+x\+FRCR\+\_\+\+FRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6ce2796117236185a5b2b438a63bd5}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeeb587d1dd769e9dba21d96c15b0a5d}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c5bdfa2777ca5890798d7aaf7067b9}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e705e32fff1ba410938636af8b5bc38}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad568d991beac0d0f1970ec66731c974b}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c72db15f0f18329f497d1809be47298}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef47f5def6ac6f7e18c52349e427a0a}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+5}}~(0x20\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e4b5d4429a6b6558bf92565a16de6a}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+6}}~(0x40\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a63a0bbb35ceb0fedbd1f32c0205544}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+7}}~(0x80\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7018a5b8b4675c935bcff34b09112d}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5da4d6d92e108bac869ca37a1d9510c}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7018a5b8b4675c935bcff34b09112d}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a6c7e235ee451ed574092b0ceb974e1}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a74c00e149382365fa40c1fe4535794}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a7f33c72264a5adeb95cb02e413601}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a31862f1e9c31bf35e35eea8920f38}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcbbf60f36e99c371327f02a9d151ae}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga520f01c1d1fa3f61c3b1acb5864cd6aa}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+5}}~(0x20\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523a1caf60b37eb9cc56f19e7d0dd91a}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+6}}~(0x40\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa196b6a2d38399d7609dc00d616d1df8}{SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b9e1700cf196e3dec87c1362023ca29}{SAI\+\_\+x\+FRCR\+\_\+\+FSDEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa196b6a2d38399d7609dc00d616d1df8}{SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd52ffc70b461802914f63872ba9b818}{SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e8613bc470ec537f6ee8e93bf06324}{SAI\+\_\+x\+FRCR\+\_\+\+FSPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd52ffc70b461802914f63872ba9b818}{SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9f50db25a669948f7ce3fb922fb281}{SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250708d79ab12828bb6388390790a406}{SAI\+\_\+x\+FRCR\+\_\+\+FSOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9f50db25a669948f7ce3fb922fb281}{SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6d036ba3f7e36c803c71a2a79672d6}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7765ebf87061237afaa5995af169e52}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6d036ba3f7e36c803c71a2a79672d6}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b408483c0ead128ebc644ae18f56640}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bccac768ad131f506077eb62bae5735}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd460f33d3668f3ff845d5bcdb09d1a}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d37e327ea19b508974044944370f67}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4dc62365e1f26821a794a1d6d445e65}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70a983dcea1fe337fec2bf4021507ac}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5a75af6a1bddfb90900eb32a954b79}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70a983dcea1fe337fec2bf4021507ac}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43df0af67bd0155111e18bcecbdf7ad}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf84f10c4f64d886eed350d7227f112a2}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d4d243f58aa0f58500eeb7452f0bb1}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cb9f8174d764be83e5317d3e1035d7}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d4d243f58aa0f58500eeb7452f0bb1}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4da866d6d37aa5bf683719627e987d}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa38bb50c74d9be58506d6254fcb9eb}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6583a05ab1fb085bd3a8efb549a66cd0}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbba380cbd21b4a615f3e3c6f5787f5b}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+3}}~(0x8\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517cf20ca5da6d17ec05b9e5049758c8}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3be5abc4ae85eb99423ad87c2742813}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517cf20ca5da6d17ec05b9e5049758c8}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65abc8ca7397bba3e07784810672867}{SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19cf98322a8a9297bf189674085a3c4d}{SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65abc8ca7397bba3e07784810672867}{SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026858e17c0efd7ad04e831b042834b4}{SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d1812361eb7081a60d575fbc1c664e}{SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026858e17c0efd7ad04e831b042834b4}{SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bfd2169a8c13e6f15fe1a132225b95b}{SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bce2334c9381068661356c84b947507}{SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bfd2169a8c13e6f15fe1a132225b95b}{SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7dbd857d1a5b9c88784aca909afc08}{SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ddbd32ec7f069219827247614454f9}{SAI\+\_\+x\+IMR\+\_\+\+FREQIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7dbd857d1a5b9c88784aca909afc08}{SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af01186ba392eafd14821bd46230fe7}{SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c51a8eacd28e521cf3da6d3a427a32}{SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af01186ba392eafd14821bd46230fe7}{SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339fb62c537f4287f9f2d89b5c847ddf}{SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef4af228a1ce820c6d83615aa5cd5c}{SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339fb62c537f4287f9f2d89b5c847ddf}{SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94fce570eda325f7d87e569e83066a7}{SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac59347c7f574af79b586a793b2160f}{SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94fce570eda325f7d87e569e83066a7}{SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93f1eec99b3a94d70572bfd2954baf3}{SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac935e26343913d548d1fa4a1d53d37df}{SAI\+\_\+x\+SR\+\_\+\+OVRUDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93f1eec99b3a94d70572bfd2954baf3}{SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f2790587c0d4cf75f370439ad149e2}{SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f97a8a22c3301d76e3704fb70d1234}{SAI\+\_\+x\+SR\+\_\+\+MUTEDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f2790587c0d4cf75f370439ad149e2}{SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95859114172ea9c219fcb679529a77e}{SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85199d384ead397bc7e5874b948e798}{SAI\+\_\+x\+SR\+\_\+\+WCKCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95859114172ea9c219fcb679529a77e}{SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1520380c57359677cdecbd5821749707}{SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5530f57526edd6dc0d2774042f8f5cc}{SAI\+\_\+x\+SR\+\_\+\+FREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1520380c57359677cdecbd5821749707}{SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e66797308c7eab1cacda93d61b1ebe6}{SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59176cbf38a7bf9913215ca9cc716da7}{SAI\+\_\+x\+SR\+\_\+\+CNRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e66797308c7eab1cacda93d61b1ebe6}{SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e59c0b337ca328c2762652b846ba48}{SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc2e10428061bed46dc98ae7aa7f31}{SAI\+\_\+x\+SR\+\_\+\+AFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e59c0b337ca328c2762652b846ba48}{SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0075c459d115ed3ee6e6085209179cf7}{SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d45adbe2be27461e25ecbf736e0500}{SAI\+\_\+x\+SR\+\_\+\+LFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0075c459d115ed3ee6e6085209179cf7}{SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e049ae91d8dbee879191ddab9b6d283}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59818375f1cff9c6f6f7236282786e05}{SAI\+\_\+x\+SR\+\_\+\+FLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e049ae91d8dbee879191ddab9b6d283}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997ab54aae94ba235453fdfabd9d87ce}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506ef457d3e6a1b29c0d2d823574d30a}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ba36509d0ee8a339bd65002529fe5d}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7ea4f5a57b4c811beae7dbe80d320b}{SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2055a162a6d48320dd850efe26666986}{SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7ea4f5a57b4c811beae7dbe80d320b}{SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8dac615bfe4da6dbe25987d38121b8}{SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc93014165f8d5f1543f08ee91602b8}{SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8dac615bfe4da6dbe25987d38121b8}{SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2b83aede02830c000ee104dcd47e7db}{SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac253542238f77deb2ea84843653cb06b}{SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2b83aede02830c000ee104dcd47e7db}{SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1762733aaa63488c13faacbbe4a0f4a2}{SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6594324f23f4ead6abc8fec3b94e4606}{SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1762733aaa63488c13faacbbe4a0f4a2}{SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27141ab0eca0964c54981371066f7f4b}{SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef77e53ee176c9ba61416ca5503ac717}{SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27141ab0eca0964c54981371066f7f4b}{SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92a40e4dfe0d74b96b89dd6810450fc3}{SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc76390a8daf386c8932b54957a6569}{SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92a40e4dfe0d74b96b89dd6810450fc3}{SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e9b047302722b8705c3d4d9aeda620}{SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27f000890347520975d00db031f8998}{SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e9b047302722b8705c3d4d9aeda620}{SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f238903828ee3057a5e83c564e99323}{SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+DR\+\_\+\+DATA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f238903828ee3057a5e83c564e99323}{SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e6c4a66b5e3a65bcec98bbfaa8864d}{SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33f38b600680c33fc03d398a9a81c94}{SAI\+\_\+\+PDMCR\+\_\+\+PDMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e6c4a66b5e3a65bcec98bbfaa8864d}{SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df93d08f3b23b6358a2bf80dbb259da}{SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8130cb1892ff292cfaa389a75950444e}{SAI\+\_\+\+PDMCR\+\_\+\+MICNBR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df93d08f3b23b6358a2bf80dbb259da}{SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ea118ca23386ee0be0c61ecd93054c}{SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10bd3856530f09cd9761621cee880b1}{SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ad7b3b4626de996381d11db69fc53a}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab070bc89a2d23691cde3ec65fa24e5f4}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ad7b3b4626de996381d11db69fc53a}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458e53c33271fe432c1da1840f20798e}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e47010d444638227cc0642f60b0e752}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458e53c33271fe432c1da1840f20798e}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bae8adf0dbf77cdca94c19d7e009bd0}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcdb6f133f2842d055866bbae9cdd3d}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bae8adf0dbf77cdca94c19d7e009bd0}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36220564199e744cc753662294a1448d}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4065c90508829a01716878681c1cc6b9}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36220564199e744cc753662294a1448d}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fefd63877182dcca0e2a961f1e838ea}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdddccfb0f709a3a40208aba939cad3}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fefd63877182dcca0e2a961f1e838ea}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67460325430d20ca5ce82b0befb7f3e}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c3385e9ad478e24570c51b1787f685}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7c2ef79cef08f4e5615787b17259b6}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bae569ff7e9b801f6fb5f90005b4031}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac667108da8e3351103e623d89c5d06e9}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bae569ff7e9b801f6fb5f90005b4031}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50af8e7f57a72bf3da6cd323aaea858}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c62ba8c7189d18abf72721180f4834}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ffcd06e8dc6e0b2419d11055962c28}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81f6c381d8b5b9a3d81b12c30723d45}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac030af4d2edb5248139964f10c4447e8}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81f6c381d8b5b9a3d81b12c30723d45}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef72831f5258e49680c69f7583aeab19}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9fa47ce8205dd8f153baa70c4f8ff9}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0aa8d36ca520531e3d0070c875b86a}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd03897f2243b44debe7f5e5a5f2037}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0540721c8fb608023cf8ddc76e4ae9ef}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd03897f2243b44debe7f5e5a5f2037}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafab46e4863a263b24e7df93d7ec917f8}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2abe1bd2663eddfe663508e3d06d923a}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5200627102926128d1e72f22c057e402}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf405e76daf2adaf0420087a074ab96}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f6632baa338902b58d420d58fb3b18}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf405e76daf2adaf0420087a074ab96}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc35b345be038d1e542b6b806426054}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadf5a1e7461ec8d9613e4cd093bcaf19}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37dd7a371d1005b95f58d99eb7f097b2}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fe76ecac04e25ddb78d4668599ad8c}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc8ff39ffd1accb93a4076da59ace91}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fe76ecac04e25ddb78d4668599ad8c}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa30cc1f5b8e8c788030318dfa3e3a300}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76abe3a865a7860c4f0c318321b958a}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f3d503c88a5ab10a5de0e8ab58818a}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2badece4a995ae7b1258e5669888e9fe}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6d125c457002aa3925a256ad680a8a6}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2badece4a995ae7b1258e5669888e9fe}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bb6f51b74a748878268913c9417078}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa290022fb0757f6f52016800398cd764}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9636a685139ee03dd3198fd444dfe52}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b571960b23d22e4bf0aaf6657a2bbb3}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b3b5988ea3b8b72638dcef0127fb43}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b571960b23d22e4bf0aaf6657a2bbb3}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfee66bf809af913ad0b885a99b4750}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacf862ea2a48e49e8cb70e63fa99f96}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad65c2e32b237f661be26ebf82e0eceab}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4758fe671118c1c69fafdf728d70aa1}{SPI\+\_\+\+I2\+S\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ffaaa88b53e1ca8d7b176d95363b00}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3828b6114d16fada0dea07b902377a5c}{SPI\+\_\+\+CR1\+\_\+\+CRCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ffaaa88b53e1ca8d7b176d95363b00}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1281722c6a39352d7a245ab1d6fd4509}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7d9d05424a68e6b02b82280541dbd2}{SPI\+\_\+\+CR2\+\_\+\+NSSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1281722c6a39352d7a245ab1d6fd4509}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\+\_\+\+CR2\+\_\+\+FRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7db0848da7dbee5d397a27c6f51a865}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad72d3bea8f7b00a3aed164205560883e}{SPI\+\_\+\+CR2\+\_\+\+DS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7db0848da7dbee5d397a27c6f51a865}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8b0bd4da867611af0da029844516da}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a617224e715578574d6ecd4218624e}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadab568575d59e159d7b607216a02c802}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05715df3b87f83b5caf3509e7b2eb34}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+3}}~(0x8\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aeae96a86eaad0ace634241b0de7ce2}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\+\_\+\+CR2\+\_\+\+FRXTH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aeae96a86eaad0ace634241b0de7ce2}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328a229d4b4e8e5a84f2d2561796e985}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d127b9a82de6ac3bbd50943f4691cc}{SPI\+\_\+\+CR2\+\_\+\+LDMARX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328a229d4b4e8e5a84f2d2561796e985}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17aed0276aab29fd9f996bfd02db3ce}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fe5d3bde9983ff16a5227671642e1d}{SPI\+\_\+\+CR2\+\_\+\+LDMATX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17aed0276aab29fd9f996bfd02db3ce}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55736e2e0d0d6c79de7ab2de1780f1e1}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{SPI\+\_\+\+SR\+\_\+\+FRLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55736e2e0d0d6c79de7ab2de1780f1e1}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71097020570fca9a40525ab885006c6}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab005ca7ab6c83b59888e4f6185fd2495}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15785f5b333e50c39392193acc5f2bd}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{SPI\+\_\+\+SR\+\_\+\+FTLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15785f5b333e50c39392193acc5f2bd}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39582c6501a37d23965a05094b45b960}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd73445c075217abe6443b3788d702}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dc65165d65e19f30514bf67a9ccfcac}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dc65165d65e19f30514bf67a9ccfcac}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1309dcedba4fee11e085cdfaf974cc3d}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1309dcedba4fee11e085cdfaf974cc3d}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42eb2e54640311449d074871dc352819}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+2}}~(0x4\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44340ce037b50dd5f517ece326707c4}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7765535faf23de1a7038d97d44f014}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44340ce037b50dd5f517ece326707c4}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb31e569eae913f4707024e66fde991}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948471b86a4c7bf56000670b10b203ab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb31e569eae913f4707024e66fde991}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+ANASWVDD\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6888a74e629a66579fb28265118f365e}{SYSCFG\+\_\+\+CFGR1\+\_\+\+ANASWVDD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+ANASWVDD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8157c534fe15cfa953267b53daa178}{SYSCFG\+\_\+\+CFGR1\+\_\+\+ANASWVDD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6888a74e629a66579fb28265118f365e}{SYSCFG\+\_\+\+CFGR1\+\_\+\+ANASWVDD\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga301d3b5ac2e8801ba6ff3c00c55299e1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee5a1ca3b0408d359907fdc8ae1e44ae}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga301d3b5ac2e8801ba6ff3c00c55299e1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac594ec163e1f4c32fce0d01c8ec73187}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga218ec7f8116e53121ba41a9a57f2ab9c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac594ec163e1f4c32fce0d01c8ec73187}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b4b8600bf8f38f0efe204db6b02b9d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa82a8f51624e4fa343996c0d6166c2}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b4b8600bf8f38f0efe204db6b02b9d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988f9843b6c6d9a38ec09b30193f1037}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc009692a61536e59a135d5a6b63afc}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988f9843b6c6d9a38ec09b30193f1037}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea318d04aaef50492a399bd5a8e3ac4}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e28a2c5e89597d5d447b3d206a3fd6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea318d04aaef50492a399bd5a8e3ac4}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789d8696c461275e1679e60953dd5cab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e2f2a75b970e887cd2c8fb0b11e54}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789d8696c461275e1679e60953dd5cab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd593ab3a28fd7074715d3b8194fa27f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d532c7b92bc3454f375f1792062a7a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd593ab3a28fd7074715d3b8194fa27f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612ef54faefc7013adf357e313b39cda}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbe245f86873735edf79412c43b0c77}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C4\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612ef54faefc7013adf357e313b39cda}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+0}}~(0x04000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+1}}~(0x08000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+2}}~(0x10000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+3}}~(0x20000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+4}}~(0x40000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+5}}~(0x80000000U)
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI0 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}}~(0x00000003U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}}~(0x00000005U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}}~(0x00000006U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI1 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}}~(0x00000030U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}}~(0x00000040U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}}~(0x00000050U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}}~(0x00000060U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI2 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}}~(0x00000300U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}}~(0x00000500U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}}~(0x00000600U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI3 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}}~(0x00003000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}}~(0x00005000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}}~(0x00006000U)
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI4 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}}~(0x00000003U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}}~(0x00000005U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}}~(0x00000006U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI5 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}}~(0x00000030U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}}~(0x00000040U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}}~(0x00000050U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}}~(0x00000060U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI6 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}}~(0x00000300U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}}~(0x00000500U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}}~(0x00000600U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI7 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}}~(0x00003000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}}~(0x00005000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}}~(0x00006000U)
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI8 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}}~(0x00000003U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}}~(0x00000005U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}}~(0x00000006U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI9 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}}~(0x00000030U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}}~(0x00000040U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}}~(0x00000050U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}}~(0x00000060U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI10 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}}~(0x00000300U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}}~(0x00000500U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI11 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}}~(0x00003000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}}~(0x00005000U)
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI12 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}}~(0x00000003U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}}~(0x00000005U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI13 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}}~(0x00000030U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}}~(0x00000040U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}}~(0x00000050U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI14 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}}~(0x00000300U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}}~(0x00000500U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~(0x00000000U)
\begin{DoxyCompactList}\small\item\em EXTI15 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}}~(0x00003000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}}~(0x00005000U)
\item 
\#define {\bfseries SYSCFG\+\_\+\+SCSR\+\_\+\+CCMER\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e5059b5493a5471a1fb4458afaf3c2}{SYSCFG\+\_\+\+SCSR\+\_\+\+CCMER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03ce77d50b0a70c5436ccdaac83a75d}{SYSCFG\+\_\+\+SCSR\+\_\+\+CCMER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e5059b5493a5471a1fb4458afaf3c2}{SYSCFG\+\_\+\+SCSR\+\_\+\+CCMER\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SCSR\+\_\+\+CCMBSY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68050be7b4519d80b6c3c52a035f215}{SYSCFG\+\_\+\+SCSR\+\_\+\+CCMBSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SCSR\+\_\+\+CCMBSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbcb571cb43923c7237d3bceb4043d9}{SYSCFG\+\_\+\+SCSR\+\_\+\+CCMBSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68050be7b4519d80b6c3c52a035f215}{SYSCFG\+\_\+\+SCSR\+\_\+\+CCMBSY\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1fc0165248de4dad33629111e39a048}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1fc0165248de4dad33629111e39a048}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8e9869fb0f6f6fa266974085ac312}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8e9869fb0f6f6fa266974085ac312}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db1bfa9007424bbd53c468e0accd23d}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db1bfa9007424bbd53c468e0accd23d}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbcc01e11ce7e4606f73ef4ca5fb4c0}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbcc01e11ce7e4606f73ef4ca5fb4c0}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b73007bdcf65cdd09998fca7d298bc}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b73007bdcf65cdd09998fca7d298bc}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf802b94d62a0daa17fe5f980fbd438db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02e369a9d753a147d6edbc6561847bab}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf802b94d62a0daa17fe5f980fbd438db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba1c5a48173a67e9f1dcb153edb05dd}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f465abe61aeb9d54f96f61a26dbcba}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba1c5a48173a67e9f1dcb153edb05dd}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb2331d466e56ee5db2aa409a91312}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ab048295a0b4ee0900e91a41dc68fa}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb2331d466e56ee5db2aa409a91312}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf31208298db0b202aee95c46df7d0db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978517b95be487a0b51c54cb04a5e1e4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf31208298db0b202aee95c46df7d0db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab43b0ce28bfc0eeb65002f726c1f04}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2436f2c3268b8cc74c1f92c8130fb6a7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab43b0ce28bfc0eeb65002f726c1f04}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf7ab83da2b8c807c41959ef54620db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9ab12f7ddde4d8932a2581ffac341f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf7ab83da2b8c807c41959ef54620db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga071c82ee34adb960c2ef6ffd00b13e4f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63c45b97c76927de3be62599c6057d5c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga071c82ee34adb960c2ef6ffd00b13e4f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa18355d5dbdf8b060abd9fdbba7c00}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910f8ca93c564c395a4292ef88b0cfc3}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa18355d5dbdf8b060abd9fdbba7c00}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a4f5604474ba3496ae88d94e748b3c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81415c135dbdf0e231976ea32e46c9ab}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a4f5604474ba3496ae88d94e748b3c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c6309282309bb6073fef76637a3dc7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b118edf79214c51c85b761ee65b8e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c6309282309bb6073fef76637a3dc7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f90155839e3d3aa76b76afa731cd089}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048c2339b904f6441a46d8c6453455d5}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f90155839e3d3aa76b76afa731cd089}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5732b25b90d05f6d95cb877f49aee62}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5270bddc08a881712b88e5f437567f31}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5732b25b90d05f6d95cb877f49aee62}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7087e05033a9836e33422761ac482046}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f08edc0a4ad0a2282f50596afe77ac8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7087e05033a9836e33422761ac482046}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a433f3826b730688dfa1973225c60d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa7360a8bec9a1cdcd1625aac70cf6e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a433f3826b730688dfa1973225c60d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20213b03f596a6dc496a49368ca9f3cb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6eadeeb74de0fd0f0f0a56257e8a4b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20213b03f596a6dc496a49368ca9f3cb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b16ebcd98ecb80d17ccfe3b3626f5f2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6acf9084f1f326f9febba1cc1109d883}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b16ebcd98ecb80d17ccfe3b3626f5f2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f6f90d61ab931d2d4b67bedff3d9a7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d8bc8852e7da4ae6d0088ae7e55b91}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f6f90d61ab931d2d4b67bedff3d9a7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87fef78893f9931688ad1c7aba187b90}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a806574288dcddf5e7b84786cd47231}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87fef78893f9931688ad1c7aba187b90}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3884e60c845be484189f84f88ec7d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1713eb14791147c42baef2f6903dd807}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3884e60c845be484189f84f88ec7d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b14d261440f76ea7cb16e74a56d1dff}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa565ec0de8151438994e9eebd13e0548}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b14d261440f76ea7cb16e74a56d1dff}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06181bd9db94f2815eb5e9d5f5eb2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b16c3f1a0fad4042413bfc2c35b1be}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06181bd9db94f2815eb5e9d5f5eb2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad240ddcb9cbe9d4b627313b9d7a77ca4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa3df1e7cb6574ff5c73b9f66a160f6}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad240ddcb9cbe9d4b627313b9d7a77ca4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e9671bead83a650aeb4424eba8cb23}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0124bb6ca1ab92a0903aa269e220a3}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e9671bead83a650aeb4424eba8cb23}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad6161018b18e09bf827694973fd716}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51b4ac2de2452a3c1c4c8c11cf64d62}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad6161018b18e09bf827694973fd716}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab509c0f7f07eb58e1f8df00ee9e90885}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac50051410eec710dfc7e121f872adb4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab509c0f7f07eb58e1f8df00ee9e90885}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea7b1f3ad191d05b4ed74609432f6b4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d6d7bbb2f1ef9a0531e544b7c37cb3}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea7b1f3ad191d05b4ed74609432f6b4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e39832a94d82fe7db0a299c090bceb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0e7733bcc420917f170f665d29435b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e39832a94d82fe7db0a299c090bceb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6b93d8eb471f385597386871151405}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ebce7402eb39f201226227aaf0cea78}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6b93d8eb471f385597386871151405}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7474bcca745c717b9c2abfb9c0256037}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6352f816d398979661db82f1cbd1de34}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7474bcca745c717b9c2abfb9c0256037}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f37306bd1a03770d61853b8bfcd21a}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa534ab64f683a27becadf2af2f80f0}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f37306bd1a03770d61853b8bfcd21a}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cea20bcdd2685bd293ac39fca852b49}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88442a67eee93208d4485bdf1370f00}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cea20bcdd2685bd293ac39fca852b49}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ae18bdae6978a65bf218c4966ee602}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dcf0fe89f64583950463de6c50d97b9}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ae18bdae6978a65bf218c4966ee602}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Msk}})
\item 
\#define {\bfseries SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7c1b594125b1e9b0b112bfcaf3bcc4}{SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67abbc594d34875b851dfaf9cb97e4ff}{SYSCFG\+\_\+\+SKR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7c1b594125b1e9b0b112bfcaf3bcc4}{SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09b833467a8a80aea28716d5807c5d7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09b833467a8a80aea28716d5807c5d7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+DITHEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43ad8e6f628468d35a4ad711dced596}{TIM\+\_\+\+CR1\+\_\+\+DITHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+DITHEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b787c9964541301871e871b630b48a}{TIM\+\_\+\+CR1\+\_\+\+DITHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43ad8e6f628468d35a4ad711dced596}{TIM\+\_\+\+CR1\+\_\+\+DITHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}~(0x200007\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~(0x000001\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~(0x000002\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~(0x000004\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0643ddd071d6bde0fb1559f5a2bc11}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+3}}~(0x200000\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS4\+N\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199d4f882cfb1d0c68804685be6402f7}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS4\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d337c1f0c59fb9db1f5324e797aad74}{TIM\+\_\+\+CR2\+\_\+\+OIS4N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199d4f882cfb1d0c68804685be6402f7}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3b0a193707e2d7ba1421a526a531e2}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c885772c50b24cbef001463b4d6d618}{TIM\+\_\+\+CR2\+\_\+\+OIS5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3b0a193707e2d7ba1421a526a531e2}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b38c4fd500502e9489ef59908d5633}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf1e1eb07347f77426b72990438c934}{TIM\+\_\+\+CR2\+\_\+\+OIS6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b38c4fd500502e9489ef59908d5633}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f56183c230729b98063b3f3876bad47}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae199132077792fb8efa01b87edd1c033}{TIM\+\_\+\+CR2\+\_\+\+MMS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f56183c230729b98063b3f3876bad47}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07efe60d8d7305b78085233ddaecb990}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0248e35956d0d22ac66dcd67aab317c5}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa49670c71a446e5201994716b08b1527}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3503937610adbf78153c1fcfa4bcd6ea}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}~(0x10007\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~(0x00001\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~(0x00002\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~(0x00004\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}}~(0x10000\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5453c5f4636105b0f1a6820dd57105}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{TIM\+\_\+\+SMCR\+\_\+\+OCCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5453c5f4636105b0f1a6820dd57105}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}~(0x30007\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~(0x00001\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~(0x00002\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~(0x00004\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6abf2e23327e612d1363e664bf1e1221}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+3}}~(0x10000\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf33c88c2d65cf2bcf20dbf80f4ea60}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+4}}~(0x20000\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+SMSPE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa680fc310be58617213dff19d89a086a}{TIM\+\_\+\+SMCR\+\_\+\+SMSPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMSPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5101536a320858565935c48faf4d134}{TIM\+\_\+\+SMCR\+\_\+\+SMSPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa680fc310be58617213dff19d89a086a}{TIM\+\_\+\+SMCR\+\_\+\+SMSPE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+SMSPS\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62112b683e955ee94ccfcffaa67c77a}{TIM\+\_\+\+SMCR\+\_\+\+SMSPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMSPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eab541f77871d45165ed3184bb2e08}{TIM\+\_\+\+SMCR\+\_\+\+SMSPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62112b683e955ee94ccfcffaa67c77a}{TIM\+\_\+\+SMCR\+\_\+\+SMSPS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+IDXIE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4974e25c1bc495c6005db436106f75b6}{TIM\+\_\+\+DIER\+\_\+\+IDXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+IDXIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02881ad1b3d96fdaf94f5e78b804a88}{TIM\+\_\+\+DIER\+\_\+\+IDXIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4974e25c1bc495c6005db436106f75b6}{TIM\+\_\+\+DIER\+\_\+\+IDXIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+DIRIE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770651bef650c39b76dc058a15c6537b}{TIM\+\_\+\+DIER\+\_\+\+DIRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+DIRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d9b6b1d484eae5d216bea60c1bdb0e}{TIM\+\_\+\+DIER\+\_\+\+DIRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770651bef650c39b76dc058a15c6537b}{TIM\+\_\+\+DIER\+\_\+\+DIRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+IERRIE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71837d28054c643601bd9092836026fa}{TIM\+\_\+\+DIER\+\_\+\+IERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+IERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22d13cffa92e5946c18e80c1c07dfbe}{TIM\+\_\+\+DIER\+\_\+\+IERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71837d28054c643601bd9092836026fa}{TIM\+\_\+\+DIER\+\_\+\+IERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TERRIE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d97fc699e89eed67555ae801723034f}{TIM\+\_\+\+DIER\+\_\+\+TERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ed1742abe86a410de134513ae6f2fb}{TIM\+\_\+\+DIER\+\_\+\+TERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d97fc699e89eed67555ae801723034f}{TIM\+\_\+\+DIER\+\_\+\+TERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64da46f96903b3c765a23c742523ceb}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\+\_\+\+SR\+\_\+\+B2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64da46f96903b3c765a23c742523ceb}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\+\_\+\+SR\+\_\+\+SBIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+IDXF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e33c1d0671ed738a587f64d063e081}{TIM\+\_\+\+SR\+\_\+\+IDXF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+IDXF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe416b36c9b4349496836720694be361}{TIM\+\_\+\+SR\+\_\+\+IDXF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e33c1d0671ed738a587f64d063e081}{TIM\+\_\+\+SR\+\_\+\+IDXF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+DIRF\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d943c1ff3bb9357c2956b2bdfdef15}{TIM\+\_\+\+SR\+\_\+\+DIRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+DIRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac567e21c57eaabdd172d1d82bb9826}{TIM\+\_\+\+SR\+\_\+\+DIRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d943c1ff3bb9357c2956b2bdfdef15}{TIM\+\_\+\+SR\+\_\+\+DIRF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+IERRF\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab725c678e27b2d239d651b73bc53fb5e}{TIM\+\_\+\+SR\+\_\+\+IERRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+IERRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784cf9cc2902bb9e2b0f59e7396f9942}{TIM\+\_\+\+SR\+\_\+\+IERRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab725c678e27b2d239d651b73bc53fb5e}{TIM\+\_\+\+SR\+\_\+\+IERRF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+TERRF\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56ea87cf19de6863138675b7fd6ae869}{TIM\+\_\+\+SR\+\_\+\+TERRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+TERRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382c17e8cdddf2f527d9358813fffdb9}{TIM\+\_\+\+SR\+\_\+\+TERRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56ea87cf19de6863138675b7fd6ae869}{TIM\+\_\+\+SR\+\_\+\+TERRF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7335ccbf7565d45b3efd51c213af2}{TIM\+\_\+\+EGR\+\_\+\+B2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4afde805ac7d80768b0e8a94133cc108}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa715c5b88b33870f6f8763f6df5dab4e}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00088921276b0185b802397e30e45f6}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41440b5b66b657da3b56d964d5c98e6b}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bfc494938e6bc6cecf58fe5200956a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41440b5b66b657da3b56d964d5c98e6b}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9d1be96a903e2317f0fc926e74f2e0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efaf0e7c00e772ba4662978f4793666}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9d1be96a903e2317f0fc926e74f2e0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9288ac5e548cd27131a8178dbb439148}{TIM\+\_\+\+CCMR3\+\_\+\+OC5M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97fd07a7ae92aa6a6b2566d91cbe32fb}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba30d9baa5e308b080bc7c0bc20b388}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc049a5a0b8a82af4416e64229e5a478}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78cb1c998cc7cf37399aa471e338ab0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a806bf0c14b4a19f160feb99409e41a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9317192d013659f6d1708faeeda26922}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a806bf0c14b4a19f160feb99409e41a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edb08af3da878d46153477508fbbbf8}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1634df85bbd21e3be7b5d09164d961}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421f1263c2900e4c952424d5cb062476}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1634df85bbd21e3be7b5d09164d961}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf8ce57a967a976fa5a23029743d3cf}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41403a6becee1f75d12757fb922559cb}{TIM\+\_\+\+CCMR3\+\_\+\+OC6M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf8ce57a967a976fa5a23029743d3cf}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bec0b0b21d7f999ac1296bff0d065ca}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga918d4cefba958f09580585eb55e0c253}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7faa4f85b1118969ec7f596ed986cb56}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0202c101a1709dbf736a349995e7d1}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43e090b350a0cf1c09071d94970f5f9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d91bdb4d4c027143628767929f996b9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43e090b350a0cf1c09071d94970f5f9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+NE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae25c6726320eec90886b075186c1c665}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga023b1cd835883b626422cc9f20cb69c0}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae25c6726320eec90886b075186c1c665}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ee3a244dfa78f27f9e248f142defd0}{TIM\+\_\+\+CCER\+\_\+\+CC5E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb78c4138706b523ac3a879782702c7}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cfe53a9c0e07852a83ec2dd09cbb016}{TIM\+\_\+\+CCER\+\_\+\+CC5P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb78c4138706b523ac3a879782702c7}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef4ea79463170df9a037e2582631e03}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325a9db5038e4031b332099f9a0c990d}{TIM\+\_\+\+CCER\+\_\+\+CC6E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef4ea79463170df9a037e2582631e03}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ce2c07d9587bf60ca858a9d14b555c}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80cc5355d63f2bcf28a31921e2a165e7}{TIM\+\_\+\+CCER\+\_\+\+CC6P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ce2c07d9587bf60ca858a9d14b555c}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31400d488e545a45eba6e90e0958c069}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31400d488e545a45eba6e90e0958c069}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\+\_\+\+CCR5\+\_\+\+CCR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7707fe708a5d704159008c77655f7b}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7707fe708a5d704159008c77655f7b}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b51c31aab6f353303cffb10593a027}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea9e79e0528eefb3b45918774246531}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea9e79e0528eefb3b45918774246531}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf3f84efc6a97c06036734752c90b890}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac811f82d51257abd39a3ade0b7e2d990}{TIM\+\_\+\+CCR6\+\_\+\+CCR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf3f84efc6a97c06036734752c90b890}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~(0x20\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~(0x40\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~(0x80\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\+\_\+\+BDTR\+\_\+\+BKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5227d19ecfa2559de4271672ed8c3e75}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{TIM\+\_\+\+BDTR\+\_\+\+BK2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5227d19ecfa2559de4271672ed8c3e75}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910d00d0c755277ce1f85e74cdd2ef93}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\+\_\+\+BDTR\+\_\+\+BK2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910d00d0c755277ce1f85e74cdd2ef93}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1760db2566652821d0c0853b898049}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\+\_\+\+BDTR\+\_\+\+BK2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1760db2566652821d0c0853b898049}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b6f0983b98efad36bba7aa5868f5df}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b6f0983b98efad36bba7aa5868f5df}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978f2466e3874ec0b0a0eafeb8b05620}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978f2466e3874ec0b0a0eafeb8b05620}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1bf3263a1093fd5fc7d64532ef5d46}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\+\_\+\+BDTR\+\_\+\+BKBID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1bf3263a1093fd5fc7d64532ef5d46}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72088db15cb4b988545ebadb85bf2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72088db15cb4b988545ebadb85bf2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ee0049b8df69119f14139645af6b35}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf57bc819e4bbae6a1a797ee450ca47b}{TIM1\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ee0049b8df69119f14139645af6b35}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5471d0e33d3064325df00e364c56a88b}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6399c9c24e9b6e1ff6cabd1592143668}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5471d0e33d3064325df00e364c56a88b}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93fc7d19d888dda408c14a6475e2076f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f736982f07370994aef89395917cea8}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93fc7d19d888dda408c14a6475e2076f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+E\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1ebfed1a98db346e5cbb5b2e125c8d}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaf4a1b60b2d5613a689cc1a61846f1e}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1ebfed1a98db346e5cbb5b2e125c8d}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+E\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e2e8b6b25cec3a1666cde20f15828a}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1430b2ed9d337895b5be21eccffe992f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e2e8b6b25cec3a1666cde20f15828a}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP5\+E\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f7db65b21b09f0a3f5055c8e039676}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP5\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7101058d68c90df3b2bfb275cdda7f6e}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP5E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f7db65b21b09f0a3f5055c8e039676}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP5\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP6\+E\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38064f25c7e81c97f7d2fb7c891bd5fb}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP6\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288f6a3dd1859f3dcd558ea49d1fbcf7}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP6E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38064f25c7e81c97f7d2fb7c891bd5fb}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP6\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP7\+E\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47ab072fe062d922519b513edcd014a}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP7\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP7\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea862b27f12f977a19ad345f780cefe}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP7E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47ab072fe062d922519b513edcd014a}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP7\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f3e5646d07373a18e2fd4d25a30f50}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a36ab915b60400a91c98ee58954b58}{TIM1\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f3e5646d07373a18e2fd4d25a30f50}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf777667ea69156bf65616087e1739a4}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075fca200013e9d58737dab7e829fdbf}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf777667ea69156bf65616087e1739a4}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619dfd825321a33aa414de0a255cd31e}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa4b524885c20bf3e4c796383e2c917}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619dfd825321a33aa414de0a255cd31e}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+P\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0fa87a297bfb0f735ea9176887336a}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bcf62a606dc39bde9626e9edd8ea131}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP3P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0fa87a297bfb0f735ea9176887336a}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP3\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafda29b36f86af8e26a5d7bd9ca735804}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2348e3a80ce884215a5ad6bfd67d224c}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP4P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafda29b36f86af8e26a5d7bd9ca735804}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP4\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8a9f934b4338484cb0260dc2944dba}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c1167c4290d2312a3f3500cc514f2f}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8a9f934b4338484cb0260dc2944dba}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5c447a1de2571985f74ca5ee201c56}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269809ebc603562522c733f7b518bcc3}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891aa4abfb026ec12d7e78366c57861c}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b00c39efe4c62ef0c7391da38f4d93e}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182745436a70d9bdc070c70d617b9397}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17600cf5d71dd85e964f69fd1242f4fc}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182745436a70d9bdc070c70d617b9397}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3088620df5c506be8bddc9c59ea85808}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab34af298b16e0ee8725bb15117fcde16}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3088620df5c506be8bddc9c59ea85808}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d68660be2bf13088befdec7812b2cad}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3db5b472095c6cb069628f0906d89e}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d68660be2bf13088befdec7812b2cad}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+E\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6ae4bcd4f48d84feb45f862c2401b9}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47337aef216cb5622a7efb92a20be726}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6ae4bcd4f48d84feb45f862c2401b9}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+E\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d7e84c1cbbe214e5981877bd340f86}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bea2b6a69936ba88c8189901e00310}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d7e84c1cbbe214e5981877bd340f86}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP5\+E\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c5f347a4492d351b2541107ee9b02}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP5\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa20c8bbbaab70709d5d19672d6bf9f6}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP5E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c5f347a4492d351b2541107ee9b02}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP5\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP6\+E\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050f6ea41ac9c2dc15524b483e3f8697}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP6\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b52d52229a6a930f13846012b347ce}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP6E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050f6ea41ac9c2dc15524b483e3f8697}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP6\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP7\+E\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e971b9ce0c234a036382bd4296dfcd}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP7\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP7\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6029237397f8e904c741055d5bc30af3}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP7E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e971b9ce0c234a036382bd4296dfcd}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP7\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c16d5098cc269a12ee29ca98e19a952}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7b34a4506a128eea0c4a6e1adb76fc}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c16d5098cc269a12ee29ca98e19a952}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73201b6468785d4d7b1bfae8410fe0a5}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c63826c16a444589bde2347eb50d91}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73201b6468785d4d7b1bfae8410fe0a5}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a421ad91cc7d458b4b2c0bab2df5014}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6612065423ecb49ccbadd6df73f4f543}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a421ad91cc7d458b4b2c0bab2df5014}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+P\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f7c2aa5a8053c1c215b9835e05846c}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0410e9e245b96f25958b6b292f015974}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f7c2aa5a8053c1c215b9835e05846c}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP3\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52092f7a3644fc07a343831b2bff04a6}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26073aa9e037754c0746cf550291484}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52092f7a3644fc07a343831b2bff04a6}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP4\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71531005595d5a615d3c86de454f238}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb1198b575c7b91ec696f449bb7ba5f}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71531005595d5a615d3c86de454f238}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c62ca2909442e1ff8a387f02e7dd63}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a3bf7d695fcdbbe816687c5d888c71}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9677c9b6b66397d75b8571c18b6f377e}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+OR\+\_\+\+HSE32\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84e44dcb0094206a9e77f7d61fcc0ec}{TIM\+\_\+\+OR\+\_\+\+HSE32\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+OR\+\_\+\+HSE32\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c7160f9684a5aa4022576b9c1fd19}{TIM\+\_\+\+OR\+\_\+\+HSE32\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84e44dcb0094206a9e77f7d61fcc0ec}{TIM\+\_\+\+OR\+\_\+\+HSE32\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8915cb47ed508fdb2f101592ba95d0c4}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5168e7f269c569c733b656bb86b5c3a5}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8915cb47ed508fdb2f101592ba95d0c4}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcab70466ce0c2bf5b052ef9963d0c7}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf087e796eda8039e10ddd819886d7bb5}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2444901e35b58b44e93e8d5becbe41a9}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4d8ae0f229b42960fe34be62a3b499}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2444901e35b58b44e93e8d5becbe41a9}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18532138f0c7423e6acb642933937cbb}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac432d94cbea0fec68e3cf56c8b25a532}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bae0418da1fc241616cd59ecba7f1a5}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bfe7ca7dfeccdf669b10d9f38a2cc3}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c7691289fe369fe66cdfc88269f610}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c19a6840ec57afc1b9ae48703f60fc1}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c7691289fe369fe66cdfc88269f610}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14728f104fbc694ec8e7b6113b8e590}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8efb1835c07ece431e7dd9983babf23}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90b4e8f53137929ce486beea98d834a6}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62bde81d7c849f05ad8b03baa22929e4}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc54315dda6bd85b7b3c378f2279a89}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff9d6247daaa7bdbd6f009ab80d595}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc54315dda6bd85b7b3c378f2279a89}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad079354984d07effaacf2ab3a27d92db}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0300181c25de2b9790eeb4fe0976cb52}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141dd090b981d04e54d505c25e7c8e6c}{TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc717d1ec4bfa6f9bef540779d2b6c7}{TIM\+\_\+\+DTR2\+\_\+\+DTGF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141dd090b981d04e54d505c25e7c8e6c}{TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633255b135683aeba45f168f79913f94}{TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14bb4a3e80ed3c48e0b5e764c6a8b610}{TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e80397c51847264da9753e1adc96cb}{TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1d4fb84ba32846af1d363f3823be21}{TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341d06a466b80222a8573c46a08f9630}{TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa73fc4de53ec5bbef801edc3d74294a}{TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+5}}~(0x20\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90df650c26bd39ca6c3009e0a7939f4c}{TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+6}}~(0x40\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2733867f28e2940c59e4f78ef97e7f72}{TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+7}}~(0x80\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTGF\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DTR2\+\_\+\+DTAE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9641e3cf6d8f0a39751f1fffd8823fa}{TIM\+\_\+\+DTR2\+\_\+\+DTAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTAE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a6659870c345efab9637b2262d509c}{TIM\+\_\+\+DTR2\+\_\+\+DTAE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9641e3cf6d8f0a39751f1fffd8823fa}{TIM\+\_\+\+DTR2\+\_\+\+DTAE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DTR2\+\_\+\+DTPE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e3e10971ab230fb1eef252877a144a}{TIM\+\_\+\+DTR2\+\_\+\+DTPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DTR2\+\_\+\+DTPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de85751b222066b2c1de80d698827ec}{TIM\+\_\+\+DTR2\+\_\+\+DTPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e3e10971ab230fb1eef252877a144a}{TIM\+\_\+\+DTR2\+\_\+\+DTPE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+ECR\+\_\+\+IE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac91832495e775244d6c171d041f4fd9f}{TIM\+\_\+\+ECR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed84536256f581842beee1fdbbdd28bf}{TIM\+\_\+\+ECR\+\_\+\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac91832495e775244d6c171d041f4fd9f}{TIM\+\_\+\+ECR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab6978a4d2d06f90e38e0f12459b473}{TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa97562e99927a6f0fc3a397cafb7d9}{TIM\+\_\+\+ECR\+\_\+\+IDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab6978a4d2d06f90e38e0f12459b473}{TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab616550d42bcf7468396f449034aa462}{TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb994c4f808b47a0bc49a967c69102fd}{TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IDIR\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+ECR\+\_\+\+FIDX\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240a6910f0d63215879befd94050e99a}{TIM\+\_\+\+ECR\+\_\+\+FIDX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+FIDX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cd80042780c57937ee8524d30ab79}{TIM\+\_\+\+ECR\+\_\+\+FIDX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240a6910f0d63215879befd94050e99a}{TIM\+\_\+\+ECR\+\_\+\+FIDX\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193894ff1d8ef93cc74c5f79c085e3c8}{TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50686df73ab0534290cf5a6828329e76}{TIM\+\_\+\+ECR\+\_\+\+IPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193894ff1d8ef93cc74c5f79c085e3c8}{TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41fe8a5e015ddb958b98dcd02b78b2d2}{TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa068888571c719dac35f866f5c61697}{TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+IPOS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60be16be123831c361e952741a5f1086}{TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c1f64a5b704d4df6607f8c1b4a978d}{TIM\+\_\+\+ECR\+\_\+\+PW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60be16be123831c361e952741a5f1086}{TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bb7c1d8bd14c10a0b1c6ba13eb3b20}{TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb4f84bb5947cf7a03240ed4215bc66}{TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ec5ea4710d7876487eac784853f1a1d}{TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3101e91b5872cb8e36f113405cb3cb3}{TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae294e1901b9c5ac86acab217899359c2}{TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d9e3ae07f7c7d8e6083d4c6e450172}{TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+5}}~(0x20\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6865f19ebf1378a1eec16068c0f2bac6}{TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+6}}~(0x40\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0b54662cb5b54970dd82980ad0b85c6}{TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+7}}~(0x80\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PW\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50ff4638058e5323ee5150b83ef305}{TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8158f6fa80ed75131acce883f7341571}{TIM\+\_\+\+ECR\+\_\+\+PWPRSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50ff4638058e5323ee5150b83ef305}{TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab597cdec2831c02b6a53ed0cf9402968}{TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca7994e06bba822d6cac394c55715a0}{TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d09f7bde3df901ff85f97303b346d5}{TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+ECR\+\_\+\+PWPRSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd7e374f2dc01057c4b2b4a073de293}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad268979549e2ab5d4e0227e37964e29}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd7e374f2dc01057c4b2b4a073de293}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738f282188e8958763a12993436b396b}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dca1da3466dc935eebf232c120a42f7}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738f282188e8958763a12993436b396b}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7231122f4aa937f6e5496f9a375032}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6fe3ef932a42040b0f9530eae1d014}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7231122f4aa937f6e5496f9a375032}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cad30aa68cb71dd75c78c01ee3ae870}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa9e9c0a0295592da0aa99997aa10a}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab444687af1f8f9863455191ad061a1d1}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa9e9c0a0295592da0aa99997aa10a}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517db9f5fee8e5be22e9ed9de34338d7}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c22c593384daf21fbf0648c7157609}{LPTIM\+\_\+\+ISR\+\_\+\+UP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517db9f5fee8e5be22e9ed9de34338d7}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6924a3b6ec9a7541387f1d40e0726abd}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae419eeabea5979ae2658ab6597cb8223}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6924a3b6ec9a7541387f1d40e0726abd}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27b84a9db60669043f14f3d89ec8}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a73f097347bc05382105a527ee7f2e}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27b84a9db60669043f14f3d89ec8}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a9b52575f7bb462d282dab0754c0fc}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf43a4be174c9303faef371ec31ab44c}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a9b52575f7bb462d282dab0754c0fc}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc0939c831c305f180c9d1518b852f}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3023d4f15c022e8a57d9d499423efbd6}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407e8ab4f0c1dfdca950ca20c5f2527d}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3023d4f15c022e8a57d9d499423efbd6}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46450f790d87d73e5159faeecd99d226}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0e5526e60b99a2a4958145207bff7d}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46450f790d87d73e5159faeecd99d226}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cea7a7a350f428dc1255dd6d143969}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d337943cd5849f0b67df2bae113ffe}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ab547325c45d174b52dab47fb10ae3}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f1c6ec830c564596756452fac0f057}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ab547325c45d174b52dab47fb10ae3}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6521147a135322a518bbf0bf60c394d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddf28358beda70d5cabb8bbd2f7acd7}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6521147a135322a518bbf0bf60c394d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2214a5cacaee65aa8487788edac8d1}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50650b47231f11edf550ffcbc0c510a7}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac117a13cff0f470f7e9645e479301684}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50650b47231f11edf550ffcbc0c510a7}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac72d70b2dafa3445301ce2907ba39b3}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e16757ed47e0ee03238f7ac41f54119}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac72d70b2dafa3445301ce2907ba39b3}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647df93a691567bdda645f15e5dbf0b3}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4fea67fb509ddc013229335c241211}{LPTIM\+\_\+\+IER\+\_\+\+UPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647df93a691567bdda645f15e5dbf0b3}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf0d38445df80d079702aae01174e30}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e63fa15734a5d03c1879752ac4ea3e4}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf0d38445df80d079702aae01174e30}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f72372ea98b1648628c895894c613a2}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae51756ab9cdc0e908f6f272ccc3e221a}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f72372ea98b1648628c895894c613a2}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47dbd26a12c5443fd0955647b4d39a93}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b93ee347b6a137a97020e71fe2a44ff}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47dbd26a12c5443fd0955647b4d39a93}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6779ec640b23cf833dd2105b8a220af5}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad084d831c97bad9c75bc5fb870f4c605}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff87664b8380f74d415c408fac75d8ef}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967fdd5160e383d5740de6c393ae76a5}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff87664b8380f74d415c408fac75d8ef}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8880e8aa2748a1c125bb93711f764d}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafbe9abc3d0f44a37db62172a80afdb9}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbec2ad1910a83bb7ffbf4f2f9ade9c}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c0cb2093b00a0e32bc31f71c946c9d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014ecb2c212432123a6ee2a01dfc4cce}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae330680ff9e06c3d69b55523ad85e5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd72b0a5dbce113393e4d367b49f5d0c}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae330680ff9e06c3d69b55523ad85e5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54ff2bff54f5ff370979c5310f60c16}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dee510fa2963d13fdf4aa81bb995e9a}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c870efbbe78646002653cf2333a74}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+2}}~(0x4\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206eab17762f56791b93d8c3ec9c5f15}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}}~(0x10007\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519aa19bd79204f1eb94a1d378655634}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206eab17762f56791b93d8c3ec9c5f15}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268e349e4278ec2f405603d1bc82eb2d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+0}}~(0x00001\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c3ef431ee899309d6a8b518fc8af88}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+1}}~(0x00002\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3470980d3523263818a124f1642fbbdc}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+2}}~(0x00004\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd65be1a3d582464ee211ce0e6f7f5e1}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+3}}~(0x10000\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf1ffffa1a91f49efb93dc6a1571ea4}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2a7ee9793909a72ca469ac52cebf6f}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533f47720800bf4619d3f576043b6ce9}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f05dd8291e7351c085cf9fc2549c76}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca64047a63144f4d0d4663d1d6ee6da}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f05dd8291e7351c085cf9fc2549c76}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9d7a59b17326ad6cedabb70c0faf3}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d04d4b6c31e68728a6c515aa36571c}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9d7a59b17326ad6cedabb70c0faf3}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf953b0b77f31228a0ddac549eb0b470e}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ab0c368193e5c00b8961d10f4c9e51}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dc1fa00988177012c9cb933e50db5d}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ab0c368193e5c00b8961d10f4c9e51}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347fd1dcb47397008e30d1c1f371361a}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360d483b0d8b2a36bf8634319cf3c4a0}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347fd1dcb47397008e30d1c1f371361a}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f19afb5440831244036ec045d842ab}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd13a5203732ee6743bf9025ad9f9172}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f19afb5440831244036ec045d842ab}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf077af8a00be1e670e37294915fd2a}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f4b2d79870055c5c7b622a301ad73}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf077af8a00be1e670e37294915fd2a}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c4bdf05747cce9157336fa8399b7e8}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c59145554d8bfa0d636f225a932514}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c4bdf05747cce9157336fa8399b7e8}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04b4aa158a5189ff3981bcccb9756e1}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8912f46b6f529d6c632ad2de408ff3}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04b4aa158a5189ff3981bcccb9756e1}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871458d48beb71336cdf837c155169c8}{LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493e399b4f94654c27f1b5344797bf25}{LPTIM\+\_\+\+CR\+\_\+\+COUNTRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871458d48beb71336cdf837c155169c8}{LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd49d0f65b1112db24a6271b76450378}{LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15507e781b5f2c336ad57823c8b02a1f}{LPTIM\+\_\+\+CR\+\_\+\+RSTARE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd49d0f65b1112db24a6271b76450378}{LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9327679862c756efafdbb860dcb394}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0da614536f546b3420c0801d6df70f}{LPTIM\+\_\+\+CMP\+\_\+\+CMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9327679862c756efafdbb860dcb394}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a1383d56848f5030c2c2557f8621a}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac708b2613ec085499446b969b89e90eb}{LPTIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a1383d56848f5030c2c2557f8621a}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf423bd32750bf9bda6194a024f9815b8}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b069fc9f9436dbc473cee09bb67aae}{LPTIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf423bd32750bf9bda6194a024f9815b8}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80122b51868ebc430c87b13189bd6d93}{LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Msk}}~(0x\+DUL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94ad8c86fbb8361bdafd84f40ee9a1ca}{LPTIM\+\_\+\+OR\+\_\+\+IN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80122b51868ebc430c87b13189bd6d93}{LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136d89997624f1188cc438bdfedcfbb}{LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7094dae6e6288eaac5810f102a5d5b3e}{LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+1}}~(0x4\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d25531e02ee0f5e5036024f1744547}{LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+2}}~(0x8\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN1\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345c95f5ed2a9a1fc93402b5a43514}{LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Msk}}~(0x19\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3073d4f98bab82ce98e9012530f8e9d2}{LPTIM\+\_\+\+OR\+\_\+\+IN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345c95f5ed2a9a1fc93402b5a43514}{LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3001de666f67bee177d47bafb8c6464}{LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9b0ea8d007fc414c6aff466da9d522a}{LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+1}}~(0x8\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d77da0a82d6339b61d351bf347ae4e5}{LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+2}}~(0x10\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+IN2\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf035f3a6674183945975fdda9e5d3a}{USART\+\_\+\+CR1\+\_\+\+UESM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Pos}~USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9429c0ab60d7c8e4430465d4c0fc1ec8}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8342cbdabe2a5ae03ee73452a9ebf935}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Pos}~USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dab3533476c5c6e30d8316963053b4}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ad128d8b96d94461290e19164bbfc3}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}~(0x10001\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50313a1d273a0fdbeea56839fb97996d}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf15ab248c1ff14e344bf95a494c3ad8}{USART\+\_\+\+CR1\+\_\+\+M0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50313a1d273a0fdbeea56839fb97996d}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1337df7835fb7605f567f8c23336510}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{USART\+\_\+\+CR1\+\_\+\+MME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1337df7835fb7605f567f8c23336510}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5174025558ca07302b4cbd4c3a3c93}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6e25c121fc78142f8866809bc98aaa}{USART\+\_\+\+CR1\+\_\+\+CMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5174025558ca07302b4cbd4c3a3c93}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{USART\+\_\+\+CR1\+\_\+\+OVER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9847feffa692f728663f3c612cbf4f2e}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d95af966e08146e1172c4b828bda38}{USART\+\_\+\+CR1\+\_\+\+DEDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9847feffa692f728663f3c612cbf4f2e}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b664114104da4e943d96b59ba37142}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+0}}~(0x01\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9691b8bc3d8dcc892379bf7d920b6396}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+1}}~(0x02\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeafaf7f6ddcceffd20558f162dd9c8e1}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+2}}~(0x04\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2670a86aa9a616ff375b6930ffa70b}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+3}}~(0x08\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa005f970098bde194883b57529b0d306}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+4}}~(0x10\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf428b58fe78a921cec6d585556253c7}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc2e80e4545996ecb5901915d13e28}{USART\+\_\+\+CR1\+\_\+\+DEAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf428b58fe78a921cec6d585556253c7}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c5a5427a9d6f31a4dff944079379c3}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+0}}~(0x01\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915c67729309721386a3211e7ef9c097}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+1}}~(0x02\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37334305484b5177eb2b0c0fbd38f333}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+2}}~(0x04\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9044f6093b026dae8651416935dd2a}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+3}}~(0x08\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21679d47bc5412b3ff3821da03d3695e}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+4}}~(0x10\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1575795973e3e34e3fe4bb420a8d58}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe55005a97f8ea7ca8e630e6c08912d}{USART\+\_\+\+CR1\+\_\+\+RTOIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1575795973e3e34e3fe4bb420a8d58}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae527749fded038f642974711b1d53ba3}{USART\+\_\+\+CR1\+\_\+\+EOBIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c47c9950e9e8727dfc74abaf4be164}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19a4c9577dfb1569cf6f564fe6c4949}{USART\+\_\+\+CR1\+\_\+\+M1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c47c9950e9e8727dfc74abaf4be164}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df13e70aaef03c9f1f387b9f7225bd6}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5e9fc4111b0159c65811f6a206c192}{USART\+\_\+\+CR1\+\_\+\+FIFOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df13e70aaef03c9f1f387b9f7225bd6}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034591062f99513ae1cc055e4d1c6364}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e139b33533a335a75c58ef2e3ca3c}{USART\+\_\+\+CR1\+\_\+\+TXFEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034591062f99513ae1cc055e4d1c6364}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a93d3dee1458add2e7d2dd694128cd}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d438200ec45e5fe92171128fcf48437}{USART\+\_\+\+CR1\+\_\+\+RXFFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a93d3dee1458add2e7d2dd694128cd}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf899752e02436dbe09822a53ec11fcf}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134485f9d7bc55e1e42ed5b9ad2aa63c}{USART\+\_\+\+CR2\+\_\+\+SLVEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf899752e02436dbe09822a53ec11fcf}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750047210c68047fa0f47ed4a229185a}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2def80ad9addd71c47ae109056bd19b}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750047210c68047fa0f47ed4a229185a}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d874b6e6c6b5631df3733e355ed295a}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{USART\+\_\+\+CR2\+\_\+\+ADDM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d874b6e6c6b5631df3733e355ed295a}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4501114beca5a00c44cd2182a979eb}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{USART\+\_\+\+CR2\+\_\+\+SWAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4501114beca5a00c44cd2182a979eb}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be966e1261f1182e90a9727ae00fed8}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{USART\+\_\+\+CR2\+\_\+\+RXINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be966e1261f1182e90a9727ae00fed8}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdf6d30f688b739455d262344d9145d}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{USART\+\_\+\+CR2\+\_\+\+TXINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdf6d30f688b739455d262344d9145d}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f743bbd3df209bd1d434b17e08a78fe}{USART\+\_\+\+CR2\+\_\+\+DATAINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7342ab16574cebf157aa885a79986812}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa290a89959d43fecf43f89d66123a0a}{USART\+\_\+\+CR2\+\_\+\+ABREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07277ae996d117d7ad0dd6039b550bee}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0a61926b32b1bbe136944c4133d2be}{USART\+\_\+\+CR2\+\_\+\+ABRMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07277ae996d117d7ad0dd6039b550bee}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a9e3740bd087f5170c58b85bc4e689}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac439d0281ee2e6f20261076a50314cff}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca386418170bcbfd458e6976c29deed3}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89524eda63950f55bc47208a66b7dca}{USART\+\_\+\+CR2\+\_\+\+RTOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca386418170bcbfd458e6976c29deed3}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{USART\+\_\+\+CR3\+\_\+\+OVRDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508139f92a04e0324a84c6173b5afbc7}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{USART\+\_\+\+CR3\+\_\+\+DDRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508139f92a04e0324a84c6173b5afbc7}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24555d522b37f1bef42cb08539ff6f}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd65f9fd10ee8e99db1118828deb0441}{USART\+\_\+\+CR3\+\_\+\+DEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24555d522b37f1bef42cb08539ff6f}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf5c087ecc921b7b5c18b5682b12245}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{USART\+\_\+\+CR3\+\_\+\+DEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf5c087ecc921b7b5c18b5682b12245}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f17cc3f0bad54811dd313232e3afc}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac63401e737dd8c4ac061a67e092fbece}{USART\+\_\+\+CR3\+\_\+\+SCARCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f17cc3f0bad54811dd313232e3afc}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41fee0ce74f648c1da1bdf5afb0f88e}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236904fec78373f4fa02948bbf1db56a}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fd59d184128d73b8b82d249614cb27}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+2}}~(0x4\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b2294e603dc3950aa2615678db8d17}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d102b464f15cbe18b0d83b61150293}{USART\+\_\+\+CR3\+\_\+\+WUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b2294e603dc3950aa2615678db8d17}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cfcb3873910e786d2ead7e7d4fb6bf}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3187bcba3c2e213f8a0523aa02837b32}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690139593d7b232c96b0427fcc088d15}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ca5d160f9805977f2c77f146a75c}{USART\+\_\+\+CR3\+\_\+\+WUFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690139593d7b232c96b0427fcc088d15}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac924ee84c84daaa8b58a438a528b8c03}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ca97ca5a14b5dfd06424324a35550f}{USART\+\_\+\+CR3\+\_\+\+TXFTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac924ee84c84daaa8b58a438a528b8c03}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da055779e9c573b7de6d88df4d74b36}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4eac3d2b24fce9c627825571823ec4}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da055779e9c573b7de6d88df4d74b36}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa20a31b23fbcb8e47ba4526562212c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90e1ecd73a2286ea1e5f056fb2b51d3}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa20a31b23fbcb8e47ba4526562212c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b113e8d794dc256745b970cc2e4704}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga216b1b9afd21e8e4ba132605aacf7534}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24cb2175b76382753462bed1d36d518c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+2}}~(0x4\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19090b545d3531a914151d215b7b3b92}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49fc035fafb880dadb6a60fdf2ba8795}{USART\+\_\+\+CR3\+\_\+\+RXFTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19090b545d3531a914151d215b7b3b92}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe57ac1c6b9bce8b456e8eeba6220f3e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fcfeb5d260242461009770e93fe5d63}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe57ac1c6b9bce8b456e8eeba6220f3e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc91bacf5659188d4ef8d13fc48b5c3}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4651a05997c8bef8485185f7c8874142}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2683f01784119560144bd0c7fd8d85e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+2}}~(0x4\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+LPUART\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga753a786b609697eda7e81c4838d2b469}{USART\+\_\+\+BRR\+\_\+\+LPUART\+\_\+\+Msk}}~(0x\+FFFFFUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+LPUART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bcb27b7a429c6dabb6bc8c0f01e6ff8}{USART\+\_\+\+BRR\+\_\+\+LPUART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga753a786b609697eda7e81c4838d2b469}{USART\+\_\+\+BRR\+\_\+\+LPUART\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+BRR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e29230cb2324472dba76fabe7d5fd0b}{USART\+\_\+\+BRR\+\_\+\+BRR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+BRR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8873778bab3ffdb6117712f0b08429}{USART\+\_\+\+BRR\+\_\+\+BRR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e29230cb2324472dba76fabe7d5fd0b}{USART\+\_\+\+BRR\+\_\+\+BRR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37e9b1afb41db79336ba8c3878df0ac}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f6cdc5aefbbb5959a978588c1a6047e}{USART\+\_\+\+RTOR\+\_\+\+RTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37e9b1afb41db79336ba8c3878df0ac}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f65309076ce671d0efac5265eb276d}{USART\+\_\+\+RTOR\+\_\+\+BLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be4966a4dbf9dac2d188e9d22e7b088}{USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad261e1474dfb5329b5520e22790b026b}{USART\+\_\+\+RQR\+\_\+\+ABRRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be4966a4dbf9dac2d188e9d22e7b088}{USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d25e0fe4eee65b95095bfaac60209f}{USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1a36c6b492c425b4e5cc94d983ecf1}{USART\+\_\+\+RQR\+\_\+\+SBKRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d25e0fe4eee65b95095bfaac60209f}{USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c2d00c30c9e4ce60ceaad9e9f79a0d}{USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aae0f4fb0a74822ce212ea7d9b8463a}{USART\+\_\+\+RQR\+\_\+\+MMRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c2d00c30c9e4ce60ceaad9e9f79a0d}{USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7f833b412f9dc19d62f39873deae4}{USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b148ee7c697bbcf836648063613612a}{USART\+\_\+\+RQR\+\_\+\+RXFRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7f833b412f9dc19d62f39873deae4}{USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86eecea8a18aa3405e5b165c2ab0d83}{USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40d2e52b5955b30c9399eb3dec769e8}{USART\+\_\+\+RQR\+\_\+\+TXFRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86eecea8a18aa3405e5b165c2ab0d83}{USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b9eb35da82f39c93d867ef97354973}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10e69d231b67d698ab59db3d338baa6}{USART\+\_\+\+ISR\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b9eb35da82f39c93d867ef97354973}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cc4dfb6d5e817a69c80471b87deb4b}{USART\+\_\+\+ISR\+\_\+\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015a59198487b53f88535babb98ae0a3}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c7d19477a091689f50bd0ef5b6a3d8}{USART\+\_\+\+ISR\+\_\+\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015a59198487b53f88535babb98ae0a3}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3251573623cdc120a509cc5bb7a8f542}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e5b4a08e3655bed8ec3022947cfc542}{USART\+\_\+\+ISR\+\_\+\+ORE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3251573623cdc120a509cc5bb7a8f542}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab963ebe456544ea82d31400edd16f1f1}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee745b19e0a6073280d234fdc96e627}{USART\+\_\+\+ISR\+\_\+\+IDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab963ebe456544ea82d31400edd16f1f1}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4f6c9b26f5024994031f93cf2b0982}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39da7549976e5a5c91deff40e6044f03}{USART\+\_\+\+ISR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4f6c9b26f5024994031f93cf2b0982}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Pos}~USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26f637db52d8f73b1bcd9c74b224924}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4f6c9b26f5024994031f93cf2b0982}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe52544cefa3642d3d1b3db7473bdbf2}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4f6c9b26f5024994031f93cf2b0982}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544469a72f23eb8f779ba88a1340b0db}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41e8667b30453a6b966aded9f5e8cbb}{USART\+\_\+\+ISR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544469a72f23eb8f779ba88a1340b0db}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7656f40932ea96165e47eeb35472b5ba}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab59be9f02a6e304a82da3e298c6a72ab}{USART\+\_\+\+ISR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7656f40932ea96165e47eeb35472b5ba}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Pos}~USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6548a56e2956bbd19ed65b52bff4d4db}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7656f40932ea96165e47eeb35472b5ba}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18793a28000fe6bf23a08265951eb3e5}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7656f40932ea96165e47eeb35472b5ba}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29c9402e7e831f8133c378ce663801e}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00a820cca1d3bb31f9f4f602f070c44}{USART\+\_\+\+ISR\+\_\+\+LBDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29c9402e7e831f8133c378ce663801e}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f1e26361131f3e1be62de88e1c06d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb259765d41183dc3c5fd36831358d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f1e26361131f3e1be62de88e1c06d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac402a118b5a829c25754df846ab7b492}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89131b07184422c83fda07ca20d4ce4c}{USART\+\_\+\+ISR\+\_\+\+CTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac402a118b5a829c25754df846ab7b492}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa529be006a377dfbafebe935763db981}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f8a368294fb6a5c47de1193484f3b8}{USART\+\_\+\+ISR\+\_\+\+RTOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa529be006a377dfbafebe935763db981}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac041e9e09aa899892e8173dc61d40c0c}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ba49f7fad9ab499c6f2a1a1780c904}{USART\+\_\+\+ISR\+\_\+\+EOBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac041e9e09aa899892e8173dc61d40c0c}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d375d77ff6e11b1b0e64d9602bc7e3e}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5b4369d11e4acaf9a672947102534c}{USART\+\_\+\+ISR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d375d77ff6e11b1b0e64d9602bc7e3e}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97cda0ddd3329946d67b46214d96cac}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae762a0bed3b7ecde26377eccd40d1e10}{USART\+\_\+\+ISR\+\_\+\+ABRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97cda0ddd3329946d67b46214d96cac}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbbfac6c1ba908d265572184b02daed2}{USART\+\_\+\+ISR\+\_\+\+ABRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7fb858e7f0dec99740570ecfb922cc}{USART\+\_\+\+ISR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c248ec80835fb56ee72dfced7e405}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199e4dab14311318c87b77ef758c2f9}{USART\+\_\+\+ISR\+\_\+\+CMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c248ec80835fb56ee72dfced7e405}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adfc9ed603cc7747ba2613a25429b1c}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74aecf8406973a8fd5c02615d8a7b2d1}{USART\+\_\+\+ISR\+\_\+\+SBKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adfc9ed603cc7747ba2613a25429b1c}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df19201dd47f3bd43954621c88ef4a3}{USART\+\_\+\+ISR\+\_\+\+RWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad628ee3720d183f191e3c1d677b4bcd4}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ea420fd72b3f22e3ae5c22242c6b72}{USART\+\_\+\+ISR\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad628ee3720d183f191e3c1d677b4bcd4}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43418a8f527a186c95e5ceda1768ac59}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1433ae77d20ec6da645117cde536f81}{USART\+\_\+\+ISR\+\_\+\+TEACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43418a8f527a186c95e5ceda1768ac59}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d1c2dde620b507955a50a0a3c57cda}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa513c61dd111de0945d8dd0778e70ad5}{USART\+\_\+\+ISR\+\_\+\+REACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d1c2dde620b507955a50a0a3c57cda}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b7932194cd92ea8ae66308167428f0c}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf322143841cafcdbc2f46b0a99c8c7c5}{USART\+\_\+\+ISR\+\_\+\+TXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b7932194cd92ea8ae66308167428f0c}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07af5d09b3fbbe7798bfbf56f6a5d0c3}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5a3b29c38098274947c0b8782997f}{USART\+\_\+\+ISR\+\_\+\+RXFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07af5d09b3fbbe7798bfbf56f6a5d0c3}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78aa85c1c9c3e1862bb0480b4111b30f}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c861daca1188e562fc2cda3a434e15}{USART\+\_\+\+ISR\+\_\+\+TCBGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78aa85c1c9c3e1862bb0480b4111b30f}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbcdf696b394c0c4b071d5776626f50}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ab0ae314fb7a4b72f5cfa9ea870673}{USART\+\_\+\+ISR\+\_\+\+RXFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbcdf696b394c0c4b071d5776626f50}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c008bc69d6a4074c114ec7254374e08}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19599526bda646dd6a990dad29458285}{USART\+\_\+\+ISR\+\_\+\+TXFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c008bc69d6a4074c114ec7254374e08}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae5c3629d557d5168f585cf9283f87d}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{USART\+\_\+\+ICR\+\_\+\+PECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae5c3629d557d5168f585cf9283f87d}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1db0b71d6de4f3f03923402ea0663c}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{USART\+\_\+\+ICR\+\_\+\+FECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1db0b71d6de4f3f03923402ea0663c}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bab7991f51b57e8357676d684564cf7}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93fffe176d75c707e6bef9d15406331}{USART\+\_\+\+ICR\+\_\+\+NECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bab7991f51b57e8357676d684564cf7}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa973cb1d530a801f5ddbce2bb08f6500}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{USART\+\_\+\+ICR\+\_\+\+ORECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa973cb1d530a801f5ddbce2bb08f6500}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{USART\+\_\+\+ICR\+\_\+\+IDLECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe92add7206cf84b0646ba159a6e1d57}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482ed578140c2eb9d647195dba6c0e9c}{USART\+\_\+\+ICR\+\_\+\+TXFECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe92add7206cf84b0646ba159a6e1d57}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af980293332522d448518b1b900b410}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{USART\+\_\+\+ICR\+\_\+\+TCCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af980293332522d448518b1b900b410}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd09e13fb0ccaa76b09c3c64383aa0e5}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e672683bf5d8ab04639694086dad96}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd09e13fb0ccaa76b09c3c64383aa0e5}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1537d0f3d76831a93415c9c8a423240}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{USART\+\_\+\+ICR\+\_\+\+LBDCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1537d0f3d76831a93415c9c8a423240}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{USART\+\_\+\+ICR\+\_\+\+CTSCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{USART\+\_\+\+ICR\+\_\+\+RTOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887888dd86afede52295a519069de826}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42bb71b7141c9fe56a06377a0071b616}{USART\+\_\+\+ICR\+\_\+\+EOBCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887888dd86afede52295a519069de826}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f391c71125d52192444bf0dc9742680}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bf63e682e013f87e611d458e22d699}{USART\+\_\+\+ICR\+\_\+\+UDRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f391c71125d52192444bf0dc9742680}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec57e194646688f2e0c948d9a67746ff}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{USART\+\_\+\+ICR\+\_\+\+CMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec57e194646688f2e0c948d9a67746ff}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcdc69e2f8586917570a36557be4483}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0526db5696016ae784e46b80027044fa}{USART\+\_\+\+ICR\+\_\+\+WUCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcdc69e2f8586917570a36557be4483}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1e63e26cd15479d01a5f13991e1184}{USART\+\_\+\+RDR\+\_\+\+RDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada03ee92e9e0d55959dbd64f19c5c43d}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab55732f51dc738c19c3d5b6d6d9d081}{USART\+\_\+\+TDR\+\_\+\+TDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada03ee92e9e0d55959dbd64f19c5c43d}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba8b45b959ea26453d47c869c03edad}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232a983aab5682e588622a06c176ebfa}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba8b45b959ea26453d47c869c03edad}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40c13d13f0b171a0f661ac74845595}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798668508050868b73be18d4185a0cf}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eaad2f889bf5259e597222955c7701d}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+2}}~(0x4\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd9abaaab7effd11c082608e3b603bf}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+3}}~(0x8\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01560c98053108bd6dcc46784a128d}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bab4e4f333ddecff9bf922c7d93a02}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01560c98053108bd6dcc46784a128d}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac554abd13f0d71d7aaa066a159e4c443}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d4cf5943c63ae8ff694e1446266bcc}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac554abd13f0d71d7aaa066a159e4c443}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d409c5a5d01f1646b672fd5ea18140}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40ce35d91ad9aaedeaf6c3f3d618c33}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d409c5a5d01f1646b672fd5ea18140}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70e2e51d50d09d6bb78999809b6c93a1}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4670ed4900a7abf116f8f13378ea6a8}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70e2e51d50d09d6bb78999809b6c93a1}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98acf869f9e5459da7b3ceb391f1670}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+0}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96078e748e7a67d0aad61d14b56fc55e}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+1}}~(0x2\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos)
\item 
\#define {\bfseries VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993f0949dcde6dd6b1148750dfa1640e}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352e19b53b9986eb54de8fd79b27d052}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993f0949dcde6dd6b1148750dfa1640e}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad434eeb02a8823100fa7ba8580cfd952}{USB\+\_\+\+EP0R}}~\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a96c0e9412e89039136a0b10fa59307}{USB\+\_\+\+EP1R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbcc8339607f939322e1300c1e0c0ae4}{USB\+\_\+\+EP2R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b32a4853877d93b18882db7af3820e2}{USB\+\_\+\+EP3R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d67b84647007953ea2a74c988198e2}{USB\+\_\+\+EP4R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcf8722242954ad6a66bb2c7f80c21b}{USB\+\_\+\+EP5R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x0x00000014)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f1eb20865b02ec7ff86e63cdcd9592}{USB\+\_\+\+EP6R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x0x00000018)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430f6d23a755b5db38f5d8634b7deada}{USB\+\_\+\+EP7R}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x0x0000001C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6cc205ecfc51c2fbc530ee90fe2f0d}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+RX}}~((uint16\+\_\+t)0x8000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d536830ca5bf3f9c1cdf462cce190a8}{USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+RX}}~((uint16\+\_\+t)0x4000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adf3cd0b3eaca5eb9939769451707e2}{USB\+\_\+\+EPRX\+\_\+\+STAT}}~((uint16\+\_\+t)0x3000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa529fb3ed5f1db7e47d2b38a592873}{USB\+\_\+\+EP\+\_\+\+SETUP}}~((uint16\+\_\+t)0x0800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dec65ff359fac0e385539a8d7beb66}{USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD}}~((uint16\+\_\+t)0x0600U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf841b5618e3e5f1fd02093e58dc91a7c}{USB\+\_\+\+EP\+\_\+\+KIND}}~((uint16\+\_\+t)0x0100U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6975fe92ee5c652bc0665b04e2eff07e}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+TX}}~((uint16\+\_\+t)0x0080U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08898338fa030d2b0ba781ba718b9e6f}{USB\+\_\+\+EP\+\_\+\+DTOG\+\_\+\+TX}}~((uint16\+\_\+t)0x0040U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846f5dd6f595075c0fd9189331fc090e}{USB\+\_\+\+EPTX\+\_\+\+STAT}}~((uint16\+\_\+t)0x0030U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881e0a0a9cb32eb3f9975fe0b5b577e1}{USB\+\_\+\+EPADDR\+\_\+\+FIELD}}~((uint16\+\_\+t)0x000\+FU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb58a6f5ba8710ef9f1b1970f9e81156}{USB\+\_\+\+EPREG\+\_\+\+MASK}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6cc205ecfc51c2fbc530ee90fe2f0d}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+RX}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa529fb3ed5f1db7e47d2b38a592873}{USB\+\_\+\+EP\+\_\+\+SETUP}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dec65ff359fac0e385539a8d7beb66}{USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf841b5618e3e5f1fd02093e58dc91a7c}{USB\+\_\+\+EP\+\_\+\+KIND}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6975fe92ee5c652bc0665b04e2eff07e}{USB\+\_\+\+EP\+\_\+\+CTR\+\_\+\+TX}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881e0a0a9cb32eb3f9975fe0b5b577e1}{USB\+\_\+\+EPADDR\+\_\+\+FIELD}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0990fd5e1046bb06f9d84bfe81ffa49f}{USB\+\_\+\+EP\+\_\+\+TYPE\+\_\+\+MASK}}~((uint16\+\_\+t)0x0600U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb6534247e1a0ac44e2eeb5b3a6934f}{USB\+\_\+\+EP\+\_\+\+BULK}}~((uint16\+\_\+t)0x0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c33c0c20c57a68596e55b00a6302b7}{USB\+\_\+\+EP\+\_\+\+CONTROL}}~((uint16\+\_\+t)0x0200U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2defbb9d8ba5374954dfcd55afdc45b}{USB\+\_\+\+EP\+\_\+\+ISOCHRONOUS}}~((uint16\+\_\+t)0x0400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf51a3af3807dd55e340c1ddbc3f2d352}{USB\+\_\+\+EP\+\_\+\+INTERRUPT}}~((uint16\+\_\+t)0x0600U)
\item 
\#define {\bfseries USB\+\_\+\+EP\+\_\+\+T\+\_\+\+MASK}~((uint16\+\_\+t) $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dec65ff359fac0e385539a8d7beb66}{USB\+\_\+\+EP\+\_\+\+T\+\_\+\+FIELD}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb58a6f5ba8710ef9f1b1970f9e81156}{USB\+\_\+\+EPREG\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30320016064387ec4bbfb359009d528a}{USB\+\_\+\+EPKIND\+\_\+\+MASK}}~((uint16\+\_\+t)$\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf841b5618e3e5f1fd02093e58dc91a7c}{USB\+\_\+\+EP\+\_\+\+KIND}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb58a6f5ba8710ef9f1b1970f9e81156}{USB\+\_\+\+EPREG\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d0f23898f2be6e6b63e855adbbbfcb2}{USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+DIS}}~((uint16\+\_\+t)0x0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab289fb344cf4105d80d942e2816206bc}{USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+STALL}}~((uint16\+\_\+t)0x0010U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2329b1b850bdfb41318ddd4bebd4950}{USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+NAK}}~((uint16\+\_\+t)0x0020U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9ddeb7f81251b6f2d0925276c6a70}{USB\+\_\+\+EP\+\_\+\+TX\+\_\+\+VALID}}~((uint16\+\_\+t)0x0030U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad667dfa506d6f6378cbcd533ed021464}{USB\+\_\+\+EPTX\+\_\+\+DTOG1}}~((uint16\+\_\+t)0x0010U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f1aed9f3f2828fae6ac5ce05ea4037}{USB\+\_\+\+EPTX\+\_\+\+DTOG2}}~((uint16\+\_\+t)0x0020U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf9f25a70dca84ec8fd665fc9477d76}{USB\+\_\+\+EPTX\+\_\+\+DTOGMASK}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846f5dd6f595075c0fd9189331fc090e}{USB\+\_\+\+EPTX\+\_\+\+STAT}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb58a6f5ba8710ef9f1b1970f9e81156}{USB\+\_\+\+EPREG\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3c8c80d9b7e43cdc4cf73a689e469c}{USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+DIS}}~((uint16\+\_\+t)0x0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cc6c48637bea26ef78fc17d30be5ba6}{USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+STALL}}~((uint16\+\_\+t)0x1000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c3fbf5e0967184721faa13308967d9}{USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+NAK}}~((uint16\+\_\+t)0x2000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad864bbce320889427dd9d96c0efcabf}{USB\+\_\+\+EP\+\_\+\+RX\+\_\+\+VALID}}~((uint16\+\_\+t)0x3000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae4d9c869227d23681be7248d6b30ce}{USB\+\_\+\+EPRX\+\_\+\+DTOG1}}~((uint16\+\_\+t)0x1000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d21ead5b2a61b36b0346eee04c4cf86}{USB\+\_\+\+EPRX\+\_\+\+DTOG2}}~((uint16\+\_\+t)0x2000U)
\item 
\#define {\bfseries USB\+\_\+\+EPRX\+\_\+\+DTOGMASK}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adf3cd0b3eaca5eb9939769451707e2}{USB\+\_\+\+EPRX\+\_\+\+STAT}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb58a6f5ba8710ef9f1b1970f9e81156}{USB\+\_\+\+EPREG\+\_\+\+MASK}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cc349ce7f05e6b3f5b145f6028a94c2}{USB\+\_\+\+CNTR}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x00000040U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769561ae9ae56710f5162bd0b3a9dae2}{USB\+\_\+\+ISTR}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x00000044U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623fdc71ce1b8664ad4aaab3c39da1b1}{USB\+\_\+\+FNR}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x00000048U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6448f82d8b7f71fd9b43943cb3795a62}{USB\+\_\+\+DADDR}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x0000004\+CU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45443e042bfc52776584a88f504331be}{USB\+\_\+\+BTABLE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x00000050U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4610894bb79650baf51b9d6928290966}{USB\+\_\+\+LPMCSR}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x00000054U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8b73896cbe7fa316562c88e4b91384}{USB\+\_\+\+BCDR}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}} + 0x00000058U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00ba2990a5f24fb0e05802d82f24abc}{USB\+\_\+\+CNTR\+\_\+\+CTRM}}~((uint16\+\_\+t)0x8000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2a125a2e5bc4362faa7be62f6dafc6}{USB\+\_\+\+CNTR\+\_\+\+PMAOVRM}}~((uint16\+\_\+t)0x4000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f7187f084256a9445a3cac84b11cb5}{USB\+\_\+\+CNTR\+\_\+\+ERRM}}~((uint16\+\_\+t)0x2000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88ca8d955846272e2541b8e13f29343}{USB\+\_\+\+CNTR\+\_\+\+WKUPM}}~((uint16\+\_\+t)0x1000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae46eb0e83618bc7267543b7e6beaea}{USB\+\_\+\+CNTR\+\_\+\+SUSPM}}~((uint16\+\_\+t)0x0800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4542414ab68ac0a722f9f3853b5c7a84}{USB\+\_\+\+CNTR\+\_\+\+RESETM}}~((uint16\+\_\+t)0x0400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21d26a7822bae0b6cc512782a75d44e}{USB\+\_\+\+CNTR\+\_\+\+SOFM}}~((uint16\+\_\+t)0x0200U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fe7bddc1d39bf24e1bca420210f31c}{USB\+\_\+\+CNTR\+\_\+\+ESOFM}}~((uint16\+\_\+t)0x0100U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32604e5f0d7fbce212bd68b368ac9bbd}{USB\+\_\+\+CNTR\+\_\+\+L1\+REQM}}~((uint16\+\_\+t)0x0080U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f6dad421c9c8ba00826ae26f8f67c9}{USB\+\_\+\+CNTR\+\_\+\+L1\+RESUME}}~((uint16\+\_\+t)0x0020U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dfc6611f4a04fd70dbe993d81d421e3}{USB\+\_\+\+CNTR\+\_\+\+RESUME}}~((uint16\+\_\+t)0x0010U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec679add6d4151c3b39e43a33e05466a}{USB\+\_\+\+CNTR\+\_\+\+FSUSP}}~((uint16\+\_\+t)0x0008U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25da382cac21d0c8e552bf2eb8b6777}{USB\+\_\+\+CNTR\+\_\+\+LPMODE}}~((uint16\+\_\+t)0x0004U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2829af32a785e947b469b2bb0702ac8d}{USB\+\_\+\+CNTR\+\_\+\+PDWN}}~((uint16\+\_\+t)0x0002U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36c68275445560edf0ccb7aa76bc769f}{USB\+\_\+\+CNTR\+\_\+\+FRES}}~((uint16\+\_\+t)0x0001U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aaa1c2bc97b02f8eac69a9a565ad73f}{USB\+\_\+\+ISTR\+\_\+\+EP\+\_\+\+ID}}~((uint16\+\_\+t)0x000\+FU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3cbe7072f6821b808037365962a93}{USB\+\_\+\+ISTR\+\_\+\+DIR}}~((uint16\+\_\+t)0x0010U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d55976b79b67bfec9a3872a038e3fb8}{USB\+\_\+\+ISTR\+\_\+\+L1\+REQ}}~((uint16\+\_\+t)0x0080U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b163b7bdc25b4f0671ec2c79cf10c88}{USB\+\_\+\+ISTR\+\_\+\+ESOF}}~((uint16\+\_\+t)0x0100U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91395f98d9e70d3addcfa2aaca531529}{USB\+\_\+\+ISTR\+\_\+\+SOF}}~((uint16\+\_\+t)0x0200U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937fa6afcc3a8fa3b3597ac81b39216b}{USB\+\_\+\+ISTR\+\_\+\+RESET}}~((uint16\+\_\+t)0x0400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4853d529d9326e3d24ef5fd2861b7d1}{USB\+\_\+\+ISTR\+\_\+\+SUSP}}~((uint16\+\_\+t)0x0800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e13c7c106d028a20a8af0244f66532}{USB\+\_\+\+ISTR\+\_\+\+WKUP}}~((uint16\+\_\+t)0x1000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50875e0075a050305a676eadcf6a5c3a}{USB\+\_\+\+ISTR\+\_\+\+ERR}}~((uint16\+\_\+t)0x2000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4581fce2e7008ea4be136cdfc3936e0}{USB\+\_\+\+ISTR\+\_\+\+PMAOVR}}~((uint16\+\_\+t)0x4000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f60ffd5846c9e50d93ae095290c575}{USB\+\_\+\+ISTR\+\_\+\+CTR}}~((uint16\+\_\+t)0x8000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa64ccd364ae61a6d770366dc7ba4e11a}{USB\+\_\+\+CLR\+\_\+\+L1\+REQ}}~($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d55976b79b67bfec9a3872a038e3fb8}{USB\+\_\+\+ISTR\+\_\+\+L1\+REQ}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4190548352ae71b0f50cd63545d7b79}{USB\+\_\+\+CLR\+\_\+\+ESOF}}~($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b163b7bdc25b4f0671ec2c79cf10c88}{USB\+\_\+\+ISTR\+\_\+\+ESOF}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga916c28ed7a77bb3916b6f1ae6a7f464d}{USB\+\_\+\+CLR\+\_\+\+SOF}}~($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91395f98d9e70d3addcfa2aaca531529}{USB\+\_\+\+ISTR\+\_\+\+SOF}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2770b092707b0ca34af9a7e13f966d90}{USB\+\_\+\+CLR\+\_\+\+RESET}}~($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937fa6afcc3a8fa3b3597ac81b39216b}{USB\+\_\+\+ISTR\+\_\+\+RESET}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f7985dec6c1f9cca1d033e2e17cafa1}{USB\+\_\+\+CLR\+\_\+\+SUSP}}~($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4853d529d9326e3d24ef5fd2861b7d1}{USB\+\_\+\+ISTR\+\_\+\+SUSP}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97df00f9f0b994a4f4c93c2c125c37cd}{USB\+\_\+\+CLR\+\_\+\+WKUP}}~($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e13c7c106d028a20a8af0244f66532}{USB\+\_\+\+ISTR\+\_\+\+WKUP}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102c85c08687565b646120709c4aba00}{USB\+\_\+\+CLR\+\_\+\+ERR}}~($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50875e0075a050305a676eadcf6a5c3a}{USB\+\_\+\+ISTR\+\_\+\+ERR}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee52820a57ed10514256fffc8ee43a0b}{USB\+\_\+\+CLR\+\_\+\+PMAOVR}}~($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4581fce2e7008ea4be136cdfc3936e0}{USB\+\_\+\+ISTR\+\_\+\+PMAOVR}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483446b1b8554ab6f52952e9675bafd5}{USB\+\_\+\+CLR\+\_\+\+CTR}}~($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f60ffd5846c9e50d93ae095290c575}{USB\+\_\+\+ISTR\+\_\+\+CTR}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d3be7ef58e1f59a72987d64aa5659b7}{USB\+\_\+\+FNR\+\_\+\+FN}}~((uint16\+\_\+t)0x07\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea5d4b642e7fb5143bbc4e87c1bcf77}{USB\+\_\+\+FNR\+\_\+\+LSOF}}~((uint16\+\_\+t)0x1800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a3b491dc96066d1123013fad4d2212}{USB\+\_\+\+FNR\+\_\+\+LCK}}~((uint16\+\_\+t)0x2000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111fda8e4479562f1de1891f33e795e2}{USB\+\_\+\+FNR\+\_\+\+RXDM}}~((uint16\+\_\+t)0x4000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5d46bbb39223fc1b5fda13cfa8f933}{USB\+\_\+\+FNR\+\_\+\+RXDP}}~((uint16\+\_\+t)0x8000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd696a8caca19577208704a7e42052}{USB\+\_\+\+DADDR\+\_\+\+ADD}}~((uint8\+\_\+t)0x7\+FU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce88073eb71108badb92a5c78f64ef7}{USB\+\_\+\+DADDR\+\_\+\+ADD0}}~((uint8\+\_\+t)0x01U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cba15bd7622f022c8ecf9c23996cda}{USB\+\_\+\+DADDR\+\_\+\+ADD1}}~((uint8\+\_\+t)0x02U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13884e03fce0c07a3d69a55bf12134f9}{USB\+\_\+\+DADDR\+\_\+\+ADD2}}~((uint8\+\_\+t)0x04U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29a04a09ac0fab54a52b088baf23020}{USB\+\_\+\+DADDR\+\_\+\+ADD3}}~((uint8\+\_\+t)0x08U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6215ffd761b5a28b9f43b872341d16b6}{USB\+\_\+\+DADDR\+\_\+\+ADD4}}~((uint8\+\_\+t)0x10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdad478022df6c623e3b30a730e299e}{USB\+\_\+\+DADDR\+\_\+\+ADD5}}~((uint8\+\_\+t)0x20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8dd96de36c30a85715f117b924d47c}{USB\+\_\+\+DADDR\+\_\+\+ADD6}}~((uint8\+\_\+t)0x40U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6ef86b3dba82f6bd83c6ae7d02645a}{USB\+\_\+\+DADDR\+\_\+\+EF}}~((uint8\+\_\+t)0x80U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f0fc4eae4218739ae19da47d529829}{USB\+\_\+\+BTABLE\+\_\+\+BTABLE}}~((uint16\+\_\+t)0x\+FFF8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed8c13f3970a0cdee124029721012ea3}{USB\+\_\+\+BCDR\+\_\+\+BCDEN}}~((uint16\+\_\+t)0x0001U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0fb11e62c9ee1f4e020a250c2a63469}{USB\+\_\+\+BCDR\+\_\+\+DCDEN}}~((uint16\+\_\+t)0x0002U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab043599cc0ebabfa9840522f04cf6092}{USB\+\_\+\+BCDR\+\_\+\+PDEN}}~((uint16\+\_\+t)0x0004U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c9a544ddb1b0c2aa8a769cdb95cc24}{USB\+\_\+\+BCDR\+\_\+\+SDEN}}~((uint16\+\_\+t)0x0008U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf6b72056e5b9c320de00a089aa3ecce}{USB\+\_\+\+BCDR\+\_\+\+DCDET}}~((uint16\+\_\+t)0x0010U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d3282088559cb25f46e7962ecbdcf2c}{USB\+\_\+\+BCDR\+\_\+\+PDET}}~((uint16\+\_\+t)0x0020U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5624b3e0be2076f4141ac78e92c68f1c}{USB\+\_\+\+BCDR\+\_\+\+SDET}}~((uint16\+\_\+t)0x0040U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga408587c27d5beadd2793c418768f845e}{USB\+\_\+\+BCDR\+\_\+\+PS2\+DET}}~((uint16\+\_\+t)0x0080U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae5b8e24e1bcdcd1b4a5101c556d170}{USB\+\_\+\+BCDR\+\_\+\+DPPU}}~((uint16\+\_\+t)0x8000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0189ae280500d7781445c619ea8cf80c}{USB\+\_\+\+LPMCSR\+\_\+\+LMPEN}}~((uint16\+\_\+t)0x0001U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58202ab6174c4440d47ec3fc9bbfcd32}{USB\+\_\+\+LPMCSR\+\_\+\+LPMACK}}~((uint16\+\_\+t)0x0002U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc1c8014130ce3b116f0955df4d7839}{USB\+\_\+\+LPMCSR\+\_\+\+REMWAKE}}~((uint16\+\_\+t)0x0008U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898ef87a3f72b4a8809754f0d5180022}{USB\+\_\+\+LPMCSR\+\_\+\+BESL}}~((uint16\+\_\+t)0x00\+F0U)
\item 
\#define {\bfseries USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd2e0d353809b77f426afd0aa146c29}{USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45ee53c334b9a5b7a76c6a67a8cb5b9}{USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd2e0d353809b77f426afd0aa146c29}{USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694099b1e846b60d7782971c19f92c49}{USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a69f827b92180ac727ef2b71053ffe9}{USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694099b1e846b60d7782971c19f92c49}{USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d61334f02c8f8080bcb5e13fe915b1}{USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e5882d2f9c800f802d512460f64cc27}{USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d61334f02c8f8080bcb5e13fe915b1}{USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9811f5f2b00086183d5a23ec1431874f}{USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b688d42257abdcc81b89db80a2ff92}{USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9811f5f2b00086183d5a23ec1431874f}{USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17522b679ca1acd78c009ecad493d3}{USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83f5b7d19cee8505299d4878ccc5575e}{USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17522b679ca1acd78c009ecad493d3}{USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fdf6dabc27fd4e306869f5d3983dcc}{USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87638ae40365a8baf258baeccb812129}{USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fdf6dabc27fd4e306869f5d3983dcc}{USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5c5e456905a74b32d583b0b99f08a9}{USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1083183ce6a94d63d89476d2578f17d7}{USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5c5e456905a74b32d583b0b99f08a9}{USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c33f91660c9d5768db05e684e3faa5a}{USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga058df52c30718664b5d445d549305904}{USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c33f91660c9d5768db05e684e3faa5a}{USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05fff10a882a434901d85f68eea433b6}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6466be66a32084aa426aeeca5ef74611}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05fff10a882a434901d85f68eea433b6}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae425b7e7eb5dfa5792b261eb702f6de3}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe051d0cb7517877860a5a38e5e31373}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae425b7e7eb5dfa5792b261eb702f6de3}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1c69a966c2a54889342ffa52262673}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a846405c7a0852212ddc1f517a6138}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1c69a966c2a54889342ffa52262673}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d8c8971bffd809df10276ea897a7a9}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b61342117bb4f9b3d638dfb564c7d1f}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d8c8971bffd809df10276ea897a7a9}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22953bf527a1e00703d0e09256b55c28}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799bcab3d651b3c536783fc28d45deb2}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22953bf527a1e00703d0e09256b55c28}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a9b826240b4167c1b3d9a4aad965753}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa522aa2e3452118989393fa7559516e}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a9b826240b4167c1b3d9a4aad965753}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06acd0828c94ac7beff198b515d4405e}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5336a8af382a4f44bd02ff947ae5208}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06acd0828c94ac7beff198b515d4405e}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27874527883cd3cffa2433756ef9dc7b}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5902b57e1a62b4184f390b268aeb39a4}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27874527883cd3cffa2433756ef9dc7b}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e05d74911c3f2f4b1cddcb38460614c}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+0\+\_\+\+COUNT0\+\_\+\+TX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b03301f59b970f09fff74d2a791cf9}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+1\+\_\+\+COUNT0\+\_\+\+TX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8a1a09e0f6db50066db6392ad29ada}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+0\+\_\+\+COUNT1\+\_\+\+TX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f97f69dd4118bdd98b6c61348a3897b}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+1\+\_\+\+COUNT1\+\_\+\+TX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ceedf8b93ee2c7db35dd48f7d5829a}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+0\+\_\+\+COUNT2\+\_\+\+TX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5704e964fed758eb96b09997c19abad5}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+1\+\_\+\+COUNT2\+\_\+\+TX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23ab40e0542ae1c6ddd21d9610c7414e}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+0\+\_\+\+COUNT3\+\_\+\+TX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7d9d78950ebdf3ca4a6eaa7dd6b909}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+1\+\_\+\+COUNT3\+\_\+\+TX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c7e3c3111a01a49b24a6023deb2a27}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+0\+\_\+\+COUNT4\+\_\+\+TX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga497d72946c17156a3c4e5fab4f04bbcb}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+1\+\_\+\+COUNT4\+\_\+\+TX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2ce8e3c7946944039c8da300fa9f4f}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+0\+\_\+\+COUNT5\+\_\+\+TX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903de2a6593e8623df0265a3aa7d2c3f}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+1\+\_\+\+COUNT5\+\_\+\+TX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557e5d43b7249340751c6d1739c8c329}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+0\+\_\+\+COUNT6\+\_\+\+TX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3d9b88dad4428712bf8f65d8ae989ba}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+1\+\_\+\+COUNT6\+\_\+\+TX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626d9c1b9d1d457cc24b0f41657e60de}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+0\+\_\+\+COUNT7\+\_\+\+TX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114e69ac70c1cf101121af0db3fe128}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+1\+\_\+\+COUNT7\+\_\+\+TX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define {\bfseries USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b1703edc346f5b4c52a75c1e6a63ff}{USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2b98ee0d9a41d8836f8580e863ca11}{USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b1703edc346f5b4c52a75c1e6a63ff}{USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa21128fad85e7b2d13f4c224d53e566}{USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6f7121f0fcf86c1f6cb40320c9fce3}{USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa21128fad85e7b2d13f4c224d53e566}{USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d606ac260d6205ec423c7c3939607b5}{USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce92de63cc930b0686aa703451670e7}{USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d606ac260d6205ec423c7c3939607b5}{USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8f20a9e0076f405952d16f73b2495f}{USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c912baa8640f44ffdad020a9cf3eda7}{USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8f20a9e0076f405952d16f73b2495f}{USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f9fee2db48605506f710a56e7d7b53}{USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a18d4c41c96e4d6030040017e5749c5}{USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f9fee2db48605506f710a56e7d7b53}{USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a12d683c7b8a24e7585e5dca9a0fceb}{USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd684a969affde01213327484282ad85}{USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a12d683c7b8a24e7585e5dca9a0fceb}{USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfc0723f6cbd8f4b22cacd5988ede61}{USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc7d1677761257a68f9fbdd9f0cfea6}{USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfc0723f6cbd8f4b22cacd5988ede61}{USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6704f3c117f2fb50b56d4ffd0ea4cbc}{USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a15bf0bc533eb9b0f9277287b40006}{USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6704f3c117f2fb50b56d4ffd0ea4cbc}{USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d09f9c8c66155cfbc83723aef5f7d1c}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b8f138bd79d878fd6bc75781b31e3d}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d09f9c8c66155cfbc83723aef5f7d1c}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga063a87d12c002ca51a68700ba1504872}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16db460f896a78fecb0a08268b722cb}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga063a87d12c002ca51a68700ba1504872}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9f21700e6a42c1da83c03b3a171c6a}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ae8fd5c6023a7ca3055b4e1b6dface0}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace62d96a61d74274875079d890a9d505}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8df50dc4c9e28592e9571abab3be48c}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8598416841142daa1bd67e7d111a5443}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fdf147a63c16e920e3816b43fce070c}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c255da617493dfc6a1ad5368683e90}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fdf147a63c16e920e3816b43fce070c}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b2d78b6dafeed888d24d6b4d249b77d}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad111b8464ce99b4eafce3627f3f6290a}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b2d78b6dafeed888d24d6b4d249b77d}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3553d2c7c5826ffc6e106bb46faec064}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ab1be6d4747c02c471043d8e54bb217}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3553d2c7c5826ffc6e106bb46faec064}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6ed54fd59e77e756bad640d49c69cc}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790c6f6b1abb553b10c72f3004d9446d}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa42d8c47d90f4262eb6f156b2cfaf7c}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681a6d2ddd4de93d7cf1a573d1901351}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0650bffd6e1c4fa53614884f036cd85}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad250969c952a2e528ba6e78ae044d07a}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24d9a6da5f07f6e2d315877c5fb0925}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad250969c952a2e528ba6e78ae044d07a}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b93fc627fd5bb8a669c48dd101105b}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91afa91a2ee7defcdf8d1ba838b73807}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b93fc627fd5bb8a669c48dd101105b}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1c6666d25b39f2caf38b34f7476bef}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1902896254353e9344b99390c9443000}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1c6666d25b39f2caf38b34f7476bef}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5bad5394270a8023743caef811f8d0}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30874750b9a8b3a1234dd9e75d80a141}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b60b2edd03d164ca17f45d2c45bd866}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9dffc0dd597466cff67431ff448acbc}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd2741b81e7c3962b75be28af6a35f6}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96fca9466bc28074077a7ff55cc98c16}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8133ed1eea2001d225d3d67ae3c6d295}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96fca9466bc28074077a7ff55cc98c16}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf25943b049fc9adcb71b6aa23085c4f6}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae601b49c9405e0bb464eb3e277159df7}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf25943b049fc9adcb71b6aa23085c4f6}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c46440bf6dae4fa19a130192f5c37f2}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga695b15f680c6f8555949762243c9b0a7}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c46440bf6dae4fa19a130192f5c37f2}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d0f75680d4cfd19385b9c6bdceaa66}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0013e71026d28f4a9b8ebb2a3e517227}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada52f2f25530d758c807ee6ba0e57231}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf31fea84640d7fbe1adb6e655e669d}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e3089882278553b8f339e87bfb6241}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896c4c14f23bcb4ae53e13b9acb29f3d}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea88c4bc2909e5acc57d07df0d695c2}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896c4c14f23bcb4ae53e13b9acb29f3d}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6973f6be7e77105b80f3e13a00ae3b05}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009652e83a062c259d733ae599a4eaae}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6973f6be7e77105b80f3e13a00ae3b05}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98255ee4e70f4c2a8abbc365d54a011}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a044c52a7d4be49f4d2d7ae4608384}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98255ee4e70f4c2a8abbc365d54a011}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7410cb901e0b33303b76443b23c5512c}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c381cb684c140dfab2cb611eb8480d}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd9e641148320c33274dc03a36bbbb6}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaf2ec212c84d7210afbbeff64e2dba}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166cf86b8b0997653df6a3c6469dbf5d}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d66e904eb6de47db510a49f7ff535b2}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb387270d441cbcacf45ccbbed7d2a61}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d66e904eb6de47db510a49f7ff535b2}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3505433c16bc6b39d68d56ff71e96376}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d5932d0ea6fd0cd6f6a4a2f728abba}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3505433c16bc6b39d68d56ff71e96376}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228e978a8caa06c2269171ba52709b5f}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f344dca8655341d8926797f3537c689}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228e978a8caa06c2269171ba52709b5f}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8dddaf43acc52251aad974a51b65fe2}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c671b0d9ade6209c05911faf87bae8}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e799bdd938d11cab9a3e102ed78fd99}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c34e5ad0c5f961f4cec16fdf9db4340}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cbef96667d9c2f7e82439bd07610c2}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b722878d18ede41d9e90f4603081a1}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b21a5926cbbc55f725e2716ea9b7285}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b722878d18ede41d9e90f4603081a1}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78106fac9b11c95043415128a32223b5}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9459e0a3d09d92824e687b25dfb3d6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78106fac9b11c95043415128a32223b5}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77be9171c6e229fded4fc77612ba841b}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b10eabb1a809d4dbac50b911375f8ac}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77be9171c6e229fded4fc77612ba841b}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb0fc6c7402a8ad5857e7691be53cb9}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9580b86793273d583a6cd07e54ea5ccb}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91eab0bf0cdbf7223c1ebc96d5f0e79a}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7792b0da10d5e581b9e9231145bbd04f}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3ccda8ec7f383d0c27f426c7f83ed6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb817f417ad93f4f4dbb6bf5ef898de}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e34be42a892ec8f0b988b44da37b94}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb817f417ad93f4f4dbb6bf5ef898de}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea21f1d7484fb737a9bbe09e0ae02b59}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180febe3d2c719fb8ef109f9a3a8fe8d}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea21f1d7484fb737a9bbe09e0ae02b59}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga447bc1f1dce9befa4dc1465dfcdcd6e9}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga447bc1f1dce9befa4dc1465dfcdcd6e9}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc8f0fd2141ec00e10d01e04f24cee21}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908809b30f09108564c4518a2cc25be4}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236e1b6a97d604e4a2b2ec6f9228524e}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga140528868074ec157520690a019eea52}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961582548acbf74eb4c2b19d8e172bdf}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86bfa9d4ec16c10b2dd86230d32b35ad}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf97183e1c68fbd42f79f5f85d6edb61}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86bfa9d4ec16c10b2dd86230d32b35ad}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0a98aea86fdfacc1cfe9cadad7ee07}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb82ead106e311e0c84619fa34587bcd}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x00007\+C00U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506b3fb239fbb87afa7d2efb1f2a2ce7}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29484bb25ef911e36e082cdc4f5a0fa4}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc8d932a7d2487102ed799ac702e555}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76b3ced5cc0ccfea96d770f0149f219}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449760d8d9d094c5c19bf18c3e46a689}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeefaa008964bdd59f0ed9ddf4cd2ed2e}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~(0x00008000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f135196c703a71f4e326d01bf1a0c7}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05050fce6b3909c5895758a441d280ed}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x7\+C000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7daa0d84fff66a85cc3f92d77cbbc767}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~(0x04000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b11974ba84ca452333b84de23a683d}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~(0x08000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784adbc265dd5ba53a298d1cc2ee50ab}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~(0x10000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e21d2a0bf4043ca49f13bd502386f2}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~(0x20000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3031e3c73a24634493bdadcb1ae024b9}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~(0x40000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c46a3ac9c5283e9a3ee59ba06d2e94}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~(0x80000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad806854db64e804920a3005cad144e33}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142a1df236a2d80950df352a5cd8ab49}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x00007\+C00U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0518f94c4361d4124217e6a65a868b00}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2eaf3f44c1fae9411f562e5824a7b9}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8496248f78af8e025722724b505c2d3}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91af9576d467858984f67791a248e6e7}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf75af61fa3d097673e3962d5328759d}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebc7a5b54043adb49da9b9e51e00d39}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~(0x00008000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02d00bc945a618aeace5e452c4ba253}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548b49b414b09518b7d53aa8d909dd3e}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x7\+C000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fd3bcecfad1f9e86d62e9821f5b975}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~(0x04000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02e58910d5f8eb1b19747de91644f36}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~(0x08000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd017cd17e28cfa3e91b20f1ef6fce80}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~(0x10000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a344c7f66f4b101c7791d5fcc4b9387}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~(0x20000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e0aee385a54249b15731e1e2bc0ebb}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~(0x40000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7ab13751b1bb20927f93407e78d65}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~(0x80000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29fa5a39578290c4559d812c68751a6}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51249f809be2ee225513613e6b8189dd}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x00007\+C00U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1831486761d9efda4d1bb44899cb62}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae2d71c7457670bc3e73864f6652e34}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9510ae0cc724af72c3b6abe96438613c}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab703e72c99a86356fc94975661ee3dfa}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0348126db3c9e40f3ed4eb77d256fd4f}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ed7be1ce46ae7952d51d38618d7a82}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~(0x00008000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa3a9d85f8530c4249512470bf14a09a}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6d2a2f6909cbf3543629548ba51fc2}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x7\+C000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0998980832f7ef957bec3547d041d8}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~(0x04000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga224166bbab0f16a95962d3c1e704e14e}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~(0x08000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b53c6be129906d7d63d9b88384e7ed2}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~(0x10000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c773e3a2503f6c5e3e88b2d56f1d1d}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~(0x20000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0cf76c39101eab6b9bd733c1f33716}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~(0x40000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e9c03223bb6f8e2977672a33e67510}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~(0x80000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f86e7dd0bdaa14454613ce773b36be}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf80e5e92027d75c9c2e7bae05304759a}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x00007\+C00U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7a399d2c4a6677ccf3f7388f0ec1af5}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364d64e94330be32c1d29f7b4da2d84f}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c90043536e912ad1d906b736b12eb2}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02813cf6149e593a06e76366a574f5bb}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8636cbba20c6dd1d0d47dab9ae9bad04}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ab0273f7e420e1c718fb591d44142f}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~(0x00008000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac983eb2e53866d74ea8c7423294e27f0}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dc8cad5df5e048f6ce420926dfa3a7}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x7\+C000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b72ae69111227f1cae04168c721aaa}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~(0x04000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2712471ea0c1eac0fa900568205daa9}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~(0x08000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b56366bb66ae13c62492efa9cd087a0}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~(0x10000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga921481514c0bda9e887de808998ed359}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~(0x20000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc2bc433f3b457cac18bb781ab3c254}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~(0x40000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292e02c41e73a31a9670c91271700031}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~(0x80000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3e118f03aff3fef293d7a1a29a77952}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66145d20783f563b08b083b220863ff7}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x00007\+C00U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4c31be1adf15d7d9cc85befdaf68b89}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb598992bac6e703dd91fde8e618771b}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda75878ba97e8cb6f55f9eec73c16d1}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3ba819eb08c96e36961cf27dd5047b}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f27fc34dcbb6bcfbcdc57cc1145ee9}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab637abe54b3de44707513cde5bcb8424}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~(0x00008000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341680c85474ae283122dbfda527f7eb}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311a144c7f2f97a7a8a07e60fddc539e}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x7\+C000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab75df097c1a96dec6eda7aaee267d007}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~(0x04000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf386033654fc3d717fee3125998874f}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~(0x08000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa192016d2af94ffbc4e2527911782e64}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~(0x10000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdfeb4ecc9bc9209d52050799053a4e}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~(0x20000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa689a90257ee009b2fcf8fdd892853}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~(0x40000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552fd27d3768fe7bfa860b97e9d1321d}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~(0x80000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d891204b7a783b7a0f48758e9bc3801}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e3189bb99916c8f1de960f195c64204}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x00007\+C00U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8960839d232792e5f03018573ac166}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4045ebc4e99ca0a87904934c609f94}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0476f026153dd0ce4b1b3958ec68f}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf685080c4ad7960cdc491bab14646219}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074f5cc42e2ff6281f4122815edccd5}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedf3bc905d24c1a183464de1eb37d0e}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~(0x00008000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c36cc476f3adadd448e0513b6bf39c6}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c2f8f6a6433e61264d950139824c03}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x7\+C000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac154eb9b4430398a9f6cec73735cf696}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~(0x04000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c0407a2d6f64e51a9bf29a1f73eee55}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~(0x08000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f0457e141894a4285f2aff5e523861}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~(0x10000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce90baf290473b81235f97c4a418ab2}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~(0x20000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0af1794e0b7503d7f0122d9f5d11b1d7}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~(0x40000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc337769fdfdae8dbca3859e6c73dce}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~(0x80000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1314f10984417f05b9e25252a21a9bd9}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72c65778170a0351203fedff5fbb6d4}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x00007\+C00U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3c43ca573b0f3075486a96d3f83bff}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9955b4c33f02416fed3ed6162311e5ad}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a43edac299903129ec17cfe823f7a1}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d368e0d6c069f261402e886162da67e}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5277d3cc2e53537cf7fb6c53c8fafa}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb1bd8accdbf73d1461531d23ca1bc5c}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~(0x00008000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac865707698b11877beb6186db91e45d6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ce1f6227038549f4a52f979f82ee81}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x7\+C000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0554791da2f68333d97599361c7b5992}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~(0x04000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac946eecdd872c11b3ac1ef0f7ebaa225}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~(0x08000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58afc8b1560c1ffae4e98f43eea1b14}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~(0x10000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7076eee4a7fb33d3bdbb328c8f19ecbc}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~(0x20000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051bf5ecf7ebf29cebcda705be29aab6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~(0x40000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e60cccbd4eb561d4b3415f483f9d82}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~(0x80000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ea08477bbfbdebb3e018687800cbd9}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0}}~(0x000003\+FFU)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41fa51030416044612addae0b6553f99}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~(0x00007\+C00U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a8f7f4b9208d685a5298d03fee6fa0}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aab70fc0d9fd8bd091e6757f672251f}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5f362f5ee77b5ec03a025aeaba0e79}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256fb30d499aec4ac5b3466dda535dbd}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8855ec0bd405f30270cecf5f8368cf3b}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0931f0ac0d4e96fdfb5b49ecd7f513be}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~(0x00008000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cc32a38662dbefcd8d1ddd5e7c9f8d}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1}}~(0x03\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987278b8b59704e6ff1458d6448b0ab9}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~(0x7\+C000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad559fd55f00344b85c0adcf4457b0b07}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~(0x04000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf85d83040fdce1d47c2bb4bd1a1af97}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~(0x08000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2119f2d24e00121f40a20de6114094}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~(0x10000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c340bb4814868819551a054e43636a3}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~(0x20000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4424fb27d6dd5fc0af3e9e45893cbb4a}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~(0x40000000U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c83c047d53c5609b057b673205b84ff}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~(0x80000000U)
\item 
\#define {\bfseries UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab942452a701079b6302cbc85e2743627}{UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691fb05f56dd2b4ddd6a380ed72e600e}{UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab942452a701079b6302cbc85e2743627}{UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89bc8f5a02af899c915341c6a0b3a543}{UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+0}}~(0x01\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1dab7cc12dbdd452110e0d6dd87a456}{UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+1}}~(0x02\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112ffc19867fbe0a4fd44e38a455d194}{UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+2}}~(0x04\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4d9f2b21c0807f4a6a3a9dcaf9e487}{UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+3}}~(0x08\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga733fc94eb9e6d9173d6d2f893c684315}{UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+4}}~(0x10\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f41d2f9fe15487c68eab9cd9bfb2a48}{UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+5}}~(0x20\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+HBITCLKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ff1eb1f1a68905d4c9b1919777a03a}{UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5bfb8088018cb1178913c5a854c4877}{UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ff1eb1f1a68905d4c9b1919777a03a}{UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd25b8ad9ad8a558a3e9d33a7dcc91cf}{UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+0}}~(0x01\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55e87c58cac48bc30923b82c9b737b9}{UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+1}}~(0x02\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04319d41c1e4c458aa5214daa62e0701}{UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+2}}~(0x04\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9808fa5a41b4af71a1a58f16b3258fe0}{UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+3}}~(0x08\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a608f0413605393a2f39dd2aa8e312}{UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+4}}~(0x10\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+IFRGAP\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645c7002a63dfa854cbdf7e44d77af6d}{UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2696a45c4dbd2d3c3d1dc8a4fcd813}{UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645c7002a63dfa854cbdf7e44d77af6d}{UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd161757b9d1b695b8b3d1179f8d4f6}{UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+0}}~(0x01\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345034cc3a2d1b32da0d4e291e2df48e}{UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+1}}~(0x02\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0f7776350872030e37c1a2410d59e78}{UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+2}}~(0x04\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d1da0f9017c36ad5d18a75e83f5c4d1}{UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+3}}~(0x08\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61260cb724519a06739a14cdde1a638c}{UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+4}}~(0x10\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TRANSWIN\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf44b6a0173f4ffe648d91494062e12}{UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Msk}}~(0x7\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a8265d1e10714183db0e339326da11}{UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf44b6a0173f4ffe648d91494062e12}{UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6ad10dbe49737cf80432415bbcfb903}{UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+0}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4195de579304cf19040e4123f2b5d069}{UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+1}}~(0x2\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c5777471b570e785874908baae2993}{UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+2}}~(0x4\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+PSC\+\_\+\+UCPDCLK\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7c010631c92de8c7be3d4f2f696ae97}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d23edcbaf800aa9eae6d0f390430f83}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7c010631c92de8c7be3d4f2f696ae97}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073529b71b468571f9494c626c15cb37}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+0}}~(0x001\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8591dd7481d4e6cd827b8b557c162264}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+1}}~(0x002\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4e6f8d3a2f9089e2f3ca13cddcba8ed}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+2}}~(0x004\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac78d902f964be59b697b44780b51f1fc}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+3}}~(0x008\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e1ef150e3c8521d6681df76ce1e18f}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+4}}~(0x010\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0703226b26b1606ce8fb26083cebe243}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+5}}~(0x020\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedfeec88cbfb0a653fb1cd3d3ad8bba3}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+6}}~(0x040\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4561ee533519216db2740b7fd42cf7a7}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+7}}~(0x080\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4a7f028cc03f239d087997d3391d2e}{UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+8}}~(0x100\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXORDSETEN\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387901e5ba206083095534d4e43794c9}{UCPD\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b2108a9444287d2260d5acc9550118}{UCPD\+\_\+\+CFG1\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387901e5ba206083095534d4e43794c9}{UCPD\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64379ed49878c06393fe7f27123bd8f1}{UCPD\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ed424e98805f2ea4b7e71c594c2cf9}{UCPD\+\_\+\+CFG1\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64379ed49878c06393fe7f27123bd8f1}{UCPD\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CFG1\+\_\+\+UCPDEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b05217b477c1bc06fbe2962de68e44e}{UCPD\+\_\+\+CFG1\+\_\+\+UCPDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG1\+\_\+\+UCPDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754eea5f94409b30b0a698d92dc4e8ee}{UCPD\+\_\+\+CFG1\+\_\+\+UCPDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b05217b477c1bc06fbe2962de68e44e}{UCPD\+\_\+\+CFG1\+\_\+\+UCPDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CFG2\+\_\+\+RXFILTDIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41683bddf56bde158a461b35881cc80}{UCPD\+\_\+\+CFG2\+\_\+\+RXFILTDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG2\+\_\+\+RXFILTDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18656eeb9319b07ab7a4b2008c6c500}{UCPD\+\_\+\+CFG2\+\_\+\+RXFILTDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41683bddf56bde158a461b35881cc80}{UCPD\+\_\+\+CFG2\+\_\+\+RXFILTDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CFG2\+\_\+\+RXFILT2\+N3\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b0005de07af2f87cc22776249047179}{UCPD\+\_\+\+CFG2\+\_\+\+RXFILT2\+N3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG2\+\_\+\+RXFILT2\+N3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaf14b9636c742c5fc30c03afb71f7c1}{UCPD\+\_\+\+CFG2\+\_\+\+RXFILT2\+N3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b0005de07af2f87cc22776249047179}{UCPD\+\_\+\+CFG2\+\_\+\+RXFILT2\+N3\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CFG2\+\_\+\+FORCECLK\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995112521d5def690c57e42c954de4d0}{UCPD\+\_\+\+CFG2\+\_\+\+FORCECLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG2\+\_\+\+FORCECLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145a1a807828735778c1135c716b54ff}{UCPD\+\_\+\+CFG2\+\_\+\+FORCECLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995112521d5def690c57e42c954de4d0}{UCPD\+\_\+\+CFG2\+\_\+\+FORCECLK\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CFG2\+\_\+\+WUPEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03eebba56b1c8a40e7feb9284f179fb}{UCPD\+\_\+\+CFG2\+\_\+\+WUPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CFG2\+\_\+\+WUPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc2c2f5ecb184456691872cbe2eed77}{UCPD\+\_\+\+CFG2\+\_\+\+WUPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03eebba56b1c8a40e7feb9284f179fb}{UCPD\+\_\+\+CFG2\+\_\+\+WUPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca25a0e78bf82c024bc015e04b564f35}{UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae73a4150d5663ebc720804b67bdbd5c1}{UCPD\+\_\+\+CR\+\_\+\+TXMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca25a0e78bf82c024bc015e04b564f35}{UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ced038f631459861b3bbe508c2a3e6}{UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+0}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aaa9cbe222b089fb66c7749b2d90dff}{UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+1}}~(0x2\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+TXSEND\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9564d839a1875c5451743634e61fe0}{UCPD\+\_\+\+CR\+\_\+\+TXSEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+TXSEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa01fbfe827013c41ede558c20c4e7a6e}{UCPD\+\_\+\+CR\+\_\+\+TXSEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9564d839a1875c5451743634e61fe0}{UCPD\+\_\+\+CR\+\_\+\+TXSEND\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+TXHRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace45c4af4d299a89133bdcf7ea76723b}{UCPD\+\_\+\+CR\+\_\+\+TXHRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+TXHRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40c09516f05cb7a53765a2de2d17d56}{UCPD\+\_\+\+CR\+\_\+\+TXHRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace45c4af4d299a89133bdcf7ea76723b}{UCPD\+\_\+\+CR\+\_\+\+TXHRST\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87a9a7d034645879d36f5831bef2f8ee}{UCPD\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa754c0ba63958b5fd0f87833b40d8b59}{UCPD\+\_\+\+CR\+\_\+\+RXMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87a9a7d034645879d36f5831bef2f8ee}{UCPD\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+PHYRXEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e0972f38841434b89571324cff2d59}{UCPD\+\_\+\+CR\+\_\+\+PHYRXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+PHYRXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c82f41491769851cccea50a641b845e}{UCPD\+\_\+\+CR\+\_\+\+PHYRXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e0972f38841434b89571324cff2d59}{UCPD\+\_\+\+CR\+\_\+\+PHYRXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+PHYCCSEL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc0c898bec53d7d23704c6b3cda040c6}{UCPD\+\_\+\+CR\+\_\+\+PHYCCSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+PHYCCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+PHYCCSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc0c898bec53d7d23704c6b3cda040c6}{UCPD\+\_\+\+CR\+\_\+\+PHYCCSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8145946addab0ebbcdb63647e643d85c}{UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ed2ee6e5274d5a87d4e09dcccc4459}{UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8145946addab0ebbcdb63647e643d85c}{UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b189dce1c77050ceb514b9a01ee135f}{UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+0}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372cf2d87e403ce8e18bde6f22c3dd07}{UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+1}}~(0x2\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+ANASUBMODE\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+ANAMODE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f535b2db454f07b4753b9633f03672}{UCPD\+\_\+\+CR\+\_\+\+ANAMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+ANAMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f83c1d590bdb162c7862e75a81f44f}{UCPD\+\_\+\+CR\+\_\+\+ANAMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f535b2db454f07b4753b9633f03672}{UCPD\+\_\+\+CR\+\_\+\+ANAMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae73f83e05c07c25fd8ba64e24eca4997}{UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+CCENABLE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae73f83e05c07c25fd8ba64e24eca4997}{UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e10b170a266306bc3d1178da49cbc5e}{UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+0}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1f8fb8317c6d4e7b543bb68b3f762a}{UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+1}}~(0x2\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+CCENABLE\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+FRSRXEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdddffe1c7c7e504c139a9561bef73b7}{UCPD\+\_\+\+CR\+\_\+\+FRSRXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+FRSRXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a64473cd9a8af83d06228050f792cc6}{UCPD\+\_\+\+CR\+\_\+\+FRSRXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdddffe1c7c7e504c139a9561bef73b7}{UCPD\+\_\+\+CR\+\_\+\+FRSRXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+FRSTX\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e618942110ab1a2286e8f9998fa55de}{UCPD\+\_\+\+CR\+\_\+\+FRSTX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+FRSTX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0434e16f72400e30b862ae974676f7e}{UCPD\+\_\+\+CR\+\_\+\+FRSTX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e618942110ab1a2286e8f9998fa55de}{UCPD\+\_\+\+CR\+\_\+\+FRSTX\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+RDCH\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d500f35f374357bd825731f636ebb97}{UCPD\+\_\+\+CR\+\_\+\+RDCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+RDCH\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+RDCH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d500f35f374357bd825731f636ebb97}{UCPD\+\_\+\+CR\+\_\+\+RDCH\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+CC1\+TCDIS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d984b2f700094c3d63afbb7cf9b9b89}{UCPD\+\_\+\+CR\+\_\+\+CC1\+TCDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+CC1\+TCDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea05c55f6dcb21368d4bc28ca56965b}{UCPD\+\_\+\+CR\+\_\+\+CC1\+TCDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d984b2f700094c3d63afbb7cf9b9b89}{UCPD\+\_\+\+CR\+\_\+\+CC1\+TCDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+CR\+\_\+\+CC2\+TCDIS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab228b93f7a436ef9802b126f0eb04039}{UCPD\+\_\+\+CR\+\_\+\+CC2\+TCDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+CR\+\_\+\+CC2\+TCDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20069283388ca07a42f86cb8d624fdb2}{UCPD\+\_\+\+CR\+\_\+\+CC2\+TCDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab228b93f7a436ef9802b126f0eb04039}{UCPD\+\_\+\+CR\+\_\+\+CC2\+TCDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+TXISIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga024ce05c4cde4327c2ef0e512d4a8b79}{UCPD\+\_\+\+IMR\+\_\+\+TXISIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TXISIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e5bcb8b44b75fcd7088da14cc544a77}{UCPD\+\_\+\+IMR\+\_\+\+TXISIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga024ce05c4cde4327c2ef0e512d4a8b79}{UCPD\+\_\+\+IMR\+\_\+\+TXISIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+TXMSGDISCIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64589a69b9284be3b7437fb4104aa6fe}{UCPD\+\_\+\+IMR\+\_\+\+TXMSGDISCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TXMSGDISCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e37233bd52b581cd2d3697ffdcae12d}{UCPD\+\_\+\+IMR\+\_\+\+TXMSGDISCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64589a69b9284be3b7437fb4104aa6fe}{UCPD\+\_\+\+IMR\+\_\+\+TXMSGDISCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+TXMSGSENTIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b6cff8a556fe43b5c0dc674cc483408}{UCPD\+\_\+\+IMR\+\_\+\+TXMSGSENTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TXMSGSENTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adb038f73cdb7b67e5e9ace2e639c2}{UCPD\+\_\+\+IMR\+\_\+\+TXMSGSENTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b6cff8a556fe43b5c0dc674cc483408}{UCPD\+\_\+\+IMR\+\_\+\+TXMSGSENTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+TXMSGABTIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa365c18b320ab46422220b0c1c8bd422}{UCPD\+\_\+\+IMR\+\_\+\+TXMSGABTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TXMSGABTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ff2222edacac472767e7abeb7853541}{UCPD\+\_\+\+IMR\+\_\+\+TXMSGABTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa365c18b320ab46422220b0c1c8bd422}{UCPD\+\_\+\+IMR\+\_\+\+TXMSGABTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+HRSTDISCIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a22d38f551484faeb3891b3d9eff34}{UCPD\+\_\+\+IMR\+\_\+\+HRSTDISCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+HRSTDISCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9d0299872d3b0366cd72eea24dfe3f8}{UCPD\+\_\+\+IMR\+\_\+\+HRSTDISCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a22d38f551484faeb3891b3d9eff34}{UCPD\+\_\+\+IMR\+\_\+\+HRSTDISCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+HRSTSENTIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2afad182dd7c8e60e50a4e6847fe9f}{UCPD\+\_\+\+IMR\+\_\+\+HRSTSENTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+HRSTSENTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e991232f7f6bbce4542f078c992808b}{UCPD\+\_\+\+IMR\+\_\+\+HRSTSENTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2afad182dd7c8e60e50a4e6847fe9f}{UCPD\+\_\+\+IMR\+\_\+\+HRSTSENTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+TXUNDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25cccf0e8b466555118978d34d4abbee}{UCPD\+\_\+\+IMR\+\_\+\+TXUNDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TXUNDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3997d757d88478eeff4a3fa5cabd5d0c}{UCPD\+\_\+\+IMR\+\_\+\+TXUNDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25cccf0e8b466555118978d34d4abbee}{UCPD\+\_\+\+IMR\+\_\+\+TXUNDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998ffa7d1d2552f85fe69eb73550796e}{UCPD\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6f7d01e4ea8b2ec4ab8ad9cbd2ff75d}{UCPD\+\_\+\+IMR\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998ffa7d1d2552f85fe69eb73550796e}{UCPD\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+RXORDDETIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167ecb6df212abc4c962c8a75066820c}{UCPD\+\_\+\+IMR\+\_\+\+RXORDDETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+RXORDDETIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7912e881ee5d14ba7e4aebc065850bab}{UCPD\+\_\+\+IMR\+\_\+\+RXORDDETIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167ecb6df212abc4c962c8a75066820c}{UCPD\+\_\+\+IMR\+\_\+\+RXORDDETIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+RXHRSTDETIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d31629e4094131289410c4908bb8985}{UCPD\+\_\+\+IMR\+\_\+\+RXHRSTDETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+RXHRSTDETIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25cce143f9cf66e2aafe1358aa551b5b}{UCPD\+\_\+\+IMR\+\_\+\+RXHRSTDETIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d31629e4094131289410c4908bb8985}{UCPD\+\_\+\+IMR\+\_\+\+RXHRSTDETIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+RXOVRIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae955cf27692f9c192f62c9689c353168}{UCPD\+\_\+\+IMR\+\_\+\+RXOVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+RXOVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55639d64e6cbbf41528452fd148a095}{UCPD\+\_\+\+IMR\+\_\+\+RXOVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae955cf27692f9c192f62c9689c353168}{UCPD\+\_\+\+IMR\+\_\+\+RXOVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+RXMSGENDIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e6e065e28ec56176c23af85e1fd8c6}{UCPD\+\_\+\+IMR\+\_\+\+RXMSGENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+RXMSGENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a0ea00b2313947dbaab0766392de0ca}{UCPD\+\_\+\+IMR\+\_\+\+RXMSGENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e6e065e28ec56176c23af85e1fd8c6}{UCPD\+\_\+\+IMR\+\_\+\+RXMSGENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT1\+IE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae69e2cb256edebef323ac2536cf9aeed}{UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e32b7f668cf23490243aab3e78f578}{UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae69e2cb256edebef323ac2536cf9aeed}{UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT2\+IE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4794a78d3dcedf7ee0380bc2aa0afa64}{UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700932737142ca52d95a2cecbaf83b58}{UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4794a78d3dcedf7ee0380bc2aa0afa64}{UCPD\+\_\+\+IMR\+\_\+\+TYPECEVT2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+IMR\+\_\+\+FRSEVTIE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f3ffde485fe157270b4f7c7418faa4}{UCPD\+\_\+\+IMR\+\_\+\+FRSEVTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+IMR\+\_\+\+FRSEVTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668edefc551a0470d6b994baee5942ac}{UCPD\+\_\+\+IMR\+\_\+\+FRSEVTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f3ffde485fe157270b4f7c7418faa4}{UCPD\+\_\+\+IMR\+\_\+\+FRSEVTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+TXIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga479256807dae4f875eaa08946bfbce95}{UCPD\+\_\+\+SR\+\_\+\+TXIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TXIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0c95c54e95b80049e32b5eb2c310f5}{UCPD\+\_\+\+SR\+\_\+\+TXIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga479256807dae4f875eaa08946bfbce95}{UCPD\+\_\+\+SR\+\_\+\+TXIS\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+TXMSGDISC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb66cc9dbb62858babd0d8e402638ed}{UCPD\+\_\+\+SR\+\_\+\+TXMSGDISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TXMSGDISC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c141bbbe4bc550cf65382602531744}{UCPD\+\_\+\+SR\+\_\+\+TXMSGDISC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb66cc9dbb62858babd0d8e402638ed}{UCPD\+\_\+\+SR\+\_\+\+TXMSGDISC\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+TXMSGSENT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68efb8327f621122126fce7b1ac912e9}{UCPD\+\_\+\+SR\+\_\+\+TXMSGSENT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TXMSGSENT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b3c4a0254e0a1c8c7fc6a225b3d415d}{UCPD\+\_\+\+SR\+\_\+\+TXMSGSENT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68efb8327f621122126fce7b1ac912e9}{UCPD\+\_\+\+SR\+\_\+\+TXMSGSENT\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+TXMSGABT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3151ce4e8f1b7307ae52f21345d2b02d}{UCPD\+\_\+\+SR\+\_\+\+TXMSGABT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TXMSGABT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff462ffb8a89ad61b3743aad6bb0a98}{UCPD\+\_\+\+SR\+\_\+\+TXMSGABT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3151ce4e8f1b7307ae52f21345d2b02d}{UCPD\+\_\+\+SR\+\_\+\+TXMSGABT\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+HRSTDISC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc68276dd28c201145927a81b15a70b5}{UCPD\+\_\+\+SR\+\_\+\+HRSTDISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+HRSTDISC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa600001d2855dd73dc2a9aaeb55c8614}{UCPD\+\_\+\+SR\+\_\+\+HRSTDISC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc68276dd28c201145927a81b15a70b5}{UCPD\+\_\+\+SR\+\_\+\+HRSTDISC\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+HRSTSENT\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb95a863650d525de9c8af9ad687e823}{UCPD\+\_\+\+SR\+\_\+\+HRSTSENT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+HRSTSENT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947400c96b1294aaac8cbd6738c10c2e}{UCPD\+\_\+\+SR\+\_\+\+HRSTSENT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb95a863650d525de9c8af9ad687e823}{UCPD\+\_\+\+SR\+\_\+\+HRSTSENT\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+TXUND\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081780b439c60407e453ed2e92ae3fa2}{UCPD\+\_\+\+SR\+\_\+\+TXUND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TXUND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb82258e02709743066c4dacc9ec08e4}{UCPD\+\_\+\+SR\+\_\+\+TXUND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081780b439c60407e453ed2e92ae3fa2}{UCPD\+\_\+\+SR\+\_\+\+TXUND\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca147c879c7e7d07257023da554ca4ae}{UCPD\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577a9cfdd3edf40f9177339c6d05a8f}{UCPD\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca147c879c7e7d07257023da554ca4ae}{UCPD\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+RXORDDET\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05ef1bec25e43508acc8c938acb0529}{UCPD\+\_\+\+SR\+\_\+\+RXORDDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXORDDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f13210c6fcfcbdad1420d0f1c76aca}{UCPD\+\_\+\+SR\+\_\+\+RXORDDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05ef1bec25e43508acc8c938acb0529}{UCPD\+\_\+\+SR\+\_\+\+RXORDDET\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+RXHRSTDET\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562a3cf8f97e077a7afa636eb2249115}{UCPD\+\_\+\+SR\+\_\+\+RXHRSTDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXHRSTDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937c7f9f3b600e68d04f3997d4eb413f}{UCPD\+\_\+\+SR\+\_\+\+RXHRSTDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562a3cf8f97e077a7afa636eb2249115}{UCPD\+\_\+\+SR\+\_\+\+RXHRSTDET\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+RXOVR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga504beeaed68a112552dcf3254beae5ec}{UCPD\+\_\+\+SR\+\_\+\+RXOVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXOVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4285f6c2e88002af5bc8ac68de6ba0}{UCPD\+\_\+\+SR\+\_\+\+RXOVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga504beeaed68a112552dcf3254beae5ec}{UCPD\+\_\+\+SR\+\_\+\+RXOVR\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+RXMSGEND\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c3cff061fbfe7fd44ea4f11b6d06f2a}{UCPD\+\_\+\+SR\+\_\+\+RXMSGEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXMSGEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47ba20e12cf97cdd42fd02de53570b4}{UCPD\+\_\+\+SR\+\_\+\+RXMSGEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c3cff061fbfe7fd44ea4f11b6d06f2a}{UCPD\+\_\+\+SR\+\_\+\+RXMSGEND\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+RXERR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d13d4bbb0c5e0c5a1ed370bc916928a}{UCPD\+\_\+\+SR\+\_\+\+RXERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+RXERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0194d96ce6c7781599a2cb8732fe0a1}{UCPD\+\_\+\+SR\+\_\+\+RXERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d13d4bbb0c5e0c5a1ed370bc916928a}{UCPD\+\_\+\+SR\+\_\+\+RXERR\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+TYPECEVT1\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac104a4a1730424bc798103010b34aa22}{UCPD\+\_\+\+SR\+\_\+\+TYPECEVT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc859a914eabb6a09fd5dacb0ab1eba}{UCPD\+\_\+\+SR\+\_\+\+TYPECEVT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac104a4a1730424bc798103010b34aa22}{UCPD\+\_\+\+SR\+\_\+\+TYPECEVT1\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+TYPECEVT2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbd40c75a2c29cee1c39a7b46a071f5}{UCPD\+\_\+\+SR\+\_\+\+TYPECEVT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPECEVT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239aa47c4d77ea277b4d7341ffca1516}{UCPD\+\_\+\+SR\+\_\+\+TYPECEVT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbd40c75a2c29cee1c39a7b46a071f5}{UCPD\+\_\+\+SR\+\_\+\+TYPECEVT2\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36e61db6a873a69e3141a449b8969fd5}{UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac808e5a047ec425cf4ff742a7600e60b}{UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36e61db6a873a69e3141a449b8969fd5}{UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b31ab91c25a57ab205fa831ee9385fe}{UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+0}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d674483f507f78a139ff0ef991df6e}{UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+1}}~(0x2\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC1\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff26deb1be857089de25cff936e0948c}{UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e3f015ba3626ebb915752ab82246c4}{UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff26deb1be857089de25cff936e0948c}{UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b237b465fa084c990881a3ff08980d3}{UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+0}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46f3eb864d0ee60b1530c79d7caef086}{UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+1}}~(0x2\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+TYPEC\+\_\+\+VSTATE\+\_\+\+CC2\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+SR\+\_\+\+FRSEVT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51502f8db8ccac75168094c1757d4251}{UCPD\+\_\+\+SR\+\_\+\+FRSEVT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+SR\+\_\+\+FRSEVT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga057ca272907113ac307209a01ab1ca64}{UCPD\+\_\+\+SR\+\_\+\+FRSEVT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51502f8db8ccac75168094c1757d4251}{UCPD\+\_\+\+SR\+\_\+\+FRSEVT\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+TXMSGDISCCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998e0fa3fd10ea7669f7d9b4b65dd3f5}{UCPD\+\_\+\+ICR\+\_\+\+TXMSGDISCCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TXMSGDISCCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d134792dac75291b5161ee3e724948}{UCPD\+\_\+\+ICR\+\_\+\+TXMSGDISCCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998e0fa3fd10ea7669f7d9b4b65dd3f5}{UCPD\+\_\+\+ICR\+\_\+\+TXMSGDISCCF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+TXMSGSENTCF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada890e4ed04c8ba18a59df818c6b0677}{UCPD\+\_\+\+ICR\+\_\+\+TXMSGSENTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TXMSGSENTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed61515dfc6e0550c37ded6f3952355}{UCPD\+\_\+\+ICR\+\_\+\+TXMSGSENTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada890e4ed04c8ba18a59df818c6b0677}{UCPD\+\_\+\+ICR\+\_\+\+TXMSGSENTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+TXMSGABTCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42769887428da766f3ab300e9a3dec9d}{UCPD\+\_\+\+ICR\+\_\+\+TXMSGABTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TXMSGABTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b0a3451c285d7bbf9d3d17ab1c1439}{UCPD\+\_\+\+ICR\+\_\+\+TXMSGABTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42769887428da766f3ab300e9a3dec9d}{UCPD\+\_\+\+ICR\+\_\+\+TXMSGABTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+HRSTDISCCF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcc24386c900e22bbe6216ed464d042}{UCPD\+\_\+\+ICR\+\_\+\+HRSTDISCCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+HRSTDISCCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf72f913cf2ec5efd9059714cbc115b1}{UCPD\+\_\+\+ICR\+\_\+\+HRSTDISCCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcc24386c900e22bbe6216ed464d042}{UCPD\+\_\+\+ICR\+\_\+\+HRSTDISCCF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+HRSTSENTCF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0be8d29f13133bc1422fb1da14e5f437}{UCPD\+\_\+\+ICR\+\_\+\+HRSTSENTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+HRSTSENTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab592ca6ee23bd95e8dfefe82ea9a32ac}{UCPD\+\_\+\+ICR\+\_\+\+HRSTSENTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0be8d29f13133bc1422fb1da14e5f437}{UCPD\+\_\+\+ICR\+\_\+\+HRSTSENTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+TXUNDCF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7500d481cba339a15809b16355465143}{UCPD\+\_\+\+ICR\+\_\+\+TXUNDCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TXUNDCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db710207aff2cfb2edb4f77d9c2bdec}{UCPD\+\_\+\+ICR\+\_\+\+TXUNDCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7500d481cba339a15809b16355465143}{UCPD\+\_\+\+ICR\+\_\+\+TXUNDCF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+RXORDDETCF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd842f5a03d3e7b9e081ad19fb566bb}{UCPD\+\_\+\+ICR\+\_\+\+RXORDDETCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+RXORDDETCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d29bfefe982cd7023742e57d657f7a9}{UCPD\+\_\+\+ICR\+\_\+\+RXORDDETCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd842f5a03d3e7b9e081ad19fb566bb}{UCPD\+\_\+\+ICR\+\_\+\+RXORDDETCF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+RXHRSTDETCF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48dcbac786046f7253179e7b95a404f5}{UCPD\+\_\+\+ICR\+\_\+\+RXHRSTDETCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+RXHRSTDETCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8abe12af29bc439b0611583ea7576ae}{UCPD\+\_\+\+ICR\+\_\+\+RXHRSTDETCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48dcbac786046f7253179e7b95a404f5}{UCPD\+\_\+\+ICR\+\_\+\+RXHRSTDETCF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+RXOVRCF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5fbcc44bafc8d8a036c5314880f001}{UCPD\+\_\+\+ICR\+\_\+\+RXOVRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+RXOVRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa246b8406dac82e441ab5c08768baac}{UCPD\+\_\+\+ICR\+\_\+\+RXOVRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5fbcc44bafc8d8a036c5314880f001}{UCPD\+\_\+\+ICR\+\_\+\+RXOVRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+RXMSGENDCF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232109611e0b70159f2f3d2ea4dfb8f7}{UCPD\+\_\+\+ICR\+\_\+\+RXMSGENDCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+RXMSGENDCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c39666629ee4436aebd8a62cba2308a}{UCPD\+\_\+\+ICR\+\_\+\+RXMSGENDCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232109611e0b70159f2f3d2ea4dfb8f7}{UCPD\+\_\+\+ICR\+\_\+\+RXMSGENDCF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT1\+CF\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a4e80f971181f95a5c9cd37235766c}{UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT1\+CF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT1\+CF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade2a0d1eca8b03999f8fcee4a8f4f850}{UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT1\+CF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a4e80f971181f95a5c9cd37235766c}{UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT1\+CF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT2\+CF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f57a87d865490209ee39647aee3baca}{UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT2\+CF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT2\+CF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c54b6dde7757d0c130c9fd48ed40f0}{UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT2\+CF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f57a87d865490209ee39647aee3baca}{UCPD\+\_\+\+ICR\+\_\+\+TYPECEVT2\+CF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+ICR\+\_\+\+FRSEVTCF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d7f5d1d15440921679f6a54c2bb981}{UCPD\+\_\+\+ICR\+\_\+\+FRSEVTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+ICR\+\_\+\+FRSEVTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab227be44ed24ae3fe2462c4ad07d9a78}{UCPD\+\_\+\+ICR\+\_\+\+FRSEVTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d7f5d1d15440921679f6a54c2bb981}{UCPD\+\_\+\+ICR\+\_\+\+FRSEVTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+TX\+\_\+\+ORDSET\+\_\+\+TXORDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1a541f4c8fb20141bf301aa7d6b03b}{UCPD\+\_\+\+TX\+\_\+\+ORDSET\+\_\+\+TXORDSET\+\_\+\+Msk}}~(0x\+FFFFFUL $<$$<$ UCPD\+\_\+\+TX\+\_\+\+ORDSET\+\_\+\+TXORDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a93a5444441e53ad4ccc6ef01a2515}{UCPD\+\_\+\+TX\+\_\+\+ORDSET\+\_\+\+TXORDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1a541f4c8fb20141bf301aa7d6b03b}{UCPD\+\_\+\+TX\+\_\+\+ORDSET\+\_\+\+TXORDSET\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+TX\+\_\+\+PAYSZ\+\_\+\+TXPAYSZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae9647fd77cc59364b73cf9ad508f06}{UCPD\+\_\+\+TX\+\_\+\+PAYSZ\+\_\+\+TXPAYSZ\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ UCPD\+\_\+\+TX\+\_\+\+PAYSZ\+\_\+\+TXPAYSZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557b8497b6c5e232c71e541e2a2fdc21}{UCPD\+\_\+\+TX\+\_\+\+PAYSZ\+\_\+\+TXPAYSZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae9647fd77cc59364b73cf9ad508f06}{UCPD\+\_\+\+TX\+\_\+\+PAYSZ\+\_\+\+TXPAYSZ\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f058f8ef1b3d4763b41d3700fabf75}{UCPD\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ UCPD\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5c654840e9f01d1284bc33ae5b15fd}{UCPD\+\_\+\+TXDR\+\_\+\+TXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f058f8ef1b3d4763b41d3700fabf75}{UCPD\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3adf92189f74060040b511e4386b1457}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Msk}}~(0x7\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad5bb1836980da6e1fca614d2fcf6cb}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3adf92189f74060040b511e4386b1457}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917e79e81a2b9a2d9520f3b3baacbcb4}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+0}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f54db252e4d3fc47ed855227751fece}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+1}}~(0x2\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4943a639d40403eb6424afe24d3efbf}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+2}}~(0x4\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXORDSET\+\_\+\+Pos)
\item 
\#define {\bfseries UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOP3\+OF4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66d691be329300a317d0627664239f9}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOP3\+OF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOP3\+OF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284a856da2d111301bf404bb9e982aa7}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOP3\+OF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66d691be329300a317d0627664239f9}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOP3\+OF4\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOPKINVALID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c10ca6e4752f71f7c072552672fe07}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOPKINVALID\+\_\+\+Msk}}~(0x7\+UL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOPKINVALID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dba3ed2d0b6a23703a603cf3dfe338}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOPKINVALID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c10ca6e4752f71f7c072552672fe07}{UCPD\+\_\+\+RX\+\_\+\+ORDSET\+\_\+\+RXSOPKINVALID\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+RX\+\_\+\+PAYSZ\+\_\+\+RXPAYSZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d882a9844f0c0f14f173561358b3ea}{UCPD\+\_\+\+RX\+\_\+\+PAYSZ\+\_\+\+RXPAYSZ\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+PAYSZ\+\_\+\+RXPAYSZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac104ded273dc175b33b93722eaf9a38d}{UCPD\+\_\+\+RX\+\_\+\+PAYSZ\+\_\+\+RXPAYSZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d882a9844f0c0f14f173561358b3ea}{UCPD\+\_\+\+RX\+\_\+\+PAYSZ\+\_\+\+RXPAYSZ\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad492d26be82cc65a81263ecb07fb684d}{UCPD\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ UCPD\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78b60d436bae5c295ebe6ffc67ad19f}{UCPD\+\_\+\+RXDR\+\_\+\+RXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad492d26be82cc65a81263ecb07fb684d}{UCPD\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+RX\+\_\+\+ORDEXT1\+\_\+\+RXSOPX1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6866ed1ff93c705ff2956f00a609cacc}{UCPD\+\_\+\+RX\+\_\+\+ORDEXT1\+\_\+\+RXSOPX1\+\_\+\+Msk}}~(0x\+FFFFFUL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDEXT1\+\_\+\+RXSOPX1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadd0f2787f369a3e4714865d25a1dc03}{UCPD\+\_\+\+RX\+\_\+\+ORDEXT1\+\_\+\+RXSOPX1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6866ed1ff93c705ff2956f00a609cacc}{UCPD\+\_\+\+RX\+\_\+\+ORDEXT1\+\_\+\+RXSOPX1\+\_\+\+Msk}}
\item 
\#define {\bfseries UCPD\+\_\+\+RX\+\_\+\+ORDEXT2\+\_\+\+RXSOPX2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2842492830661b5e2edc086bf15faa72}{UCPD\+\_\+\+RX\+\_\+\+ORDEXT2\+\_\+\+RXSOPX2\+\_\+\+Msk}}~(0x\+FFFFFUL $<$$<$ UCPD\+\_\+\+RX\+\_\+\+ORDEXT2\+\_\+\+RXSOPX2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdb5cae01d61b6a044789733b215b34}{UCPD\+\_\+\+RX\+\_\+\+ORDEXT2\+\_\+\+RXSOPX2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2842492830661b5e2edc086bf15faa72}{UCPD\+\_\+\+RX\+\_\+\+ORDEXT2\+\_\+\+RXSOPX2\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}~(0x7\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}~(0x2\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa212cf015a764569f0434011a123d025}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+2}}~(0x4\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga26b4e299ac54d09082645a70f889c143}{IS\+\_\+\+ADC\+\_\+\+MULTIMODE\+\_\+\+MASTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad8a5831c786b6b265531b890a194cbe2}{IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac6acb068904bb8a2f47e155c73d19d60}{IS\+\_\+\+FDCAN\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+FDCAN\+\_\+\+CONFIG\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == FDCAN\+\_\+\+CONFIG)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaefa161742156617f25fb34aec6354427}{IS\+\_\+\+COMP\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+CORDIC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == CORDIC)
\item 
\#define {\bfseries IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == CRC)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga94426b97cc5f1644d67f291cbcdba6d8}{IS\+\_\+\+DAC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga40beb02b397c5f47e22a83fc28034afe}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga1cc2694c41080c41bb8bb285e42a91fc}{IS\+\_\+\+DMA\+\_\+\+REQUEST\+\_\+\+GEN\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+FMAC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == FMAC)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga783626dd2431afebea836a102e318957}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+AF\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+I2\+C\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gae5b0e32617bd58801736b0d18218df98}{IS\+\_\+\+OPAMP\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+PCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB)
\item 
\#define {\bfseries IS\+\_\+\+QSPI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == QUADSPI)
\item 
\#define {\bfseries IS\+\_\+\+RNG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == RNG)
\item 
\#define {\bfseries IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == RTC)
\item 
\#define {\bfseries IS\+\_\+\+TAMP\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == TAMP)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf492fcfe71eab8d1dadf4d837b840af6}{IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+SAI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == SAI1\+\_\+\+Block\+\_\+A) $\vert$$\vert$ ((INSTANCE) == SAI1\+\_\+\+Block\+\_\+B))
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga226448ead949cf68742f4ee79f81d87a}{IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)
\item 
\#define {\bfseries IS\+\_\+\+LPTIM\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LPTIM1)
\item 
\#define {\bfseries IS\+\_\+\+LPTIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LPTIM1)
\item 
\#define {\bfseries IS\+\_\+\+LPTIM\+\_\+\+ENCODER\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LPTIM1)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{IS\+\_\+\+TIM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac41867bf288927ff8ff10a85e67a591b}{IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga99d4e13b270b8dba4bce38dc3dd32e1f}{IS\+\_\+\+TIM\+\_\+\+BREAKSOURCE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga64ee0eb39ee44221618c397a8f74c7b8}{IS\+\_\+\+TIM\+\_\+\+BKIN2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gae72b7182a73d81c33196265b31091c07}{IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga792dfa11e701c0e2dad3ed9e6b32fdff}{IS\+\_\+\+TIM\+\_\+\+CC5\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga41866b98e60d00f42889a97271d2fefa}{IS\+\_\+\+TIM\+\_\+\+CC6\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga8111ef18a809cd882ef327399fdbfc8f}{IS\+\_\+\+TIM\+\_\+\+CCDMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad51d77b3bcc12a3a5c308d727b561371}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad80a186286ce3daa92249a8d52111aaf}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga1ed43d4e9823446a1b9d43afc452f42e}{IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac54b9f42e8ab07c41abe7d96d13d698a}{IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0ca20886f56bf7611ad511433b9caade}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7beb8f84094e6a1567d10177cc4fdae9}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacbd23fd1f9f73dc249b16c89131a671c}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga57882c3c75fddf0ccf0c6ecf99b3d3df}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga51daa1c0bd3d45064f3e7a77ca35bc1d}{IS\+\_\+\+TIM\+\_\+\+COMBINED3\+PHASEPWM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaac0e3e7e7a18fd8eb81734b2baf9e3be}{IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacb14170c4996e004849647d8cb626402}{IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac71942c3817f1a893ef84fefe69496b7}{IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad7e5f47436a6e962b6f5d9e0599e0ecb}{IS\+\_\+\+TIM\+\_\+\+ETRSEL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98104b1522d066b0c20205ca179d0eba}{IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7bf2abf939c55a4c8284c184735accdc}{IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf21dd7665ca60d5753b17beb5473af29}{IS\+\_\+\+TIM\+\_\+\+OCCS\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6bb03cf116b07bfe1bd527f8ab61a7f9}{IS\+\_\+\+TIM\+\_\+\+REMAP\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3b470612fd4c4e29fb985247056b1e07}{IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga68305c0173caf4e109020403624d252f}{IS\+\_\+\+TIM\+\_\+\+TRGO2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6e06388143bb7bb111c78a3686dd753a}{IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab776355fbf66b74870bf2f5c0abd35ac}{IS\+\_\+\+TIM\+\_\+\+TISEL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf1c3755a2e4b359aaf6fb99677b94072}{IS\+\_\+\+TIM\+\_\+\+HSE32\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+HRTIM\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == HRTIM1))
\item 
\#define \mbox{\hyperlink{group___exported__macros_gafbce654f84a7c994817453695ac91cbe}{IS\+\_\+\+USART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacbd2efab4cd39d4867c4dbeacb87e84b}{IS\+\_\+\+UART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga475c1cee6992ab9325a52bca1b34c496}{IS\+\_\+\+UART\+\_\+\+FIFO\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad8d8a7aadc02ce444005b06704625bd8}{IS\+\_\+\+UART\+\_\+\+SPI\+\_\+\+SLAVE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga4130cef42f8cada5a91c38b85f76939e}{IS\+\_\+\+USART\+\_\+\+AUTOBAUDRATE\+\_\+\+DETECTION\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98f122ffe4d77f03a13f682301e2d596}{IS\+\_\+\+UART\+\_\+\+DRIVER\+\_\+\+ENABLE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga69c4aa0c561c4c39c621710fbbb0cb7b}{IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf9a11d0720f3efa780126414a4ac50ad}{IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7d2763df993c77cfa6e249ec7bc80482}{IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6303097822ab1977cc83f05319a10f1e}{IS\+\_\+\+UART\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98ae6698dc54d8441fce553a65bf5429}{IS\+\_\+\+IRDA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab2734c105403831749ccb34eeb058988}{IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+LPUART\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LPUART1)
\item 
\#define {\bfseries IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == IWDG)
\item 
\#define {\bfseries IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == WWDG)
\item 
\#define {\bfseries IS\+\_\+\+UCPD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == UCPD1)
\item 
\#define {\bfseries IS\+\_\+\+USB\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} \{ \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b}{PVD\+\_\+\+PVM\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b2d04af9cc6d4671d89b04ca905caf9}{RTC\+\_\+\+TAMP\+\_\+\+LSECSS\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\+\_\+\+WKUP\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76}{USB\+\_\+\+HP\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec}{USB\+\_\+\+LP\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e202b560a588551c0b02f4b2577d256}{FDCAN1\+\_\+\+IT0\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af599297929c1aa264aaa7fcb9fbb71f4}{FDCAN1\+\_\+\+IT1\+\_\+\+IRQn}} = 22
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e}{TIM1\+\_\+\+BRK\+\_\+\+TIM15\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646}{TIM1\+\_\+\+UP\+\_\+\+TIM16\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a}{TIM8\+\_\+\+BRK\+\_\+\+IRQn}} = 43
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9}{TIM8\+\_\+\+UP\+\_\+\+IRQn}} = 44
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb}{TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\+\_\+\+CC\+\_\+\+IRQn}} = 46
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16}{ADC3\+\_\+\+IRQn}} = 47
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b}{FMC\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\+\_\+\+IRQn}} = 49
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}} = 54
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade18f0342d8d9ddb9ae2d1032a16a155}{TIM7\+\_\+\+DAC\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\+\_\+\+Channel4\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\+\_\+\+Channel5\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a29a04dd95a3e2171d4617f62c483ac10}{ADC4\+\_\+\+IRQn}} = 61
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8ca4b8add78bb6ddb1726e150854ced1}{ADC5\+\_\+\+IRQn}} = 62
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2a9eb102f825dbbb737f4332dda46140}{UCPD1\+\_\+\+IRQn}} = 63
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7}{COMP1\+\_\+2\+\_\+3\+\_\+\+IRQn}} = 64
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af4526f84656f8c4ed6d47b8dc068a07b}{COMP4\+\_\+5\+\_\+6\+\_\+\+IRQn}} = 65
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8accfc1158681f63122ae21428eed0b198}{COMP7\+\_\+\+IRQn}} = 66
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc}{HRTIM1\+\_\+\+Master\+\_\+\+IRQn}} = 67
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd}{HRTIM1\+\_\+\+TIMA\+\_\+\+IRQn}} = 68
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817}{HRTIM1\+\_\+\+TIMB\+\_\+\+IRQn}} = 69
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f}{HRTIM1\+\_\+\+TIMC\+\_\+\+IRQn}} = 70
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd}{HRTIM1\+\_\+\+TIMD\+\_\+\+IRQn}} = 71
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e}{HRTIM1\+\_\+\+TIME\+\_\+\+IRQn}} = 72
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519}{HRTIM1\+\_\+\+FLT\+\_\+\+IRQn}} = 73
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1fb79409a5ed1c0c3bb16ac4ccd2132c}{HRTIM1\+\_\+\+TIMF\+\_\+\+IRQn}} = 74
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695}{CRS\+\_\+\+IRQn}} = 75
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da}{SAI1\+\_\+\+IRQn}} = 76
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a712f9f070e28fed6edf2960f6a190bc3}{TIM20\+\_\+\+BRK\+\_\+\+IRQn}} = 77
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee261b0c14a6c9d8a2d4fb18ee36fc46}{TIM20\+\_\+\+UP\+\_\+\+IRQn}} = 78
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae03fe038909b316f97b5f08b16820a27}{TIM20\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 79
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa87b34bde53728c6769a4f531a2ff61d}{TIM20\+\_\+\+CC\+\_\+\+IRQn}} = 80
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\+\_\+\+IRQn}} = 81
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad201bfb31bf1026b0e560a371ac46219}{I2\+C4\+\_\+\+EV\+\_\+\+IRQn}} = 82
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6c79340696571c920cc8b1c8edc92f4a}{I2\+C4\+\_\+\+ER\+\_\+\+IRQn}} = 83
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1}{SPI4\+\_\+\+IRQn}} = 84
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56eb0b5d9b0218deed2744f02504618f}{FDCAN2\+\_\+\+IT0\+\_\+\+IRQn}} = 86
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aff78eb89fc6e6c88ad59121e48e4b9c9}{FDCAN2\+\_\+\+IT1\+\_\+\+IRQn}} = 87
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae95e6945b3198f71e2b7f90d1f39bd26}{FDCAN3\+\_\+\+IT0\+\_\+\+IRQn}} = 88
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a07435da3141d3ef7dcd1f8e8ab37c07d}{FDCAN3\+\_\+\+IT1\+\_\+\+IRQn}} = 89
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\+\_\+\+IRQn}} = 90
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{LPUART1\+\_\+\+IRQn}} = 91
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2\+C3\+\_\+\+EV\+\_\+\+IRQn}} = 92
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2\+C3\+\_\+\+ER\+\_\+\+IRQn}} = 93
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aaf36f4867b838cb3f4748744cac7a1af}{DMAMUX\+\_\+\+OVR\+\_\+\+IRQn}} = 94
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e}{QUADSPI\+\_\+\+IRQn}} = 95
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d6d47f5af6613b845ca2c266c451b28}{DMA1\+\_\+\+Channel8\+\_\+\+IRQn}} = 96
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92}{DMA2\+\_\+\+Channel6\+\_\+\+IRQn}} = 97
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7}{DMA2\+\_\+\+Channel7\+\_\+\+IRQn}} = 98
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a030a2341985f970499c841f57effb5ee}{DMA2\+\_\+\+Channel8\+\_\+\+IRQn}} = 99
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af9ce7d8677783e267d4c599903e925e4}{CORDIC\+\_\+\+IRQn}} = 100
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a017836a26cf6fb68132aa3fc7a6bbcf4}{FMAC\+\_\+\+IRQn}} = 101
 \}
\begin{DoxyCompactList}\small\item\em STM32\+G4\+XX Interrupt Number Definition, according to the selected device in \mbox{\hyperlink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS STM32\+G474xx Device Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
MCD Application Team \begin{DoxyVerb}     This file contains:
      - Data structures and the address mapping for all peripherals
      - Peripheral's registers declarations and bits definition
      - Macros to access peripheral's registers hardware
\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2019 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 