// Seed: 2698157802
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    input wire id_3,
    output tri id_4
    , id_10,
    input tri0 id_5,
    output wire id_6,
    output wire id_7,
    input wor id_8
);
  logic [7:0]
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27;
  id_28 :
  assert property (@(posedge id_17[1]) 1)
  else $display;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  generate
    always @(posedge 1) id_24 += id_2;
  endgenerate
endmodule
