# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Task3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/206/Task3 {C:/Temp/QuartusProjects/206/Task3/Task2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:13 on Mar 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/206/Task3" C:/Temp/QuartusProjects/206/Task3/Task2.v 
# -- Compiling module Task2
# 
# Top level modules:
# 	Task2
# End time: 15:39:13 on Mar 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/206/Task3 {C:/Temp/QuartusProjects/206/Task3/Task1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:13 on Mar 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/206/Task3" C:/Temp/QuartusProjects/206/Task3/Task1.v 
# -- Compiling module Task1
# 
# Top level modules:
# 	Task1
# End time: 15:39:13 on Mar 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/206/Task3 {C:/Temp/QuartusProjects/206/Task3/Task3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:13 on Mar 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/206/Task3" C:/Temp/QuartusProjects/206/Task3/Task3.v 
# -- Compiling module Task3
# 
# Top level modules:
# 	Task3
# End time: 15:39:13 on Mar 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/206/Task3 {C:/Temp/QuartusProjects/206/Task3/Task3_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:13 on Mar 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/206/Task3" C:/Temp/QuartusProjects/206/Task3/Task3_tb.v 
# -- Compiling module Task3_tb
# 
# Top level modules:
# 	Task3_tb
# End time: 15:39:13 on Mar 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Task3_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Task3_tb 
# Start time: 15:39:13 on Mar 19,2019
# Loading work.Task3_tb
# Loading work.Task3
# Loading work.Task1
# Loading work.Task2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Temp/QuartusProjects/206/Task3/Task3_tb.v(35)
#    Time: 1600 ns  Iteration: 0  Instance: /Task3_tb
# Break in Module Task3_tb at C:/Temp/QuartusProjects/206/Task3/Task3_tb.v line 35
# End time: 15:45:27 on Mar 19,2019, Elapsed time: 0:06:14
# Errors: 0, Warnings: 0
