digraph G {
compound=true
label="Black edges - dataflow, red edges - control flow"
"t422" [label="  %t422 = alloca %struct.xf_accel_utils*, align 8"]
"t423" [label="  %t423 = alloca %class.ap_uint*, align 8"]
"t424" [label="  %t424 = alloca %struct.xf_Mat_9_256_256_1_*, align 8"]
"ch_width" [label="  %ch_width = alloca i32, align 4"]
"strm" [label="  %strm = alloca %\"class.hls::stream\", align 1"]
"rows" [label="  %rows = alloca i32, align 4"]
"cols" [label="  %cols = alloca i32, align 4"]
"_1" [label="  store %struct.xf_accel_utils* %this_, %struct.xf_accel_utils** %t422, align 8"]
"_2" [label="  store %class.ap_uint* %srcPtr, %class.ap_uint** %t423, align 8"]
"_3" [label="  store %struct.xf_Mat_9_256_256_1_* %dstMat, %struct.xf_Mat_9_256_256_1_** %t424, align 8"]
"_4" [label="  store i32 8, i32* %ch_width, align 4"]
"_5" [label="  call void @_ZN3hls6streamI7ap_uintILi512EEEC1Ev(%\"class.hls::stream\"* %strm)"]
"t425" [label="  %t425 = load %struct.xf_Mat_9_256_256_1_** %t424, align 8"]
"t426" [label="  %t426 = getelementptr inbounds %struct.xf_Mat_9_256_256_1_* %t425, i32 0, i32 1"]
"t427" [label="  %t427 = load i32* %t426, align 4"]
"_6" [label="  store i32 %t427, i32* %rows, align 4"]
"t428" [label="  %t428 = load %struct.xf_Mat_9_256_256_1_** %t424, align 8"]
"t429" [label="  %t429 = getelementptr inbounds %struct.xf_Mat_9_256_256_1_* %t428, i32 0, i32 2"]
"t430" [label="  %t430 = load i32* %t429, align 4"]
"_7" [label="  store i32 %t430, i32* %cols, align 4"]
"t431" [label="  %t431 = load %struct.xf_accel_utils** %t422, align 8"]
"t432" [label="  %t432 = load %class.ap_uint** %t423, align 8"]
"t433" [label="  %t433 = load i32* %rows, align 4"]
"t434" [label="  %t434 = load i32* %cols, align 4"]
"_8" [label="  call void @_ZL122p_ZN2xf11accel_utils13Array2hlsStrmILi512ELi256ELi256ELi1ELi3ELi8ELi3072EEEP7ap_uintILi512EER6streamI7ap_uintILi512EEEii_1P14xf_accel_utilsP7ap_uintILi512EERN3hls6streamIS2_EEii(%struct.xf_accel_utils* %t431, %class.ap_uint* %t432, %\"class.hls::stream\"* %strm, i32 %t433, i32 %t434)"]
"t435" [label="  %t435 = load %struct.xf_accel_utils** %t422, align 8"]
"t436" [label="  %t436 = load %struct.xf_Mat_9_256_256_1_** %t424, align 8"]
"_9" [label="  call void @_ZL127p_ZN2xf11accel_utils13hlsStrm2xfMatILi512ELi9ELi256ELi256ELi1ELi65536EEER6streamI7ap_uintILi512EEER3MatILi9ELi256ELi256ELi1EE_1P14xf_accel_utilsRN3hls6streamI7ap_uintILi512EEEER19xf_Mat_9_256_256_1_(%struct.xf_accel_utils* %t435, %\"class.hls::stream\"* %strm, %struct.xf_Mat_9_256_256_1_* %t436)"]
"_10" [label="  ret void"]
"unk_block_1" -> "t422"[color=red]
"i32 1" -> "t422"
"t422" -> "t423"[color=red weight=2]
"i32 1" -> "t423"
"t423" -> "t424"[color=red weight=2]
"i32 1" -> "t424"
"t424" -> "ch_width"[color=red weight=2]
"i32 1" -> "ch_width"
"ch_width" -> "strm"[color=red weight=2]
"i32 1" -> "strm"
"strm" -> "rows"[color=red weight=2]
"i32 1" -> "rows"
"rows" -> "cols"[color=red weight=2]
"i32 1" -> "cols"
"cols" -> "_1"[color=red weight=2]
"this_" -> "_1"
"t422" -> "_1"
"_1" -> "_2"[color=red weight=2]
"srcPtr" -> "_2"
"t423" -> "_2"
"_2" -> "_3"[color=red weight=2]
"dstMat" -> "_3"
"t424" -> "_3"
"_3" -> "_4"[color=red weight=2]
"i32 8" -> "_4"
"ch_width" -> "_4"
"_4" -> "_5"[color=red weight=2]
"strm" -> "_5"
"_ZN3hls6streamI7ap_uintILi512EEEC1Ev" -> "_5"
"_5" -> "t425"[color=red weight=2]
"t424" -> "t425"
"t425" -> "t426"[color=red weight=2]
"t425" -> "t426"
"i32 0" -> "t426"
"i32 1" -> "t426"
"t426" -> "t427"[color=red weight=2]
"t426" -> "t427"
"t427" -> "_6"[color=red weight=2]
"t427" -> "_6"
"rows" -> "_6"
"_6" -> "t428"[color=red weight=2]
"t424" -> "t428"
"t428" -> "t429"[color=red weight=2]
"t428" -> "t429"
"i32 0" -> "t429"
"i32 2" -> "t429"
"t429" -> "t430"[color=red weight=2]
"t429" -> "t430"
"t430" -> "_7"[color=red weight=2]
"t430" -> "_7"
"cols" -> "_7"
"_7" -> "t431"[color=red weight=2]
"t422" -> "t431"
"t431" -> "t432"[color=red weight=2]
"t423" -> "t432"
"t432" -> "t433"[color=red weight=2]
"rows" -> "t433"
"t433" -> "t434"[color=red weight=2]
"cols" -> "t434"
"t434" -> "_8"[color=red weight=2]
"t431" -> "_8"
"t432" -> "_8"
"strm" -> "_8"
"t433" -> "_8"
"t434" -> "_8"
"_ZL122p_ZN2xf11accel_utils13Array2hlsStrmILi512ELi256ELi256ELi1ELi3ELi8ELi3072EEEP7ap_uintILi512EER6streamI7ap_uintILi512EEEii_1P14xf_accel_utilsP7ap_uintILi512EERN3hls6streamIS2_EEii" -> "_8"
"_8" -> "t435"[color=red weight=2]
"t422" -> "t435"
"t435" -> "t436"[color=red weight=2]
"t424" -> "t436"
"t436" -> "_9"[color=red weight=2]
"t435" -> "_9"
"strm" -> "_9"
"t436" -> "_9"
"_ZL127p_ZN2xf11accel_utils13hlsStrm2xfMatILi512ELi9ELi256ELi256ELi1ELi65536EEER6streamI7ap_uintILi512EEER3MatILi9ELi256ELi256ELi1EE_1P14xf_accel_utilsRN3hls6streamI7ap_uintILi512EEEER19xf_Mat_9_256_256_1_" -> "_9"
"_9" -> "_10"[color=red weight=2]

}
