
¾	
v++_link_glay_kernel_hw$45a7fa43-c172-4dd2-b749-e7fb91be86b3"ü/tools/Xilinx/Vitis/2023.1/bin/unwrapped/lnx64.o/v++  --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop "run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" --optimize 3 --config /home/ab/Documents/00_github_repos/00_GLay/01_device/xilinx_project_glay_kernel_fc6059b/vivado_ip_scripts/glay_kernel_rtl_hw.cfg -t hw -o /home/ab/Documents/00_github_repos/00_GLay/01_device/xilinx_project_glay_kernel_fc6059b/vivado_build_hw/glay_kernel_hw.xclbin /home/ab/Documents/00_github_repos/00_GLay/01_device/xilinx_project_glay_kernel_fc6059b/vivado_package_kernel/glay_kernel.xo 