
PRO_TEMPERATURE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e06c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001dac  0800e258  0800e258  0001e258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010004  08010004  000301e8  2**0
                  CONTENTS
  4 .ARM          00000000  08010004  08010004  000301e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08010004  08010004  000301e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010004  08010004  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010008  08010008  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0801000c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000374  200001e8  080101f4  000301e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000055c  080101f4  0003055c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cb81  00000000  00000000  00030211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041ae  00000000  00000000  0004cd92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001278  00000000  00000000  00050f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001090  00000000  00000000  000521b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002180a  00000000  00000000  00053248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019d53  00000000  00000000  00074a52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b6e3f  00000000  00000000  0008e7a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001455e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e34  00000000  00000000  00145638  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e8 	.word	0x200001e8
 8000204:	00000000 	.word	0x00000000
 8000208:	0800e23c 	.word	0x0800e23c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001ec 	.word	0x200001ec
 8000224:	0800e23c 	.word	0x0800e23c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	; 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eae:	2afd      	cmp	r2, #253	; 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	; 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	; 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	; 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_f2uiz>:
 80011e8:	0042      	lsls	r2, r0, #1
 80011ea:	d20e      	bcs.n	800120a <__aeabi_f2uiz+0x22>
 80011ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011f0:	d30b      	bcc.n	800120a <__aeabi_f2uiz+0x22>
 80011f2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011fa:	d409      	bmi.n	8001210 <__aeabi_f2uiz+0x28>
 80011fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001200:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001204:	fa23 f002 	lsr.w	r0, r3, r2
 8001208:	4770      	bx	lr
 800120a:	f04f 0000 	mov.w	r0, #0
 800120e:	4770      	bx	lr
 8001210:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001214:	d101      	bne.n	800121a <__aeabi_f2uiz+0x32>
 8001216:	0242      	lsls	r2, r0, #9
 8001218:	d102      	bne.n	8001220 <__aeabi_f2uiz+0x38>
 800121a:	f04f 30ff 	mov.w	r0, #4294967295
 800121e:	4770      	bx	lr
 8001220:	f04f 0000 	mov.w	r0, #0
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop

08001228 <show_Data>:
 *      Author: Francis
 */

#include "lcd_irmp.h"

void show_Data(float voltage, float temperature, float target_temp, float pwmVal_fan, float pwmVal_res) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af02      	add	r7, sp, #8
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
 8001234:	603b      	str	r3, [r7, #0]
	static uint8_t Show_Str[64];
	sprintf((char*) Show_Str, "TEMPERATURE CONTROL");
 8001236:	493d      	ldr	r1, [pc, #244]	; (800132c <show_Data+0x104>)
 8001238:	483d      	ldr	r0, [pc, #244]	; (8001330 <show_Data+0x108>)
 800123a:	f00a fe93 	bl	800bf64 <siprintf>
	LCD_ShowString(10, 30, 240, 24, 24, Show_Str);
 800123e:	4b3c      	ldr	r3, [pc, #240]	; (8001330 <show_Data+0x108>)
 8001240:	9301      	str	r3, [sp, #4]
 8001242:	2318      	movs	r3, #24
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	2318      	movs	r3, #24
 8001248:	22f0      	movs	r2, #240	; 0xf0
 800124a:	211e      	movs	r1, #30
 800124c:	200a      	movs	r0, #10
 800124e:	f005 f83b 	bl	80062c8 <LCD_ShowString>
	sprintf((char*) Show_Str, "Current voltage   : %.3f", voltage);
 8001252:	68f8      	ldr	r0, [r7, #12]
 8001254:	f7ff f954 	bl	8000500 <__aeabi_f2d>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4935      	ldr	r1, [pc, #212]	; (8001334 <show_Data+0x10c>)
 800125e:	4834      	ldr	r0, [pc, #208]	; (8001330 <show_Data+0x108>)
 8001260:	f00a fe80 	bl	800bf64 <siprintf>
	LCD_ShowString(20, 80, 220, 16, 16, Show_Str);
 8001264:	4b32      	ldr	r3, [pc, #200]	; (8001330 <show_Data+0x108>)
 8001266:	9301      	str	r3, [sp, #4]
 8001268:	2310      	movs	r3, #16
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	2310      	movs	r3, #16
 800126e:	22dc      	movs	r2, #220	; 0xdc
 8001270:	2150      	movs	r1, #80	; 0x50
 8001272:	2014      	movs	r0, #20
 8001274:	f005 f828 	bl	80062c8 <LCD_ShowString>
	sprintf((char*) Show_Str, "Current temperature: %.2f", temperature);
 8001278:	68b8      	ldr	r0, [r7, #8]
 800127a:	f7ff f941 	bl	8000500 <__aeabi_f2d>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	492d      	ldr	r1, [pc, #180]	; (8001338 <show_Data+0x110>)
 8001284:	482a      	ldr	r0, [pc, #168]	; (8001330 <show_Data+0x108>)
 8001286:	f00a fe6d 	bl	800bf64 <siprintf>
	LCD_ShowString(20, 110, 220, 16, 16, Show_Str);
 800128a:	4b29      	ldr	r3, [pc, #164]	; (8001330 <show_Data+0x108>)
 800128c:	9301      	str	r3, [sp, #4]
 800128e:	2310      	movs	r3, #16
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	2310      	movs	r3, #16
 8001294:	22dc      	movs	r2, #220	; 0xdc
 8001296:	216e      	movs	r1, #110	; 0x6e
 8001298:	2014      	movs	r0, #20
 800129a:	f005 f815 	bl	80062c8 <LCD_ShowString>
	sprintf((char*) Show_Str, "Target temperature: %.1f", target_temp);
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff f92e 	bl	8000500 <__aeabi_f2d>
 80012a4:	4602      	mov	r2, r0
 80012a6:	460b      	mov	r3, r1
 80012a8:	4924      	ldr	r1, [pc, #144]	; (800133c <show_Data+0x114>)
 80012aa:	4821      	ldr	r0, [pc, #132]	; (8001330 <show_Data+0x108>)
 80012ac:	f00a fe5a 	bl	800bf64 <siprintf>
	LCD_ShowString(20, 140, 220, 16, 16, Show_Str);
 80012b0:	4b1f      	ldr	r3, [pc, #124]	; (8001330 <show_Data+0x108>)
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	2310      	movs	r3, #16
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	2310      	movs	r3, #16
 80012ba:	22dc      	movs	r2, #220	; 0xdc
 80012bc:	218c      	movs	r1, #140	; 0x8c
 80012be:	2014      	movs	r0, #20
 80012c0:	f005 f802 	bl	80062c8 <LCD_ShowString>
	sprintf((char*) Show_Str, "PWM_Fan: %.2f", pwmVal_fan / 1000);
 80012c4:	491e      	ldr	r1, [pc, #120]	; (8001340 <show_Data+0x118>)
 80012c6:	6838      	ldr	r0, [r7, #0]
 80012c8:	f7ff fe7c 	bl	8000fc4 <__aeabi_fdiv>
 80012cc:	4603      	mov	r3, r0
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f916 	bl	8000500 <__aeabi_f2d>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	491a      	ldr	r1, [pc, #104]	; (8001344 <show_Data+0x11c>)
 80012da:	4815      	ldr	r0, [pc, #84]	; (8001330 <show_Data+0x108>)
 80012dc:	f00a fe42 	bl	800bf64 <siprintf>
	LCD_ShowString(20, 170, 220, 16, 16, Show_Str);
 80012e0:	4b13      	ldr	r3, [pc, #76]	; (8001330 <show_Data+0x108>)
 80012e2:	9301      	str	r3, [sp, #4]
 80012e4:	2310      	movs	r3, #16
 80012e6:	9300      	str	r3, [sp, #0]
 80012e8:	2310      	movs	r3, #16
 80012ea:	22dc      	movs	r2, #220	; 0xdc
 80012ec:	21aa      	movs	r1, #170	; 0xaa
 80012ee:	2014      	movs	r0, #20
 80012f0:	f004 ffea 	bl	80062c8 <LCD_ShowString>
	sprintf((char*) Show_Str, "PWM_Res: %.2f", pwmVal_res / 1000);
 80012f4:	4912      	ldr	r1, [pc, #72]	; (8001340 <show_Data+0x118>)
 80012f6:	69b8      	ldr	r0, [r7, #24]
 80012f8:	f7ff fe64 	bl	8000fc4 <__aeabi_fdiv>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff f8fe 	bl	8000500 <__aeabi_f2d>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	490f      	ldr	r1, [pc, #60]	; (8001348 <show_Data+0x120>)
 800130a:	4809      	ldr	r0, [pc, #36]	; (8001330 <show_Data+0x108>)
 800130c:	f00a fe2a 	bl	800bf64 <siprintf>
	LCD_ShowString(20, 200, 220, 16, 16, Show_Str);
 8001310:	4b07      	ldr	r3, [pc, #28]	; (8001330 <show_Data+0x108>)
 8001312:	9301      	str	r3, [sp, #4]
 8001314:	2310      	movs	r3, #16
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	2310      	movs	r3, #16
 800131a:	22dc      	movs	r2, #220	; 0xdc
 800131c:	21c8      	movs	r1, #200	; 0xc8
 800131e:	2014      	movs	r0, #20
 8001320:	f004 ffd2 	bl	80062c8 <LCD_ShowString>
}
 8001324:	bf00      	nop
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	0800e258 	.word	0x0800e258
 8001330:	20000204 	.word	0x20000204
 8001334:	0800e26c 	.word	0x0800e26c
 8001338:	0800e288 	.word	0x0800e288
 800133c:	0800e2a4 	.word	0x0800e2a4
 8001340:	447a0000 	.word	0x447a0000
 8001344:	0800e2c0 	.word	0x0800e2c0
 8001348:	0800e2d0 	.word	0x0800e2d0

0800134c <PID_Init>:
#include "PID.h"

//PID
void PID_Init(PID *pid) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	printf("PID Init begin\r\n");
 8001354:	4813      	ldr	r0, [pc, #76]	; (80013a4 <PID_Init+0x58>)
 8001356:	f00a fded 	bl	800bf34 <puts>
	pid->SetTemp = 40;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a12      	ldr	r2, [pc, #72]	; (80013a8 <PID_Init+0x5c>)
 800135e:	601a      	str	r2, [r3, #0]
	pid->ActualTemp = 0;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f04f 0200 	mov.w	r2, #0
 8001366:	605a      	str	r2, [r3, #4]
	pid->err = 0;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f04f 0200 	mov.w	r2, #0
 800136e:	609a      	str	r2, [r3, #8]
	pid->err_last = 0;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	f04f 0200 	mov.w	r2, #0
 8001376:	60da      	str	r2, [r3, #12]
	pid->voltage = 0;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	61da      	str	r2, [r3, #28]
	pid->integral = 0;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	621a      	str	r2, [r3, #32]
	pid->Kp = 32.5;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	4a08      	ldr	r2, [pc, #32]	; (80013ac <PID_Init+0x60>)
 800138c:	611a      	str	r2, [r3, #16]
	pid->Ki = 0.5;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8001394:	615a      	str	r2, [r3, #20]
	pid->Kd = 70.0;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a05      	ldr	r2, [pc, #20]	; (80013b0 <PID_Init+0x64>)
 800139a:	619a      	str	r2, [r3, #24]
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	0800e2fc 	.word	0x0800e2fc
 80013a8:	42200000 	.word	0x42200000
 80013ac:	42020000 	.word	0x42020000
 80013b0:	428c0000 	.word	0x428c0000

080013b4 <PID_Calc>:

//PID
float PID_Calc(PID *pid, float temp) {
 80013b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013b8:	b088      	sub	sp, #32
 80013ba:	af06      	add	r7, sp, #24
 80013bc:	6078      	str	r0, [r7, #4]
 80013be:	6039      	str	r1, [r7, #0]

	pid->ActualTemp = temp;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	683a      	ldr	r2, [r7, #0]
 80013c4:	605a      	str	r2, [r3, #4]
	pid->err = pid->SetTemp - pid->ActualTemp;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	4619      	mov	r1, r3
 80013d0:	4610      	mov	r0, r2
 80013d2:	f7ff fc39 	bl	8000c48 <__aeabi_fsub>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	609a      	str	r2, [r3, #8]

	if (pid->err >= 20) {
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	494e      	ldr	r1, [pc, #312]	; (800151c <PID_Calc+0x168>)
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff feeb 	bl	80011c0 <__aeabi_fcmpge>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <PID_Calc+0x40>
		return 800;
 80013f0:	4b4b      	ldr	r3, [pc, #300]	; (8001520 <PID_Calc+0x16c>)
 80013f2:	e08d      	b.n	8001510 <PID_Calc+0x15c>
	}

	pid->integral += pid->err;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6a1a      	ldr	r2, [r3, #32]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	4619      	mov	r1, r3
 80013fe:	4610      	mov	r0, r2
 8001400:	f7ff fc24 	bl	8000c4c <__addsf3>
 8001404:	4603      	mov	r3, r0
 8001406:	461a      	mov	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	621a      	str	r2, [r3, #32]
	//PID
	pid->voltage = pid->Kp * pid->err + pid->Ki * pid->integral
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	691a      	ldr	r2, [r3, #16]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	4619      	mov	r1, r3
 8001416:	4610      	mov	r0, r2
 8001418:	f7ff fd20 	bl	8000e5c <__aeabi_fmul>
 800141c:	4603      	mov	r3, r0
 800141e:	461c      	mov	r4, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	695a      	ldr	r2, [r3, #20]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a1b      	ldr	r3, [r3, #32]
 8001428:	4619      	mov	r1, r3
 800142a:	4610      	mov	r0, r2
 800142c:	f7ff fd16 	bl	8000e5c <__aeabi_fmul>
 8001430:	4603      	mov	r3, r0
 8001432:	4619      	mov	r1, r3
 8001434:	4620      	mov	r0, r4
 8001436:	f7ff fc09 	bl	8000c4c <__addsf3>
 800143a:	4603      	mov	r3, r0
 800143c:	461d      	mov	r5, r3
			+ pid->Kd * (pid->err - pid->err_last);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	699c      	ldr	r4, [r3, #24]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	689a      	ldr	r2, [r3, #8]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	4619      	mov	r1, r3
 800144c:	4610      	mov	r0, r2
 800144e:	f7ff fbfb 	bl	8000c48 <__aeabi_fsub>
 8001452:	4603      	mov	r3, r0
 8001454:	4619      	mov	r1, r3
 8001456:	4620      	mov	r0, r4
 8001458:	f7ff fd00 	bl	8000e5c <__aeabi_fmul>
 800145c:	4603      	mov	r3, r0
 800145e:	4619      	mov	r1, r3
 8001460:	4628      	mov	r0, r5
 8001462:	f7ff fbf3 	bl	8000c4c <__addsf3>
 8001466:	4603      	mov	r3, r0
 8001468:	461a      	mov	r2, r3
	pid->voltage = pid->Kp * pid->err + pid->Ki * pid->integral
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	61da      	str	r2, [r3, #28]
	pid->ActualTemp = pid->voltage * 1.0;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	69da      	ldr	r2, [r3, #28]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	605a      	str	r2, [r3, #4]
	printf("%.2f\r\n%.2f\r\n%.2f\r\n%.2f\r\n", pid->err, pid->integral,
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff f840 	bl	8000500 <__aeabi_f2d>
 8001480:	4682      	mov	sl, r0
 8001482:	468b      	mov	fp, r1
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6a1b      	ldr	r3, [r3, #32]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff f839 	bl	8000500 <__aeabi_f2d>
 800148e:	4604      	mov	r4, r0
 8001490:	460d      	mov	r5, r1
			(pid->err - pid->err_last), pid->ActualTemp);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	4619      	mov	r1, r3
 800149c:	4610      	mov	r0, r2
 800149e:	f7ff fbd3 	bl	8000c48 <__aeabi_fsub>
 80014a2:	4603      	mov	r3, r0
	printf("%.2f\r\n%.2f\r\n%.2f\r\n%.2f\r\n", pid->err, pid->integral,
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff f82b 	bl	8000500 <__aeabi_f2d>
 80014aa:	4680      	mov	r8, r0
 80014ac:	4689      	mov	r9, r1
			(pid->err - pid->err_last), pid->ActualTemp);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
	printf("%.2f\r\n%.2f\r\n%.2f\r\n%.2f\r\n", pid->err, pid->integral,
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f824 	bl	8000500 <__aeabi_f2d>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80014c0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80014c4:	e9cd 4500 	strd	r4, r5, [sp]
 80014c8:	4652      	mov	r2, sl
 80014ca:	465b      	mov	r3, fp
 80014cc:	4815      	ldr	r0, [pc, #84]	; (8001524 <PID_Calc+0x170>)
 80014ce:	f00a fcab 	bl	800be28 <iprintf>
	pid->err_last = pid->err;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	689a      	ldr	r2, [r3, #8]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	60da      	str	r2, [r3, #12]

	//
	if (pid->ActualTemp >= 700) {
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	4912      	ldr	r1, [pc, #72]	; (8001528 <PID_Calc+0x174>)
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff fe6d 	bl	80011c0 <__aeabi_fcmpge>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <PID_Calc+0x140>
		pid->ActualTemp = 700;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4a0e      	ldr	r2, [pc, #56]	; (8001528 <PID_Calc+0x174>)
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	e00b      	b.n	800150c <PID_Calc+0x158>
	} else if (pid->ActualTemp <= 10) {
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	490c      	ldr	r1, [pc, #48]	; (800152c <PID_Calc+0x178>)
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff fe56 	bl	80011ac <__aeabi_fcmple>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d002      	beq.n	800150c <PID_Calc+0x158>
		pid->ActualTemp = 10;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a08      	ldr	r2, [pc, #32]	; (800152c <PID_Calc+0x178>)
 800150a:	605a      	str	r2, [r3, #4]
	}

	return pid->ActualTemp;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800151a:	bf00      	nop
 800151c:	41a00000 	.word	0x41a00000
 8001520:	44480000 	.word	0x44480000
 8001524:	0800e30c 	.word	0x0800e30c
 8001528:	442f0000 	.word	0x442f0000
 800152c:	41200000 	.word	0x41200000

08001530 <ChaSetTemp>:

//
void ChaSetTemp(PID *pid, float settemp) {
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
	pid->SetTemp = settemp;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	601a      	str	r2, [r3, #0]
}
 8001540:	bf00      	nop
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	bc80      	pop	{r7}
 8001548:	4770      	bx	lr

0800154a <PID_inte_Init>:

void PID_inte_Init(PID *pid) {
 800154a:	b480      	push	{r7}
 800154c:	b083      	sub	sp, #12
 800154e:	af00      	add	r7, sp, #0
 8001550:	6078      	str	r0, [r7, #4]
	pid->integral = 0;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f04f 0200 	mov.w	r2, #0
 8001558:	621a      	str	r2, [r3, #32]
}
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr
 8001564:	0000      	movs	r0, r0
	...

08001568 <conversion1>:
/*:
 * v = 0.0156*t+0.4164(vt
 * t = (v-0.4164)/0.0156
 */
float conversion1(float voltage)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	float temperature = 0;
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
	if(voltage >= 1.56)
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7fe ffc2 	bl	8000500 <__aeabi_f2d>
 800157c:	a34a      	add	r3, pc, #296	; (adr r3, 80016a8 <conversion1+0x140>)
 800157e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001582:	f7ff fa9b 	bl	8000abc <__aeabi_dcmpge>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d019      	beq.n	80015c0 <conversion1+0x58>
	{
		temperature = (voltage - 0.21)/0.039;
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7fe ffb7 	bl	8000500 <__aeabi_f2d>
 8001592:	a347      	add	r3, pc, #284	; (adr r3, 80016b0 <conversion1+0x148>)
 8001594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001598:	f7fe fe52 	bl	8000240 <__aeabi_dsub>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	4610      	mov	r0, r2
 80015a2:	4619      	mov	r1, r3
 80015a4:	a344      	add	r3, pc, #272	; (adr r3, 80016b8 <conversion1+0x150>)
 80015a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015aa:	f7ff f92b 	bl	8000804 <__aeabi_ddiv>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4610      	mov	r0, r2
 80015b4:	4619      	mov	r1, r3
 80015b6:	f7ff faf3 	bl	8000ba0 <__aeabi_d2f>
 80015ba:	4603      	mov	r3, r0
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	e06d      	b.n	800169c <conversion1+0x134>
	}else if(voltage >= 1.513)
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f7fe ff9d 	bl	8000500 <__aeabi_f2d>
 80015c6:	a33e      	add	r3, pc, #248	; (adr r3, 80016c0 <conversion1+0x158>)
 80015c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015cc:	f7ff fa76 	bl	8000abc <__aeabi_dcmpge>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d019      	beq.n	800160a <conversion1+0xa2>
	{
		temperature = (voltage - 0.358)/0.035;
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7fe ff92 	bl	8000500 <__aeabi_f2d>
 80015dc:	a33a      	add	r3, pc, #232	; (adr r3, 80016c8 <conversion1+0x160>)
 80015de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e2:	f7fe fe2d 	bl	8000240 <__aeabi_dsub>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	4610      	mov	r0, r2
 80015ec:	4619      	mov	r1, r3
 80015ee:	a338      	add	r3, pc, #224	; (adr r3, 80016d0 <conversion1+0x168>)
 80015f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f4:	f7ff f906 	bl	8000804 <__aeabi_ddiv>
 80015f8:	4602      	mov	r2, r0
 80015fa:	460b      	mov	r3, r1
 80015fc:	4610      	mov	r0, r2
 80015fe:	4619      	mov	r1, r3
 8001600:	f7ff face 	bl	8000ba0 <__aeabi_d2f>
 8001604:	4603      	mov	r3, r0
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	e048      	b.n	800169c <conversion1+0x134>
	}else if(voltage >= 1.479)
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7fe ff78 	bl	8000500 <__aeabi_f2d>
 8001610:	a331      	add	r3, pc, #196	; (adr r3, 80016d8 <conversion1+0x170>)
 8001612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001616:	f7ff fa51 	bl	8000abc <__aeabi_dcmpge>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d019      	beq.n	8001654 <conversion1+0xec>
	{
		temperature = (voltage - 0.952)/0.017;
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f7fe ff6d 	bl	8000500 <__aeabi_f2d>
 8001626:	a32e      	add	r3, pc, #184	; (adr r3, 80016e0 <conversion1+0x178>)
 8001628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162c:	f7fe fe08 	bl	8000240 <__aeabi_dsub>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	4610      	mov	r0, r2
 8001636:	4619      	mov	r1, r3
 8001638:	a32b      	add	r3, pc, #172	; (adr r3, 80016e8 <conversion1+0x180>)
 800163a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163e:	f7ff f8e1 	bl	8000804 <__aeabi_ddiv>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4610      	mov	r0, r2
 8001648:	4619      	mov	r1, r3
 800164a:	f7ff faa9 	bl	8000ba0 <__aeabi_d2f>
 800164e:	4603      	mov	r3, r0
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	e023      	b.n	800169c <conversion1+0x134>
	}else if(voltage >= 1.478)
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f7fe ff53 	bl	8000500 <__aeabi_f2d>
 800165a:	a325      	add	r3, pc, #148	; (adr r3, 80016f0 <conversion1+0x188>)
 800165c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001660:	f7ff fa2c 	bl	8000abc <__aeabi_dcmpge>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d018      	beq.n	800169c <conversion1+0x134>
	{
		temperature = (voltage - 1.4635)/0.0005;
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7fe ff48 	bl	8000500 <__aeabi_f2d>
 8001670:	a321      	add	r3, pc, #132	; (adr r3, 80016f8 <conversion1+0x190>)
 8001672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001676:	f7fe fde3 	bl	8000240 <__aeabi_dsub>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4610      	mov	r0, r2
 8001680:	4619      	mov	r1, r3
 8001682:	a31f      	add	r3, pc, #124	; (adr r3, 8001700 <conversion1+0x198>)
 8001684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001688:	f7ff f8bc 	bl	8000804 <__aeabi_ddiv>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	4610      	mov	r0, r2
 8001692:	4619      	mov	r1, r3
 8001694:	f7ff fa84 	bl	8000ba0 <__aeabi_d2f>
 8001698:	4603      	mov	r3, r0
 800169a:	60fb      	str	r3, [r7, #12]
	}
	return temperature;
 800169c:	68fb      	ldr	r3, [r7, #12]
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	8f5c28f6 	.word	0x8f5c28f6
 80016ac:	3ff8f5c2 	.word	0x3ff8f5c2
 80016b0:	ae147ae1 	.word	0xae147ae1
 80016b4:	3fcae147 	.word	0x3fcae147
 80016b8:	d916872b 	.word	0xd916872b
 80016bc:	3fa3f7ce 	.word	0x3fa3f7ce
 80016c0:	7ced9168 	.word	0x7ced9168
 80016c4:	3ff8353f 	.word	0x3ff8353f
 80016c8:	d4fdf3b6 	.word	0xd4fdf3b6
 80016cc:	3fd6e978 	.word	0x3fd6e978
 80016d0:	1eb851ec 	.word	0x1eb851ec
 80016d4:	3fa1eb85 	.word	0x3fa1eb85
 80016d8:	e76c8b44 	.word	0xe76c8b44
 80016dc:	3ff7a9fb 	.word	0x3ff7a9fb
 80016e0:	b4395810 	.word	0xb4395810
 80016e4:	3fee76c8 	.word	0x3fee76c8
 80016e8:	b020c49c 	.word	0xb020c49c
 80016ec:	3f916872 	.word	0x3f916872
 80016f0:	53f7ced9 	.word	0x53f7ced9
 80016f4:	3ff7a5e3 	.word	0x3ff7a5e3
 80016f8:	f9db22d1 	.word	0xf9db22d1
 80016fc:	3ff76a7e 	.word	0x3ff76a7e
 8001700:	d2f1a9fc 	.word	0xd2f1a9fc
 8001704:	3f40624d 	.word	0x3f40624d

08001708 <conversion2>:

float conversion2(float voltage)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
	float temperature = 0;
 8001710:	f04f 0300 	mov.w	r3, #0
 8001714:	60fb      	str	r3, [r7, #12]
	if(voltage >= 1.898)
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f7fe fef2 	bl	8000500 <__aeabi_f2d>
 800171c:	a324      	add	r3, pc, #144	; (adr r3, 80017b0 <conversion2+0xa8>)
 800171e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001722:	f7ff f9cb 	bl	8000abc <__aeabi_dcmpge>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d019      	beq.n	8001760 <conversion2+0x58>
	{
		temperature = (voltage - 0.18)/0.0395;
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f7fe fee7 	bl	8000500 <__aeabi_f2d>
 8001732:	a321      	add	r3, pc, #132	; (adr r3, 80017b8 <conversion2+0xb0>)
 8001734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001738:	f7fe fd82 	bl	8000240 <__aeabi_dsub>
 800173c:	4602      	mov	r2, r0
 800173e:	460b      	mov	r3, r1
 8001740:	4610      	mov	r0, r2
 8001742:	4619      	mov	r1, r3
 8001744:	a31e      	add	r3, pc, #120	; (adr r3, 80017c0 <conversion2+0xb8>)
 8001746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174a:	f7ff f85b 	bl	8000804 <__aeabi_ddiv>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4610      	mov	r0, r2
 8001754:	4619      	mov	r1, r3
 8001756:	f7ff fa23 	bl	8000ba0 <__aeabi_d2f>
 800175a:	4603      	mov	r3, r0
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	e018      	b.n	8001792 <conversion2+0x8a>
	}else{
		temperature = (voltage - 0.37)/0.0354;
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7fe fecd 	bl	8000500 <__aeabi_f2d>
 8001766:	a318      	add	r3, pc, #96	; (adr r3, 80017c8 <conversion2+0xc0>)
 8001768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176c:	f7fe fd68 	bl	8000240 <__aeabi_dsub>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	4610      	mov	r0, r2
 8001776:	4619      	mov	r1, r3
 8001778:	a315      	add	r3, pc, #84	; (adr r3, 80017d0 <conversion2+0xc8>)
 800177a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177e:	f7ff f841 	bl	8000804 <__aeabi_ddiv>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4610      	mov	r0, r2
 8001788:	4619      	mov	r1, r3
 800178a:	f7ff fa09 	bl	8000ba0 <__aeabi_d2f>
 800178e:	4603      	mov	r3, r0
 8001790:	60fb      	str	r3, [r7, #12]
	}
	temperature -= 1;
 8001792:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001796:	68f8      	ldr	r0, [r7, #12]
 8001798:	f7ff fa56 	bl	8000c48 <__aeabi_fsub>
 800179c:	4603      	mov	r3, r0
 800179e:	60fb      	str	r3, [r7, #12]
	return temperature;
 80017a0:	68fb      	ldr	r3, [r7, #12]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	f3af 8000 	nop.w
 80017b0:	3f7ced91 	.word	0x3f7ced91
 80017b4:	3ffe5e35 	.word	0x3ffe5e35
 80017b8:	70a3d70a 	.word	0x70a3d70a
 80017bc:	3fc70a3d 	.word	0x3fc70a3d
 80017c0:	10624dd3 	.word	0x10624dd3
 80017c4:	3fa43958 	.word	0x3fa43958
 80017c8:	7ae147ae 	.word	0x7ae147ae
 80017cc:	3fd7ae14 	.word	0x3fd7ae14
 80017d0:	e48e8a72 	.word	0xe48e8a72
 80017d4:	3fa21ff2 	.word	0x3fa21ff2

080017d8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80017e8:	4b18      	ldr	r3, [pc, #96]	; (800184c <MX_ADC1_Init+0x74>)
 80017ea:	4a19      	ldr	r2, [pc, #100]	; (8001850 <MX_ADC1_Init+0x78>)
 80017ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017ee:	4b17      	ldr	r3, [pc, #92]	; (800184c <MX_ADC1_Init+0x74>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017f4:	4b15      	ldr	r3, [pc, #84]	; (800184c <MX_ADC1_Init+0x74>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017fa:	4b14      	ldr	r3, [pc, #80]	; (800184c <MX_ADC1_Init+0x74>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001800:	4b12      	ldr	r3, [pc, #72]	; (800184c <MX_ADC1_Init+0x74>)
 8001802:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001806:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001808:	4b10      	ldr	r3, [pc, #64]	; (800184c <MX_ADC1_Init+0x74>)
 800180a:	2200      	movs	r2, #0
 800180c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800180e:	4b0f      	ldr	r3, [pc, #60]	; (800184c <MX_ADC1_Init+0x74>)
 8001810:	2201      	movs	r2, #1
 8001812:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001814:	480d      	ldr	r0, [pc, #52]	; (800184c <MX_ADC1_Init+0x74>)
 8001816:	f005 fe45 	bl	80074a4 <HAL_ADC_Init>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001820:	f005 f98a 	bl	8006b38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001824:	2301      	movs	r3, #1
 8001826:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001828:	2301      	movs	r3, #1
 800182a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800182c:	2300      	movs	r3, #0
 800182e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001830:	1d3b      	adds	r3, r7, #4
 8001832:	4619      	mov	r1, r3
 8001834:	4805      	ldr	r0, [pc, #20]	; (800184c <MX_ADC1_Init+0x74>)
 8001836:	f006 f8db 	bl	80079f0 <HAL_ADC_ConfigChannel>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001840:	f005 f97a 	bl	8006b38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001844:	bf00      	nop
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	200002a0 	.word	0x200002a0
 8001850:	40012400 	.word	0x40012400

08001854 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b088      	sub	sp, #32
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 0310 	add.w	r3, r7, #16
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a2d      	ldr	r2, [pc, #180]	; (8001924 <HAL_ADC_MspInit+0xd0>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d152      	bne.n	800191a <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001874:	4b2c      	ldr	r3, [pc, #176]	; (8001928 <HAL_ADC_MspInit+0xd4>)
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	4a2b      	ldr	r2, [pc, #172]	; (8001928 <HAL_ADC_MspInit+0xd4>)
 800187a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800187e:	6193      	str	r3, [r2, #24]
 8001880:	4b29      	ldr	r3, [pc, #164]	; (8001928 <HAL_ADC_MspInit+0xd4>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188c:	4b26      	ldr	r3, [pc, #152]	; (8001928 <HAL_ADC_MspInit+0xd4>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	4a25      	ldr	r2, [pc, #148]	; (8001928 <HAL_ADC_MspInit+0xd4>)
 8001892:	f043 0304 	orr.w	r3, r3, #4
 8001896:	6193      	str	r3, [r2, #24]
 8001898:	4b23      	ldr	r3, [pc, #140]	; (8001928 <HAL_ADC_MspInit+0xd4>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018a4:	2302      	movs	r3, #2
 80018a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018a8:	2303      	movs	r3, #3
 80018aa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ac:	f107 0310 	add.w	r3, r7, #16
 80018b0:	4619      	mov	r1, r3
 80018b2:	481e      	ldr	r0, [pc, #120]	; (800192c <HAL_ADC_MspInit+0xd8>)
 80018b4:	f006 ffe6 	bl	8008884 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80018b8:	4b1d      	ldr	r3, [pc, #116]	; (8001930 <HAL_ADC_MspInit+0xdc>)
 80018ba:	4a1e      	ldr	r2, [pc, #120]	; (8001934 <HAL_ADC_MspInit+0xe0>)
 80018bc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018be:	4b1c      	ldr	r3, [pc, #112]	; (8001930 <HAL_ADC_MspInit+0xdc>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c4:	4b1a      	ldr	r3, [pc, #104]	; (8001930 <HAL_ADC_MspInit+0xdc>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80018ca:	4b19      	ldr	r3, [pc, #100]	; (8001930 <HAL_ADC_MspInit+0xdc>)
 80018cc:	2280      	movs	r2, #128	; 0x80
 80018ce:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018d0:	4b17      	ldr	r3, [pc, #92]	; (8001930 <HAL_ADC_MspInit+0xdc>)
 80018d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018d6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018d8:	4b15      	ldr	r3, [pc, #84]	; (8001930 <HAL_ADC_MspInit+0xdc>)
 80018da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018de:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80018e0:	4b13      	ldr	r3, [pc, #76]	; (8001930 <HAL_ADC_MspInit+0xdc>)
 80018e2:	2220      	movs	r2, #32
 80018e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80018e6:	4b12      	ldr	r3, [pc, #72]	; (8001930 <HAL_ADC_MspInit+0xdc>)
 80018e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018ec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80018ee:	4810      	ldr	r0, [pc, #64]	; (8001930 <HAL_ADC_MspInit+0xdc>)
 80018f0:	f006 fb80 	bl	8007ff4 <HAL_DMA_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80018fa:	f005 f91d 	bl	8006b38 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a0b      	ldr	r2, [pc, #44]	; (8001930 <HAL_ADC_MspInit+0xdc>)
 8001902:	621a      	str	r2, [r3, #32]
 8001904:	4a0a      	ldr	r2, [pc, #40]	; (8001930 <HAL_ADC_MspInit+0xdc>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800190a:	2200      	movs	r2, #0
 800190c:	2100      	movs	r1, #0
 800190e:	2012      	movs	r0, #18
 8001910:	f006 fb39 	bl	8007f86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001914:	2012      	movs	r0, #18
 8001916:	f006 fb52 	bl	8007fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800191a:	bf00      	nop
 800191c:	3720      	adds	r7, #32
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40012400 	.word	0x40012400
 8001928:	40021000 	.word	0x40021000
 800192c:	40010800 	.word	0x40010800
 8001930:	200002d0 	.word	0x200002d0
 8001934:	40020008 	.word	0x40020008

08001938 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800193e:	4b0c      	ldr	r3, [pc, #48]	; (8001970 <MX_DMA_Init+0x38>)
 8001940:	695b      	ldr	r3, [r3, #20]
 8001942:	4a0b      	ldr	r2, [pc, #44]	; (8001970 <MX_DMA_Init+0x38>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6153      	str	r3, [r2, #20]
 800194a:	4b09      	ldr	r3, [pc, #36]	; (8001970 <MX_DMA_Init+0x38>)
 800194c:	695b      	ldr	r3, [r3, #20]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001956:	2200      	movs	r2, #0
 8001958:	2100      	movs	r1, #0
 800195a:	200b      	movs	r0, #11
 800195c:	f006 fb13 	bl	8007f86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001960:	200b      	movs	r0, #11
 8001962:	f006 fb2c 	bl	8007fbe <HAL_NVIC_EnableIRQ>

}
 8001966:	bf00      	nop
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40021000 	.word	0x40021000

08001974 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram4;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b08e      	sub	sp, #56	; 0x38
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800197a:	f107 031c 	add.w	r3, r7, #28
 800197e:	2200      	movs	r2, #0
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	605a      	str	r2, [r3, #4]
 8001984:	609a      	str	r2, [r3, #8]
 8001986:	60da      	str	r2, [r3, #12]
 8001988:	611a      	str	r2, [r3, #16]
 800198a:	615a      	str	r2, [r3, #20]
 800198c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800198e:	463b      	mov	r3, r7
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
 800199a:	611a      	str	r2, [r3, #16]
 800199c:	615a      	str	r2, [r3, #20]
 800199e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM4 memory initialization sequence
  */
  hsram4.Instance = FSMC_NORSRAM_DEVICE;
 80019a0:	4b30      	ldr	r3, [pc, #192]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019a2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80019a6:	601a      	str	r2, [r3, #0]
  hsram4.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80019a8:	4b2e      	ldr	r3, [pc, #184]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019aa:	4a2f      	ldr	r2, [pc, #188]	; (8001a68 <MX_FSMC_Init+0xf4>)
 80019ac:	605a      	str	r2, [r3, #4]
  /* hsram4.Init */
  hsram4.Init.NSBank = FSMC_NORSRAM_BANK4;
 80019ae:	4b2d      	ldr	r3, [pc, #180]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019b0:	2206      	movs	r2, #6
 80019b2:	609a      	str	r2, [r3, #8]
  hsram4.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80019b4:	4b2b      	ldr	r3, [pc, #172]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	60da      	str	r2, [r3, #12]
  hsram4.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80019ba:	4b2a      	ldr	r3, [pc, #168]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019bc:	2200      	movs	r2, #0
 80019be:	611a      	str	r2, [r3, #16]
  hsram4.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80019c0:	4b28      	ldr	r3, [pc, #160]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019c2:	2210      	movs	r2, #16
 80019c4:	615a      	str	r2, [r3, #20]
  hsram4.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80019c6:	4b27      	ldr	r3, [pc, #156]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	619a      	str	r2, [r3, #24]
  hsram4.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80019cc:	4b25      	ldr	r3, [pc, #148]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	61da      	str	r2, [r3, #28]
  hsram4.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80019d2:	4b24      	ldr	r3, [pc, #144]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	621a      	str	r2, [r3, #32]
  hsram4.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80019d8:	4b22      	ldr	r3, [pc, #136]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019da:	2200      	movs	r2, #0
 80019dc:	625a      	str	r2, [r3, #36]	; 0x24
  hsram4.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80019de:	4b21      	ldr	r3, [pc, #132]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019e4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram4.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80019e6:	4b1f      	ldr	r3, [pc, #124]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram4.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80019ec:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019f2:	631a      	str	r2, [r3, #48]	; 0x30
  hsram4.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80019f4:	4b1b      	ldr	r3, [pc, #108]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	635a      	str	r2, [r3, #52]	; 0x34
  hsram4.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80019fa:	4b1a      	ldr	r3, [pc, #104]	; (8001a64 <MX_FSMC_Init+0xf0>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 1;
 8001a00:	2301      	movs	r3, #1
 8001a02:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001a04:	230f      	movs	r3, #15
 8001a06:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 15;
 8001a08:	230f      	movs	r3, #15
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 15;
 8001a0c:	230f      	movs	r3, #15
 8001a0e:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001a10:	2310      	movs	r3, #16
 8001a12:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8001a14:	2311      	movs	r3, #17
 8001a16:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 0;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001a20:	230f      	movs	r3, #15
 8001a22:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 15;
 8001a24:	230f      	movs	r3, #15
 8001a26:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 15;
 8001a28:	230f      	movs	r3, #15
 8001a2a:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001a2c:	2310      	movs	r3, #16
 8001a2e:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001a30:	2311      	movs	r3, #17
 8001a32:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram4, &Timing, &ExtTiming) != HAL_OK)
 8001a38:	463a      	mov	r2, r7
 8001a3a:	f107 031c 	add.w	r3, r7, #28
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4808      	ldr	r0, [pc, #32]	; (8001a64 <MX_FSMC_Init+0xf0>)
 8001a42:	f007 fd9b 	bl	800957c <HAL_SRAM_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_FSMC_Init+0xdc>
  {
    Error_Handler( );
 8001a4c:	f005 f874 	bl	8006b38 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <MX_FSMC_Init+0xf8>)
 8001a52:	69db      	ldr	r3, [r3, #28]
 8001a54:	4a05      	ldr	r2, [pc, #20]	; (8001a6c <MX_FSMC_Init+0xf8>)
 8001a56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a5a:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001a5c:	bf00      	nop
 8001a5e:	3738      	adds	r7, #56	; 0x38
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000314 	.word	0x20000314
 8001a68:	a0000104 	.word	0xa0000104
 8001a6c:	40010000 	.word	0x40010000

08001a70 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a76:	f107 0308 	add.w	r3, r7, #8
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	605a      	str	r2, [r3, #4]
 8001a80:	609a      	str	r2, [r3, #8]
 8001a82:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8001a84:	4b1f      	ldr	r3, [pc, #124]	; (8001b04 <HAL_FSMC_MspInit+0x94>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d136      	bne.n	8001afa <HAL_FSMC_MspInit+0x8a>
    return;
  }
  FSMC_Initialized = 1;
 8001a8c:	4b1d      	ldr	r3, [pc, #116]	; (8001b04 <HAL_FSMC_MspInit+0x94>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001a92:	4b1d      	ldr	r3, [pc, #116]	; (8001b08 <HAL_FSMC_MspInit+0x98>)
 8001a94:	695b      	ldr	r3, [r3, #20]
 8001a96:	4a1c      	ldr	r2, [pc, #112]	; (8001b08 <HAL_FSMC_MspInit+0x98>)
 8001a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a9c:	6153      	str	r3, [r2, #20]
 8001a9e:	4b1a      	ldr	r3, [pc, #104]	; (8001b08 <HAL_FSMC_MspInit+0x98>)
 8001aa0:	695b      	ldr	r3, [r3, #20]
 8001aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 8001aaa:	f241 0301 	movw	r3, #4097	; 0x1001
 8001aae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ab8:	f107 0308 	add.w	r3, r7, #8
 8001abc:	4619      	mov	r1, r3
 8001abe:	4813      	ldr	r0, [pc, #76]	; (8001b0c <HAL_FSMC_MspInit+0x9c>)
 8001ac0:	f006 fee0 	bl	8008884 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001ac4:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001ac8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aca:	2302      	movs	r3, #2
 8001acc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ad2:	f107 0308 	add.w	r3, r7, #8
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	480d      	ldr	r0, [pc, #52]	; (8001b10 <HAL_FSMC_MspInit+0xa0>)
 8001ada:	f006 fed3 	bl	8008884 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001ade:	f24c 7333 	movw	r3, #50995	; 0xc733
 8001ae2:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001aec:	f107 0308 	add.w	r3, r7, #8
 8001af0:	4619      	mov	r1, r3
 8001af2:	4808      	ldr	r0, [pc, #32]	; (8001b14 <HAL_FSMC_MspInit+0xa4>)
 8001af4:	f006 fec6 	bl	8008884 <HAL_GPIO_Init>
 8001af8:	e000      	b.n	8001afc <HAL_FSMC_MspInit+0x8c>
    return;
 8001afa:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000244 	.word	0x20000244
 8001b08:	40021000 	.word	0x40021000
 8001b0c:	40012000 	.word	0x40012000
 8001b10:	40011800 	.word	0x40011800
 8001b14:	40011400 	.word	0x40011400

08001b18 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001b20:	f7ff ffa6 	bl	8001a70 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001b24:	bf00      	nop
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08a      	sub	sp, #40	; 0x28
 8001b30:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b32:	f107 0318 	add.w	r3, r7, #24
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	605a      	str	r2, [r3, #4]
 8001b3c:	609a      	str	r2, [r3, #8]
 8001b3e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b40:	4b44      	ldr	r3, [pc, #272]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	4a43      	ldr	r2, [pc, #268]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b4a:	6193      	str	r3, [r2, #24]
 8001b4c:	4b41      	ldr	r3, [pc, #260]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b54:	617b      	str	r3, [r7, #20]
 8001b56:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b58:	4b3e      	ldr	r3, [pc, #248]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	4a3d      	ldr	r2, [pc, #244]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b5e:	f043 0304 	orr.w	r3, r3, #4
 8001b62:	6193      	str	r3, [r2, #24]
 8001b64:	4b3b      	ldr	r3, [pc, #236]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	f003 0304 	and.w	r3, r3, #4
 8001b6c:	613b      	str	r3, [r7, #16]
 8001b6e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b70:	4b38      	ldr	r3, [pc, #224]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	4a37      	ldr	r2, [pc, #220]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b76:	f043 0308 	orr.w	r3, r3, #8
 8001b7a:	6193      	str	r3, [r2, #24]
 8001b7c:	4b35      	ldr	r3, [pc, #212]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	f003 0308 	and.w	r3, r3, #8
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b88:	4b32      	ldr	r3, [pc, #200]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	4a31      	ldr	r2, [pc, #196]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b92:	6193      	str	r3, [r2, #24]
 8001b94:	4b2f      	ldr	r3, [pc, #188]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba0:	4b2c      	ldr	r3, [pc, #176]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	4a2b      	ldr	r2, [pc, #172]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001ba6:	f043 0320 	orr.w	r3, r3, #32
 8001baa:	6193      	str	r3, [r2, #24]
 8001bac:	4b29      	ldr	r3, [pc, #164]	; (8001c54 <MX_GPIO_Init+0x128>)
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	f003 0320 	and.w	r3, r3, #32
 8001bb4:	607b      	str	r3, [r7, #4]
 8001bb6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001bb8:	2201      	movs	r2, #1
 8001bba:	2120      	movs	r1, #32
 8001bbc:	4826      	ldr	r0, [pc, #152]	; (8001c58 <MX_GPIO_Init+0x12c>)
 8001bbe:	f006 fff5 	bl	8008bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|BEEP_Pin, GPIO_PIN_RESET);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f240 1101 	movw	r1, #257	; 0x101
 8001bc8:	4824      	ldr	r0, [pc, #144]	; (8001c5c <MX_GPIO_Init+0x130>)
 8001bca:	f006 ffef 	bl	8008bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 8001bce:	2201      	movs	r2, #1
 8001bd0:	2120      	movs	r1, #32
 8001bd2:	4822      	ldr	r0, [pc, #136]	; (8001c5c <MX_GPIO_Init+0x130>)
 8001bd4:	f006 ffea 	bl	8008bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001bd8:	2320      	movs	r3, #32
 8001bda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001be0:	2301      	movs	r3, #1
 8001be2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001be4:	2303      	movs	r3, #3
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001be8:	f107 0318 	add.w	r3, r7, #24
 8001bec:	4619      	mov	r1, r3
 8001bee:	481a      	ldr	r0, [pc, #104]	; (8001c58 <MX_GPIO_Init+0x12c>)
 8001bf0:	f006 fe48 	bl	8008884 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c00:	2303      	movs	r3, #3
 8001c02:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c04:	f107 0318 	add.w	r3, r7, #24
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4814      	ldr	r0, [pc, #80]	; (8001c5c <MX_GPIO_Init+0x130>)
 8001c0c:	f006 fe3a 	bl	8008884 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8001c10:	2320      	movs	r3, #32
 8001c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c14:	2301      	movs	r3, #1
 8001c16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001c20:	f107 0318 	add.w	r3, r7, #24
 8001c24:	4619      	mov	r1, r3
 8001c26:	480d      	ldr	r0, [pc, #52]	; (8001c5c <MX_GPIO_Init+0x130>)
 8001c28:	f006 fe2c 	bl	8008884 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 8001c2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c32:	2301      	movs	r3, #1
 8001c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c36:	2302      	movs	r3, #2
 8001c38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 8001c3e:	f107 0318 	add.w	r3, r7, #24
 8001c42:	4619      	mov	r1, r3
 8001c44:	4805      	ldr	r0, [pc, #20]	; (8001c5c <MX_GPIO_Init+0x130>)
 8001c46:	f006 fe1d 	bl	8008884 <HAL_GPIO_Init>

}
 8001c4a:	bf00      	nop
 8001c4c:	3728      	adds	r7, #40	; 0x28
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40011800 	.word	0x40011800
 8001c5c:	40010c00 	.word	0x40010c00

08001c60 <delay_us>:

/**
 * @brief F103
 * @retval None
 */
void delay_us(uint32_t duration) {
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  //stm32f1xx_hal_rcc.c -- static void RCC_Delay(uint32_t mdelay)
  __IO uint32_t Delay = duration * (SystemCoreClock / 8U / 1000000U);
 8001c68:	4b0a      	ldr	r3, [pc, #40]	; (8001c94 <delay_us+0x34>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a0a      	ldr	r2, [pc, #40]	; (8001c98 <delay_us+0x38>)
 8001c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c72:	0d5b      	lsrs	r3, r3, #21
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	fb02 f303 	mul.w	r3, r2, r3
 8001c7a:	60fb      	str	r3, [r7, #12]
  do {
	__NOP();
 8001c7c:	bf00      	nop
  } while (Delay--);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	1e5a      	subs	r2, r3, #1
 8001c82:	60fa      	str	r2, [r7, #12]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1f9      	bne.n	8001c7c <delay_us+0x1c>
}
 8001c88:	bf00      	nop
 8001c8a:	bf00      	nop
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr
 8001c94:	2000000c 	.word	0x2000000c
 8001c98:	431bde83 	.word	0x431bde83

08001c9c <LCD_WR_REG>:

//
//regval:
void LCD_WR_REG(uint16_t regval)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=regval;//
 8001ca6:	4a04      	ldr	r2, [pc, #16]	; (8001cb8 <LCD_WR_REG+0x1c>)
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	8013      	strh	r3, [r2, #0]
}
 8001cac:	bf00      	nop
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bc80      	pop	{r7}
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	6c0007fe 	.word	0x6c0007fe

08001cbc <LCD_WR_DATA>:
//LCD
//data:
void LCD_WR_DATA(uint16_t data)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001cc6:	4a04      	ldr	r2, [pc, #16]	; (8001cd8 <LCD_WR_DATA+0x1c>)
 8001cc8:	88fb      	ldrh	r3, [r7, #6]
 8001cca:	8053      	strh	r3, [r2, #2]
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bc80      	pop	{r7}
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	6c0007fe 	.word	0x6c0007fe

08001cdc <LCD_RD_DATA>:
//LCD
//:
uint16_t LCD_RD_DATA(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
	uint16_t ram;			//
	ram=LCD->LCD_RAM;
 8001ce2:	4b04      	ldr	r3, [pc, #16]	; (8001cf4 <LCD_RD_DATA+0x18>)
 8001ce4:	885b      	ldrh	r3, [r3, #2]
 8001ce6:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001ce8:	88fb      	ldrh	r3, [r7, #6]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr
 8001cf4:	6c0007fe 	.word	0x6c0007fe

08001cf8 <LCD_WriteReg>:
//
//LCD_Reg:
//LCD_RegValue:
void LCD_WriteReg(uint16_t LCD_Reg,uint16_t LCD_RegValue)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	460a      	mov	r2, r1
 8001d02:	80fb      	strh	r3, [r7, #6]
 8001d04:	4613      	mov	r3, r2
 8001d06:	80bb      	strh	r3, [r7, #4]
	LCD->LCD_REG = LCD_Reg;		//
 8001d08:	4a05      	ldr	r2, [pc, #20]	; (8001d20 <LCD_WriteReg+0x28>)
 8001d0a:	88fb      	ldrh	r3, [r7, #6]
 8001d0c:	8013      	strh	r3, [r2, #0]
	LCD->LCD_RAM = LCD_RegValue;//
 8001d0e:	4a04      	ldr	r2, [pc, #16]	; (8001d20 <LCD_WriteReg+0x28>)
 8001d10:	88bb      	ldrh	r3, [r7, #4]
 8001d12:	8053      	strh	r3, [r2, #2]
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	6c0007fe 	.word	0x6c0007fe

08001d24 <LCD_ReadReg>:
//
//LCD_Reg:
//:
uint16_t LCD_ReadReg(uint16_t LCD_Reg)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	80fb      	strh	r3, [r7, #6]
	LCD_WR_REG(LCD_Reg);		//
 8001d2e:	88fb      	ldrh	r3, [r7, #6]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff ffb3 	bl	8001c9c <LCD_WR_REG>
	delay_us(5);
 8001d36:	2005      	movs	r0, #5
 8001d38:	f7ff ff92 	bl	8001c60 <delay_us>
	return LCD_RD_DATA();		//
 8001d3c:	f7ff ffce 	bl	8001cdc <LCD_RD_DATA>
 8001d40:	4603      	mov	r3, r0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
	...

08001d4c <LCD_WriteRAM_Prepare>:
//GRAM
void LCD_WriteRAM_Prepare(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
 	LCD->LCD_REG=lcddev.wramcmd;
 8001d50:	4b03      	ldr	r3, [pc, #12]	; (8001d60 <LCD_WriteRAM_Prepare+0x14>)
 8001d52:	4a04      	ldr	r2, [pc, #16]	; (8001d64 <LCD_WriteRAM_Prepare+0x18>)
 8001d54:	8912      	ldrh	r2, [r2, #8]
 8001d56:	801a      	strh	r2, [r3, #0]
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr
 8001d60:	6c0007fe 	.word	0x6c0007fe
 8001d64:	2000035c 	.word	0x2000035c

08001d68 <LCD_SetCursor>:
}
//
//Xpos:
//Ypos:
void LCD_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	460a      	mov	r2, r1
 8001d72:	80fb      	strh	r3, [r7, #6]
 8001d74:	4613      	mov	r3, r2
 8001d76:	80bb      	strh	r3, [r7, #4]
 	if(lcddev.id==0X9341||lcddev.id==0X5310)
 8001d78:	4b92      	ldr	r3, [pc, #584]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001d7a:	889b      	ldrh	r3, [r3, #4]
 8001d7c:	f249 3241 	movw	r2, #37697	; 0x9341
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d005      	beq.n	8001d90 <LCD_SetCursor+0x28>
 8001d84:	4b8f      	ldr	r3, [pc, #572]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001d86:	889b      	ldrh	r3, [r3, #4]
 8001d88:	f245 3210 	movw	r2, #21264	; 0x5310
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d122      	bne.n	8001dd6 <LCD_SetCursor+0x6e>
	{
		LCD_WR_REG(lcddev.setxcmd);
 8001d90:	4b8c      	ldr	r3, [pc, #560]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001d92:	895b      	ldrh	r3, [r3, #10]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff ff81 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 8001d9a:	88fb      	ldrh	r3, [r7, #6]
 8001d9c:	0a1b      	lsrs	r3, r3, #8
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff ff8b 	bl	8001cbc <LCD_WR_DATA>
 8001da6:	88fb      	ldrh	r3, [r7, #6]
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff ff85 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8001db2:	4b84      	ldr	r3, [pc, #528]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001db4:	899b      	ldrh	r3, [r3, #12]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff ff70 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(Ypos>>8);LCD_WR_DATA(Ypos&0XFF);
 8001dbc:	88bb      	ldrh	r3, [r7, #4]
 8001dbe:	0a1b      	lsrs	r3, r3, #8
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff ff7a 	bl	8001cbc <LCD_WR_DATA>
 8001dc8:	88bb      	ldrh	r3, [r7, #4]
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff ff74 	bl	8001cbc <LCD_WR_DATA>
	{
		if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//x,y
		LCD_WriteReg(lcddev.setxcmd, Xpos);
		LCD_WriteReg(lcddev.setycmd, Ypos);
	}
}
 8001dd4:	e0f1      	b.n	8001fba <LCD_SetCursor+0x252>
	}else if(lcddev.id==0X6804)
 8001dd6:	4b7b      	ldr	r3, [pc, #492]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001dd8:	889b      	ldrh	r3, [r3, #4]
 8001dda:	f646 0204 	movw	r2, #26628	; 0x6804
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d12d      	bne.n	8001e3e <LCD_SetCursor+0xd6>
		if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//
 8001de2:	4b78      	ldr	r3, [pc, #480]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001de4:	799b      	ldrb	r3, [r3, #6]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d106      	bne.n	8001df8 <LCD_SetCursor+0x90>
 8001dea:	4b76      	ldr	r3, [pc, #472]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001dec:	881a      	ldrh	r2, [r3, #0]
 8001dee:	88fb      	ldrh	r3, [r7, #6]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	3b01      	subs	r3, #1
 8001df6:	80fb      	strh	r3, [r7, #6]
		LCD_WR_REG(lcddev.setxcmd);
 8001df8:	4b72      	ldr	r3, [pc, #456]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001dfa:	895b      	ldrh	r3, [r3, #10]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff ff4d 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	0a1b      	lsrs	r3, r3, #8
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff ff57 	bl	8001cbc <LCD_WR_DATA>
 8001e0e:	88fb      	ldrh	r3, [r7, #6]
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff ff51 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8001e1a:	4b6a      	ldr	r3, [pc, #424]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001e1c:	899b      	ldrh	r3, [r3, #12]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff ff3c 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(Ypos>>8);LCD_WR_DATA(Ypos&0XFF);
 8001e24:	88bb      	ldrh	r3, [r7, #4]
 8001e26:	0a1b      	lsrs	r3, r3, #8
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff ff46 	bl	8001cbc <LCD_WR_DATA>
 8001e30:	88bb      	ldrh	r3, [r7, #4]
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff ff40 	bl	8001cbc <LCD_WR_DATA>
}
 8001e3c:	e0bd      	b.n	8001fba <LCD_SetCursor+0x252>
	}else if(lcddev.id==0X1963)
 8001e3e:	4b61      	ldr	r3, [pc, #388]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001e40:	889b      	ldrh	r3, [r3, #4]
 8001e42:	f641 1263 	movw	r2, #6499	; 0x1963
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d167      	bne.n	8001f1a <LCD_SetCursor+0x1b2>
		if(lcddev.dir==0)//x
 8001e4a:	4b5e      	ldr	r3, [pc, #376]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001e4c:	799b      	ldrb	r3, [r3, #6]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d11e      	bne.n	8001e90 <LCD_SetCursor+0x128>
			Xpos=lcddev.width-1-Xpos;
 8001e52:	4b5c      	ldr	r3, [pc, #368]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001e54:	881a      	ldrh	r2, [r3, #0]
 8001e56:	88fb      	ldrh	r3, [r7, #6]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	80fb      	strh	r3, [r7, #6]
			LCD_WR_REG(lcddev.setxcmd);
 8001e60:	4b58      	ldr	r3, [pc, #352]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001e62:	895b      	ldrh	r3, [r3, #10]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff ff19 	bl	8001c9c <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0);
 8001e6a:	2000      	movs	r0, #0
 8001e6c:	f7ff ff26 	bl	8001cbc <LCD_WR_DATA>
 8001e70:	2000      	movs	r0, #0
 8001e72:	f7ff ff23 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 8001e76:	88fb      	ldrh	r3, [r7, #6]
 8001e78:	0a1b      	lsrs	r3, r3, #8
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff ff1d 	bl	8001cbc <LCD_WR_DATA>
 8001e82:	88fb      	ldrh	r3, [r7, #6]
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff ff17 	bl	8001cbc <LCD_WR_DATA>
 8001e8e:	e021      	b.n	8001ed4 <LCD_SetCursor+0x16c>
			LCD_WR_REG(lcddev.setxcmd);
 8001e90:	4b4c      	ldr	r3, [pc, #304]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001e92:	895b      	ldrh	r3, [r3, #10]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff ff01 	bl	8001c9c <LCD_WR_REG>
			LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 8001e9a:	88fb      	ldrh	r3, [r7, #6]
 8001e9c:	0a1b      	lsrs	r3, r3, #8
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff ff0b 	bl	8001cbc <LCD_WR_DATA>
 8001ea6:	88fb      	ldrh	r3, [r7, #6]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	b29b      	uxth	r3, r3
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff ff05 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.width-1)>>8);LCD_WR_DATA((lcddev.width-1)&0XFF);
 8001eb2:	4b44      	ldr	r3, [pc, #272]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001eb4:	881b      	ldrh	r3, [r3, #0]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	121b      	asrs	r3, r3, #8
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fefd 	bl	8001cbc <LCD_WR_DATA>
 8001ec2:	4b40      	ldr	r3, [pc, #256]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001ec4:	881b      	ldrh	r3, [r3, #0]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff fef4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8001ed4:	4b3b      	ldr	r3, [pc, #236]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001ed6:	899b      	ldrh	r3, [r3, #12]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff fedf 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(Ypos>>8);LCD_WR_DATA(Ypos&0XFF);
 8001ede:	88bb      	ldrh	r3, [r7, #4]
 8001ee0:	0a1b      	lsrs	r3, r3, #8
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff fee9 	bl	8001cbc <LCD_WR_DATA>
 8001eea:	88bb      	ldrh	r3, [r7, #4]
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7ff fee3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA((lcddev.height-1)>>8);LCD_WR_DATA((lcddev.height-1)&0XFF);
 8001ef6:	4b33      	ldr	r3, [pc, #204]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001ef8:	885b      	ldrh	r3, [r3, #2]
 8001efa:	3b01      	subs	r3, #1
 8001efc:	121b      	asrs	r3, r3, #8
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff fedb 	bl	8001cbc <LCD_WR_DATA>
 8001f06:	4b2f      	ldr	r3, [pc, #188]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001f08:	885b      	ldrh	r3, [r3, #2]
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff fed2 	bl	8001cbc <LCD_WR_DATA>
}
 8001f18:	e04f      	b.n	8001fba <LCD_SetCursor+0x252>
	}else if(lcddev.id==0X5510)
 8001f1a:	4b2a      	ldr	r3, [pc, #168]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001f1c:	889b      	ldrh	r3, [r3, #4]
 8001f1e:	f245 5210 	movw	r2, #21776	; 0x5510
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d130      	bne.n	8001f88 <LCD_SetCursor+0x220>
		LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(Xpos>>8);
 8001f26:	4b27      	ldr	r3, [pc, #156]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001f28:	895b      	ldrh	r3, [r3, #10]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff feb6 	bl	8001c9c <LCD_WR_REG>
 8001f30:	88fb      	ldrh	r3, [r7, #6]
 8001f32:	0a1b      	lsrs	r3, r3, #8
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff fec0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(Xpos&0XFF);
 8001f3c:	4b21      	ldr	r3, [pc, #132]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001f3e:	895b      	ldrh	r3, [r3, #10]
 8001f40:	3301      	adds	r3, #1
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff fea9 	bl	8001c9c <LCD_WR_REG>
 8001f4a:	88fb      	ldrh	r3, [r7, #6]
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff feb3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(Ypos>>8);
 8001f56:	4b1b      	ldr	r3, [pc, #108]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001f58:	899b      	ldrh	r3, [r3, #12]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff fe9e 	bl	8001c9c <LCD_WR_REG>
 8001f60:	88bb      	ldrh	r3, [r7, #4]
 8001f62:	0a1b      	lsrs	r3, r3, #8
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff fea8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(Ypos&0XFF);
 8001f6c:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001f6e:	899b      	ldrh	r3, [r3, #12]
 8001f70:	3301      	adds	r3, #1
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff fe91 	bl	8001c9c <LCD_WR_REG>
 8001f7a:	88bb      	ldrh	r3, [r7, #4]
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff fe9b 	bl	8001cbc <LCD_WR_DATA>
}
 8001f86:	e018      	b.n	8001fba <LCD_SetCursor+0x252>
		if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//x,y
 8001f88:	4b0e      	ldr	r3, [pc, #56]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001f8a:	799b      	ldrb	r3, [r3, #6]
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d106      	bne.n	8001f9e <LCD_SetCursor+0x236>
 8001f90:	4b0c      	ldr	r3, [pc, #48]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001f92:	881a      	ldrh	r2, [r3, #0]
 8001f94:	88fb      	ldrh	r3, [r7, #6]
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	80fb      	strh	r3, [r7, #6]
		LCD_WriteReg(lcddev.setxcmd, Xpos);
 8001f9e:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001fa0:	895b      	ldrh	r3, [r3, #10]
 8001fa2:	88fa      	ldrh	r2, [r7, #6]
 8001fa4:	4611      	mov	r1, r2
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff fea6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(lcddev.setycmd, Ypos);
 8001fac:	4b05      	ldr	r3, [pc, #20]	; (8001fc4 <LCD_SetCursor+0x25c>)
 8001fae:	899b      	ldrh	r3, [r3, #12]
 8001fb0:	88ba      	ldrh	r2, [r7, #4]
 8001fb2:	4611      	mov	r1, r2
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7ff fe9f 	bl	8001cf8 <LCD_WriteReg>
}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	2000035c 	.word	0x2000035c

08001fc8 <LCD_Scan_Dir>:
//:(9341/6804),
//,L2R_U2D,,.
//dir:0~7,8(lcd.h)
//9320/9325/9328/4531/4535/1505/b505/5408/9341/5310/5510/1963IC
void LCD_Scan_Dir(uint8_t dir)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	71fb      	strb	r3, [r7, #7]
	uint16_t regval=0;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	81fb      	strh	r3, [r7, #14]
	uint16_t dirreg=0;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	81bb      	strh	r3, [r7, #12]
	uint16_t temp;
	if((lcddev.dir==1&&lcddev.id!=0X6804&&lcddev.id!=0X1963)||(lcddev.dir==0&&lcddev.id==0X1963))//680419631963
 8001fda:	4b78      	ldr	r3, [pc, #480]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8001fdc:	799b      	ldrb	r3, [r3, #6]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d10b      	bne.n	8001ffa <LCD_Scan_Dir+0x32>
 8001fe2:	4b76      	ldr	r3, [pc, #472]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8001fe4:	889b      	ldrh	r3, [r3, #4]
 8001fe6:	f646 0204 	movw	r2, #26628	; 0x6804
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d005      	beq.n	8001ffa <LCD_Scan_Dir+0x32>
 8001fee:	4b73      	ldr	r3, [pc, #460]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8001ff0:	889b      	ldrh	r3, [r3, #4]
 8001ff2:	f641 1263 	movw	r2, #6499	; 0x1963
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d109      	bne.n	800200e <LCD_Scan_Dir+0x46>
 8001ffa:	4b70      	ldr	r3, [pc, #448]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8001ffc:	799b      	ldrb	r3, [r3, #6]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d134      	bne.n	800206c <LCD_Scan_Dir+0xa4>
 8002002:	4b6e      	ldr	r3, [pc, #440]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8002004:	889b      	ldrh	r3, [r3, #4]
 8002006:	f641 1263 	movw	r2, #6499	; 0x1963
 800200a:	4293      	cmp	r3, r2
 800200c:	d12e      	bne.n	800206c <LCD_Scan_Dir+0xa4>
	{
		switch(dir)//
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	2b07      	cmp	r3, #7
 8002012:	d82c      	bhi.n	800206e <LCD_Scan_Dir+0xa6>
 8002014:	a201      	add	r2, pc, #4	; (adr r2, 800201c <LCD_Scan_Dir+0x54>)
 8002016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201a:	bf00      	nop
 800201c:	0800203d 	.word	0x0800203d
 8002020:	08002043 	.word	0x08002043
 8002024:	08002049 	.word	0x08002049
 8002028:	0800204f 	.word	0x0800204f
 800202c:	08002055 	.word	0x08002055
 8002030:	0800205b 	.word	0x0800205b
 8002034:	08002061 	.word	0x08002061
 8002038:	08002067 	.word	0x08002067
		{
			case 0:dir=6;break;
 800203c:	2306      	movs	r3, #6
 800203e:	71fb      	strb	r3, [r7, #7]
 8002040:	e015      	b.n	800206e <LCD_Scan_Dir+0xa6>
			case 1:dir=7;break;
 8002042:	2307      	movs	r3, #7
 8002044:	71fb      	strb	r3, [r7, #7]
 8002046:	e012      	b.n	800206e <LCD_Scan_Dir+0xa6>
			case 2:dir=4;break;
 8002048:	2304      	movs	r3, #4
 800204a:	71fb      	strb	r3, [r7, #7]
 800204c:	e00f      	b.n	800206e <LCD_Scan_Dir+0xa6>
			case 3:dir=5;break;
 800204e:	2305      	movs	r3, #5
 8002050:	71fb      	strb	r3, [r7, #7]
 8002052:	e00c      	b.n	800206e <LCD_Scan_Dir+0xa6>
			case 4:dir=1;break;
 8002054:	2301      	movs	r3, #1
 8002056:	71fb      	strb	r3, [r7, #7]
 8002058:	e009      	b.n	800206e <LCD_Scan_Dir+0xa6>
			case 5:dir=0;break;
 800205a:	2300      	movs	r3, #0
 800205c:	71fb      	strb	r3, [r7, #7]
 800205e:	e006      	b.n	800206e <LCD_Scan_Dir+0xa6>
			case 6:dir=3;break;
 8002060:	2303      	movs	r3, #3
 8002062:	71fb      	strb	r3, [r7, #7]
 8002064:	e003      	b.n	800206e <LCD_Scan_Dir+0xa6>
			case 7:dir=2;break;
 8002066:	2302      	movs	r3, #2
 8002068:	71fb      	strb	r3, [r7, #7]
 800206a:	e000      	b.n	800206e <LCD_Scan_Dir+0xa6>
		}
	}
 800206c:	bf00      	nop
	if(lcddev.id==0x9341||lcddev.id==0X6804||lcddev.id==0X5310||lcddev.id==0X5510||lcddev.id==0X1963)//9341/6804/5310/5510/1963,
 800206e:	4b53      	ldr	r3, [pc, #332]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8002070:	889b      	ldrh	r3, [r3, #4]
 8002072:	f249 3241 	movw	r2, #37697	; 0x9341
 8002076:	4293      	cmp	r3, r2
 8002078:	d018      	beq.n	80020ac <LCD_Scan_Dir+0xe4>
 800207a:	4b50      	ldr	r3, [pc, #320]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 800207c:	889b      	ldrh	r3, [r3, #4]
 800207e:	f646 0204 	movw	r2, #26628	; 0x6804
 8002082:	4293      	cmp	r3, r2
 8002084:	d012      	beq.n	80020ac <LCD_Scan_Dir+0xe4>
 8002086:	4b4d      	ldr	r3, [pc, #308]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8002088:	889b      	ldrh	r3, [r3, #4]
 800208a:	f245 3210 	movw	r2, #21264	; 0x5310
 800208e:	4293      	cmp	r3, r2
 8002090:	d00c      	beq.n	80020ac <LCD_Scan_Dir+0xe4>
 8002092:	4b4a      	ldr	r3, [pc, #296]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8002094:	889b      	ldrh	r3, [r3, #4]
 8002096:	f245 5210 	movw	r2, #21776	; 0x5510
 800209a:	4293      	cmp	r3, r2
 800209c:	d006      	beq.n	80020ac <LCD_Scan_Dir+0xe4>
 800209e:	4b47      	ldr	r3, [pc, #284]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 80020a0:	889b      	ldrh	r3, [r3, #4]
 80020a2:	f641 1263 	movw	r2, #6499	; 0x1963
 80020a6:	4293      	cmp	r3, r2
 80020a8:	f040 813c 	bne.w	8002324 <LCD_Scan_Dir+0x35c>
	{
		switch(dir)
 80020ac:	79fb      	ldrb	r3, [r7, #7]
 80020ae:	2b07      	cmp	r3, #7
 80020b0:	d835      	bhi.n	800211e <LCD_Scan_Dir+0x156>
 80020b2:	a201      	add	r2, pc, #4	; (adr r2, 80020b8 <LCD_Scan_Dir+0xf0>)
 80020b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b8:	0800211f 	.word	0x0800211f
 80020bc:	080020d9 	.word	0x080020d9
 80020c0:	080020e3 	.word	0x080020e3
 80020c4:	080020ed 	.word	0x080020ed
 80020c8:	080020f7 	.word	0x080020f7
 80020cc:	08002101 	.word	0x08002101
 80020d0:	0800210b 	.word	0x0800210b
 80020d4:	08002115 	.word	0x08002115
		{
			case L2R_U2D://,
				regval|=(0<<7)|(0<<6)|(0<<5);
				break;
			case L2R_D2U://,
				regval|=(1<<7)|(0<<6)|(0<<5);
 80020d8:	89fb      	ldrh	r3, [r7, #14]
 80020da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020de:	81fb      	strh	r3, [r7, #14]
				break;
 80020e0:	e01d      	b.n	800211e <LCD_Scan_Dir+0x156>
			case R2L_U2D://,
				regval|=(0<<7)|(1<<6)|(0<<5);
 80020e2:	89fb      	ldrh	r3, [r7, #14]
 80020e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020e8:	81fb      	strh	r3, [r7, #14]
				break;
 80020ea:	e018      	b.n	800211e <LCD_Scan_Dir+0x156>
			case R2L_D2U://,
				regval|=(1<<7)|(1<<6)|(0<<5);
 80020ec:	89fb      	ldrh	r3, [r7, #14]
 80020ee:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80020f2:	81fb      	strh	r3, [r7, #14]
				break;
 80020f4:	e013      	b.n	800211e <LCD_Scan_Dir+0x156>
			case U2D_L2R://,
				regval|=(0<<7)|(0<<6)|(1<<5);
 80020f6:	89fb      	ldrh	r3, [r7, #14]
 80020f8:	f043 0320 	orr.w	r3, r3, #32
 80020fc:	81fb      	strh	r3, [r7, #14]
				break;
 80020fe:	e00e      	b.n	800211e <LCD_Scan_Dir+0x156>
			case U2D_R2L://,
				regval|=(0<<7)|(1<<6)|(1<<5);
 8002100:	89fb      	ldrh	r3, [r7, #14]
 8002102:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002106:	81fb      	strh	r3, [r7, #14]
				break;
 8002108:	e009      	b.n	800211e <LCD_Scan_Dir+0x156>
			case D2U_L2R://,
				regval|=(1<<7)|(0<<6)|(1<<5);
 800210a:	89fb      	ldrh	r3, [r7, #14]
 800210c:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002110:	81fb      	strh	r3, [r7, #14]
				break;
 8002112:	e004      	b.n	800211e <LCD_Scan_Dir+0x156>
			case D2U_R2L://,
				regval|=(1<<7)|(1<<6)|(1<<5);
 8002114:	89fb      	ldrh	r3, [r7, #14]
 8002116:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800211a:	81fb      	strh	r3, [r7, #14]
				break;
 800211c:	bf00      	nop
		}
		if(lcddev.id==0X5510)dirreg=0X3600;
 800211e:	4b27      	ldr	r3, [pc, #156]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8002120:	889b      	ldrh	r3, [r3, #4]
 8002122:	f245 5210 	movw	r2, #21776	; 0x5510
 8002126:	4293      	cmp	r3, r2
 8002128:	d103      	bne.n	8002132 <LCD_Scan_Dir+0x16a>
 800212a:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 800212e:	81bb      	strh	r3, [r7, #12]
 8002130:	e001      	b.n	8002136 <LCD_Scan_Dir+0x16e>
		else dirreg=0X36;
 8002132:	2336      	movs	r3, #54	; 0x36
 8002134:	81bb      	strh	r3, [r7, #12]
 		if((lcddev.id!=0X5310)&&(lcddev.id!=0X5510)&&(lcddev.id!=0X1963))regval|=0X08;//5310/5510/1963BGR
 8002136:	4b21      	ldr	r3, [pc, #132]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8002138:	889b      	ldrh	r3, [r3, #4]
 800213a:	f245 3210 	movw	r2, #21264	; 0x5310
 800213e:	4293      	cmp	r3, r2
 8002140:	d00f      	beq.n	8002162 <LCD_Scan_Dir+0x19a>
 8002142:	4b1e      	ldr	r3, [pc, #120]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8002144:	889b      	ldrh	r3, [r3, #4]
 8002146:	f245 5210 	movw	r2, #21776	; 0x5510
 800214a:	4293      	cmp	r3, r2
 800214c:	d009      	beq.n	8002162 <LCD_Scan_Dir+0x19a>
 800214e:	4b1b      	ldr	r3, [pc, #108]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8002150:	889b      	ldrh	r3, [r3, #4]
 8002152:	f641 1263 	movw	r2, #6499	; 0x1963
 8002156:	4293      	cmp	r3, r2
 8002158:	d003      	beq.n	8002162 <LCD_Scan_Dir+0x19a>
 800215a:	89fb      	ldrh	r3, [r7, #14]
 800215c:	f043 0308 	orr.w	r3, r3, #8
 8002160:	81fb      	strh	r3, [r7, #14]
		if(lcddev.id==0X6804)regval|=0x02;//6804BIT69341
 8002162:	4b16      	ldr	r3, [pc, #88]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8002164:	889b      	ldrh	r3, [r3, #4]
 8002166:	f646 0204 	movw	r2, #26628	; 0x6804
 800216a:	4293      	cmp	r3, r2
 800216c:	d103      	bne.n	8002176 <LCD_Scan_Dir+0x1ae>
 800216e:	89fb      	ldrh	r3, [r7, #14]
 8002170:	f043 0302 	orr.w	r3, r3, #2
 8002174:	81fb      	strh	r3, [r7, #14]
		LCD_WriteReg(dirreg,regval);
 8002176:	89fa      	ldrh	r2, [r7, #14]
 8002178:	89bb      	ldrh	r3, [r7, #12]
 800217a:	4611      	mov	r1, r2
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff fdbb 	bl	8001cf8 <LCD_WriteReg>
		if(lcddev.id!=0X1963)//1963
 8002182:	4b0e      	ldr	r3, [pc, #56]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 8002184:	889b      	ldrh	r3, [r3, #4]
 8002186:	f641 1263 	movw	r2, #6499	; 0x1963
 800218a:	4293      	cmp	r3, r2
 800218c:	d028      	beq.n	80021e0 <LCD_Scan_Dir+0x218>
		{
			if(regval&0X20)
 800218e:	89fb      	ldrh	r3, [r7, #14]
 8002190:	f003 0320 	and.w	r3, r3, #32
 8002194:	2b00      	cmp	r3, #0
 8002196:	d013      	beq.n	80021c0 <LCD_Scan_Dir+0x1f8>
			{
				if(lcddev.width<lcddev.height)//X,Y
 8002198:	4b08      	ldr	r3, [pc, #32]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 800219a:	881a      	ldrh	r2, [r3, #0]
 800219c:	4b07      	ldr	r3, [pc, #28]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 800219e:	885b      	ldrh	r3, [r3, #2]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d21d      	bcs.n	80021e0 <LCD_Scan_Dir+0x218>
				{
					temp=lcddev.width;
 80021a4:	4b05      	ldr	r3, [pc, #20]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 80021a6:	881b      	ldrh	r3, [r3, #0]
 80021a8:	817b      	strh	r3, [r7, #10]
					lcddev.width=lcddev.height;
 80021aa:	4b04      	ldr	r3, [pc, #16]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 80021ac:	885a      	ldrh	r2, [r3, #2]
 80021ae:	4b03      	ldr	r3, [pc, #12]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 80021b0:	801a      	strh	r2, [r3, #0]
					lcddev.height=temp;
 80021b2:	4a02      	ldr	r2, [pc, #8]	; (80021bc <LCD_Scan_Dir+0x1f4>)
 80021b4:	897b      	ldrh	r3, [r7, #10]
 80021b6:	8053      	strh	r3, [r2, #2]
 80021b8:	e012      	b.n	80021e0 <LCD_Scan_Dir+0x218>
 80021ba:	bf00      	nop
 80021bc:	2000035c 	.word	0x2000035c
				}
			}else
			{
				if(lcddev.width>lcddev.height)//X,Y
 80021c0:	4b7d      	ldr	r3, [pc, #500]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80021c2:	881a      	ldrh	r2, [r3, #0]
 80021c4:	4b7c      	ldr	r3, [pc, #496]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80021c6:	885b      	ldrh	r3, [r3, #2]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d909      	bls.n	80021e0 <LCD_Scan_Dir+0x218>
				{
					temp=lcddev.width;
 80021cc:	4b7a      	ldr	r3, [pc, #488]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80021ce:	881b      	ldrh	r3, [r3, #0]
 80021d0:	817b      	strh	r3, [r7, #10]
					lcddev.width=lcddev.height;
 80021d2:	4b79      	ldr	r3, [pc, #484]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80021d4:	885a      	ldrh	r2, [r3, #2]
 80021d6:	4b78      	ldr	r3, [pc, #480]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80021d8:	801a      	strh	r2, [r3, #0]
					lcddev.height=temp;
 80021da:	4a77      	ldr	r2, [pc, #476]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80021dc:	897b      	ldrh	r3, [r7, #10]
 80021de:	8053      	strh	r3, [r2, #2]
				}
			}
		}
		if(lcddev.id==0X5510)
 80021e0:	4b75      	ldr	r3, [pc, #468]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80021e2:	889b      	ldrh	r3, [r3, #4]
 80021e4:	f245 5210 	movw	r2, #21776	; 0x5510
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d162      	bne.n	80022b2 <LCD_Scan_Dir+0x2ea>
		{
			LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(0);
 80021ec:	4b72      	ldr	r3, [pc, #456]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80021ee:	895b      	ldrh	r3, [r3, #10]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff fd53 	bl	8001c9c <LCD_WR_REG>
 80021f6:	2000      	movs	r0, #0
 80021f8:	f7ff fd60 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(0);
 80021fc:	4b6e      	ldr	r3, [pc, #440]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80021fe:	895b      	ldrh	r3, [r3, #10]
 8002200:	3301      	adds	r3, #1
 8002202:	b29b      	uxth	r3, r3
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff fd49 	bl	8001c9c <LCD_WR_REG>
 800220a:	2000      	movs	r0, #0
 800220c:	f7ff fd56 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+2);LCD_WR_DATA((lcddev.width-1)>>8);
 8002210:	4b69      	ldr	r3, [pc, #420]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 8002212:	895b      	ldrh	r3, [r3, #10]
 8002214:	3302      	adds	r3, #2
 8002216:	b29b      	uxth	r3, r3
 8002218:	4618      	mov	r0, r3
 800221a:	f7ff fd3f 	bl	8001c9c <LCD_WR_REG>
 800221e:	4b66      	ldr	r3, [pc, #408]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 8002220:	881b      	ldrh	r3, [r3, #0]
 8002222:	3b01      	subs	r3, #1
 8002224:	121b      	asrs	r3, r3, #8
 8002226:	b29b      	uxth	r3, r3
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff fd47 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+3);LCD_WR_DATA((lcddev.width-1)&0XFF);
 800222e:	4b62      	ldr	r3, [pc, #392]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 8002230:	895b      	ldrh	r3, [r3, #10]
 8002232:	3303      	adds	r3, #3
 8002234:	b29b      	uxth	r3, r3
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff fd30 	bl	8001c9c <LCD_WR_REG>
 800223c:	4b5e      	ldr	r3, [pc, #376]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 800223e:	881b      	ldrh	r3, [r3, #0]
 8002240:	3b01      	subs	r3, #1
 8002242:	b29b      	uxth	r3, r3
 8002244:	b2db      	uxtb	r3, r3
 8002246:	b29b      	uxth	r3, r3
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff fd37 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(0);
 800224e:	4b5a      	ldr	r3, [pc, #360]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 8002250:	899b      	ldrh	r3, [r3, #12]
 8002252:	4618      	mov	r0, r3
 8002254:	f7ff fd22 	bl	8001c9c <LCD_WR_REG>
 8002258:	2000      	movs	r0, #0
 800225a:	f7ff fd2f 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(0);
 800225e:	4b56      	ldr	r3, [pc, #344]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 8002260:	899b      	ldrh	r3, [r3, #12]
 8002262:	3301      	adds	r3, #1
 8002264:	b29b      	uxth	r3, r3
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff fd18 	bl	8001c9c <LCD_WR_REG>
 800226c:	2000      	movs	r0, #0
 800226e:	f7ff fd25 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+2);LCD_WR_DATA((lcddev.height-1)>>8);
 8002272:	4b51      	ldr	r3, [pc, #324]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 8002274:	899b      	ldrh	r3, [r3, #12]
 8002276:	3302      	adds	r3, #2
 8002278:	b29b      	uxth	r3, r3
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fd0e 	bl	8001c9c <LCD_WR_REG>
 8002280:	4b4d      	ldr	r3, [pc, #308]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 8002282:	885b      	ldrh	r3, [r3, #2]
 8002284:	3b01      	subs	r3, #1
 8002286:	121b      	asrs	r3, r3, #8
 8002288:	b29b      	uxth	r3, r3
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff fd16 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+3);LCD_WR_DATA((lcddev.height-1)&0XFF);
 8002290:	4b49      	ldr	r3, [pc, #292]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 8002292:	899b      	ldrh	r3, [r3, #12]
 8002294:	3303      	adds	r3, #3
 8002296:	b29b      	uxth	r3, r3
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff fcff 	bl	8001c9c <LCD_WR_REG>
 800229e:	4b46      	ldr	r3, [pc, #280]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80022a0:	885b      	ldrh	r3, [r3, #2]
 80022a2:	3b01      	subs	r3, #1
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff fd06 	bl	8001cbc <LCD_WR_DATA>
		if(lcddev.id==0X5510)
 80022b0:	e07e      	b.n	80023b0 <LCD_Scan_Dir+0x3e8>
		}else
		{
			LCD_WR_REG(lcddev.setxcmd);
 80022b2:	4b41      	ldr	r3, [pc, #260]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80022b4:	895b      	ldrh	r3, [r3, #10]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff fcf0 	bl	8001c9c <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0);
 80022bc:	2000      	movs	r0, #0
 80022be:	f7ff fcfd 	bl	8001cbc <LCD_WR_DATA>
 80022c2:	2000      	movs	r0, #0
 80022c4:	f7ff fcfa 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.width-1)>>8);LCD_WR_DATA((lcddev.width-1)&0XFF);
 80022c8:	4b3b      	ldr	r3, [pc, #236]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80022ca:	881b      	ldrh	r3, [r3, #0]
 80022cc:	3b01      	subs	r3, #1
 80022ce:	121b      	asrs	r3, r3, #8
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff fcf2 	bl	8001cbc <LCD_WR_DATA>
 80022d8:	4b37      	ldr	r3, [pc, #220]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	3b01      	subs	r3, #1
 80022de:	b29b      	uxth	r3, r3
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff fce9 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd);
 80022ea:	4b33      	ldr	r3, [pc, #204]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 80022ec:	899b      	ldrh	r3, [r3, #12]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff fcd4 	bl	8001c9c <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0);
 80022f4:	2000      	movs	r0, #0
 80022f6:	f7ff fce1 	bl	8001cbc <LCD_WR_DATA>
 80022fa:	2000      	movs	r0, #0
 80022fc:	f7ff fcde 	bl	8001cbc <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.height-1)>>8);LCD_WR_DATA((lcddev.height-1)&0XFF);
 8002300:	4b2d      	ldr	r3, [pc, #180]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 8002302:	885b      	ldrh	r3, [r3, #2]
 8002304:	3b01      	subs	r3, #1
 8002306:	121b      	asrs	r3, r3, #8
 8002308:	b29b      	uxth	r3, r3
 800230a:	4618      	mov	r0, r3
 800230c:	f7ff fcd6 	bl	8001cbc <LCD_WR_DATA>
 8002310:	4b29      	ldr	r3, [pc, #164]	; (80023b8 <LCD_Scan_Dir+0x3f0>)
 8002312:	885b      	ldrh	r3, [r3, #2]
 8002314:	3b01      	subs	r3, #1
 8002316:	b29b      	uxth	r3, r3
 8002318:	b2db      	uxtb	r3, r3
 800231a:	b29b      	uxth	r3, r3
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff fccd 	bl	8001cbc <LCD_WR_DATA>
		if(lcddev.id==0X5510)
 8002322:	e045      	b.n	80023b0 <LCD_Scan_Dir+0x3e8>
		}
  	}else
	{
		switch(dir)
 8002324:	79fb      	ldrb	r3, [r7, #7]
 8002326:	2b07      	cmp	r3, #7
 8002328:	d835      	bhi.n	8002396 <LCD_Scan_Dir+0x3ce>
 800232a:	a201      	add	r2, pc, #4	; (adr r2, 8002330 <LCD_Scan_Dir+0x368>)
 800232c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002330:	08002351 	.word	0x08002351
 8002334:	0800235b 	.word	0x0800235b
 8002338:	08002365 	.word	0x08002365
 800233c:	08002397 	.word	0x08002397
 8002340:	0800236f 	.word	0x0800236f
 8002344:	08002379 	.word	0x08002379
 8002348:	08002383 	.word	0x08002383
 800234c:	0800238d 	.word	0x0800238d
		{
			case L2R_U2D://,
				regval|=(1<<5)|(1<<4)|(0<<3);
 8002350:	89fb      	ldrh	r3, [r7, #14]
 8002352:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002356:	81fb      	strh	r3, [r7, #14]
				break;
 8002358:	e01d      	b.n	8002396 <LCD_Scan_Dir+0x3ce>
			case L2R_D2U://,
				regval|=(0<<5)|(1<<4)|(0<<3);
 800235a:	89fb      	ldrh	r3, [r7, #14]
 800235c:	f043 0310 	orr.w	r3, r3, #16
 8002360:	81fb      	strh	r3, [r7, #14]
				break;
 8002362:	e018      	b.n	8002396 <LCD_Scan_Dir+0x3ce>
			case R2L_U2D://,
				regval|=(1<<5)|(0<<4)|(0<<3);
 8002364:	89fb      	ldrh	r3, [r7, #14]
 8002366:	f043 0320 	orr.w	r3, r3, #32
 800236a:	81fb      	strh	r3, [r7, #14]
				break;
 800236c:	e013      	b.n	8002396 <LCD_Scan_Dir+0x3ce>
			case R2L_D2U://,
				regval|=(0<<5)|(0<<4)|(0<<3);
				break;
			case U2D_L2R://,
				regval|=(1<<5)|(1<<4)|(1<<3);
 800236e:	89fb      	ldrh	r3, [r7, #14]
 8002370:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8002374:	81fb      	strh	r3, [r7, #14]
				break;
 8002376:	e00e      	b.n	8002396 <LCD_Scan_Dir+0x3ce>
			case U2D_R2L://,
				regval|=(1<<5)|(0<<4)|(1<<3);
 8002378:	89fb      	ldrh	r3, [r7, #14]
 800237a:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800237e:	81fb      	strh	r3, [r7, #14]
				break;
 8002380:	e009      	b.n	8002396 <LCD_Scan_Dir+0x3ce>
			case D2U_L2R://,
				regval|=(0<<5)|(1<<4)|(1<<3);
 8002382:	89fb      	ldrh	r3, [r7, #14]
 8002384:	f043 0318 	orr.w	r3, r3, #24
 8002388:	81fb      	strh	r3, [r7, #14]
				break;
 800238a:	e004      	b.n	8002396 <LCD_Scan_Dir+0x3ce>
			case D2U_R2L://,
				regval|=(0<<5)|(0<<4)|(1<<3);
 800238c:	89fb      	ldrh	r3, [r7, #14]
 800238e:	f043 0308 	orr.w	r3, r3, #8
 8002392:	81fb      	strh	r3, [r7, #14]
				break;
 8002394:	bf00      	nop
		}
		dirreg=0X03;
 8002396:	2303      	movs	r3, #3
 8002398:	81bb      	strh	r3, [r7, #12]
		regval|=1<<12;
 800239a:	89fb      	ldrh	r3, [r7, #14]
 800239c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023a0:	81fb      	strh	r3, [r7, #14]
		LCD_WriteReg(dirreg,regval);
 80023a2:	89fa      	ldrh	r2, [r7, #14]
 80023a4:	89bb      	ldrh	r3, [r7, #12]
 80023a6:	4611      	mov	r1, r2
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff fca5 	bl	8001cf8 <LCD_WriteReg>
	}
}
 80023ae:	bf00      	nop
 80023b0:	bf00      	nop
 80023b2:	3710      	adds	r7, #16
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	2000035c 	.word	0x2000035c

080023bc <LCD_Fast_DrawPoint>:
}
//
//x,y:
//color:
void LCD_Fast_DrawPoint(uint16_t x,uint16_t y,uint16_t color)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	80fb      	strh	r3, [r7, #6]
 80023c6:	460b      	mov	r3, r1
 80023c8:	80bb      	strh	r3, [r7, #4]
 80023ca:	4613      	mov	r3, r2
 80023cc:	807b      	strh	r3, [r7, #2]
	if(lcddev.id==0X9341||lcddev.id==0X5310)
 80023ce:	4b85      	ldr	r3, [pc, #532]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 80023d0:	889b      	ldrh	r3, [r3, #4]
 80023d2:	f249 3241 	movw	r2, #37697	; 0x9341
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d005      	beq.n	80023e6 <LCD_Fast_DrawPoint+0x2a>
 80023da:	4b82      	ldr	r3, [pc, #520]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 80023dc:	889b      	ldrh	r3, [r3, #4]
 80023de:	f245 3210 	movw	r2, #21264	; 0x5310
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d122      	bne.n	800242c <LCD_Fast_DrawPoint+0x70>
	{
		LCD_WR_REG(lcddev.setxcmd);
 80023e6:	4b7f      	ldr	r3, [pc, #508]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 80023e8:	895b      	ldrh	r3, [r3, #10]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fc56 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 80023f0:	88fb      	ldrh	r3, [r7, #6]
 80023f2:	0a1b      	lsrs	r3, r3, #8
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fc60 	bl	8001cbc <LCD_WR_DATA>
 80023fc:	88fb      	ldrh	r3, [r7, #6]
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	b29b      	uxth	r3, r3
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff fc5a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8002408:	4b76      	ldr	r3, [pc, #472]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 800240a:	899b      	ldrh	r3, [r3, #12]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff fc45 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 8002412:	88bb      	ldrh	r3, [r7, #4]
 8002414:	0a1b      	lsrs	r3, r3, #8
 8002416:	b29b      	uxth	r3, r3
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff fc4f 	bl	8001cbc <LCD_WR_DATA>
 800241e:	88bb      	ldrh	r3, [r7, #4]
 8002420:	b2db      	uxtb	r3, r3
 8002422:	b29b      	uxth	r3, r3
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff fc49 	bl	8001cbc <LCD_WR_DATA>
 800242a:	e0cf      	b.n	80025cc <LCD_Fast_DrawPoint+0x210>
	}else if(lcddev.id==0X5510)
 800242c:	4b6d      	ldr	r3, [pc, #436]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 800242e:	889b      	ldrh	r3, [r3, #4]
 8002430:	f245 5210 	movw	r2, #21776	; 0x5510
 8002434:	4293      	cmp	r3, r2
 8002436:	d130      	bne.n	800249a <LCD_Fast_DrawPoint+0xde>
	{
		LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(x>>8);
 8002438:	4b6a      	ldr	r3, [pc, #424]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 800243a:	895b      	ldrh	r3, [r3, #10]
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff fc2d 	bl	8001c9c <LCD_WR_REG>
 8002442:	88fb      	ldrh	r3, [r7, #6]
 8002444:	0a1b      	lsrs	r3, r3, #8
 8002446:	b29b      	uxth	r3, r3
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff fc37 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(x&0XFF);
 800244e:	4b65      	ldr	r3, [pc, #404]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 8002450:	895b      	ldrh	r3, [r3, #10]
 8002452:	3301      	adds	r3, #1
 8002454:	b29b      	uxth	r3, r3
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fc20 	bl	8001c9c <LCD_WR_REG>
 800245c:	88fb      	ldrh	r3, [r7, #6]
 800245e:	b2db      	uxtb	r3, r3
 8002460:	b29b      	uxth	r3, r3
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff fc2a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(y>>8);
 8002468:	4b5e      	ldr	r3, [pc, #376]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 800246a:	899b      	ldrh	r3, [r3, #12]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff fc15 	bl	8001c9c <LCD_WR_REG>
 8002472:	88bb      	ldrh	r3, [r7, #4]
 8002474:	0a1b      	lsrs	r3, r3, #8
 8002476:	b29b      	uxth	r3, r3
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff fc1f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(y&0XFF);
 800247e:	4b59      	ldr	r3, [pc, #356]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 8002480:	899b      	ldrh	r3, [r3, #12]
 8002482:	3301      	adds	r3, #1
 8002484:	b29b      	uxth	r3, r3
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff fc08 	bl	8001c9c <LCD_WR_REG>
 800248c:	88bb      	ldrh	r3, [r7, #4]
 800248e:	b2db      	uxtb	r3, r3
 8002490:	b29b      	uxth	r3, r3
 8002492:	4618      	mov	r0, r3
 8002494:	f7ff fc12 	bl	8001cbc <LCD_WR_DATA>
 8002498:	e098      	b.n	80025cc <LCD_Fast_DrawPoint+0x210>
	}else if(lcddev.id==0X1963)
 800249a:	4b52      	ldr	r3, [pc, #328]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 800249c:	889b      	ldrh	r3, [r3, #4]
 800249e:	f641 1263 	movw	r2, #6499	; 0x1963
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d145      	bne.n	8002532 <LCD_Fast_DrawPoint+0x176>
	{
		if(lcddev.dir==0)x=lcddev.width-1-x;
 80024a6:	4b4f      	ldr	r3, [pc, #316]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 80024a8:	799b      	ldrb	r3, [r3, #6]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d106      	bne.n	80024bc <LCD_Fast_DrawPoint+0x100>
 80024ae:	4b4d      	ldr	r3, [pc, #308]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 80024b0:	881a      	ldrh	r2, [r3, #0]
 80024b2:	88fb      	ldrh	r3, [r7, #6]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	3b01      	subs	r3, #1
 80024ba:	80fb      	strh	r3, [r7, #6]
		LCD_WR_REG(lcddev.setxcmd);
 80024bc:	4b49      	ldr	r3, [pc, #292]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 80024be:	895b      	ldrh	r3, [r3, #10]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff fbeb 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 80024c6:	88fb      	ldrh	r3, [r7, #6]
 80024c8:	0a1b      	lsrs	r3, r3, #8
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff fbf5 	bl	8001cbc <LCD_WR_DATA>
 80024d2:	88fb      	ldrh	r3, [r7, #6]
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff fbef 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 80024de:	88fb      	ldrh	r3, [r7, #6]
 80024e0:	0a1b      	lsrs	r3, r3, #8
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff fbe9 	bl	8001cbc <LCD_WR_DATA>
 80024ea:	88fb      	ldrh	r3, [r7, #6]
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff fbe3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 80024f6:	4b3b      	ldr	r3, [pc, #236]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 80024f8:	899b      	ldrh	r3, [r3, #12]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7ff fbce 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 8002500:	88bb      	ldrh	r3, [r7, #4]
 8002502:	0a1b      	lsrs	r3, r3, #8
 8002504:	b29b      	uxth	r3, r3
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff fbd8 	bl	8001cbc <LCD_WR_DATA>
 800250c:	88bb      	ldrh	r3, [r7, #4]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	b29b      	uxth	r3, r3
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff fbd2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 8002518:	88bb      	ldrh	r3, [r7, #4]
 800251a:	0a1b      	lsrs	r3, r3, #8
 800251c:	b29b      	uxth	r3, r3
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff fbcc 	bl	8001cbc <LCD_WR_DATA>
 8002524:	88bb      	ldrh	r3, [r7, #4]
 8002526:	b2db      	uxtb	r3, r3
 8002528:	b29b      	uxth	r3, r3
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff fbc6 	bl	8001cbc <LCD_WR_DATA>
 8002530:	e04c      	b.n	80025cc <LCD_Fast_DrawPoint+0x210>
	}else if(lcddev.id==0X6804)
 8002532:	4b2c      	ldr	r3, [pc, #176]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 8002534:	889b      	ldrh	r3, [r3, #4]
 8002536:	f646 0204 	movw	r2, #26628	; 0x6804
 800253a:	4293      	cmp	r3, r2
 800253c:	d12d      	bne.n	800259a <LCD_Fast_DrawPoint+0x1de>
	{
		if(lcddev.dir==1)x=lcddev.width-1-x;//
 800253e:	4b29      	ldr	r3, [pc, #164]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 8002540:	799b      	ldrb	r3, [r3, #6]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d106      	bne.n	8002554 <LCD_Fast_DrawPoint+0x198>
 8002546:	4b27      	ldr	r3, [pc, #156]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 8002548:	881a      	ldrh	r2, [r3, #0]
 800254a:	88fb      	ldrh	r3, [r7, #6]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	b29b      	uxth	r3, r3
 8002550:	3b01      	subs	r3, #1
 8002552:	80fb      	strh	r3, [r7, #6]
		LCD_WR_REG(lcddev.setxcmd);
 8002554:	4b23      	ldr	r3, [pc, #140]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 8002556:	895b      	ldrh	r3, [r3, #10]
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff fb9f 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 800255e:	88fb      	ldrh	r3, [r7, #6]
 8002560:	0a1b      	lsrs	r3, r3, #8
 8002562:	b29b      	uxth	r3, r3
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff fba9 	bl	8001cbc <LCD_WR_DATA>
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	b2db      	uxtb	r3, r3
 800256e:	b29b      	uxth	r3, r3
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fba3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8002576:	4b1b      	ldr	r3, [pc, #108]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 8002578:	899b      	ldrh	r3, [r3, #12]
 800257a:	4618      	mov	r0, r3
 800257c:	f7ff fb8e 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 8002580:	88bb      	ldrh	r3, [r7, #4]
 8002582:	0a1b      	lsrs	r3, r3, #8
 8002584:	b29b      	uxth	r3, r3
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff fb98 	bl	8001cbc <LCD_WR_DATA>
 800258c:	88bb      	ldrh	r3, [r7, #4]
 800258e:	b2db      	uxtb	r3, r3
 8002590:	b29b      	uxth	r3, r3
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff fb92 	bl	8001cbc <LCD_WR_DATA>
 8002598:	e018      	b.n	80025cc <LCD_Fast_DrawPoint+0x210>
	}else
	{
 		if(lcddev.dir==1)x=lcddev.width-1-x;//x,y
 800259a:	4b12      	ldr	r3, [pc, #72]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 800259c:	799b      	ldrb	r3, [r3, #6]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d106      	bne.n	80025b0 <LCD_Fast_DrawPoint+0x1f4>
 80025a2:	4b10      	ldr	r3, [pc, #64]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 80025a4:	881a      	ldrh	r2, [r3, #0]
 80025a6:	88fb      	ldrh	r3, [r7, #6]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	3b01      	subs	r3, #1
 80025ae:	80fb      	strh	r3, [r7, #6]
		LCD_WriteReg(lcddev.setxcmd,x);
 80025b0:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 80025b2:	895b      	ldrh	r3, [r3, #10]
 80025b4:	88fa      	ldrh	r2, [r7, #6]
 80025b6:	4611      	mov	r1, r2
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff fb9d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(lcddev.setycmd,y);
 80025be:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 80025c0:	899b      	ldrh	r3, [r3, #12]
 80025c2:	88ba      	ldrh	r2, [r7, #4]
 80025c4:	4611      	mov	r1, r2
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7ff fb96 	bl	8001cf8 <LCD_WriteReg>
	}
	LCD->LCD_REG=lcddev.wramcmd;
 80025cc:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <LCD_Fast_DrawPoint+0x22c>)
 80025ce:	4a05      	ldr	r2, [pc, #20]	; (80025e4 <LCD_Fast_DrawPoint+0x228>)
 80025d0:	8912      	ldrh	r2, [r2, #8]
 80025d2:	801a      	strh	r2, [r3, #0]
	LCD->LCD_RAM=color;
 80025d4:	4a04      	ldr	r2, [pc, #16]	; (80025e8 <LCD_Fast_DrawPoint+0x22c>)
 80025d6:	887b      	ldrh	r3, [r7, #2]
 80025d8:	8053      	strh	r3, [r2, #2]
}
 80025da:	bf00      	nop
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	2000035c 	.word	0x2000035c
 80025e8:	6c0007fe 	.word	0x6c0007fe
 80025ec:	00000000 	.word	0x00000000

080025f0 <LCD_SSD_BackLightSet>:
//SSD1963 
//pwm:,0~100..
void LCD_SSD_BackLightSet(uint8_t pwm)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	71fb      	strb	r3, [r7, #7]
	LCD_WR_REG(0xBE);	//PWM
 80025fa:	20be      	movs	r0, #190	; 0xbe
 80025fc:	f7ff fb4e 	bl	8001c9c <LCD_WR_REG>
	LCD_WR_DATA(0x05);	//1PWM
 8002600:	2005      	movs	r0, #5
 8002602:	f7ff fb5b 	bl	8001cbc <LCD_WR_DATA>
	LCD_WR_DATA(pwm*2.55);//2PWM
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd ff67 	bl	80004dc <__aeabi_i2d>
 800260e:	a310      	add	r3, pc, #64	; (adr r3, 8002650 <LCD_SSD_BackLightSet+0x60>)
 8002610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002614:	f7fd ffcc 	bl	80005b0 <__aeabi_dmul>
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	4610      	mov	r0, r2
 800261e:	4619      	mov	r1, r3
 8002620:	f7fe fa9e 	bl	8000b60 <__aeabi_d2uiz>
 8002624:	4603      	mov	r3, r0
 8002626:	b29b      	uxth	r3, r3
 8002628:	4618      	mov	r0, r3
 800262a:	f7ff fb47 	bl	8001cbc <LCD_WR_DATA>
	LCD_WR_DATA(0x01);	//3C
 800262e:	2001      	movs	r0, #1
 8002630:	f7ff fb44 	bl	8001cbc <LCD_WR_DATA>
	LCD_WR_DATA(0xFF);	//4D
 8002634:	20ff      	movs	r0, #255	; 0xff
 8002636:	f7ff fb41 	bl	8001cbc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);	//5E
 800263a:	2000      	movs	r0, #0
 800263c:	f7ff fb3e 	bl	8001cbc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);	//6F
 8002640:	2000      	movs	r0, #0
 8002642:	f7ff fb3b 	bl	8001cbc <LCD_WR_DATA>
}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	66666666 	.word	0x66666666
 8002654:	40046666 	.word	0x40046666

08002658 <LCD_Display_Dir>:

//LCD
//dir:0,1,
void LCD_Display_Dir(uint8_t dir)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	71fb      	strb	r3, [r7, #7]
	if(dir==0)			//
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d177      	bne.n	8002758 <LCD_Display_Dir+0x100>
	{
		lcddev.dir=0;	//
 8002668:	4b80      	ldr	r3, [pc, #512]	; (800286c <LCD_Display_Dir+0x214>)
 800266a:	2200      	movs	r2, #0
 800266c:	719a      	strb	r2, [r3, #6]
		lcddev.width=240;
 800266e:	4b7f      	ldr	r3, [pc, #508]	; (800286c <LCD_Display_Dir+0x214>)
 8002670:	22f0      	movs	r2, #240	; 0xf0
 8002672:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8002674:	4b7d      	ldr	r3, [pc, #500]	; (800286c <LCD_Display_Dir+0x214>)
 8002676:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800267a:	805a      	strh	r2, [r3, #2]
		if(lcddev.id==0X9341||lcddev.id==0X6804||lcddev.id==0X5310)
 800267c:	4b7b      	ldr	r3, [pc, #492]	; (800286c <LCD_Display_Dir+0x214>)
 800267e:	889b      	ldrh	r3, [r3, #4]
 8002680:	f249 3241 	movw	r2, #37697	; 0x9341
 8002684:	4293      	cmp	r3, r2
 8002686:	d00b      	beq.n	80026a0 <LCD_Display_Dir+0x48>
 8002688:	4b78      	ldr	r3, [pc, #480]	; (800286c <LCD_Display_Dir+0x214>)
 800268a:	889b      	ldrh	r3, [r3, #4]
 800268c:	f646 0204 	movw	r2, #26628	; 0x6804
 8002690:	4293      	cmp	r3, r2
 8002692:	d005      	beq.n	80026a0 <LCD_Display_Dir+0x48>
 8002694:	4b75      	ldr	r3, [pc, #468]	; (800286c <LCD_Display_Dir+0x214>)
 8002696:	889b      	ldrh	r3, [r3, #4]
 8002698:	f245 3210 	movw	r2, #21264	; 0x5310
 800269c:	4293      	cmp	r3, r2
 800269e:	d11e      	bne.n	80026de <LCD_Display_Dir+0x86>
		{
			lcddev.wramcmd=0X2C;
 80026a0:	4b72      	ldr	r3, [pc, #456]	; (800286c <LCD_Display_Dir+0x214>)
 80026a2:	222c      	movs	r2, #44	; 0x2c
 80026a4:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A;
 80026a6:	4b71      	ldr	r3, [pc, #452]	; (800286c <LCD_Display_Dir+0x214>)
 80026a8:	222a      	movs	r2, #42	; 0x2a
 80026aa:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;
 80026ac:	4b6f      	ldr	r3, [pc, #444]	; (800286c <LCD_Display_Dir+0x214>)
 80026ae:	222b      	movs	r2, #43	; 0x2b
 80026b0:	819a      	strh	r2, [r3, #12]
			if(lcddev.id==0X6804||lcddev.id==0X5310)
 80026b2:	4b6e      	ldr	r3, [pc, #440]	; (800286c <LCD_Display_Dir+0x214>)
 80026b4:	889b      	ldrh	r3, [r3, #4]
 80026b6:	f646 0204 	movw	r2, #26628	; 0x6804
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d006      	beq.n	80026cc <LCD_Display_Dir+0x74>
 80026be:	4b6b      	ldr	r3, [pc, #428]	; (800286c <LCD_Display_Dir+0x214>)
 80026c0:	889b      	ldrh	r3, [r3, #4]
 80026c2:	f245 3210 	movw	r2, #21264	; 0x5310
 80026c6:	4293      	cmp	r3, r2
 80026c8:	f040 80c7 	bne.w	800285a <LCD_Display_Dir+0x202>
			{
				lcddev.width=320;
 80026cc:	4b67      	ldr	r3, [pc, #412]	; (800286c <LCD_Display_Dir+0x214>)
 80026ce:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80026d2:	801a      	strh	r2, [r3, #0]
				lcddev.height=480;
 80026d4:	4b65      	ldr	r3, [pc, #404]	; (800286c <LCD_Display_Dir+0x214>)
 80026d6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80026da:	805a      	strh	r2, [r3, #2]
			if(lcddev.id==0X6804||lcddev.id==0X5310)
 80026dc:	e0bd      	b.n	800285a <LCD_Display_Dir+0x202>
			}
		}else if(lcddev.id==0x5510)
 80026de:	4b63      	ldr	r3, [pc, #396]	; (800286c <LCD_Display_Dir+0x214>)
 80026e0:	889b      	ldrh	r3, [r3, #4]
 80026e2:	f245 5210 	movw	r2, #21776	; 0x5510
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d114      	bne.n	8002714 <LCD_Display_Dir+0xbc>
		{
			lcddev.wramcmd=0X2C00;
 80026ea:	4b60      	ldr	r3, [pc, #384]	; (800286c <LCD_Display_Dir+0x214>)
 80026ec:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80026f0:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A00;
 80026f2:	4b5e      	ldr	r3, [pc, #376]	; (800286c <LCD_Display_Dir+0x214>)
 80026f4:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 80026f8:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B00;
 80026fa:	4b5c      	ldr	r3, [pc, #368]	; (800286c <LCD_Display_Dir+0x214>)
 80026fc:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8002700:	819a      	strh	r2, [r3, #12]
			lcddev.width=480;
 8002702:	4b5a      	ldr	r3, [pc, #360]	; (800286c <LCD_Display_Dir+0x214>)
 8002704:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002708:	801a      	strh	r2, [r3, #0]
			lcddev.height=800;
 800270a:	4b58      	ldr	r3, [pc, #352]	; (800286c <LCD_Display_Dir+0x214>)
 800270c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002710:	805a      	strh	r2, [r3, #2]
 8002712:	e0a3      	b.n	800285c <LCD_Display_Dir+0x204>
		}else if(lcddev.id==0X1963)
 8002714:	4b55      	ldr	r3, [pc, #340]	; (800286c <LCD_Display_Dir+0x214>)
 8002716:	889b      	ldrh	r3, [r3, #4]
 8002718:	f641 1263 	movw	r2, #6499	; 0x1963
 800271c:	4293      	cmp	r3, r2
 800271e:	d111      	bne.n	8002744 <LCD_Display_Dir+0xec>
		{
			lcddev.wramcmd=0X2C;	//GRAM
 8002720:	4b52      	ldr	r3, [pc, #328]	; (800286c <LCD_Display_Dir+0x214>)
 8002722:	222c      	movs	r2, #44	; 0x2c
 8002724:	811a      	strh	r2, [r3, #8]
			lcddev.setxcmd=0X2B;	//X
 8002726:	4b51      	ldr	r3, [pc, #324]	; (800286c <LCD_Display_Dir+0x214>)
 8002728:	222b      	movs	r2, #43	; 0x2b
 800272a:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2A;	//Y
 800272c:	4b4f      	ldr	r3, [pc, #316]	; (800286c <LCD_Display_Dir+0x214>)
 800272e:	222a      	movs	r2, #42	; 0x2a
 8002730:	819a      	strh	r2, [r3, #12]
			lcddev.width=480;		//480
 8002732:	4b4e      	ldr	r3, [pc, #312]	; (800286c <LCD_Display_Dir+0x214>)
 8002734:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002738:	801a      	strh	r2, [r3, #0]
			lcddev.height=800;		//800
 800273a:	4b4c      	ldr	r3, [pc, #304]	; (800286c <LCD_Display_Dir+0x214>)
 800273c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002740:	805a      	strh	r2, [r3, #2]
 8002742:	e08b      	b.n	800285c <LCD_Display_Dir+0x204>
		}else
		{
			lcddev.wramcmd=0X22;
 8002744:	4b49      	ldr	r3, [pc, #292]	; (800286c <LCD_Display_Dir+0x214>)
 8002746:	2222      	movs	r2, #34	; 0x22
 8002748:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X20;
 800274a:	4b48      	ldr	r3, [pc, #288]	; (800286c <LCD_Display_Dir+0x214>)
 800274c:	2220      	movs	r2, #32
 800274e:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X21;
 8002750:	4b46      	ldr	r3, [pc, #280]	; (800286c <LCD_Display_Dir+0x214>)
 8002752:	2221      	movs	r2, #33	; 0x21
 8002754:	819a      	strh	r2, [r3, #12]
 8002756:	e081      	b.n	800285c <LCD_Display_Dir+0x204>
		}
	}else 				//
	{
		lcddev.dir=1;	//
 8002758:	4b44      	ldr	r3, [pc, #272]	; (800286c <LCD_Display_Dir+0x214>)
 800275a:	2201      	movs	r2, #1
 800275c:	719a      	strb	r2, [r3, #6]
		lcddev.width=320;
 800275e:	4b43      	ldr	r3, [pc, #268]	; (800286c <LCD_Display_Dir+0x214>)
 8002760:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002764:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8002766:	4b41      	ldr	r3, [pc, #260]	; (800286c <LCD_Display_Dir+0x214>)
 8002768:	22f0      	movs	r2, #240	; 0xf0
 800276a:	805a      	strh	r2, [r3, #2]
		if(lcddev.id==0X9341||lcddev.id==0X5310)
 800276c:	4b3f      	ldr	r3, [pc, #252]	; (800286c <LCD_Display_Dir+0x214>)
 800276e:	889b      	ldrh	r3, [r3, #4]
 8002770:	f249 3241 	movw	r2, #37697	; 0x9341
 8002774:	4293      	cmp	r3, r2
 8002776:	d005      	beq.n	8002784 <LCD_Display_Dir+0x12c>
 8002778:	4b3c      	ldr	r3, [pc, #240]	; (800286c <LCD_Display_Dir+0x214>)
 800277a:	889b      	ldrh	r3, [r3, #4]
 800277c:	f245 3210 	movw	r2, #21264	; 0x5310
 8002780:	4293      	cmp	r3, r2
 8002782:	d109      	bne.n	8002798 <LCD_Display_Dir+0x140>
		{
			lcddev.wramcmd=0X2C;
 8002784:	4b39      	ldr	r3, [pc, #228]	; (800286c <LCD_Display_Dir+0x214>)
 8002786:	222c      	movs	r2, #44	; 0x2c
 8002788:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A;
 800278a:	4b38      	ldr	r3, [pc, #224]	; (800286c <LCD_Display_Dir+0x214>)
 800278c:	222a      	movs	r2, #42	; 0x2a
 800278e:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;
 8002790:	4b36      	ldr	r3, [pc, #216]	; (800286c <LCD_Display_Dir+0x214>)
 8002792:	222b      	movs	r2, #43	; 0x2b
 8002794:	819a      	strh	r2, [r3, #12]
 8002796:	e04b      	b.n	8002830 <LCD_Display_Dir+0x1d8>
		}else if(lcddev.id==0X6804)
 8002798:	4b34      	ldr	r3, [pc, #208]	; (800286c <LCD_Display_Dir+0x214>)
 800279a:	889b      	ldrh	r3, [r3, #4]
 800279c:	f646 0204 	movw	r2, #26628	; 0x6804
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d109      	bne.n	80027b8 <LCD_Display_Dir+0x160>
		{
 			lcddev.wramcmd=0X2C;
 80027a4:	4b31      	ldr	r3, [pc, #196]	; (800286c <LCD_Display_Dir+0x214>)
 80027a6:	222c      	movs	r2, #44	; 0x2c
 80027a8:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2B;
 80027aa:	4b30      	ldr	r3, [pc, #192]	; (800286c <LCD_Display_Dir+0x214>)
 80027ac:	222b      	movs	r2, #43	; 0x2b
 80027ae:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2A;
 80027b0:	4b2e      	ldr	r3, [pc, #184]	; (800286c <LCD_Display_Dir+0x214>)
 80027b2:	222a      	movs	r2, #42	; 0x2a
 80027b4:	819a      	strh	r2, [r3, #12]
 80027b6:	e03b      	b.n	8002830 <LCD_Display_Dir+0x1d8>
		}else if(lcddev.id==0x5510)
 80027b8:	4b2c      	ldr	r3, [pc, #176]	; (800286c <LCD_Display_Dir+0x214>)
 80027ba:	889b      	ldrh	r3, [r3, #4]
 80027bc:	f245 5210 	movw	r2, #21776	; 0x5510
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d114      	bne.n	80027ee <LCD_Display_Dir+0x196>
		{
			lcddev.wramcmd=0X2C00;
 80027c4:	4b29      	ldr	r3, [pc, #164]	; (800286c <LCD_Display_Dir+0x214>)
 80027c6:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80027ca:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A00;
 80027cc:	4b27      	ldr	r3, [pc, #156]	; (800286c <LCD_Display_Dir+0x214>)
 80027ce:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 80027d2:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B00;
 80027d4:	4b25      	ldr	r3, [pc, #148]	; (800286c <LCD_Display_Dir+0x214>)
 80027d6:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 80027da:	819a      	strh	r2, [r3, #12]
			lcddev.width=800;
 80027dc:	4b23      	ldr	r3, [pc, #140]	; (800286c <LCD_Display_Dir+0x214>)
 80027de:	f44f 7248 	mov.w	r2, #800	; 0x320
 80027e2:	801a      	strh	r2, [r3, #0]
			lcddev.height=480;
 80027e4:	4b21      	ldr	r3, [pc, #132]	; (800286c <LCD_Display_Dir+0x214>)
 80027e6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80027ea:	805a      	strh	r2, [r3, #2]
 80027ec:	e020      	b.n	8002830 <LCD_Display_Dir+0x1d8>
		}else if(lcddev.id==0X1963)
 80027ee:	4b1f      	ldr	r3, [pc, #124]	; (800286c <LCD_Display_Dir+0x214>)
 80027f0:	889b      	ldrh	r3, [r3, #4]
 80027f2:	f641 1263 	movw	r2, #6499	; 0x1963
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d111      	bne.n	800281e <LCD_Display_Dir+0x1c6>
		{
			lcddev.wramcmd=0X2C;	//GRAM
 80027fa:	4b1c      	ldr	r3, [pc, #112]	; (800286c <LCD_Display_Dir+0x214>)
 80027fc:	222c      	movs	r2, #44	; 0x2c
 80027fe:	811a      	strh	r2, [r3, #8]
			lcddev.setxcmd=0X2A;	//X
 8002800:	4b1a      	ldr	r3, [pc, #104]	; (800286c <LCD_Display_Dir+0x214>)
 8002802:	222a      	movs	r2, #42	; 0x2a
 8002804:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;	//Y
 8002806:	4b19      	ldr	r3, [pc, #100]	; (800286c <LCD_Display_Dir+0x214>)
 8002808:	222b      	movs	r2, #43	; 0x2b
 800280a:	819a      	strh	r2, [r3, #12]
			lcddev.width=800;		//800
 800280c:	4b17      	ldr	r3, [pc, #92]	; (800286c <LCD_Display_Dir+0x214>)
 800280e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002812:	801a      	strh	r2, [r3, #0]
			lcddev.height=480;		//480
 8002814:	4b15      	ldr	r3, [pc, #84]	; (800286c <LCD_Display_Dir+0x214>)
 8002816:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800281a:	805a      	strh	r2, [r3, #2]
 800281c:	e008      	b.n	8002830 <LCD_Display_Dir+0x1d8>
		}else
		{
			lcddev.wramcmd=0X22;
 800281e:	4b13      	ldr	r3, [pc, #76]	; (800286c <LCD_Display_Dir+0x214>)
 8002820:	2222      	movs	r2, #34	; 0x22
 8002822:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X21;
 8002824:	4b11      	ldr	r3, [pc, #68]	; (800286c <LCD_Display_Dir+0x214>)
 8002826:	2221      	movs	r2, #33	; 0x21
 8002828:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X20;
 800282a:	4b10      	ldr	r3, [pc, #64]	; (800286c <LCD_Display_Dir+0x214>)
 800282c:	2220      	movs	r2, #32
 800282e:	819a      	strh	r2, [r3, #12]
		}
		if(lcddev.id==0X6804||lcddev.id==0X5310)
 8002830:	4b0e      	ldr	r3, [pc, #56]	; (800286c <LCD_Display_Dir+0x214>)
 8002832:	889b      	ldrh	r3, [r3, #4]
 8002834:	f646 0204 	movw	r2, #26628	; 0x6804
 8002838:	4293      	cmp	r3, r2
 800283a:	d005      	beq.n	8002848 <LCD_Display_Dir+0x1f0>
 800283c:	4b0b      	ldr	r3, [pc, #44]	; (800286c <LCD_Display_Dir+0x214>)
 800283e:	889b      	ldrh	r3, [r3, #4]
 8002840:	f245 3210 	movw	r2, #21264	; 0x5310
 8002844:	4293      	cmp	r3, r2
 8002846:	d109      	bne.n	800285c <LCD_Display_Dir+0x204>
		{
			lcddev.width=480;
 8002848:	4b08      	ldr	r3, [pc, #32]	; (800286c <LCD_Display_Dir+0x214>)
 800284a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800284e:	801a      	strh	r2, [r3, #0]
			lcddev.height=320;
 8002850:	4b06      	ldr	r3, [pc, #24]	; (800286c <LCD_Display_Dir+0x214>)
 8002852:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002856:	805a      	strh	r2, [r3, #2]
 8002858:	e000      	b.n	800285c <LCD_Display_Dir+0x204>
			if(lcddev.id==0X6804||lcddev.id==0X5310)
 800285a:	bf00      	nop
		}
	}
	LCD_Scan_Dir(DFT_SCAN_DIR);	//
 800285c:	2000      	movs	r0, #0
 800285e:	f7ff fbb3 	bl	8001fc8 <LCD_Scan_Dir>
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	2000035c 	.word	0x2000035c

08002870 <LCD_Init>:
}
//lcd
//ILI93XX,ILI9320!!!
//!
void LCD_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
	RCC->AHBENR|=1<<8;     	 	//FSMC
 8002874:	4baa      	ldr	r3, [pc, #680]	; (8002b20 <LCD_Init+0x2b0>)
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	4aa9      	ldr	r2, [pc, #676]	; (8002b20 <LCD_Init+0x2b0>)
 800287a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800287e:	6153      	str	r3, [r2, #20]
  	RCC->APB2ENR|=1<<3;     	//PORTB
 8002880:	4ba7      	ldr	r3, [pc, #668]	; (8002b20 <LCD_Init+0x2b0>)
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	4aa6      	ldr	r2, [pc, #664]	; (8002b20 <LCD_Init+0x2b0>)
 8002886:	f043 0308 	orr.w	r3, r3, #8
 800288a:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR|=1<<5;     	//PORTD
 800288c:	4ba4      	ldr	r3, [pc, #656]	; (8002b20 <LCD_Init+0x2b0>)
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	4aa3      	ldr	r2, [pc, #652]	; (8002b20 <LCD_Init+0x2b0>)
 8002892:	f043 0320 	orr.w	r3, r3, #32
 8002896:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR|=1<<6;     	//PORTE
 8002898:	4ba1      	ldr	r3, [pc, #644]	; (8002b20 <LCD_Init+0x2b0>)
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	4aa0      	ldr	r2, [pc, #640]	; (8002b20 <LCD_Init+0x2b0>)
 800289e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028a2:	6193      	str	r3, [r2, #24]
 	RCC->APB2ENR|=1<<8;      	//PORTG
 80028a4:	4b9e      	ldr	r3, [pc, #632]	; (8002b20 <LCD_Init+0x2b0>)
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	4a9d      	ldr	r2, [pc, #628]	; (8002b20 <LCD_Init+0x2b0>)
 80028aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028ae:	6193      	str	r3, [r2, #24]
	GPIOB->CRL&=0XFFFFFFF0;		//PB0  
 80028b0:	4b9c      	ldr	r3, [pc, #624]	; (8002b24 <LCD_Init+0x2b4>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a9b      	ldr	r2, [pc, #620]	; (8002b24 <LCD_Init+0x2b4>)
 80028b6:	f023 030f 	bic.w	r3, r3, #15
 80028ba:	6013      	str	r3, [r2, #0]
	GPIOB->CRL|=0X00000003;
 80028bc:	4b99      	ldr	r3, [pc, #612]	; (8002b24 <LCD_Init+0x2b4>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a98      	ldr	r2, [pc, #608]	; (8002b24 <LCD_Init+0x2b4>)
 80028c2:	f043 0303 	orr.w	r3, r3, #3
 80028c6:	6013      	str	r3, [r2, #0]
	//PORTD
	GPIOD->CRH&=0X00FFF000;
 80028c8:	4b97      	ldr	r3, [pc, #604]	; (8002b28 <LCD_Init+0x2b8>)
 80028ca:	685a      	ldr	r2, [r3, #4]
 80028cc:	4996      	ldr	r1, [pc, #600]	; (8002b28 <LCD_Init+0x2b8>)
 80028ce:	4b97      	ldr	r3, [pc, #604]	; (8002b2c <LCD_Init+0x2bc>)
 80028d0:	4013      	ands	r3, r2
 80028d2:	604b      	str	r3, [r1, #4]
	GPIOD->CRH|=0XBB000BBB;
 80028d4:	4b94      	ldr	r3, [pc, #592]	; (8002b28 <LCD_Init+0x2b8>)
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	4993      	ldr	r1, [pc, #588]	; (8002b28 <LCD_Init+0x2b8>)
 80028da:	4b95      	ldr	r3, [pc, #596]	; (8002b30 <LCD_Init+0x2c0>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	604b      	str	r3, [r1, #4]
	GPIOD->CRL&=0XFF00FF00;
 80028e0:	4b91      	ldr	r3, [pc, #580]	; (8002b28 <LCD_Init+0x2b8>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a90      	ldr	r2, [pc, #576]	; (8002b28 <LCD_Init+0x2b8>)
 80028e6:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 80028ea:	6013      	str	r3, [r2, #0]
	GPIOD->CRL|=0X00BB00BB;
 80028ec:	4b8e      	ldr	r3, [pc, #568]	; (8002b28 <LCD_Init+0x2b8>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a8d      	ldr	r2, [pc, #564]	; (8002b28 <LCD_Init+0x2b8>)
 80028f2:	f043 13bb 	orr.w	r3, r3, #12255419	; 0xbb00bb
 80028f6:	6013      	str	r3, [r2, #0]
	//PORTE
	GPIOE->CRH&=0X00000000;
 80028f8:	4b8e      	ldr	r3, [pc, #568]	; (8002b34 <LCD_Init+0x2c4>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	4b8d      	ldr	r3, [pc, #564]	; (8002b34 <LCD_Init+0x2c4>)
 80028fe:	2200      	movs	r2, #0
 8002900:	605a      	str	r2, [r3, #4]
	GPIOE->CRH|=0XBBBBBBBB;
 8002902:	4b8c      	ldr	r3, [pc, #560]	; (8002b34 <LCD_Init+0x2c4>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	4a8b      	ldr	r2, [pc, #556]	; (8002b34 <LCD_Init+0x2c4>)
 8002908:	f043 33bb 	orr.w	r3, r3, #3149642683	; 0xbbbbbbbb
 800290c:	6053      	str	r3, [r2, #4]
	GPIOE->CRL&=0X0FFFFFFF;
 800290e:	4b89      	ldr	r3, [pc, #548]	; (8002b34 <LCD_Init+0x2c4>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a88      	ldr	r2, [pc, #544]	; (8002b34 <LCD_Init+0x2c4>)
 8002914:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002918:	6013      	str	r3, [r2, #0]
	GPIOE->CRL|=0XB0000000;
 800291a:	4b86      	ldr	r3, [pc, #536]	; (8002b34 <LCD_Init+0x2c4>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a85      	ldr	r2, [pc, #532]	; (8002b34 <LCD_Init+0x2c4>)
 8002920:	f043 4330 	orr.w	r3, r3, #2952790016	; 0xb0000000
 8002924:	6013      	str	r3, [r2, #0]
	//PORTG12
	GPIOG->CRH&=0XFFF0FFFF;
 8002926:	4b84      	ldr	r3, [pc, #528]	; (8002b38 <LCD_Init+0x2c8>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	4a83      	ldr	r2, [pc, #524]	; (8002b38 <LCD_Init+0x2c8>)
 800292c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8002930:	6053      	str	r3, [r2, #4]
	GPIOG->CRH|=0X000B0000;
 8002932:	4b81      	ldr	r3, [pc, #516]	; (8002b38 <LCD_Init+0x2c8>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	4a80      	ldr	r2, [pc, #512]	; (8002b38 <LCD_Init+0x2c8>)
 8002938:	f443 2330 	orr.w	r3, r3, #720896	; 0xb0000
 800293c:	6053      	str	r3, [r2, #4]
	GPIOG->CRL&=0XFFFFFFF0;//PG0->RS
 800293e:	4b7e      	ldr	r3, [pc, #504]	; (8002b38 <LCD_Init+0x2c8>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a7d      	ldr	r2, [pc, #500]	; (8002b38 <LCD_Init+0x2c8>)
 8002944:	f023 030f 	bic.w	r3, r3, #15
 8002948:	6013      	str	r3, [r2, #0]
	GPIOG->CRL|=0X0000000B;
 800294a:	4b7b      	ldr	r3, [pc, #492]	; (8002b38 <LCD_Init+0x2c8>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a7a      	ldr	r2, [pc, #488]	; (8002b38 <LCD_Init+0x2c8>)
 8002950:	f043 030b 	orr.w	r3, r3, #11
 8002954:	6013      	str	r3, [r2, #0]

	//
	//bank1NE1~4,BCR+TCR
	//NE4 BTCR[6],[7]
	FSMC_Bank1->BTCR[6]=0X00000000;
 8002956:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800295a:	2200      	movs	r2, #0
 800295c:	619a      	str	r2, [r3, #24]
	FSMC_Bank1->BTCR[7]=0X00000000;
 800295e:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8002962:	2200      	movs	r2, #0
 8002964:	61da      	str	r2, [r3, #28]
	FSMC_Bank1E->BWTR[6]=0X00000000;
 8002966:	4b75      	ldr	r3, [pc, #468]	; (8002b3c <LCD_Init+0x2cc>)
 8002968:	2200      	movs	r2, #0
 800296a:	619a      	str	r2, [r3, #24]
	//BCR	
	FSMC_Bank1->BTCR[6]|=1<<12;		//
 800296c:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002976:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800297a:	6193      	str	r3, [r2, #24]
	FSMC_Bank1->BTCR[6]|=1<<14;		//
 800297c:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002986:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800298a:	6193      	str	r3, [r2, #24]
	FSMC_Bank1->BTCR[6]|=1<<4; 		//16bit
 800298c:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002996:	f043 0310 	orr.w	r3, r3, #16
 800299a:	6193      	str	r3, [r2, #24]
	//BTR
	//
	FSMC_Bank1->BTCR[7]|=0<<28;		//A
 800299c:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80029a0:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80029a4:	69db      	ldr	r3, [r3, #28]
 80029a6:	61d3      	str	r3, [r2, #28]
	FSMC_Bank1->BTCR[7]|=1<<0; 		//ADDSET2HCLK 1/36M=27ns(>200ns)
 80029a8:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80029b2:	f043 0301 	orr.w	r3, r3, #1
 80029b6:	61d3      	str	r3, [r2, #28]
	//IC1289IC
	FSMC_Bank1->BTCR[7]|=0XF<<8;  	//16HCLK
 80029b8:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80029c2:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 80029c6:	61d3      	str	r3, [r2, #28]
	//
	FSMC_Bank1E->BWTR[6]|=0<<28; 	//A
 80029c8:	4b5c      	ldr	r3, [pc, #368]	; (8002b3c <LCD_Init+0x2cc>)
 80029ca:	4a5c      	ldr	r2, [pc, #368]	; (8002b3c <LCD_Init+0x2cc>)
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	6193      	str	r3, [r2, #24]
	FSMC_Bank1E->BWTR[6]|=0<<0;		//ADDSET1HCLK
 80029d0:	4b5a      	ldr	r3, [pc, #360]	; (8002b3c <LCD_Init+0x2cc>)
 80029d2:	4a5a      	ldr	r2, [pc, #360]	; (8002b3c <LCD_Init+0x2cc>)
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	6193      	str	r3, [r2, #24]
 	//4HCLKHCLK=72MIC50ns72M/4=24M=55ns
	FSMC_Bank1E->BWTR[6]|=3<<8; 	//4HCLK
 80029d8:	4b58      	ldr	r3, [pc, #352]	; (8002b3c <LCD_Init+0x2cc>)
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	4a57      	ldr	r2, [pc, #348]	; (8002b3c <LCD_Init+0x2cc>)
 80029de:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80029e2:	6193      	str	r3, [r2, #24]
	//BANK1,4
	FSMC_Bank1->BTCR[6]|=1<<0;		//BANK14
 80029e4:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80029ee:	f043 0301 	orr.w	r3, r3, #1
 80029f2:	6193      	str	r3, [r2, #24]
	HAL_Delay(50); 					// delay 50 ms
 80029f4:	2032      	movs	r0, #50	; 0x32
 80029f6:	f004 fd31 	bl	800745c <HAL_Delay>
  	lcddev.id=LCD_ReadReg(0x0000);	//ID9320/9325/9328/4531/4535IC
 80029fa:	2000      	movs	r0, #0
 80029fc:	f7ff f992 	bl	8001d24 <LCD_ReadReg>
 8002a00:	4603      	mov	r3, r0
 8002a02:	461a      	mov	r2, r3
 8002a04:	4b4e      	ldr	r3, [pc, #312]	; (8002b40 <LCD_Init+0x2d0>)
 8002a06:	809a      	strh	r2, [r3, #4]
  	if(lcddev.id<0XFF||lcddev.id==0XFFFF||lcddev.id==0X9300)//ID,lcddev.id==0X930093419300
 8002a08:	4b4d      	ldr	r3, [pc, #308]	; (8002b40 <LCD_Init+0x2d0>)
 8002a0a:	889b      	ldrh	r3, [r3, #4]
 8002a0c:	2bfe      	cmp	r3, #254	; 0xfe
 8002a0e:	d90b      	bls.n	8002a28 <LCD_Init+0x1b8>
 8002a10:	4b4b      	ldr	r3, [pc, #300]	; (8002b40 <LCD_Init+0x2d0>)
 8002a12:	889b      	ldrh	r3, [r3, #4]
 8002a14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d005      	beq.n	8002a28 <LCD_Init+0x1b8>
 8002a1c:	4b48      	ldr	r3, [pc, #288]	; (8002b40 <LCD_Init+0x2d0>)
 8002a1e:	889b      	ldrh	r3, [r3, #4]
 8002a20:	f5b3 4f13 	cmp.w	r3, #37632	; 0x9300
 8002a24:	f040 80fc 	bne.w	8002c20 <LCD_Init+0x3b0>
	{
 		//9341 ID
		LCD_WR_REG(0XD3);
 8002a28:	20d3      	movs	r0, #211	; 0xd3
 8002a2a:	f7ff f937 	bl	8001c9c <LCD_WR_REG>
		lcddev.id=LCD_RD_DATA();	//dummy read
 8002a2e:	f7ff f955 	bl	8001cdc <LCD_RD_DATA>
 8002a32:	4603      	mov	r3, r0
 8002a34:	461a      	mov	r2, r3
 8002a36:	4b42      	ldr	r3, [pc, #264]	; (8002b40 <LCD_Init+0x2d0>)
 8002a38:	809a      	strh	r2, [r3, #4]
 		lcddev.id=LCD_RD_DATA();	//0X00
 8002a3a:	f7ff f94f 	bl	8001cdc <LCD_RD_DATA>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	461a      	mov	r2, r3
 8002a42:	4b3f      	ldr	r3, [pc, #252]	; (8002b40 <LCD_Init+0x2d0>)
 8002a44:	809a      	strh	r2, [r3, #4]
  		lcddev.id=LCD_RD_DATA();   	//93
 8002a46:	f7ff f949 	bl	8001cdc <LCD_RD_DATA>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	4b3c      	ldr	r3, [pc, #240]	; (8002b40 <LCD_Init+0x2d0>)
 8002a50:	809a      	strh	r2, [r3, #4]
 		lcddev.id<<=8;
 8002a52:	4b3b      	ldr	r3, [pc, #236]	; (8002b40 <LCD_Init+0x2d0>)
 8002a54:	889b      	ldrh	r3, [r3, #4]
 8002a56:	021b      	lsls	r3, r3, #8
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	4b39      	ldr	r3, [pc, #228]	; (8002b40 <LCD_Init+0x2d0>)
 8002a5c:	809a      	strh	r2, [r3, #4]
		lcddev.id|=LCD_RD_DATA();  	//41
 8002a5e:	f7ff f93d 	bl	8001cdc <LCD_RD_DATA>
 8002a62:	4603      	mov	r3, r0
 8002a64:	461a      	mov	r2, r3
 8002a66:	4b36      	ldr	r3, [pc, #216]	; (8002b40 <LCD_Init+0x2d0>)
 8002a68:	889b      	ldrh	r3, [r3, #4]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	4b34      	ldr	r3, [pc, #208]	; (8002b40 <LCD_Init+0x2d0>)
 8002a70:	809a      	strh	r2, [r3, #4]
 		if(lcddev.id!=0X9341)		//9341,6804
 8002a72:	4b33      	ldr	r3, [pc, #204]	; (8002b40 <LCD_Init+0x2d0>)
 8002a74:	889b      	ldrh	r3, [r3, #4]
 8002a76:	f249 3241 	movw	r2, #37697	; 0x9341
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	f000 80d0 	beq.w	8002c20 <LCD_Init+0x3b0>
		{
 			LCD_WR_REG(0XBF);
 8002a80:	20bf      	movs	r0, #191	; 0xbf
 8002a82:	f7ff f90b 	bl	8001c9c <LCD_WR_REG>
			lcddev.id=LCD_RD_DATA(); 	//dummy read
 8002a86:	f7ff f929 	bl	8001cdc <LCD_RD_DATA>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	4b2c      	ldr	r3, [pc, #176]	; (8002b40 <LCD_Init+0x2d0>)
 8002a90:	809a      	strh	r2, [r3, #4]
	 		lcddev.id=LCD_RD_DATA();   	//0X01
 8002a92:	f7ff f923 	bl	8001cdc <LCD_RD_DATA>
 8002a96:	4603      	mov	r3, r0
 8002a98:	461a      	mov	r2, r3
 8002a9a:	4b29      	ldr	r3, [pc, #164]	; (8002b40 <LCD_Init+0x2d0>)
 8002a9c:	809a      	strh	r2, [r3, #4]
	 		lcddev.id=LCD_RD_DATA(); 	//0XD0
 8002a9e:	f7ff f91d 	bl	8001cdc <LCD_RD_DATA>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	4b26      	ldr	r3, [pc, #152]	; (8002b40 <LCD_Init+0x2d0>)
 8002aa8:	809a      	strh	r2, [r3, #4]
	  		lcddev.id=LCD_RD_DATA();	//0X68
 8002aaa:	f7ff f917 	bl	8001cdc <LCD_RD_DATA>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	4b23      	ldr	r3, [pc, #140]	; (8002b40 <LCD_Init+0x2d0>)
 8002ab4:	809a      	strh	r2, [r3, #4]
			lcddev.id<<=8;
 8002ab6:	4b22      	ldr	r3, [pc, #136]	; (8002b40 <LCD_Init+0x2d0>)
 8002ab8:	889b      	ldrh	r3, [r3, #4]
 8002aba:	021b      	lsls	r3, r3, #8
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	4b20      	ldr	r3, [pc, #128]	; (8002b40 <LCD_Init+0x2d0>)
 8002ac0:	809a      	strh	r2, [r3, #4]
	  		lcddev.id|=LCD_RD_DATA();	//0X04
 8002ac2:	f7ff f90b 	bl	8001cdc <LCD_RD_DATA>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	461a      	mov	r2, r3
 8002aca:	4b1d      	ldr	r3, [pc, #116]	; (8002b40 <LCD_Init+0x2d0>)
 8002acc:	889b      	ldrh	r3, [r3, #4]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	4b1b      	ldr	r3, [pc, #108]	; (8002b40 <LCD_Init+0x2d0>)
 8002ad4:	809a      	strh	r2, [r3, #4]
			if(lcddev.id!=0X6804)		//6804,NT35310
 8002ad6:	4b1a      	ldr	r3, [pc, #104]	; (8002b40 <LCD_Init+0x2d0>)
 8002ad8:	889b      	ldrh	r3, [r3, #4]
 8002ada:	f646 0204 	movw	r2, #26628	; 0x6804
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	f000 809e 	beq.w	8002c20 <LCD_Init+0x3b0>
			{
				LCD_WR_REG(0XD4);
 8002ae4:	20d4      	movs	r0, #212	; 0xd4
 8002ae6:	f7ff f8d9 	bl	8001c9c <LCD_WR_REG>
				lcddev.id=LCD_RD_DATA();//dummy read
 8002aea:	f7ff f8f7 	bl	8001cdc <LCD_RD_DATA>
 8002aee:	4603      	mov	r3, r0
 8002af0:	461a      	mov	r2, r3
 8002af2:	4b13      	ldr	r3, [pc, #76]	; (8002b40 <LCD_Init+0x2d0>)
 8002af4:	809a      	strh	r2, [r3, #4]
				lcddev.id=LCD_RD_DATA();//0X01
 8002af6:	f7ff f8f1 	bl	8001cdc <LCD_RD_DATA>
 8002afa:	4603      	mov	r3, r0
 8002afc:	461a      	mov	r2, r3
 8002afe:	4b10      	ldr	r3, [pc, #64]	; (8002b40 <LCD_Init+0x2d0>)
 8002b00:	809a      	strh	r2, [r3, #4]
				lcddev.id=LCD_RD_DATA();//0X53
 8002b02:	f7ff f8eb 	bl	8001cdc <LCD_RD_DATA>
 8002b06:	4603      	mov	r3, r0
 8002b08:	461a      	mov	r2, r3
 8002b0a:	4b0d      	ldr	r3, [pc, #52]	; (8002b40 <LCD_Init+0x2d0>)
 8002b0c:	809a      	strh	r2, [r3, #4]
				lcddev.id<<=8;
 8002b0e:	4b0c      	ldr	r3, [pc, #48]	; (8002b40 <LCD_Init+0x2d0>)
 8002b10:	889b      	ldrh	r3, [r3, #4]
 8002b12:	021b      	lsls	r3, r3, #8
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	4b0a      	ldr	r3, [pc, #40]	; (8002b40 <LCD_Init+0x2d0>)
 8002b18:	809a      	strh	r2, [r3, #4]
				lcddev.id|=LCD_RD_DATA();	//0X10
 8002b1a:	f7ff f8df 	bl	8001cdc <LCD_RD_DATA>
 8002b1e:	e011      	b.n	8002b44 <LCD_Init+0x2d4>
 8002b20:	40021000 	.word	0x40021000
 8002b24:	40010c00 	.word	0x40010c00
 8002b28:	40011400 	.word	0x40011400
 8002b2c:	00fff000 	.word	0x00fff000
 8002b30:	bb000bbb 	.word	0xbb000bbb
 8002b34:	40011800 	.word	0x40011800
 8002b38:	40012000 	.word	0x40012000
 8002b3c:	a0000104 	.word	0xa0000104
 8002b40:	2000035c 	.word	0x2000035c
 8002b44:	4603      	mov	r3, r0
 8002b46:	461a      	mov	r2, r3
 8002b48:	4bc7      	ldr	r3, [pc, #796]	; (8002e68 <LCD_Init+0x5f8>)
 8002b4a:	889b      	ldrh	r3, [r3, #4]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	b29a      	uxth	r2, r3
 8002b50:	4bc5      	ldr	r3, [pc, #788]	; (8002e68 <LCD_Init+0x5f8>)
 8002b52:	809a      	strh	r2, [r3, #4]
				if(lcddev.id!=0X5310)		//NT35310,NT35510
 8002b54:	4bc4      	ldr	r3, [pc, #784]	; (8002e68 <LCD_Init+0x5f8>)
 8002b56:	889b      	ldrh	r3, [r3, #4]
 8002b58:	f245 3210 	movw	r2, #21264	; 0x5310
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d05f      	beq.n	8002c20 <LCD_Init+0x3b0>
				{
					LCD_WR_REG(0XDA00);
 8002b60:	f44f 405a 	mov.w	r0, #55808	; 0xda00
 8002b64:	f7ff f89a 	bl	8001c9c <LCD_WR_REG>
					lcddev.id=LCD_RD_DATA();		//0X00
 8002b68:	f7ff f8b8 	bl	8001cdc <LCD_RD_DATA>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	461a      	mov	r2, r3
 8002b70:	4bbd      	ldr	r3, [pc, #756]	; (8002e68 <LCD_Init+0x5f8>)
 8002b72:	809a      	strh	r2, [r3, #4]
					LCD_WR_REG(0XDB00);
 8002b74:	f44f 405b 	mov.w	r0, #56064	; 0xdb00
 8002b78:	f7ff f890 	bl	8001c9c <LCD_WR_REG>
					lcddev.id=LCD_RD_DATA();		//0X80
 8002b7c:	f7ff f8ae 	bl	8001cdc <LCD_RD_DATA>
 8002b80:	4603      	mov	r3, r0
 8002b82:	461a      	mov	r2, r3
 8002b84:	4bb8      	ldr	r3, [pc, #736]	; (8002e68 <LCD_Init+0x5f8>)
 8002b86:	809a      	strh	r2, [r3, #4]
					lcddev.id<<=8;
 8002b88:	4bb7      	ldr	r3, [pc, #732]	; (8002e68 <LCD_Init+0x5f8>)
 8002b8a:	889b      	ldrh	r3, [r3, #4]
 8002b8c:	021b      	lsls	r3, r3, #8
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	4bb5      	ldr	r3, [pc, #724]	; (8002e68 <LCD_Init+0x5f8>)
 8002b92:	809a      	strh	r2, [r3, #4]
					LCD_WR_REG(0XDC00);
 8002b94:	f44f 405c 	mov.w	r0, #56320	; 0xdc00
 8002b98:	f7ff f880 	bl	8001c9c <LCD_WR_REG>
					lcddev.id|=LCD_RD_DATA();		//0X00
 8002b9c:	f7ff f89e 	bl	8001cdc <LCD_RD_DATA>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	4bb0      	ldr	r3, [pc, #704]	; (8002e68 <LCD_Init+0x5f8>)
 8002ba6:	889b      	ldrh	r3, [r3, #4]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	4bae      	ldr	r3, [pc, #696]	; (8002e68 <LCD_Init+0x5f8>)
 8002bae:	809a      	strh	r2, [r3, #4]
					if(lcddev.id==0x8000)lcddev.id=0x5510;//NT35510ID8000H,,5510
 8002bb0:	4bad      	ldr	r3, [pc, #692]	; (8002e68 <LCD_Init+0x5f8>)
 8002bb2:	889b      	ldrh	r3, [r3, #4]
 8002bb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bb8:	d103      	bne.n	8002bc2 <LCD_Init+0x352>
 8002bba:	4bab      	ldr	r3, [pc, #684]	; (8002e68 <LCD_Init+0x5f8>)
 8002bbc:	f245 5210 	movw	r2, #21776	; 0x5510
 8002bc0:	809a      	strh	r2, [r3, #4]
					if(lcddev.id!=0X5510)			//NT5510,SSD1963
 8002bc2:	4ba9      	ldr	r3, [pc, #676]	; (8002e68 <LCD_Init+0x5f8>)
 8002bc4:	889b      	ldrh	r3, [r3, #4]
 8002bc6:	f245 5210 	movw	r2, #21776	; 0x5510
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d028      	beq.n	8002c20 <LCD_Init+0x3b0>
					{
						LCD_WR_REG(0XA1);
 8002bce:	20a1      	movs	r0, #161	; 0xa1
 8002bd0:	f7ff f864 	bl	8001c9c <LCD_WR_REG>
						lcddev.id=LCD_RD_DATA();
 8002bd4:	f7ff f882 	bl	8001cdc <LCD_RD_DATA>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	461a      	mov	r2, r3
 8002bdc:	4ba2      	ldr	r3, [pc, #648]	; (8002e68 <LCD_Init+0x5f8>)
 8002bde:	809a      	strh	r2, [r3, #4]
						lcddev.id=LCD_RD_DATA();	//0X57
 8002be0:	f7ff f87c 	bl	8001cdc <LCD_RD_DATA>
 8002be4:	4603      	mov	r3, r0
 8002be6:	461a      	mov	r2, r3
 8002be8:	4b9f      	ldr	r3, [pc, #636]	; (8002e68 <LCD_Init+0x5f8>)
 8002bea:	809a      	strh	r2, [r3, #4]
						lcddev.id<<=8;
 8002bec:	4b9e      	ldr	r3, [pc, #632]	; (8002e68 <LCD_Init+0x5f8>)
 8002bee:	889b      	ldrh	r3, [r3, #4]
 8002bf0:	021b      	lsls	r3, r3, #8
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	4b9c      	ldr	r3, [pc, #624]	; (8002e68 <LCD_Init+0x5f8>)
 8002bf6:	809a      	strh	r2, [r3, #4]
						lcddev.id|=LCD_RD_DATA();	//0X61
 8002bf8:	f7ff f870 	bl	8001cdc <LCD_RD_DATA>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	461a      	mov	r2, r3
 8002c00:	4b99      	ldr	r3, [pc, #612]	; (8002e68 <LCD_Init+0x5f8>)
 8002c02:	889b      	ldrh	r3, [r3, #4]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	4b97      	ldr	r3, [pc, #604]	; (8002e68 <LCD_Init+0x5f8>)
 8002c0a:	809a      	strh	r2, [r3, #4]
						if(lcddev.id==0X5761)lcddev.id=0X1963;//SSD1963ID5761H,,1963
 8002c0c:	4b96      	ldr	r3, [pc, #600]	; (8002e68 <LCD_Init+0x5f8>)
 8002c0e:	889b      	ldrh	r3, [r3, #4]
 8002c10:	f245 7261 	movw	r2, #22369	; 0x5761
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d103      	bne.n	8002c20 <LCD_Init+0x3b0>
 8002c18:	4b93      	ldr	r3, [pc, #588]	; (8002e68 <LCD_Init+0x5f8>)
 8002c1a:	f641 1263 	movw	r2, #6499	; 0x1963
 8002c1e:	809a      	strh	r2, [r3, #4]
					}
				}
			}
 		}
	}
 	printf(" LCD ID:%x\r\n",lcddev.id); //LCD ID
 8002c20:	4b91      	ldr	r3, [pc, #580]	; (8002e68 <LCD_Init+0x5f8>)
 8002c22:	889b      	ldrh	r3, [r3, #4]
 8002c24:	4619      	mov	r1, r3
 8002c26:	4891      	ldr	r0, [pc, #580]	; (8002e6c <LCD_Init+0x5fc>)
 8002c28:	f009 f8fe 	bl	800be28 <iprintf>
	if(lcddev.id==0X9341)	//9341
 8002c2c:	4b8e      	ldr	r3, [pc, #568]	; (8002e68 <LCD_Init+0x5f8>)
 8002c2e:	889b      	ldrh	r3, [r3, #4]
 8002c30:	f249 3241 	movw	r2, #37697	; 0x9341
 8002c34:	4293      	cmp	r3, r2
 8002c36:	f040 811b 	bne.w	8002e70 <LCD_Init+0x600>
	{
		LCD_WR_REG(0xCF);
 8002c3a:	20cf      	movs	r0, #207	; 0xcf
 8002c3c:	f7ff f82e 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8002c40:	2000      	movs	r0, #0
 8002c42:	f7ff f83b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xC1);
 8002c46:	20c1      	movs	r0, #193	; 0xc1
 8002c48:	f7ff f838 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X30);
 8002c4c:	2030      	movs	r0, #48	; 0x30
 8002c4e:	f7ff f835 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xED);
 8002c52:	20ed      	movs	r0, #237	; 0xed
 8002c54:	f7ff f822 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x64);
 8002c58:	2064      	movs	r0, #100	; 0x64
 8002c5a:	f7ff f82f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x03);
 8002c5e:	2003      	movs	r0, #3
 8002c60:	f7ff f82c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X12);
 8002c64:	2012      	movs	r0, #18
 8002c66:	f7ff f829 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X81);
 8002c6a:	2081      	movs	r0, #129	; 0x81
 8002c6c:	f7ff f826 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xE8);
 8002c70:	20e8      	movs	r0, #232	; 0xe8
 8002c72:	f7ff f813 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x85);
 8002c76:	2085      	movs	r0, #133	; 0x85
 8002c78:	f7ff f820 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x10);
 8002c7c:	2010      	movs	r0, #16
 8002c7e:	f7ff f81d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x7A);
 8002c82:	207a      	movs	r0, #122	; 0x7a
 8002c84:	f7ff f81a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xCB);
 8002c88:	20cb      	movs	r0, #203	; 0xcb
 8002c8a:	f7ff f807 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x39);
 8002c8e:	2039      	movs	r0, #57	; 0x39
 8002c90:	f7ff f814 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x2C);
 8002c94:	202c      	movs	r0, #44	; 0x2c
 8002c96:	f7ff f811 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8002c9a:	2000      	movs	r0, #0
 8002c9c:	f7ff f80e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x34);
 8002ca0:	2034      	movs	r0, #52	; 0x34
 8002ca2:	f7ff f80b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 8002ca6:	2002      	movs	r0, #2
 8002ca8:	f7ff f808 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xF7);
 8002cac:	20f7      	movs	r0, #247	; 0xf7
 8002cae:	f7fe fff5 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x20);
 8002cb2:	2020      	movs	r0, #32
 8002cb4:	f7ff f802 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xEA);
 8002cb8:	20ea      	movs	r0, #234	; 0xea
 8002cba:	f7fe ffef 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8002cbe:	2000      	movs	r0, #0
 8002cc0:	f7fe fffc 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8002cc4:	2000      	movs	r0, #0
 8002cc6:	f7fe fff9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xC0);    //Power control
 8002cca:	20c0      	movs	r0, #192	; 0xc0
 8002ccc:	f7fe ffe6 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x1B);   //VRH[5:0]
 8002cd0:	201b      	movs	r0, #27
 8002cd2:	f7fe fff3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xC1);    //Power control
 8002cd6:	20c1      	movs	r0, #193	; 0xc1
 8002cd8:	f7fe ffe0 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002cdc:	2001      	movs	r0, #1
 8002cde:	f7fe ffed 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xC5);    //VCM control
 8002ce2:	20c5      	movs	r0, #197	; 0xc5
 8002ce4:	f7fe ffda 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x30); 	 //3F
 8002ce8:	2030      	movs	r0, #48	; 0x30
 8002cea:	f7fe ffe7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x30); 	 //3C
 8002cee:	2030      	movs	r0, #48	; 0x30
 8002cf0:	f7fe ffe4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xC7);    //VCM control2
 8002cf4:	20c7      	movs	r0, #199	; 0xc7
 8002cf6:	f7fe ffd1 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0XB7);
 8002cfa:	20b7      	movs	r0, #183	; 0xb7
 8002cfc:	f7fe ffde 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0x36);    // Memory Access Control
 8002d00:	2036      	movs	r0, #54	; 0x36
 8002d02:	f7fe ffcb 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x48);
 8002d06:	2048      	movs	r0, #72	; 0x48
 8002d08:	f7fe ffd8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0x3A);
 8002d0c:	203a      	movs	r0, #58	; 0x3a
 8002d0e:	f7fe ffc5 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x55);
 8002d12:	2055      	movs	r0, #85	; 0x55
 8002d14:	f7fe ffd2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xB1);
 8002d18:	20b1      	movs	r0, #177	; 0xb1
 8002d1a:	f7fe ffbf 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8002d1e:	2000      	movs	r0, #0
 8002d20:	f7fe ffcc 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x1A);
 8002d24:	201a      	movs	r0, #26
 8002d26:	f7fe ffc9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xB6);    // Display Function Control
 8002d2a:	20b6      	movs	r0, #182	; 0xb6
 8002d2c:	f7fe ffb6 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x0A);
 8002d30:	200a      	movs	r0, #10
 8002d32:	f7fe ffc3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xA2);
 8002d36:	20a2      	movs	r0, #162	; 0xa2
 8002d38:	f7fe ffc0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8002d3c:	20f2      	movs	r0, #242	; 0xf2
 8002d3e:	f7fe ffad 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8002d42:	2000      	movs	r0, #0
 8002d44:	f7fe ffba 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0x26);    //Gamma curve selected
 8002d48:	2026      	movs	r0, #38	; 0x26
 8002d4a:	f7fe ffa7 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 8002d4e:	2001      	movs	r0, #1
 8002d50:	f7fe ffb4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xE0);    //Set Gamma
 8002d54:	20e0      	movs	r0, #224	; 0xe0
 8002d56:	f7fe ffa1 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x0F);
 8002d5a:	200f      	movs	r0, #15
 8002d5c:	f7fe ffae 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x2A);
 8002d60:	202a      	movs	r0, #42	; 0x2a
 8002d62:	f7fe ffab 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x28);
 8002d66:	2028      	movs	r0, #40	; 0x28
 8002d68:	f7fe ffa8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x08);
 8002d6c:	2008      	movs	r0, #8
 8002d6e:	f7fe ffa5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x0E);
 8002d72:	200e      	movs	r0, #14
 8002d74:	f7fe ffa2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x08);
 8002d78:	2008      	movs	r0, #8
 8002d7a:	f7fe ff9f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x54);
 8002d7e:	2054      	movs	r0, #84	; 0x54
 8002d80:	f7fe ff9c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0XA9);
 8002d84:	20a9      	movs	r0, #169	; 0xa9
 8002d86:	f7fe ff99 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x43);
 8002d8a:	2043      	movs	r0, #67	; 0x43
 8002d8c:	f7fe ff96 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x0A);
 8002d90:	200a      	movs	r0, #10
 8002d92:	f7fe ff93 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x0F);
 8002d96:	200f      	movs	r0, #15
 8002d98:	f7fe ff90 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8002d9c:	2000      	movs	r0, #0
 8002d9e:	f7fe ff8d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8002da2:	2000      	movs	r0, #0
 8002da4:	f7fe ff8a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8002da8:	2000      	movs	r0, #0
 8002daa:	f7fe ff87 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8002dae:	2000      	movs	r0, #0
 8002db0:	f7fe ff84 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0XE1);    //Set Gamma
 8002db4:	20e1      	movs	r0, #225	; 0xe1
 8002db6:	f7fe ff71 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8002dba:	2000      	movs	r0, #0
 8002dbc:	f7fe ff7e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x15);
 8002dc0:	2015      	movs	r0, #21
 8002dc2:	f7fe ff7b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x17);
 8002dc6:	2017      	movs	r0, #23
 8002dc8:	f7fe ff78 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x07);
 8002dcc:	2007      	movs	r0, #7
 8002dce:	f7fe ff75 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x11);
 8002dd2:	2011      	movs	r0, #17
 8002dd4:	f7fe ff72 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x06);
 8002dd8:	2006      	movs	r0, #6
 8002dda:	f7fe ff6f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x2B);
 8002dde:	202b      	movs	r0, #43	; 0x2b
 8002de0:	f7fe ff6c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x56);
 8002de4:	2056      	movs	r0, #86	; 0x56
 8002de6:	f7fe ff69 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 8002dea:	203c      	movs	r0, #60	; 0x3c
 8002dec:	f7fe ff66 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x05);
 8002df0:	2005      	movs	r0, #5
 8002df2:	f7fe ff63 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x10);
 8002df6:	2010      	movs	r0, #16
 8002df8:	f7fe ff60 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x0F);
 8002dfc:	200f      	movs	r0, #15
 8002dfe:	f7fe ff5d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x3F);
 8002e02:	203f      	movs	r0, #63	; 0x3f
 8002e04:	f7fe ff5a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x3F);
 8002e08:	203f      	movs	r0, #63	; 0x3f
 8002e0a:	f7fe ff57 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x0F);
 8002e0e:	200f      	movs	r0, #15
 8002e10:	f7fe ff54 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0x2B);
 8002e14:	202b      	movs	r0, #43	; 0x2b
 8002e16:	f7fe ff41 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8002e1a:	2000      	movs	r0, #0
 8002e1c:	f7fe ff4e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8002e20:	2000      	movs	r0, #0
 8002e22:	f7fe ff4b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x01);
 8002e26:	2001      	movs	r0, #1
 8002e28:	f7fe ff48 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x3f);
 8002e2c:	203f      	movs	r0, #63	; 0x3f
 8002e2e:	f7fe ff45 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0x2A);
 8002e32:	202a      	movs	r0, #42	; 0x2a
 8002e34:	f7fe ff32 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8002e38:	2000      	movs	r0, #0
 8002e3a:	f7fe ff3f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8002e3e:	2000      	movs	r0, #0
 8002e40:	f7fe ff3c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8002e44:	2000      	movs	r0, #0
 8002e46:	f7fe ff39 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xef);
 8002e4a:	20ef      	movs	r0, #239	; 0xef
 8002e4c:	f7fe ff36 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0x11); //Exit Sleep
 8002e50:	2011      	movs	r0, #17
 8002e52:	f7fe ff23 	bl	8001c9c <LCD_WR_REG>
		HAL_Delay(20);
 8002e56:	2014      	movs	r0, #20
 8002e58:	f004 fb00 	bl	800745c <HAL_Delay>
		LCD_WR_REG(0x29); //display on
 8002e5c:	2029      	movs	r0, #41	; 0x29
 8002e5e:	f7fe ff1d 	bl	8001c9c <LCD_WR_REG>
 8002e62:	f003 b923 	b.w	80060ac <LCD_Init+0x383c>
 8002e66:	bf00      	nop
 8002e68:	2000035c 	.word	0x2000035c
 8002e6c:	0800e340 	.word	0x0800e340
	}else if(lcddev.id==0x6804) //6804
 8002e70:	4b58      	ldr	r3, [pc, #352]	; (8002fd4 <LCD_Init+0x764>)
 8002e72:	889b      	ldrh	r3, [r3, #4]
 8002e74:	f646 0204 	movw	r2, #26628	; 0x6804
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	f040 80ad 	bne.w	8002fd8 <LCD_Init+0x768>
	{
		LCD_WR_REG(0X11);
 8002e7e:	2011      	movs	r0, #17
 8002e80:	f7fe ff0c 	bl	8001c9c <LCD_WR_REG>
		HAL_Delay(20);
 8002e84:	2014      	movs	r0, #20
 8002e86:	f004 fae9 	bl	800745c <HAL_Delay>
		LCD_WR_REG(0XD0);//VCI1  VCL  VGH  VGL DDVDH VREG1OUT power amplitude setting
 8002e8a:	20d0      	movs	r0, #208	; 0xd0
 8002e8c:	f7fe ff06 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X07);
 8002e90:	2007      	movs	r0, #7
 8002e92:	f7fe ff13 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X42);
 8002e96:	2042      	movs	r0, #66	; 0x42
 8002e98:	f7fe ff10 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X1D);
 8002e9c:	201d      	movs	r0, #29
 8002e9e:	f7fe ff0d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0XD1);//VCOMH VCOM_AC amplitude setting
 8002ea2:	20d1      	movs	r0, #209	; 0xd1
 8002ea4:	f7fe fefa 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	f7fe ff07 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X1a);
 8002eae:	201a      	movs	r0, #26
 8002eb0:	f7fe ff04 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X09);
 8002eb4:	2009      	movs	r0, #9
 8002eb6:	f7fe ff01 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0XD2);//Operational Amplifier Circuit Constant Current Adjust , charge pump frequency setting
 8002eba:	20d2      	movs	r0, #210	; 0xd2
 8002ebc:	f7fe feee 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X01);
 8002ec0:	2001      	movs	r0, #1
 8002ec2:	f7fe fefb 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X22);
 8002ec6:	2022      	movs	r0, #34	; 0x22
 8002ec8:	f7fe fef8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0XC0);//REV SM GS
 8002ecc:	20c0      	movs	r0, #192	; 0xc0
 8002ece:	f7fe fee5 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X10);
 8002ed2:	2010      	movs	r0, #16
 8002ed4:	f7fe fef2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X3B);
 8002ed8:	203b      	movs	r0, #59	; 0x3b
 8002eda:	f7fe feef 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 8002ede:	2000      	movs	r0, #0
 8002ee0:	f7fe feec 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X02);
 8002ee4:	2002      	movs	r0, #2
 8002ee6:	f7fe fee9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X11);
 8002eea:	2011      	movs	r0, #17
 8002eec:	f7fe fee6 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0XC5);// Frame rate setting = 72HZ  when setting 0x03
 8002ef0:	20c5      	movs	r0, #197	; 0xc5
 8002ef2:	f7fe fed3 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X03);
 8002ef6:	2003      	movs	r0, #3
 8002ef8:	f7fe fee0 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0XC8);//Gamma setting
 8002efc:	20c8      	movs	r0, #200	; 0xc8
 8002efe:	f7fe fecd 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 8002f02:	2000      	movs	r0, #0
 8002f04:	f7fe feda 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X25);
 8002f08:	2025      	movs	r0, #37	; 0x25
 8002f0a:	f7fe fed7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X21);
 8002f0e:	2021      	movs	r0, #33	; 0x21
 8002f10:	f7fe fed4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X05);
 8002f14:	2005      	movs	r0, #5
 8002f16:	f7fe fed1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	f7fe fece 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X0a);
 8002f20:	200a      	movs	r0, #10
 8002f22:	f7fe fecb 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X65);
 8002f26:	2065      	movs	r0, #101	; 0x65
 8002f28:	f7fe fec8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X25);
 8002f2c:	2025      	movs	r0, #37	; 0x25
 8002f2e:	f7fe fec5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X77);
 8002f32:	2077      	movs	r0, #119	; 0x77
 8002f34:	f7fe fec2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X50);
 8002f38:	2050      	movs	r0, #80	; 0x50
 8002f3a:	f7fe febf 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X0f);
 8002f3e:	200f      	movs	r0, #15
 8002f40:	f7fe febc 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 8002f44:	2000      	movs	r0, #0
 8002f46:	f7fe feb9 	bl	8001cbc <LCD_WR_DATA>

   		LCD_WR_REG(0XF8);
 8002f4a:	20f8      	movs	r0, #248	; 0xf8
 8002f4c:	f7fe fea6 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X01);
 8002f50:	2001      	movs	r0, #1
 8002f52:	f7fe feb3 	bl	8001cbc <LCD_WR_DATA>

 		LCD_WR_REG(0XFE);
 8002f56:	20fe      	movs	r0, #254	; 0xfe
 8002f58:	f7fe fea0 	bl	8001c9c <LCD_WR_REG>
 		LCD_WR_DATA(0X00);
 8002f5c:	2000      	movs	r0, #0
 8002f5e:	f7fe fead 	bl	8001cbc <LCD_WR_DATA>
 		LCD_WR_DATA(0X02);
 8002f62:	2002      	movs	r0, #2
 8002f64:	f7fe feaa 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0X20);//Exit invert mode
 8002f68:	2020      	movs	r0, #32
 8002f6a:	f7fe fe97 	bl	8001c9c <LCD_WR_REG>

		LCD_WR_REG(0X36);
 8002f6e:	2036      	movs	r0, #54	; 0x36
 8002f70:	f7fe fe94 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X08);//a
 8002f74:	2008      	movs	r0, #8
 8002f76:	f7fe fea1 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0X3A);
 8002f7a:	203a      	movs	r0, #58	; 0x3a
 8002f7c:	f7fe fe8e 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X55);//16
 8002f80:	2055      	movs	r0, #85	; 0x55
 8002f82:	f7fe fe9b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0X2B);
 8002f86:	202b      	movs	r0, #43	; 0x2b
 8002f88:	f7fe fe88 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 8002f8c:	2000      	movs	r0, #0
 8002f8e:	f7fe fe95 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 8002f92:	2000      	movs	r0, #0
 8002f94:	f7fe fe92 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X01);
 8002f98:	2001      	movs	r0, #1
 8002f9a:	f7fe fe8f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X3F);
 8002f9e:	203f      	movs	r0, #63	; 0x3f
 8002fa0:	f7fe fe8c 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0X2A);
 8002fa4:	202a      	movs	r0, #42	; 0x2a
 8002fa6:	f7fe fe79 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 8002faa:	2000      	movs	r0, #0
 8002fac:	f7fe fe86 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	f7fe fe83 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0X01);
 8002fb6:	2001      	movs	r0, #1
 8002fb8:	f7fe fe80 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0XDF);
 8002fbc:	20df      	movs	r0, #223	; 0xdf
 8002fbe:	f7fe fe7d 	bl	8001cbc <LCD_WR_DATA>
		HAL_Delay(120);
 8002fc2:	2078      	movs	r0, #120	; 0x78
 8002fc4:	f004 fa4a 	bl	800745c <HAL_Delay>
		LCD_WR_REG(0X29);
 8002fc8:	2029      	movs	r0, #41	; 0x29
 8002fca:	f7fe fe67 	bl	8001c9c <LCD_WR_REG>
 8002fce:	f003 b86d 	b.w	80060ac <LCD_Init+0x383c>
 8002fd2:	bf00      	nop
 8002fd4:	2000035c 	.word	0x2000035c
 	}else if(lcddev.id==0x5310)
 8002fd8:	4b03      	ldr	r3, [pc, #12]	; (8002fe8 <LCD_Init+0x778>)
 8002fda:	889b      	ldrh	r3, [r3, #4]
 8002fdc:	f245 3210 	movw	r2, #21264	; 0x5310
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	f040 877c 	bne.w	8003ede <LCD_Init+0x166e>
 8002fe6:	e001      	b.n	8002fec <LCD_Init+0x77c>
 8002fe8:	2000035c 	.word	0x2000035c
	{
		LCD_WR_REG(0xED);
 8002fec:	20ed      	movs	r0, #237	; 0xed
 8002fee:	f7fe fe55 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	f7fe fe62 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xFE);
 8002ff8:	20fe      	movs	r0, #254	; 0xfe
 8002ffa:	f7fe fe5f 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xEE);
 8002ffe:	20ee      	movs	r0, #238	; 0xee
 8003000:	f7fe fe4c 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0xDE);
 8003004:	20de      	movs	r0, #222	; 0xde
 8003006:	f7fe fe59 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x21);
 800300a:	2021      	movs	r0, #33	; 0x21
 800300c:	f7fe fe56 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xF1);
 8003010:	20f1      	movs	r0, #241	; 0xf1
 8003012:	f7fe fe43 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 8003016:	2001      	movs	r0, #1
 8003018:	f7fe fe50 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xDF);
 800301c:	20df      	movs	r0, #223	; 0xdf
 800301e:	f7fe fe3d 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x10);
 8003022:	2010      	movs	r0, #16
 8003024:	f7fe fe4a 	bl	8001cbc <LCD_WR_DATA>

		//VCOMvoltage//
		LCD_WR_REG(0xC4);
 8003028:	20c4      	movs	r0, #196	; 0xc4
 800302a:	f7fe fe37 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x8F);	  //5f
 800302e:	208f      	movs	r0, #143	; 0x8f
 8003030:	f7fe fe44 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xC6);
 8003034:	20c6      	movs	r0, #198	; 0xc6
 8003036:	f7fe fe31 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 800303a:	2000      	movs	r0, #0
 800303c:	f7fe fe3e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xE2);
 8003040:	20e2      	movs	r0, #226	; 0xe2
 8003042:	f7fe fe3b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xE2);
 8003046:	20e2      	movs	r0, #226	; 0xe2
 8003048:	f7fe fe38 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xE2);
 800304c:	20e2      	movs	r0, #226	; 0xe2
 800304e:	f7fe fe35 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xBF);
 8003052:	20bf      	movs	r0, #191	; 0xbf
 8003054:	f7fe fe22 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0xAA);
 8003058:	20aa      	movs	r0, #170	; 0xaa
 800305a:	f7fe fe2f 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB0);
 800305e:	20b0      	movs	r0, #176	; 0xb0
 8003060:	f7fe fe1c 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x0D);
 8003064:	200d      	movs	r0, #13
 8003066:	f7fe fe29 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800306a:	2000      	movs	r0, #0
 800306c:	f7fe fe26 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x0D);
 8003070:	200d      	movs	r0, #13
 8003072:	f7fe fe23 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003076:	2000      	movs	r0, #0
 8003078:	f7fe fe20 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x11);
 800307c:	2011      	movs	r0, #17
 800307e:	f7fe fe1d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003082:	2000      	movs	r0, #0
 8003084:	f7fe fe1a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x19);
 8003088:	2019      	movs	r0, #25
 800308a:	f7fe fe17 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800308e:	2000      	movs	r0, #0
 8003090:	f7fe fe14 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x21);
 8003094:	2021      	movs	r0, #33	; 0x21
 8003096:	f7fe fe11 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800309a:	2000      	movs	r0, #0
 800309c:	f7fe fe0e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x2D);
 80030a0:	202d      	movs	r0, #45	; 0x2d
 80030a2:	f7fe fe0b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80030a6:	2000      	movs	r0, #0
 80030a8:	f7fe fe08 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x3D);
 80030ac:	203d      	movs	r0, #61	; 0x3d
 80030ae:	f7fe fe05 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80030b2:	2000      	movs	r0, #0
 80030b4:	f7fe fe02 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 80030b8:	205d      	movs	r0, #93	; 0x5d
 80030ba:	f7fe fdff 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80030be:	2000      	movs	r0, #0
 80030c0:	f7fe fdfc 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 80030c4:	205d      	movs	r0, #93	; 0x5d
 80030c6:	f7fe fdf9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80030ca:	2000      	movs	r0, #0
 80030cc:	f7fe fdf6 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB1);
 80030d0:	20b1      	movs	r0, #177	; 0xb1
 80030d2:	f7fe fde3 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x80);
 80030d6:	2080      	movs	r0, #128	; 0x80
 80030d8:	f7fe fdf0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80030dc:	2000      	movs	r0, #0
 80030de:	f7fe fded 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x8B);
 80030e2:	208b      	movs	r0, #139	; 0x8b
 80030e4:	f7fe fdea 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80030e8:	2000      	movs	r0, #0
 80030ea:	f7fe fde7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x96);
 80030ee:	2096      	movs	r0, #150	; 0x96
 80030f0:	f7fe fde4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80030f4:	2000      	movs	r0, #0
 80030f6:	f7fe fde1 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB2);
 80030fa:	20b2      	movs	r0, #178	; 0xb2
 80030fc:	f7fe fdce 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003100:	2000      	movs	r0, #0
 8003102:	f7fe fddb 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003106:	2000      	movs	r0, #0
 8003108:	f7fe fdd8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 800310c:	2002      	movs	r0, #2
 800310e:	f7fe fdd5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003112:	2000      	movs	r0, #0
 8003114:	f7fe fdd2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x03);
 8003118:	2003      	movs	r0, #3
 800311a:	f7fe fdcf 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800311e:	2000      	movs	r0, #0
 8003120:	f7fe fdcc 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB3);
 8003124:	20b3      	movs	r0, #179	; 0xb3
 8003126:	f7fe fdb9 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 800312a:	2000      	movs	r0, #0
 800312c:	f7fe fdc6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003130:	2000      	movs	r0, #0
 8003132:	f7fe fdc3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003136:	2000      	movs	r0, #0
 8003138:	f7fe fdc0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800313c:	2000      	movs	r0, #0
 800313e:	f7fe fdbd 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003142:	2000      	movs	r0, #0
 8003144:	f7fe fdba 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003148:	2000      	movs	r0, #0
 800314a:	f7fe fdb7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800314e:	2000      	movs	r0, #0
 8003150:	f7fe fdb4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003154:	2000      	movs	r0, #0
 8003156:	f7fe fdb1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800315a:	2000      	movs	r0, #0
 800315c:	f7fe fdae 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003160:	2000      	movs	r0, #0
 8003162:	f7fe fdab 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003166:	2000      	movs	r0, #0
 8003168:	f7fe fda8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800316c:	2000      	movs	r0, #0
 800316e:	f7fe fda5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003172:	2000      	movs	r0, #0
 8003174:	f7fe fda2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003178:	2000      	movs	r0, #0
 800317a:	f7fe fd9f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800317e:	2000      	movs	r0, #0
 8003180:	f7fe fd9c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003184:	2000      	movs	r0, #0
 8003186:	f7fe fd99 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800318a:	2000      	movs	r0, #0
 800318c:	f7fe fd96 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003190:	2000      	movs	r0, #0
 8003192:	f7fe fd93 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003196:	2000      	movs	r0, #0
 8003198:	f7fe fd90 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800319c:	2000      	movs	r0, #0
 800319e:	f7fe fd8d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80031a2:	2000      	movs	r0, #0
 80031a4:	f7fe fd8a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80031a8:	2000      	movs	r0, #0
 80031aa:	f7fe fd87 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80031ae:	2000      	movs	r0, #0
 80031b0:	f7fe fd84 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80031b4:	2000      	movs	r0, #0
 80031b6:	f7fe fd81 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB4);
 80031ba:	20b4      	movs	r0, #180	; 0xb4
 80031bc:	f7fe fd6e 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x8B);
 80031c0:	208b      	movs	r0, #139	; 0x8b
 80031c2:	f7fe fd7b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80031c6:	2000      	movs	r0, #0
 80031c8:	f7fe fd78 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x96);
 80031cc:	2096      	movs	r0, #150	; 0x96
 80031ce:	f7fe fd75 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80031d2:	2000      	movs	r0, #0
 80031d4:	f7fe fd72 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xA1);
 80031d8:	20a1      	movs	r0, #161	; 0xa1
 80031da:	f7fe fd6f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80031de:	2000      	movs	r0, #0
 80031e0:	f7fe fd6c 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB5);
 80031e4:	20b5      	movs	r0, #181	; 0xb5
 80031e6:	f7fe fd59 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x02);
 80031ea:	2002      	movs	r0, #2
 80031ec:	f7fe fd66 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80031f0:	2000      	movs	r0, #0
 80031f2:	f7fe fd63 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x03);
 80031f6:	2003      	movs	r0, #3
 80031f8:	f7fe fd60 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80031fc:	2000      	movs	r0, #0
 80031fe:	f7fe fd5d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x04);
 8003202:	2004      	movs	r0, #4
 8003204:	f7fe fd5a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003208:	2000      	movs	r0, #0
 800320a:	f7fe fd57 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB6);
 800320e:	20b6      	movs	r0, #182	; 0xb6
 8003210:	f7fe fd44 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003214:	2000      	movs	r0, #0
 8003216:	f7fe fd51 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800321a:	2000      	movs	r0, #0
 800321c:	f7fe fd4e 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB7);
 8003220:	20b7      	movs	r0, #183	; 0xb7
 8003222:	f7fe fd3b 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003226:	2000      	movs	r0, #0
 8003228:	f7fe fd48 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800322c:	2000      	movs	r0, #0
 800322e:	f7fe fd45 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x3F);
 8003232:	203f      	movs	r0, #63	; 0x3f
 8003234:	f7fe fd42 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003238:	2000      	movs	r0, #0
 800323a:	f7fe fd3f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x5E);
 800323e:	205e      	movs	r0, #94	; 0x5e
 8003240:	f7fe fd3c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003244:	2000      	movs	r0, #0
 8003246:	f7fe fd39 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x64);
 800324a:	2064      	movs	r0, #100	; 0x64
 800324c:	f7fe fd36 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003250:	2000      	movs	r0, #0
 8003252:	f7fe fd33 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x8C);
 8003256:	208c      	movs	r0, #140	; 0x8c
 8003258:	f7fe fd30 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800325c:	2000      	movs	r0, #0
 800325e:	f7fe fd2d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xAC);
 8003262:	20ac      	movs	r0, #172	; 0xac
 8003264:	f7fe fd2a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003268:	2000      	movs	r0, #0
 800326a:	f7fe fd27 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xDC);
 800326e:	20dc      	movs	r0, #220	; 0xdc
 8003270:	f7fe fd24 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003274:	2000      	movs	r0, #0
 8003276:	f7fe fd21 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x70);
 800327a:	2070      	movs	r0, #112	; 0x70
 800327c:	f7fe fd1e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003280:	2000      	movs	r0, #0
 8003282:	f7fe fd1b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x90);
 8003286:	2090      	movs	r0, #144	; 0x90
 8003288:	f7fe fd18 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800328c:	2000      	movs	r0, #0
 800328e:	f7fe fd15 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xEB);
 8003292:	20eb      	movs	r0, #235	; 0xeb
 8003294:	f7fe fd12 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003298:	2000      	movs	r0, #0
 800329a:	f7fe fd0f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xDC);
 800329e:	20dc      	movs	r0, #220	; 0xdc
 80032a0:	f7fe fd0c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032a4:	2000      	movs	r0, #0
 80032a6:	f7fe fd09 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB8);
 80032aa:	20b8      	movs	r0, #184	; 0xb8
 80032ac:	f7fe fcf6 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80032b0:	2000      	movs	r0, #0
 80032b2:	f7fe fd03 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032b6:	2000      	movs	r0, #0
 80032b8:	f7fe fd00 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032bc:	2000      	movs	r0, #0
 80032be:	f7fe fcfd 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032c2:	2000      	movs	r0, #0
 80032c4:	f7fe fcfa 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032c8:	2000      	movs	r0, #0
 80032ca:	f7fe fcf7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032ce:	2000      	movs	r0, #0
 80032d0:	f7fe fcf4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032d4:	2000      	movs	r0, #0
 80032d6:	f7fe fcf1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032da:	2000      	movs	r0, #0
 80032dc:	f7fe fcee 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xBA);
 80032e0:	20ba      	movs	r0, #186	; 0xba
 80032e2:	f7fe fcdb 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x24);
 80032e6:	2024      	movs	r0, #36	; 0x24
 80032e8:	f7fe fce8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032ec:	2000      	movs	r0, #0
 80032ee:	f7fe fce5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032f2:	2000      	movs	r0, #0
 80032f4:	f7fe fce2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80032f8:	2000      	movs	r0, #0
 80032fa:	f7fe fcdf 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xC1);
 80032fe:	20c1      	movs	r0, #193	; 0xc1
 8003300:	f7fe fccc 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x20);
 8003304:	2020      	movs	r0, #32
 8003306:	f7fe fcd9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800330a:	2000      	movs	r0, #0
 800330c:	f7fe fcd6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x54);
 8003310:	2054      	movs	r0, #84	; 0x54
 8003312:	f7fe fcd3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003316:	2000      	movs	r0, #0
 8003318:	f7fe fcd0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xFF);
 800331c:	20ff      	movs	r0, #255	; 0xff
 800331e:	f7fe fccd 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003322:	2000      	movs	r0, #0
 8003324:	f7fe fcca 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xC2);
 8003328:	20c2      	movs	r0, #194	; 0xc2
 800332a:	f7fe fcb7 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x0A);
 800332e:	200a      	movs	r0, #10
 8003330:	f7fe fcc4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003334:	2000      	movs	r0, #0
 8003336:	f7fe fcc1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x04);
 800333a:	2004      	movs	r0, #4
 800333c:	f7fe fcbe 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003340:	2000      	movs	r0, #0
 8003342:	f7fe fcbb 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xC3);
 8003346:	20c3      	movs	r0, #195	; 0xc3
 8003348:	f7fe fca8 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x3C);
 800334c:	203c      	movs	r0, #60	; 0x3c
 800334e:	f7fe fcb5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003352:	2000      	movs	r0, #0
 8003354:	f7fe fcb2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x3A);
 8003358:	203a      	movs	r0, #58	; 0x3a
 800335a:	f7fe fcaf 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800335e:	2000      	movs	r0, #0
 8003360:	f7fe fcac 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x39);
 8003364:	2039      	movs	r0, #57	; 0x39
 8003366:	f7fe fca9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800336a:	2000      	movs	r0, #0
 800336c:	f7fe fca6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x37);
 8003370:	2037      	movs	r0, #55	; 0x37
 8003372:	f7fe fca3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003376:	2000      	movs	r0, #0
 8003378:	f7fe fca0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 800337c:	203c      	movs	r0, #60	; 0x3c
 800337e:	f7fe fc9d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003382:	2000      	movs	r0, #0
 8003384:	f7fe fc9a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 8003388:	2036      	movs	r0, #54	; 0x36
 800338a:	f7fe fc97 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800338e:	2000      	movs	r0, #0
 8003390:	f7fe fc94 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x32);
 8003394:	2032      	movs	r0, #50	; 0x32
 8003396:	f7fe fc91 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800339a:	2000      	movs	r0, #0
 800339c:	f7fe fc8e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x2F);
 80033a0:	202f      	movs	r0, #47	; 0x2f
 80033a2:	f7fe fc8b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033a6:	2000      	movs	r0, #0
 80033a8:	f7fe fc88 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x2C);
 80033ac:	202c      	movs	r0, #44	; 0x2c
 80033ae:	f7fe fc85 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033b2:	2000      	movs	r0, #0
 80033b4:	f7fe fc82 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 80033b8:	2029      	movs	r0, #41	; 0x29
 80033ba:	f7fe fc7f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033be:	2000      	movs	r0, #0
 80033c0:	f7fe fc7c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x26);
 80033c4:	2026      	movs	r0, #38	; 0x26
 80033c6:	f7fe fc79 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033ca:	2000      	movs	r0, #0
 80033cc:	f7fe fc76 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 80033d0:	2024      	movs	r0, #36	; 0x24
 80033d2:	f7fe fc73 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033d6:	2000      	movs	r0, #0
 80033d8:	f7fe fc70 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 80033dc:	2024      	movs	r0, #36	; 0x24
 80033de:	f7fe fc6d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033e2:	2000      	movs	r0, #0
 80033e4:	f7fe fc6a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x23);
 80033e8:	2023      	movs	r0, #35	; 0x23
 80033ea:	f7fe fc67 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033ee:	2000      	movs	r0, #0
 80033f0:	f7fe fc64 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 80033f4:	203c      	movs	r0, #60	; 0x3c
 80033f6:	f7fe fc61 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80033fa:	2000      	movs	r0, #0
 80033fc:	f7fe fc5e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 8003400:	2036      	movs	r0, #54	; 0x36
 8003402:	f7fe fc5b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003406:	2000      	movs	r0, #0
 8003408:	f7fe fc58 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x32);
 800340c:	2032      	movs	r0, #50	; 0x32
 800340e:	f7fe fc55 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003412:	2000      	movs	r0, #0
 8003414:	f7fe fc52 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x2F);
 8003418:	202f      	movs	r0, #47	; 0x2f
 800341a:	f7fe fc4f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800341e:	2000      	movs	r0, #0
 8003420:	f7fe fc4c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x2C);
 8003424:	202c      	movs	r0, #44	; 0x2c
 8003426:	f7fe fc49 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800342a:	2000      	movs	r0, #0
 800342c:	f7fe fc46 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 8003430:	2029      	movs	r0, #41	; 0x29
 8003432:	f7fe fc43 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003436:	2000      	movs	r0, #0
 8003438:	f7fe fc40 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x26);
 800343c:	2026      	movs	r0, #38	; 0x26
 800343e:	f7fe fc3d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003442:	2000      	movs	r0, #0
 8003444:	f7fe fc3a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 8003448:	2024      	movs	r0, #36	; 0x24
 800344a:	f7fe fc37 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800344e:	2000      	movs	r0, #0
 8003450:	f7fe fc34 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 8003454:	2024      	movs	r0, #36	; 0x24
 8003456:	f7fe fc31 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800345a:	2000      	movs	r0, #0
 800345c:	f7fe fc2e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x23);
 8003460:	2023      	movs	r0, #35	; 0x23
 8003462:	f7fe fc2b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003466:	2000      	movs	r0, #0
 8003468:	f7fe fc28 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xC4);
 800346c:	20c4      	movs	r0, #196	; 0xc4
 800346e:	f7fe fc15 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x62);
 8003472:	2062      	movs	r0, #98	; 0x62
 8003474:	f7fe fc22 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003478:	2000      	movs	r0, #0
 800347a:	f7fe fc1f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x05);
 800347e:	2005      	movs	r0, #5
 8003480:	f7fe fc1c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003484:	2000      	movs	r0, #0
 8003486:	f7fe fc19 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x84);
 800348a:	2084      	movs	r0, #132	; 0x84
 800348c:	f7fe fc16 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003490:	2000      	movs	r0, #0
 8003492:	f7fe fc13 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xF0);
 8003496:	20f0      	movs	r0, #240	; 0xf0
 8003498:	f7fe fc10 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800349c:	2000      	movs	r0, #0
 800349e:	f7fe fc0d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x18);
 80034a2:	2018      	movs	r0, #24
 80034a4:	f7fe fc0a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80034a8:	2000      	movs	r0, #0
 80034aa:	f7fe fc07 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xA4);
 80034ae:	20a4      	movs	r0, #164	; 0xa4
 80034b0:	f7fe fc04 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80034b4:	2000      	movs	r0, #0
 80034b6:	f7fe fc01 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x18);
 80034ba:	2018      	movs	r0, #24
 80034bc:	f7fe fbfe 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80034c0:	2000      	movs	r0, #0
 80034c2:	f7fe fbfb 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x50);
 80034c6:	2050      	movs	r0, #80	; 0x50
 80034c8:	f7fe fbf8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80034cc:	2000      	movs	r0, #0
 80034ce:	f7fe fbf5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x0C);
 80034d2:	200c      	movs	r0, #12
 80034d4:	f7fe fbf2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80034d8:	2000      	movs	r0, #0
 80034da:	f7fe fbef 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x17);
 80034de:	2017      	movs	r0, #23
 80034e0:	f7fe fbec 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80034e4:	2000      	movs	r0, #0
 80034e6:	f7fe fbe9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x95);
 80034ea:	2095      	movs	r0, #149	; 0x95
 80034ec:	f7fe fbe6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80034f0:	2000      	movs	r0, #0
 80034f2:	f7fe fbe3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 80034f6:	20f3      	movs	r0, #243	; 0xf3
 80034f8:	f7fe fbe0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80034fc:	2000      	movs	r0, #0
 80034fe:	f7fe fbdd 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xE6);
 8003502:	20e6      	movs	r0, #230	; 0xe6
 8003504:	f7fe fbda 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003508:	2000      	movs	r0, #0
 800350a:	f7fe fbd7 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xC5);
 800350e:	20c5      	movs	r0, #197	; 0xc5
 8003510:	f7fe fbc4 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x32);
 8003514:	2032      	movs	r0, #50	; 0x32
 8003516:	f7fe fbd1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800351a:	2000      	movs	r0, #0
 800351c:	f7fe fbce 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8003520:	2044      	movs	r0, #68	; 0x44
 8003522:	f7fe fbcb 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003526:	2000      	movs	r0, #0
 8003528:	f7fe fbc8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x65);
 800352c:	2065      	movs	r0, #101	; 0x65
 800352e:	f7fe fbc5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003532:	2000      	movs	r0, #0
 8003534:	f7fe fbc2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x76);
 8003538:	2076      	movs	r0, #118	; 0x76
 800353a:	f7fe fbbf 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800353e:	2000      	movs	r0, #0
 8003540:	f7fe fbbc 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8003544:	2088      	movs	r0, #136	; 0x88
 8003546:	f7fe fbb9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800354a:	2000      	movs	r0, #0
 800354c:	f7fe fbb6 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xC6);
 8003550:	20c6      	movs	r0, #198	; 0xc6
 8003552:	f7fe fba3 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x20);
 8003556:	2020      	movs	r0, #32
 8003558:	f7fe fbb0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800355c:	2000      	movs	r0, #0
 800355e:	f7fe fbad 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x17);
 8003562:	2017      	movs	r0, #23
 8003564:	f7fe fbaa 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003568:	2000      	movs	r0, #0
 800356a:	f7fe fba7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x01);
 800356e:	2001      	movs	r0, #1
 8003570:	f7fe fba4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003574:	2000      	movs	r0, #0
 8003576:	f7fe fba1 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xC7);
 800357a:	20c7      	movs	r0, #199	; 0xc7
 800357c:	f7fe fb8e 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003580:	2000      	movs	r0, #0
 8003582:	f7fe fb9b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003586:	2000      	movs	r0, #0
 8003588:	f7fe fb98 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800358c:	2000      	movs	r0, #0
 800358e:	f7fe fb95 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003592:	2000      	movs	r0, #0
 8003594:	f7fe fb92 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xC8);
 8003598:	20c8      	movs	r0, #200	; 0xc8
 800359a:	f7fe fb7f 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 800359e:	2000      	movs	r0, #0
 80035a0:	f7fe fb8c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035a4:	2000      	movs	r0, #0
 80035a6:	f7fe fb89 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035aa:	2000      	movs	r0, #0
 80035ac:	f7fe fb86 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035b0:	2000      	movs	r0, #0
 80035b2:	f7fe fb83 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xC9);
 80035b6:	20c9      	movs	r0, #201	; 0xc9
 80035b8:	f7fe fb70 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80035bc:	2000      	movs	r0, #0
 80035be:	f7fe fb7d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035c2:	2000      	movs	r0, #0
 80035c4:	f7fe fb7a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035c8:	2000      	movs	r0, #0
 80035ca:	f7fe fb77 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035ce:	2000      	movs	r0, #0
 80035d0:	f7fe fb74 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035d4:	2000      	movs	r0, #0
 80035d6:	f7fe fb71 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035da:	2000      	movs	r0, #0
 80035dc:	f7fe fb6e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035e0:	2000      	movs	r0, #0
 80035e2:	f7fe fb6b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035e6:	2000      	movs	r0, #0
 80035e8:	f7fe fb68 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035ec:	2000      	movs	r0, #0
 80035ee:	f7fe fb65 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035f2:	2000      	movs	r0, #0
 80035f4:	f7fe fb62 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035f8:	2000      	movs	r0, #0
 80035fa:	f7fe fb5f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80035fe:	2000      	movs	r0, #0
 8003600:	f7fe fb5c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003604:	2000      	movs	r0, #0
 8003606:	f7fe fb59 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800360a:	2000      	movs	r0, #0
 800360c:	f7fe fb56 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003610:	2000      	movs	r0, #0
 8003612:	f7fe fb53 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003616:	2000      	movs	r0, #0
 8003618:	f7fe fb50 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xE0);
 800361c:	20e0      	movs	r0, #224	; 0xe0
 800361e:	f7fe fb3d 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x16);
 8003622:	2016      	movs	r0, #22
 8003624:	f7fe fb4a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003628:	2000      	movs	r0, #0
 800362a:	f7fe fb47 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x1C);
 800362e:	201c      	movs	r0, #28
 8003630:	f7fe fb44 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003634:	2000      	movs	r0, #0
 8003636:	f7fe fb41 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x21);
 800363a:	2021      	movs	r0, #33	; 0x21
 800363c:	f7fe fb3e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003640:	2000      	movs	r0, #0
 8003642:	f7fe fb3b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 8003646:	2036      	movs	r0, #54	; 0x36
 8003648:	f7fe fb38 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800364c:	2000      	movs	r0, #0
 800364e:	f7fe fb35 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x46);
 8003652:	2046      	movs	r0, #70	; 0x46
 8003654:	f7fe fb32 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003658:	2000      	movs	r0, #0
 800365a:	f7fe fb2f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x52);
 800365e:	2052      	movs	r0, #82	; 0x52
 8003660:	f7fe fb2c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003664:	2000      	movs	r0, #0
 8003666:	f7fe fb29 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x64);
 800366a:	2064      	movs	r0, #100	; 0x64
 800366c:	f7fe fb26 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003670:	2000      	movs	r0, #0
 8003672:	f7fe fb23 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x7A);
 8003676:	207a      	movs	r0, #122	; 0x7a
 8003678:	f7fe fb20 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800367c:	2000      	movs	r0, #0
 800367e:	f7fe fb1d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x8B);
 8003682:	208b      	movs	r0, #139	; 0x8b
 8003684:	f7fe fb1a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003688:	2000      	movs	r0, #0
 800368a:	f7fe fb17 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 800368e:	2099      	movs	r0, #153	; 0x99
 8003690:	f7fe fb14 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003694:	2000      	movs	r0, #0
 8003696:	f7fe fb11 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xA8);
 800369a:	20a8      	movs	r0, #168	; 0xa8
 800369c:	f7fe fb0e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036a0:	2000      	movs	r0, #0
 80036a2:	f7fe fb0b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xB9);
 80036a6:	20b9      	movs	r0, #185	; 0xb9
 80036a8:	f7fe fb08 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036ac:	2000      	movs	r0, #0
 80036ae:	f7fe fb05 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 80036b2:	20c4      	movs	r0, #196	; 0xc4
 80036b4:	f7fe fb02 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036b8:	2000      	movs	r0, #0
 80036ba:	f7fe faff 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xCA);
 80036be:	20ca      	movs	r0, #202	; 0xca
 80036c0:	f7fe fafc 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036c4:	2000      	movs	r0, #0
 80036c6:	f7fe faf9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xD2);
 80036ca:	20d2      	movs	r0, #210	; 0xd2
 80036cc:	f7fe faf6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036d0:	2000      	movs	r0, #0
 80036d2:	f7fe faf3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xD9);
 80036d6:	20d9      	movs	r0, #217	; 0xd9
 80036d8:	f7fe faf0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036dc:	2000      	movs	r0, #0
 80036de:	f7fe faed 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xE0);
 80036e2:	20e0      	movs	r0, #224	; 0xe0
 80036e4:	f7fe faea 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036e8:	2000      	movs	r0, #0
 80036ea:	f7fe fae7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 80036ee:	20f3      	movs	r0, #243	; 0xf3
 80036f0:	f7fe fae4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80036f4:	2000      	movs	r0, #0
 80036f6:	f7fe fae1 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xE1);
 80036fa:	20e1      	movs	r0, #225	; 0xe1
 80036fc:	f7fe face 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x16);
 8003700:	2016      	movs	r0, #22
 8003702:	f7fe fadb 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003706:	2000      	movs	r0, #0
 8003708:	f7fe fad8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x1C);
 800370c:	201c      	movs	r0, #28
 800370e:	f7fe fad5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003712:	2000      	movs	r0, #0
 8003714:	f7fe fad2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x22);
 8003718:	2022      	movs	r0, #34	; 0x22
 800371a:	f7fe facf 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800371e:	2000      	movs	r0, #0
 8003720:	f7fe facc 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 8003724:	2036      	movs	r0, #54	; 0x36
 8003726:	f7fe fac9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800372a:	2000      	movs	r0, #0
 800372c:	f7fe fac6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x45);
 8003730:	2045      	movs	r0, #69	; 0x45
 8003732:	f7fe fac3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003736:	2000      	movs	r0, #0
 8003738:	f7fe fac0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x52);
 800373c:	2052      	movs	r0, #82	; 0x52
 800373e:	f7fe fabd 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003742:	2000      	movs	r0, #0
 8003744:	f7fe faba 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x64);
 8003748:	2064      	movs	r0, #100	; 0x64
 800374a:	f7fe fab7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800374e:	2000      	movs	r0, #0
 8003750:	f7fe fab4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x7A);
 8003754:	207a      	movs	r0, #122	; 0x7a
 8003756:	f7fe fab1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800375a:	2000      	movs	r0, #0
 800375c:	f7fe faae 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x8B);
 8003760:	208b      	movs	r0, #139	; 0x8b
 8003762:	f7fe faab 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003766:	2000      	movs	r0, #0
 8003768:	f7fe faa8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 800376c:	2099      	movs	r0, #153	; 0x99
 800376e:	f7fe faa5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003772:	2000      	movs	r0, #0
 8003774:	f7fe faa2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xA8);
 8003778:	20a8      	movs	r0, #168	; 0xa8
 800377a:	f7fe fa9f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800377e:	2000      	movs	r0, #0
 8003780:	f7fe fa9c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xB9);
 8003784:	20b9      	movs	r0, #185	; 0xb9
 8003786:	f7fe fa99 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800378a:	2000      	movs	r0, #0
 800378c:	f7fe fa96 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 8003790:	20c4      	movs	r0, #196	; 0xc4
 8003792:	f7fe fa93 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003796:	2000      	movs	r0, #0
 8003798:	f7fe fa90 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xCA);
 800379c:	20ca      	movs	r0, #202	; 0xca
 800379e:	f7fe fa8d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037a2:	2000      	movs	r0, #0
 80037a4:	f7fe fa8a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xD2);
 80037a8:	20d2      	movs	r0, #210	; 0xd2
 80037aa:	f7fe fa87 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037ae:	2000      	movs	r0, #0
 80037b0:	f7fe fa84 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xD8);
 80037b4:	20d8      	movs	r0, #216	; 0xd8
 80037b6:	f7fe fa81 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037ba:	2000      	movs	r0, #0
 80037bc:	f7fe fa7e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xE0);
 80037c0:	20e0      	movs	r0, #224	; 0xe0
 80037c2:	f7fe fa7b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037c6:	2000      	movs	r0, #0
 80037c8:	f7fe fa78 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 80037cc:	20f3      	movs	r0, #243	; 0xf3
 80037ce:	f7fe fa75 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037d2:	2000      	movs	r0, #0
 80037d4:	f7fe fa72 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xE2);
 80037d8:	20e2      	movs	r0, #226	; 0xe2
 80037da:	f7fe fa5f 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x05);
 80037de:	2005      	movs	r0, #5
 80037e0:	f7fe fa6c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037e4:	2000      	movs	r0, #0
 80037e6:	f7fe fa69 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x0B);
 80037ea:	200b      	movs	r0, #11
 80037ec:	f7fe fa66 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037f0:	2000      	movs	r0, #0
 80037f2:	f7fe fa63 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x1B);
 80037f6:	201b      	movs	r0, #27
 80037f8:	f7fe fa60 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80037fc:	2000      	movs	r0, #0
 80037fe:	f7fe fa5d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x34);
 8003802:	2034      	movs	r0, #52	; 0x34
 8003804:	f7fe fa5a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003808:	2000      	movs	r0, #0
 800380a:	f7fe fa57 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 800380e:	2044      	movs	r0, #68	; 0x44
 8003810:	f7fe fa54 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003814:	2000      	movs	r0, #0
 8003816:	f7fe fa51 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x4F);
 800381a:	204f      	movs	r0, #79	; 0x4f
 800381c:	f7fe fa4e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003820:	2000      	movs	r0, #0
 8003822:	f7fe fa4b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x61);
 8003826:	2061      	movs	r0, #97	; 0x61
 8003828:	f7fe fa48 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800382c:	2000      	movs	r0, #0
 800382e:	f7fe fa45 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x79);
 8003832:	2079      	movs	r0, #121	; 0x79
 8003834:	f7fe fa42 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003838:	2000      	movs	r0, #0
 800383a:	f7fe fa3f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 800383e:	2088      	movs	r0, #136	; 0x88
 8003840:	f7fe fa3c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003844:	2000      	movs	r0, #0
 8003846:	f7fe fa39 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x97);
 800384a:	2097      	movs	r0, #151	; 0x97
 800384c:	f7fe fa36 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003850:	2000      	movs	r0, #0
 8003852:	f7fe fa33 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xA6);
 8003856:	20a6      	movs	r0, #166	; 0xa6
 8003858:	f7fe fa30 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800385c:	2000      	movs	r0, #0
 800385e:	f7fe fa2d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xB7);
 8003862:	20b7      	movs	r0, #183	; 0xb7
 8003864:	f7fe fa2a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003868:	2000      	movs	r0, #0
 800386a:	f7fe fa27 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xC2);
 800386e:	20c2      	movs	r0, #194	; 0xc2
 8003870:	f7fe fa24 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003874:	2000      	movs	r0, #0
 8003876:	f7fe fa21 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xC7);
 800387a:	20c7      	movs	r0, #199	; 0xc7
 800387c:	f7fe fa1e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003880:	2000      	movs	r0, #0
 8003882:	f7fe fa1b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xD1);
 8003886:	20d1      	movs	r0, #209	; 0xd1
 8003888:	f7fe fa18 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800388c:	2000      	movs	r0, #0
 800388e:	f7fe fa15 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xD6);
 8003892:	20d6      	movs	r0, #214	; 0xd6
 8003894:	f7fe fa12 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003898:	2000      	movs	r0, #0
 800389a:	f7fe fa0f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xDD);
 800389e:	20dd      	movs	r0, #221	; 0xdd
 80038a0:	f7fe fa0c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038a4:	2000      	movs	r0, #0
 80038a6:	f7fe fa09 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 80038aa:	20f3      	movs	r0, #243	; 0xf3
 80038ac:	f7fe fa06 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038b0:	2000      	movs	r0, #0
 80038b2:	f7fe fa03 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xE3);
 80038b6:	20e3      	movs	r0, #227	; 0xe3
 80038b8:	f7fe f9f0 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x05);
 80038bc:	2005      	movs	r0, #5
 80038be:	f7fe f9fd 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038c2:	2000      	movs	r0, #0
 80038c4:	f7fe f9fa 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xA);
 80038c8:	200a      	movs	r0, #10
 80038ca:	f7fe f9f7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038ce:	2000      	movs	r0, #0
 80038d0:	f7fe f9f4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x1C);
 80038d4:	201c      	movs	r0, #28
 80038d6:	f7fe f9f1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038da:	2000      	movs	r0, #0
 80038dc:	f7fe f9ee 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x33);
 80038e0:	2033      	movs	r0, #51	; 0x33
 80038e2:	f7fe f9eb 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038e6:	2000      	movs	r0, #0
 80038e8:	f7fe f9e8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 80038ec:	2044      	movs	r0, #68	; 0x44
 80038ee:	f7fe f9e5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038f2:	2000      	movs	r0, #0
 80038f4:	f7fe f9e2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x50);
 80038f8:	2050      	movs	r0, #80	; 0x50
 80038fa:	f7fe f9df 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80038fe:	2000      	movs	r0, #0
 8003900:	f7fe f9dc 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x62);
 8003904:	2062      	movs	r0, #98	; 0x62
 8003906:	f7fe f9d9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800390a:	2000      	movs	r0, #0
 800390c:	f7fe f9d6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x78);
 8003910:	2078      	movs	r0, #120	; 0x78
 8003912:	f7fe f9d3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003916:	2000      	movs	r0, #0
 8003918:	f7fe f9d0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 800391c:	2088      	movs	r0, #136	; 0x88
 800391e:	f7fe f9cd 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003922:	2000      	movs	r0, #0
 8003924:	f7fe f9ca 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x97);
 8003928:	2097      	movs	r0, #151	; 0x97
 800392a:	f7fe f9c7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800392e:	2000      	movs	r0, #0
 8003930:	f7fe f9c4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xA6);
 8003934:	20a6      	movs	r0, #166	; 0xa6
 8003936:	f7fe f9c1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800393a:	2000      	movs	r0, #0
 800393c:	f7fe f9be 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xB7);
 8003940:	20b7      	movs	r0, #183	; 0xb7
 8003942:	f7fe f9bb 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003946:	2000      	movs	r0, #0
 8003948:	f7fe f9b8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xC2);
 800394c:	20c2      	movs	r0, #194	; 0xc2
 800394e:	f7fe f9b5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003952:	2000      	movs	r0, #0
 8003954:	f7fe f9b2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xC7);
 8003958:	20c7      	movs	r0, #199	; 0xc7
 800395a:	f7fe f9af 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800395e:	2000      	movs	r0, #0
 8003960:	f7fe f9ac 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xD1);
 8003964:	20d1      	movs	r0, #209	; 0xd1
 8003966:	f7fe f9a9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800396a:	2000      	movs	r0, #0
 800396c:	f7fe f9a6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xD5);
 8003970:	20d5      	movs	r0, #213	; 0xd5
 8003972:	f7fe f9a3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003976:	2000      	movs	r0, #0
 8003978:	f7fe f9a0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xDD);
 800397c:	20dd      	movs	r0, #221	; 0xdd
 800397e:	f7fe f99d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003982:	2000      	movs	r0, #0
 8003984:	f7fe f99a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8003988:	20f3      	movs	r0, #243	; 0xf3
 800398a:	f7fe f997 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800398e:	2000      	movs	r0, #0
 8003990:	f7fe f994 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xE4);
 8003994:	20e4      	movs	r0, #228	; 0xe4
 8003996:	f7fe f981 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 800399a:	2001      	movs	r0, #1
 800399c:	f7fe f98e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039a0:	2000      	movs	r0, #0
 80039a2:	f7fe f98b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x01);
 80039a6:	2001      	movs	r0, #1
 80039a8:	f7fe f988 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039ac:	2000      	movs	r0, #0
 80039ae:	f7fe f985 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 80039b2:	2002      	movs	r0, #2
 80039b4:	f7fe f982 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039b8:	2000      	movs	r0, #0
 80039ba:	f7fe f97f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x2A);
 80039be:	202a      	movs	r0, #42	; 0x2a
 80039c0:	f7fe f97c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039c4:	2000      	movs	r0, #0
 80039c6:	f7fe f979 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 80039ca:	203c      	movs	r0, #60	; 0x3c
 80039cc:	f7fe f976 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039d0:	2000      	movs	r0, #0
 80039d2:	f7fe f973 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x4B);
 80039d6:	204b      	movs	r0, #75	; 0x4b
 80039d8:	f7fe f970 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039dc:	2000      	movs	r0, #0
 80039de:	f7fe f96d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 80039e2:	205d      	movs	r0, #93	; 0x5d
 80039e4:	f7fe f96a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039e8:	2000      	movs	r0, #0
 80039ea:	f7fe f967 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x74);
 80039ee:	2074      	movs	r0, #116	; 0x74
 80039f0:	f7fe f964 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80039f4:	2000      	movs	r0, #0
 80039f6:	f7fe f961 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x84);
 80039fa:	2084      	movs	r0, #132	; 0x84
 80039fc:	f7fe f95e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a00:	2000      	movs	r0, #0
 8003a02:	f7fe f95b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x93);
 8003a06:	2093      	movs	r0, #147	; 0x93
 8003a08:	f7fe f958 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	f7fe f955 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xA2);
 8003a12:	20a2      	movs	r0, #162	; 0xa2
 8003a14:	f7fe f952 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a18:	2000      	movs	r0, #0
 8003a1a:	f7fe f94f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xB3);
 8003a1e:	20b3      	movs	r0, #179	; 0xb3
 8003a20:	f7fe f94c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a24:	2000      	movs	r0, #0
 8003a26:	f7fe f949 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xBE);
 8003a2a:	20be      	movs	r0, #190	; 0xbe
 8003a2c:	f7fe f946 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a30:	2000      	movs	r0, #0
 8003a32:	f7fe f943 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 8003a36:	20c4      	movs	r0, #196	; 0xc4
 8003a38:	f7fe f940 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	f7fe f93d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xCD);
 8003a42:	20cd      	movs	r0, #205	; 0xcd
 8003a44:	f7fe f93a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a48:	2000      	movs	r0, #0
 8003a4a:	f7fe f937 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xD3);
 8003a4e:	20d3      	movs	r0, #211	; 0xd3
 8003a50:	f7fe f934 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a54:	2000      	movs	r0, #0
 8003a56:	f7fe f931 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xDD);
 8003a5a:	20dd      	movs	r0, #221	; 0xdd
 8003a5c:	f7fe f92e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a60:	2000      	movs	r0, #0
 8003a62:	f7fe f92b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8003a66:	20f3      	movs	r0, #243	; 0xf3
 8003a68:	f7fe f928 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a6c:	2000      	movs	r0, #0
 8003a6e:	f7fe f925 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xE5);
 8003a72:	20e5      	movs	r0, #229	; 0xe5
 8003a74:	f7fe f912 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003a78:	2000      	movs	r0, #0
 8003a7a:	f7fe f91f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a7e:	2000      	movs	r0, #0
 8003a80:	f7fe f91c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a84:	2000      	movs	r0, #0
 8003a86:	f7fe f919 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a8a:	2000      	movs	r0, #0
 8003a8c:	f7fe f916 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 8003a90:	2002      	movs	r0, #2
 8003a92:	f7fe f913 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003a96:	2000      	movs	r0, #0
 8003a98:	f7fe f910 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 8003a9c:	2029      	movs	r0, #41	; 0x29
 8003a9e:	f7fe f90d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	f7fe f90a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 8003aa8:	203c      	movs	r0, #60	; 0x3c
 8003aaa:	f7fe f907 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003aae:	2000      	movs	r0, #0
 8003ab0:	f7fe f904 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x4B);
 8003ab4:	204b      	movs	r0, #75	; 0x4b
 8003ab6:	f7fe f901 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003aba:	2000      	movs	r0, #0
 8003abc:	f7fe f8fe 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 8003ac0:	205d      	movs	r0, #93	; 0x5d
 8003ac2:	f7fe f8fb 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ac6:	2000      	movs	r0, #0
 8003ac8:	f7fe f8f8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x74);
 8003acc:	2074      	movs	r0, #116	; 0x74
 8003ace:	f7fe f8f5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	f7fe f8f2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x84);
 8003ad8:	2084      	movs	r0, #132	; 0x84
 8003ada:	f7fe f8ef 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ade:	2000      	movs	r0, #0
 8003ae0:	f7fe f8ec 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x93);
 8003ae4:	2093      	movs	r0, #147	; 0x93
 8003ae6:	f7fe f8e9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003aea:	2000      	movs	r0, #0
 8003aec:	f7fe f8e6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xA2);
 8003af0:	20a2      	movs	r0, #162	; 0xa2
 8003af2:	f7fe f8e3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003af6:	2000      	movs	r0, #0
 8003af8:	f7fe f8e0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xB3);
 8003afc:	20b3      	movs	r0, #179	; 0xb3
 8003afe:	f7fe f8dd 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b02:	2000      	movs	r0, #0
 8003b04:	f7fe f8da 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xBE);
 8003b08:	20be      	movs	r0, #190	; 0xbe
 8003b0a:	f7fe f8d7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b0e:	2000      	movs	r0, #0
 8003b10:	f7fe f8d4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 8003b14:	20c4      	movs	r0, #196	; 0xc4
 8003b16:	f7fe f8d1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b1a:	2000      	movs	r0, #0
 8003b1c:	f7fe f8ce 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xCD);
 8003b20:	20cd      	movs	r0, #205	; 0xcd
 8003b22:	f7fe f8cb 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b26:	2000      	movs	r0, #0
 8003b28:	f7fe f8c8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xD3);
 8003b2c:	20d3      	movs	r0, #211	; 0xd3
 8003b2e:	f7fe f8c5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b32:	2000      	movs	r0, #0
 8003b34:	f7fe f8c2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xDC);
 8003b38:	20dc      	movs	r0, #220	; 0xdc
 8003b3a:	f7fe f8bf 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b3e:	2000      	movs	r0, #0
 8003b40:	f7fe f8bc 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8003b44:	20f3      	movs	r0, #243	; 0xf3
 8003b46:	f7fe f8b9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b4a:	2000      	movs	r0, #0
 8003b4c:	f7fe f8b6 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xE6);
 8003b50:	20e6      	movs	r0, #230	; 0xe6
 8003b52:	f7fe f8a3 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x11);
 8003b56:	2011      	movs	r0, #17
 8003b58:	f7fe f8b0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b5c:	2000      	movs	r0, #0
 8003b5e:	f7fe f8ad 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x34);
 8003b62:	2034      	movs	r0, #52	; 0x34
 8003b64:	f7fe f8aa 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b68:	2000      	movs	r0, #0
 8003b6a:	f7fe f8a7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x56);
 8003b6e:	2056      	movs	r0, #86	; 0x56
 8003b70:	f7fe f8a4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b74:	2000      	movs	r0, #0
 8003b76:	f7fe f8a1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x76);
 8003b7a:	2076      	movs	r0, #118	; 0x76
 8003b7c:	f7fe f89e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b80:	2000      	movs	r0, #0
 8003b82:	f7fe f89b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x77);
 8003b86:	2077      	movs	r0, #119	; 0x77
 8003b88:	f7fe f898 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b8c:	2000      	movs	r0, #0
 8003b8e:	f7fe f895 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8003b92:	2066      	movs	r0, #102	; 0x66
 8003b94:	f7fe f892 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003b98:	2000      	movs	r0, #0
 8003b9a:	f7fe f88f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8003b9e:	2088      	movs	r0, #136	; 0x88
 8003ba0:	f7fe f88c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ba4:	2000      	movs	r0, #0
 8003ba6:	f7fe f889 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8003baa:	2099      	movs	r0, #153	; 0x99
 8003bac:	f7fe f886 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bb0:	2000      	movs	r0, #0
 8003bb2:	f7fe f883 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xBB);
 8003bb6:	20bb      	movs	r0, #187	; 0xbb
 8003bb8:	f7fe f880 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	f7fe f87d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8003bc2:	2099      	movs	r0, #153	; 0x99
 8003bc4:	f7fe f87a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bc8:	2000      	movs	r0, #0
 8003bca:	f7fe f877 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8003bce:	2066      	movs	r0, #102	; 0x66
 8003bd0:	f7fe f874 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bd4:	2000      	movs	r0, #0
 8003bd6:	f7fe f871 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 8003bda:	2055      	movs	r0, #85	; 0x55
 8003bdc:	f7fe f86e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003be0:	2000      	movs	r0, #0
 8003be2:	f7fe f86b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 8003be6:	2055      	movs	r0, #85	; 0x55
 8003be8:	f7fe f868 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bec:	2000      	movs	r0, #0
 8003bee:	f7fe f865 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x45);
 8003bf2:	2045      	movs	r0, #69	; 0x45
 8003bf4:	f7fe f862 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003bf8:	2000      	movs	r0, #0
 8003bfa:	f7fe f85f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x43);
 8003bfe:	2043      	movs	r0, #67	; 0x43
 8003c00:	f7fe f85c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c04:	2000      	movs	r0, #0
 8003c06:	f7fe f859 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8003c0a:	2044      	movs	r0, #68	; 0x44
 8003c0c:	f7fe f856 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c10:	2000      	movs	r0, #0
 8003c12:	f7fe f853 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xE7);
 8003c16:	20e7      	movs	r0, #231	; 0xe7
 8003c18:	f7fe f840 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x32);
 8003c1c:	2032      	movs	r0, #50	; 0x32
 8003c1e:	f7fe f84d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c22:	2000      	movs	r0, #0
 8003c24:	f7fe f84a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 8003c28:	2055      	movs	r0, #85	; 0x55
 8003c2a:	f7fe f847 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c2e:	2000      	movs	r0, #0
 8003c30:	f7fe f844 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x76);
 8003c34:	2076      	movs	r0, #118	; 0x76
 8003c36:	f7fe f841 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	f7fe f83e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8003c40:	2066      	movs	r0, #102	; 0x66
 8003c42:	f7fe f83b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c46:	2000      	movs	r0, #0
 8003c48:	f7fe f838 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x67);
 8003c4c:	2067      	movs	r0, #103	; 0x67
 8003c4e:	f7fe f835 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c52:	2000      	movs	r0, #0
 8003c54:	f7fe f832 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x67);
 8003c58:	2067      	movs	r0, #103	; 0x67
 8003c5a:	f7fe f82f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c5e:	2000      	movs	r0, #0
 8003c60:	f7fe f82c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x87);
 8003c64:	2087      	movs	r0, #135	; 0x87
 8003c66:	f7fe f829 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c6a:	2000      	movs	r0, #0
 8003c6c:	f7fe f826 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8003c70:	2099      	movs	r0, #153	; 0x99
 8003c72:	f7fe f823 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c76:	2000      	movs	r0, #0
 8003c78:	f7fe f820 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xBB);
 8003c7c:	20bb      	movs	r0, #187	; 0xbb
 8003c7e:	f7fe f81d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c82:	2000      	movs	r0, #0
 8003c84:	f7fe f81a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8003c88:	2099      	movs	r0, #153	; 0x99
 8003c8a:	f7fe f817 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c8e:	2000      	movs	r0, #0
 8003c90:	f7fe f814 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x77);
 8003c94:	2077      	movs	r0, #119	; 0x77
 8003c96:	f7fe f811 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003c9a:	2000      	movs	r0, #0
 8003c9c:	f7fe f80e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8003ca0:	2044      	movs	r0, #68	; 0x44
 8003ca2:	f7fe f80b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ca6:	2000      	movs	r0, #0
 8003ca8:	f7fe f808 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x56);
 8003cac:	2056      	movs	r0, #86	; 0x56
 8003cae:	f7fe f805 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003cb2:	2000      	movs	r0, #0
 8003cb4:	f7fe f802 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x23);
 8003cb8:	2023      	movs	r0, #35	; 0x23
 8003cba:	f7fd ffff 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003cbe:	2000      	movs	r0, #0
 8003cc0:	f7fd fffc 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x33);
 8003cc4:	2033      	movs	r0, #51	; 0x33
 8003cc6:	f7fd fff9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003cca:	2000      	movs	r0, #0
 8003ccc:	f7fd fff6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x45);
 8003cd0:	2045      	movs	r0, #69	; 0x45
 8003cd2:	f7fd fff3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003cd6:	2000      	movs	r0, #0
 8003cd8:	f7fd fff0 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xE8);
 8003cdc:	20e8      	movs	r0, #232	; 0xe8
 8003cde:	f7fd ffdd 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	f7fd ffea 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003ce8:	2000      	movs	r0, #0
 8003cea:	f7fd ffe7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8003cee:	2099      	movs	r0, #153	; 0x99
 8003cf0:	f7fd ffe4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	f7fd ffe1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x87);
 8003cfa:	2087      	movs	r0, #135	; 0x87
 8003cfc:	f7fd ffde 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d00:	2000      	movs	r0, #0
 8003d02:	f7fd ffdb 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8003d06:	2088      	movs	r0, #136	; 0x88
 8003d08:	f7fd ffd8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d0c:	2000      	movs	r0, #0
 8003d0e:	f7fd ffd5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x77);
 8003d12:	2077      	movs	r0, #119	; 0x77
 8003d14:	f7fd ffd2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d18:	2000      	movs	r0, #0
 8003d1a:	f7fd ffcf 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8003d1e:	2066      	movs	r0, #102	; 0x66
 8003d20:	f7fd ffcc 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d24:	2000      	movs	r0, #0
 8003d26:	f7fd ffc9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8003d2a:	2088      	movs	r0, #136	; 0x88
 8003d2c:	f7fd ffc6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d30:	2000      	movs	r0, #0
 8003d32:	f7fd ffc3 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xAA);
 8003d36:	20aa      	movs	r0, #170	; 0xaa
 8003d38:	f7fd ffc0 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d3c:	2000      	movs	r0, #0
 8003d3e:	f7fd ffbd 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xBB);
 8003d42:	20bb      	movs	r0, #187	; 0xbb
 8003d44:	f7fd ffba 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d48:	2000      	movs	r0, #0
 8003d4a:	f7fd ffb7 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8003d4e:	2099      	movs	r0, #153	; 0x99
 8003d50:	f7fd ffb4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d54:	2000      	movs	r0, #0
 8003d56:	f7fd ffb1 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8003d5a:	2066      	movs	r0, #102	; 0x66
 8003d5c:	f7fd ffae 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d60:	2000      	movs	r0, #0
 8003d62:	f7fd ffab 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 8003d66:	2055      	movs	r0, #85	; 0x55
 8003d68:	f7fd ffa8 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	f7fd ffa5 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 8003d72:	2055      	movs	r0, #85	; 0x55
 8003d74:	f7fd ffa2 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d78:	2000      	movs	r0, #0
 8003d7a:	f7fd ff9f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8003d7e:	2044      	movs	r0, #68	; 0x44
 8003d80:	f7fd ff9c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d84:	2000      	movs	r0, #0
 8003d86:	f7fd ff99 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8003d8a:	2044      	movs	r0, #68	; 0x44
 8003d8c:	f7fd ff96 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d90:	2000      	movs	r0, #0
 8003d92:	f7fd ff93 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 8003d96:	2055      	movs	r0, #85	; 0x55
 8003d98:	f7fd ff90 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003d9c:	2000      	movs	r0, #0
 8003d9e:	f7fd ff8d 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xE9);
 8003da2:	20e9      	movs	r0, #233	; 0xe9
 8003da4:	f7fd ff7a 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0xAA);
 8003da8:	20aa      	movs	r0, #170	; 0xaa
 8003daa:	f7fd ff87 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003dae:	2000      	movs	r0, #0
 8003db0:	f7fd ff84 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003db4:	2000      	movs	r0, #0
 8003db6:	f7fd ff81 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003dba:	2000      	movs	r0, #0
 8003dbc:	f7fd ff7e 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0x00);
 8003dc0:	2000      	movs	r0, #0
 8003dc2:	f7fd ff6b 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0xAA);
 8003dc6:	20aa      	movs	r0, #170	; 0xaa
 8003dc8:	f7fd ff78 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xCF);
 8003dcc:	20cf      	movs	r0, #207	; 0xcf
 8003dce:	f7fd ff65 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003dd2:	2000      	movs	r0, #0
 8003dd4:	f7fd ff72 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003dd8:	2000      	movs	r0, #0
 8003dda:	f7fd ff6f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003dde:	2000      	movs	r0, #0
 8003de0:	f7fd ff6c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003de4:	2000      	movs	r0, #0
 8003de6:	f7fd ff69 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003dea:	2000      	movs	r0, #0
 8003dec:	f7fd ff66 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003df0:	2000      	movs	r0, #0
 8003df2:	f7fd ff63 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003df6:	2000      	movs	r0, #0
 8003df8:	f7fd ff60 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	f7fd ff5d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e02:	2000      	movs	r0, #0
 8003e04:	f7fd ff5a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e08:	2000      	movs	r0, #0
 8003e0a:	f7fd ff57 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e0e:	2000      	movs	r0, #0
 8003e10:	f7fd ff54 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e14:	2000      	movs	r0, #0
 8003e16:	f7fd ff51 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e1a:	2000      	movs	r0, #0
 8003e1c:	f7fd ff4e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e20:	2000      	movs	r0, #0
 8003e22:	f7fd ff4b 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e26:	2000      	movs	r0, #0
 8003e28:	f7fd ff48 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e2c:	2000      	movs	r0, #0
 8003e2e:	f7fd ff45 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e32:	2000      	movs	r0, #0
 8003e34:	f7fd ff42 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xF0);
 8003e38:	20f0      	movs	r0, #240	; 0xf0
 8003e3a:	f7fd ff2f 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003e3e:	2000      	movs	r0, #0
 8003e40:	f7fd ff3c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x50);
 8003e44:	2050      	movs	r0, #80	; 0x50
 8003e46:	f7fd ff39 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e4a:	2000      	movs	r0, #0
 8003e4c:	f7fd ff36 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e50:	2000      	movs	r0, #0
 8003e52:	f7fd ff33 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e56:	2000      	movs	r0, #0
 8003e58:	f7fd ff30 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xF3);
 8003e5c:	20f3      	movs	r0, #243	; 0xf3
 8003e5e:	f7fd ff1d 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003e62:	2000      	movs	r0, #0
 8003e64:	f7fd ff2a 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xF9);
 8003e68:	20f9      	movs	r0, #249	; 0xf9
 8003e6a:	f7fd ff17 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x06);
 8003e6e:	2006      	movs	r0, #6
 8003e70:	f7fd ff24 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x10);
 8003e74:	2010      	movs	r0, #16
 8003e76:	f7fd ff21 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 8003e7a:	2029      	movs	r0, #41	; 0x29
 8003e7c:	f7fd ff1e 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8003e80:	2000      	movs	r0, #0
 8003e82:	f7fd ff1b 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0x3A);
 8003e86:	203a      	movs	r0, #58	; 0x3a
 8003e88:	f7fd ff08 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x55);	//66
 8003e8c:	2055      	movs	r0, #85	; 0x55
 8003e8e:	f7fd ff15 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0x11);
 8003e92:	2011      	movs	r0, #17
 8003e94:	f7fd ff02 	bl	8001c9c <LCD_WR_REG>
		HAL_Delay(100);
 8003e98:	2064      	movs	r0, #100	; 0x64
 8003e9a:	f003 fadf 	bl	800745c <HAL_Delay>
		LCD_WR_REG(0x29);
 8003e9e:	2029      	movs	r0, #41	; 0x29
 8003ea0:	f7fd fefc 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_REG(0x35);
 8003ea4:	2035      	movs	r0, #53	; 0x35
 8003ea6:	f7fd fef9 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8003eaa:	2000      	movs	r0, #0
 8003eac:	f7fd ff06 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0x51);
 8003eb0:	2051      	movs	r0, #81	; 0x51
 8003eb2:	f7fd fef3 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0xFF);
 8003eb6:	20ff      	movs	r0, #255	; 0xff
 8003eb8:	f7fd ff00 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0x53);
 8003ebc:	2053      	movs	r0, #83	; 0x53
 8003ebe:	f7fd feed 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x2C);
 8003ec2:	202c      	movs	r0, #44	; 0x2c
 8003ec4:	f7fd fefa 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0x55);
 8003ec8:	2055      	movs	r0, #85	; 0x55
 8003eca:	f7fd fee7 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x82);
 8003ece:	2082      	movs	r0, #130	; 0x82
 8003ed0:	f7fd fef4 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8003ed4:	202c      	movs	r0, #44	; 0x2c
 8003ed6:	f7fd fee1 	bl	8001c9c <LCD_WR_REG>
 8003eda:	f002 b8e7 	b.w	80060ac <LCD_Init+0x383c>
	}else if(lcddev.id==0x5510)
 8003ede:	4b04      	ldr	r3, [pc, #16]	; (8003ef0 <LCD_Init+0x1680>)
 8003ee0:	889b      	ldrh	r3, [r3, #4]
 8003ee2:	f245 5210 	movw	r2, #21776	; 0x5510
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	f040 8782 	bne.w	8004df0 <LCD_Init+0x2580>
 8003eec:	e002      	b.n	8003ef4 <LCD_Init+0x1684>
 8003eee:	bf00      	nop
 8003ef0:	2000035c 	.word	0x2000035c
	{
		LCD_WriteReg(0xF000,0x55);
 8003ef4:	2155      	movs	r1, #85	; 0x55
 8003ef6:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8003efa:	f7fd fefd 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xF001,0xAA);
 8003efe:	21aa      	movs	r1, #170	; 0xaa
 8003f00:	f24f 0001 	movw	r0, #61441	; 0xf001
 8003f04:	f7fd fef8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xF002,0x52);
 8003f08:	2152      	movs	r1, #82	; 0x52
 8003f0a:	f24f 0002 	movw	r0, #61442	; 0xf002
 8003f0e:	f7fd fef3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xF003,0x08);
 8003f12:	2108      	movs	r1, #8
 8003f14:	f24f 0003 	movw	r0, #61443	; 0xf003
 8003f18:	f7fd feee 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xF004,0x01);
 8003f1c:	2101      	movs	r1, #1
 8003f1e:	f24f 0004 	movw	r0, #61444	; 0xf004
 8003f22:	f7fd fee9 	bl	8001cf8 <LCD_WriteReg>
		//AVDD Set AVDD 5.2V
		LCD_WriteReg(0xB000,0x0D);
 8003f26:	210d      	movs	r1, #13
 8003f28:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 8003f2c:	f7fd fee4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB001,0x0D);
 8003f30:	210d      	movs	r1, #13
 8003f32:	f24b 0001 	movw	r0, #45057	; 0xb001
 8003f36:	f7fd fedf 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB002,0x0D);
 8003f3a:	210d      	movs	r1, #13
 8003f3c:	f24b 0002 	movw	r0, #45058	; 0xb002
 8003f40:	f7fd feda 	bl	8001cf8 <LCD_WriteReg>
		//AVDD ratio
		LCD_WriteReg(0xB600,0x34);
 8003f44:	2134      	movs	r1, #52	; 0x34
 8003f46:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8003f4a:	f7fd fed5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB601,0x34);
 8003f4e:	2134      	movs	r1, #52	; 0x34
 8003f50:	f24b 6001 	movw	r0, #46593	; 0xb601
 8003f54:	f7fd fed0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB602,0x34);
 8003f58:	2134      	movs	r1, #52	; 0x34
 8003f5a:	f24b 6002 	movw	r0, #46594	; 0xb602
 8003f5e:	f7fd fecb 	bl	8001cf8 <LCD_WriteReg>
		//AVEE -5.2V
		LCD_WriteReg(0xB100,0x0D);
 8003f62:	210d      	movs	r1, #13
 8003f64:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8003f68:	f7fd fec6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB101,0x0D);
 8003f6c:	210d      	movs	r1, #13
 8003f6e:	f24b 1001 	movw	r0, #45313	; 0xb101
 8003f72:	f7fd fec1 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB102,0x0D);
 8003f76:	210d      	movs	r1, #13
 8003f78:	f24b 1002 	movw	r0, #45314	; 0xb102
 8003f7c:	f7fd febc 	bl	8001cf8 <LCD_WriteReg>
		//AVEE ratio
		LCD_WriteReg(0xB700,0x34);
 8003f80:	2134      	movs	r1, #52	; 0x34
 8003f82:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8003f86:	f7fd feb7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB701,0x34);
 8003f8a:	2134      	movs	r1, #52	; 0x34
 8003f8c:	f24b 7001 	movw	r0, #46849	; 0xb701
 8003f90:	f7fd feb2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB702,0x34);
 8003f94:	2134      	movs	r1, #52	; 0x34
 8003f96:	f24b 7002 	movw	r0, #46850	; 0xb702
 8003f9a:	f7fd fead 	bl	8001cf8 <LCD_WriteReg>
		//VCL -2.5V
		LCD_WriteReg(0xB200,0x00);
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 8003fa4:	f7fd fea8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB201,0x00);
 8003fa8:	2100      	movs	r1, #0
 8003faa:	f24b 2001 	movw	r0, #45569	; 0xb201
 8003fae:	f7fd fea3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB202,0x00);
 8003fb2:	2100      	movs	r1, #0
 8003fb4:	f24b 2002 	movw	r0, #45570	; 0xb202
 8003fb8:	f7fd fe9e 	bl	8001cf8 <LCD_WriteReg>
		//VCL ratio
		LCD_WriteReg(0xB800,0x24);
 8003fbc:	2124      	movs	r1, #36	; 0x24
 8003fbe:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8003fc2:	f7fd fe99 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB801,0x24);
 8003fc6:	2124      	movs	r1, #36	; 0x24
 8003fc8:	f64b 0001 	movw	r0, #47105	; 0xb801
 8003fcc:	f7fd fe94 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB802,0x24);
 8003fd0:	2124      	movs	r1, #36	; 0x24
 8003fd2:	f64b 0002 	movw	r0, #47106	; 0xb802
 8003fd6:	f7fd fe8f 	bl	8001cf8 <LCD_WriteReg>
		//VGH 15V (Free pump)
		LCD_WriteReg(0xBF00,0x01);
 8003fda:	2101      	movs	r1, #1
 8003fdc:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 8003fe0:	f7fd fe8a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB300,0x0F);
 8003fe4:	210f      	movs	r1, #15
 8003fe6:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 8003fea:	f7fd fe85 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB301,0x0F);
 8003fee:	210f      	movs	r1, #15
 8003ff0:	f24b 3001 	movw	r0, #45825	; 0xb301
 8003ff4:	f7fd fe80 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB302,0x0F);
 8003ff8:	210f      	movs	r1, #15
 8003ffa:	f24b 3002 	movw	r0, #45826	; 0xb302
 8003ffe:	f7fd fe7b 	bl	8001cf8 <LCD_WriteReg>
		//VGH ratio
		LCD_WriteReg(0xB900,0x34);
 8004002:	2134      	movs	r1, #52	; 0x34
 8004004:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 8004008:	f7fd fe76 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB901,0x34);
 800400c:	2134      	movs	r1, #52	; 0x34
 800400e:	f64b 1001 	movw	r0, #47361	; 0xb901
 8004012:	f7fd fe71 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB902,0x34);
 8004016:	2134      	movs	r1, #52	; 0x34
 8004018:	f64b 1002 	movw	r0, #47362	; 0xb902
 800401c:	f7fd fe6c 	bl	8001cf8 <LCD_WriteReg>
		//VGL_REG -10V
		LCD_WriteReg(0xB500,0x08);
 8004020:	2108      	movs	r1, #8
 8004022:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 8004026:	f7fd fe67 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB501,0x08);
 800402a:	2108      	movs	r1, #8
 800402c:	f24b 5001 	movw	r0, #46337	; 0xb501
 8004030:	f7fd fe62 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB502,0x08);
 8004034:	2108      	movs	r1, #8
 8004036:	f24b 5002 	movw	r0, #46338	; 0xb502
 800403a:	f7fd fe5d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xC200,0x03);
 800403e:	2103      	movs	r1, #3
 8004040:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 8004044:	f7fd fe58 	bl	8001cf8 <LCD_WriteReg>
		//VGLX ratio
		LCD_WriteReg(0xBA00,0x24);
 8004048:	2124      	movs	r1, #36	; 0x24
 800404a:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 800404e:	f7fd fe53 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xBA01,0x24);
 8004052:	2124      	movs	r1, #36	; 0x24
 8004054:	f64b 2001 	movw	r0, #47617	; 0xba01
 8004058:	f7fd fe4e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xBA02,0x24);
 800405c:	2124      	movs	r1, #36	; 0x24
 800405e:	f64b 2002 	movw	r0, #47618	; 0xba02
 8004062:	f7fd fe49 	bl	8001cf8 <LCD_WriteReg>
		//VGMP/VGSP 4.5V/0V
		LCD_WriteReg(0xBC00,0x00);
 8004066:	2100      	movs	r1, #0
 8004068:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 800406c:	f7fd fe44 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xBC01,0x78);
 8004070:	2178      	movs	r1, #120	; 0x78
 8004072:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8004076:	f7fd fe3f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xBC02,0x00);
 800407a:	2100      	movs	r1, #0
 800407c:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8004080:	f7fd fe3a 	bl	8001cf8 <LCD_WriteReg>
		//VGMN/VGSN -4.5V/0V
		LCD_WriteReg(0xBD00,0x00);
 8004084:	2100      	movs	r1, #0
 8004086:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 800408a:	f7fd fe35 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xBD01,0x78);
 800408e:	2178      	movs	r1, #120	; 0x78
 8004090:	f64b 5001 	movw	r0, #48385	; 0xbd01
 8004094:	f7fd fe30 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xBD02,0x00);
 8004098:	2100      	movs	r1, #0
 800409a:	f64b 5002 	movw	r0, #48386	; 0xbd02
 800409e:	f7fd fe2b 	bl	8001cf8 <LCD_WriteReg>
		//VCOM
		LCD_WriteReg(0xBE00,0x00);
 80040a2:	2100      	movs	r1, #0
 80040a4:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 80040a8:	f7fd fe26 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xBE01,0x64);
 80040ac:	2164      	movs	r1, #100	; 0x64
 80040ae:	f64b 6001 	movw	r0, #48641	; 0xbe01
 80040b2:	f7fd fe21 	bl	8001cf8 <LCD_WriteReg>
		//Gamma Setting
		LCD_WriteReg(0xD100,0x00);
 80040b6:	2100      	movs	r1, #0
 80040b8:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 80040bc:	f7fd fe1c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD101,0x33);
 80040c0:	2133      	movs	r1, #51	; 0x33
 80040c2:	f24d 1001 	movw	r0, #53505	; 0xd101
 80040c6:	f7fd fe17 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD102,0x00);
 80040ca:	2100      	movs	r1, #0
 80040cc:	f24d 1002 	movw	r0, #53506	; 0xd102
 80040d0:	f7fd fe12 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD103,0x34);
 80040d4:	2134      	movs	r1, #52	; 0x34
 80040d6:	f24d 1003 	movw	r0, #53507	; 0xd103
 80040da:	f7fd fe0d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD104,0x00);
 80040de:	2100      	movs	r1, #0
 80040e0:	f24d 1004 	movw	r0, #53508	; 0xd104
 80040e4:	f7fd fe08 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD105,0x3A);
 80040e8:	213a      	movs	r1, #58	; 0x3a
 80040ea:	f24d 1005 	movw	r0, #53509	; 0xd105
 80040ee:	f7fd fe03 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD106,0x00);
 80040f2:	2100      	movs	r1, #0
 80040f4:	f24d 1006 	movw	r0, #53510	; 0xd106
 80040f8:	f7fd fdfe 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD107,0x4A);
 80040fc:	214a      	movs	r1, #74	; 0x4a
 80040fe:	f24d 1007 	movw	r0, #53511	; 0xd107
 8004102:	f7fd fdf9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD108,0x00);
 8004106:	2100      	movs	r1, #0
 8004108:	f24d 1008 	movw	r0, #53512	; 0xd108
 800410c:	f7fd fdf4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD109,0x5C);
 8004110:	215c      	movs	r1, #92	; 0x5c
 8004112:	f24d 1009 	movw	r0, #53513	; 0xd109
 8004116:	f7fd fdef 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD10A,0x00);
 800411a:	2100      	movs	r1, #0
 800411c:	f24d 100a 	movw	r0, #53514	; 0xd10a
 8004120:	f7fd fdea 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD10B,0x81);
 8004124:	2181      	movs	r1, #129	; 0x81
 8004126:	f24d 100b 	movw	r0, #53515	; 0xd10b
 800412a:	f7fd fde5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD10C,0x00);
 800412e:	2100      	movs	r1, #0
 8004130:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8004134:	f7fd fde0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD10D,0xA6);
 8004138:	21a6      	movs	r1, #166	; 0xa6
 800413a:	f24d 100d 	movw	r0, #53517	; 0xd10d
 800413e:	f7fd fddb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD10E,0x00);
 8004142:	2100      	movs	r1, #0
 8004144:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8004148:	f7fd fdd6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD10F,0xE5);
 800414c:	21e5      	movs	r1, #229	; 0xe5
 800414e:	f24d 100f 	movw	r0, #53519	; 0xd10f
 8004152:	f7fd fdd1 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD110,0x01);
 8004156:	2101      	movs	r1, #1
 8004158:	f24d 1010 	movw	r0, #53520	; 0xd110
 800415c:	f7fd fdcc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD111,0x13);
 8004160:	2113      	movs	r1, #19
 8004162:	f24d 1011 	movw	r0, #53521	; 0xd111
 8004166:	f7fd fdc7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD112,0x01);
 800416a:	2101      	movs	r1, #1
 800416c:	f24d 1012 	movw	r0, #53522	; 0xd112
 8004170:	f7fd fdc2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD113,0x54);
 8004174:	2154      	movs	r1, #84	; 0x54
 8004176:	f24d 1013 	movw	r0, #53523	; 0xd113
 800417a:	f7fd fdbd 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD114,0x01);
 800417e:	2101      	movs	r1, #1
 8004180:	f24d 1014 	movw	r0, #53524	; 0xd114
 8004184:	f7fd fdb8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD115,0x82);
 8004188:	2182      	movs	r1, #130	; 0x82
 800418a:	f24d 1015 	movw	r0, #53525	; 0xd115
 800418e:	f7fd fdb3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD116,0x01);
 8004192:	2101      	movs	r1, #1
 8004194:	f24d 1016 	movw	r0, #53526	; 0xd116
 8004198:	f7fd fdae 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD117,0xCA);
 800419c:	21ca      	movs	r1, #202	; 0xca
 800419e:	f24d 1017 	movw	r0, #53527	; 0xd117
 80041a2:	f7fd fda9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD118,0x02);
 80041a6:	2102      	movs	r1, #2
 80041a8:	f24d 1018 	movw	r0, #53528	; 0xd118
 80041ac:	f7fd fda4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD119,0x00);
 80041b0:	2100      	movs	r1, #0
 80041b2:	f24d 1019 	movw	r0, #53529	; 0xd119
 80041b6:	f7fd fd9f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD11A,0x02);
 80041ba:	2102      	movs	r1, #2
 80041bc:	f24d 101a 	movw	r0, #53530	; 0xd11a
 80041c0:	f7fd fd9a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD11B,0x01);
 80041c4:	2101      	movs	r1, #1
 80041c6:	f24d 101b 	movw	r0, #53531	; 0xd11b
 80041ca:	f7fd fd95 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD11C,0x02);
 80041ce:	2102      	movs	r1, #2
 80041d0:	f24d 101c 	movw	r0, #53532	; 0xd11c
 80041d4:	f7fd fd90 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD11D,0x34);
 80041d8:	2134      	movs	r1, #52	; 0x34
 80041da:	f24d 101d 	movw	r0, #53533	; 0xd11d
 80041de:	f7fd fd8b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD11E,0x02);
 80041e2:	2102      	movs	r1, #2
 80041e4:	f24d 101e 	movw	r0, #53534	; 0xd11e
 80041e8:	f7fd fd86 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD11F,0x67);
 80041ec:	2167      	movs	r1, #103	; 0x67
 80041ee:	f24d 101f 	movw	r0, #53535	; 0xd11f
 80041f2:	f7fd fd81 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD120,0x02);
 80041f6:	2102      	movs	r1, #2
 80041f8:	f24d 1020 	movw	r0, #53536	; 0xd120
 80041fc:	f7fd fd7c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD121,0x84);
 8004200:	2184      	movs	r1, #132	; 0x84
 8004202:	f24d 1021 	movw	r0, #53537	; 0xd121
 8004206:	f7fd fd77 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD122,0x02);
 800420a:	2102      	movs	r1, #2
 800420c:	f24d 1022 	movw	r0, #53538	; 0xd122
 8004210:	f7fd fd72 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD123,0xA4);
 8004214:	21a4      	movs	r1, #164	; 0xa4
 8004216:	f24d 1023 	movw	r0, #53539	; 0xd123
 800421a:	f7fd fd6d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD124,0x02);
 800421e:	2102      	movs	r1, #2
 8004220:	f24d 1024 	movw	r0, #53540	; 0xd124
 8004224:	f7fd fd68 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD125,0xB7);
 8004228:	21b7      	movs	r1, #183	; 0xb7
 800422a:	f24d 1025 	movw	r0, #53541	; 0xd125
 800422e:	f7fd fd63 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD126,0x02);
 8004232:	2102      	movs	r1, #2
 8004234:	f24d 1026 	movw	r0, #53542	; 0xd126
 8004238:	f7fd fd5e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD127,0xCF);
 800423c:	21cf      	movs	r1, #207	; 0xcf
 800423e:	f24d 1027 	movw	r0, #53543	; 0xd127
 8004242:	f7fd fd59 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD128,0x02);
 8004246:	2102      	movs	r1, #2
 8004248:	f24d 1028 	movw	r0, #53544	; 0xd128
 800424c:	f7fd fd54 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD129,0xDE);
 8004250:	21de      	movs	r1, #222	; 0xde
 8004252:	f24d 1029 	movw	r0, #53545	; 0xd129
 8004256:	f7fd fd4f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD12A,0x02);
 800425a:	2102      	movs	r1, #2
 800425c:	f24d 102a 	movw	r0, #53546	; 0xd12a
 8004260:	f7fd fd4a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD12B,0xF2);
 8004264:	21f2      	movs	r1, #242	; 0xf2
 8004266:	f24d 102b 	movw	r0, #53547	; 0xd12b
 800426a:	f7fd fd45 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD12C,0x02);
 800426e:	2102      	movs	r1, #2
 8004270:	f24d 102c 	movw	r0, #53548	; 0xd12c
 8004274:	f7fd fd40 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD12D,0xFE);
 8004278:	21fe      	movs	r1, #254	; 0xfe
 800427a:	f24d 102d 	movw	r0, #53549	; 0xd12d
 800427e:	f7fd fd3b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD12E,0x03);
 8004282:	2103      	movs	r1, #3
 8004284:	f24d 102e 	movw	r0, #53550	; 0xd12e
 8004288:	f7fd fd36 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD12F,0x10);
 800428c:	2110      	movs	r1, #16
 800428e:	f24d 102f 	movw	r0, #53551	; 0xd12f
 8004292:	f7fd fd31 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD130,0x03);
 8004296:	2103      	movs	r1, #3
 8004298:	f24d 1030 	movw	r0, #53552	; 0xd130
 800429c:	f7fd fd2c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD131,0x33);
 80042a0:	2133      	movs	r1, #51	; 0x33
 80042a2:	f24d 1031 	movw	r0, #53553	; 0xd131
 80042a6:	f7fd fd27 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD132,0x03);
 80042aa:	2103      	movs	r1, #3
 80042ac:	f24d 1032 	movw	r0, #53554	; 0xd132
 80042b0:	f7fd fd22 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD133,0x6D);
 80042b4:	216d      	movs	r1, #109	; 0x6d
 80042b6:	f24d 1033 	movw	r0, #53555	; 0xd133
 80042ba:	f7fd fd1d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD200,0x00);
 80042be:	2100      	movs	r1, #0
 80042c0:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 80042c4:	f7fd fd18 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD201,0x33);
 80042c8:	2133      	movs	r1, #51	; 0x33
 80042ca:	f24d 2001 	movw	r0, #53761	; 0xd201
 80042ce:	f7fd fd13 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD202,0x00);
 80042d2:	2100      	movs	r1, #0
 80042d4:	f24d 2002 	movw	r0, #53762	; 0xd202
 80042d8:	f7fd fd0e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD203,0x34);
 80042dc:	2134      	movs	r1, #52	; 0x34
 80042de:	f24d 2003 	movw	r0, #53763	; 0xd203
 80042e2:	f7fd fd09 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD204,0x00);
 80042e6:	2100      	movs	r1, #0
 80042e8:	f24d 2004 	movw	r0, #53764	; 0xd204
 80042ec:	f7fd fd04 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD205,0x3A);
 80042f0:	213a      	movs	r1, #58	; 0x3a
 80042f2:	f24d 2005 	movw	r0, #53765	; 0xd205
 80042f6:	f7fd fcff 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD206,0x00);
 80042fa:	2100      	movs	r1, #0
 80042fc:	f24d 2006 	movw	r0, #53766	; 0xd206
 8004300:	f7fd fcfa 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD207,0x4A);
 8004304:	214a      	movs	r1, #74	; 0x4a
 8004306:	f24d 2007 	movw	r0, #53767	; 0xd207
 800430a:	f7fd fcf5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD208,0x00);
 800430e:	2100      	movs	r1, #0
 8004310:	f24d 2008 	movw	r0, #53768	; 0xd208
 8004314:	f7fd fcf0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD209,0x5C);
 8004318:	215c      	movs	r1, #92	; 0x5c
 800431a:	f24d 2009 	movw	r0, #53769	; 0xd209
 800431e:	f7fd fceb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD20A,0x00);
 8004322:	2100      	movs	r1, #0
 8004324:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8004328:	f7fd fce6 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0xD20B,0x81);
 800432c:	2181      	movs	r1, #129	; 0x81
 800432e:	f24d 200b 	movw	r0, #53771	; 0xd20b
 8004332:	f7fd fce1 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD20C,0x00);
 8004336:	2100      	movs	r1, #0
 8004338:	f24d 200c 	movw	r0, #53772	; 0xd20c
 800433c:	f7fd fcdc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD20D,0xA6);
 8004340:	21a6      	movs	r1, #166	; 0xa6
 8004342:	f24d 200d 	movw	r0, #53773	; 0xd20d
 8004346:	f7fd fcd7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD20E,0x00);
 800434a:	2100      	movs	r1, #0
 800434c:	f24d 200e 	movw	r0, #53774	; 0xd20e
 8004350:	f7fd fcd2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD20F,0xE5);
 8004354:	21e5      	movs	r1, #229	; 0xe5
 8004356:	f24d 200f 	movw	r0, #53775	; 0xd20f
 800435a:	f7fd fccd 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD210,0x01);
 800435e:	2101      	movs	r1, #1
 8004360:	f24d 2010 	movw	r0, #53776	; 0xd210
 8004364:	f7fd fcc8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD211,0x13);
 8004368:	2113      	movs	r1, #19
 800436a:	f24d 2011 	movw	r0, #53777	; 0xd211
 800436e:	f7fd fcc3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD212,0x01);
 8004372:	2101      	movs	r1, #1
 8004374:	f24d 2012 	movw	r0, #53778	; 0xd212
 8004378:	f7fd fcbe 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD213,0x54);
 800437c:	2154      	movs	r1, #84	; 0x54
 800437e:	f24d 2013 	movw	r0, #53779	; 0xd213
 8004382:	f7fd fcb9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD214,0x01);
 8004386:	2101      	movs	r1, #1
 8004388:	f24d 2014 	movw	r0, #53780	; 0xd214
 800438c:	f7fd fcb4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD215,0x82);
 8004390:	2182      	movs	r1, #130	; 0x82
 8004392:	f24d 2015 	movw	r0, #53781	; 0xd215
 8004396:	f7fd fcaf 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD216,0x01);
 800439a:	2101      	movs	r1, #1
 800439c:	f24d 2016 	movw	r0, #53782	; 0xd216
 80043a0:	f7fd fcaa 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD217,0xCA);
 80043a4:	21ca      	movs	r1, #202	; 0xca
 80043a6:	f24d 2017 	movw	r0, #53783	; 0xd217
 80043aa:	f7fd fca5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD218,0x02);
 80043ae:	2102      	movs	r1, #2
 80043b0:	f24d 2018 	movw	r0, #53784	; 0xd218
 80043b4:	f7fd fca0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD219,0x00);
 80043b8:	2100      	movs	r1, #0
 80043ba:	f24d 2019 	movw	r0, #53785	; 0xd219
 80043be:	f7fd fc9b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD21A,0x02);
 80043c2:	2102      	movs	r1, #2
 80043c4:	f24d 201a 	movw	r0, #53786	; 0xd21a
 80043c8:	f7fd fc96 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD21B,0x01);
 80043cc:	2101      	movs	r1, #1
 80043ce:	f24d 201b 	movw	r0, #53787	; 0xd21b
 80043d2:	f7fd fc91 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD21C,0x02);
 80043d6:	2102      	movs	r1, #2
 80043d8:	f24d 201c 	movw	r0, #53788	; 0xd21c
 80043dc:	f7fd fc8c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD21D,0x34);
 80043e0:	2134      	movs	r1, #52	; 0x34
 80043e2:	f24d 201d 	movw	r0, #53789	; 0xd21d
 80043e6:	f7fd fc87 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD21E,0x02);
 80043ea:	2102      	movs	r1, #2
 80043ec:	f24d 201e 	movw	r0, #53790	; 0xd21e
 80043f0:	f7fd fc82 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD21F,0x67);
 80043f4:	2167      	movs	r1, #103	; 0x67
 80043f6:	f24d 201f 	movw	r0, #53791	; 0xd21f
 80043fa:	f7fd fc7d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD220,0x02);
 80043fe:	2102      	movs	r1, #2
 8004400:	f24d 2020 	movw	r0, #53792	; 0xd220
 8004404:	f7fd fc78 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD221,0x84);
 8004408:	2184      	movs	r1, #132	; 0x84
 800440a:	f24d 2021 	movw	r0, #53793	; 0xd221
 800440e:	f7fd fc73 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD222,0x02);
 8004412:	2102      	movs	r1, #2
 8004414:	f24d 2022 	movw	r0, #53794	; 0xd222
 8004418:	f7fd fc6e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD223,0xA4);
 800441c:	21a4      	movs	r1, #164	; 0xa4
 800441e:	f24d 2023 	movw	r0, #53795	; 0xd223
 8004422:	f7fd fc69 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD224,0x02);
 8004426:	2102      	movs	r1, #2
 8004428:	f24d 2024 	movw	r0, #53796	; 0xd224
 800442c:	f7fd fc64 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD225,0xB7);
 8004430:	21b7      	movs	r1, #183	; 0xb7
 8004432:	f24d 2025 	movw	r0, #53797	; 0xd225
 8004436:	f7fd fc5f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD226,0x02);
 800443a:	2102      	movs	r1, #2
 800443c:	f24d 2026 	movw	r0, #53798	; 0xd226
 8004440:	f7fd fc5a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD227,0xCF);
 8004444:	21cf      	movs	r1, #207	; 0xcf
 8004446:	f24d 2027 	movw	r0, #53799	; 0xd227
 800444a:	f7fd fc55 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD228,0x02);
 800444e:	2102      	movs	r1, #2
 8004450:	f24d 2028 	movw	r0, #53800	; 0xd228
 8004454:	f7fd fc50 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD229,0xDE);
 8004458:	21de      	movs	r1, #222	; 0xde
 800445a:	f24d 2029 	movw	r0, #53801	; 0xd229
 800445e:	f7fd fc4b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD22A,0x02);
 8004462:	2102      	movs	r1, #2
 8004464:	f24d 202a 	movw	r0, #53802	; 0xd22a
 8004468:	f7fd fc46 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD22B,0xF2);
 800446c:	21f2      	movs	r1, #242	; 0xf2
 800446e:	f24d 202b 	movw	r0, #53803	; 0xd22b
 8004472:	f7fd fc41 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD22C,0x02);
 8004476:	2102      	movs	r1, #2
 8004478:	f24d 202c 	movw	r0, #53804	; 0xd22c
 800447c:	f7fd fc3c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD22D,0xFE);
 8004480:	21fe      	movs	r1, #254	; 0xfe
 8004482:	f24d 202d 	movw	r0, #53805	; 0xd22d
 8004486:	f7fd fc37 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD22E,0x03);
 800448a:	2103      	movs	r1, #3
 800448c:	f24d 202e 	movw	r0, #53806	; 0xd22e
 8004490:	f7fd fc32 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD22F,0x10);
 8004494:	2110      	movs	r1, #16
 8004496:	f24d 202f 	movw	r0, #53807	; 0xd22f
 800449a:	f7fd fc2d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD230,0x03);
 800449e:	2103      	movs	r1, #3
 80044a0:	f24d 2030 	movw	r0, #53808	; 0xd230
 80044a4:	f7fd fc28 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD231,0x33);
 80044a8:	2133      	movs	r1, #51	; 0x33
 80044aa:	f24d 2031 	movw	r0, #53809	; 0xd231
 80044ae:	f7fd fc23 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD232,0x03);
 80044b2:	2103      	movs	r1, #3
 80044b4:	f24d 2032 	movw	r0, #53810	; 0xd232
 80044b8:	f7fd fc1e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD233,0x6D);
 80044bc:	216d      	movs	r1, #109	; 0x6d
 80044be:	f24d 2033 	movw	r0, #53811	; 0xd233
 80044c2:	f7fd fc19 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD300,0x00);
 80044c6:	2100      	movs	r1, #0
 80044c8:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 80044cc:	f7fd fc14 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD301,0x33);
 80044d0:	2133      	movs	r1, #51	; 0x33
 80044d2:	f24d 3001 	movw	r0, #54017	; 0xd301
 80044d6:	f7fd fc0f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD302,0x00);
 80044da:	2100      	movs	r1, #0
 80044dc:	f24d 3002 	movw	r0, #54018	; 0xd302
 80044e0:	f7fd fc0a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD303,0x34);
 80044e4:	2134      	movs	r1, #52	; 0x34
 80044e6:	f24d 3003 	movw	r0, #54019	; 0xd303
 80044ea:	f7fd fc05 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD304,0x00);
 80044ee:	2100      	movs	r1, #0
 80044f0:	f24d 3004 	movw	r0, #54020	; 0xd304
 80044f4:	f7fd fc00 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD305,0x3A);
 80044f8:	213a      	movs	r1, #58	; 0x3a
 80044fa:	f24d 3005 	movw	r0, #54021	; 0xd305
 80044fe:	f7fd fbfb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD306,0x00);
 8004502:	2100      	movs	r1, #0
 8004504:	f24d 3006 	movw	r0, #54022	; 0xd306
 8004508:	f7fd fbf6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD307,0x4A);
 800450c:	214a      	movs	r1, #74	; 0x4a
 800450e:	f24d 3007 	movw	r0, #54023	; 0xd307
 8004512:	f7fd fbf1 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD308,0x00);
 8004516:	2100      	movs	r1, #0
 8004518:	f24d 3008 	movw	r0, #54024	; 0xd308
 800451c:	f7fd fbec 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD309,0x5C);
 8004520:	215c      	movs	r1, #92	; 0x5c
 8004522:	f24d 3009 	movw	r0, #54025	; 0xd309
 8004526:	f7fd fbe7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD30A,0x00);
 800452a:	2100      	movs	r1, #0
 800452c:	f24d 300a 	movw	r0, #54026	; 0xd30a
 8004530:	f7fd fbe2 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0xD30B,0x81);
 8004534:	2181      	movs	r1, #129	; 0x81
 8004536:	f24d 300b 	movw	r0, #54027	; 0xd30b
 800453a:	f7fd fbdd 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD30C,0x00);
 800453e:	2100      	movs	r1, #0
 8004540:	f24d 300c 	movw	r0, #54028	; 0xd30c
 8004544:	f7fd fbd8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD30D,0xA6);
 8004548:	21a6      	movs	r1, #166	; 0xa6
 800454a:	f24d 300d 	movw	r0, #54029	; 0xd30d
 800454e:	f7fd fbd3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD30E,0x00);
 8004552:	2100      	movs	r1, #0
 8004554:	f24d 300e 	movw	r0, #54030	; 0xd30e
 8004558:	f7fd fbce 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD30F,0xE5);
 800455c:	21e5      	movs	r1, #229	; 0xe5
 800455e:	f24d 300f 	movw	r0, #54031	; 0xd30f
 8004562:	f7fd fbc9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD310,0x01);
 8004566:	2101      	movs	r1, #1
 8004568:	f24d 3010 	movw	r0, #54032	; 0xd310
 800456c:	f7fd fbc4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD311,0x13);
 8004570:	2113      	movs	r1, #19
 8004572:	f24d 3011 	movw	r0, #54033	; 0xd311
 8004576:	f7fd fbbf 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD312,0x01);
 800457a:	2101      	movs	r1, #1
 800457c:	f24d 3012 	movw	r0, #54034	; 0xd312
 8004580:	f7fd fbba 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD313,0x54);
 8004584:	2154      	movs	r1, #84	; 0x54
 8004586:	f24d 3013 	movw	r0, #54035	; 0xd313
 800458a:	f7fd fbb5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD314,0x01);
 800458e:	2101      	movs	r1, #1
 8004590:	f24d 3014 	movw	r0, #54036	; 0xd314
 8004594:	f7fd fbb0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD315,0x82);
 8004598:	2182      	movs	r1, #130	; 0x82
 800459a:	f24d 3015 	movw	r0, #54037	; 0xd315
 800459e:	f7fd fbab 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD316,0x01);
 80045a2:	2101      	movs	r1, #1
 80045a4:	f24d 3016 	movw	r0, #54038	; 0xd316
 80045a8:	f7fd fba6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD317,0xCA);
 80045ac:	21ca      	movs	r1, #202	; 0xca
 80045ae:	f24d 3017 	movw	r0, #54039	; 0xd317
 80045b2:	f7fd fba1 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD318,0x02);
 80045b6:	2102      	movs	r1, #2
 80045b8:	f24d 3018 	movw	r0, #54040	; 0xd318
 80045bc:	f7fd fb9c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD319,0x00);
 80045c0:	2100      	movs	r1, #0
 80045c2:	f24d 3019 	movw	r0, #54041	; 0xd319
 80045c6:	f7fd fb97 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD31A,0x02);
 80045ca:	2102      	movs	r1, #2
 80045cc:	f24d 301a 	movw	r0, #54042	; 0xd31a
 80045d0:	f7fd fb92 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD31B,0x01);
 80045d4:	2101      	movs	r1, #1
 80045d6:	f24d 301b 	movw	r0, #54043	; 0xd31b
 80045da:	f7fd fb8d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD31C,0x02);
 80045de:	2102      	movs	r1, #2
 80045e0:	f24d 301c 	movw	r0, #54044	; 0xd31c
 80045e4:	f7fd fb88 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD31D,0x34);
 80045e8:	2134      	movs	r1, #52	; 0x34
 80045ea:	f24d 301d 	movw	r0, #54045	; 0xd31d
 80045ee:	f7fd fb83 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD31E,0x02);
 80045f2:	2102      	movs	r1, #2
 80045f4:	f24d 301e 	movw	r0, #54046	; 0xd31e
 80045f8:	f7fd fb7e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD31F,0x67);
 80045fc:	2167      	movs	r1, #103	; 0x67
 80045fe:	f24d 301f 	movw	r0, #54047	; 0xd31f
 8004602:	f7fd fb79 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD320,0x02);
 8004606:	2102      	movs	r1, #2
 8004608:	f24d 3020 	movw	r0, #54048	; 0xd320
 800460c:	f7fd fb74 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD321,0x84);
 8004610:	2184      	movs	r1, #132	; 0x84
 8004612:	f24d 3021 	movw	r0, #54049	; 0xd321
 8004616:	f7fd fb6f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD322,0x02);
 800461a:	2102      	movs	r1, #2
 800461c:	f24d 3022 	movw	r0, #54050	; 0xd322
 8004620:	f7fd fb6a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD323,0xA4);
 8004624:	21a4      	movs	r1, #164	; 0xa4
 8004626:	f24d 3023 	movw	r0, #54051	; 0xd323
 800462a:	f7fd fb65 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD324,0x02);
 800462e:	2102      	movs	r1, #2
 8004630:	f24d 3024 	movw	r0, #54052	; 0xd324
 8004634:	f7fd fb60 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD325,0xB7);
 8004638:	21b7      	movs	r1, #183	; 0xb7
 800463a:	f24d 3025 	movw	r0, #54053	; 0xd325
 800463e:	f7fd fb5b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD326,0x02);
 8004642:	2102      	movs	r1, #2
 8004644:	f24d 3026 	movw	r0, #54054	; 0xd326
 8004648:	f7fd fb56 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD327,0xCF);
 800464c:	21cf      	movs	r1, #207	; 0xcf
 800464e:	f24d 3027 	movw	r0, #54055	; 0xd327
 8004652:	f7fd fb51 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD328,0x02);
 8004656:	2102      	movs	r1, #2
 8004658:	f24d 3028 	movw	r0, #54056	; 0xd328
 800465c:	f7fd fb4c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD329,0xDE);
 8004660:	21de      	movs	r1, #222	; 0xde
 8004662:	f24d 3029 	movw	r0, #54057	; 0xd329
 8004666:	f7fd fb47 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD32A,0x02);
 800466a:	2102      	movs	r1, #2
 800466c:	f24d 302a 	movw	r0, #54058	; 0xd32a
 8004670:	f7fd fb42 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD32B,0xF2);
 8004674:	21f2      	movs	r1, #242	; 0xf2
 8004676:	f24d 302b 	movw	r0, #54059	; 0xd32b
 800467a:	f7fd fb3d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD32C,0x02);
 800467e:	2102      	movs	r1, #2
 8004680:	f24d 302c 	movw	r0, #54060	; 0xd32c
 8004684:	f7fd fb38 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD32D,0xFE);
 8004688:	21fe      	movs	r1, #254	; 0xfe
 800468a:	f24d 302d 	movw	r0, #54061	; 0xd32d
 800468e:	f7fd fb33 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD32E,0x03);
 8004692:	2103      	movs	r1, #3
 8004694:	f24d 302e 	movw	r0, #54062	; 0xd32e
 8004698:	f7fd fb2e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD32F,0x10);
 800469c:	2110      	movs	r1, #16
 800469e:	f24d 302f 	movw	r0, #54063	; 0xd32f
 80046a2:	f7fd fb29 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD330,0x03);
 80046a6:	2103      	movs	r1, #3
 80046a8:	f24d 3030 	movw	r0, #54064	; 0xd330
 80046ac:	f7fd fb24 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD331,0x33);
 80046b0:	2133      	movs	r1, #51	; 0x33
 80046b2:	f24d 3031 	movw	r0, #54065	; 0xd331
 80046b6:	f7fd fb1f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD332,0x03);
 80046ba:	2103      	movs	r1, #3
 80046bc:	f24d 3032 	movw	r0, #54066	; 0xd332
 80046c0:	f7fd fb1a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD333,0x6D);
 80046c4:	216d      	movs	r1, #109	; 0x6d
 80046c6:	f24d 3033 	movw	r0, #54067	; 0xd333
 80046ca:	f7fd fb15 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD400,0x00);
 80046ce:	2100      	movs	r1, #0
 80046d0:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 80046d4:	f7fd fb10 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD401,0x33);
 80046d8:	2133      	movs	r1, #51	; 0x33
 80046da:	f24d 4001 	movw	r0, #54273	; 0xd401
 80046de:	f7fd fb0b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD402,0x00);
 80046e2:	2100      	movs	r1, #0
 80046e4:	f24d 4002 	movw	r0, #54274	; 0xd402
 80046e8:	f7fd fb06 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD403,0x34);
 80046ec:	2134      	movs	r1, #52	; 0x34
 80046ee:	f24d 4003 	movw	r0, #54275	; 0xd403
 80046f2:	f7fd fb01 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD404,0x00);
 80046f6:	2100      	movs	r1, #0
 80046f8:	f24d 4004 	movw	r0, #54276	; 0xd404
 80046fc:	f7fd fafc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD405,0x3A);
 8004700:	213a      	movs	r1, #58	; 0x3a
 8004702:	f24d 4005 	movw	r0, #54277	; 0xd405
 8004706:	f7fd faf7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD406,0x00);
 800470a:	2100      	movs	r1, #0
 800470c:	f24d 4006 	movw	r0, #54278	; 0xd406
 8004710:	f7fd faf2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD407,0x4A);
 8004714:	214a      	movs	r1, #74	; 0x4a
 8004716:	f24d 4007 	movw	r0, #54279	; 0xd407
 800471a:	f7fd faed 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD408,0x00);
 800471e:	2100      	movs	r1, #0
 8004720:	f24d 4008 	movw	r0, #54280	; 0xd408
 8004724:	f7fd fae8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD409,0x5C);
 8004728:	215c      	movs	r1, #92	; 0x5c
 800472a:	f24d 4009 	movw	r0, #54281	; 0xd409
 800472e:	f7fd fae3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD40A,0x00);
 8004732:	2100      	movs	r1, #0
 8004734:	f24d 400a 	movw	r0, #54282	; 0xd40a
 8004738:	f7fd fade 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD40B,0x81);
 800473c:	2181      	movs	r1, #129	; 0x81
 800473e:	f24d 400b 	movw	r0, #54283	; 0xd40b
 8004742:	f7fd fad9 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0xD40C,0x00);
 8004746:	2100      	movs	r1, #0
 8004748:	f24d 400c 	movw	r0, #54284	; 0xd40c
 800474c:	f7fd fad4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD40D,0xA6);
 8004750:	21a6      	movs	r1, #166	; 0xa6
 8004752:	f24d 400d 	movw	r0, #54285	; 0xd40d
 8004756:	f7fd facf 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD40E,0x00);
 800475a:	2100      	movs	r1, #0
 800475c:	f24d 400e 	movw	r0, #54286	; 0xd40e
 8004760:	f7fd faca 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD40F,0xE5);
 8004764:	21e5      	movs	r1, #229	; 0xe5
 8004766:	f24d 400f 	movw	r0, #54287	; 0xd40f
 800476a:	f7fd fac5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD410,0x01);
 800476e:	2101      	movs	r1, #1
 8004770:	f24d 4010 	movw	r0, #54288	; 0xd410
 8004774:	f7fd fac0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD411,0x13);
 8004778:	2113      	movs	r1, #19
 800477a:	f24d 4011 	movw	r0, #54289	; 0xd411
 800477e:	f7fd fabb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD412,0x01);
 8004782:	2101      	movs	r1, #1
 8004784:	f24d 4012 	movw	r0, #54290	; 0xd412
 8004788:	f7fd fab6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD413,0x54);
 800478c:	2154      	movs	r1, #84	; 0x54
 800478e:	f24d 4013 	movw	r0, #54291	; 0xd413
 8004792:	f7fd fab1 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD414,0x01);
 8004796:	2101      	movs	r1, #1
 8004798:	f24d 4014 	movw	r0, #54292	; 0xd414
 800479c:	f7fd faac 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD415,0x82);
 80047a0:	2182      	movs	r1, #130	; 0x82
 80047a2:	f24d 4015 	movw	r0, #54293	; 0xd415
 80047a6:	f7fd faa7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD416,0x01);
 80047aa:	2101      	movs	r1, #1
 80047ac:	f24d 4016 	movw	r0, #54294	; 0xd416
 80047b0:	f7fd faa2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD417,0xCA);
 80047b4:	21ca      	movs	r1, #202	; 0xca
 80047b6:	f24d 4017 	movw	r0, #54295	; 0xd417
 80047ba:	f7fd fa9d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD418,0x02);
 80047be:	2102      	movs	r1, #2
 80047c0:	f24d 4018 	movw	r0, #54296	; 0xd418
 80047c4:	f7fd fa98 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD419,0x00);
 80047c8:	2100      	movs	r1, #0
 80047ca:	f24d 4019 	movw	r0, #54297	; 0xd419
 80047ce:	f7fd fa93 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD41A,0x02);
 80047d2:	2102      	movs	r1, #2
 80047d4:	f24d 401a 	movw	r0, #54298	; 0xd41a
 80047d8:	f7fd fa8e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD41B,0x01);
 80047dc:	2101      	movs	r1, #1
 80047de:	f24d 401b 	movw	r0, #54299	; 0xd41b
 80047e2:	f7fd fa89 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD41C,0x02);
 80047e6:	2102      	movs	r1, #2
 80047e8:	f24d 401c 	movw	r0, #54300	; 0xd41c
 80047ec:	f7fd fa84 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD41D,0x34);
 80047f0:	2134      	movs	r1, #52	; 0x34
 80047f2:	f24d 401d 	movw	r0, #54301	; 0xd41d
 80047f6:	f7fd fa7f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD41E,0x02);
 80047fa:	2102      	movs	r1, #2
 80047fc:	f24d 401e 	movw	r0, #54302	; 0xd41e
 8004800:	f7fd fa7a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD41F,0x67);
 8004804:	2167      	movs	r1, #103	; 0x67
 8004806:	f24d 401f 	movw	r0, #54303	; 0xd41f
 800480a:	f7fd fa75 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD420,0x02);
 800480e:	2102      	movs	r1, #2
 8004810:	f24d 4020 	movw	r0, #54304	; 0xd420
 8004814:	f7fd fa70 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD421,0x84);
 8004818:	2184      	movs	r1, #132	; 0x84
 800481a:	f24d 4021 	movw	r0, #54305	; 0xd421
 800481e:	f7fd fa6b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD422,0x02);
 8004822:	2102      	movs	r1, #2
 8004824:	f24d 4022 	movw	r0, #54306	; 0xd422
 8004828:	f7fd fa66 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD423,0xA4);
 800482c:	21a4      	movs	r1, #164	; 0xa4
 800482e:	f24d 4023 	movw	r0, #54307	; 0xd423
 8004832:	f7fd fa61 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD424,0x02);
 8004836:	2102      	movs	r1, #2
 8004838:	f24d 4024 	movw	r0, #54308	; 0xd424
 800483c:	f7fd fa5c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD425,0xB7);
 8004840:	21b7      	movs	r1, #183	; 0xb7
 8004842:	f24d 4025 	movw	r0, #54309	; 0xd425
 8004846:	f7fd fa57 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD426,0x02);
 800484a:	2102      	movs	r1, #2
 800484c:	f24d 4026 	movw	r0, #54310	; 0xd426
 8004850:	f7fd fa52 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD427,0xCF);
 8004854:	21cf      	movs	r1, #207	; 0xcf
 8004856:	f24d 4027 	movw	r0, #54311	; 0xd427
 800485a:	f7fd fa4d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD428,0x02);
 800485e:	2102      	movs	r1, #2
 8004860:	f24d 4028 	movw	r0, #54312	; 0xd428
 8004864:	f7fd fa48 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD429,0xDE);
 8004868:	21de      	movs	r1, #222	; 0xde
 800486a:	f24d 4029 	movw	r0, #54313	; 0xd429
 800486e:	f7fd fa43 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD42A,0x02);
 8004872:	2102      	movs	r1, #2
 8004874:	f24d 402a 	movw	r0, #54314	; 0xd42a
 8004878:	f7fd fa3e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD42B,0xF2);
 800487c:	21f2      	movs	r1, #242	; 0xf2
 800487e:	f24d 402b 	movw	r0, #54315	; 0xd42b
 8004882:	f7fd fa39 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD42C,0x02);
 8004886:	2102      	movs	r1, #2
 8004888:	f24d 402c 	movw	r0, #54316	; 0xd42c
 800488c:	f7fd fa34 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD42D,0xFE);
 8004890:	21fe      	movs	r1, #254	; 0xfe
 8004892:	f24d 402d 	movw	r0, #54317	; 0xd42d
 8004896:	f7fd fa2f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD42E,0x03);
 800489a:	2103      	movs	r1, #3
 800489c:	f24d 402e 	movw	r0, #54318	; 0xd42e
 80048a0:	f7fd fa2a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD42F,0x10);
 80048a4:	2110      	movs	r1, #16
 80048a6:	f24d 402f 	movw	r0, #54319	; 0xd42f
 80048aa:	f7fd fa25 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD430,0x03);
 80048ae:	2103      	movs	r1, #3
 80048b0:	f24d 4030 	movw	r0, #54320	; 0xd430
 80048b4:	f7fd fa20 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD431,0x33);
 80048b8:	2133      	movs	r1, #51	; 0x33
 80048ba:	f24d 4031 	movw	r0, #54321	; 0xd431
 80048be:	f7fd fa1b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD432,0x03);
 80048c2:	2103      	movs	r1, #3
 80048c4:	f24d 4032 	movw	r0, #54322	; 0xd432
 80048c8:	f7fd fa16 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD433,0x6D);
 80048cc:	216d      	movs	r1, #109	; 0x6d
 80048ce:	f24d 4033 	movw	r0, #54323	; 0xd433
 80048d2:	f7fd fa11 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD500,0x00);
 80048d6:	2100      	movs	r1, #0
 80048d8:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 80048dc:	f7fd fa0c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD501,0x33);
 80048e0:	2133      	movs	r1, #51	; 0x33
 80048e2:	f24d 5001 	movw	r0, #54529	; 0xd501
 80048e6:	f7fd fa07 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD502,0x00);
 80048ea:	2100      	movs	r1, #0
 80048ec:	f24d 5002 	movw	r0, #54530	; 0xd502
 80048f0:	f7fd fa02 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD503,0x34);
 80048f4:	2134      	movs	r1, #52	; 0x34
 80048f6:	f24d 5003 	movw	r0, #54531	; 0xd503
 80048fa:	f7fd f9fd 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD504,0x00);
 80048fe:	2100      	movs	r1, #0
 8004900:	f24d 5004 	movw	r0, #54532	; 0xd504
 8004904:	f7fd f9f8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD505,0x3A);
 8004908:	213a      	movs	r1, #58	; 0x3a
 800490a:	f24d 5005 	movw	r0, #54533	; 0xd505
 800490e:	f7fd f9f3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD506,0x00);
 8004912:	2100      	movs	r1, #0
 8004914:	f24d 5006 	movw	r0, #54534	; 0xd506
 8004918:	f7fd f9ee 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD507,0x4A);
 800491c:	214a      	movs	r1, #74	; 0x4a
 800491e:	f24d 5007 	movw	r0, #54535	; 0xd507
 8004922:	f7fd f9e9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD508,0x00);
 8004926:	2100      	movs	r1, #0
 8004928:	f24d 5008 	movw	r0, #54536	; 0xd508
 800492c:	f7fd f9e4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD509,0x5C);
 8004930:	215c      	movs	r1, #92	; 0x5c
 8004932:	f24d 5009 	movw	r0, #54537	; 0xd509
 8004936:	f7fd f9df 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD50A,0x00);
 800493a:	2100      	movs	r1, #0
 800493c:	f24d 500a 	movw	r0, #54538	; 0xd50a
 8004940:	f7fd f9da 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD50B,0x81);
 8004944:	2181      	movs	r1, #129	; 0x81
 8004946:	f24d 500b 	movw	r0, #54539	; 0xd50b
 800494a:	f7fd f9d5 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0xD50C,0x00);
 800494e:	2100      	movs	r1, #0
 8004950:	f24d 500c 	movw	r0, #54540	; 0xd50c
 8004954:	f7fd f9d0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD50D,0xA6);
 8004958:	21a6      	movs	r1, #166	; 0xa6
 800495a:	f24d 500d 	movw	r0, #54541	; 0xd50d
 800495e:	f7fd f9cb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD50E,0x00);
 8004962:	2100      	movs	r1, #0
 8004964:	f24d 500e 	movw	r0, #54542	; 0xd50e
 8004968:	f7fd f9c6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD50F,0xE5);
 800496c:	21e5      	movs	r1, #229	; 0xe5
 800496e:	f24d 500f 	movw	r0, #54543	; 0xd50f
 8004972:	f7fd f9c1 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD510,0x01);
 8004976:	2101      	movs	r1, #1
 8004978:	f24d 5010 	movw	r0, #54544	; 0xd510
 800497c:	f7fd f9bc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD511,0x13);
 8004980:	2113      	movs	r1, #19
 8004982:	f24d 5011 	movw	r0, #54545	; 0xd511
 8004986:	f7fd f9b7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD512,0x01);
 800498a:	2101      	movs	r1, #1
 800498c:	f24d 5012 	movw	r0, #54546	; 0xd512
 8004990:	f7fd f9b2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD513,0x54);
 8004994:	2154      	movs	r1, #84	; 0x54
 8004996:	f24d 5013 	movw	r0, #54547	; 0xd513
 800499a:	f7fd f9ad 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD514,0x01);
 800499e:	2101      	movs	r1, #1
 80049a0:	f24d 5014 	movw	r0, #54548	; 0xd514
 80049a4:	f7fd f9a8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD515,0x82);
 80049a8:	2182      	movs	r1, #130	; 0x82
 80049aa:	f24d 5015 	movw	r0, #54549	; 0xd515
 80049ae:	f7fd f9a3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD516,0x01);
 80049b2:	2101      	movs	r1, #1
 80049b4:	f24d 5016 	movw	r0, #54550	; 0xd516
 80049b8:	f7fd f99e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD517,0xCA);
 80049bc:	21ca      	movs	r1, #202	; 0xca
 80049be:	f24d 5017 	movw	r0, #54551	; 0xd517
 80049c2:	f7fd f999 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD518,0x02);
 80049c6:	2102      	movs	r1, #2
 80049c8:	f24d 5018 	movw	r0, #54552	; 0xd518
 80049cc:	f7fd f994 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD519,0x00);
 80049d0:	2100      	movs	r1, #0
 80049d2:	f24d 5019 	movw	r0, #54553	; 0xd519
 80049d6:	f7fd f98f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD51A,0x02);
 80049da:	2102      	movs	r1, #2
 80049dc:	f24d 501a 	movw	r0, #54554	; 0xd51a
 80049e0:	f7fd f98a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD51B,0x01);
 80049e4:	2101      	movs	r1, #1
 80049e6:	f24d 501b 	movw	r0, #54555	; 0xd51b
 80049ea:	f7fd f985 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD51C,0x02);
 80049ee:	2102      	movs	r1, #2
 80049f0:	f24d 501c 	movw	r0, #54556	; 0xd51c
 80049f4:	f7fd f980 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD51D,0x34);
 80049f8:	2134      	movs	r1, #52	; 0x34
 80049fa:	f24d 501d 	movw	r0, #54557	; 0xd51d
 80049fe:	f7fd f97b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD51E,0x02);
 8004a02:	2102      	movs	r1, #2
 8004a04:	f24d 501e 	movw	r0, #54558	; 0xd51e
 8004a08:	f7fd f976 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD51F,0x67);
 8004a0c:	2167      	movs	r1, #103	; 0x67
 8004a0e:	f24d 501f 	movw	r0, #54559	; 0xd51f
 8004a12:	f7fd f971 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD520,0x02);
 8004a16:	2102      	movs	r1, #2
 8004a18:	f24d 5020 	movw	r0, #54560	; 0xd520
 8004a1c:	f7fd f96c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD521,0x84);
 8004a20:	2184      	movs	r1, #132	; 0x84
 8004a22:	f24d 5021 	movw	r0, #54561	; 0xd521
 8004a26:	f7fd f967 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD522,0x02);
 8004a2a:	2102      	movs	r1, #2
 8004a2c:	f24d 5022 	movw	r0, #54562	; 0xd522
 8004a30:	f7fd f962 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD523,0xA4);
 8004a34:	21a4      	movs	r1, #164	; 0xa4
 8004a36:	f24d 5023 	movw	r0, #54563	; 0xd523
 8004a3a:	f7fd f95d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD524,0x02);
 8004a3e:	2102      	movs	r1, #2
 8004a40:	f24d 5024 	movw	r0, #54564	; 0xd524
 8004a44:	f7fd f958 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD525,0xB7);
 8004a48:	21b7      	movs	r1, #183	; 0xb7
 8004a4a:	f24d 5025 	movw	r0, #54565	; 0xd525
 8004a4e:	f7fd f953 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD526,0x02);
 8004a52:	2102      	movs	r1, #2
 8004a54:	f24d 5026 	movw	r0, #54566	; 0xd526
 8004a58:	f7fd f94e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD527,0xCF);
 8004a5c:	21cf      	movs	r1, #207	; 0xcf
 8004a5e:	f24d 5027 	movw	r0, #54567	; 0xd527
 8004a62:	f7fd f949 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD528,0x02);
 8004a66:	2102      	movs	r1, #2
 8004a68:	f24d 5028 	movw	r0, #54568	; 0xd528
 8004a6c:	f7fd f944 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD529,0xDE);
 8004a70:	21de      	movs	r1, #222	; 0xde
 8004a72:	f24d 5029 	movw	r0, #54569	; 0xd529
 8004a76:	f7fd f93f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD52A,0x02);
 8004a7a:	2102      	movs	r1, #2
 8004a7c:	f24d 502a 	movw	r0, #54570	; 0xd52a
 8004a80:	f7fd f93a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD52B,0xF2);
 8004a84:	21f2      	movs	r1, #242	; 0xf2
 8004a86:	f24d 502b 	movw	r0, #54571	; 0xd52b
 8004a8a:	f7fd f935 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD52C,0x02);
 8004a8e:	2102      	movs	r1, #2
 8004a90:	f24d 502c 	movw	r0, #54572	; 0xd52c
 8004a94:	f7fd f930 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD52D,0xFE);
 8004a98:	21fe      	movs	r1, #254	; 0xfe
 8004a9a:	f24d 502d 	movw	r0, #54573	; 0xd52d
 8004a9e:	f7fd f92b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD52E,0x03);
 8004aa2:	2103      	movs	r1, #3
 8004aa4:	f24d 502e 	movw	r0, #54574	; 0xd52e
 8004aa8:	f7fd f926 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD52F,0x10);
 8004aac:	2110      	movs	r1, #16
 8004aae:	f24d 502f 	movw	r0, #54575	; 0xd52f
 8004ab2:	f7fd f921 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD530,0x03);
 8004ab6:	2103      	movs	r1, #3
 8004ab8:	f24d 5030 	movw	r0, #54576	; 0xd530
 8004abc:	f7fd f91c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD531,0x33);
 8004ac0:	2133      	movs	r1, #51	; 0x33
 8004ac2:	f24d 5031 	movw	r0, #54577	; 0xd531
 8004ac6:	f7fd f917 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD532,0x03);
 8004aca:	2103      	movs	r1, #3
 8004acc:	f24d 5032 	movw	r0, #54578	; 0xd532
 8004ad0:	f7fd f912 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD533,0x6D);
 8004ad4:	216d      	movs	r1, #109	; 0x6d
 8004ad6:	f24d 5033 	movw	r0, #54579	; 0xd533
 8004ada:	f7fd f90d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD600,0x00);
 8004ade:	2100      	movs	r1, #0
 8004ae0:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 8004ae4:	f7fd f908 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD601,0x33);
 8004ae8:	2133      	movs	r1, #51	; 0x33
 8004aea:	f24d 6001 	movw	r0, #54785	; 0xd601
 8004aee:	f7fd f903 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD602,0x00);
 8004af2:	2100      	movs	r1, #0
 8004af4:	f24d 6002 	movw	r0, #54786	; 0xd602
 8004af8:	f7fd f8fe 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD603,0x34);
 8004afc:	2134      	movs	r1, #52	; 0x34
 8004afe:	f24d 6003 	movw	r0, #54787	; 0xd603
 8004b02:	f7fd f8f9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD604,0x00);
 8004b06:	2100      	movs	r1, #0
 8004b08:	f24d 6004 	movw	r0, #54788	; 0xd604
 8004b0c:	f7fd f8f4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD605,0x3A);
 8004b10:	213a      	movs	r1, #58	; 0x3a
 8004b12:	f24d 6005 	movw	r0, #54789	; 0xd605
 8004b16:	f7fd f8ef 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD606,0x00);
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	f24d 6006 	movw	r0, #54790	; 0xd606
 8004b20:	f7fd f8ea 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD607,0x4A);
 8004b24:	214a      	movs	r1, #74	; 0x4a
 8004b26:	f24d 6007 	movw	r0, #54791	; 0xd607
 8004b2a:	f7fd f8e5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD608,0x00);
 8004b2e:	2100      	movs	r1, #0
 8004b30:	f24d 6008 	movw	r0, #54792	; 0xd608
 8004b34:	f7fd f8e0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD609,0x5C);
 8004b38:	215c      	movs	r1, #92	; 0x5c
 8004b3a:	f24d 6009 	movw	r0, #54793	; 0xd609
 8004b3e:	f7fd f8db 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD60A,0x00);
 8004b42:	2100      	movs	r1, #0
 8004b44:	f24d 600a 	movw	r0, #54794	; 0xd60a
 8004b48:	f7fd f8d6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD60B,0x81);
 8004b4c:	2181      	movs	r1, #129	; 0x81
 8004b4e:	f24d 600b 	movw	r0, #54795	; 0xd60b
 8004b52:	f7fd f8d1 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0xD60C,0x00);
 8004b56:	2100      	movs	r1, #0
 8004b58:	f24d 600c 	movw	r0, #54796	; 0xd60c
 8004b5c:	f7fd f8cc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD60D,0xA6);
 8004b60:	21a6      	movs	r1, #166	; 0xa6
 8004b62:	f24d 600d 	movw	r0, #54797	; 0xd60d
 8004b66:	f7fd f8c7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD60E,0x00);
 8004b6a:	2100      	movs	r1, #0
 8004b6c:	f24d 600e 	movw	r0, #54798	; 0xd60e
 8004b70:	f7fd f8c2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD60F,0xE5);
 8004b74:	21e5      	movs	r1, #229	; 0xe5
 8004b76:	f24d 600f 	movw	r0, #54799	; 0xd60f
 8004b7a:	f7fd f8bd 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD610,0x01);
 8004b7e:	2101      	movs	r1, #1
 8004b80:	f24d 6010 	movw	r0, #54800	; 0xd610
 8004b84:	f7fd f8b8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD611,0x13);
 8004b88:	2113      	movs	r1, #19
 8004b8a:	f24d 6011 	movw	r0, #54801	; 0xd611
 8004b8e:	f7fd f8b3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD612,0x01);
 8004b92:	2101      	movs	r1, #1
 8004b94:	f24d 6012 	movw	r0, #54802	; 0xd612
 8004b98:	f7fd f8ae 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD613,0x54);
 8004b9c:	2154      	movs	r1, #84	; 0x54
 8004b9e:	f24d 6013 	movw	r0, #54803	; 0xd613
 8004ba2:	f7fd f8a9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD614,0x01);
 8004ba6:	2101      	movs	r1, #1
 8004ba8:	f24d 6014 	movw	r0, #54804	; 0xd614
 8004bac:	f7fd f8a4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD615,0x82);
 8004bb0:	2182      	movs	r1, #130	; 0x82
 8004bb2:	f24d 6015 	movw	r0, #54805	; 0xd615
 8004bb6:	f7fd f89f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD616,0x01);
 8004bba:	2101      	movs	r1, #1
 8004bbc:	f24d 6016 	movw	r0, #54806	; 0xd616
 8004bc0:	f7fd f89a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD617,0xCA);
 8004bc4:	21ca      	movs	r1, #202	; 0xca
 8004bc6:	f24d 6017 	movw	r0, #54807	; 0xd617
 8004bca:	f7fd f895 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD618,0x02);
 8004bce:	2102      	movs	r1, #2
 8004bd0:	f24d 6018 	movw	r0, #54808	; 0xd618
 8004bd4:	f7fd f890 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD619,0x00);
 8004bd8:	2100      	movs	r1, #0
 8004bda:	f24d 6019 	movw	r0, #54809	; 0xd619
 8004bde:	f7fd f88b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD61A,0x02);
 8004be2:	2102      	movs	r1, #2
 8004be4:	f24d 601a 	movw	r0, #54810	; 0xd61a
 8004be8:	f7fd f886 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD61B,0x01);
 8004bec:	2101      	movs	r1, #1
 8004bee:	f24d 601b 	movw	r0, #54811	; 0xd61b
 8004bf2:	f7fd f881 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD61C,0x02);
 8004bf6:	2102      	movs	r1, #2
 8004bf8:	f24d 601c 	movw	r0, #54812	; 0xd61c
 8004bfc:	f7fd f87c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD61D,0x34);
 8004c00:	2134      	movs	r1, #52	; 0x34
 8004c02:	f24d 601d 	movw	r0, #54813	; 0xd61d
 8004c06:	f7fd f877 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD61E,0x02);
 8004c0a:	2102      	movs	r1, #2
 8004c0c:	f24d 601e 	movw	r0, #54814	; 0xd61e
 8004c10:	f7fd f872 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD61F,0x67);
 8004c14:	2167      	movs	r1, #103	; 0x67
 8004c16:	f24d 601f 	movw	r0, #54815	; 0xd61f
 8004c1a:	f7fd f86d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD620,0x02);
 8004c1e:	2102      	movs	r1, #2
 8004c20:	f24d 6020 	movw	r0, #54816	; 0xd620
 8004c24:	f7fd f868 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD621,0x84);
 8004c28:	2184      	movs	r1, #132	; 0x84
 8004c2a:	f24d 6021 	movw	r0, #54817	; 0xd621
 8004c2e:	f7fd f863 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD622,0x02);
 8004c32:	2102      	movs	r1, #2
 8004c34:	f24d 6022 	movw	r0, #54818	; 0xd622
 8004c38:	f7fd f85e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD623,0xA4);
 8004c3c:	21a4      	movs	r1, #164	; 0xa4
 8004c3e:	f24d 6023 	movw	r0, #54819	; 0xd623
 8004c42:	f7fd f859 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD624,0x02);
 8004c46:	2102      	movs	r1, #2
 8004c48:	f24d 6024 	movw	r0, #54820	; 0xd624
 8004c4c:	f7fd f854 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD625,0xB7);
 8004c50:	21b7      	movs	r1, #183	; 0xb7
 8004c52:	f24d 6025 	movw	r0, #54821	; 0xd625
 8004c56:	f7fd f84f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD626,0x02);
 8004c5a:	2102      	movs	r1, #2
 8004c5c:	f24d 6026 	movw	r0, #54822	; 0xd626
 8004c60:	f7fd f84a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD627,0xCF);
 8004c64:	21cf      	movs	r1, #207	; 0xcf
 8004c66:	f24d 6027 	movw	r0, #54823	; 0xd627
 8004c6a:	f7fd f845 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD628,0x02);
 8004c6e:	2102      	movs	r1, #2
 8004c70:	f24d 6028 	movw	r0, #54824	; 0xd628
 8004c74:	f7fd f840 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD629,0xDE);
 8004c78:	21de      	movs	r1, #222	; 0xde
 8004c7a:	f24d 6029 	movw	r0, #54825	; 0xd629
 8004c7e:	f7fd f83b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD62A,0x02);
 8004c82:	2102      	movs	r1, #2
 8004c84:	f24d 602a 	movw	r0, #54826	; 0xd62a
 8004c88:	f7fd f836 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD62B,0xF2);
 8004c8c:	21f2      	movs	r1, #242	; 0xf2
 8004c8e:	f24d 602b 	movw	r0, #54827	; 0xd62b
 8004c92:	f7fd f831 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD62C,0x02);
 8004c96:	2102      	movs	r1, #2
 8004c98:	f24d 602c 	movw	r0, #54828	; 0xd62c
 8004c9c:	f7fd f82c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD62D,0xFE);
 8004ca0:	21fe      	movs	r1, #254	; 0xfe
 8004ca2:	f24d 602d 	movw	r0, #54829	; 0xd62d
 8004ca6:	f7fd f827 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD62E,0x03);
 8004caa:	2103      	movs	r1, #3
 8004cac:	f24d 602e 	movw	r0, #54830	; 0xd62e
 8004cb0:	f7fd f822 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD62F,0x10);
 8004cb4:	2110      	movs	r1, #16
 8004cb6:	f24d 602f 	movw	r0, #54831	; 0xd62f
 8004cba:	f7fd f81d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD630,0x03);
 8004cbe:	2103      	movs	r1, #3
 8004cc0:	f24d 6030 	movw	r0, #54832	; 0xd630
 8004cc4:	f7fd f818 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD631,0x33);
 8004cc8:	2133      	movs	r1, #51	; 0x33
 8004cca:	f24d 6031 	movw	r0, #54833	; 0xd631
 8004cce:	f7fd f813 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD632,0x03);
 8004cd2:	2103      	movs	r1, #3
 8004cd4:	f24d 6032 	movw	r0, #54834	; 0xd632
 8004cd8:	f7fd f80e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xD633,0x6D);
 8004cdc:	216d      	movs	r1, #109	; 0x6d
 8004cde:	f24d 6033 	movw	r0, #54835	; 0xd633
 8004ce2:	f7fd f809 	bl	8001cf8 <LCD_WriteReg>
		//LV2 Page 0 enable
		LCD_WriteReg(0xF000,0x55);
 8004ce6:	2155      	movs	r1, #85	; 0x55
 8004ce8:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8004cec:	f7fd f804 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xF001,0xAA);
 8004cf0:	21aa      	movs	r1, #170	; 0xaa
 8004cf2:	f24f 0001 	movw	r0, #61441	; 0xf001
 8004cf6:	f7fc ffff 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xF002,0x52);
 8004cfa:	2152      	movs	r1, #82	; 0x52
 8004cfc:	f24f 0002 	movw	r0, #61442	; 0xf002
 8004d00:	f7fc fffa 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xF003,0x08);
 8004d04:	2108      	movs	r1, #8
 8004d06:	f24f 0003 	movw	r0, #61443	; 0xf003
 8004d0a:	f7fc fff5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xF004,0x00);
 8004d0e:	2100      	movs	r1, #0
 8004d10:	f24f 0004 	movw	r0, #61444	; 0xf004
 8004d14:	f7fc fff0 	bl	8001cf8 <LCD_WriteReg>
		//Display control
		LCD_WriteReg(0xB100, 0xCC);
 8004d18:	21cc      	movs	r1, #204	; 0xcc
 8004d1a:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8004d1e:	f7fc ffeb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB101, 0x00);
 8004d22:	2100      	movs	r1, #0
 8004d24:	f24b 1001 	movw	r0, #45313	; 0xb101
 8004d28:	f7fc ffe6 	bl	8001cf8 <LCD_WriteReg>
		//Source hold time
		LCD_WriteReg(0xB600,0x05);
 8004d2c:	2105      	movs	r1, #5
 8004d2e:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8004d32:	f7fc ffe1 	bl	8001cf8 <LCD_WriteReg>
		//Gate EQ control
		LCD_WriteReg(0xB700,0x70);
 8004d36:	2170      	movs	r1, #112	; 0x70
 8004d38:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8004d3c:	f7fc ffdc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB701,0x70);
 8004d40:	2170      	movs	r1, #112	; 0x70
 8004d42:	f24b 7001 	movw	r0, #46849	; 0xb701
 8004d46:	f7fc ffd7 	bl	8001cf8 <LCD_WriteReg>
		//Source EQ control (Mode 2)
		LCD_WriteReg(0xB800,0x01);
 8004d4a:	2101      	movs	r1, #1
 8004d4c:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8004d50:	f7fc ffd2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB801,0x03);
 8004d54:	2103      	movs	r1, #3
 8004d56:	f64b 0001 	movw	r0, #47105	; 0xb801
 8004d5a:	f7fc ffcd 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB802,0x03);
 8004d5e:	2103      	movs	r1, #3
 8004d60:	f64b 0002 	movw	r0, #47106	; 0xb802
 8004d64:	f7fc ffc8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xB803,0x03);
 8004d68:	2103      	movs	r1, #3
 8004d6a:	f64b 0003 	movw	r0, #47107	; 0xb803
 8004d6e:	f7fc ffc3 	bl	8001cf8 <LCD_WriteReg>
		//Inversion mode (2-dot)
		LCD_WriteReg(0xBC00,0x02);
 8004d72:	2102      	movs	r1, #2
 8004d74:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8004d78:	f7fc ffbe 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xBC01,0x00);
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8004d82:	f7fc ffb9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xBC02,0x00);
 8004d86:	2100      	movs	r1, #0
 8004d88:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8004d8c:	f7fc ffb4 	bl	8001cf8 <LCD_WriteReg>
		//Timing control 4H w/ 4-delay
		LCD_WriteReg(0xC900,0xD0);
 8004d90:	21d0      	movs	r1, #208	; 0xd0
 8004d92:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 8004d96:	f7fc ffaf 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xC901,0x02);
 8004d9a:	2102      	movs	r1, #2
 8004d9c:	f64c 1001 	movw	r0, #51457	; 0xc901
 8004da0:	f7fc ffaa 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xC902,0x50);
 8004da4:	2150      	movs	r1, #80	; 0x50
 8004da6:	f64c 1002 	movw	r0, #51458	; 0xc902
 8004daa:	f7fc ffa5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xC903,0x50);
 8004dae:	2150      	movs	r1, #80	; 0x50
 8004db0:	f64c 1003 	movw	r0, #51459	; 0xc903
 8004db4:	f7fc ffa0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xC904,0x50);
 8004db8:	2150      	movs	r1, #80	; 0x50
 8004dba:	f64c 1004 	movw	r0, #51460	; 0xc904
 8004dbe:	f7fc ff9b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x3500,0x00);
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 8004dc8:	f7fc ff96 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x3A00,0x55);  //16-bit/pixel
 8004dcc:	2155      	movs	r1, #85	; 0x55
 8004dce:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 8004dd2:	f7fc ff91 	bl	8001cf8 <LCD_WriteReg>
		LCD_WR_REG(0x1100);
 8004dd6:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 8004dda:	f7fc ff5f 	bl	8001c9c <LCD_WR_REG>
		delay_us(120);
 8004dde:	2078      	movs	r0, #120	; 0x78
 8004de0:	f7fc ff3e 	bl	8001c60 <delay_us>
		LCD_WR_REG(0x2900);
 8004de4:	f44f 5024 	mov.w	r0, #10496	; 0x2900
 8004de8:	f7fc ff58 	bl	8001c9c <LCD_WR_REG>
 8004dec:	f001 b95e 	b.w	80060ac <LCD_Init+0x383c>
	}else if(lcddev.id==0x9325)//9325
 8004df0:	4bec      	ldr	r3, [pc, #944]	; (80051a4 <LCD_Init+0x2934>)
 8004df2:	889b      	ldrh	r3, [r3, #4]
 8004df4:	f249 3225 	movw	r2, #37669	; 0x9325
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	f040 80d7 	bne.w	8004fac <LCD_Init+0x273c>
	{
		LCD_WriteReg(0x00E5,0x78F0);
 8004dfe:	f647 01f0 	movw	r1, #30960	; 0x78f0
 8004e02:	20e5      	movs	r0, #229	; 0xe5
 8004e04:	f7fc ff78 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0001,0x0100);
 8004e08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e0c:	2001      	movs	r0, #1
 8004e0e:	f7fc ff73 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0002,0x0700);
 8004e12:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8004e16:	2002      	movs	r0, #2
 8004e18:	f7fc ff6e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0003,0x1030);
 8004e1c:	f241 0130 	movw	r1, #4144	; 0x1030
 8004e20:	2003      	movs	r0, #3
 8004e22:	f7fc ff69 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0004,0x0000);
 8004e26:	2100      	movs	r1, #0
 8004e28:	2004      	movs	r0, #4
 8004e2a:	f7fc ff65 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0202);
 8004e2e:	f240 2102 	movw	r1, #514	; 0x202
 8004e32:	2008      	movs	r0, #8
 8004e34:	f7fc ff60 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0009,0x0000);
 8004e38:	2100      	movs	r1, #0
 8004e3a:	2009      	movs	r0, #9
 8004e3c:	f7fc ff5c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000A,0x0000);
 8004e40:	2100      	movs	r1, #0
 8004e42:	200a      	movs	r0, #10
 8004e44:	f7fc ff58 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000C,0x0000);
 8004e48:	2100      	movs	r1, #0
 8004e4a:	200c      	movs	r0, #12
 8004e4c:	f7fc ff54 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000D,0x0000);
 8004e50:	2100      	movs	r1, #0
 8004e52:	200d      	movs	r0, #13
 8004e54:	f7fc ff50 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000F,0x0000);
 8004e58:	2100      	movs	r1, #0
 8004e5a:	200f      	movs	r0, #15
 8004e5c:	f7fc ff4c 	bl	8001cf8 <LCD_WriteReg>
		//power on sequence VGHVGL
		LCD_WriteReg(0x0010,0x0000);
 8004e60:	2100      	movs	r1, #0
 8004e62:	2010      	movs	r0, #16
 8004e64:	f7fc ff48 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0007);
 8004e68:	2107      	movs	r1, #7
 8004e6a:	2011      	movs	r0, #17
 8004e6c:	f7fc ff44 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0012,0x0000);
 8004e70:	2100      	movs	r1, #0
 8004e72:	2012      	movs	r0, #18
 8004e74:	f7fc ff40 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0013,0x0000);
 8004e78:	2100      	movs	r1, #0
 8004e7a:	2013      	movs	r0, #19
 8004e7c:	f7fc ff3c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0007,0x0000);
 8004e80:	2100      	movs	r1, #0
 8004e82:	2007      	movs	r0, #7
 8004e84:	f7fc ff38 	bl	8001cf8 <LCD_WriteReg>
		//vgh
		LCD_WriteReg(0x0010,0x1690);
 8004e88:	f241 6190 	movw	r1, #5776	; 0x1690
 8004e8c:	2010      	movs	r0, #16
 8004e8e:	f7fc ff33 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0227);
 8004e92:	f240 2127 	movw	r1, #551	; 0x227
 8004e96:	2011      	movs	r0, #17
 8004e98:	f7fc ff2e 	bl	8001cf8 <LCD_WriteReg>
		//delayms(100);
		//vregiout
		LCD_WriteReg(0x0012,0x009D); //0x001b
 8004e9c:	219d      	movs	r1, #157	; 0x9d
 8004e9e:	2012      	movs	r0, #18
 8004ea0:	f7fc ff2a 	bl	8001cf8 <LCD_WriteReg>
		//delayms(100);
		//vom amplitude
		LCD_WriteReg(0x0013,0x1900);
 8004ea4:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 8004ea8:	2013      	movs	r0, #19
 8004eaa:	f7fc ff25 	bl	8001cf8 <LCD_WriteReg>
		//delayms(100);
		//vom H
		LCD_WriteReg(0x0029,0x0025);
 8004eae:	2125      	movs	r1, #37	; 0x25
 8004eb0:	2029      	movs	r0, #41	; 0x29
 8004eb2:	f7fc ff21 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x002B,0x000D);
 8004eb6:	210d      	movs	r1, #13
 8004eb8:	202b      	movs	r0, #43	; 0x2b
 8004eba:	f7fc ff1d 	bl	8001cf8 <LCD_WriteReg>
		//gamma
		LCD_WriteReg(0x0030,0x0007);
 8004ebe:	2107      	movs	r1, #7
 8004ec0:	2030      	movs	r0, #48	; 0x30
 8004ec2:	f7fc ff19 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x0303);
 8004ec6:	f240 3103 	movw	r1, #771	; 0x303
 8004eca:	2031      	movs	r0, #49	; 0x31
 8004ecc:	f7fc ff14 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0003);// 0006
 8004ed0:	2103      	movs	r1, #3
 8004ed2:	2032      	movs	r0, #50	; 0x32
 8004ed4:	f7fc ff10 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x0206);
 8004ed8:	f240 2106 	movw	r1, #518	; 0x206
 8004edc:	2035      	movs	r0, #53	; 0x35
 8004ede:	f7fc ff0b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x0008);
 8004ee2:	2108      	movs	r1, #8
 8004ee4:	2036      	movs	r0, #54	; 0x36
 8004ee6:	f7fc ff07 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x0406);
 8004eea:	f240 4106 	movw	r1, #1030	; 0x406
 8004eee:	2037      	movs	r0, #55	; 0x37
 8004ef0:	f7fc ff02 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0038,0x0304);//0200
 8004ef4:	f44f 7141 	mov.w	r1, #772	; 0x304
 8004ef8:	2038      	movs	r0, #56	; 0x38
 8004efa:	f7fc fefd 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0039,0x0007);
 8004efe:	2107      	movs	r1, #7
 8004f00:	2039      	movs	r0, #57	; 0x39
 8004f02:	f7fc fef9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x003C,0x0602);// 0504
 8004f06:	f240 6102 	movw	r1, #1538	; 0x602
 8004f0a:	203c      	movs	r0, #60	; 0x3c
 8004f0c:	f7fc fef4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x003D,0x0008);
 8004f10:	2108      	movs	r1, #8
 8004f12:	203d      	movs	r0, #61	; 0x3d
 8004f14:	f7fc fef0 	bl	8001cf8 <LCD_WriteReg>
		//ram
		LCD_WriteReg(0x0050,0x0000);
 8004f18:	2100      	movs	r1, #0
 8004f1a:	2050      	movs	r0, #80	; 0x50
 8004f1c:	f7fc feec 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0051,0x00EF);
 8004f20:	21ef      	movs	r1, #239	; 0xef
 8004f22:	2051      	movs	r0, #81	; 0x51
 8004f24:	f7fc fee8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0052,0x0000);
 8004f28:	2100      	movs	r1, #0
 8004f2a:	2052      	movs	r0, #82	; 0x52
 8004f2c:	f7fc fee4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0053,0x013F);
 8004f30:	f240 113f 	movw	r1, #319	; 0x13f
 8004f34:	2053      	movs	r0, #83	; 0x53
 8004f36:	f7fc fedf 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0060,0xA700);
 8004f3a:	f44f 4127 	mov.w	r1, #42752	; 0xa700
 8004f3e:	2060      	movs	r0, #96	; 0x60
 8004f40:	f7fc feda 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0061,0x0001);
 8004f44:	2101      	movs	r1, #1
 8004f46:	2061      	movs	r0, #97	; 0x61
 8004f48:	f7fc fed6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x006A,0x0000);
 8004f4c:	2100      	movs	r1, #0
 8004f4e:	206a      	movs	r0, #106	; 0x6a
 8004f50:	f7fc fed2 	bl	8001cf8 <LCD_WriteReg>
		//
		LCD_WriteReg(0x0080,0x0000);
 8004f54:	2100      	movs	r1, #0
 8004f56:	2080      	movs	r0, #128	; 0x80
 8004f58:	f7fc fece 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0081,0x0000);
 8004f5c:	2100      	movs	r1, #0
 8004f5e:	2081      	movs	r0, #129	; 0x81
 8004f60:	f7fc feca 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0082,0x0000);
 8004f64:	2100      	movs	r1, #0
 8004f66:	2082      	movs	r0, #130	; 0x82
 8004f68:	f7fc fec6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0083,0x0000);
 8004f6c:	2100      	movs	r1, #0
 8004f6e:	2083      	movs	r0, #131	; 0x83
 8004f70:	f7fc fec2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0084,0x0000);
 8004f74:	2100      	movs	r1, #0
 8004f76:	2084      	movs	r0, #132	; 0x84
 8004f78:	f7fc febe 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0085,0x0000);
 8004f7c:	2100      	movs	r1, #0
 8004f7e:	2085      	movs	r0, #133	; 0x85
 8004f80:	f7fc feba 	bl	8001cf8 <LCD_WriteReg>
		//
		LCD_WriteReg(0x0090,0x0010);
 8004f84:	2110      	movs	r1, #16
 8004f86:	2090      	movs	r0, #144	; 0x90
 8004f88:	f7fc feb6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0092,0x0600);
 8004f8c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004f90:	2092      	movs	r0, #146	; 0x92
 8004f92:	f7fc feb1 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x0007,0x0133);
 8004f96:	f240 1133 	movw	r1, #307	; 0x133
 8004f9a:	2007      	movs	r0, #7
 8004f9c:	f7fc feac 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x00,0x0022);//
 8004fa0:	2122      	movs	r1, #34	; 0x22
 8004fa2:	2000      	movs	r0, #0
 8004fa4:	f7fc fea8 	bl	8001cf8 <LCD_WriteReg>
 8004fa8:	f001 b880 	b.w	80060ac <LCD_Init+0x383c>
	}else if(lcddev.id==0x9328)//ILI9328   OK
 8004fac:	4b7d      	ldr	r3, [pc, #500]	; (80051a4 <LCD_Init+0x2934>)
 8004fae:	889b      	ldrh	r3, [r3, #4]
 8004fb0:	f249 3228 	movw	r2, #37672	; 0x9328
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	f040 80f7 	bne.w	80051a8 <LCD_Init+0x2938>
	{
  		LCD_WriteReg(0x00EC,0x108F);// internal timeing
 8004fba:	f241 018f 	movw	r1, #4239	; 0x108f
 8004fbe:	20ec      	movs	r0, #236	; 0xec
 8004fc0:	f7fc fe9a 	bl	8001cf8 <LCD_WriteReg>
 		LCD_WriteReg(0x00EF,0x1234);// ADD
 8004fc4:	f241 2134 	movw	r1, #4660	; 0x1234
 8004fc8:	20ef      	movs	r0, #239	; 0xef
 8004fca:	f7fc fe95 	bl	8001cf8 <LCD_WriteReg>
		//LCD_WriteReg(0x00e7,0x0010);
        //LCD_WriteReg(0x0000,0x0001);//
        LCD_WriteReg(0x0001,0x0100);
 8004fce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004fd2:	2001      	movs	r0, #1
 8004fd4:	f7fc fe90 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0002,0x0700);//
 8004fd8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8004fdc:	2002      	movs	r0, #2
 8004fde:	f7fc fe8b 	bl	8001cf8 <LCD_WriteReg>
		// 1  1   0    D->U	L->R
		// 0  0   1	   R->L U->D
		// 1  0   1    U->D	R->L
		// 0  1   1    L->R U->D .
		// 1  1   1	   U->D	L->R
        LCD_WriteReg(0x0003,(1<<12)|(3<<4)|(0<<3) );//65K
 8004fe2:	f241 0130 	movw	r1, #4144	; 0x1030
 8004fe6:	2003      	movs	r0, #3
 8004fe8:	f7fc fe86 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0004,0x0000);
 8004fec:	2100      	movs	r1, #0
 8004fee:	2004      	movs	r0, #4
 8004ff0:	f7fc fe82 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0008,0x0202);
 8004ff4:	f240 2102 	movw	r1, #514	; 0x202
 8004ff8:	2008      	movs	r0, #8
 8004ffa:	f7fc fe7d 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0009,0x0000);
 8004ffe:	2100      	movs	r1, #0
 8005000:	2009      	movs	r0, #9
 8005002:	f7fc fe79 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x000a,0x0000);//display setting
 8005006:	2100      	movs	r1, #0
 8005008:	200a      	movs	r0, #10
 800500a:	f7fc fe75 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x000c,0x0001);//display setting
 800500e:	2101      	movs	r1, #1
 8005010:	200c      	movs	r0, #12
 8005012:	f7fc fe71 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x000d,0x0000);//0f3c
 8005016:	2100      	movs	r1, #0
 8005018:	200d      	movs	r0, #13
 800501a:	f7fc fe6d 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x000f,0x0000);
 800501e:	2100      	movs	r1, #0
 8005020:	200f      	movs	r0, #15
 8005022:	f7fc fe69 	bl	8001cf8 <LCD_WriteReg>
		//
        LCD_WriteReg(0x0010,0x0000);
 8005026:	2100      	movs	r1, #0
 8005028:	2010      	movs	r0, #16
 800502a:	f7fc fe65 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0011,0x0007);
 800502e:	2107      	movs	r1, #7
 8005030:	2011      	movs	r0, #17
 8005032:	f7fc fe61 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0012,0x0000);
 8005036:	2100      	movs	r1, #0
 8005038:	2012      	movs	r0, #18
 800503a:	f7fc fe5d 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0013,0x0000);
 800503e:	2100      	movs	r1, #0
 8005040:	2013      	movs	r0, #19
 8005042:	f7fc fe59 	bl	8001cf8 <LCD_WriteReg>
     	LCD_WriteReg(0x0007,0x0001);
 8005046:	2101      	movs	r1, #1
 8005048:	2007      	movs	r0, #7
 800504a:	f7fc fe55 	bl	8001cf8 <LCD_WriteReg>
     	HAL_Delay(50);
 800504e:	2032      	movs	r0, #50	; 0x32
 8005050:	f002 fa04 	bl	800745c <HAL_Delay>
        LCD_WriteReg(0x0010,0x1490);
 8005054:	f241 4190 	movw	r1, #5264	; 0x1490
 8005058:	2010      	movs	r0, #16
 800505a:	f7fc fe4d 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0011,0x0227);
 800505e:	f240 2127 	movw	r1, #551	; 0x227
 8005062:	2011      	movs	r0, #17
 8005064:	f7fc fe48 	bl	8001cf8 <LCD_WriteReg>
        HAL_Delay(50);
 8005068:	2032      	movs	r0, #50	; 0x32
 800506a:	f002 f9f7 	bl	800745c <HAL_Delay>
        LCD_WriteReg(0x0012,0x008A);
 800506e:	218a      	movs	r1, #138	; 0x8a
 8005070:	2012      	movs	r0, #18
 8005072:	f7fc fe41 	bl	8001cf8 <LCD_WriteReg>
        HAL_Delay(50);
 8005076:	2032      	movs	r0, #50	; 0x32
 8005078:	f002 f9f0 	bl	800745c <HAL_Delay>
        LCD_WriteReg(0x0013,0x1a00);
 800507c:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8005080:	2013      	movs	r0, #19
 8005082:	f7fc fe39 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0029,0x0006);
 8005086:	2106      	movs	r1, #6
 8005088:	2029      	movs	r0, #41	; 0x29
 800508a:	f7fc fe35 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x002b,0x000d);
 800508e:	210d      	movs	r1, #13
 8005090:	202b      	movs	r0, #43	; 0x2b
 8005092:	f7fc fe31 	bl	8001cf8 <LCD_WriteReg>
        HAL_Delay(50);
 8005096:	2032      	movs	r0, #50	; 0x32
 8005098:	f002 f9e0 	bl	800745c <HAL_Delay>
        LCD_WriteReg(0x0020,0x0000);
 800509c:	2100      	movs	r1, #0
 800509e:	2020      	movs	r0, #32
 80050a0:	f7fc fe2a 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0021,0x0000);
 80050a4:	2100      	movs	r1, #0
 80050a6:	2021      	movs	r0, #33	; 0x21
 80050a8:	f7fc fe26 	bl	8001cf8 <LCD_WriteReg>
        HAL_Delay(50);
 80050ac:	2032      	movs	r0, #50	; 0x32
 80050ae:	f002 f9d5 	bl	800745c <HAL_Delay>
		//
        LCD_WriteReg(0x0030,0x0000);
 80050b2:	2100      	movs	r1, #0
 80050b4:	2030      	movs	r0, #48	; 0x30
 80050b6:	f7fc fe1f 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0031,0x0604);
 80050ba:	f240 6104 	movw	r1, #1540	; 0x604
 80050be:	2031      	movs	r0, #49	; 0x31
 80050c0:	f7fc fe1a 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0032,0x0305);
 80050c4:	f240 3105 	movw	r1, #773	; 0x305
 80050c8:	2032      	movs	r0, #50	; 0x32
 80050ca:	f7fc fe15 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0035,0x0000);
 80050ce:	2100      	movs	r1, #0
 80050d0:	2035      	movs	r0, #53	; 0x35
 80050d2:	f7fc fe11 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0036,0x0C09);
 80050d6:	f640 4109 	movw	r1, #3081	; 0xc09
 80050da:	2036      	movs	r0, #54	; 0x36
 80050dc:	f7fc fe0c 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0037,0x0204);
 80050e0:	f44f 7101 	mov.w	r1, #516	; 0x204
 80050e4:	2037      	movs	r0, #55	; 0x37
 80050e6:	f7fc fe07 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0038,0x0301);
 80050ea:	f240 3101 	movw	r1, #769	; 0x301
 80050ee:	2038      	movs	r0, #56	; 0x38
 80050f0:	f7fc fe02 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0039,0x0707);
 80050f4:	f240 7107 	movw	r1, #1799	; 0x707
 80050f8:	2039      	movs	r0, #57	; 0x39
 80050fa:	f7fc fdfd 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x003c,0x0000);
 80050fe:	2100      	movs	r1, #0
 8005100:	203c      	movs	r0, #60	; 0x3c
 8005102:	f7fc fdf9 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x003d,0x0a0a);
 8005106:	f640 210a 	movw	r1, #2570	; 0xa0a
 800510a:	203d      	movs	r0, #61	; 0x3d
 800510c:	f7fc fdf4 	bl	8001cf8 <LCD_WriteReg>
        HAL_Delay(50);
 8005110:	2032      	movs	r0, #50	; 0x32
 8005112:	f002 f9a3 	bl	800745c <HAL_Delay>
        LCD_WriteReg(0x0050,0x0000); //GRAM
 8005116:	2100      	movs	r1, #0
 8005118:	2050      	movs	r0, #80	; 0x50
 800511a:	f7fc fded 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0051,0x00ef); //GRAM
 800511e:	21ef      	movs	r1, #239	; 0xef
 8005120:	2051      	movs	r0, #81	; 0x51
 8005122:	f7fc fde9 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0052,0x0000); //GRAM
 8005126:	2100      	movs	r1, #0
 8005128:	2052      	movs	r0, #82	; 0x52
 800512a:	f7fc fde5 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0053,0x013f); //GRAM
 800512e:	f240 113f 	movw	r1, #319	; 0x13f
 8005132:	2053      	movs	r0, #83	; 0x53
 8005134:	f7fc fde0 	bl	8001cf8 <LCD_WriteReg>

         LCD_WriteReg(0x0060,0xa700);
 8005138:	f44f 4127 	mov.w	r1, #42752	; 0xa700
 800513c:	2060      	movs	r0, #96	; 0x60
 800513e:	f7fc fddb 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0061,0x0001);
 8005142:	2101      	movs	r1, #1
 8005144:	2061      	movs	r0, #97	; 0x61
 8005146:	f7fc fdd7 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x006a,0x0000);
 800514a:	2100      	movs	r1, #0
 800514c:	206a      	movs	r0, #106	; 0x6a
 800514e:	f7fc fdd3 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0080,0x0000);
 8005152:	2100      	movs	r1, #0
 8005154:	2080      	movs	r0, #128	; 0x80
 8005156:	f7fc fdcf 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0081,0x0000);
 800515a:	2100      	movs	r1, #0
 800515c:	2081      	movs	r0, #129	; 0x81
 800515e:	f7fc fdcb 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0082,0x0000);
 8005162:	2100      	movs	r1, #0
 8005164:	2082      	movs	r0, #130	; 0x82
 8005166:	f7fc fdc7 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0083,0x0000);
 800516a:	2100      	movs	r1, #0
 800516c:	2083      	movs	r0, #131	; 0x83
 800516e:	f7fc fdc3 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0084,0x0000);
 8005172:	2100      	movs	r1, #0
 8005174:	2084      	movs	r0, #132	; 0x84
 8005176:	f7fc fdbf 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0085,0x0000);
 800517a:	2100      	movs	r1, #0
 800517c:	2085      	movs	r0, #133	; 0x85
 800517e:	f7fc fdbb 	bl	8001cf8 <LCD_WriteReg>

        LCD_WriteReg(0x0090,0x0010);
 8005182:	2110      	movs	r1, #16
 8005184:	2090      	movs	r0, #144	; 0x90
 8005186:	f7fc fdb7 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0092,0x0600);
 800518a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800518e:	2092      	movs	r0, #146	; 0x92
 8005190:	f7fc fdb2 	bl	8001cf8 <LCD_WriteReg>
        //
        LCD_WriteReg(0x0007,0x0133);
 8005194:	f240 1133 	movw	r1, #307	; 0x133
 8005198:	2007      	movs	r0, #7
 800519a:	f7fc fdad 	bl	8001cf8 <LCD_WriteReg>
 800519e:	f000 bf85 	b.w	80060ac <LCD_Init+0x383c>
 80051a2:	bf00      	nop
 80051a4:	2000035c 	.word	0x2000035c
	}else if(lcddev.id==0x9320)//OK.
 80051a8:	4bce      	ldr	r3, [pc, #824]	; (80054e4 <LCD_Init+0x2c74>)
 80051aa:	889b      	ldrh	r3, [r3, #4]
 80051ac:	f249 3220 	movw	r2, #37664	; 0x9320
 80051b0:	4293      	cmp	r3, r2
 80051b2:	f040 80ad 	bne.w	8005310 <LCD_Init+0x2aa0>
	{
		LCD_WriteReg(0x00,0x0000);
 80051b6:	2100      	movs	r1, #0
 80051b8:	2000      	movs	r0, #0
 80051ba:	f7fc fd9d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x01,0x0100);	//Driver Output Contral.
 80051be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051c2:	2001      	movs	r0, #1
 80051c4:	f7fc fd98 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x02,0x0700);	//LCD Driver Waveform Contral.
 80051c8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80051cc:	2002      	movs	r0, #2
 80051ce:	f7fc fd93 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x03,0x1030);//Entry Mode Set.
 80051d2:	f241 0130 	movw	r1, #4144	; 0x1030
 80051d6:	2003      	movs	r0, #3
 80051d8:	f7fc fd8e 	bl	8001cf8 <LCD_WriteReg>
		//LCD_WriteReg(0x03,0x1018);	//Entry Mode Set.

		LCD_WriteReg(0x04,0x0000);	//Scalling Contral.
 80051dc:	2100      	movs	r1, #0
 80051de:	2004      	movs	r0, #4
 80051e0:	f7fc fd8a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x08,0x0202);	//Display Contral 2.(0x0207)
 80051e4:	f240 2102 	movw	r1, #514	; 0x202
 80051e8:	2008      	movs	r0, #8
 80051ea:	f7fc fd85 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x09,0x0000);	//Display Contral 3.(0x0000)
 80051ee:	2100      	movs	r1, #0
 80051f0:	2009      	movs	r0, #9
 80051f2:	f7fc fd81 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0a,0x0000);	//Frame Cycle Contal.(0x0000)
 80051f6:	2100      	movs	r1, #0
 80051f8:	200a      	movs	r0, #10
 80051fa:	f7fc fd7d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0c,(1<<0));	//Extern Display Interface Contral 1.(0x0000)
 80051fe:	2101      	movs	r1, #1
 8005200:	200c      	movs	r0, #12
 8005202:	f7fc fd79 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0d,0x0000);	//Frame Maker Position.
 8005206:	2100      	movs	r1, #0
 8005208:	200d      	movs	r0, #13
 800520a:	f7fc fd75 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0f,0x0000);	//Extern Display Interface Contral 2.
 800520e:	2100      	movs	r1, #0
 8005210:	200f      	movs	r0, #15
 8005212:	f7fc fd71 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(50);
 8005216:	2032      	movs	r0, #50	; 0x32
 8005218:	f002 f920 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x07,0x0101);	//Display Contral.
 800521c:	f240 1101 	movw	r1, #257	; 0x101
 8005220:	2007      	movs	r0, #7
 8005222:	f7fc fd69 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(50);
 8005226:	2032      	movs	r0, #50	; 0x32
 8005228:	f002 f918 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x10,(1<<12)|(0<<8)|(1<<7)|(1<<6)|(0<<4));	//Power Control 1.(0x16b0)
 800522c:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
 8005230:	2010      	movs	r0, #16
 8005232:	f7fc fd61 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x11,0x0007);								//Power Control 2.(0x0001)
 8005236:	2107      	movs	r1, #7
 8005238:	2011      	movs	r0, #17
 800523a:	f7fc fd5d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x12,(1<<8)|(1<<4)|(0<<0));				//Power Control 3.(0x0138)
 800523e:	f44f 7188 	mov.w	r1, #272	; 0x110
 8005242:	2012      	movs	r0, #18
 8005244:	f7fc fd58 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x13,0x0b00);								//Power Control 4.
 8005248:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 800524c:	2013      	movs	r0, #19
 800524e:	f7fc fd53 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x29,0x0000);								//Power Control 7.
 8005252:	2100      	movs	r1, #0
 8005254:	2029      	movs	r0, #41	; 0x29
 8005256:	f7fc fd4f 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x2b,(1<<14)|(1<<4));
 800525a:	f244 0110 	movw	r1, #16400	; 0x4010
 800525e:	202b      	movs	r0, #43	; 0x2b
 8005260:	f7fc fd4a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x50,0);	//Set X Star
 8005264:	2100      	movs	r1, #0
 8005266:	2050      	movs	r0, #80	; 0x50
 8005268:	f7fc fd46 	bl	8001cf8 <LCD_WriteReg>
		//GRAMSet X End.
		LCD_WriteReg(0x51,239);	//Set Y Star
 800526c:	21ef      	movs	r1, #239	; 0xef
 800526e:	2051      	movs	r0, #81	; 0x51
 8005270:	f7fc fd42 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x52,0);	//Set Y End.t.
 8005274:	2100      	movs	r1, #0
 8005276:	2052      	movs	r0, #82	; 0x52
 8005278:	f7fc fd3e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x53,319);	//
 800527c:	f240 113f 	movw	r1, #319	; 0x13f
 8005280:	2053      	movs	r0, #83	; 0x53
 8005282:	f7fc fd39 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x60,0x2700);	//Driver Output Control.
 8005286:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 800528a:	2060      	movs	r0, #96	; 0x60
 800528c:	f7fc fd34 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x61,0x0001);	//Driver Output Control.
 8005290:	2101      	movs	r1, #1
 8005292:	2061      	movs	r0, #97	; 0x61
 8005294:	f7fc fd30 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x6a,0x0000);	//Vertical Srcoll Control.
 8005298:	2100      	movs	r1, #0
 800529a:	206a      	movs	r0, #106	; 0x6a
 800529c:	f7fc fd2c 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x80,0x0000);	//Display Position? Partial Display 1.
 80052a0:	2100      	movs	r1, #0
 80052a2:	2080      	movs	r0, #128	; 0x80
 80052a4:	f7fc fd28 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x81,0x0000);	//RAM Address Start? Partial Display 1.
 80052a8:	2100      	movs	r1, #0
 80052aa:	2081      	movs	r0, #129	; 0x81
 80052ac:	f7fc fd24 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x82,0x0000);	//RAM Address End-Partial Display 1.
 80052b0:	2100      	movs	r1, #0
 80052b2:	2082      	movs	r0, #130	; 0x82
 80052b4:	f7fc fd20 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x83,0x0000);	//Displsy Position? Partial Display 2.
 80052b8:	2100      	movs	r1, #0
 80052ba:	2083      	movs	r0, #131	; 0x83
 80052bc:	f7fc fd1c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x84,0x0000);	//RAM Address Start? Partial Display 2.
 80052c0:	2100      	movs	r1, #0
 80052c2:	2084      	movs	r0, #132	; 0x84
 80052c4:	f7fc fd18 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x85,0x0000);	//RAM Address End? Partial Display 2.
 80052c8:	2100      	movs	r1, #0
 80052ca:	2085      	movs	r0, #133	; 0x85
 80052cc:	f7fc fd14 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x90,(0<<7)|(16<<0));	//Frame Cycle Contral.(0x0013)
 80052d0:	2110      	movs	r1, #16
 80052d2:	2090      	movs	r0, #144	; 0x90
 80052d4:	f7fc fd10 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x92,0x0000);	//Panel Interface Contral 2.(0x0000)
 80052d8:	2100      	movs	r1, #0
 80052da:	2092      	movs	r0, #146	; 0x92
 80052dc:	f7fc fd0c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x93,0x0001);	//Panel Interface Contral 3.
 80052e0:	2101      	movs	r1, #1
 80052e2:	2093      	movs	r0, #147	; 0x93
 80052e4:	f7fc fd08 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x95,0x0110);	//Frame Cycle Contral.(0x0110)
 80052e8:	f44f 7188 	mov.w	r1, #272	; 0x110
 80052ec:	2095      	movs	r0, #149	; 0x95
 80052ee:	f7fc fd03 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x97,(0<<8));	//
 80052f2:	2100      	movs	r1, #0
 80052f4:	2097      	movs	r0, #151	; 0x97
 80052f6:	f7fc fcff 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x98,0x0000);	//Frame Cycle Contral.
 80052fa:	2100      	movs	r1, #0
 80052fc:	2098      	movs	r0, #152	; 0x98
 80052fe:	f7fc fcfb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x07,0x0173);	//(0x0173)
 8005302:	f240 1173 	movw	r1, #371	; 0x173
 8005306:	2007      	movs	r0, #7
 8005308:	f7fc fcf6 	bl	8001cf8 <LCD_WriteReg>
 800530c:	f000 bece 	b.w	80060ac <LCD_Init+0x383c>
	}else if(lcddev.id==0X9331)//OK |/|/|
 8005310:	4b74      	ldr	r3, [pc, #464]	; (80054e4 <LCD_Init+0x2c74>)
 8005312:	889b      	ldrh	r3, [r3, #4]
 8005314:	f249 3231 	movw	r2, #37681	; 0x9331
 8005318:	4293      	cmp	r3, r2
 800531a:	f040 80e5 	bne.w	80054e8 <LCD_Init+0x2c78>
	{
		LCD_WriteReg(0x00E7, 0x1014);
 800531e:	f241 0114 	movw	r1, #4116	; 0x1014
 8005322:	20e7      	movs	r0, #231	; 0xe7
 8005324:	f7fc fce8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0001, 0x0100); // set SS and SM bit
 8005328:	f44f 7180 	mov.w	r1, #256	; 0x100
 800532c:	2001      	movs	r0, #1
 800532e:	f7fc fce3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0002, 0x0200); // set 1 line inversion
 8005332:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005336:	2002      	movs	r0, #2
 8005338:	f7fc fcde 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0003,(1<<12)|(3<<4)|(1<<3));//65K
 800533c:	f241 0138 	movw	r1, #4152	; 0x1038
 8005340:	2003      	movs	r0, #3
 8005342:	f7fc fcd9 	bl	8001cf8 <LCD_WriteReg>
		//LCD_WriteReg(0x0003, 0x1030); // set GRAM write direction and BGR=1.
		LCD_WriteReg(0x0008, 0x0202); // set the back porch and front porch
 8005346:	f240 2102 	movw	r1, #514	; 0x202
 800534a:	2008      	movs	r0, #8
 800534c:	f7fc fcd4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0009, 0x0000); // set non-display area refresh cycle ISC[3:0]
 8005350:	2100      	movs	r1, #0
 8005352:	2009      	movs	r0, #9
 8005354:	f7fc fcd0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000A, 0x0000); // FMARK function
 8005358:	2100      	movs	r1, #0
 800535a:	200a      	movs	r0, #10
 800535c:	f7fc fccc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000C, 0x0000); // RGB interface setting
 8005360:	2100      	movs	r1, #0
 8005362:	200c      	movs	r0, #12
 8005364:	f7fc fcc8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000D, 0x0000); // Frame marker Position
 8005368:	2100      	movs	r1, #0
 800536a:	200d      	movs	r0, #13
 800536c:	f7fc fcc4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000F, 0x0000); // RGB interface polarity
 8005370:	2100      	movs	r1, #0
 8005372:	200f      	movs	r0, #15
 8005374:	f7fc fcc0 	bl	8001cf8 <LCD_WriteReg>
		//*************Power On sequence ****************//
		LCD_WriteReg(0x0010, 0x0000); // SAP, BT[3:0], AP, DSTB, SLP, STB
 8005378:	2100      	movs	r1, #0
 800537a:	2010      	movs	r0, #16
 800537c:	f7fc fcbc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0011, 0x0007); // DC1[2:0], DC0[2:0], VC[2:0]
 8005380:	2107      	movs	r1, #7
 8005382:	2011      	movs	r0, #17
 8005384:	f7fc fcb8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0012, 0x0000); // VREG1OUT voltage
 8005388:	2100      	movs	r1, #0
 800538a:	2012      	movs	r0, #18
 800538c:	f7fc fcb4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0013, 0x0000); // VDV[4:0] for VCOM amplitude
 8005390:	2100      	movs	r1, #0
 8005392:	2013      	movs	r0, #19
 8005394:	f7fc fcb0 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(200); // Dis-charge capacitor power voltage
 8005398:	20c8      	movs	r0, #200	; 0xc8
 800539a:	f002 f85f 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x0010, 0x1690); // SAP, BT[3:0], AP, DSTB, SLP, STB
 800539e:	f241 6190 	movw	r1, #5776	; 0x1690
 80053a2:	2010      	movs	r0, #16
 80053a4:	f7fc fca8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0011, 0x0227); // DC1[2:0], DC0[2:0], VC[2:0]
 80053a8:	f240 2127 	movw	r1, #551	; 0x227
 80053ac:	2011      	movs	r0, #17
 80053ae:	f7fc fca3 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(50); // Delay 50ms
 80053b2:	2032      	movs	r0, #50	; 0x32
 80053b4:	f002 f852 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x0012, 0x000C); // Internal reference voltage= Vci;
 80053b8:	210c      	movs	r1, #12
 80053ba:	2012      	movs	r0, #18
 80053bc:	f7fc fc9c 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(50); // Delay 50ms
 80053c0:	2032      	movs	r0, #50	; 0x32
 80053c2:	f002 f84b 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x0013, 0x0800); // Set VDV[4:0] for VCOM amplitude
 80053c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80053ca:	2013      	movs	r0, #19
 80053cc:	f7fc fc94 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0029, 0x0011); // Set VCM[5:0] for VCOMH
 80053d0:	2111      	movs	r1, #17
 80053d2:	2029      	movs	r0, #41	; 0x29
 80053d4:	f7fc fc90 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x002B, 0x000B); // Set Frame Rate
 80053d8:	210b      	movs	r1, #11
 80053da:	202b      	movs	r0, #43	; 0x2b
 80053dc:	f7fc fc8c 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(50); // Delay 50ms
 80053e0:	2032      	movs	r0, #50	; 0x32
 80053e2:	f002 f83b 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x0020, 0x0000); // GRAM horizontal Address
 80053e6:	2100      	movs	r1, #0
 80053e8:	2020      	movs	r0, #32
 80053ea:	f7fc fc85 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0021, 0x013f); // GRAM Vertical Address
 80053ee:	f240 113f 	movw	r1, #319	; 0x13f
 80053f2:	2021      	movs	r0, #33	; 0x21
 80053f4:	f7fc fc80 	bl	8001cf8 <LCD_WriteReg>
		// ----------- Adjust the Gamma Curve ----------//
		LCD_WriteReg(0x0030, 0x0000);
 80053f8:	2100      	movs	r1, #0
 80053fa:	2030      	movs	r0, #48	; 0x30
 80053fc:	f7fc fc7c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0031, 0x0106);
 8005400:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005404:	2031      	movs	r0, #49	; 0x31
 8005406:	f7fc fc77 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0032, 0x0000);
 800540a:	2100      	movs	r1, #0
 800540c:	2032      	movs	r0, #50	; 0x32
 800540e:	f7fc fc73 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0035, 0x0204);
 8005412:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005416:	2035      	movs	r0, #53	; 0x35
 8005418:	f7fc fc6e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0036, 0x160A);
 800541c:	f241 610a 	movw	r1, #5642	; 0x160a
 8005420:	2036      	movs	r0, #54	; 0x36
 8005422:	f7fc fc69 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0037, 0x0707);
 8005426:	f240 7107 	movw	r1, #1799	; 0x707
 800542a:	2037      	movs	r0, #55	; 0x37
 800542c:	f7fc fc64 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0038, 0x0106);
 8005430:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005434:	2038      	movs	r0, #56	; 0x38
 8005436:	f7fc fc5f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0039, 0x0707);
 800543a:	f240 7107 	movw	r1, #1799	; 0x707
 800543e:	2039      	movs	r0, #57	; 0x39
 8005440:	f7fc fc5a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x003C, 0x0402);
 8005444:	f240 4102 	movw	r1, #1026	; 0x402
 8005448:	203c      	movs	r0, #60	; 0x3c
 800544a:	f7fc fc55 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x003D, 0x0C0F);
 800544e:	f640 410f 	movw	r1, #3087	; 0xc0f
 8005452:	203d      	movs	r0, #61	; 0x3d
 8005454:	f7fc fc50 	bl	8001cf8 <LCD_WriteReg>
		//------------------ Set GRAM area ---------------//
		LCD_WriteReg(0x0050, 0x0000); // Horizontal GRAM Start Address
 8005458:	2100      	movs	r1, #0
 800545a:	2050      	movs	r0, #80	; 0x50
 800545c:	f7fc fc4c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0051, 0x00EF); // Horizontal GRAM End Address
 8005460:	21ef      	movs	r1, #239	; 0xef
 8005462:	2051      	movs	r0, #81	; 0x51
 8005464:	f7fc fc48 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0052, 0x0000); // Vertical GRAM Start Address
 8005468:	2100      	movs	r1, #0
 800546a:	2052      	movs	r0, #82	; 0x52
 800546c:	f7fc fc44 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0053, 0x013F); // Vertical GRAM Start Address
 8005470:	f240 113f 	movw	r1, #319	; 0x13f
 8005474:	2053      	movs	r0, #83	; 0x53
 8005476:	f7fc fc3f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0060, 0x2700); // Gate Scan Line
 800547a:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 800547e:	2060      	movs	r0, #96	; 0x60
 8005480:	f7fc fc3a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0061, 0x0001); // NDL,VLE, REV
 8005484:	2101      	movs	r1, #1
 8005486:	2061      	movs	r0, #97	; 0x61
 8005488:	f7fc fc36 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x006A, 0x0000); // set scrolling line
 800548c:	2100      	movs	r1, #0
 800548e:	206a      	movs	r0, #106	; 0x6a
 8005490:	f7fc fc32 	bl	8001cf8 <LCD_WriteReg>
		//-------------- Partial Display Control ---------//
		LCD_WriteReg(0x0080, 0x0000);
 8005494:	2100      	movs	r1, #0
 8005496:	2080      	movs	r0, #128	; 0x80
 8005498:	f7fc fc2e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0081, 0x0000);
 800549c:	2100      	movs	r1, #0
 800549e:	2081      	movs	r0, #129	; 0x81
 80054a0:	f7fc fc2a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0082, 0x0000);
 80054a4:	2100      	movs	r1, #0
 80054a6:	2082      	movs	r0, #130	; 0x82
 80054a8:	f7fc fc26 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0083, 0x0000);
 80054ac:	2100      	movs	r1, #0
 80054ae:	2083      	movs	r0, #131	; 0x83
 80054b0:	f7fc fc22 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0084, 0x0000);
 80054b4:	2100      	movs	r1, #0
 80054b6:	2084      	movs	r0, #132	; 0x84
 80054b8:	f7fc fc1e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0085, 0x0000);
 80054bc:	2100      	movs	r1, #0
 80054be:	2085      	movs	r0, #133	; 0x85
 80054c0:	f7fc fc1a 	bl	8001cf8 <LCD_WriteReg>
		//-------------- Panel Control -------------------//
		LCD_WriteReg(0x0090, 0x0010);
 80054c4:	2110      	movs	r1, #16
 80054c6:	2090      	movs	r0, #144	; 0x90
 80054c8:	f7fc fc16 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0092, 0x0600);
 80054cc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80054d0:	2092      	movs	r0, #146	; 0x92
 80054d2:	f7fc fc11 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0007, 0x0133); // 262K color and display ON
 80054d6:	f240 1133 	movw	r1, #307	; 0x133
 80054da:	2007      	movs	r0, #7
 80054dc:	f7fc fc0c 	bl	8001cf8 <LCD_WriteReg>
 80054e0:	f000 bde4 	b.w	80060ac <LCD_Init+0x383c>
 80054e4:	2000035c 	.word	0x2000035c
	}else if(lcddev.id==0x5408)
 80054e8:	4be2      	ldr	r3, [pc, #904]	; (8005874 <LCD_Init+0x3004>)
 80054ea:	889b      	ldrh	r3, [r3, #4]
 80054ec:	f245 4208 	movw	r2, #21512	; 0x5408
 80054f0:	4293      	cmp	r3, r2
 80054f2:	f040 80a3 	bne.w	800563c <LCD_Init+0x2dcc>
	{
		LCD_WriteReg(0x01,0x0100);
 80054f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054fa:	2001      	movs	r0, #1
 80054fc:	f7fc fbfc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x02,0x0700);//LCD Driving Waveform Contral
 8005500:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8005504:	2002      	movs	r0, #2
 8005506:	f7fc fbf7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x03,0x1030);//Entry Mode
 800550a:	f241 0130 	movw	r1, #4144	; 0x1030
 800550e:	2003      	movs	r0, #3
 8005510:	f7fc fbf2 	bl	8001cf8 <LCD_WriteReg>
		//
		//Normal Mode(Window Mode disable)
		//RGB
		//1628
		LCD_WriteReg(0x04,0x0000); //Scalling Control register
 8005514:	2100      	movs	r1, #0
 8005516:	2004      	movs	r0, #4
 8005518:	f7fc fbee 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x08,0x0207); //Display Control 2
 800551c:	f240 2107 	movw	r1, #519	; 0x207
 8005520:	2008      	movs	r0, #8
 8005522:	f7fc fbe9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x09,0x0000); //Display Control 3
 8005526:	2100      	movs	r1, #0
 8005528:	2009      	movs	r0, #9
 800552a:	f7fc fbe5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0A,0x0000); //Frame Cycle Control
 800552e:	2100      	movs	r1, #0
 8005530:	200a      	movs	r0, #10
 8005532:	f7fc fbe1 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0C,0x0000); //External Display Interface Control 1
 8005536:	2100      	movs	r1, #0
 8005538:	200c      	movs	r0, #12
 800553a:	f7fc fbdd 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0D,0x0000); //Frame Maker Position
 800553e:	2100      	movs	r1, #0
 8005540:	200d      	movs	r0, #13
 8005542:	f7fc fbd9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0F,0x0000); //External Display Interface Control 2
 8005546:	2100      	movs	r1, #0
 8005548:	200f      	movs	r0, #15
 800554a:	f7fc fbd5 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(20);
 800554e:	2014      	movs	r0, #20
 8005550:	f001 ff84 	bl	800745c <HAL_Delay>
		//TFT 14
		LCD_WriteReg(0x10,0x16B0); //0x14B0 //Power Control 1
 8005554:	f241 61b0 	movw	r1, #5808	; 0x16b0
 8005558:	2010      	movs	r0, #16
 800555a:	f7fc fbcd 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x11,0x0001); //0x0007 //Power Control 2
 800555e:	2101      	movs	r1, #1
 8005560:	2011      	movs	r0, #17
 8005562:	f7fc fbc9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x17,0x0001); //0x0000 //Power Control 3
 8005566:	2101      	movs	r1, #1
 8005568:	2017      	movs	r0, #23
 800556a:	f7fc fbc5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x12,0x0138); //0x013B //Power Control 4
 800556e:	f44f 719c 	mov.w	r1, #312	; 0x138
 8005572:	2012      	movs	r0, #18
 8005574:	f7fc fbc0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x13,0x0800); //0x0800 //Power Control 5
 8005578:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800557c:	2013      	movs	r0, #19
 800557e:	f7fc fbbb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x29,0x0009); //NVM read data 2
 8005582:	2109      	movs	r1, #9
 8005584:	2029      	movs	r0, #41	; 0x29
 8005586:	f7fc fbb7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x2a,0x0009); //NVM read data 3
 800558a:	2109      	movs	r1, #9
 800558c:	202a      	movs	r0, #42	; 0x2a
 800558e:	f7fc fbb3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0xa4,0x0000);
 8005592:	2100      	movs	r1, #0
 8005594:	20a4      	movs	r0, #164	; 0xa4
 8005596:	f7fc fbaf 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x50,0x0000); //X
 800559a:	2100      	movs	r1, #0
 800559c:	2050      	movs	r0, #80	; 0x50
 800559e:	f7fc fbab 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x51,0x00EF); //X
 80055a2:	21ef      	movs	r1, #239	; 0xef
 80055a4:	2051      	movs	r0, #81	; 0x51
 80055a6:	f7fc fba7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x52,0x0000); //Y
 80055aa:	2100      	movs	r1, #0
 80055ac:	2052      	movs	r0, #82	; 0x52
 80055ae:	f7fc fba3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x53,0x013F); //Y
 80055b2:	f240 113f 	movw	r1, #319	; 0x13f
 80055b6:	2053      	movs	r0, #83	; 0x53
 80055b8:	f7fc fb9e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x60,0x2700); //Driver Output Control
 80055bc:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 80055c0:	2060      	movs	r0, #96	; 0x60
 80055c2:	f7fc fb99 	bl	8001cf8 <LCD_WriteReg>
		//
		LCD_WriteReg(0x61,0x0001); //Driver Output Control
 80055c6:	2101      	movs	r1, #1
 80055c8:	2061      	movs	r0, #97	; 0x61
 80055ca:	f7fc fb95 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x6A,0x0000); //Vertical Scroll Control
 80055ce:	2100      	movs	r1, #0
 80055d0:	206a      	movs	r0, #106	; 0x6a
 80055d2:	f7fc fb91 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x80,0x0000); //Display Position  Partial Display 1
 80055d6:	2100      	movs	r1, #0
 80055d8:	2080      	movs	r0, #128	; 0x80
 80055da:	f7fc fb8d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x81,0x0000); //RAM Address Start  Partial Display 1
 80055de:	2100      	movs	r1, #0
 80055e0:	2081      	movs	r0, #129	; 0x81
 80055e2:	f7fc fb89 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x82,0x0000); //RAM address End - Partial Display 1
 80055e6:	2100      	movs	r1, #0
 80055e8:	2082      	movs	r0, #130	; 0x82
 80055ea:	f7fc fb85 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x83,0x0000); //Display Position  Partial Display 2
 80055ee:	2100      	movs	r1, #0
 80055f0:	2083      	movs	r0, #131	; 0x83
 80055f2:	f7fc fb81 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x84,0x0000); //RAM Address Start  Partial Display 2
 80055f6:	2100      	movs	r1, #0
 80055f8:	2084      	movs	r0, #132	; 0x84
 80055fa:	f7fc fb7d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x85,0x0000); //RAM address End  Partail Display2
 80055fe:	2100      	movs	r1, #0
 8005600:	2085      	movs	r0, #133	; 0x85
 8005602:	f7fc fb79 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x90,0x0013); //Frame Cycle Control
 8005606:	2113      	movs	r1, #19
 8005608:	2090      	movs	r0, #144	; 0x90
 800560a:	f7fc fb75 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x92,0x0000);  //Panel Interface Control 2
 800560e:	2100      	movs	r1, #0
 8005610:	2092      	movs	r0, #146	; 0x92
 8005612:	f7fc fb71 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x93,0x0003); //Panel Interface control 3
 8005616:	2103      	movs	r1, #3
 8005618:	2093      	movs	r0, #147	; 0x93
 800561a:	f7fc fb6d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x95,0x0110);  //Frame Cycle Control
 800561e:	f44f 7188 	mov.w	r1, #272	; 0x110
 8005622:	2095      	movs	r0, #149	; 0x95
 8005624:	f7fc fb68 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x07,0x0173);
 8005628:	f240 1173 	movw	r1, #371	; 0x173
 800562c:	2007      	movs	r0, #7
 800562e:	f7fc fb63 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(50);
 8005632:	2032      	movs	r0, #50	; 0x32
 8005634:	f001 ff12 	bl	800745c <HAL_Delay>
 8005638:	f000 bd38 	b.w	80060ac <LCD_Init+0x383c>
	}
	else if(lcddev.id==0x1505)//OK
 800563c:	4b8d      	ldr	r3, [pc, #564]	; (8005874 <LCD_Init+0x3004>)
 800563e:	889b      	ldrh	r3, [r3, #4]
 8005640:	f241 5205 	movw	r2, #5381	; 0x1505
 8005644:	4293      	cmp	r3, r2
 8005646:	f040 8117 	bne.w	8005878 <LCD_Init+0x3008>
	{
		// second release on 3/5  ,luminance is acceptable,water wave appear during camera preview
        LCD_WriteReg(0x0007,0x0000);
 800564a:	2100      	movs	r1, #0
 800564c:	2007      	movs	r0, #7
 800564e:	f7fc fb53 	bl	8001cf8 <LCD_WriteReg>
        HAL_Delay(50);
 8005652:	2032      	movs	r0, #50	; 0x32
 8005654:	f001 ff02 	bl	800745c <HAL_Delay>
        LCD_WriteReg(0x0012,0x011C);//0x011A   why need to set several times?
 8005658:	f44f 718e 	mov.w	r1, #284	; 0x11c
 800565c:	2012      	movs	r0, #18
 800565e:	f7fc fb4b 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x00A4,0x0001);//NVM
 8005662:	2101      	movs	r1, #1
 8005664:	20a4      	movs	r0, #164	; 0xa4
 8005666:	f7fc fb47 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0008,0x000F);
 800566a:	210f      	movs	r1, #15
 800566c:	2008      	movs	r0, #8
 800566e:	f7fc fb43 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x000A,0x0008);
 8005672:	2108      	movs	r1, #8
 8005674:	200a      	movs	r0, #10
 8005676:	f7fc fb3f 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x000D,0x0008);
 800567a:	2108      	movs	r1, #8
 800567c:	200d      	movs	r0, #13
 800567e:	f7fc fb3b 	bl	8001cf8 <LCD_WriteReg>
  		//
        LCD_WriteReg(0x0030,0x0707);
 8005682:	f240 7107 	movw	r1, #1799	; 0x707
 8005686:	2030      	movs	r0, #48	; 0x30
 8005688:	f7fc fb36 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0031,0x0007); //0x0707
 800568c:	2107      	movs	r1, #7
 800568e:	2031      	movs	r0, #49	; 0x31
 8005690:	f7fc fb32 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0032,0x0603);
 8005694:	f240 6103 	movw	r1, #1539	; 0x603
 8005698:	2032      	movs	r0, #50	; 0x32
 800569a:	f7fc fb2d 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0033,0x0700);
 800569e:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80056a2:	2033      	movs	r0, #51	; 0x33
 80056a4:	f7fc fb28 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0034,0x0202);
 80056a8:	f240 2102 	movw	r1, #514	; 0x202
 80056ac:	2034      	movs	r0, #52	; 0x34
 80056ae:	f7fc fb23 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0035,0x0002); //?0x0606
 80056b2:	2102      	movs	r1, #2
 80056b4:	2035      	movs	r0, #53	; 0x35
 80056b6:	f7fc fb1f 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0036,0x1F0F);
 80056ba:	f641 710f 	movw	r1, #7951	; 0x1f0f
 80056be:	2036      	movs	r0, #54	; 0x36
 80056c0:	f7fc fb1a 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0037,0x0707); //0x0f0f  0x0105
 80056c4:	f240 7107 	movw	r1, #1799	; 0x707
 80056c8:	2037      	movs	r0, #55	; 0x37
 80056ca:	f7fc fb15 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0038,0x0000);
 80056ce:	2100      	movs	r1, #0
 80056d0:	2038      	movs	r0, #56	; 0x38
 80056d2:	f7fc fb11 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0039,0x0000);
 80056d6:	2100      	movs	r1, #0
 80056d8:	2039      	movs	r0, #57	; 0x39
 80056da:	f7fc fb0d 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x003A,0x0707);
 80056de:	f240 7107 	movw	r1, #1799	; 0x707
 80056e2:	203a      	movs	r0, #58	; 0x3a
 80056e4:	f7fc fb08 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x003B,0x0000); //0x0303
 80056e8:	2100      	movs	r1, #0
 80056ea:	203b      	movs	r0, #59	; 0x3b
 80056ec:	f7fc fb04 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x003C,0x0007); //?0x0707
 80056f0:	2107      	movs	r1, #7
 80056f2:	203c      	movs	r0, #60	; 0x3c
 80056f4:	f7fc fb00 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x003D,0x0000); //0x1313//0x1f08
 80056f8:	2100      	movs	r1, #0
 80056fa:	203d      	movs	r0, #61	; 0x3d
 80056fc:	f7fc fafc 	bl	8001cf8 <LCD_WriteReg>
        HAL_Delay(50);
 8005700:	2032      	movs	r0, #50	; 0x32
 8005702:	f001 feab 	bl	800745c <HAL_Delay>
        LCD_WriteReg(0x0007,0x0001);
 8005706:	2101      	movs	r1, #1
 8005708:	2007      	movs	r0, #7
 800570a:	f7fc faf5 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0017,0x0001);//
 800570e:	2101      	movs	r1, #1
 8005710:	2017      	movs	r0, #23
 8005712:	f7fc faf1 	bl	8001cf8 <LCD_WriteReg>
        HAL_Delay(50);
 8005716:	2032      	movs	r0, #50	; 0x32
 8005718:	f001 fea0 	bl	800745c <HAL_Delay>
  		//
        LCD_WriteReg(0x0010,0x17A0);
 800571c:	f44f 51bd 	mov.w	r1, #6048	; 0x17a0
 8005720:	2010      	movs	r0, #16
 8005722:	f7fc fae9 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0011,0x0217);//reference voltage VC[2:0]   Vciout = 1.00*Vcivl
 8005726:	f240 2117 	movw	r1, #535	; 0x217
 800572a:	2011      	movs	r0, #17
 800572c:	f7fc fae4 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0012,0x011E);//0x011c  //Vreg1out = Vcilvl*1.80   is it the same as Vgama1out ?
 8005730:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8005734:	2012      	movs	r0, #18
 8005736:	f7fc fadf 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0013,0x0F00);//VDV[4:0]-->VCOM Amplitude VcomL = VcomH - Vcom Ampl
 800573a:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 800573e:	2013      	movs	r0, #19
 8005740:	f7fc fada 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x002A,0x0000);
 8005744:	2100      	movs	r1, #0
 8005746:	202a      	movs	r0, #42	; 0x2a
 8005748:	f7fc fad6 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0029,0x000A);//0x0001F  Vcomh = VCM1[4:0]*Vreg1out    gate source voltage??
 800574c:	210a      	movs	r1, #10
 800574e:	2029      	movs	r0, #41	; 0x29
 8005750:	f7fc fad2 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0012,0x013E);// 0x013C  power supply on
 8005754:	f44f 719f 	mov.w	r1, #318	; 0x13e
 8005758:	2012      	movs	r0, #18
 800575a:	f7fc facd 	bl	8001cf8 <LCD_WriteReg>
        //Coordinates Control//
        LCD_WriteReg(0x0050,0x0000);//0x0e00
 800575e:	2100      	movs	r1, #0
 8005760:	2050      	movs	r0, #80	; 0x50
 8005762:	f7fc fac9 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0051,0x00EF);
 8005766:	21ef      	movs	r1, #239	; 0xef
 8005768:	2051      	movs	r0, #81	; 0x51
 800576a:	f7fc fac5 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0052,0x0000);
 800576e:	2100      	movs	r1, #0
 8005770:	2052      	movs	r0, #82	; 0x52
 8005772:	f7fc fac1 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0053,0x013F);
 8005776:	f240 113f 	movw	r1, #319	; 0x13f
 800577a:	2053      	movs	r0, #83	; 0x53
 800577c:	f7fc fabc 	bl	8001cf8 <LCD_WriteReg>
    	//Pannel Image Control//
        LCD_WriteReg(0x0060,0x2700);
 8005780:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8005784:	2060      	movs	r0, #96	; 0x60
 8005786:	f7fc fab7 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0061,0x0001);
 800578a:	2101      	movs	r1, #1
 800578c:	2061      	movs	r0, #97	; 0x61
 800578e:	f7fc fab3 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x006A,0x0000);
 8005792:	2100      	movs	r1, #0
 8005794:	206a      	movs	r0, #106	; 0x6a
 8005796:	f7fc faaf 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0080,0x0000);
 800579a:	2100      	movs	r1, #0
 800579c:	2080      	movs	r0, #128	; 0x80
 800579e:	f7fc faab 	bl	8001cf8 <LCD_WriteReg>
    	//Partial Image Control//
        LCD_WriteReg(0x0081,0x0000);
 80057a2:	2100      	movs	r1, #0
 80057a4:	2081      	movs	r0, #129	; 0x81
 80057a6:	f7fc faa7 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0082,0x0000);
 80057aa:	2100      	movs	r1, #0
 80057ac:	2082      	movs	r0, #130	; 0x82
 80057ae:	f7fc faa3 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0083,0x0000);
 80057b2:	2100      	movs	r1, #0
 80057b4:	2083      	movs	r0, #131	; 0x83
 80057b6:	f7fc fa9f 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0084,0x0000);
 80057ba:	2100      	movs	r1, #0
 80057bc:	2084      	movs	r0, #132	; 0x84
 80057be:	f7fc fa9b 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0085,0x0000);
 80057c2:	2100      	movs	r1, #0
 80057c4:	2085      	movs	r0, #133	; 0x85
 80057c6:	f7fc fa97 	bl	8001cf8 <LCD_WriteReg>
  		//Panel Interface Control//
        LCD_WriteReg(0x0090,0x0013);//0x0010 frenqucy
 80057ca:	2113      	movs	r1, #19
 80057cc:	2090      	movs	r0, #144	; 0x90
 80057ce:	f7fc fa93 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0092,0x0300);
 80057d2:	f44f 7140 	mov.w	r1, #768	; 0x300
 80057d6:	2092      	movs	r0, #146	; 0x92
 80057d8:	f7fc fa8e 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0093,0x0005);
 80057dc:	2105      	movs	r1, #5
 80057de:	2093      	movs	r0, #147	; 0x93
 80057e0:	f7fc fa8a 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0095,0x0000);
 80057e4:	2100      	movs	r1, #0
 80057e6:	2095      	movs	r0, #149	; 0x95
 80057e8:	f7fc fa86 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0097,0x0000);
 80057ec:	2100      	movs	r1, #0
 80057ee:	2097      	movs	r0, #151	; 0x97
 80057f0:	f7fc fa82 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0098,0x0000);
 80057f4:	2100      	movs	r1, #0
 80057f6:	2098      	movs	r0, #152	; 0x98
 80057f8:	f7fc fa7e 	bl	8001cf8 <LCD_WriteReg>

        LCD_WriteReg(0x0001,0x0100);
 80057fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005800:	2001      	movs	r0, #1
 8005802:	f7fc fa79 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0002,0x0700);
 8005806:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 800580a:	2002      	movs	r0, #2
 800580c:	f7fc fa74 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0003,0x1038);// ->  ->
 8005810:	f241 0138 	movw	r1, #4152	; 0x1038
 8005814:	2003      	movs	r0, #3
 8005816:	f7fc fa6f 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0004,0x0000);
 800581a:	2100      	movs	r1, #0
 800581c:	2004      	movs	r0, #4
 800581e:	f7fc fa6b 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x000C,0x0000);
 8005822:	2100      	movs	r1, #0
 8005824:	200c      	movs	r0, #12
 8005826:	f7fc fa67 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x000F,0x0000);
 800582a:	2100      	movs	r1, #0
 800582c:	200f      	movs	r0, #15
 800582e:	f7fc fa63 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0020,0x0000);
 8005832:	2100      	movs	r1, #0
 8005834:	2020      	movs	r0, #32
 8005836:	f7fc fa5f 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0021,0x0000);
 800583a:	2100      	movs	r1, #0
 800583c:	2021      	movs	r0, #33	; 0x21
 800583e:	f7fc fa5b 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0007,0x0021);
 8005842:	2121      	movs	r1, #33	; 0x21
 8005844:	2007      	movs	r0, #7
 8005846:	f7fc fa57 	bl	8001cf8 <LCD_WriteReg>
        HAL_Delay(20);
 800584a:	2014      	movs	r0, #20
 800584c:	f001 fe06 	bl	800745c <HAL_Delay>
        LCD_WriteReg(0x0007,0x0061);
 8005850:	2161      	movs	r1, #97	; 0x61
 8005852:	2007      	movs	r0, #7
 8005854:	f7fc fa50 	bl	8001cf8 <LCD_WriteReg>
        HAL_Delay(20);
 8005858:	2014      	movs	r0, #20
 800585a:	f001 fdff 	bl	800745c <HAL_Delay>
        LCD_WriteReg(0x0007,0x0173);
 800585e:	f240 1173 	movw	r1, #371	; 0x173
 8005862:	2007      	movs	r0, #7
 8005864:	f7fc fa48 	bl	8001cf8 <LCD_WriteReg>
        HAL_Delay(20);
 8005868:	2014      	movs	r0, #20
 800586a:	f001 fdf7 	bl	800745c <HAL_Delay>
 800586e:	f000 bc1d 	b.w	80060ac <LCD_Init+0x383c>
 8005872:	bf00      	nop
 8005874:	2000035c 	.word	0x2000035c
	}else if(lcddev.id==0xB505)
 8005878:	4bef      	ldr	r3, [pc, #956]	; (8005c38 <LCD_Init+0x33c8>)
 800587a:	889b      	ldrh	r3, [r3, #4]
 800587c:	f24b 5205 	movw	r2, #46341	; 0xb505
 8005880:	4293      	cmp	r3, r2
 8005882:	f040 8102 	bne.w	8005a8a <LCD_Init+0x321a>
	{
		LCD_WriteReg(0x0000,0x0000);
 8005886:	2100      	movs	r1, #0
 8005888:	2000      	movs	r0, #0
 800588a:	f7fc fa35 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 800588e:	2100      	movs	r1, #0
 8005890:	2000      	movs	r0, #0
 8005892:	f7fc fa31 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8005896:	2100      	movs	r1, #0
 8005898:	2000      	movs	r0, #0
 800589a:	f7fc fa2d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 800589e:	2100      	movs	r1, #0
 80058a0:	2000      	movs	r0, #0
 80058a2:	f7fc fa29 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x00a4,0x0001);
 80058a6:	2101      	movs	r1, #1
 80058a8:	20a4      	movs	r0, #164	; 0xa4
 80058aa:	f7fc fa25 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(20);
 80058ae:	2014      	movs	r0, #20
 80058b0:	f001 fdd4 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x0060,0x2700);
 80058b4:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 80058b8:	2060      	movs	r0, #96	; 0x60
 80058ba:	f7fc fa1d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0202);
 80058be:	f240 2102 	movw	r1, #514	; 0x202
 80058c2:	2008      	movs	r0, #8
 80058c4:	f7fc fa18 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x0030,0x0214);
 80058c8:	f44f 7105 	mov.w	r1, #532	; 0x214
 80058cc:	2030      	movs	r0, #48	; 0x30
 80058ce:	f7fc fa13 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x3715);
 80058d2:	f243 7115 	movw	r1, #14101	; 0x3715
 80058d6:	2031      	movs	r0, #49	; 0x31
 80058d8:	f7fc fa0e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0604);
 80058dc:	f240 6104 	movw	r1, #1540	; 0x604
 80058e0:	2032      	movs	r0, #50	; 0x32
 80058e2:	f7fc fa09 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0033,0x0e16);
 80058e6:	f640 6116 	movw	r1, #3606	; 0xe16
 80058ea:	2033      	movs	r0, #51	; 0x33
 80058ec:	f7fc fa04 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0034,0x2211);
 80058f0:	f242 2111 	movw	r1, #8721	; 0x2211
 80058f4:	2034      	movs	r0, #52	; 0x34
 80058f6:	f7fc f9ff 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x1500);
 80058fa:	f44f 51a8 	mov.w	r1, #5376	; 0x1500
 80058fe:	2035      	movs	r0, #53	; 0x35
 8005900:	f7fc f9fa 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x8507);
 8005904:	f248 5107 	movw	r1, #34055	; 0x8507
 8005908:	2036      	movs	r0, #54	; 0x36
 800590a:	f7fc f9f5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x1407);
 800590e:	f241 4107 	movw	r1, #5127	; 0x1407
 8005912:	2037      	movs	r0, #55	; 0x37
 8005914:	f7fc f9f0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0038,0x1403);
 8005918:	f241 4103 	movw	r1, #5123	; 0x1403
 800591c:	2038      	movs	r0, #56	; 0x38
 800591e:	f7fc f9eb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0039,0x0020);
 8005922:	2120      	movs	r1, #32
 8005924:	2039      	movs	r0, #57	; 0x39
 8005926:	f7fc f9e7 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x0090,0x001a);
 800592a:	211a      	movs	r1, #26
 800592c:	2090      	movs	r0, #144	; 0x90
 800592e:	f7fc f9e3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0010,0x0000);
 8005932:	2100      	movs	r1, #0
 8005934:	2010      	movs	r0, #16
 8005936:	f7fc f9df 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0007);
 800593a:	2107      	movs	r1, #7
 800593c:	2011      	movs	r0, #17
 800593e:	f7fc f9db 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0012,0x0000);
 8005942:	2100      	movs	r1, #0
 8005944:	2012      	movs	r0, #18
 8005946:	f7fc f9d7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0013,0x0000);
 800594a:	2100      	movs	r1, #0
 800594c:	2013      	movs	r0, #19
 800594e:	f7fc f9d3 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(20);
 8005952:	2014      	movs	r0, #20
 8005954:	f001 fd82 	bl	800745c <HAL_Delay>

		LCD_WriteReg(0x0010,0x0730);
 8005958:	f44f 61e6 	mov.w	r1, #1840	; 0x730
 800595c:	2010      	movs	r0, #16
 800595e:	f7fc f9cb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0137);
 8005962:	f240 1137 	movw	r1, #311	; 0x137
 8005966:	2011      	movs	r0, #17
 8005968:	f7fc f9c6 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(20);
 800596c:	2014      	movs	r0, #20
 800596e:	f001 fd75 	bl	800745c <HAL_Delay>

		LCD_WriteReg(0x0012,0x01b8);
 8005972:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 8005976:	2012      	movs	r0, #18
 8005978:	f7fc f9be 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(20);
 800597c:	2014      	movs	r0, #20
 800597e:	f001 fd6d 	bl	800745c <HAL_Delay>

		LCD_WriteReg(0x0013,0x0f00);
 8005982:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8005986:	2013      	movs	r0, #19
 8005988:	f7fc f9b6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x002a,0x0080);
 800598c:	2180      	movs	r1, #128	; 0x80
 800598e:	202a      	movs	r0, #42	; 0x2a
 8005990:	f7fc f9b2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0029,0x0048);
 8005994:	2148      	movs	r1, #72	; 0x48
 8005996:	2029      	movs	r0, #41	; 0x29
 8005998:	f7fc f9ae 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(20);
 800599c:	2014      	movs	r0, #20
 800599e:	f001 fd5d 	bl	800745c <HAL_Delay>

		LCD_WriteReg(0x0001,0x0100);
 80059a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80059a6:	2001      	movs	r0, #1
 80059a8:	f7fc f9a6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0002,0x0700);
 80059ac:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80059b0:	2002      	movs	r0, #2
 80059b2:	f7fc f9a1 	bl	8001cf8 <LCD_WriteReg>
        LCD_WriteReg(0x0003,0x1038);// ->  ->
 80059b6:	f241 0138 	movw	r1, #4152	; 0x1038
 80059ba:	2003      	movs	r0, #3
 80059bc:	f7fc f99c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0202);
 80059c0:	f240 2102 	movw	r1, #514	; 0x202
 80059c4:	2008      	movs	r0, #8
 80059c6:	f7fc f997 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000a,0x0000);
 80059ca:	2100      	movs	r1, #0
 80059cc:	200a      	movs	r0, #10
 80059ce:	f7fc f993 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000c,0x0000);
 80059d2:	2100      	movs	r1, #0
 80059d4:	200c      	movs	r0, #12
 80059d6:	f7fc f98f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000d,0x0000);
 80059da:	2100      	movs	r1, #0
 80059dc:	200d      	movs	r0, #13
 80059de:	f7fc f98b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000e,0x0030);
 80059e2:	2130      	movs	r1, #48	; 0x30
 80059e4:	200e      	movs	r0, #14
 80059e6:	f7fc f987 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0050,0x0000);
 80059ea:	2100      	movs	r1, #0
 80059ec:	2050      	movs	r0, #80	; 0x50
 80059ee:	f7fc f983 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0051,0x00ef);
 80059f2:	21ef      	movs	r1, #239	; 0xef
 80059f4:	2051      	movs	r0, #81	; 0x51
 80059f6:	f7fc f97f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0052,0x0000);
 80059fa:	2100      	movs	r1, #0
 80059fc:	2052      	movs	r0, #82	; 0x52
 80059fe:	f7fc f97b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0053,0x013f);
 8005a02:	f240 113f 	movw	r1, #319	; 0x13f
 8005a06:	2053      	movs	r0, #83	; 0x53
 8005a08:	f7fc f976 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0060,0x2700);
 8005a0c:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8005a10:	2060      	movs	r0, #96	; 0x60
 8005a12:	f7fc f971 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0061,0x0001);
 8005a16:	2101      	movs	r1, #1
 8005a18:	2061      	movs	r0, #97	; 0x61
 8005a1a:	f7fc f96d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x006a,0x0000);
 8005a1e:	2100      	movs	r1, #0
 8005a20:	206a      	movs	r0, #106	; 0x6a
 8005a22:	f7fc f969 	bl	8001cf8 <LCD_WriteReg>
		//LCD_WriteReg(0x0080,0x0000);
		//LCD_WriteReg(0x0081,0x0000);
		LCD_WriteReg(0x0090,0X0011);
 8005a26:	2111      	movs	r1, #17
 8005a28:	2090      	movs	r0, #144	; 0x90
 8005a2a:	f7fc f965 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0092,0x0600);
 8005a2e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005a32:	2092      	movs	r0, #146	; 0x92
 8005a34:	f7fc f960 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0093,0x0402);
 8005a38:	f240 4102 	movw	r1, #1026	; 0x402
 8005a3c:	2093      	movs	r0, #147	; 0x93
 8005a3e:	f7fc f95b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0094,0x0002);
 8005a42:	2102      	movs	r1, #2
 8005a44:	2094      	movs	r0, #148	; 0x94
 8005a46:	f7fc f957 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(20);
 8005a4a:	2014      	movs	r0, #20
 8005a4c:	f001 fd06 	bl	800745c <HAL_Delay>

		LCD_WriteReg(0x0007,0x0001);
 8005a50:	2101      	movs	r1, #1
 8005a52:	2007      	movs	r0, #7
 8005a54:	f7fc f950 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(20);
 8005a58:	2014      	movs	r0, #20
 8005a5a:	f001 fcff 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x0007,0x0061);
 8005a5e:	2161      	movs	r1, #97	; 0x61
 8005a60:	2007      	movs	r0, #7
 8005a62:	f7fc f949 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0007,0x0173);
 8005a66:	f240 1173 	movw	r1, #371	; 0x173
 8005a6a:	2007      	movs	r0, #7
 8005a6c:	f7fc f944 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x0020,0x0000);
 8005a70:	2100      	movs	r1, #0
 8005a72:	2020      	movs	r0, #32
 8005a74:	f7fc f940 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0021,0x0000);
 8005a78:	2100      	movs	r1, #0
 8005a7a:	2021      	movs	r0, #33	; 0x21
 8005a7c:	f7fc f93c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x00,0x22);
 8005a80:	2122      	movs	r1, #34	; 0x22
 8005a82:	2000      	movs	r0, #0
 8005a84:	f7fc f938 	bl	8001cf8 <LCD_WriteReg>
 8005a88:	e310      	b.n	80060ac <LCD_Init+0x383c>
	}else if(lcddev.id==0xC505)
 8005a8a:	4b6b      	ldr	r3, [pc, #428]	; (8005c38 <LCD_Init+0x33c8>)
 8005a8c:	889b      	ldrh	r3, [r3, #4]
 8005a8e:	f24c 5205 	movw	r2, #50437	; 0xc505
 8005a92:	4293      	cmp	r3, r2
 8005a94:	f040 80d2 	bne.w	8005c3c <LCD_Init+0x33cc>
	{
		LCD_WriteReg(0x0000,0x0000);
 8005a98:	2100      	movs	r1, #0
 8005a9a:	2000      	movs	r0, #0
 8005a9c:	f7fc f92c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8005aa0:	2100      	movs	r1, #0
 8005aa2:	2000      	movs	r0, #0
 8005aa4:	f7fc f928 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(20);
 8005aa8:	2014      	movs	r0, #20
 8005aaa:	f001 fcd7 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x0000,0x0000);
 8005aae:	2100      	movs	r1, #0
 8005ab0:	2000      	movs	r0, #0
 8005ab2:	f7fc f921 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8005ab6:	2100      	movs	r1, #0
 8005ab8:	2000      	movs	r0, #0
 8005aba:	f7fc f91d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8005abe:	2100      	movs	r1, #0
 8005ac0:	2000      	movs	r0, #0
 8005ac2:	f7fc f919 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8005ac6:	2100      	movs	r1, #0
 8005ac8:	2000      	movs	r0, #0
 8005aca:	f7fc f915 	bl	8001cf8 <LCD_WriteReg>
 		LCD_WriteReg(0x00a4,0x0001);
 8005ace:	2101      	movs	r1, #1
 8005ad0:	20a4      	movs	r0, #164	; 0xa4
 8005ad2:	f7fc f911 	bl	8001cf8 <LCD_WriteReg>
 		HAL_Delay(20);
 8005ad6:	2014      	movs	r0, #20
 8005ad8:	f001 fcc0 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x0060,0x2700);
 8005adc:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8005ae0:	2060      	movs	r0, #96	; 0x60
 8005ae2:	f7fc f909 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0806);
 8005ae6:	f640 0106 	movw	r1, #2054	; 0x806
 8005aea:	2008      	movs	r0, #8
 8005aec:	f7fc f904 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x0030,0x0703);//gamma setting
 8005af0:	f240 7103 	movw	r1, #1795	; 0x703
 8005af4:	2030      	movs	r0, #48	; 0x30
 8005af6:	f7fc f8ff 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x0001);
 8005afa:	2101      	movs	r1, #1
 8005afc:	2031      	movs	r0, #49	; 0x31
 8005afe:	f7fc f8fb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0004);
 8005b02:	2104      	movs	r1, #4
 8005b04:	2032      	movs	r0, #50	; 0x32
 8005b06:	f7fc f8f7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0033,0x0102);
 8005b0a:	f44f 7181 	mov.w	r1, #258	; 0x102
 8005b0e:	2033      	movs	r0, #51	; 0x33
 8005b10:	f7fc f8f2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0034,0x0300);
 8005b14:	f44f 7140 	mov.w	r1, #768	; 0x300
 8005b18:	2034      	movs	r0, #52	; 0x34
 8005b1a:	f7fc f8ed 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x0103);
 8005b1e:	f240 1103 	movw	r1, #259	; 0x103
 8005b22:	2035      	movs	r0, #53	; 0x35
 8005b24:	f7fc f8e8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x001F);
 8005b28:	211f      	movs	r1, #31
 8005b2a:	2036      	movs	r0, #54	; 0x36
 8005b2c:	f7fc f8e4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x0703);
 8005b30:	f240 7103 	movw	r1, #1795	; 0x703
 8005b34:	2037      	movs	r0, #55	; 0x37
 8005b36:	f7fc f8df 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0038,0x0001);
 8005b3a:	2101      	movs	r1, #1
 8005b3c:	2038      	movs	r0, #56	; 0x38
 8005b3e:	f7fc f8db 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0039,0x0004);
 8005b42:	2104      	movs	r1, #4
 8005b44:	2039      	movs	r0, #57	; 0x39
 8005b46:	f7fc f8d7 	bl	8001cf8 <LCD_WriteReg>



		LCD_WriteReg(0x0090, 0x0015);	//80Hz
 8005b4a:	2115      	movs	r1, #21
 8005b4c:	2090      	movs	r0, #144	; 0x90
 8005b4e:	f7fc f8d3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0010, 0X0410);	//BT,AP
 8005b52:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8005b56:	2010      	movs	r0, #16
 8005b58:	f7fc f8ce 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0247);	//DC1,DC0,VC
 8005b5c:	f240 2147 	movw	r1, #583	; 0x247
 8005b60:	2011      	movs	r0, #17
 8005b62:	f7fc f8c9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0012, 0x01BC);
 8005b66:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 8005b6a:	2012      	movs	r0, #18
 8005b6c:	f7fc f8c4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0013, 0x0e00);
 8005b70:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 8005b74:	2013      	movs	r0, #19
 8005b76:	f7fc f8bf 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(120);
 8005b7a:	2078      	movs	r0, #120	; 0x78
 8005b7c:	f001 fc6e 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x0001, 0x0100);
 8005b80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005b84:	2001      	movs	r0, #1
 8005b86:	f7fc f8b7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0002, 0x0200);
 8005b8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005b8e:	2002      	movs	r0, #2
 8005b90:	f7fc f8b2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0003, 0x1030);
 8005b94:	f241 0130 	movw	r1, #4144	; 0x1030
 8005b98:	2003      	movs	r0, #3
 8005b9a:	f7fc f8ad 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x000A, 0x0008);
 8005b9e:	2108      	movs	r1, #8
 8005ba0:	200a      	movs	r0, #10
 8005ba2:	f7fc f8a9 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000C, 0x0000);
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	200c      	movs	r0, #12
 8005baa:	f7fc f8a5 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0x000E, 0x0020);
 8005bae:	2120      	movs	r1, #32
 8005bb0:	200e      	movs	r0, #14
 8005bb2:	f7fc f8a1 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x000F, 0x0000);
 8005bb6:	2100      	movs	r1, #0
 8005bb8:	200f      	movs	r0, #15
 8005bba:	f7fc f89d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0020, 0x0000);	//H Start
 8005bbe:	2100      	movs	r1, #0
 8005bc0:	2020      	movs	r0, #32
 8005bc2:	f7fc f899 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0021, 0x0000);	//V Start
 8005bc6:	2100      	movs	r1, #0
 8005bc8:	2021      	movs	r0, #33	; 0x21
 8005bca:	f7fc f895 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x002A,0x003D);	//vcom2
 8005bce:	213d      	movs	r1, #61	; 0x3d
 8005bd0:	202a      	movs	r0, #42	; 0x2a
 8005bd2:	f7fc f891 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(20);
 8005bd6:	2014      	movs	r0, #20
 8005bd8:	f001 fc40 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0x0029, 0x002d);
 8005bdc:	212d      	movs	r1, #45	; 0x2d
 8005bde:	2029      	movs	r0, #41	; 0x29
 8005be0:	f7fc f88a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0050, 0x0000);
 8005be4:	2100      	movs	r1, #0
 8005be6:	2050      	movs	r0, #80	; 0x50
 8005be8:	f7fc f886 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0051, 0xD0EF);
 8005bec:	f24d 01ef 	movw	r1, #53487	; 0xd0ef
 8005bf0:	2051      	movs	r0, #81	; 0x51
 8005bf2:	f7fc f881 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0052, 0x0000);
 8005bf6:	2100      	movs	r1, #0
 8005bf8:	2052      	movs	r0, #82	; 0x52
 8005bfa:	f7fc f87d 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0053, 0x013F);
 8005bfe:	f240 113f 	movw	r1, #319	; 0x13f
 8005c02:	2053      	movs	r0, #83	; 0x53
 8005c04:	f7fc f878 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0061, 0x0000);
 8005c08:	2100      	movs	r1, #0
 8005c0a:	2061      	movs	r0, #97	; 0x61
 8005c0c:	f7fc f874 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x006A, 0x0000);
 8005c10:	2100      	movs	r1, #0
 8005c12:	206a      	movs	r0, #106	; 0x6a
 8005c14:	f7fc f870 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0092,0x0300);
 8005c18:	f44f 7140 	mov.w	r1, #768	; 0x300
 8005c1c:	2092      	movs	r0, #146	; 0x92
 8005c1e:	f7fc f86b 	bl	8001cf8 <LCD_WriteReg>

 		LCD_WriteReg(0x0093, 0x0005);
 8005c22:	2105      	movs	r1, #5
 8005c24:	2093      	movs	r0, #147	; 0x93
 8005c26:	f7fc f867 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0x0007, 0x0100);
 8005c2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005c2e:	2007      	movs	r0, #7
 8005c30:	f7fc f862 	bl	8001cf8 <LCD_WriteReg>
 8005c34:	e23a      	b.n	80060ac <LCD_Init+0x383c>
 8005c36:	bf00      	nop
 8005c38:	2000035c 	.word	0x2000035c
	}else if(lcddev.id==0x4531)//OK |/|/|
 8005c3c:	4bbb      	ldr	r3, [pc, #748]	; (8005f2c <LCD_Init+0x36bc>)
 8005c3e:	889b      	ldrh	r3, [r3, #4]
 8005c40:	f244 5231 	movw	r2, #17713	; 0x4531
 8005c44:	4293      	cmp	r3, r2
 8005c46:	f040 80ba 	bne.w	8005dbe <LCD_Init+0x354e>
	{
		LCD_WriteReg(0X00,0X0001);
 8005c4a:	2101      	movs	r1, #1
 8005c4c:	2000      	movs	r0, #0
 8005c4e:	f7fc f853 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(10);
 8005c52:	200a      	movs	r0, #10
 8005c54:	f001 fc02 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0X10,0X1628);
 8005c58:	f241 6128 	movw	r1, #5672	; 0x1628
 8005c5c:	2010      	movs	r0, #16
 8005c5e:	f7fc f84b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X12,0X000e);//0x0006
 8005c62:	210e      	movs	r1, #14
 8005c64:	2012      	movs	r0, #18
 8005c66:	f7fc f847 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X13,0X0A39);
 8005c6a:	f640 2139 	movw	r1, #2617	; 0xa39
 8005c6e:	2013      	movs	r0, #19
 8005c70:	f7fc f842 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(10);
 8005c74:	200a      	movs	r0, #10
 8005c76:	f001 fbf1 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0X11,0X0040);
 8005c7a:	2140      	movs	r1, #64	; 0x40
 8005c7c:	2011      	movs	r0, #17
 8005c7e:	f7fc f83b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X15,0X0050);
 8005c82:	2150      	movs	r1, #80	; 0x50
 8005c84:	2015      	movs	r0, #21
 8005c86:	f7fc f837 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(10);
 8005c8a:	200a      	movs	r0, #10
 8005c8c:	f001 fbe6 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0X12,0X001e);//16
 8005c90:	211e      	movs	r1, #30
 8005c92:	2012      	movs	r0, #18
 8005c94:	f7fc f830 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(10);
 8005c98:	200a      	movs	r0, #10
 8005c9a:	f001 fbdf 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0X10,0X1620);
 8005c9e:	f44f 51b1 	mov.w	r1, #5664	; 0x1620
 8005ca2:	2010      	movs	r0, #16
 8005ca4:	f7fc f828 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X13,0X2A39);
 8005ca8:	f642 2139 	movw	r1, #10809	; 0x2a39
 8005cac:	2013      	movs	r0, #19
 8005cae:	f7fc f823 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(10);
 8005cb2:	200a      	movs	r0, #10
 8005cb4:	f001 fbd2 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0X01,0X0100);
 8005cb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005cbc:	2001      	movs	r0, #1
 8005cbe:	f7fc f81b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X02,0X0300);
 8005cc2:	f44f 7140 	mov.w	r1, #768	; 0x300
 8005cc6:	2002      	movs	r0, #2
 8005cc8:	f7fc f816 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X03,0X1038);//
 8005ccc:	f241 0138 	movw	r1, #4152	; 0x1038
 8005cd0:	2003      	movs	r0, #3
 8005cd2:	f7fc f811 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X08,0X0202);
 8005cd6:	f240 2102 	movw	r1, #514	; 0x202
 8005cda:	2008      	movs	r0, #8
 8005cdc:	f7fc f80c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X0A,0X0008);
 8005ce0:	2108      	movs	r1, #8
 8005ce2:	200a      	movs	r0, #10
 8005ce4:	f7fc f808 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X30,0X0000);
 8005ce8:	2100      	movs	r1, #0
 8005cea:	2030      	movs	r0, #48	; 0x30
 8005cec:	f7fc f804 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X31,0X0402);
 8005cf0:	f240 4102 	movw	r1, #1026	; 0x402
 8005cf4:	2031      	movs	r0, #49	; 0x31
 8005cf6:	f7fb ffff 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X32,0X0106);
 8005cfa:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005cfe:	2032      	movs	r0, #50	; 0x32
 8005d00:	f7fb fffa 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X33,0X0503);
 8005d04:	f240 5103 	movw	r1, #1283	; 0x503
 8005d08:	2033      	movs	r0, #51	; 0x33
 8005d0a:	f7fb fff5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X34,0X0104);
 8005d0e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8005d12:	2034      	movs	r0, #52	; 0x34
 8005d14:	f7fb fff0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X35,0X0301);
 8005d18:	f240 3101 	movw	r1, #769	; 0x301
 8005d1c:	2035      	movs	r0, #53	; 0x35
 8005d1e:	f7fb ffeb 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X36,0X0707);
 8005d22:	f240 7107 	movw	r1, #1799	; 0x707
 8005d26:	2036      	movs	r0, #54	; 0x36
 8005d28:	f7fb ffe6 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X37,0X0305);
 8005d2c:	f240 3105 	movw	r1, #773	; 0x305
 8005d30:	2037      	movs	r0, #55	; 0x37
 8005d32:	f7fb ffe1 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X38,0X0208);
 8005d36:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005d3a:	2038      	movs	r0, #56	; 0x38
 8005d3c:	f7fb ffdc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X39,0X0F0B);
 8005d40:	f640 710b 	movw	r1, #3851	; 0xf0b
 8005d44:	2039      	movs	r0, #57	; 0x39
 8005d46:	f7fb ffd7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X41,0X0002);
 8005d4a:	2102      	movs	r1, #2
 8005d4c:	2041      	movs	r0, #65	; 0x41
 8005d4e:	f7fb ffd3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X60,0X2700);
 8005d52:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8005d56:	2060      	movs	r0, #96	; 0x60
 8005d58:	f7fb ffce 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X61,0X0001);
 8005d5c:	2101      	movs	r1, #1
 8005d5e:	2061      	movs	r0, #97	; 0x61
 8005d60:	f7fb ffca 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X90,0X0210);
 8005d64:	f44f 7104 	mov.w	r1, #528	; 0x210
 8005d68:	2090      	movs	r0, #144	; 0x90
 8005d6a:	f7fb ffc5 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X92,0X010A);
 8005d6e:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8005d72:	2092      	movs	r0, #146	; 0x92
 8005d74:	f7fb ffc0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X93,0X0004);
 8005d78:	2104      	movs	r1, #4
 8005d7a:	2093      	movs	r0, #147	; 0x93
 8005d7c:	f7fb ffbc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0XA0,0X0100);
 8005d80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005d84:	20a0      	movs	r0, #160	; 0xa0
 8005d86:	f7fb ffb7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0001);
 8005d8a:	2101      	movs	r1, #1
 8005d8c:	2007      	movs	r0, #7
 8005d8e:	f7fb ffb3 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0021);
 8005d92:	2121      	movs	r1, #33	; 0x21
 8005d94:	2007      	movs	r0, #7
 8005d96:	f7fb ffaf 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0023);
 8005d9a:	2123      	movs	r1, #35	; 0x23
 8005d9c:	2007      	movs	r0, #7
 8005d9e:	f7fb ffab 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0033);
 8005da2:	2133      	movs	r1, #51	; 0x33
 8005da4:	2007      	movs	r0, #7
 8005da6:	f7fb ffa7 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0133);
 8005daa:	f240 1133 	movw	r1, #307	; 0x133
 8005dae:	2007      	movs	r0, #7
 8005db0:	f7fb ffa2 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0XA0,0X0000);
 8005db4:	2100      	movs	r1, #0
 8005db6:	20a0      	movs	r0, #160	; 0xa0
 8005db8:	f7fb ff9e 	bl	8001cf8 <LCD_WriteReg>
 8005dbc:	e176      	b.n	80060ac <LCD_Init+0x383c>
	}else if(lcddev.id==0x4535)
 8005dbe:	4b5b      	ldr	r3, [pc, #364]	; (8005f2c <LCD_Init+0x36bc>)
 8005dc0:	889b      	ldrh	r3, [r3, #4]
 8005dc2:	f244 5235 	movw	r2, #17717	; 0x4535
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	f040 80b2 	bne.w	8005f30 <LCD_Init+0x36c0>
	{
		LCD_WriteReg(0X15,0X0030);
 8005dcc:	2130      	movs	r1, #48	; 0x30
 8005dce:	2015      	movs	r0, #21
 8005dd0:	f7fb ff92 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X9A,0X0010);
 8005dd4:	2110      	movs	r1, #16
 8005dd6:	209a      	movs	r0, #154	; 0x9a
 8005dd8:	f7fb ff8e 	bl	8001cf8 <LCD_WriteReg>
 		LCD_WriteReg(0X11,0X0020);
 8005ddc:	2120      	movs	r1, #32
 8005dde:	2011      	movs	r0, #17
 8005de0:	f7fb ff8a 	bl	8001cf8 <LCD_WriteReg>
 		LCD_WriteReg(0X10,0X3428);
 8005de4:	f243 4128 	movw	r1, #13352	; 0x3428
 8005de8:	2010      	movs	r0, #16
 8005dea:	f7fb ff85 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X12,0X0002);//16
 8005dee:	2102      	movs	r1, #2
 8005df0:	2012      	movs	r0, #18
 8005df2:	f7fb ff81 	bl	8001cf8 <LCD_WriteReg>
 		LCD_WriteReg(0X13,0X1038);
 8005df6:	f241 0138 	movw	r1, #4152	; 0x1038
 8005dfa:	2013      	movs	r0, #19
 8005dfc:	f7fb ff7c 	bl	8001cf8 <LCD_WriteReg>
 		HAL_Delay(40);
 8005e00:	2028      	movs	r0, #40	; 0x28
 8005e02:	f001 fb2b 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0X12,0X0012);//16
 8005e06:	2112      	movs	r1, #18
 8005e08:	2012      	movs	r0, #18
 8005e0a:	f7fb ff75 	bl	8001cf8 <LCD_WriteReg>
		HAL_Delay(40);
 8005e0e:	2028      	movs	r0, #40	; 0x28
 8005e10:	f001 fb24 	bl	800745c <HAL_Delay>
  		LCD_WriteReg(0X10,0X3420);
 8005e14:	f243 4120 	movw	r1, #13344	; 0x3420
 8005e18:	2010      	movs	r0, #16
 8005e1a:	f7fb ff6d 	bl	8001cf8 <LCD_WriteReg>
 		LCD_WriteReg(0X13,0X3038);
 8005e1e:	f243 0138 	movw	r1, #12344	; 0x3038
 8005e22:	2013      	movs	r0, #19
 8005e24:	f7fb ff68 	bl	8001cf8 <LCD_WriteReg>
 		HAL_Delay(70);
 8005e28:	2046      	movs	r0, #70	; 0x46
 8005e2a:	f001 fb17 	bl	800745c <HAL_Delay>
		LCD_WriteReg(0X30,0X0000);
 8005e2e:	2100      	movs	r1, #0
 8005e30:	2030      	movs	r0, #48	; 0x30
 8005e32:	f7fb ff61 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X31,0X0402);
 8005e36:	f240 4102 	movw	r1, #1026	; 0x402
 8005e3a:	2031      	movs	r0, #49	; 0x31
 8005e3c:	f7fb ff5c 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X32,0X0307);
 8005e40:	f240 3107 	movw	r1, #775	; 0x307
 8005e44:	2032      	movs	r0, #50	; 0x32
 8005e46:	f7fb ff57 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X33,0X0304);
 8005e4a:	f44f 7141 	mov.w	r1, #772	; 0x304
 8005e4e:	2033      	movs	r0, #51	; 0x33
 8005e50:	f7fb ff52 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X34,0X0004);
 8005e54:	2104      	movs	r1, #4
 8005e56:	2034      	movs	r0, #52	; 0x34
 8005e58:	f7fb ff4e 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X35,0X0401);
 8005e5c:	f240 4101 	movw	r1, #1025	; 0x401
 8005e60:	2035      	movs	r0, #53	; 0x35
 8005e62:	f7fb ff49 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X36,0X0707);
 8005e66:	f240 7107 	movw	r1, #1799	; 0x707
 8005e6a:	2036      	movs	r0, #54	; 0x36
 8005e6c:	f7fb ff44 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X37,0X0305);
 8005e70:	f240 3105 	movw	r1, #773	; 0x305
 8005e74:	2037      	movs	r0, #55	; 0x37
 8005e76:	f7fb ff3f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X38,0X0610);
 8005e7a:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 8005e7e:	2038      	movs	r0, #56	; 0x38
 8005e80:	f7fb ff3a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X39,0X0610);
 8005e84:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 8005e88:	2039      	movs	r0, #57	; 0x39
 8005e8a:	f7fb ff35 	bl	8001cf8 <LCD_WriteReg>

		LCD_WriteReg(0X01,0X0100);
 8005e8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005e92:	2001      	movs	r0, #1
 8005e94:	f7fb ff30 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X02,0X0300);
 8005e98:	f44f 7140 	mov.w	r1, #768	; 0x300
 8005e9c:	2002      	movs	r0, #2
 8005e9e:	f7fb ff2b 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X03,0X1030);//
 8005ea2:	f241 0130 	movw	r1, #4144	; 0x1030
 8005ea6:	2003      	movs	r0, #3
 8005ea8:	f7fb ff26 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X08,0X0808);
 8005eac:	f640 0108 	movw	r1, #2056	; 0x808
 8005eb0:	2008      	movs	r0, #8
 8005eb2:	f7fb ff21 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X0A,0X0008);
 8005eb6:	2108      	movs	r1, #8
 8005eb8:	200a      	movs	r0, #10
 8005eba:	f7fb ff1d 	bl	8001cf8 <LCD_WriteReg>
 		LCD_WriteReg(0X60,0X2700);
 8005ebe:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8005ec2:	2060      	movs	r0, #96	; 0x60
 8005ec4:	f7fb ff18 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X61,0X0001);
 8005ec8:	2101      	movs	r1, #1
 8005eca:	2061      	movs	r0, #97	; 0x61
 8005ecc:	f7fb ff14 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X90,0X013E);
 8005ed0:	f44f 719f 	mov.w	r1, #318	; 0x13e
 8005ed4:	2090      	movs	r0, #144	; 0x90
 8005ed6:	f7fb ff0f 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X92,0X0100);
 8005eda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ede:	2092      	movs	r0, #146	; 0x92
 8005ee0:	f7fb ff0a 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X93,0X0100);
 8005ee4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ee8:	2093      	movs	r0, #147	; 0x93
 8005eea:	f7fb ff05 	bl	8001cf8 <LCD_WriteReg>
 		LCD_WriteReg(0XA0,0X3000);
 8005eee:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005ef2:	20a0      	movs	r0, #160	; 0xa0
 8005ef4:	f7fb ff00 	bl	8001cf8 <LCD_WriteReg>
 		LCD_WriteReg(0XA3,0X0010);
 8005ef8:	2110      	movs	r1, #16
 8005efa:	20a3      	movs	r0, #163	; 0xa3
 8005efc:	f7fb fefc 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0001);
 8005f00:	2101      	movs	r1, #1
 8005f02:	2007      	movs	r0, #7
 8005f04:	f7fb fef8 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0021);
 8005f08:	2121      	movs	r1, #33	; 0x21
 8005f0a:	2007      	movs	r0, #7
 8005f0c:	f7fb fef4 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0023);
 8005f10:	2123      	movs	r1, #35	; 0x23
 8005f12:	2007      	movs	r0, #7
 8005f14:	f7fb fef0 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0033);
 8005f18:	2133      	movs	r1, #51	; 0x33
 8005f1a:	2007      	movs	r0, #7
 8005f1c:	f7fb feec 	bl	8001cf8 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0133);
 8005f20:	f240 1133 	movw	r1, #307	; 0x133
 8005f24:	2007      	movs	r0, #7
 8005f26:	f7fb fee7 	bl	8001cf8 <LCD_WriteReg>
 8005f2a:	e0bf      	b.n	80060ac <LCD_Init+0x383c>
 8005f2c:	2000035c 	.word	0x2000035c
	}else if(lcddev.id==0X1963)
 8005f30:	4b65      	ldr	r3, [pc, #404]	; (80060c8 <LCD_Init+0x3858>)
 8005f32:	889b      	ldrh	r3, [r3, #4]
 8005f34:	f641 1263 	movw	r2, #6499	; 0x1963
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	f040 80b7 	bne.w	80060ac <LCD_Init+0x383c>
	{
		LCD_WR_REG(0xE2);		//Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz
 8005f3e:	20e2      	movs	r0, #226	; 0xe2
 8005f40:	f7fb feac 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x1D);		//1
 8005f44:	201d      	movs	r0, #29
 8005f46:	f7fb feb9 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x02);		//2 Divider M = 2, PLL = 300/(M+1) = 100MHz
 8005f4a:	2002      	movs	r0, #2
 8005f4c:	f7fb feb6 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x04);		//3 Validate M and N values
 8005f50:	2004      	movs	r0, #4
 8005f52:	f7fb feb3 	bl	8001cbc <LCD_WR_DATA>
		delay_us(100);
 8005f56:	2064      	movs	r0, #100	; 0x64
 8005f58:	f7fb fe82 	bl	8001c60 <delay_us>
		LCD_WR_REG(0xE0);		// Start PLL command
 8005f5c:	20e0      	movs	r0, #224	; 0xe0
 8005f5e:	f7fb fe9d 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x01);		// enable PLL
 8005f62:	2001      	movs	r0, #1
 8005f64:	f7fb feaa 	bl	8001cbc <LCD_WR_DATA>
		HAL_Delay(10);
 8005f68:	200a      	movs	r0, #10
 8005f6a:	f001 fa77 	bl	800745c <HAL_Delay>
		LCD_WR_REG(0xE0);		// Start PLL command again
 8005f6e:	20e0      	movs	r0, #224	; 0xe0
 8005f70:	f7fb fe94 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x03);		// now, use PLL output as system clock
 8005f74:	2003      	movs	r0, #3
 8005f76:	f7fb fea1 	bl	8001cbc <LCD_WR_DATA>
		HAL_Delay(12);
 8005f7a:	200c      	movs	r0, #12
 8005f7c:	f001 fa6e 	bl	800745c <HAL_Delay>
		LCD_WR_REG(0x01);		//
 8005f80:	2001      	movs	r0, #1
 8005f82:	f7fb fe8b 	bl	8001c9c <LCD_WR_REG>
		HAL_Delay(10);
 8005f86:	200a      	movs	r0, #10
 8005f88:	f001 fa68 	bl	800745c <HAL_Delay>

		LCD_WR_REG(0xE6);		//,33Mhz
 8005f8c:	20e6      	movs	r0, #230	; 0xe6
 8005f8e:	f7fb fe85 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x2F);
 8005f92:	202f      	movs	r0, #47	; 0x2f
 8005f94:	f7fb fe92 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xFF);
 8005f98:	20ff      	movs	r0, #255	; 0xff
 8005f9a:	f7fb fe8f 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xFF);
 8005f9e:	20ff      	movs	r0, #255	; 0xff
 8005fa0:	f7fb fe8c 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB0);		//LCD
 8005fa4:	20b0      	movs	r0, #176	; 0xb0
 8005fa6:	f7fb fe79 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x20);		//24
 8005faa:	2020      	movs	r0, #32
 8005fac:	f7fb fe86 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);		//TFT 
 8005fb0:	2000      	movs	r0, #0
 8005fb2:	f7fb fe83 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_DATA((SSD_HOR_RESOLUTION-1)>>8);//LCD
 8005fb6:	2001      	movs	r0, #1
 8005fb8:	f7fb fe80 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HOR_RESOLUTION-1);
 8005fbc:	f240 103f 	movw	r0, #319	; 0x13f
 8005fc0:	f7fb fe7c 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA((SSD_VER_RESOLUTION-1)>>8);//LCD
 8005fc4:	2000      	movs	r0, #0
 8005fc6:	f7fb fe79 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VER_RESOLUTION-1);
 8005fca:	20ef      	movs	r0, #239	; 0xef
 8005fcc:	f7fb fe76 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);		//RGB
 8005fd0:	2000      	movs	r0, #0
 8005fd2:	f7fb fe73 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB4);		//Set horizontal period
 8005fd6:	20b4      	movs	r0, #180	; 0xb4
 8005fd8:	f7fb fe60 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA((SSD_HT-1)>>8);
 8005fdc:	2002      	movs	r0, #2
 8005fde:	f7fb fe6d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HT-1);
 8005fe2:	f240 203f 	movw	r0, #575	; 0x23f
 8005fe6:	f7fb fe69 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HPS>>8);
 8005fea:	2000      	movs	r0, #0
 8005fec:	f7fb fe66 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HPS);
 8005ff0:	202e      	movs	r0, #46	; 0x2e
 8005ff2:	f7fb fe63 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HOR_PULSE_WIDTH-1);
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	f7fb fe60 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8005ffc:	2000      	movs	r0, #0
 8005ffe:	f7fb fe5d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006002:	2000      	movs	r0, #0
 8006004:	f7fb fe5a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006008:	2000      	movs	r0, #0
 800600a:	f7fb fe57 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xB6);		//Set vertical period
 800600e:	20b6      	movs	r0, #182	; 0xb6
 8006010:	f7fb fe44 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA((SSD_VT-1)>>8);
 8006014:	2001      	movs	r0, #1
 8006016:	f7fb fe51 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VT-1);
 800601a:	f44f 708e 	mov.w	r0, #284	; 0x11c
 800601e:	f7fb fe4d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VPS>>8);
 8006022:	2000      	movs	r0, #0
 8006024:	f7fb fe4a 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VPS);
 8006028:	2017      	movs	r0, #23
 800602a:	f7fb fe47 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VER_FRONT_PORCH-1);
 800602e:	2015      	movs	r0, #21
 8006030:	f7fb fe44 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006034:	2000      	movs	r0, #0
 8006036:	f7fb fe41 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800603a:	2000      	movs	r0, #0
 800603c:	f7fb fe3e 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xF0);	//SSD1963CPU16bit
 8006040:	20f0      	movs	r0, #240	; 0xf0
 8006042:	f7fb fe2b 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x03);	//16-bit(565 format) data for 16bpp
 8006046:	2003      	movs	r0, #3
 8006048:	f7fb fe38 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0x29);	//
 800604c:	2029      	movs	r0, #41	; 0x29
 800604e:	f7fb fe25 	bl	8001c9c <LCD_WR_REG>
		//PWM  
		LCD_WR_REG(0xD0);	//DBC
 8006052:	20d0      	movs	r0, #208	; 0xd0
 8006054:	f7fb fe22 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x00);	//disable
 8006058:	2000      	movs	r0, #0
 800605a:	f7fb fe2f 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xBE);	//PWM
 800605e:	20be      	movs	r0, #190	; 0xbe
 8006060:	f7fb fe1c 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x05);	//1PWM
 8006064:	2005      	movs	r0, #5
 8006066:	f7fb fe29 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0xFE);	//2PWM
 800606a:	20fe      	movs	r0, #254	; 0xfe
 800606c:	f7fb fe26 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x01);	//3C
 8006070:	2001      	movs	r0, #1
 8006072:	f7fb fe23 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);	//4D
 8006076:	2000      	movs	r0, #0
 8006078:	f7fb fe20 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);	//5E
 800607c:	2000      	movs	r0, #0
 800607e:	f7fb fe1d 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x00);	//6F
 8006082:	2000      	movs	r0, #0
 8006084:	f7fb fe1a 	bl	8001cbc <LCD_WR_DATA>

		LCD_WR_REG(0xB8);	//GPIO
 8006088:	20b8      	movs	r0, #184	; 0xb8
 800608a:	f7fb fe07 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0x03);	//2IO
 800608e:	2003      	movs	r0, #3
 8006090:	f7fb fe14 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_DATA(0x01);	//GPIOIO
 8006094:	2001      	movs	r0, #1
 8006096:	f7fb fe11 	bl	8001cbc <LCD_WR_DATA>
		LCD_WR_REG(0xBA);
 800609a:	20ba      	movs	r0, #186	; 0xba
 800609c:	f7fb fdfe 	bl	8001c9c <LCD_WR_REG>
		LCD_WR_DATA(0X01);	//GPIO[1:0]=01,LCD
 80060a0:	2001      	movs	r0, #1
 80060a2:	f7fb fe0b 	bl	8001cbc <LCD_WR_DATA>

		LCD_SSD_BackLightSet(100);//
 80060a6:	2064      	movs	r0, #100	; 0x64
 80060a8:	f7fc faa2 	bl	80025f0 <LCD_SSD_BackLightSet>
	}
	LCD_Display_Dir(0);		//
 80060ac:	2000      	movs	r0, #0
 80060ae:	f7fc fad3 	bl	8002658 <LCD_Display_Dir>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);				//
 80060b2:	2201      	movs	r2, #1
 80060b4:	2101      	movs	r1, #1
 80060b6:	4805      	ldr	r0, [pc, #20]	; (80060cc <LCD_Init+0x385c>)
 80060b8:	f002 fd78 	bl	8008bac <HAL_GPIO_WritePin>
	LCD_Clear(WHITE);
 80060bc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80060c0:	f000 f806 	bl	80060d0 <LCD_Clear>
}
 80060c4:	bf00      	nop
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	2000035c 	.word	0x2000035c
 80060cc:	40010c00 	.word	0x40010c00

080060d0 <LCD_Clear>:
//
//color:
void LCD_Clear(uint16_t color)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b084      	sub	sp, #16
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	4603      	mov	r3, r0
 80060d8:	80fb      	strh	r3, [r7, #6]
	uint32_t index=0;
 80060da:	2300      	movs	r3, #0
 80060dc:	60fb      	str	r3, [r7, #12]
	uint32_t totalpoint=lcddev.width;
 80060de:	4b21      	ldr	r3, [pc, #132]	; (8006164 <LCD_Clear+0x94>)
 80060e0:	881b      	ldrh	r3, [r3, #0]
 80060e2:	60bb      	str	r3, [r7, #8]
	totalpoint*=lcddev.height; 			//
 80060e4:	4b1f      	ldr	r3, [pc, #124]	; (8006164 <LCD_Clear+0x94>)
 80060e6:	885b      	ldrh	r3, [r3, #2]
 80060e8:	461a      	mov	r2, r3
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	fb02 f303 	mul.w	r3, r2, r3
 80060f0:	60bb      	str	r3, [r7, #8]
	if((lcddev.id==0X6804)&&(lcddev.dir==1))//6804
 80060f2:	4b1c      	ldr	r3, [pc, #112]	; (8006164 <LCD_Clear+0x94>)
 80060f4:	889b      	ldrh	r3, [r3, #4]
 80060f6:	f646 0204 	movw	r2, #26628	; 0x6804
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d11a      	bne.n	8006134 <LCD_Clear+0x64>
 80060fe:	4b19      	ldr	r3, [pc, #100]	; (8006164 <LCD_Clear+0x94>)
 8006100:	799b      	ldrb	r3, [r3, #6]
 8006102:	2b01      	cmp	r3, #1
 8006104:	d116      	bne.n	8006134 <LCD_Clear+0x64>
	{
 		lcddev.dir=0;
 8006106:	4b17      	ldr	r3, [pc, #92]	; (8006164 <LCD_Clear+0x94>)
 8006108:	2200      	movs	r2, #0
 800610a:	719a      	strb	r2, [r3, #6]
 		lcddev.setxcmd=0X2A;
 800610c:	4b15      	ldr	r3, [pc, #84]	; (8006164 <LCD_Clear+0x94>)
 800610e:	222a      	movs	r2, #42	; 0x2a
 8006110:	815a      	strh	r2, [r3, #10]
		lcddev.setycmd=0X2B;
 8006112:	4b14      	ldr	r3, [pc, #80]	; (8006164 <LCD_Clear+0x94>)
 8006114:	222b      	movs	r2, #43	; 0x2b
 8006116:	819a      	strh	r2, [r3, #12]
		LCD_SetCursor(0x00,0x0000);		//
 8006118:	2100      	movs	r1, #0
 800611a:	2000      	movs	r0, #0
 800611c:	f7fb fe24 	bl	8001d68 <LCD_SetCursor>
 		lcddev.dir=1;
 8006120:	4b10      	ldr	r3, [pc, #64]	; (8006164 <LCD_Clear+0x94>)
 8006122:	2201      	movs	r2, #1
 8006124:	719a      	strb	r2, [r3, #6]
  		lcddev.setxcmd=0X2B;
 8006126:	4b0f      	ldr	r3, [pc, #60]	; (8006164 <LCD_Clear+0x94>)
 8006128:	222b      	movs	r2, #43	; 0x2b
 800612a:	815a      	strh	r2, [r3, #10]
		lcddev.setycmd=0X2A;
 800612c:	4b0d      	ldr	r3, [pc, #52]	; (8006164 <LCD_Clear+0x94>)
 800612e:	222a      	movs	r2, #42	; 0x2a
 8006130:	819a      	strh	r2, [r3, #12]
 8006132:	e003      	b.n	800613c <LCD_Clear+0x6c>
 	}else LCD_SetCursor(0x00,0x0000);	//
 8006134:	2100      	movs	r1, #0
 8006136:	2000      	movs	r0, #0
 8006138:	f7fb fe16 	bl	8001d68 <LCD_SetCursor>
	LCD_WriteRAM_Prepare();     		//GRAM
 800613c:	f7fb fe06 	bl	8001d4c <LCD_WriteRAM_Prepare>
	for(index=0;index<totalpoint;index++)
 8006140:	2300      	movs	r3, #0
 8006142:	60fb      	str	r3, [r7, #12]
 8006144:	e005      	b.n	8006152 <LCD_Clear+0x82>
	{
		LCD->LCD_RAM=color;
 8006146:	4a08      	ldr	r2, [pc, #32]	; (8006168 <LCD_Clear+0x98>)
 8006148:	88fb      	ldrh	r3, [r7, #6]
 800614a:	8053      	strh	r3, [r2, #2]
	for(index=0;index<totalpoint;index++)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	3301      	adds	r3, #1
 8006150:	60fb      	str	r3, [r7, #12]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	429a      	cmp	r2, r3
 8006158:	d3f5      	bcc.n	8006146 <LCD_Clear+0x76>
	}
}
 800615a:	bf00      	nop
 800615c:	bf00      	nop
 800615e:	3710      	adds	r7, #16
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}
 8006164:	2000035c 	.word	0x2000035c
 8006168:	6c0007fe 	.word	0x6c0007fe

0800616c <LCD_ShowChar>:
//x,y:
//num::" "--->"~"
//size: 12/16/24
//mode:(1)(0)
void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{
 800616c:	b590      	push	{r4, r7, lr}
 800616e:	b085      	sub	sp, #20
 8006170:	af00      	add	r7, sp, #0
 8006172:	4604      	mov	r4, r0
 8006174:	4608      	mov	r0, r1
 8006176:	4611      	mov	r1, r2
 8006178:	461a      	mov	r2, r3
 800617a:	4623      	mov	r3, r4
 800617c:	80fb      	strh	r3, [r7, #6]
 800617e:	4603      	mov	r3, r0
 8006180:	80bb      	strh	r3, [r7, #4]
 8006182:	460b      	mov	r3, r1
 8006184:	70fb      	strb	r3, [r7, #3]
 8006186:	4613      	mov	r3, r2
 8006188:	70bb      	strb	r3, [r7, #2]
	uint8_t temp,t1,t;
	uint16_t y0=y;
 800618a:	88bb      	ldrh	r3, [r7, #4]
 800618c:	817b      	strh	r3, [r7, #10]
	uint8_t csize=(size/8+((size%8)?1:0))*(size/2);		//
 800618e:	78bb      	ldrb	r3, [r7, #2]
 8006190:	08db      	lsrs	r3, r3, #3
 8006192:	b2db      	uxtb	r3, r3
 8006194:	461a      	mov	r2, r3
 8006196:	78bb      	ldrb	r3, [r7, #2]
 8006198:	f003 0307 	and.w	r3, r3, #7
 800619c:	b2db      	uxtb	r3, r3
 800619e:	2b00      	cmp	r3, #0
 80061a0:	bf14      	ite	ne
 80061a2:	2301      	movne	r3, #1
 80061a4:	2300      	moveq	r3, #0
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	4413      	add	r3, r2
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	78ba      	ldrb	r2, [r7, #2]
 80061ae:	0852      	lsrs	r2, r2, #1
 80061b0:	b2d2      	uxtb	r2, r2
 80061b2:	fb02 f303 	mul.w	r3, r2, r3
 80061b6:	727b      	strb	r3, [r7, #9]
 	num=num-' ';//ASCII-' '
 80061b8:	78fb      	ldrb	r3, [r7, #3]
 80061ba:	3b20      	subs	r3, #32
 80061bc:	70fb      	strb	r3, [r7, #3]
	for(t=0;t<csize;t++)
 80061be:	2300      	movs	r3, #0
 80061c0:	737b      	strb	r3, [r7, #13]
 80061c2:	e069      	b.n	8006298 <LCD_ShowChar+0x12c>
	{
		if(size==12)temp=asc2_1206[num][t]; 	 	//1206
 80061c4:	78bb      	ldrb	r3, [r7, #2]
 80061c6:	2b0c      	cmp	r3, #12
 80061c8:	d10b      	bne.n	80061e2 <LCD_ShowChar+0x76>
 80061ca:	78fa      	ldrb	r2, [r7, #3]
 80061cc:	7b79      	ldrb	r1, [r7, #13]
 80061ce:	4838      	ldr	r0, [pc, #224]	; (80062b0 <LCD_ShowChar+0x144>)
 80061d0:	4613      	mov	r3, r2
 80061d2:	005b      	lsls	r3, r3, #1
 80061d4:	4413      	add	r3, r2
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	4403      	add	r3, r0
 80061da:	440b      	add	r3, r1
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	73fb      	strb	r3, [r7, #15]
 80061e0:	e019      	b.n	8006216 <LCD_ShowChar+0xaa>
		else if(size==16)temp=asc2_1608[num][t];	//1608
 80061e2:	78bb      	ldrb	r3, [r7, #2]
 80061e4:	2b10      	cmp	r3, #16
 80061e6:	d108      	bne.n	80061fa <LCD_ShowChar+0x8e>
 80061e8:	78fa      	ldrb	r2, [r7, #3]
 80061ea:	7b7b      	ldrb	r3, [r7, #13]
 80061ec:	4931      	ldr	r1, [pc, #196]	; (80062b4 <LCD_ShowChar+0x148>)
 80061ee:	0112      	lsls	r2, r2, #4
 80061f0:	440a      	add	r2, r1
 80061f2:	4413      	add	r3, r2
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	73fb      	strb	r3, [r7, #15]
 80061f8:	e00d      	b.n	8006216 <LCD_ShowChar+0xaa>
		else if(size==24)temp=asc2_2412[num][t];	//2412
 80061fa:	78bb      	ldrb	r3, [r7, #2]
 80061fc:	2b18      	cmp	r3, #24
 80061fe:	d150      	bne.n	80062a2 <LCD_ShowChar+0x136>
 8006200:	78fa      	ldrb	r2, [r7, #3]
 8006202:	7b79      	ldrb	r1, [r7, #13]
 8006204:	482c      	ldr	r0, [pc, #176]	; (80062b8 <LCD_ShowChar+0x14c>)
 8006206:	4613      	mov	r3, r2
 8006208:	00db      	lsls	r3, r3, #3
 800620a:	4413      	add	r3, r2
 800620c:	009b      	lsls	r3, r3, #2
 800620e:	4403      	add	r3, r0
 8006210:	440b      	add	r3, r1
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	73fb      	strb	r3, [r7, #15]
		else return;								//
		for(t1=0;t1<8;t1++)
 8006216:	2300      	movs	r3, #0
 8006218:	73bb      	strb	r3, [r7, #14]
 800621a:	e035      	b.n	8006288 <LCD_ShowChar+0x11c>
		{
			if(temp&0x80)LCD_Fast_DrawPoint(x,y,POINT_COLOR);
 800621c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006220:	2b00      	cmp	r3, #0
 8006222:	da07      	bge.n	8006234 <LCD_ShowChar+0xc8>
 8006224:	4b25      	ldr	r3, [pc, #148]	; (80062bc <LCD_ShowChar+0x150>)
 8006226:	881a      	ldrh	r2, [r3, #0]
 8006228:	88b9      	ldrh	r1, [r7, #4]
 800622a:	88fb      	ldrh	r3, [r7, #6]
 800622c:	4618      	mov	r0, r3
 800622e:	f7fc f8c5 	bl	80023bc <LCD_Fast_DrawPoint>
 8006232:	e00a      	b.n	800624a <LCD_ShowChar+0xde>
			else if(mode==0)LCD_Fast_DrawPoint(x,y,BACK_COLOR);
 8006234:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d106      	bne.n	800624a <LCD_ShowChar+0xde>
 800623c:	4b20      	ldr	r3, [pc, #128]	; (80062c0 <LCD_ShowChar+0x154>)
 800623e:	881a      	ldrh	r2, [r3, #0]
 8006240:	88b9      	ldrh	r1, [r7, #4]
 8006242:	88fb      	ldrh	r3, [r7, #6]
 8006244:	4618      	mov	r0, r3
 8006246:	f7fc f8b9 	bl	80023bc <LCD_Fast_DrawPoint>
			temp<<=1;
 800624a:	7bfb      	ldrb	r3, [r7, #15]
 800624c:	005b      	lsls	r3, r3, #1
 800624e:	73fb      	strb	r3, [r7, #15]
			y++;
 8006250:	88bb      	ldrh	r3, [r7, #4]
 8006252:	3301      	adds	r3, #1
 8006254:	80bb      	strh	r3, [r7, #4]
			if(y>=lcddev.height)return;		//
 8006256:	4b1b      	ldr	r3, [pc, #108]	; (80062c4 <LCD_ShowChar+0x158>)
 8006258:	885b      	ldrh	r3, [r3, #2]
 800625a:	88ba      	ldrh	r2, [r7, #4]
 800625c:	429a      	cmp	r2, r3
 800625e:	d222      	bcs.n	80062a6 <LCD_ShowChar+0x13a>
			if((y-y0)==size)
 8006260:	88ba      	ldrh	r2, [r7, #4]
 8006262:	897b      	ldrh	r3, [r7, #10]
 8006264:	1ad2      	subs	r2, r2, r3
 8006266:	78bb      	ldrb	r3, [r7, #2]
 8006268:	429a      	cmp	r2, r3
 800626a:	d10a      	bne.n	8006282 <LCD_ShowChar+0x116>
			{
				y=y0;
 800626c:	897b      	ldrh	r3, [r7, #10]
 800626e:	80bb      	strh	r3, [r7, #4]
				x++;
 8006270:	88fb      	ldrh	r3, [r7, #6]
 8006272:	3301      	adds	r3, #1
 8006274:	80fb      	strh	r3, [r7, #6]
				if(x>=lcddev.width)return;	//
 8006276:	4b13      	ldr	r3, [pc, #76]	; (80062c4 <LCD_ShowChar+0x158>)
 8006278:	881b      	ldrh	r3, [r3, #0]
 800627a:	88fa      	ldrh	r2, [r7, #6]
 800627c:	429a      	cmp	r2, r3
 800627e:	d307      	bcc.n	8006290 <LCD_ShowChar+0x124>
 8006280:	e012      	b.n	80062a8 <LCD_ShowChar+0x13c>
		for(t1=0;t1<8;t1++)
 8006282:	7bbb      	ldrb	r3, [r7, #14]
 8006284:	3301      	adds	r3, #1
 8006286:	73bb      	strb	r3, [r7, #14]
 8006288:	7bbb      	ldrb	r3, [r7, #14]
 800628a:	2b07      	cmp	r3, #7
 800628c:	d9c6      	bls.n	800621c <LCD_ShowChar+0xb0>
 800628e:	e000      	b.n	8006292 <LCD_ShowChar+0x126>
				break;
 8006290:	bf00      	nop
	for(t=0;t<csize;t++)
 8006292:	7b7b      	ldrb	r3, [r7, #13]
 8006294:	3301      	adds	r3, #1
 8006296:	737b      	strb	r3, [r7, #13]
 8006298:	7b7a      	ldrb	r2, [r7, #13]
 800629a:	7a7b      	ldrb	r3, [r7, #9]
 800629c:	429a      	cmp	r2, r3
 800629e:	d391      	bcc.n	80061c4 <LCD_ShowChar+0x58>
 80062a0:	e002      	b.n	80062a8 <LCD_ShowChar+0x13c>
		else return;								//
 80062a2:	bf00      	nop
 80062a4:	e000      	b.n	80062a8 <LCD_ShowChar+0x13c>
			if(y>=lcddev.height)return;		//
 80062a6:	bf00      	nop
			}
		}
	}
}
 80062a8:	3714      	adds	r7, #20
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd90      	pop	{r4, r7, pc}
 80062ae:	bf00      	nop
 80062b0:	0800e44c 	.word	0x0800e44c
 80062b4:	0800e8c0 	.word	0x0800e8c0
 80062b8:	0800eeb0 	.word	0x0800eeb0
 80062bc:	20000248 	.word	0x20000248
 80062c0:	20000000 	.word	0x20000000
 80062c4:	2000035c 	.word	0x2000035c

080062c8 <LCD_ShowString>:
//x,y:
//width,height:
//size:
//*p:
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{
 80062c8:	b590      	push	{r4, r7, lr}
 80062ca:	b087      	sub	sp, #28
 80062cc:	af02      	add	r7, sp, #8
 80062ce:	4604      	mov	r4, r0
 80062d0:	4608      	mov	r0, r1
 80062d2:	4611      	mov	r1, r2
 80062d4:	461a      	mov	r2, r3
 80062d6:	4623      	mov	r3, r4
 80062d8:	80fb      	strh	r3, [r7, #6]
 80062da:	4603      	mov	r3, r0
 80062dc:	80bb      	strh	r3, [r7, #4]
 80062de:	460b      	mov	r3, r1
 80062e0:	807b      	strh	r3, [r7, #2]
 80062e2:	4613      	mov	r3, r2
 80062e4:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 80062e6:	88fb      	ldrh	r3, [r7, #6]
 80062e8:	73fb      	strb	r3, [r7, #15]
	width+=x;
 80062ea:	887a      	ldrh	r2, [r7, #2]
 80062ec:	88fb      	ldrh	r3, [r7, #6]
 80062ee:	4413      	add	r3, r2
 80062f0:	807b      	strh	r3, [r7, #2]
	height+=y;
 80062f2:	883a      	ldrh	r2, [r7, #0]
 80062f4:	88bb      	ldrh	r3, [r7, #4]
 80062f6:	4413      	add	r3, r2
 80062f8:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//!
 80062fa:	e024      	b.n	8006346 <LCD_ShowString+0x7e>
    {
        if(x>=width){x=x0;y+=size;}
 80062fc:	88fa      	ldrh	r2, [r7, #6]
 80062fe:	887b      	ldrh	r3, [r7, #2]
 8006300:	429a      	cmp	r2, r3
 8006302:	d307      	bcc.n	8006314 <LCD_ShowString+0x4c>
 8006304:	7bfb      	ldrb	r3, [r7, #15]
 8006306:	80fb      	strh	r3, [r7, #6]
 8006308:	f897 3020 	ldrb.w	r3, [r7, #32]
 800630c:	b29a      	uxth	r2, r3
 800630e:	88bb      	ldrh	r3, [r7, #4]
 8006310:	4413      	add	r3, r2
 8006312:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//
 8006314:	88ba      	ldrh	r2, [r7, #4]
 8006316:	883b      	ldrh	r3, [r7, #0]
 8006318:	429a      	cmp	r2, r3
 800631a:	d21d      	bcs.n	8006358 <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 800631c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631e:	781a      	ldrb	r2, [r3, #0]
 8006320:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006324:	88b9      	ldrh	r1, [r7, #4]
 8006326:	88f8      	ldrh	r0, [r7, #6]
 8006328:	2400      	movs	r4, #0
 800632a:	9400      	str	r4, [sp, #0]
 800632c:	f7ff ff1e 	bl	800616c <LCD_ShowChar>
        x+=size/2;
 8006330:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006334:	085b      	lsrs	r3, r3, #1
 8006336:	b2db      	uxtb	r3, r3
 8006338:	b29a      	uxth	r2, r3
 800633a:	88fb      	ldrh	r3, [r7, #6]
 800633c:	4413      	add	r3, r2
 800633e:	80fb      	strh	r3, [r7, #6]
        p++;
 8006340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006342:	3301      	adds	r3, #1
 8006344:	627b      	str	r3, [r7, #36]	; 0x24
    while((*p<='~')&&(*p>=' '))//!
 8006346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006348:	781b      	ldrb	r3, [r3, #0]
 800634a:	2b7e      	cmp	r3, #126	; 0x7e
 800634c:	d805      	bhi.n	800635a <LCD_ShowString+0x92>
 800634e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	2b1f      	cmp	r3, #31
 8006354:	d8d2      	bhi.n	80062fc <LCD_ShowString+0x34>
    }
}
 8006356:	e000      	b.n	800635a <LCD_ShowString+0x92>
        if(y>=height)break;//
 8006358:	bf00      	nop
}
 800635a:	bf00      	nop
 800635c:	3714      	adds	r7, #20
 800635e:	46bd      	mov	sp, r7
 8006360:	bd90      	pop	{r4, r7, pc}
 8006362:	0000      	movs	r0, r0
 8006364:	0000      	movs	r0, r0
	...

08006368 <HAL_ADC_ConvCpltCallback>:
PID *pid_res;

uint8_t Rx_Date; //

//DMA
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8006368:	b5b0      	push	{r4, r5, r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af02      	add	r7, sp, #8
 800636e:	6078      	str	r0, [r7, #4]
	if (hadc1.Instance == ADC1) {  //ADC1
 8006370:	4b93      	ldr	r3, [pc, #588]	; (80065c0 <HAL_ADC_ConvCpltCallback+0x258>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a93      	ldr	r2, [pc, #588]	; (80065c4 <HAL_ADC_ConvCpltCallback+0x25c>)
 8006376:	4293      	cmp	r3, r2
 8006378:	f040 822e 	bne.w	80067d8 <HAL_ADC_ConvCpltCallback+0x470>
		//()
		for (i = 0; i < 19; i++) {
 800637c:	4b92      	ldr	r3, [pc, #584]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 800637e:	2200      	movs	r2, #0
 8006380:	701a      	strb	r2, [r3, #0]
 8006382:	e02b      	b.n	80063dc <HAL_ADC_ConvCpltCallback+0x74>
			temp_vol = adc_buffer[i];
 8006384:	4b90      	ldr	r3, [pc, #576]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 8006386:	781b      	ldrb	r3, [r3, #0]
 8006388:	461a      	mov	r2, r3
 800638a:	4b90      	ldr	r3, [pc, #576]	; (80065cc <HAL_ADC_ConvCpltCallback+0x264>)
 800638c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8006390:	4b8f      	ldr	r3, [pc, #572]	; (80065d0 <HAL_ADC_ConvCpltCallback+0x268>)
 8006392:	801a      	strh	r2, [r3, #0]
			if (temp_vol > adc_buffer[i + 1]) {
 8006394:	4b8c      	ldr	r3, [pc, #560]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	3301      	adds	r3, #1
 800639a:	4a8c      	ldr	r2, [pc, #560]	; (80065cc <HAL_ADC_ConvCpltCallback+0x264>)
 800639c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80063a0:	4b8b      	ldr	r3, [pc, #556]	; (80065d0 <HAL_ADC_ConvCpltCallback+0x268>)
 80063a2:	881b      	ldrh	r3, [r3, #0]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d213      	bcs.n	80063d0 <HAL_ADC_ConvCpltCallback+0x68>
				adc_buffer[i] = adc_buffer[i + 1];
 80063a8:	4b87      	ldr	r3, [pc, #540]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 80063aa:	781b      	ldrb	r3, [r3, #0]
 80063ac:	3301      	adds	r3, #1
 80063ae:	4a86      	ldr	r2, [pc, #536]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 80063b0:	7812      	ldrb	r2, [r2, #0]
 80063b2:	4611      	mov	r1, r2
 80063b4:	4a85      	ldr	r2, [pc, #532]	; (80065cc <HAL_ADC_ConvCpltCallback+0x264>)
 80063b6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80063ba:	4b84      	ldr	r3, [pc, #528]	; (80065cc <HAL_ADC_ConvCpltCallback+0x264>)
 80063bc:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
				adc_buffer[i + 1] = temp_vol;
 80063c0:	4b81      	ldr	r3, [pc, #516]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 80063c2:	781b      	ldrb	r3, [r3, #0]
 80063c4:	3301      	adds	r3, #1
 80063c6:	4a82      	ldr	r2, [pc, #520]	; (80065d0 <HAL_ADC_ConvCpltCallback+0x268>)
 80063c8:	8811      	ldrh	r1, [r2, #0]
 80063ca:	4a80      	ldr	r2, [pc, #512]	; (80065cc <HAL_ADC_ConvCpltCallback+0x264>)
 80063cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (i = 0; i < 19; i++) {
 80063d0:	4b7d      	ldr	r3, [pc, #500]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	3301      	adds	r3, #1
 80063d6:	b2da      	uxtb	r2, r3
 80063d8:	4b7b      	ldr	r3, [pc, #492]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 80063da:	701a      	strb	r2, [r3, #0]
 80063dc:	4b7a      	ldr	r3, [pc, #488]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	2b12      	cmp	r3, #18
 80063e2:	d9cf      	bls.n	8006384 <HAL_ADC_ConvCpltCallback+0x1c>
			}
		}
		voltage = 0;
 80063e4:	4b7b      	ldr	r3, [pc, #492]	; (80065d4 <HAL_ADC_ConvCpltCallback+0x26c>)
 80063e6:	f04f 0200 	mov.w	r2, #0
 80063ea:	601a      	str	r2, [r3, #0]
		for (i = 8; i < 14; i++) {
 80063ec:	4b76      	ldr	r3, [pc, #472]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 80063ee:	2208      	movs	r2, #8
 80063f0:	701a      	strb	r2, [r3, #0]
 80063f2:	e036      	b.n	8006462 <HAL_ADC_ConvCpltCallback+0xfa>
			voltage += ((float) adc_buffer[i]) * 3.3 / 4096;
 80063f4:	4b77      	ldr	r3, [pc, #476]	; (80065d4 <HAL_ADC_ConvCpltCallback+0x26c>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4618      	mov	r0, r3
 80063fa:	f7fa f881 	bl	8000500 <__aeabi_f2d>
 80063fe:	4604      	mov	r4, r0
 8006400:	460d      	mov	r5, r1
 8006402:	4b71      	ldr	r3, [pc, #452]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 8006404:	781b      	ldrb	r3, [r3, #0]
 8006406:	461a      	mov	r2, r3
 8006408:	4b70      	ldr	r3, [pc, #448]	; (80065cc <HAL_ADC_ConvCpltCallback+0x264>)
 800640a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800640e:	4618      	mov	r0, r3
 8006410:	f7fa fccc 	bl	8000dac <__aeabi_ui2f>
 8006414:	4603      	mov	r3, r0
 8006416:	4618      	mov	r0, r3
 8006418:	f7fa f872 	bl	8000500 <__aeabi_f2d>
 800641c:	a366      	add	r3, pc, #408	; (adr r3, 80065b8 <HAL_ADC_ConvCpltCallback+0x250>)
 800641e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006422:	f7fa f8c5 	bl	80005b0 <__aeabi_dmul>
 8006426:	4602      	mov	r2, r0
 8006428:	460b      	mov	r3, r1
 800642a:	4610      	mov	r0, r2
 800642c:	4619      	mov	r1, r3
 800642e:	f04f 0200 	mov.w	r2, #0
 8006432:	4b69      	ldr	r3, [pc, #420]	; (80065d8 <HAL_ADC_ConvCpltCallback+0x270>)
 8006434:	f7fa f9e6 	bl	8000804 <__aeabi_ddiv>
 8006438:	4602      	mov	r2, r0
 800643a:	460b      	mov	r3, r1
 800643c:	4620      	mov	r0, r4
 800643e:	4629      	mov	r1, r5
 8006440:	f7f9 ff00 	bl	8000244 <__adddf3>
 8006444:	4602      	mov	r2, r0
 8006446:	460b      	mov	r3, r1
 8006448:	4610      	mov	r0, r2
 800644a:	4619      	mov	r1, r3
 800644c:	f7fa fba8 	bl	8000ba0 <__aeabi_d2f>
 8006450:	4603      	mov	r3, r0
 8006452:	4a60      	ldr	r2, [pc, #384]	; (80065d4 <HAL_ADC_ConvCpltCallback+0x26c>)
 8006454:	6013      	str	r3, [r2, #0]
		for (i = 8; i < 14; i++) {
 8006456:	4b5c      	ldr	r3, [pc, #368]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 8006458:	781b      	ldrb	r3, [r3, #0]
 800645a:	3301      	adds	r3, #1
 800645c:	b2da      	uxtb	r2, r3
 800645e:	4b5a      	ldr	r3, [pc, #360]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 8006460:	701a      	strb	r2, [r3, #0]
 8006462:	4b59      	ldr	r3, [pc, #356]	; (80065c8 <HAL_ADC_ConvCpltCallback+0x260>)
 8006464:	781b      	ldrb	r3, [r3, #0]
 8006466:	2b0d      	cmp	r3, #13
 8006468:	d9c4      	bls.n	80063f4 <HAL_ADC_ConvCpltCallback+0x8c>
		}
		voltage /= 6;
 800646a:	4b5a      	ldr	r3, [pc, #360]	; (80065d4 <HAL_ADC_ConvCpltCallback+0x26c>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	495b      	ldr	r1, [pc, #364]	; (80065dc <HAL_ADC_ConvCpltCallback+0x274>)
 8006470:	4618      	mov	r0, r3
 8006472:	f7fa fda7 	bl	8000fc4 <__aeabi_fdiv>
 8006476:	4603      	mov	r3, r0
 8006478:	461a      	mov	r2, r3
 800647a:	4b56      	ldr	r3, [pc, #344]	; (80065d4 <HAL_ADC_ConvCpltCallback+0x26c>)
 800647c:	601a      	str	r2, [r3, #0]

		//
		temperature = conversion1(voltage);
 800647e:	4b55      	ldr	r3, [pc, #340]	; (80065d4 <HAL_ADC_ConvCpltCallback+0x26c>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4618      	mov	r0, r3
 8006484:	f7fb f870 	bl	8001568 <conversion1>
 8006488:	4603      	mov	r3, r0
 800648a:	4a55      	ldr	r2, [pc, #340]	; (80065e0 <HAL_ADC_ConvCpltCallback+0x278>)
 800648c:	6013      	str	r3, [r2, #0]
		//PID
		if (mode == 1) {
 800648e:	4b55      	ldr	r3, [pc, #340]	; (80065e4 <HAL_ADC_ConvCpltCallback+0x27c>)
 8006490:	781b      	ldrb	r3, [r3, #0]
 8006492:	2b01      	cmp	r3, #1
 8006494:	f040 80f6 	bne.w	8006684 <HAL_ADC_ConvCpltCallback+0x31c>
			if (LastTemp != 0 && PreTemp != 0 && LaANDLastTemp !=0 && LastTemp > PreTemp
 8006498:	4b53      	ldr	r3, [pc, #332]	; (80065e8 <HAL_ADC_ConvCpltCallback+0x280>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f04f 0100 	mov.w	r1, #0
 80064a0:	4618      	mov	r0, r3
 80064a2:	f7fa fe6f 	bl	8001184 <__aeabi_fcmpeq>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d14c      	bne.n	8006546 <HAL_ADC_ConvCpltCallback+0x1de>
 80064ac:	4b4f      	ldr	r3, [pc, #316]	; (80065ec <HAL_ADC_ConvCpltCallback+0x284>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f04f 0100 	mov.w	r1, #0
 80064b4:	4618      	mov	r0, r3
 80064b6:	f7fa fe65 	bl	8001184 <__aeabi_fcmpeq>
 80064ba:	4603      	mov	r3, r0
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d142      	bne.n	8006546 <HAL_ADC_ConvCpltCallback+0x1de>
 80064c0:	4b4b      	ldr	r3, [pc, #300]	; (80065f0 <HAL_ADC_ConvCpltCallback+0x288>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f04f 0100 	mov.w	r1, #0
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7fa fe5b 	bl	8001184 <__aeabi_fcmpeq>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d138      	bne.n	8006546 <HAL_ADC_ConvCpltCallback+0x1de>
 80064d4:	4b44      	ldr	r3, [pc, #272]	; (80065e8 <HAL_ADC_ConvCpltCallback+0x280>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a44      	ldr	r2, [pc, #272]	; (80065ec <HAL_ADC_ConvCpltCallback+0x284>)
 80064da:	6812      	ldr	r2, [r2, #0]
 80064dc:	4611      	mov	r1, r2
 80064de:	4618      	mov	r0, r3
 80064e0:	f7fa fe78 	bl	80011d4 <__aeabi_fcmpgt>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d02d      	beq.n	8006546 <HAL_ADC_ConvCpltCallback+0x1de>
					&& PreTemp > temperature && LaANDLastTemp > LastTemp) {
 80064ea:	4b40      	ldr	r3, [pc, #256]	; (80065ec <HAL_ADC_ConvCpltCallback+0x284>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a3c      	ldr	r2, [pc, #240]	; (80065e0 <HAL_ADC_ConvCpltCallback+0x278>)
 80064f0:	6812      	ldr	r2, [r2, #0]
 80064f2:	4611      	mov	r1, r2
 80064f4:	4618      	mov	r0, r3
 80064f6:	f7fa fe6d 	bl	80011d4 <__aeabi_fcmpgt>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d022      	beq.n	8006546 <HAL_ADC_ConvCpltCallback+0x1de>
 8006500:	4b3b      	ldr	r3, [pc, #236]	; (80065f0 <HAL_ADC_ConvCpltCallback+0x288>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a38      	ldr	r2, [pc, #224]	; (80065e8 <HAL_ADC_ConvCpltCallback+0x280>)
 8006506:	6812      	ldr	r2, [r2, #0]
 8006508:	4611      	mov	r1, r2
 800650a:	4618      	mov	r0, r3
 800650c:	f7fa fe62 	bl	80011d4 <__aeabi_fcmpgt>
 8006510:	4603      	mov	r3, r0
 8006512:	2b00      	cmp	r3, #0
 8006514:	d017      	beq.n	8006546 <HAL_ADC_ConvCpltCallback+0x1de>
				temperature = conversion2(voltage);
 8006516:	4b2f      	ldr	r3, [pc, #188]	; (80065d4 <HAL_ADC_ConvCpltCallback+0x26c>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4618      	mov	r0, r3
 800651c:	f7fb f8f4 	bl	8001708 <conversion2>
 8006520:	4603      	mov	r3, r0
 8006522:	4a2f      	ldr	r2, [pc, #188]	; (80065e0 <HAL_ADC_ConvCpltCallback+0x278>)
 8006524:	6013      	str	r3, [r2, #0]
				LaANDLastTemp = LastTemp;
 8006526:	4b30      	ldr	r3, [pc, #192]	; (80065e8 <HAL_ADC_ConvCpltCallback+0x280>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a31      	ldr	r2, [pc, #196]	; (80065f0 <HAL_ADC_ConvCpltCallback+0x288>)
 800652c:	6013      	str	r3, [r2, #0]
				LastTemp = PreTemp;
 800652e:	4b2f      	ldr	r3, [pc, #188]	; (80065ec <HAL_ADC_ConvCpltCallback+0x284>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a2d      	ldr	r2, [pc, #180]	; (80065e8 <HAL_ADC_ConvCpltCallback+0x280>)
 8006534:	6013      	str	r3, [r2, #0]
				PreTemp = temperature;
 8006536:	4b2a      	ldr	r3, [pc, #168]	; (80065e0 <HAL_ADC_ConvCpltCallback+0x278>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a2c      	ldr	r2, [pc, #176]	; (80065ec <HAL_ADC_ConvCpltCallback+0x284>)
 800653c:	6013      	str	r3, [r2, #0]
				printf("\r\n");
 800653e:	482d      	ldr	r0, [pc, #180]	; (80065f4 <HAL_ADC_ConvCpltCallback+0x28c>)
 8006540:	f005 fcf8 	bl	800bf34 <puts>
 8006544:	e016      	b.n	8006574 <HAL_ADC_ConvCpltCallback+0x20c>
			} else {
				temperature = conversion1(voltage);
 8006546:	4b23      	ldr	r3, [pc, #140]	; (80065d4 <HAL_ADC_ConvCpltCallback+0x26c>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4618      	mov	r0, r3
 800654c:	f7fb f80c 	bl	8001568 <conversion1>
 8006550:	4603      	mov	r3, r0
 8006552:	4a23      	ldr	r2, [pc, #140]	; (80065e0 <HAL_ADC_ConvCpltCallback+0x278>)
 8006554:	6013      	str	r3, [r2, #0]
				LaANDLastTemp = LastTemp;
 8006556:	4b24      	ldr	r3, [pc, #144]	; (80065e8 <HAL_ADC_ConvCpltCallback+0x280>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a25      	ldr	r2, [pc, #148]	; (80065f0 <HAL_ADC_ConvCpltCallback+0x288>)
 800655c:	6013      	str	r3, [r2, #0]
				LastTemp = PreTemp;
 800655e:	4b23      	ldr	r3, [pc, #140]	; (80065ec <HAL_ADC_ConvCpltCallback+0x284>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a21      	ldr	r2, [pc, #132]	; (80065e8 <HAL_ADC_ConvCpltCallback+0x280>)
 8006564:	6013      	str	r3, [r2, #0]
				PreTemp = temperature;
 8006566:	4b1e      	ldr	r3, [pc, #120]	; (80065e0 <HAL_ADC_ConvCpltCallback+0x278>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a20      	ldr	r2, [pc, #128]	; (80065ec <HAL_ADC_ConvCpltCallback+0x284>)
 800656c:	6013      	str	r3, [r2, #0]
				printf("\r\n");
 800656e:	4822      	ldr	r0, [pc, #136]	; (80065f8 <HAL_ADC_ConvCpltCallback+0x290>)
 8006570:	f005 fce0 	bl	800bf34 <puts>
			}

			if (temperature <= pid_res->SetTemp - 15) {
 8006574:	4b21      	ldr	r3, [pc, #132]	; (80065fc <HAL_ADC_ConvCpltCallback+0x294>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4921      	ldr	r1, [pc, #132]	; (8006600 <HAL_ADC_ConvCpltCallback+0x298>)
 800657c:	4618      	mov	r0, r3
 800657e:	f7fa fb63 	bl	8000c48 <__aeabi_fsub>
 8006582:	4603      	mov	r3, r0
 8006584:	461a      	mov	r2, r3
 8006586:	4b16      	ldr	r3, [pc, #88]	; (80065e0 <HAL_ADC_ConvCpltCallback+0x278>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4619      	mov	r1, r3
 800658c:	4610      	mov	r0, r2
 800658e:	f7fa fe17 	bl	80011c0 <__aeabi_fcmpge>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d03b      	beq.n	8006610 <HAL_ADC_ConvCpltCallback+0x2a8>
				pwmVal_res = 700;
 8006598:	4b1a      	ldr	r3, [pc, #104]	; (8006604 <HAL_ADC_ConvCpltCallback+0x29c>)
 800659a:	4a1b      	ldr	r2, [pc, #108]	; (8006608 <HAL_ADC_ConvCpltCallback+0x2a0>)
 800659c:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_2, pwmVal_res);
 800659e:	4b19      	ldr	r3, [pc, #100]	; (8006604 <HAL_ADC_ConvCpltCallback+0x29c>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a1a      	ldr	r2, [pc, #104]	; (800660c <HAL_ADC_ConvCpltCallback+0x2a4>)
 80065a4:	6814      	ldr	r4, [r2, #0]
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fa fe1e 	bl	80011e8 <__aeabi_f2uiz>
 80065ac:	4603      	mov	r3, r0
 80065ae:	63a3      	str	r3, [r4, #56]	; 0x38
 80065b0:	e042      	b.n	8006638 <HAL_ADC_ConvCpltCallback+0x2d0>
 80065b2:	bf00      	nop
 80065b4:	f3af 8000 	nop.w
 80065b8:	66666666 	.word	0x66666666
 80065bc:	400a6666 	.word	0x400a6666
 80065c0:	200002a0 	.word	0x200002a0
 80065c4:	40012400 	.word	0x40012400
 80065c8:	2000027c 	.word	0x2000027c
 80065cc:	2000024c 	.word	0x2000024c
 80065d0:	20000274 	.word	0x20000274
 80065d4:	20000278 	.word	0x20000278
 80065d8:	40b00000 	.word	0x40b00000
 80065dc:	40c00000 	.word	0x40c00000
 80065e0:	20000378 	.word	0x20000378
 80065e4:	20000284 	.word	0x20000284
 80065e8:	20000288 	.word	0x20000288
 80065ec:	2000028c 	.word	0x2000028c
 80065f0:	20000290 	.word	0x20000290
 80065f4:	0800e350 	.word	0x0800e350
 80065f8:	0800e370 	.word	0x0800e370
 80065fc:	20000374 	.word	0x20000374
 8006600:	41700000 	.word	0x41700000
 8006604:	20000004 	.word	0x20000004
 8006608:	442f0000 	.word	0x442f0000
 800660c:	200004c0 	.word	0x200004c0
			} else {
				pwmVal_res = PID_Calc(pid_res, temperature);
 8006610:	4b77      	ldr	r3, [pc, #476]	; (80067f0 <HAL_ADC_ConvCpltCallback+0x488>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a77      	ldr	r2, [pc, #476]	; (80067f4 <HAL_ADC_ConvCpltCallback+0x48c>)
 8006616:	6812      	ldr	r2, [r2, #0]
 8006618:	4611      	mov	r1, r2
 800661a:	4618      	mov	r0, r3
 800661c:	f7fa feca 	bl	80013b4 <PID_Calc>
 8006620:	4603      	mov	r3, r0
 8006622:	4a75      	ldr	r2, [pc, #468]	; (80067f8 <HAL_ADC_ConvCpltCallback+0x490>)
 8006624:	6013      	str	r3, [r2, #0]
				__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_2, pwmVal_res);
 8006626:	4b74      	ldr	r3, [pc, #464]	; (80067f8 <HAL_ADC_ConvCpltCallback+0x490>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a74      	ldr	r2, [pc, #464]	; (80067fc <HAL_ADC_ConvCpltCallback+0x494>)
 800662c:	6814      	ldr	r4, [r2, #0]
 800662e:	4618      	mov	r0, r3
 8006630:	f7fa fdda 	bl	80011e8 <__aeabi_f2uiz>
 8006634:	4603      	mov	r3, r0
 8006636:	63a3      	str	r3, [r4, #56]	; 0x38
//				printf("\r\nPWM%.2f\r\n", pwmVal_res / 1000);
			}

			pwmVal_fan = voltage * 272.7 - 263.56; //1.7V0.20;2.8V0.50
 8006638:	4b71      	ldr	r3, [pc, #452]	; (8006800 <HAL_ADC_ConvCpltCallback+0x498>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4618      	mov	r0, r3
 800663e:	f7f9 ff5f 	bl	8000500 <__aeabi_f2d>
 8006642:	a367      	add	r3, pc, #412	; (adr r3, 80067e0 <HAL_ADC_ConvCpltCallback+0x478>)
 8006644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006648:	f7f9 ffb2 	bl	80005b0 <__aeabi_dmul>
 800664c:	4602      	mov	r2, r0
 800664e:	460b      	mov	r3, r1
 8006650:	4610      	mov	r0, r2
 8006652:	4619      	mov	r1, r3
 8006654:	a364      	add	r3, pc, #400	; (adr r3, 80067e8 <HAL_ADC_ConvCpltCallback+0x480>)
 8006656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665a:	f7f9 fdf1 	bl	8000240 <__aeabi_dsub>
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	4610      	mov	r0, r2
 8006664:	4619      	mov	r1, r3
 8006666:	f7fa fa9b 	bl	8000ba0 <__aeabi_d2f>
 800666a:	4603      	mov	r3, r0
 800666c:	4a65      	ldr	r2, [pc, #404]	; (8006804 <HAL_ADC_ConvCpltCallback+0x49c>)
 800666e:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_1, pwmVal_fan);
 8006670:	4b64      	ldr	r3, [pc, #400]	; (8006804 <HAL_ADC_ConvCpltCallback+0x49c>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a61      	ldr	r2, [pc, #388]	; (80067fc <HAL_ADC_ConvCpltCallback+0x494>)
 8006676:	6814      	ldr	r4, [r2, #0]
 8006678:	4618      	mov	r0, r3
 800667a:	f7fa fdb5 	bl	80011e8 <__aeabi_f2uiz>
 800667e:	4603      	mov	r3, r0
 8006680:	6363      	str	r3, [r4, #52]	; 0x34
 8006682:	e060      	b.n	8006746 <HAL_ADC_ConvCpltCallback+0x3de>
		} else if (mode == 2) {
 8006684:	4b60      	ldr	r3, [pc, #384]	; (8006808 <HAL_ADC_ConvCpltCallback+0x4a0>)
 8006686:	781b      	ldrb	r3, [r3, #0]
 8006688:	2b02      	cmp	r3, #2
 800668a:	d137      	bne.n	80066fc <HAL_ADC_ConvCpltCallback+0x394>
			temperature = conversion2(voltage);
 800668c:	4b5c      	ldr	r3, [pc, #368]	; (8006800 <HAL_ADC_ConvCpltCallback+0x498>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4618      	mov	r0, r3
 8006692:	f7fb f839 	bl	8001708 <conversion2>
 8006696:	4603      	mov	r3, r0
 8006698:	4a56      	ldr	r2, [pc, #344]	; (80067f4 <HAL_ADC_ConvCpltCallback+0x48c>)
 800669a:	6013      	str	r3, [r2, #0]
			if (temperature >= pid_res->SetTemp - 2) {
 800669c:	4b54      	ldr	r3, [pc, #336]	; (80067f0 <HAL_ADC_ConvCpltCallback+0x488>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80066a6:	4618      	mov	r0, r3
 80066a8:	f7fa face 	bl	8000c48 <__aeabi_fsub>
 80066ac:	4603      	mov	r3, r0
 80066ae:	461a      	mov	r2, r3
 80066b0:	4b50      	ldr	r3, [pc, #320]	; (80067f4 <HAL_ADC_ConvCpltCallback+0x48c>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4619      	mov	r1, r3
 80066b6:	4610      	mov	r0, r2
 80066b8:	f7fa fd78 	bl	80011ac <__aeabi_fcmple>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d018      	beq.n	80066f4 <HAL_ADC_ConvCpltCallback+0x38c>
				pwmVal_fan = 1000;
 80066c2:	4b50      	ldr	r3, [pc, #320]	; (8006804 <HAL_ADC_ConvCpltCallback+0x49c>)
 80066c4:	4a51      	ldr	r2, [pc, #324]	; (800680c <HAL_ADC_ConvCpltCallback+0x4a4>)
 80066c6:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_1, pwmVal_fan);
 80066c8:	4b4e      	ldr	r3, [pc, #312]	; (8006804 <HAL_ADC_ConvCpltCallback+0x49c>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a4b      	ldr	r2, [pc, #300]	; (80067fc <HAL_ADC_ConvCpltCallback+0x494>)
 80066ce:	6814      	ldr	r4, [r2, #0]
 80066d0:	4618      	mov	r0, r3
 80066d2:	f7fa fd89 	bl	80011e8 <__aeabi_f2uiz>
 80066d6:	4603      	mov	r3, r0
 80066d8:	6363      	str	r3, [r4, #52]	; 0x34
				pwmVal_res = 10;
 80066da:	4b47      	ldr	r3, [pc, #284]	; (80067f8 <HAL_ADC_ConvCpltCallback+0x490>)
 80066dc:	4a4c      	ldr	r2, [pc, #304]	; (8006810 <HAL_ADC_ConvCpltCallback+0x4a8>)
 80066de:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_2, pwmVal_res);
 80066e0:	4b45      	ldr	r3, [pc, #276]	; (80067f8 <HAL_ADC_ConvCpltCallback+0x490>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a45      	ldr	r2, [pc, #276]	; (80067fc <HAL_ADC_ConvCpltCallback+0x494>)
 80066e6:	6814      	ldr	r4, [r2, #0]
 80066e8:	4618      	mov	r0, r3
 80066ea:	f7fa fd7d 	bl	80011e8 <__aeabi_f2uiz>
 80066ee:	4603      	mov	r3, r0
 80066f0:	63a3      	str	r3, [r4, #56]	; 0x38
 80066f2:	e028      	b.n	8006746 <HAL_ADC_ConvCpltCallback+0x3de>
			} else {
				mode = 1;
 80066f4:	4b44      	ldr	r3, [pc, #272]	; (8006808 <HAL_ADC_ConvCpltCallback+0x4a0>)
 80066f6:	2201      	movs	r2, #1
 80066f8:	701a      	strb	r2, [r3, #0]
 80066fa:	e024      	b.n	8006746 <HAL_ADC_ConvCpltCallback+0x3de>
			}
		} else {
			pwmVal_fan = voltage * 272.7 - 263.56; //1.7V0.20;2.8V0.50
 80066fc:	4b40      	ldr	r3, [pc, #256]	; (8006800 <HAL_ADC_ConvCpltCallback+0x498>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4618      	mov	r0, r3
 8006702:	f7f9 fefd 	bl	8000500 <__aeabi_f2d>
 8006706:	a336      	add	r3, pc, #216	; (adr r3, 80067e0 <HAL_ADC_ConvCpltCallback+0x478>)
 8006708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670c:	f7f9 ff50 	bl	80005b0 <__aeabi_dmul>
 8006710:	4602      	mov	r2, r0
 8006712:	460b      	mov	r3, r1
 8006714:	4610      	mov	r0, r2
 8006716:	4619      	mov	r1, r3
 8006718:	a333      	add	r3, pc, #204	; (adr r3, 80067e8 <HAL_ADC_ConvCpltCallback+0x480>)
 800671a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671e:	f7f9 fd8f 	bl	8000240 <__aeabi_dsub>
 8006722:	4602      	mov	r2, r0
 8006724:	460b      	mov	r3, r1
 8006726:	4610      	mov	r0, r2
 8006728:	4619      	mov	r1, r3
 800672a:	f7fa fa39 	bl	8000ba0 <__aeabi_d2f>
 800672e:	4603      	mov	r3, r0
 8006730:	4a34      	ldr	r2, [pc, #208]	; (8006804 <HAL_ADC_ConvCpltCallback+0x49c>)
 8006732:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_1, pwmVal_fan);
 8006734:	4b33      	ldr	r3, [pc, #204]	; (8006804 <HAL_ADC_ConvCpltCallback+0x49c>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a30      	ldr	r2, [pc, #192]	; (80067fc <HAL_ADC_ConvCpltCallback+0x494>)
 800673a:	6814      	ldr	r4, [r2, #0]
 800673c:	4618      	mov	r0, r3
 800673e:	f7fa fd53 	bl	80011e8 <__aeabi_f2uiz>
 8006742:	4603      	mov	r3, r0
 8006744:	6363      	str	r3, [r4, #52]	; 0x34
		}

		//LCD
		show_Data(voltage, temperature, target_temp, pwmVal_fan, pwmVal_res);
 8006746:	4b2e      	ldr	r3, [pc, #184]	; (8006800 <HAL_ADC_ConvCpltCallback+0x498>)
 8006748:	6818      	ldr	r0, [r3, #0]
 800674a:	4b2a      	ldr	r3, [pc, #168]	; (80067f4 <HAL_ADC_ConvCpltCallback+0x48c>)
 800674c:	6819      	ldr	r1, [r3, #0]
 800674e:	4b31      	ldr	r3, [pc, #196]	; (8006814 <HAL_ADC_ConvCpltCallback+0x4ac>)
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	4b2c      	ldr	r3, [pc, #176]	; (8006804 <HAL_ADC_ConvCpltCallback+0x49c>)
 8006754:	681c      	ldr	r4, [r3, #0]
 8006756:	4b28      	ldr	r3, [pc, #160]	; (80067f8 <HAL_ADC_ConvCpltCallback+0x490>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	9300      	str	r3, [sp, #0]
 800675c:	4623      	mov	r3, r4
 800675e:	f7fa fd63 	bl	8001228 <show_Data>

		//601LED1401LED0
		if (temperature >= 59 && temperature <= 61) {
 8006762:	4b24      	ldr	r3, [pc, #144]	; (80067f4 <HAL_ADC_ConvCpltCallback+0x48c>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	492c      	ldr	r1, [pc, #176]	; (8006818 <HAL_ADC_ConvCpltCallback+0x4b0>)
 8006768:	4618      	mov	r0, r3
 800676a:	f7fa fd29 	bl	80011c0 <__aeabi_fcmpge>
 800676e:	4603      	mov	r3, r0
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00e      	beq.n	8006792 <HAL_ADC_ConvCpltCallback+0x42a>
 8006774:	4b1f      	ldr	r3, [pc, #124]	; (80067f4 <HAL_ADC_ConvCpltCallback+0x48c>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4928      	ldr	r1, [pc, #160]	; (800681c <HAL_ADC_ConvCpltCallback+0x4b4>)
 800677a:	4618      	mov	r0, r3
 800677c:	f7fa fd16 	bl	80011ac <__aeabi_fcmple>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d005      	beq.n	8006792 <HAL_ADC_ConvCpltCallback+0x42a>
			LED0_On();
 8006786:	2200      	movs	r2, #0
 8006788:	2120      	movs	r1, #32
 800678a:	4825      	ldr	r0, [pc, #148]	; (8006820 <HAL_ADC_ConvCpltCallback+0x4b8>)
 800678c:	f002 fa0e 	bl	8008bac <HAL_GPIO_WritePin>
 8006790:	e022      	b.n	80067d8 <HAL_ADC_ConvCpltCallback+0x470>
		} else if (temperature >= 39 && temperature <= 41) {
 8006792:	4b18      	ldr	r3, [pc, #96]	; (80067f4 <HAL_ADC_ConvCpltCallback+0x48c>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4923      	ldr	r1, [pc, #140]	; (8006824 <HAL_ADC_ConvCpltCallback+0x4bc>)
 8006798:	4618      	mov	r0, r3
 800679a:	f7fa fd11 	bl	80011c0 <__aeabi_fcmpge>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d00e      	beq.n	80067c2 <HAL_ADC_ConvCpltCallback+0x45a>
 80067a4:	4b13      	ldr	r3, [pc, #76]	; (80067f4 <HAL_ADC_ConvCpltCallback+0x48c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	491f      	ldr	r1, [pc, #124]	; (8006828 <HAL_ADC_ConvCpltCallback+0x4c0>)
 80067aa:	4618      	mov	r0, r3
 80067ac:	f7fa fcfe 	bl	80011ac <__aeabi_fcmple>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d005      	beq.n	80067c2 <HAL_ADC_ConvCpltCallback+0x45a>
			LED1_On();
 80067b6:	2200      	movs	r2, #0
 80067b8:	2120      	movs	r1, #32
 80067ba:	481c      	ldr	r0, [pc, #112]	; (800682c <HAL_ADC_ConvCpltCallback+0x4c4>)
 80067bc:	f002 f9f6 	bl	8008bac <HAL_GPIO_WritePin>
 80067c0:	e00a      	b.n	80067d8 <HAL_ADC_ConvCpltCallback+0x470>
		} else {
			LED0_Off();
 80067c2:	2201      	movs	r2, #1
 80067c4:	2120      	movs	r1, #32
 80067c6:	4816      	ldr	r0, [pc, #88]	; (8006820 <HAL_ADC_ConvCpltCallback+0x4b8>)
 80067c8:	f002 f9f0 	bl	8008bac <HAL_GPIO_WritePin>
			LED1_Off();
 80067cc:	2201      	movs	r2, #1
 80067ce:	2120      	movs	r1, #32
 80067d0:	4816      	ldr	r0, [pc, #88]	; (800682c <HAL_ADC_ConvCpltCallback+0x4c4>)
 80067d2:	f002 f9eb 	bl	8008bac <HAL_GPIO_WritePin>
		}
	}
}
 80067d6:	e7ff      	b.n	80067d8 <HAL_ADC_ConvCpltCallback+0x470>
 80067d8:	bf00      	nop
 80067da:	3708      	adds	r7, #8
 80067dc:	46bd      	mov	sp, r7
 80067de:	bdb0      	pop	{r4, r5, r7, pc}
 80067e0:	33333333 	.word	0x33333333
 80067e4:	40710b33 	.word	0x40710b33
 80067e8:	c28f5c29 	.word	0xc28f5c29
 80067ec:	407078f5 	.word	0x407078f5
 80067f0:	20000374 	.word	0x20000374
 80067f4:	20000378 	.word	0x20000378
 80067f8:	20000004 	.word	0x20000004
 80067fc:	200004c0 	.word	0x200004c0
 8006800:	20000278 	.word	0x20000278
 8006804:	20000280 	.word	0x20000280
 8006808:	20000284 	.word	0x20000284
 800680c:	447a0000 	.word	0x447a0000
 8006810:	41200000 	.word	0x41200000
 8006814:	20000008 	.word	0x20000008
 8006818:	426c0000 	.word	0x426c0000
 800681c:	42740000 	.word	0x42740000
 8006820:	40010c00 	.word	0x40010c00
 8006824:	421c0000 	.word	0x421c0000
 8006828:	42240000 	.word	0x42240000
 800682c:	40011800 	.word	0x40011800

08006830 <HAL_UART_RxCpltCallback>:
//USART
//
/*   0x**  (**)
 *     0xa1     0xa2      0xa3
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8006830:	b590      	push	{r4, r7, lr}
 8006832:	b085      	sub	sp, #20
 8006834:	af02      	add	r7, sp, #8
 8006836:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a3f      	ldr	r2, [pc, #252]	; (800693c <HAL_UART_RxCpltCallback+0x10c>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d178      	bne.n	8006934 <HAL_UART_RxCpltCallback+0x104>
		if (Rx_Date <= 0xa0) {
 8006842:	4b3f      	ldr	r3, [pc, #252]	; (8006940 <HAL_UART_RxCpltCallback+0x110>)
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	2ba0      	cmp	r3, #160	; 0xa0
 8006848:	d81f      	bhi.n	800688a <HAL_UART_RxCpltCallback+0x5a>
			target_temp = Rx_Date;
 800684a:	4b3d      	ldr	r3, [pc, #244]	; (8006940 <HAL_UART_RxCpltCallback+0x110>)
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	4618      	mov	r0, r3
 8006850:	f7fa faac 	bl	8000dac <__aeabi_ui2f>
 8006854:	4603      	mov	r3, r0
 8006856:	4a3b      	ldr	r2, [pc, #236]	; (8006944 <HAL_UART_RxCpltCallback+0x114>)
 8006858:	6013      	str	r3, [r2, #0]
			ChaSetTemp(pid_res, target_temp);
 800685a:	4b3b      	ldr	r3, [pc, #236]	; (8006948 <HAL_UART_RxCpltCallback+0x118>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a39      	ldr	r2, [pc, #228]	; (8006944 <HAL_UART_RxCpltCallback+0x114>)
 8006860:	6812      	ldr	r2, [r2, #0]
 8006862:	4611      	mov	r1, r2
 8006864:	4618      	mov	r0, r3
 8006866:	f7fa fe63 	bl	8001530 <ChaSetTemp>
			HAL_UART_Receive_IT(&huart1, &Rx_Date, 1);
 800686a:	2201      	movs	r2, #1
 800686c:	4934      	ldr	r1, [pc, #208]	; (8006940 <HAL_UART_RxCpltCallback+0x110>)
 800686e:	4837      	ldr	r0, [pc, #220]	; (800694c <HAL_UART_RxCpltCallback+0x11c>)
 8006870:	f004 f9a3 	bl	800abba <HAL_UART_Receive_IT>
			printf(" %.2f\r\n", target_temp);
 8006874:	4b33      	ldr	r3, [pc, #204]	; (8006944 <HAL_UART_RxCpltCallback+0x114>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4618      	mov	r0, r3
 800687a:	f7f9 fe41 	bl	8000500 <__aeabi_f2d>
 800687e:	4602      	mov	r2, r0
 8006880:	460b      	mov	r3, r1
 8006882:	4833      	ldr	r0, [pc, #204]	; (8006950 <HAL_UART_RxCpltCallback+0x120>)
 8006884:	f005 fad0 	bl	800be28 <iprintf>
 8006888:	e046      	b.n	8006918 <HAL_UART_RxCpltCallback+0xe8>
		} else {
			if (Rx_Date == 0xa1) {
 800688a:	4b2d      	ldr	r3, [pc, #180]	; (8006940 <HAL_UART_RxCpltCallback+0x110>)
 800688c:	781b      	ldrb	r3, [r3, #0]
 800688e:	2ba1      	cmp	r3, #161	; 0xa1
 8006890:	d117      	bne.n	80068c2 <HAL_UART_RxCpltCallback+0x92>
				mode = 1;
 8006892:	4b30      	ldr	r3, [pc, #192]	; (8006954 <HAL_UART_RxCpltCallback+0x124>)
 8006894:	2201      	movs	r2, #1
 8006896:	701a      	strb	r2, [r3, #0]
				PID_inte_Init(pid_res);
 8006898:	4b2b      	ldr	r3, [pc, #172]	; (8006948 <HAL_UART_RxCpltCallback+0x118>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4618      	mov	r0, r3
 800689e:	f7fa fe54 	bl	800154a <PID_inte_Init>
				printf("\r\n%.2f\r\n", target_temp);
 80068a2:	4b28      	ldr	r3, [pc, #160]	; (8006944 <HAL_UART_RxCpltCallback+0x114>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7f9 fe2a 	bl	8000500 <__aeabi_f2d>
 80068ac:	4602      	mov	r2, r0
 80068ae:	460b      	mov	r3, r1
 80068b0:	4829      	ldr	r0, [pc, #164]	; (8006958 <HAL_UART_RxCpltCallback+0x128>)
 80068b2:	f005 fab9 	bl	800be28 <iprintf>
				HAL_UART_Receive_IT(&huart1, &Rx_Date, 1);
 80068b6:	2201      	movs	r2, #1
 80068b8:	4921      	ldr	r1, [pc, #132]	; (8006940 <HAL_UART_RxCpltCallback+0x110>)
 80068ba:	4824      	ldr	r0, [pc, #144]	; (800694c <HAL_UART_RxCpltCallback+0x11c>)
 80068bc:	f004 f97d 	bl	800abba <HAL_UART_Receive_IT>
 80068c0:	e02a      	b.n	8006918 <HAL_UART_RxCpltCallback+0xe8>
			} else if (Rx_Date == 0xa2) {
 80068c2:	4b1f      	ldr	r3, [pc, #124]	; (8006940 <HAL_UART_RxCpltCallback+0x110>)
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	2ba2      	cmp	r3, #162	; 0xa2
 80068c8:	d117      	bne.n	80068fa <HAL_UART_RxCpltCallback+0xca>
				mode = 2;
 80068ca:	4b22      	ldr	r3, [pc, #136]	; (8006954 <HAL_UART_RxCpltCallback+0x124>)
 80068cc:	2202      	movs	r2, #2
 80068ce:	701a      	strb	r2, [r3, #0]
				PID_inte_Init(pid_res);
 80068d0:	4b1d      	ldr	r3, [pc, #116]	; (8006948 <HAL_UART_RxCpltCallback+0x118>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7fa fe38 	bl	800154a <PID_inte_Init>
				printf("\r\n%.2f\r\n", target_temp);
 80068da:	4b1a      	ldr	r3, [pc, #104]	; (8006944 <HAL_UART_RxCpltCallback+0x114>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4618      	mov	r0, r3
 80068e0:	f7f9 fe0e 	bl	8000500 <__aeabi_f2d>
 80068e4:	4602      	mov	r2, r0
 80068e6:	460b      	mov	r3, r1
 80068e8:	481c      	ldr	r0, [pc, #112]	; (800695c <HAL_UART_RxCpltCallback+0x12c>)
 80068ea:	f005 fa9d 	bl	800be28 <iprintf>
				HAL_UART_Receive_IT(&huart1, &Rx_Date, 1);
 80068ee:	2201      	movs	r2, #1
 80068f0:	4913      	ldr	r1, [pc, #76]	; (8006940 <HAL_UART_RxCpltCallback+0x110>)
 80068f2:	4816      	ldr	r0, [pc, #88]	; (800694c <HAL_UART_RxCpltCallback+0x11c>)
 80068f4:	f004 f961 	bl	800abba <HAL_UART_Receive_IT>
 80068f8:	e00e      	b.n	8006918 <HAL_UART_RxCpltCallback+0xe8>
			} else if (Rx_Date == 0xa3) {
 80068fa:	4b11      	ldr	r3, [pc, #68]	; (8006940 <HAL_UART_RxCpltCallback+0x110>)
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	2ba3      	cmp	r3, #163	; 0xa3
 8006900:	d10a      	bne.n	8006918 <HAL_UART_RxCpltCallback+0xe8>
				mode = 0;
 8006902:	4b14      	ldr	r3, [pc, #80]	; (8006954 <HAL_UART_RxCpltCallback+0x124>)
 8006904:	2200      	movs	r2, #0
 8006906:	701a      	strb	r2, [r3, #0]
				printf("");
 8006908:	4815      	ldr	r0, [pc, #84]	; (8006960 <HAL_UART_RxCpltCallback+0x130>)
 800690a:	f005 fa8d 	bl	800be28 <iprintf>
				HAL_UART_Receive_IT(&huart1, &Rx_Date, 1);
 800690e:	2201      	movs	r2, #1
 8006910:	490b      	ldr	r1, [pc, #44]	; (8006940 <HAL_UART_RxCpltCallback+0x110>)
 8006912:	480e      	ldr	r0, [pc, #56]	; (800694c <HAL_UART_RxCpltCallback+0x11c>)
 8006914:	f004 f951 	bl	800abba <HAL_UART_Receive_IT>
//				__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_2, pwmVal_res);
//				printf("0.01, %.2f", pwmVal_fan / 1000);
//				HAL_UART_Receive_IT(&huart1, &Rx_Date, 1);
//			}
		}
		show_Data(voltage, temperature, target_temp, pwmVal_fan, pwmVal_res);
 8006918:	4b12      	ldr	r3, [pc, #72]	; (8006964 <HAL_UART_RxCpltCallback+0x134>)
 800691a:	6818      	ldr	r0, [r3, #0]
 800691c:	4b12      	ldr	r3, [pc, #72]	; (8006968 <HAL_UART_RxCpltCallback+0x138>)
 800691e:	6819      	ldr	r1, [r3, #0]
 8006920:	4b08      	ldr	r3, [pc, #32]	; (8006944 <HAL_UART_RxCpltCallback+0x114>)
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	4b11      	ldr	r3, [pc, #68]	; (800696c <HAL_UART_RxCpltCallback+0x13c>)
 8006926:	681c      	ldr	r4, [r3, #0]
 8006928:	4b11      	ldr	r3, [pc, #68]	; (8006970 <HAL_UART_RxCpltCallback+0x140>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	9300      	str	r3, [sp, #0]
 800692e:	4623      	mov	r3, r4
 8006930:	f7fa fc7a 	bl	8001228 <show_Data>
	}
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	bd90      	pop	{r4, r7, pc}
 800693c:	40013800 	.word	0x40013800
 8006940:	20000384 	.word	0x20000384
 8006944:	20000008 	.word	0x20000008
 8006948:	20000374 	.word	0x20000374
 800694c:	20000508 	.word	0x20000508
 8006950:	0800e390 	.word	0x0800e390
 8006954:	20000284 	.word	0x20000284
 8006958:	0800e3b0 	.word	0x0800e3b0
 800695c:	0800e3dc 	.word	0x0800e3dc
 8006960:	0800e408 	.word	0x0800e408
 8006964:	20000278 	.word	0x20000278
 8006968:	20000378 	.word	0x20000378
 800696c:	20000280 	.word	0x20000280
 8006970:	20000004 	.word	0x20000004

08006974 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8006974:	b590      	push	{r4, r7, lr}
 8006976:	b083      	sub	sp, #12
 8006978:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800697a:	f000 fd0d 	bl	8007398 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800697e:	f000 f865 	bl	8006a4c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8006982:	f7fb f8d3 	bl	8001b2c <MX_GPIO_Init>
	MX_DMA_Init();
 8006986:	f7fa ffd7 	bl	8001938 <MX_DMA_Init>
	MX_ADC1_Init();
 800698a:	f7fa ff25 	bl	80017d8 <MX_ADC1_Init>
	MX_TIM3_Init();
 800698e:	f000 fa91 	bl	8006eb4 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8006992:	f000 fc5d 	bl	8007250 <MX_USART1_UART_Init>
	MX_TIM2_Init();
 8006996:	f000 fa27 	bl	8006de8 <MX_TIM2_Init>
	MX_FSMC_Init();
 800699a:	f7fa ffeb 	bl	8001974 <MX_FSMC_Init>
	MX_TIM4_Init();
 800699e:	f000 fafd 	bl	8006f9c <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2); // 
 80069a2:	481d      	ldr	r0, [pc, #116]	; (8006a18 <main+0xa4>)
 80069a4:	f002 fe86 	bl	80096b4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3); // 
 80069a8:	481c      	ldr	r0, [pc, #112]	; (8006a1c <main+0xa8>)
 80069aa:	f002 fe83 	bl	80096b4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); //PWM
 80069ae:	2100      	movs	r1, #0
 80069b0:	4819      	ldr	r0, [pc, #100]	; (8006a18 <main+0xa4>)
 80069b2:	f002 ff87 	bl	80098c4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); //PWM2
 80069b6:	2104      	movs	r1, #4
 80069b8:	4817      	ldr	r0, [pc, #92]	; (8006a18 <main+0xa4>)
 80069ba:	f002 ff83 	bl	80098c4 <HAL_TIM_PWM_Start>
	HAL_UART_Receive_IT(&huart1, &Rx_Date, 1); //
 80069be:	2201      	movs	r2, #1
 80069c0:	4917      	ldr	r1, [pc, #92]	; (8006a20 <main+0xac>)
 80069c2:	4818      	ldr	r0, [pc, #96]	; (8006a24 <main+0xb0>)
 80069c4:	f004 f8f9 	bl	800abba <HAL_UART_Receive_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &adc_buffer, 20); //DMAADC
 80069c8:	2214      	movs	r2, #20
 80069ca:	4917      	ldr	r1, [pc, #92]	; (8006a28 <main+0xb4>)
 80069cc:	4817      	ldr	r0, [pc, #92]	; (8006a2c <main+0xb8>)
 80069ce:	f000 fe53 	bl	8007678 <HAL_ADC_Start_DMA>

	//
	pid_res = (PID*) malloc(sizeof(PID));
 80069d2:	2024      	movs	r0, #36	; 0x24
 80069d4:	f004 fd04 	bl	800b3e0 <malloc>
 80069d8:	4603      	mov	r3, r0
 80069da:	461a      	mov	r2, r3
 80069dc:	4b14      	ldr	r3, [pc, #80]	; (8006a30 <main+0xbc>)
 80069de:	601a      	str	r2, [r3, #0]

	PID_Init(pid_res); //PID
 80069e0:	4b13      	ldr	r3, [pc, #76]	; (8006a30 <main+0xbc>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4618      	mov	r0, r3
 80069e6:	f7fa fcb1 	bl	800134c <PID_Init>
	LCD_Init(); //LCD
 80069ea:	f7fb ff41 	bl	8002870 <LCD_Init>
	irmp_init(); //
 80069ee:	f004 fcc7 	bl	800b380 <irmp_init>

	printf("\r\n");
 80069f2:	4810      	ldr	r0, [pc, #64]	; (8006a34 <main+0xc0>)
 80069f4:	f005 fa9e 	bl	800bf34 <puts>
	//LCD
	show_Data(voltage, temperature, target_temp, pwmVal_fan, pwmVal_res);
 80069f8:	4b0f      	ldr	r3, [pc, #60]	; (8006a38 <main+0xc4>)
 80069fa:	6818      	ldr	r0, [r3, #0]
 80069fc:	4b0f      	ldr	r3, [pc, #60]	; (8006a3c <main+0xc8>)
 80069fe:	6819      	ldr	r1, [r3, #0]
 8006a00:	4b0f      	ldr	r3, [pc, #60]	; (8006a40 <main+0xcc>)
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	4b0f      	ldr	r3, [pc, #60]	; (8006a44 <main+0xd0>)
 8006a06:	681c      	ldr	r4, [r3, #0]
 8006a08:	4b0f      	ldr	r3, [pc, #60]	; (8006a48 <main+0xd4>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	9300      	str	r3, [sp, #0]
 8006a0e:	4623      	mov	r3, r4
 8006a10:	f7fa fc0a 	bl	8001228 <show_Data>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8006a14:	e7fe      	b.n	8006a14 <main+0xa0>
 8006a16:	bf00      	nop
 8006a18:	200004c0 	.word	0x200004c0
 8006a1c:	20000478 	.word	0x20000478
 8006a20:	20000384 	.word	0x20000384
 8006a24:	20000508 	.word	0x20000508
 8006a28:	2000024c 	.word	0x2000024c
 8006a2c:	200002a0 	.word	0x200002a0
 8006a30:	20000374 	.word	0x20000374
 8006a34:	0800e420 	.word	0x0800e420
 8006a38:	20000278 	.word	0x20000278
 8006a3c:	20000378 	.word	0x20000378
 8006a40:	20000008 	.word	0x20000008
 8006a44:	20000280 	.word	0x20000280
 8006a48:	20000004 	.word	0x20000004

08006a4c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b096      	sub	sp, #88	; 0x58
 8006a50:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8006a52:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a56:	2228      	movs	r2, #40	; 0x28
 8006a58:	2100      	movs	r1, #0
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f004 fcd6 	bl	800b40c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8006a60:	f107 031c 	add.w	r3, r7, #28
 8006a64:	2200      	movs	r2, #0
 8006a66:	601a      	str	r2, [r3, #0]
 8006a68:	605a      	str	r2, [r3, #4]
 8006a6a:	609a      	str	r2, [r3, #8]
 8006a6c:	60da      	str	r2, [r3, #12]
 8006a6e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8006a70:	1d3b      	adds	r3, r7, #4
 8006a72:	2200      	movs	r2, #0
 8006a74:	601a      	str	r2, [r3, #0]
 8006a76:	605a      	str	r2, [r3, #4]
 8006a78:	609a      	str	r2, [r3, #8]
 8006a7a:	60da      	str	r2, [r3, #12]
 8006a7c:	611a      	str	r2, [r3, #16]
 8006a7e:	615a      	str	r2, [r3, #20]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006a80:	2301      	movs	r3, #1
 8006a82:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006a84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006a88:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006a92:	2302      	movs	r3, #2
 8006a94:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006a96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006a9a:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006a9c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8006aa0:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8006aa2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f002 f898 	bl	8008bdc <HAL_RCC_OscConfig>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d001      	beq.n	8006ab6 <SystemClock_Config+0x6a>
		Error_Handler();
 8006ab2:	f000 f841 	bl	8006b38 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8006ab6:	230f      	movs	r3, #15
 8006ab8:	61fb      	str	r3, [r7, #28]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006aba:	2302      	movs	r3, #2
 8006abc:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006ac2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ac6:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8006acc:	f107 031c 	add.w	r3, r7, #28
 8006ad0:	2102      	movs	r1, #2
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f002 fb02 	bl	80090dc <HAL_RCC_ClockConfig>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d001      	beq.n	8006ae2 <SystemClock_Config+0x96>
		Error_Handler();
 8006ade:	f000 f82b 	bl	8006b38 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8006ae2:	2302      	movs	r3, #2
 8006ae4:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8006ae6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006aea:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8006aec:	1d3b      	adds	r3, r7, #4
 8006aee:	4618      	mov	r0, r3
 8006af0:	f002 fc8e 	bl	8009410 <HAL_RCCEx_PeriphCLKConfig>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d001      	beq.n	8006afe <SystemClock_Config+0xb2>
		Error_Handler();
 8006afa:	f000 f81d 	bl	8006b38 <Error_Handler>
	}
}
 8006afe:	bf00      	nop
 8006b00:	3758      	adds	r7, #88	; 0x58
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
	...

08006b08 <__io_putchar>:
//_sys_exit()
void _sys_exit(int x) {
	x = x;
}
//fputc
PUTCHAR_PROTOTYPE {
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
// huart2
// HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1 , 0xffff);
	while ((USART1->SR & 0X40) == 0) {
 8006b10:	bf00      	nop
 8006b12:	4b08      	ldr	r3, [pc, #32]	; (8006b34 <__io_putchar+0x2c>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d0f9      	beq.n	8006b12 <__io_putchar+0xa>
	}; //,
	USART1->DR = (uint8_t) ch;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	b2da      	uxtb	r2, r3
 8006b22:	4b04      	ldr	r3, [pc, #16]	; (8006b34 <__io_putchar+0x2c>)
 8006b24:	605a      	str	r2, [r3, #4]

//  while ((USART2->SR & 0X40) == 0) {
//  }; //,
//  USART2->DR = (uint8_t) ch;

	return ch;
 8006b26:	687b      	ldr	r3, [r7, #4]
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bc80      	pop	{r7}
 8006b30:	4770      	bx	lr
 8006b32:	bf00      	nop
 8006b34:	40013800 	.word	0x40013800

08006b38 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8006b38:	b480      	push	{r7}
 8006b3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006b3c:	b672      	cpsid	i
}
 8006b3e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8006b40:	e7fe      	b.n	8006b40 <Error_Handler+0x8>
	...

08006b44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b085      	sub	sp, #20
 8006b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8006b4a:	4b15      	ldr	r3, [pc, #84]	; (8006ba0 <HAL_MspInit+0x5c>)
 8006b4c:	699b      	ldr	r3, [r3, #24]
 8006b4e:	4a14      	ldr	r2, [pc, #80]	; (8006ba0 <HAL_MspInit+0x5c>)
 8006b50:	f043 0301 	orr.w	r3, r3, #1
 8006b54:	6193      	str	r3, [r2, #24]
 8006b56:	4b12      	ldr	r3, [pc, #72]	; (8006ba0 <HAL_MspInit+0x5c>)
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	f003 0301 	and.w	r3, r3, #1
 8006b5e:	60bb      	str	r3, [r7, #8]
 8006b60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b62:	4b0f      	ldr	r3, [pc, #60]	; (8006ba0 <HAL_MspInit+0x5c>)
 8006b64:	69db      	ldr	r3, [r3, #28]
 8006b66:	4a0e      	ldr	r2, [pc, #56]	; (8006ba0 <HAL_MspInit+0x5c>)
 8006b68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b6c:	61d3      	str	r3, [r2, #28]
 8006b6e:	4b0c      	ldr	r3, [pc, #48]	; (8006ba0 <HAL_MspInit+0x5c>)
 8006b70:	69db      	ldr	r3, [r3, #28]
 8006b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b76:	607b      	str	r3, [r7, #4]
 8006b78:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8006b7a:	4b0a      	ldr	r3, [pc, #40]	; (8006ba4 <HAL_MspInit+0x60>)
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	60fb      	str	r3, [r7, #12]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8006b86:	60fb      	str	r3, [r7, #12]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006b8e:	60fb      	str	r3, [r7, #12]
 8006b90:	4a04      	ldr	r2, [pc, #16]	; (8006ba4 <HAL_MspInit+0x60>)
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006b96:	bf00      	nop
 8006b98:	3714      	adds	r7, #20
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bc80      	pop	{r7}
 8006b9e:	4770      	bx	lr
 8006ba0:	40021000 	.word	0x40021000
 8006ba4:	40010000 	.word	0x40010000

08006ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006bac:	e7fe      	b.n	8006bac <NMI_Handler+0x4>

08006bae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006bae:	b480      	push	{r7}
 8006bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006bb2:	e7fe      	b.n	8006bb2 <HardFault_Handler+0x4>

08006bb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006bb8:	e7fe      	b.n	8006bb8 <MemManage_Handler+0x4>

08006bba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006bba:	b480      	push	{r7}
 8006bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006bbe:	e7fe      	b.n	8006bbe <BusFault_Handler+0x4>

08006bc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006bc4:	e7fe      	b.n	8006bc4 <UsageFault_Handler+0x4>

08006bc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006bc6:	b480      	push	{r7}
 8006bc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006bca:	bf00      	nop
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bc80      	pop	{r7}
 8006bd0:	4770      	bx	lr

08006bd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006bd2:	b480      	push	{r7}
 8006bd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006bd6:	bf00      	nop
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bc80      	pop	{r7}
 8006bdc:	4770      	bx	lr

08006bde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006bde:	b480      	push	{r7}
 8006be0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006be2:	bf00      	nop
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bc80      	pop	{r7}
 8006be8:	4770      	bx	lr

08006bea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006bee:	f000 fc19 	bl	8007424 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006bf2:	bf00      	nop
 8006bf4:	bd80      	pop	{r7, pc}
	...

08006bf8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006bfc:	4802      	ldr	r0, [pc, #8]	; (8006c08 <DMA1_Channel1_IRQHandler+0x10>)
 8006bfe:	f001 fbd7 	bl	80083b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8006c02:	bf00      	nop
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	200002d0 	.word	0x200002d0

08006c0c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8006c10:	4802      	ldr	r0, [pc, #8]	; (8006c1c <ADC1_2_IRQHandler+0x10>)
 8006c12:	f000 fe0f 	bl	8007834 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8006c16:	bf00      	nop
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	200002a0 	.word	0x200002a0

08006c20 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006c24:	4802      	ldr	r0, [pc, #8]	; (8006c30 <TIM3_IRQHandler+0x10>)
 8006c26:	f002 ff5f 	bl	8009ae8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8006c2a:	bf00      	nop
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	20000478 	.word	0x20000478

08006c34 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006c38:	4802      	ldr	r0, [pc, #8]	; (8006c44 <TIM4_IRQHandler+0x10>)
 8006c3a:	f002 ff55 	bl	8009ae8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006c3e:	bf00      	nop
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	20000430 	.word	0x20000430

08006c48 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006c4c:	4802      	ldr	r0, [pc, #8]	; (8006c58 <USART1_IRQHandler+0x10>)
 8006c4e:	f004 f809 	bl	800ac64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006c52:	bf00      	nop
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	20000508 	.word	0x20000508

08006c5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	af00      	add	r7, sp, #0
	return 1;
 8006c60:	2301      	movs	r3, #1
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bc80      	pop	{r7}
 8006c68:	4770      	bx	lr

08006c6a <_kill>:

int _kill(int pid, int sig)
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b082      	sub	sp, #8
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
 8006c72:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006c74:	f004 fb8a 	bl	800b38c <__errno>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2216      	movs	r2, #22
 8006c7c:	601a      	str	r2, [r3, #0]
	return -1;
 8006c7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3708      	adds	r7, #8
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <_exit>:

void _exit (int status)
{
 8006c8a:	b580      	push	{r7, lr}
 8006c8c:	b082      	sub	sp, #8
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006c92:	f04f 31ff 	mov.w	r1, #4294967295
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f7ff ffe7 	bl	8006c6a <_kill>
	while (1) {}		/* Make sure we hang here */
 8006c9c:	e7fe      	b.n	8006c9c <_exit+0x12>

08006c9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006c9e:	b580      	push	{r7, lr}
 8006ca0:	b086      	sub	sp, #24
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	60f8      	str	r0, [r7, #12]
 8006ca6:	60b9      	str	r1, [r7, #8]
 8006ca8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006caa:	2300      	movs	r3, #0
 8006cac:	617b      	str	r3, [r7, #20]
 8006cae:	e00a      	b.n	8006cc6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006cb0:	f3af 8000 	nop.w
 8006cb4:	4601      	mov	r1, r0
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	1c5a      	adds	r2, r3, #1
 8006cba:	60ba      	str	r2, [r7, #8]
 8006cbc:	b2ca      	uxtb	r2, r1
 8006cbe:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	617b      	str	r3, [r7, #20]
 8006cc6:	697a      	ldr	r2, [r7, #20]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	dbf0      	blt.n	8006cb0 <_read+0x12>
	}

return len;
 8006cce:	687b      	ldr	r3, [r7, #4]
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3718      	adds	r7, #24
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}

08006cd8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b086      	sub	sp, #24
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	60f8      	str	r0, [r7, #12]
 8006ce0:	60b9      	str	r1, [r7, #8]
 8006ce2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	617b      	str	r3, [r7, #20]
 8006ce8:	e009      	b.n	8006cfe <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	1c5a      	adds	r2, r3, #1
 8006cee:	60ba      	str	r2, [r7, #8]
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f7ff ff08 	bl	8006b08 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	617b      	str	r3, [r7, #20]
 8006cfe:	697a      	ldr	r2, [r7, #20]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	dbf1      	blt.n	8006cea <_write+0x12>
	}
	return len;
 8006d06:	687b      	ldr	r3, [r7, #4]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3718      	adds	r7, #24
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}

08006d10 <_close>:

int _close(int file)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
	return -1;
 8006d18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bc80      	pop	{r7}
 8006d24:	4770      	bx	lr

08006d26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006d26:	b480      	push	{r7}
 8006d28:	b083      	sub	sp, #12
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
 8006d2e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006d36:	605a      	str	r2, [r3, #4]
	return 0;
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	370c      	adds	r7, #12
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bc80      	pop	{r7}
 8006d42:	4770      	bx	lr

08006d44 <_isatty>:

int _isatty(int file)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
	return 1;
 8006d4c:	2301      	movs	r3, #1
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	370c      	adds	r7, #12
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bc80      	pop	{r7}
 8006d56:	4770      	bx	lr

08006d58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	607a      	str	r2, [r7, #4]
	return 0;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3714      	adds	r7, #20
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bc80      	pop	{r7}
 8006d6e:	4770      	bx	lr

08006d70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b086      	sub	sp, #24
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006d78:	4a14      	ldr	r2, [pc, #80]	; (8006dcc <_sbrk+0x5c>)
 8006d7a:	4b15      	ldr	r3, [pc, #84]	; (8006dd0 <_sbrk+0x60>)
 8006d7c:	1ad3      	subs	r3, r2, r3
 8006d7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006d84:	4b13      	ldr	r3, [pc, #76]	; (8006dd4 <_sbrk+0x64>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d102      	bne.n	8006d92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006d8c:	4b11      	ldr	r3, [pc, #68]	; (8006dd4 <_sbrk+0x64>)
 8006d8e:	4a12      	ldr	r2, [pc, #72]	; (8006dd8 <_sbrk+0x68>)
 8006d90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006d92:	4b10      	ldr	r3, [pc, #64]	; (8006dd4 <_sbrk+0x64>)
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4413      	add	r3, r2
 8006d9a:	693a      	ldr	r2, [r7, #16]
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d207      	bcs.n	8006db0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006da0:	f004 faf4 	bl	800b38c <__errno>
 8006da4:	4603      	mov	r3, r0
 8006da6:	220c      	movs	r2, #12
 8006da8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006daa:	f04f 33ff 	mov.w	r3, #4294967295
 8006dae:	e009      	b.n	8006dc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006db0:	4b08      	ldr	r3, [pc, #32]	; (8006dd4 <_sbrk+0x64>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006db6:	4b07      	ldr	r3, [pc, #28]	; (8006dd4 <_sbrk+0x64>)
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4413      	add	r3, r2
 8006dbe:	4a05      	ldr	r2, [pc, #20]	; (8006dd4 <_sbrk+0x64>)
 8006dc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3718      	adds	r7, #24
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}
 8006dcc:	20010000 	.word	0x20010000
 8006dd0:	00000400 	.word	0x00000400
 8006dd4:	20000294 	.word	0x20000294
 8006dd8:	20000560 	.word	0x20000560

08006ddc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006de0:	bf00      	nop
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bc80      	pop	{r7}
 8006de6:	4770      	bx	lr

08006de8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b08a      	sub	sp, #40	; 0x28
 8006dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006dee:	f107 0320 	add.w	r3, r7, #32
 8006df2:	2200      	movs	r2, #0
 8006df4:	601a      	str	r2, [r3, #0]
 8006df6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006df8:	1d3b      	adds	r3, r7, #4
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	601a      	str	r2, [r3, #0]
 8006dfe:	605a      	str	r2, [r3, #4]
 8006e00:	609a      	str	r2, [r3, #8]
 8006e02:	60da      	str	r2, [r3, #12]
 8006e04:	611a      	str	r2, [r3, #16]
 8006e06:	615a      	str	r2, [r3, #20]
 8006e08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006e0a:	4b29      	ldr	r3, [pc, #164]	; (8006eb0 <MX_TIM2_Init+0xc8>)
 8006e0c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006e10:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8006e12:	4b27      	ldr	r3, [pc, #156]	; (8006eb0 <MX_TIM2_Init+0xc8>)
 8006e14:	2247      	movs	r2, #71	; 0x47
 8006e16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e18:	4b25      	ldr	r3, [pc, #148]	; (8006eb0 <MX_TIM2_Init+0xc8>)
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8006e1e:	4b24      	ldr	r3, [pc, #144]	; (8006eb0 <MX_TIM2_Init+0xc8>)
 8006e20:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006e24:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006e26:	4b22      	ldr	r3, [pc, #136]	; (8006eb0 <MX_TIM2_Init+0xc8>)
 8006e28:	2200      	movs	r2, #0
 8006e2a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006e2c:	4b20      	ldr	r3, [pc, #128]	; (8006eb0 <MX_TIM2_Init+0xc8>)
 8006e2e:	2280      	movs	r2, #128	; 0x80
 8006e30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006e32:	481f      	ldr	r0, [pc, #124]	; (8006eb0 <MX_TIM2_Init+0xc8>)
 8006e34:	f002 fcf6 	bl	8009824 <HAL_TIM_PWM_Init>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d001      	beq.n	8006e42 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8006e3e:	f7ff fe7b 	bl	8006b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e42:	2300      	movs	r3, #0
 8006e44:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006e46:	2300      	movs	r3, #0
 8006e48:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006e4a:	f107 0320 	add.w	r3, r7, #32
 8006e4e:	4619      	mov	r1, r3
 8006e50:	4817      	ldr	r0, [pc, #92]	; (8006eb0 <MX_TIM2_Init+0xc8>)
 8006e52:	f003 fde7 	bl	800aa24 <HAL_TIMEx_MasterConfigSynchronization>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d001      	beq.n	8006e60 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8006e5c:	f7ff fe6c 	bl	8006b38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006e60:	2360      	movs	r3, #96	; 0x60
 8006e62:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 200;
 8006e64:	23c8      	movs	r3, #200	; 0xc8
 8006e66:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006e70:	1d3b      	adds	r3, r7, #4
 8006e72:	2200      	movs	r2, #0
 8006e74:	4619      	mov	r1, r3
 8006e76:	480e      	ldr	r0, [pc, #56]	; (8006eb0 <MX_TIM2_Init+0xc8>)
 8006e78:	f003 f82a 	bl	8009ed0 <HAL_TIM_PWM_ConfigChannel>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d001      	beq.n	8006e86 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8006e82:	f7ff fe59 	bl	8006b38 <Error_Handler>
  }
  sConfigOC.Pulse = 500;
 8006e86:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8006e8a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006e8c:	1d3b      	adds	r3, r7, #4
 8006e8e:	2204      	movs	r2, #4
 8006e90:	4619      	mov	r1, r3
 8006e92:	4807      	ldr	r0, [pc, #28]	; (8006eb0 <MX_TIM2_Init+0xc8>)
 8006e94:	f003 f81c 	bl	8009ed0 <HAL_TIM_PWM_ConfigChannel>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d001      	beq.n	8006ea2 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8006e9e:	f7ff fe4b 	bl	8006b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8006ea2:	4803      	ldr	r0, [pc, #12]	; (8006eb0 <MX_TIM2_Init+0xc8>)
 8006ea4:	f000 f974 	bl	8007190 <HAL_TIM_MspPostInit>

}
 8006ea8:	bf00      	nop
 8006eaa:	3728      	adds	r7, #40	; 0x28
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}
 8006eb0:	200004c0 	.word	0x200004c0

08006eb4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b08e      	sub	sp, #56	; 0x38
 8006eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006eba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	601a      	str	r2, [r3, #0]
 8006ec2:	605a      	str	r2, [r3, #4]
 8006ec4:	609a      	str	r2, [r3, #8]
 8006ec6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006ec8:	f107 0320 	add.w	r3, r7, #32
 8006ecc:	2200      	movs	r2, #0
 8006ece:	601a      	str	r2, [r3, #0]
 8006ed0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006ed2:	1d3b      	adds	r3, r7, #4
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	601a      	str	r2, [r3, #0]
 8006ed8:	605a      	str	r2, [r3, #4]
 8006eda:	609a      	str	r2, [r3, #8]
 8006edc:	60da      	str	r2, [r3, #12]
 8006ede:	611a      	str	r2, [r3, #16]
 8006ee0:	615a      	str	r2, [r3, #20]
 8006ee2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006ee4:	4b2b      	ldr	r3, [pc, #172]	; (8006f94 <MX_TIM3_Init+0xe0>)
 8006ee6:	4a2c      	ldr	r2, [pc, #176]	; (8006f98 <MX_TIM3_Init+0xe4>)
 8006ee8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7200-1;
 8006eea:	4b2a      	ldr	r3, [pc, #168]	; (8006f94 <MX_TIM3_Init+0xe0>)
 8006eec:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8006ef0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006ef2:	4b28      	ldr	r3, [pc, #160]	; (8006f94 <MX_TIM3_Init+0xe0>)
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500-1;
 8006ef8:	4b26      	ldr	r3, [pc, #152]	; (8006f94 <MX_TIM3_Init+0xe0>)
 8006efa:	f240 12f3 	movw	r2, #499	; 0x1f3
 8006efe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006f00:	4b24      	ldr	r3, [pc, #144]	; (8006f94 <MX_TIM3_Init+0xe0>)
 8006f02:	2200      	movs	r2, #0
 8006f04:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006f06:	4b23      	ldr	r3, [pc, #140]	; (8006f94 <MX_TIM3_Init+0xe0>)
 8006f08:	2280      	movs	r2, #128	; 0x80
 8006f0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006f0c:	4821      	ldr	r0, [pc, #132]	; (8006f94 <MX_TIM3_Init+0xe0>)
 8006f0e:	f002 fb82 	bl	8009616 <HAL_TIM_Base_Init>
 8006f12:	4603      	mov	r3, r0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d001      	beq.n	8006f1c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8006f18:	f7ff fe0e 	bl	8006b38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006f1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f20:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006f22:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006f26:	4619      	mov	r1, r3
 8006f28:	481a      	ldr	r0, [pc, #104]	; (8006f94 <MX_TIM3_Init+0xe0>)
 8006f2a:	f003 f88f 	bl	800a04c <HAL_TIM_ConfigClockSource>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d001      	beq.n	8006f38 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8006f34:	f7ff fe00 	bl	8006b38 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8006f38:	4816      	ldr	r0, [pc, #88]	; (8006f94 <MX_TIM3_Init+0xe0>)
 8006f3a:	f002 fc1b 	bl	8009774 <HAL_TIM_OC_Init>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d001      	beq.n	8006f48 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8006f44:	f7ff fdf8 	bl	8006b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006f48:	2320      	movs	r3, #32
 8006f4a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006f50:	f107 0320 	add.w	r3, r7, #32
 8006f54:	4619      	mov	r1, r3
 8006f56:	480f      	ldr	r0, [pc, #60]	; (8006f94 <MX_TIM3_Init+0xe0>)
 8006f58:	f003 fd64 	bl	800aa24 <HAL_TIMEx_MasterConfigSynchronization>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d001      	beq.n	8006f66 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8006f62:	f7ff fde9 	bl	8006b38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8006f66:	2300      	movs	r3, #0
 8006f68:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006f72:	2300      	movs	r3, #0
 8006f74:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006f76:	1d3b      	adds	r3, r7, #4
 8006f78:	220c      	movs	r2, #12
 8006f7a:	4619      	mov	r1, r3
 8006f7c:	4805      	ldr	r0, [pc, #20]	; (8006f94 <MX_TIM3_Init+0xe0>)
 8006f7e:	f002 febb 	bl	8009cf8 <HAL_TIM_OC_ConfigChannel>
 8006f82:	4603      	mov	r3, r0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d001      	beq.n	8006f8c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8006f88:	f7ff fdd6 	bl	8006b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006f8c:	bf00      	nop
 8006f8e:	3738      	adds	r7, #56	; 0x38
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	20000478 	.word	0x20000478
 8006f98:	40000400 	.word	0x40000400

08006f9c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b08a      	sub	sp, #40	; 0x28
 8006fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006fa2:	f107 0318 	add.w	r3, r7, #24
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	601a      	str	r2, [r3, #0]
 8006faa:	605a      	str	r2, [r3, #4]
 8006fac:	609a      	str	r2, [r3, #8]
 8006fae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006fb0:	f107 0310 	add.w	r3, r7, #16
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	601a      	str	r2, [r3, #0]
 8006fb8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8006fba:	463b      	mov	r3, r7
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	601a      	str	r2, [r3, #0]
 8006fc0:	605a      	str	r2, [r3, #4]
 8006fc2:	609a      	str	r2, [r3, #8]
 8006fc4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006fc6:	4b2e      	ldr	r3, [pc, #184]	; (8007080 <MX_TIM4_Init+0xe4>)
 8006fc8:	4a2e      	ldr	r2, [pc, #184]	; (8007084 <MX_TIM4_Init+0xe8>)
 8006fca:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = ((F_CPU / F_INTERRUPTS)/8) - 1;
 8006fcc:	4b2e      	ldr	r3, [pc, #184]	; (8007088 <MX_TIM4_Init+0xec>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a2e      	ldr	r2, [pc, #184]	; (800708c <MX_TIM4_Init+0xf0>)
 8006fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd6:	0bdb      	lsrs	r3, r3, #15
 8006fd8:	3b01      	subs	r3, #1
 8006fda:	4a29      	ldr	r2, [pc, #164]	; (8007080 <MX_TIM4_Init+0xe4>)
 8006fdc:	6053      	str	r3, [r2, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006fde:	4b28      	ldr	r3, [pc, #160]	; (8007080 <MX_TIM4_Init+0xe4>)
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8-1;
 8006fe4:	4b26      	ldr	r3, [pc, #152]	; (8007080 <MX_TIM4_Init+0xe4>)
 8006fe6:	2207      	movs	r2, #7
 8006fe8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006fea:	4b25      	ldr	r3, [pc, #148]	; (8007080 <MX_TIM4_Init+0xe4>)
 8006fec:	2200      	movs	r2, #0
 8006fee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006ff0:	4b23      	ldr	r3, [pc, #140]	; (8007080 <MX_TIM4_Init+0xe4>)
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8006ff6:	4822      	ldr	r0, [pc, #136]	; (8007080 <MX_TIM4_Init+0xe4>)
 8006ff8:	f002 fb0d 	bl	8009616 <HAL_TIM_Base_Init>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d001      	beq.n	8007006 <MX_TIM4_Init+0x6a>
  {
    Error_Handler();
 8007002:	f7ff fd99 	bl	8006b38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007006:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800700a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800700c:	f107 0318 	add.w	r3, r7, #24
 8007010:	4619      	mov	r1, r3
 8007012:	481b      	ldr	r0, [pc, #108]	; (8007080 <MX_TIM4_Init+0xe4>)
 8007014:	f003 f81a 	bl	800a04c <HAL_TIM_ConfigClockSource>
 8007018:	4603      	mov	r3, r0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 800701e:	f7ff fd8b 	bl	8006b38 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8007022:	4817      	ldr	r0, [pc, #92]	; (8007080 <MX_TIM4_Init+0xe4>)
 8007024:	f002 fd08 	bl	8009a38 <HAL_TIM_IC_Init>
 8007028:	4603      	mov	r3, r0
 800702a:	2b00      	cmp	r3, #0
 800702c:	d001      	beq.n	8007032 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 800702e:	f7ff fd83 	bl	8006b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007032:	2300      	movs	r3, #0
 8007034:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007036:	2300      	movs	r3, #0
 8007038:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800703a:	f107 0310 	add.w	r3, r7, #16
 800703e:	4619      	mov	r1, r3
 8007040:	480f      	ldr	r0, [pc, #60]	; (8007080 <MX_TIM4_Init+0xe4>)
 8007042:	f003 fcef 	bl	800aa24 <HAL_TIMEx_MasterConfigSynchronization>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d001      	beq.n	8007050 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 800704c:	f7ff fd74 	bl	8006b38 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8007050:	2300      	movs	r3, #0
 8007052:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8007054:	2301      	movs	r3, #1
 8007056:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8007058:	2300      	movs	r3, #0
 800705a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800705c:	2300      	movs	r3, #0
 800705e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8007060:	463b      	mov	r3, r7
 8007062:	220c      	movs	r2, #12
 8007064:	4619      	mov	r1, r3
 8007066:	4806      	ldr	r0, [pc, #24]	; (8007080 <MX_TIM4_Init+0xe4>)
 8007068:	f002 fe9e 	bl	8009da8 <HAL_TIM_IC_ConfigChannel>
 800706c:	4603      	mov	r3, r0
 800706e:	2b00      	cmp	r3, #0
 8007070:	d001      	beq.n	8007076 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8007072:	f7ff fd61 	bl	8006b38 <Error_Handler>
  /* USER CODE BEGIN TIM4_Init 2 */
//	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_4);
//	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);   //
  /* USER CODE END TIM4_Init 2 */

}
 8007076:	bf00      	nop
 8007078:	3728      	adds	r7, #40	; 0x28
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
 800707e:	bf00      	nop
 8007080:	20000430 	.word	0x20000430
 8007084:	40000800 	.word	0x40000800
 8007088:	2000000c 	.word	0x2000000c
 800708c:	45e7b273 	.word	0x45e7b273

08007090 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8007090:	b480      	push	{r7}
 8007092:	b085      	sub	sp, #20
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070a0:	d10b      	bne.n	80070ba <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80070a2:	4b08      	ldr	r3, [pc, #32]	; (80070c4 <HAL_TIM_PWM_MspInit+0x34>)
 80070a4:	69db      	ldr	r3, [r3, #28]
 80070a6:	4a07      	ldr	r2, [pc, #28]	; (80070c4 <HAL_TIM_PWM_MspInit+0x34>)
 80070a8:	f043 0301 	orr.w	r3, r3, #1
 80070ac:	61d3      	str	r3, [r2, #28]
 80070ae:	4b05      	ldr	r3, [pc, #20]	; (80070c4 <HAL_TIM_PWM_MspInit+0x34>)
 80070b0:	69db      	ldr	r3, [r3, #28]
 80070b2:	f003 0301 	and.w	r3, r3, #1
 80070b6:	60fb      	str	r3, [r7, #12]
 80070b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80070ba:	bf00      	nop
 80070bc:	3714      	adds	r7, #20
 80070be:	46bd      	mov	sp, r7
 80070c0:	bc80      	pop	{r7}
 80070c2:	4770      	bx	lr
 80070c4:	40021000 	.word	0x40021000

080070c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b08a      	sub	sp, #40	; 0x28
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070d0:	f107 0318 	add.w	r3, r7, #24
 80070d4:	2200      	movs	r2, #0
 80070d6:	601a      	str	r2, [r3, #0]
 80070d8:	605a      	str	r2, [r3, #4]
 80070da:	609a      	str	r2, [r3, #8]
 80070dc:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM3)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a27      	ldr	r2, [pc, #156]	; (8007180 <HAL_TIM_Base_MspInit+0xb8>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d114      	bne.n	8007112 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80070e8:	4b26      	ldr	r3, [pc, #152]	; (8007184 <HAL_TIM_Base_MspInit+0xbc>)
 80070ea:	69db      	ldr	r3, [r3, #28]
 80070ec:	4a25      	ldr	r2, [pc, #148]	; (8007184 <HAL_TIM_Base_MspInit+0xbc>)
 80070ee:	f043 0302 	orr.w	r3, r3, #2
 80070f2:	61d3      	str	r3, [r2, #28]
 80070f4:	4b23      	ldr	r3, [pc, #140]	; (8007184 <HAL_TIM_Base_MspInit+0xbc>)
 80070f6:	69db      	ldr	r3, [r3, #28]
 80070f8:	f003 0302 	and.w	r3, r3, #2
 80070fc:	617b      	str	r3, [r7, #20]
 80070fe:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007100:	2200      	movs	r2, #0
 8007102:	2100      	movs	r1, #0
 8007104:	201d      	movs	r0, #29
 8007106:	f000 ff3e 	bl	8007f86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800710a:	201d      	movs	r0, #29
 800710c:	f000 ff57 	bl	8007fbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8007110:	e031      	b.n	8007176 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM4)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a1c      	ldr	r2, [pc, #112]	; (8007188 <HAL_TIM_Base_MspInit+0xc0>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d12c      	bne.n	8007176 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800711c:	4b19      	ldr	r3, [pc, #100]	; (8007184 <HAL_TIM_Base_MspInit+0xbc>)
 800711e:	69db      	ldr	r3, [r3, #28]
 8007120:	4a18      	ldr	r2, [pc, #96]	; (8007184 <HAL_TIM_Base_MspInit+0xbc>)
 8007122:	f043 0304 	orr.w	r3, r3, #4
 8007126:	61d3      	str	r3, [r2, #28]
 8007128:	4b16      	ldr	r3, [pc, #88]	; (8007184 <HAL_TIM_Base_MspInit+0xbc>)
 800712a:	69db      	ldr	r3, [r3, #28]
 800712c:	f003 0304 	and.w	r3, r3, #4
 8007130:	613b      	str	r3, [r7, #16]
 8007132:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007134:	4b13      	ldr	r3, [pc, #76]	; (8007184 <HAL_TIM_Base_MspInit+0xbc>)
 8007136:	699b      	ldr	r3, [r3, #24]
 8007138:	4a12      	ldr	r2, [pc, #72]	; (8007184 <HAL_TIM_Base_MspInit+0xbc>)
 800713a:	f043 0308 	orr.w	r3, r3, #8
 800713e:	6193      	str	r3, [r2, #24]
 8007140:	4b10      	ldr	r3, [pc, #64]	; (8007184 <HAL_TIM_Base_MspInit+0xbc>)
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	f003 0308 	and.w	r3, r3, #8
 8007148:	60fb      	str	r3, [r7, #12]
 800714a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IRMP_Receive_Pin;
 800714c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007150:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007152:	2300      	movs	r3, #0
 8007154:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007156:	2301      	movs	r3, #1
 8007158:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(IRMP_Receive_GPIO_Port, &GPIO_InitStruct);
 800715a:	f107 0318 	add.w	r3, r7, #24
 800715e:	4619      	mov	r1, r3
 8007160:	480a      	ldr	r0, [pc, #40]	; (800718c <HAL_TIM_Base_MspInit+0xc4>)
 8007162:	f001 fb8f 	bl	8008884 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8007166:	2200      	movs	r2, #0
 8007168:	2100      	movs	r1, #0
 800716a:	201e      	movs	r0, #30
 800716c:	f000 ff0b 	bl	8007f86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8007170:	201e      	movs	r0, #30
 8007172:	f000 ff24 	bl	8007fbe <HAL_NVIC_EnableIRQ>
}
 8007176:	bf00      	nop
 8007178:	3728      	adds	r7, #40	; 0x28
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
 800717e:	bf00      	nop
 8007180:	40000400 	.word	0x40000400
 8007184:	40021000 	.word	0x40021000
 8007188:	40000800 	.word	0x40000800
 800718c:	40010c00 	.word	0x40010c00

08007190 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b08a      	sub	sp, #40	; 0x28
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007198:	f107 0314 	add.w	r3, r7, #20
 800719c:	2200      	movs	r2, #0
 800719e:	601a      	str	r2, [r3, #0]
 80071a0:	605a      	str	r2, [r3, #4]
 80071a2:	609a      	str	r2, [r3, #8]
 80071a4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071ae:	d142      	bne.n	8007236 <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80071b0:	4b23      	ldr	r3, [pc, #140]	; (8007240 <HAL_TIM_MspPostInit+0xb0>)
 80071b2:	699b      	ldr	r3, [r3, #24]
 80071b4:	4a22      	ldr	r2, [pc, #136]	; (8007240 <HAL_TIM_MspPostInit+0xb0>)
 80071b6:	f043 0304 	orr.w	r3, r3, #4
 80071ba:	6193      	str	r3, [r2, #24]
 80071bc:	4b20      	ldr	r3, [pc, #128]	; (8007240 <HAL_TIM_MspPostInit+0xb0>)
 80071be:	699b      	ldr	r3, [r3, #24]
 80071c0:	f003 0304 	and.w	r3, r3, #4
 80071c4:	613b      	str	r3, [r7, #16]
 80071c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80071c8:	4b1d      	ldr	r3, [pc, #116]	; (8007240 <HAL_TIM_MspPostInit+0xb0>)
 80071ca:	699b      	ldr	r3, [r3, #24]
 80071cc:	4a1c      	ldr	r2, [pc, #112]	; (8007240 <HAL_TIM_MspPostInit+0xb0>)
 80071ce:	f043 0308 	orr.w	r3, r3, #8
 80071d2:	6193      	str	r3, [r2, #24]
 80071d4:	4b1a      	ldr	r3, [pc, #104]	; (8007240 <HAL_TIM_MspPostInit+0xb0>)
 80071d6:	699b      	ldr	r3, [r3, #24]
 80071d8:	f003 0308 	and.w	r3, r3, #8
 80071dc:	60fb      	str	r3, [r7, #12]
 80071de:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80071e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071e6:	2302      	movs	r3, #2
 80071e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071ea:	2302      	movs	r3, #2
 80071ec:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071ee:	f107 0314 	add.w	r3, r7, #20
 80071f2:	4619      	mov	r1, r3
 80071f4:	4813      	ldr	r0, [pc, #76]	; (8007244 <HAL_TIM_MspPostInit+0xb4>)
 80071f6:	f001 fb45 	bl	8008884 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80071fa:	2308      	movs	r3, #8
 80071fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071fe:	2302      	movs	r3, #2
 8007200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007202:	2302      	movs	r3, #2
 8007204:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007206:	f107 0314 	add.w	r3, r7, #20
 800720a:	4619      	mov	r1, r3
 800720c:	480e      	ldr	r0, [pc, #56]	; (8007248 <HAL_TIM_MspPostInit+0xb8>)
 800720e:	f001 fb39 	bl	8008884 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8007212:	4b0e      	ldr	r3, [pc, #56]	; (800724c <HAL_TIM_MspPostInit+0xbc>)
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	627b      	str	r3, [r7, #36]	; 0x24
 8007218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800721e:	627b      	str	r3, [r7, #36]	; 0x24
 8007220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007222:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8007226:	627b      	str	r3, [r7, #36]	; 0x24
 8007228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800722e:	627b      	str	r3, [r7, #36]	; 0x24
 8007230:	4a06      	ldr	r2, [pc, #24]	; (800724c <HAL_TIM_MspPostInit+0xbc>)
 8007232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007234:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8007236:	bf00      	nop
 8007238:	3728      	adds	r7, #40	; 0x28
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
 800723e:	bf00      	nop
 8007240:	40021000 	.word	0x40021000
 8007244:	40010800 	.word	0x40010800
 8007248:	40010c00 	.word	0x40010c00
 800724c:	40010000 	.word	0x40010000

08007250 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8007254:	4b11      	ldr	r3, [pc, #68]	; (800729c <MX_USART1_UART_Init+0x4c>)
 8007256:	4a12      	ldr	r2, [pc, #72]	; (80072a0 <MX_USART1_UART_Init+0x50>)
 8007258:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800725a:	4b10      	ldr	r3, [pc, #64]	; (800729c <MX_USART1_UART_Init+0x4c>)
 800725c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007260:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007262:	4b0e      	ldr	r3, [pc, #56]	; (800729c <MX_USART1_UART_Init+0x4c>)
 8007264:	2200      	movs	r2, #0
 8007266:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007268:	4b0c      	ldr	r3, [pc, #48]	; (800729c <MX_USART1_UART_Init+0x4c>)
 800726a:	2200      	movs	r2, #0
 800726c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800726e:	4b0b      	ldr	r3, [pc, #44]	; (800729c <MX_USART1_UART_Init+0x4c>)
 8007270:	2200      	movs	r2, #0
 8007272:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007274:	4b09      	ldr	r3, [pc, #36]	; (800729c <MX_USART1_UART_Init+0x4c>)
 8007276:	220c      	movs	r2, #12
 8007278:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800727a:	4b08      	ldr	r3, [pc, #32]	; (800729c <MX_USART1_UART_Init+0x4c>)
 800727c:	2200      	movs	r2, #0
 800727e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007280:	4b06      	ldr	r3, [pc, #24]	; (800729c <MX_USART1_UART_Init+0x4c>)
 8007282:	2200      	movs	r2, #0
 8007284:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007286:	4805      	ldr	r0, [pc, #20]	; (800729c <MX_USART1_UART_Init+0x4c>)
 8007288:	f003 fc4a 	bl	800ab20 <HAL_UART_Init>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d001      	beq.n	8007296 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8007292:	f7ff fc51 	bl	8006b38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8007296:	bf00      	nop
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	20000508 	.word	0x20000508
 80072a0:	40013800 	.word	0x40013800

080072a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b088      	sub	sp, #32
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072ac:	f107 0310 	add.w	r3, r7, #16
 80072b0:	2200      	movs	r2, #0
 80072b2:	601a      	str	r2, [r3, #0]
 80072b4:	605a      	str	r2, [r3, #4]
 80072b6:	609a      	str	r2, [r3, #8]
 80072b8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a20      	ldr	r2, [pc, #128]	; (8007340 <HAL_UART_MspInit+0x9c>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d139      	bne.n	8007338 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80072c4:	4b1f      	ldr	r3, [pc, #124]	; (8007344 <HAL_UART_MspInit+0xa0>)
 80072c6:	699b      	ldr	r3, [r3, #24]
 80072c8:	4a1e      	ldr	r2, [pc, #120]	; (8007344 <HAL_UART_MspInit+0xa0>)
 80072ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80072ce:	6193      	str	r3, [r2, #24]
 80072d0:	4b1c      	ldr	r3, [pc, #112]	; (8007344 <HAL_UART_MspInit+0xa0>)
 80072d2:	699b      	ldr	r3, [r3, #24]
 80072d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072d8:	60fb      	str	r3, [r7, #12]
 80072da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80072dc:	4b19      	ldr	r3, [pc, #100]	; (8007344 <HAL_UART_MspInit+0xa0>)
 80072de:	699b      	ldr	r3, [r3, #24]
 80072e0:	4a18      	ldr	r2, [pc, #96]	; (8007344 <HAL_UART_MspInit+0xa0>)
 80072e2:	f043 0304 	orr.w	r3, r3, #4
 80072e6:	6193      	str	r3, [r2, #24]
 80072e8:	4b16      	ldr	r3, [pc, #88]	; (8007344 <HAL_UART_MspInit+0xa0>)
 80072ea:	699b      	ldr	r3, [r3, #24]
 80072ec:	f003 0304 	and.w	r3, r3, #4
 80072f0:	60bb      	str	r3, [r7, #8]
 80072f2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80072f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80072f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072fa:	2302      	movs	r3, #2
 80072fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80072fe:	2303      	movs	r3, #3
 8007300:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007302:	f107 0310 	add.w	r3, r7, #16
 8007306:	4619      	mov	r1, r3
 8007308:	480f      	ldr	r0, [pc, #60]	; (8007348 <HAL_UART_MspInit+0xa4>)
 800730a:	f001 fabb 	bl	8008884 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800730e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007312:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007314:	2300      	movs	r3, #0
 8007316:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007318:	2300      	movs	r3, #0
 800731a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800731c:	f107 0310 	add.w	r3, r7, #16
 8007320:	4619      	mov	r1, r3
 8007322:	4809      	ldr	r0, [pc, #36]	; (8007348 <HAL_UART_MspInit+0xa4>)
 8007324:	f001 faae 	bl	8008884 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007328:	2200      	movs	r2, #0
 800732a:	2100      	movs	r1, #0
 800732c:	2025      	movs	r0, #37	; 0x25
 800732e:	f000 fe2a 	bl	8007f86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007332:	2025      	movs	r0, #37	; 0x25
 8007334:	f000 fe43 	bl	8007fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8007338:	bf00      	nop
 800733a:	3720      	adds	r7, #32
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}
 8007340:	40013800 	.word	0x40013800
 8007344:	40021000 	.word	0x40021000
 8007348:	40010800 	.word	0x40010800

0800734c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800734c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800734e:	e003      	b.n	8007358 <LoopCopyDataInit>

08007350 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8007350:	4b0b      	ldr	r3, [pc, #44]	; (8007380 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8007352:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8007354:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8007356:	3104      	adds	r1, #4

08007358 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8007358:	480a      	ldr	r0, [pc, #40]	; (8007384 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800735a:	4b0b      	ldr	r3, [pc, #44]	; (8007388 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800735c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800735e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8007360:	d3f6      	bcc.n	8007350 <CopyDataInit>
  ldr r2, =_sbss
 8007362:	4a0a      	ldr	r2, [pc, #40]	; (800738c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8007364:	e002      	b.n	800736c <LoopFillZerobss>

08007366 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8007366:	2300      	movs	r3, #0
  str r3, [r2], #4
 8007368:	f842 3b04 	str.w	r3, [r2], #4

0800736c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800736c:	4b08      	ldr	r3, [pc, #32]	; (8007390 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800736e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8007370:	d3f9      	bcc.n	8007366 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007372:	f7ff fd33 	bl	8006ddc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007376:	f004 f80f 	bl	800b398 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800737a:	f7ff fafb 	bl	8006974 <main>
  bx lr
 800737e:	4770      	bx	lr
  ldr r3, =_sidata
 8007380:	0801000c 	.word	0x0801000c
  ldr r0, =_sdata
 8007384:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8007388:	200001e8 	.word	0x200001e8
  ldr r2, =_sbss
 800738c:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 8007390:	2000055c 	.word	0x2000055c

08007394 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007394:	e7fe      	b.n	8007394 <ADC3_IRQHandler>
	...

08007398 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800739c:	4b08      	ldr	r3, [pc, #32]	; (80073c0 <HAL_Init+0x28>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a07      	ldr	r2, [pc, #28]	; (80073c0 <HAL_Init+0x28>)
 80073a2:	f043 0310 	orr.w	r3, r3, #16
 80073a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80073a8:	2003      	movs	r0, #3
 80073aa:	f000 fde1 	bl	8007f70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80073ae:	2000      	movs	r0, #0
 80073b0:	f000 f808 	bl	80073c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80073b4:	f7ff fbc6 	bl	8006b44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80073b8:	2300      	movs	r3, #0
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	40022000 	.word	0x40022000

080073c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b082      	sub	sp, #8
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80073cc:	4b12      	ldr	r3, [pc, #72]	; (8007418 <HAL_InitTick+0x54>)
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	4b12      	ldr	r3, [pc, #72]	; (800741c <HAL_InitTick+0x58>)
 80073d2:	781b      	ldrb	r3, [r3, #0]
 80073d4:	4619      	mov	r1, r3
 80073d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80073da:	fbb3 f3f1 	udiv	r3, r3, r1
 80073de:	fbb2 f3f3 	udiv	r3, r2, r3
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 fdf9 	bl	8007fda <HAL_SYSTICK_Config>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d001      	beq.n	80073f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	e00e      	b.n	8007410 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b0f      	cmp	r3, #15
 80073f6:	d80a      	bhi.n	800740e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80073f8:	2200      	movs	r2, #0
 80073fa:	6879      	ldr	r1, [r7, #4]
 80073fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007400:	f000 fdc1 	bl	8007f86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007404:	4a06      	ldr	r2, [pc, #24]	; (8007420 <HAL_InitTick+0x5c>)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800740a:	2300      	movs	r3, #0
 800740c:	e000      	b.n	8007410 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
}
 8007410:	4618      	mov	r0, r3
 8007412:	3708      	adds	r7, #8
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}
 8007418:	2000000c 	.word	0x2000000c
 800741c:	20000014 	.word	0x20000014
 8007420:	20000010 	.word	0x20000010

08007424 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007424:	b480      	push	{r7}
 8007426:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007428:	4b05      	ldr	r3, [pc, #20]	; (8007440 <HAL_IncTick+0x1c>)
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	461a      	mov	r2, r3
 800742e:	4b05      	ldr	r3, [pc, #20]	; (8007444 <HAL_IncTick+0x20>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4413      	add	r3, r2
 8007434:	4a03      	ldr	r2, [pc, #12]	; (8007444 <HAL_IncTick+0x20>)
 8007436:	6013      	str	r3, [r2, #0]
}
 8007438:	bf00      	nop
 800743a:	46bd      	mov	sp, r7
 800743c:	bc80      	pop	{r7}
 800743e:	4770      	bx	lr
 8007440:	20000014 	.word	0x20000014
 8007444:	20000548 	.word	0x20000548

08007448 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007448:	b480      	push	{r7}
 800744a:	af00      	add	r7, sp, #0
  return uwTick;
 800744c:	4b02      	ldr	r3, [pc, #8]	; (8007458 <HAL_GetTick+0x10>)
 800744e:	681b      	ldr	r3, [r3, #0]
}
 8007450:	4618      	mov	r0, r3
 8007452:	46bd      	mov	sp, r7
 8007454:	bc80      	pop	{r7}
 8007456:	4770      	bx	lr
 8007458:	20000548 	.word	0x20000548

0800745c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007464:	f7ff fff0 	bl	8007448 <HAL_GetTick>
 8007468:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007474:	d005      	beq.n	8007482 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007476:	4b0a      	ldr	r3, [pc, #40]	; (80074a0 <HAL_Delay+0x44>)
 8007478:	781b      	ldrb	r3, [r3, #0]
 800747a:	461a      	mov	r2, r3
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	4413      	add	r3, r2
 8007480:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007482:	bf00      	nop
 8007484:	f7ff ffe0 	bl	8007448 <HAL_GetTick>
 8007488:	4602      	mov	r2, r0
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	1ad3      	subs	r3, r2, r3
 800748e:	68fa      	ldr	r2, [r7, #12]
 8007490:	429a      	cmp	r2, r3
 8007492:	d8f7      	bhi.n	8007484 <HAL_Delay+0x28>
  {
  }
}
 8007494:	bf00      	nop
 8007496:	bf00      	nop
 8007498:	3710      	adds	r7, #16
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
 800749e:	bf00      	nop
 80074a0:	20000014 	.word	0x20000014

080074a4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b086      	sub	sp, #24
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80074ac:	2300      	movs	r3, #0
 80074ae:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80074b0:	2300      	movs	r3, #0
 80074b2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80074b4:	2300      	movs	r3, #0
 80074b6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80074b8:	2300      	movs	r3, #0
 80074ba:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e0ce      	b.n	8007664 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d109      	bne.n	80074e8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2200      	movs	r2, #0
 80074d8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f7fa f9b6 	bl	8001854 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 fbcb 	bl	8007c84 <ADC_ConversionStop_Disable>
 80074ee:	4603      	mov	r3, r0
 80074f0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f6:	f003 0310 	and.w	r3, r3, #16
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f040 80a9 	bne.w	8007652 <HAL_ADC_Init+0x1ae>
 8007500:	7dfb      	ldrb	r3, [r7, #23]
 8007502:	2b00      	cmp	r3, #0
 8007504:	f040 80a5 	bne.w	8007652 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800750c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007510:	f023 0302 	bic.w	r3, r3, #2
 8007514:	f043 0202 	orr.w	r2, r3, #2
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4951      	ldr	r1, [pc, #324]	; (800766c <HAL_ADC_Init+0x1c8>)
 8007526:	428b      	cmp	r3, r1
 8007528:	d10a      	bne.n	8007540 <HAL_ADC_Init+0x9c>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	69db      	ldr	r3, [r3, #28]
 800752e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007532:	d002      	beq.n	800753a <HAL_ADC_Init+0x96>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	69db      	ldr	r3, [r3, #28]
 8007538:	e004      	b.n	8007544 <HAL_ADC_Init+0xa0>
 800753a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800753e:	e001      	b.n	8007544 <HAL_ADC_Init+0xa0>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8007544:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	7b1b      	ldrb	r3, [r3, #12]
 800754a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800754c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800754e:	68ba      	ldr	r2, [r7, #8]
 8007550:	4313      	orrs	r3, r2
 8007552:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800755c:	d003      	beq.n	8007566 <HAL_ADC_Init+0xc2>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	2b01      	cmp	r3, #1
 8007564:	d102      	bne.n	800756c <HAL_ADC_Init+0xc8>
 8007566:	f44f 7380 	mov.w	r3, #256	; 0x100
 800756a:	e000      	b.n	800756e <HAL_ADC_Init+0xca>
 800756c:	2300      	movs	r3, #0
 800756e:	693a      	ldr	r2, [r7, #16]
 8007570:	4313      	orrs	r3, r2
 8007572:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	7d1b      	ldrb	r3, [r3, #20]
 8007578:	2b01      	cmp	r3, #1
 800757a:	d119      	bne.n	80075b0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	7b1b      	ldrb	r3, [r3, #12]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d109      	bne.n	8007598 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	699b      	ldr	r3, [r3, #24]
 8007588:	3b01      	subs	r3, #1
 800758a:	035a      	lsls	r2, r3, #13
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	4313      	orrs	r3, r2
 8007590:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007594:	613b      	str	r3, [r7, #16]
 8007596:	e00b      	b.n	80075b0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800759c:	f043 0220 	orr.w	r2, r3, #32
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075a8:	f043 0201 	orr.w	r2, r3, #1
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	693a      	ldr	r2, [r7, #16]
 80075c0:	430a      	orrs	r2, r1
 80075c2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	689a      	ldr	r2, [r3, #8]
 80075ca:	4b29      	ldr	r3, [pc, #164]	; (8007670 <HAL_ADC_Init+0x1cc>)
 80075cc:	4013      	ands	r3, r2
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	6812      	ldr	r2, [r2, #0]
 80075d2:	68b9      	ldr	r1, [r7, #8]
 80075d4:	430b      	orrs	r3, r1
 80075d6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075e0:	d003      	beq.n	80075ea <HAL_ADC_Init+0x146>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d104      	bne.n	80075f4 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	691b      	ldr	r3, [r3, #16]
 80075ee:	3b01      	subs	r3, #1
 80075f0:	051b      	lsls	r3, r3, #20
 80075f2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075fa:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	68fa      	ldr	r2, [r7, #12]
 8007604:	430a      	orrs	r2, r1
 8007606:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	689a      	ldr	r2, [r3, #8]
 800760e:	4b19      	ldr	r3, [pc, #100]	; (8007674 <HAL_ADC_Init+0x1d0>)
 8007610:	4013      	ands	r3, r2
 8007612:	68ba      	ldr	r2, [r7, #8]
 8007614:	429a      	cmp	r2, r3
 8007616:	d10b      	bne.n	8007630 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007622:	f023 0303 	bic.w	r3, r3, #3
 8007626:	f043 0201 	orr.w	r2, r3, #1
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800762e:	e018      	b.n	8007662 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007634:	f023 0312 	bic.w	r3, r3, #18
 8007638:	f043 0210 	orr.w	r2, r3, #16
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007644:	f043 0201 	orr.w	r2, r3, #1
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007650:	e007      	b.n	8007662 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007656:	f043 0210 	orr.w	r2, r3, #16
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800765e:	2301      	movs	r3, #1
 8007660:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8007662:	7dfb      	ldrb	r3, [r7, #23]
}
 8007664:	4618      	mov	r0, r3
 8007666:	3718      	adds	r7, #24
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}
 800766c:	40013c00 	.word	0x40013c00
 8007670:	ffe1f7fd 	.word	0xffe1f7fd
 8007674:	ff1f0efe 	.word	0xff1f0efe

08007678 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b086      	sub	sp, #24
 800767c:	af00      	add	r7, sp, #0
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	60b9      	str	r1, [r7, #8]
 8007682:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007684:	2300      	movs	r3, #0
 8007686:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4a64      	ldr	r2, [pc, #400]	; (8007820 <HAL_ADC_Start_DMA+0x1a8>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d004      	beq.n	800769c <HAL_ADC_Start_DMA+0x24>
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a63      	ldr	r2, [pc, #396]	; (8007824 <HAL_ADC_Start_DMA+0x1ac>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d106      	bne.n	80076aa <HAL_ADC_Start_DMA+0x32>
 800769c:	4b60      	ldr	r3, [pc, #384]	; (8007820 <HAL_ADC_Start_DMA+0x1a8>)
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	f040 80b3 	bne.w	8007810 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d101      	bne.n	80076b8 <HAL_ADC_Start_DMA+0x40>
 80076b4:	2302      	movs	r3, #2
 80076b6:	e0ae      	b.n	8007816 <HAL_ADC_Start_DMA+0x19e>
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80076c0:	68f8      	ldr	r0, [r7, #12]
 80076c2:	f000 fa8d 	bl	8007be0 <ADC_Enable>
 80076c6:	4603      	mov	r3, r0
 80076c8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80076ca:	7dfb      	ldrb	r3, [r7, #23]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	f040 809a 	bne.w	8007806 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076d6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80076da:	f023 0301 	bic.w	r3, r3, #1
 80076de:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a4e      	ldr	r2, [pc, #312]	; (8007824 <HAL_ADC_Start_DMA+0x1ac>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d105      	bne.n	80076fc <HAL_ADC_Start_DMA+0x84>
 80076f0:	4b4b      	ldr	r3, [pc, #300]	; (8007820 <HAL_ADC_Start_DMA+0x1a8>)
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d115      	bne.n	8007728 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007700:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007712:	2b00      	cmp	r3, #0
 8007714:	d026      	beq.n	8007764 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800771e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007726:	e01d      	b.n	8007764 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800772c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a39      	ldr	r2, [pc, #228]	; (8007820 <HAL_ADC_Start_DMA+0x1a8>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d004      	beq.n	8007748 <HAL_ADC_Start_DMA+0xd0>
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a38      	ldr	r2, [pc, #224]	; (8007824 <HAL_ADC_Start_DMA+0x1ac>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d10d      	bne.n	8007764 <HAL_ADC_Start_DMA+0xec>
 8007748:	4b35      	ldr	r3, [pc, #212]	; (8007820 <HAL_ADC_Start_DMA+0x1a8>)
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007750:	2b00      	cmp	r3, #0
 8007752:	d007      	beq.n	8007764 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007758:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800775c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007768:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800776c:	2b00      	cmp	r3, #0
 800776e:	d006      	beq.n	800777e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007774:	f023 0206 	bic.w	r2, r3, #6
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	62da      	str	r2, [r3, #44]	; 0x2c
 800777c:	e002      	b.n	8007784 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2200      	movs	r2, #0
 8007782:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6a1b      	ldr	r3, [r3, #32]
 8007790:	4a25      	ldr	r2, [pc, #148]	; (8007828 <HAL_ADC_Start_DMA+0x1b0>)
 8007792:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6a1b      	ldr	r3, [r3, #32]
 8007798:	4a24      	ldr	r2, [pc, #144]	; (800782c <HAL_ADC_Start_DMA+0x1b4>)
 800779a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6a1b      	ldr	r3, [r3, #32]
 80077a0:	4a23      	ldr	r2, [pc, #140]	; (8007830 <HAL_ADC_Start_DMA+0x1b8>)
 80077a2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f06f 0202 	mvn.w	r2, #2
 80077ac:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	689a      	ldr	r2, [r3, #8]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80077bc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6a18      	ldr	r0, [r3, #32]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	334c      	adds	r3, #76	; 0x4c
 80077c8:	4619      	mov	r1, r3
 80077ca:	68ba      	ldr	r2, [r7, #8]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f000 fc87 	bl	80080e0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80077dc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80077e0:	d108      	bne.n	80077f4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	689a      	ldr	r2, [r3, #8]
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80077f0:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80077f2:	e00f      	b.n	8007814 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	689a      	ldr	r2, [r3, #8]
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007802:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8007804:	e006      	b.n	8007814 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2200      	movs	r2, #0
 800780a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800780e:	e001      	b.n	8007814 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8007814:	7dfb      	ldrb	r3, [r7, #23]
}
 8007816:	4618      	mov	r0, r3
 8007818:	3718      	adds	r7, #24
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}
 800781e:	bf00      	nop
 8007820:	40012400 	.word	0x40012400
 8007824:	40012800 	.word	0x40012800
 8007828:	08007cf9 	.word	0x08007cf9
 800782c:	08007d75 	.word	0x08007d75
 8007830:	08007d91 	.word	0x08007d91

08007834 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b082      	sub	sp, #8
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	f003 0320 	and.w	r3, r3, #32
 8007846:	2b20      	cmp	r3, #32
 8007848:	d140      	bne.n	80078cc <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f003 0302 	and.w	r3, r3, #2
 8007854:	2b02      	cmp	r3, #2
 8007856:	d139      	bne.n	80078cc <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800785c:	f003 0310 	and.w	r3, r3, #16
 8007860:	2b00      	cmp	r3, #0
 8007862:	d105      	bne.n	8007870 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007868:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800787a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800787e:	d11d      	bne.n	80078bc <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8007884:	2b00      	cmp	r3, #0
 8007886:	d119      	bne.n	80078bc <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	685a      	ldr	r2, [r3, #4]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f022 0220 	bic.w	r2, r2, #32
 8007896:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800789c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d105      	bne.n	80078bc <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078b4:	f043 0201 	orr.w	r2, r3, #1
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f7fe fd53 	bl	8006368 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f06f 0212 	mvn.w	r2, #18
 80078ca:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078d6:	2b80      	cmp	r3, #128	; 0x80
 80078d8:	d14f      	bne.n	800797a <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 0304 	and.w	r3, r3, #4
 80078e4:	2b04      	cmp	r3, #4
 80078e6:	d148      	bne.n	800797a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ec:	f003 0310 	and.w	r3, r3, #16
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d105      	bne.n	8007900 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078f8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800790a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800790e:	d012      	beq.n	8007936 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800791a:	2b00      	cmp	r3, #0
 800791c:	d125      	bne.n	800796a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8007928:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800792c:	d11d      	bne.n	800796a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8007932:	2b00      	cmp	r3, #0
 8007934:	d119      	bne.n	800796a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	685a      	ldr	r2, [r3, #4]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007944:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800794a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800795a:	2b00      	cmp	r3, #0
 800795c:	d105      	bne.n	800796a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007962:	f043 0201 	orr.w	r2, r3, #1
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 fa2a 	bl	8007dc4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f06f 020c 	mvn.w	r2, #12
 8007978:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007984:	2b40      	cmp	r3, #64	; 0x40
 8007986:	d114      	bne.n	80079b2 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 0301 	and.w	r3, r3, #1
 8007992:	2b01      	cmp	r3, #1
 8007994:	d10d      	bne.n	80079b2 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800799a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f000 f812 	bl	80079cc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f06f 0201 	mvn.w	r2, #1
 80079b0:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80079b2:	bf00      	nop
 80079b4:	3708      	adds	r7, #8
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}

080079ba <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80079ba:	b480      	push	{r7}
 80079bc:	b083      	sub	sp, #12
 80079be:	af00      	add	r7, sp, #0
 80079c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80079c2:	bf00      	nop
 80079c4:	370c      	adds	r7, #12
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bc80      	pop	{r7}
 80079ca:	4770      	bx	lr

080079cc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b083      	sub	sp, #12
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80079d4:	bf00      	nop
 80079d6:	370c      	adds	r7, #12
 80079d8:	46bd      	mov	sp, r7
 80079da:	bc80      	pop	{r7}
 80079dc:	4770      	bx	lr

080079de <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80079de:	b480      	push	{r7}
 80079e0:	b083      	sub	sp, #12
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80079e6:	bf00      	nop
 80079e8:	370c      	adds	r7, #12
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bc80      	pop	{r7}
 80079ee:	4770      	bx	lr

080079f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80079f0:	b480      	push	{r7}
 80079f2:	b085      	sub	sp, #20
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80079fa:	2300      	movs	r3, #0
 80079fc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80079fe:	2300      	movs	r3, #0
 8007a00:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d101      	bne.n	8007a10 <HAL_ADC_ConfigChannel+0x20>
 8007a0c:	2302      	movs	r3, #2
 8007a0e:	e0dc      	b.n	8007bca <HAL_ADC_ConfigChannel+0x1da>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2201      	movs	r2, #1
 8007a14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	2b06      	cmp	r3, #6
 8007a1e:	d81c      	bhi.n	8007a5a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	685a      	ldr	r2, [r3, #4]
 8007a2a:	4613      	mov	r3, r2
 8007a2c:	009b      	lsls	r3, r3, #2
 8007a2e:	4413      	add	r3, r2
 8007a30:	3b05      	subs	r3, #5
 8007a32:	221f      	movs	r2, #31
 8007a34:	fa02 f303 	lsl.w	r3, r2, r3
 8007a38:	43db      	mvns	r3, r3
 8007a3a:	4019      	ands	r1, r3
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	6818      	ldr	r0, [r3, #0]
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	685a      	ldr	r2, [r3, #4]
 8007a44:	4613      	mov	r3, r2
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	4413      	add	r3, r2
 8007a4a:	3b05      	subs	r3, #5
 8007a4c:	fa00 f203 	lsl.w	r2, r0, r3
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	430a      	orrs	r2, r1
 8007a56:	635a      	str	r2, [r3, #52]	; 0x34
 8007a58:	e03c      	b.n	8007ad4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	2b0c      	cmp	r3, #12
 8007a60:	d81c      	bhi.n	8007a9c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	685a      	ldr	r2, [r3, #4]
 8007a6c:	4613      	mov	r3, r2
 8007a6e:	009b      	lsls	r3, r3, #2
 8007a70:	4413      	add	r3, r2
 8007a72:	3b23      	subs	r3, #35	; 0x23
 8007a74:	221f      	movs	r2, #31
 8007a76:	fa02 f303 	lsl.w	r3, r2, r3
 8007a7a:	43db      	mvns	r3, r3
 8007a7c:	4019      	ands	r1, r3
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	6818      	ldr	r0, [r3, #0]
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	685a      	ldr	r2, [r3, #4]
 8007a86:	4613      	mov	r3, r2
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	4413      	add	r3, r2
 8007a8c:	3b23      	subs	r3, #35	; 0x23
 8007a8e:	fa00 f203 	lsl.w	r2, r0, r3
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	430a      	orrs	r2, r1
 8007a98:	631a      	str	r2, [r3, #48]	; 0x30
 8007a9a:	e01b      	b.n	8007ad4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	685a      	ldr	r2, [r3, #4]
 8007aa6:	4613      	mov	r3, r2
 8007aa8:	009b      	lsls	r3, r3, #2
 8007aaa:	4413      	add	r3, r2
 8007aac:	3b41      	subs	r3, #65	; 0x41
 8007aae:	221f      	movs	r2, #31
 8007ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ab4:	43db      	mvns	r3, r3
 8007ab6:	4019      	ands	r1, r3
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	6818      	ldr	r0, [r3, #0]
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	685a      	ldr	r2, [r3, #4]
 8007ac0:	4613      	mov	r3, r2
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	4413      	add	r3, r2
 8007ac6:	3b41      	subs	r3, #65	; 0x41
 8007ac8:	fa00 f203 	lsl.w	r2, r0, r3
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	430a      	orrs	r2, r1
 8007ad2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2b09      	cmp	r3, #9
 8007ada:	d91c      	bls.n	8007b16 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	68d9      	ldr	r1, [r3, #12]
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	4613      	mov	r3, r2
 8007ae8:	005b      	lsls	r3, r3, #1
 8007aea:	4413      	add	r3, r2
 8007aec:	3b1e      	subs	r3, #30
 8007aee:	2207      	movs	r2, #7
 8007af0:	fa02 f303 	lsl.w	r3, r2, r3
 8007af4:	43db      	mvns	r3, r3
 8007af6:	4019      	ands	r1, r3
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	6898      	ldr	r0, [r3, #8]
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	681a      	ldr	r2, [r3, #0]
 8007b00:	4613      	mov	r3, r2
 8007b02:	005b      	lsls	r3, r3, #1
 8007b04:	4413      	add	r3, r2
 8007b06:	3b1e      	subs	r3, #30
 8007b08:	fa00 f203 	lsl.w	r2, r0, r3
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	430a      	orrs	r2, r1
 8007b12:	60da      	str	r2, [r3, #12]
 8007b14:	e019      	b.n	8007b4a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	6919      	ldr	r1, [r3, #16]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	4613      	mov	r3, r2
 8007b22:	005b      	lsls	r3, r3, #1
 8007b24:	4413      	add	r3, r2
 8007b26:	2207      	movs	r2, #7
 8007b28:	fa02 f303 	lsl.w	r3, r2, r3
 8007b2c:	43db      	mvns	r3, r3
 8007b2e:	4019      	ands	r1, r3
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	6898      	ldr	r0, [r3, #8]
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	4613      	mov	r3, r2
 8007b3a:	005b      	lsls	r3, r3, #1
 8007b3c:	4413      	add	r3, r2
 8007b3e:	fa00 f203 	lsl.w	r2, r0, r3
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	430a      	orrs	r2, r1
 8007b48:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	2b10      	cmp	r3, #16
 8007b50:	d003      	beq.n	8007b5a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8007b56:	2b11      	cmp	r3, #17
 8007b58:	d132      	bne.n	8007bc0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a1d      	ldr	r2, [pc, #116]	; (8007bd4 <HAL_ADC_ConfigChannel+0x1e4>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d125      	bne.n	8007bb0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d126      	bne.n	8007bc0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	689a      	ldr	r2, [r3, #8]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8007b80:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	2b10      	cmp	r3, #16
 8007b88:	d11a      	bne.n	8007bc0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007b8a:	4b13      	ldr	r3, [pc, #76]	; (8007bd8 <HAL_ADC_ConfigChannel+0x1e8>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a13      	ldr	r2, [pc, #76]	; (8007bdc <HAL_ADC_ConfigChannel+0x1ec>)
 8007b90:	fba2 2303 	umull	r2, r3, r2, r3
 8007b94:	0c9a      	lsrs	r2, r3, #18
 8007b96:	4613      	mov	r3, r2
 8007b98:	009b      	lsls	r3, r3, #2
 8007b9a:	4413      	add	r3, r2
 8007b9c:	005b      	lsls	r3, r3, #1
 8007b9e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8007ba0:	e002      	b.n	8007ba8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	3b01      	subs	r3, #1
 8007ba6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d1f9      	bne.n	8007ba2 <HAL_ADC_ConfigChannel+0x1b2>
 8007bae:	e007      	b.n	8007bc0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bb4:	f043 0220 	orr.w	r2, r3, #32
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8007bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3714      	adds	r7, #20
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bc80      	pop	{r7}
 8007bd2:	4770      	bx	lr
 8007bd4:	40012400 	.word	0x40012400
 8007bd8:	2000000c 	.word	0x2000000c
 8007bdc:	431bde83 	.word	0x431bde83

08007be0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007be8:	2300      	movs	r3, #0
 8007bea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8007bec:	2300      	movs	r3, #0
 8007bee:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	f003 0301 	and.w	r3, r3, #1
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d039      	beq.n	8007c72 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	689a      	ldr	r2, [r3, #8]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f042 0201 	orr.w	r2, r2, #1
 8007c0c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007c0e:	4b1b      	ldr	r3, [pc, #108]	; (8007c7c <ADC_Enable+0x9c>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a1b      	ldr	r2, [pc, #108]	; (8007c80 <ADC_Enable+0xa0>)
 8007c14:	fba2 2303 	umull	r2, r3, r2, r3
 8007c18:	0c9b      	lsrs	r3, r3, #18
 8007c1a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8007c1c:	e002      	b.n	8007c24 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	3b01      	subs	r3, #1
 8007c22:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d1f9      	bne.n	8007c1e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007c2a:	f7ff fc0d 	bl	8007448 <HAL_GetTick>
 8007c2e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8007c30:	e018      	b.n	8007c64 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007c32:	f7ff fc09 	bl	8007448 <HAL_GetTick>
 8007c36:	4602      	mov	r2, r0
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	1ad3      	subs	r3, r2, r3
 8007c3c:	2b02      	cmp	r3, #2
 8007c3e:	d911      	bls.n	8007c64 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c44:	f043 0210 	orr.w	r2, r3, #16
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c50:	f043 0201 	orr.w	r2, r3, #1
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	e007      	b.n	8007c74 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	f003 0301 	and.w	r3, r3, #1
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d1df      	bne.n	8007c32 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8007c72:	2300      	movs	r3, #0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3710      	adds	r7, #16
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}
 8007c7c:	2000000c 	.word	0x2000000c
 8007c80:	431bde83 	.word	0x431bde83

08007c84 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b084      	sub	sp, #16
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	689b      	ldr	r3, [r3, #8]
 8007c96:	f003 0301 	and.w	r3, r3, #1
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d127      	bne.n	8007cee <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	689a      	ldr	r2, [r3, #8]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f022 0201 	bic.w	r2, r2, #1
 8007cac:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007cae:	f7ff fbcb 	bl	8007448 <HAL_GetTick>
 8007cb2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8007cb4:	e014      	b.n	8007ce0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007cb6:	f7ff fbc7 	bl	8007448 <HAL_GetTick>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	1ad3      	subs	r3, r2, r3
 8007cc0:	2b02      	cmp	r3, #2
 8007cc2:	d90d      	bls.n	8007ce0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cc8:	f043 0210 	orr.w	r2, r3, #16
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd4:	f043 0201 	orr.w	r2, r3, #1
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	e007      	b.n	8007cf0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	f003 0301 	and.w	r3, r3, #1
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d0e3      	beq.n	8007cb6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3710      	adds	r7, #16
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b084      	sub	sp, #16
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d04:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d0a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d127      	bne.n	8007d62 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d16:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8007d28:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8007d2c:	d115      	bne.n	8007d5a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d111      	bne.n	8007d5a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d105      	bne.n	8007d5a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d52:	f043 0201 	orr.w	r2, r3, #1
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007d5a:	68f8      	ldr	r0, [r7, #12]
 8007d5c:	f7fe fb04 	bl	8006368 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8007d60:	e004      	b.n	8007d6c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	6a1b      	ldr	r3, [r3, #32]
 8007d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	4798      	blx	r3
}
 8007d6c:	bf00      	nop
 8007d6e:	3710      	adds	r7, #16
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d80:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007d82:	68f8      	ldr	r0, [r7, #12]
 8007d84:	f7ff fe19 	bl	80079ba <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007d88:	bf00      	nop
 8007d8a:	3710      	adds	r7, #16
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b084      	sub	sp, #16
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9c:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007da2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dae:	f043 0204 	orr.w	r2, r3, #4
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007db6:	68f8      	ldr	r0, [r7, #12]
 8007db8:	f7ff fe11 	bl	80079de <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007dbc:	bf00      	nop
 8007dbe:	3710      	adds	r7, #16
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b083      	sub	sp, #12
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8007dcc:	bf00      	nop
 8007dce:	370c      	adds	r7, #12
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bc80      	pop	{r7}
 8007dd4:	4770      	bx	lr
	...

08007dd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f003 0307 	and.w	r3, r3, #7
 8007de6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007de8:	4b0c      	ldr	r3, [pc, #48]	; (8007e1c <__NVIC_SetPriorityGrouping+0x44>)
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007df4:	4013      	ands	r3, r2
 8007df6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007e00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007e04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007e0a:	4a04      	ldr	r2, [pc, #16]	; (8007e1c <__NVIC_SetPriorityGrouping+0x44>)
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	60d3      	str	r3, [r2, #12]
}
 8007e10:	bf00      	nop
 8007e12:	3714      	adds	r7, #20
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bc80      	pop	{r7}
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop
 8007e1c:	e000ed00 	.word	0xe000ed00

08007e20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007e20:	b480      	push	{r7}
 8007e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007e24:	4b04      	ldr	r3, [pc, #16]	; (8007e38 <__NVIC_GetPriorityGrouping+0x18>)
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	0a1b      	lsrs	r3, r3, #8
 8007e2a:	f003 0307 	and.w	r3, r3, #7
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bc80      	pop	{r7}
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop
 8007e38:	e000ed00 	.word	0xe000ed00

08007e3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b083      	sub	sp, #12
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	4603      	mov	r3, r0
 8007e44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	db0b      	blt.n	8007e66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007e4e:	79fb      	ldrb	r3, [r7, #7]
 8007e50:	f003 021f 	and.w	r2, r3, #31
 8007e54:	4906      	ldr	r1, [pc, #24]	; (8007e70 <__NVIC_EnableIRQ+0x34>)
 8007e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e5a:	095b      	lsrs	r3, r3, #5
 8007e5c:	2001      	movs	r0, #1
 8007e5e:	fa00 f202 	lsl.w	r2, r0, r2
 8007e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007e66:	bf00      	nop
 8007e68:	370c      	adds	r7, #12
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bc80      	pop	{r7}
 8007e6e:	4770      	bx	lr
 8007e70:	e000e100 	.word	0xe000e100

08007e74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b083      	sub	sp, #12
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	6039      	str	r1, [r7, #0]
 8007e7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	db0a      	blt.n	8007e9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	b2da      	uxtb	r2, r3
 8007e8c:	490c      	ldr	r1, [pc, #48]	; (8007ec0 <__NVIC_SetPriority+0x4c>)
 8007e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e92:	0112      	lsls	r2, r2, #4
 8007e94:	b2d2      	uxtb	r2, r2
 8007e96:	440b      	add	r3, r1
 8007e98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007e9c:	e00a      	b.n	8007eb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	b2da      	uxtb	r2, r3
 8007ea2:	4908      	ldr	r1, [pc, #32]	; (8007ec4 <__NVIC_SetPriority+0x50>)
 8007ea4:	79fb      	ldrb	r3, [r7, #7]
 8007ea6:	f003 030f 	and.w	r3, r3, #15
 8007eaa:	3b04      	subs	r3, #4
 8007eac:	0112      	lsls	r2, r2, #4
 8007eae:	b2d2      	uxtb	r2, r2
 8007eb0:	440b      	add	r3, r1
 8007eb2:	761a      	strb	r2, [r3, #24]
}
 8007eb4:	bf00      	nop
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bc80      	pop	{r7}
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	e000e100 	.word	0xe000e100
 8007ec4:	e000ed00 	.word	0xe000ed00

08007ec8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b089      	sub	sp, #36	; 0x24
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f003 0307 	and.w	r3, r3, #7
 8007eda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007edc:	69fb      	ldr	r3, [r7, #28]
 8007ede:	f1c3 0307 	rsb	r3, r3, #7
 8007ee2:	2b04      	cmp	r3, #4
 8007ee4:	bf28      	it	cs
 8007ee6:	2304      	movcs	r3, #4
 8007ee8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007eea:	69fb      	ldr	r3, [r7, #28]
 8007eec:	3304      	adds	r3, #4
 8007eee:	2b06      	cmp	r3, #6
 8007ef0:	d902      	bls.n	8007ef8 <NVIC_EncodePriority+0x30>
 8007ef2:	69fb      	ldr	r3, [r7, #28]
 8007ef4:	3b03      	subs	r3, #3
 8007ef6:	e000      	b.n	8007efa <NVIC_EncodePriority+0x32>
 8007ef8:	2300      	movs	r3, #0
 8007efa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007efc:	f04f 32ff 	mov.w	r2, #4294967295
 8007f00:	69bb      	ldr	r3, [r7, #24]
 8007f02:	fa02 f303 	lsl.w	r3, r2, r3
 8007f06:	43da      	mvns	r2, r3
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	401a      	ands	r2, r3
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007f10:	f04f 31ff 	mov.w	r1, #4294967295
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	fa01 f303 	lsl.w	r3, r1, r3
 8007f1a:	43d9      	mvns	r1, r3
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f20:	4313      	orrs	r3, r2
         );
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	3724      	adds	r7, #36	; 0x24
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bc80      	pop	{r7}
 8007f2a:	4770      	bx	lr

08007f2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b082      	sub	sp, #8
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	3b01      	subs	r3, #1
 8007f38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007f3c:	d301      	bcc.n	8007f42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007f3e:	2301      	movs	r3, #1
 8007f40:	e00f      	b.n	8007f62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007f42:	4a0a      	ldr	r2, [pc, #40]	; (8007f6c <SysTick_Config+0x40>)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	3b01      	subs	r3, #1
 8007f48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007f4a:	210f      	movs	r1, #15
 8007f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f50:	f7ff ff90 	bl	8007e74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007f54:	4b05      	ldr	r3, [pc, #20]	; (8007f6c <SysTick_Config+0x40>)
 8007f56:	2200      	movs	r2, #0
 8007f58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007f5a:	4b04      	ldr	r3, [pc, #16]	; (8007f6c <SysTick_Config+0x40>)
 8007f5c:	2207      	movs	r2, #7
 8007f5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007f60:	2300      	movs	r3, #0
}
 8007f62:	4618      	mov	r0, r3
 8007f64:	3708      	adds	r7, #8
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}
 8007f6a:	bf00      	nop
 8007f6c:	e000e010 	.word	0xe000e010

08007f70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b082      	sub	sp, #8
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f7ff ff2d 	bl	8007dd8 <__NVIC_SetPriorityGrouping>
}
 8007f7e:	bf00      	nop
 8007f80:	3708      	adds	r7, #8
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}

08007f86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007f86:	b580      	push	{r7, lr}
 8007f88:	b086      	sub	sp, #24
 8007f8a:	af00      	add	r7, sp, #0
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	60b9      	str	r1, [r7, #8]
 8007f90:	607a      	str	r2, [r7, #4]
 8007f92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007f94:	2300      	movs	r3, #0
 8007f96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007f98:	f7ff ff42 	bl	8007e20 <__NVIC_GetPriorityGrouping>
 8007f9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	68b9      	ldr	r1, [r7, #8]
 8007fa2:	6978      	ldr	r0, [r7, #20]
 8007fa4:	f7ff ff90 	bl	8007ec8 <NVIC_EncodePriority>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007fae:	4611      	mov	r1, r2
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	f7ff ff5f 	bl	8007e74 <__NVIC_SetPriority>
}
 8007fb6:	bf00      	nop
 8007fb8:	3718      	adds	r7, #24
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}

08007fbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b082      	sub	sp, #8
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f7ff ff35 	bl	8007e3c <__NVIC_EnableIRQ>
}
 8007fd2:	bf00      	nop
 8007fd4:	3708      	adds	r7, #8
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}

08007fda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007fda:	b580      	push	{r7, lr}
 8007fdc:	b082      	sub	sp, #8
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f7ff ffa2 	bl	8007f2c <SysTick_Config>
 8007fe8:	4603      	mov	r3, r0
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3708      	adds	r7, #8
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}
	...

08007ff4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d101      	bne.n	800800a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8008006:	2301      	movs	r3, #1
 8008008:	e059      	b.n	80080be <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	461a      	mov	r2, r3
 8008010:	4b2d      	ldr	r3, [pc, #180]	; (80080c8 <HAL_DMA_Init+0xd4>)
 8008012:	429a      	cmp	r2, r3
 8008014:	d80f      	bhi.n	8008036 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	461a      	mov	r2, r3
 800801c:	4b2b      	ldr	r3, [pc, #172]	; (80080cc <HAL_DMA_Init+0xd8>)
 800801e:	4413      	add	r3, r2
 8008020:	4a2b      	ldr	r2, [pc, #172]	; (80080d0 <HAL_DMA_Init+0xdc>)
 8008022:	fba2 2303 	umull	r2, r3, r2, r3
 8008026:	091b      	lsrs	r3, r3, #4
 8008028:	009a      	lsls	r2, r3, #2
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	4a28      	ldr	r2, [pc, #160]	; (80080d4 <HAL_DMA_Init+0xe0>)
 8008032:	63da      	str	r2, [r3, #60]	; 0x3c
 8008034:	e00e      	b.n	8008054 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	461a      	mov	r2, r3
 800803c:	4b26      	ldr	r3, [pc, #152]	; (80080d8 <HAL_DMA_Init+0xe4>)
 800803e:	4413      	add	r3, r2
 8008040:	4a23      	ldr	r2, [pc, #140]	; (80080d0 <HAL_DMA_Init+0xdc>)
 8008042:	fba2 2303 	umull	r2, r3, r2, r3
 8008046:	091b      	lsrs	r3, r3, #4
 8008048:	009a      	lsls	r2, r3, #2
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	4a22      	ldr	r2, [pc, #136]	; (80080dc <HAL_DMA_Init+0xe8>)
 8008052:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2202      	movs	r2, #2
 8008058:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800806a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800806e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8008078:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008084:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	695b      	ldr	r3, [r3, #20]
 800808a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008090:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	69db      	ldr	r3, [r3, #28]
 8008096:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008098:	68fa      	ldr	r2, [r7, #12]
 800809a:	4313      	orrs	r3, r2
 800809c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	68fa      	ldr	r2, [r7, #12]
 80080a4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80080bc:	2300      	movs	r3, #0
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3714      	adds	r7, #20
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bc80      	pop	{r7}
 80080c6:	4770      	bx	lr
 80080c8:	40020407 	.word	0x40020407
 80080cc:	bffdfff8 	.word	0xbffdfff8
 80080d0:	cccccccd 	.word	0xcccccccd
 80080d4:	40020000 	.word	0x40020000
 80080d8:	bffdfbf8 	.word	0xbffdfbf8
 80080dc:	40020400 	.word	0x40020400

080080e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b086      	sub	sp, #24
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	607a      	str	r2, [r7, #4]
 80080ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080ee:	2300      	movs	r3, #0
 80080f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d101      	bne.n	8008100 <HAL_DMA_Start_IT+0x20>
 80080fc:	2302      	movs	r3, #2
 80080fe:	e04a      	b.n	8008196 <HAL_DMA_Start_IT+0xb6>
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2201      	movs	r2, #1
 8008104:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800810e:	2b01      	cmp	r3, #1
 8008110:	d13a      	bne.n	8008188 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2202      	movs	r2, #2
 8008116:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2200      	movs	r2, #0
 800811e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f022 0201 	bic.w	r2, r2, #1
 800812e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	68b9      	ldr	r1, [r7, #8]
 8008136:	68f8      	ldr	r0, [r7, #12]
 8008138:	f000 fb76 	bl	8008828 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008140:	2b00      	cmp	r3, #0
 8008142:	d008      	beq.n	8008156 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	681a      	ldr	r2, [r3, #0]
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f042 020e 	orr.w	r2, r2, #14
 8008152:	601a      	str	r2, [r3, #0]
 8008154:	e00f      	b.n	8008176 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f022 0204 	bic.w	r2, r2, #4
 8008164:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f042 020a 	orr.w	r2, r2, #10
 8008174:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f042 0201 	orr.w	r2, r2, #1
 8008184:	601a      	str	r2, [r3, #0]
 8008186:	e005      	b.n	8008194 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	2200      	movs	r2, #0
 800818c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8008190:	2302      	movs	r3, #2
 8008192:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8008194:	7dfb      	ldrb	r3, [r7, #23]
}
 8008196:	4618      	mov	r0, r3
 8008198:	3718      	adds	r7, #24
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
	...

080081a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b084      	sub	sp, #16
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80081a8:	2300      	movs	r3, #0
 80081aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80081b2:	2b02      	cmp	r3, #2
 80081b4:	d005      	beq.n	80081c2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2204      	movs	r2, #4
 80081ba:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80081bc:	2301      	movs	r3, #1
 80081be:	73fb      	strb	r3, [r7, #15]
 80081c0:	e0d6      	b.n	8008370 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f022 020e 	bic.w	r2, r2, #14
 80081d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	681a      	ldr	r2, [r3, #0]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f022 0201 	bic.w	r2, r2, #1
 80081e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	461a      	mov	r2, r3
 80081e8:	4b64      	ldr	r3, [pc, #400]	; (800837c <HAL_DMA_Abort_IT+0x1dc>)
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d958      	bls.n	80082a0 <HAL_DMA_Abort_IT+0x100>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a63      	ldr	r2, [pc, #396]	; (8008380 <HAL_DMA_Abort_IT+0x1e0>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d04f      	beq.n	8008298 <HAL_DMA_Abort_IT+0xf8>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a61      	ldr	r2, [pc, #388]	; (8008384 <HAL_DMA_Abort_IT+0x1e4>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d048      	beq.n	8008294 <HAL_DMA_Abort_IT+0xf4>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a60      	ldr	r2, [pc, #384]	; (8008388 <HAL_DMA_Abort_IT+0x1e8>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d040      	beq.n	800828e <HAL_DMA_Abort_IT+0xee>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a5e      	ldr	r2, [pc, #376]	; (800838c <HAL_DMA_Abort_IT+0x1ec>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d038      	beq.n	8008288 <HAL_DMA_Abort_IT+0xe8>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a5d      	ldr	r2, [pc, #372]	; (8008390 <HAL_DMA_Abort_IT+0x1f0>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d030      	beq.n	8008282 <HAL_DMA_Abort_IT+0xe2>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a5b      	ldr	r2, [pc, #364]	; (8008394 <HAL_DMA_Abort_IT+0x1f4>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d028      	beq.n	800827c <HAL_DMA_Abort_IT+0xdc>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a53      	ldr	r2, [pc, #332]	; (800837c <HAL_DMA_Abort_IT+0x1dc>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d020      	beq.n	8008276 <HAL_DMA_Abort_IT+0xd6>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a57      	ldr	r2, [pc, #348]	; (8008398 <HAL_DMA_Abort_IT+0x1f8>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d019      	beq.n	8008272 <HAL_DMA_Abort_IT+0xd2>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a56      	ldr	r2, [pc, #344]	; (800839c <HAL_DMA_Abort_IT+0x1fc>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d012      	beq.n	800826e <HAL_DMA_Abort_IT+0xce>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a54      	ldr	r2, [pc, #336]	; (80083a0 <HAL_DMA_Abort_IT+0x200>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d00a      	beq.n	8008268 <HAL_DMA_Abort_IT+0xc8>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a53      	ldr	r2, [pc, #332]	; (80083a4 <HAL_DMA_Abort_IT+0x204>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d102      	bne.n	8008262 <HAL_DMA_Abort_IT+0xc2>
 800825c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008260:	e01b      	b.n	800829a <HAL_DMA_Abort_IT+0xfa>
 8008262:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008266:	e018      	b.n	800829a <HAL_DMA_Abort_IT+0xfa>
 8008268:	f44f 7380 	mov.w	r3, #256	; 0x100
 800826c:	e015      	b.n	800829a <HAL_DMA_Abort_IT+0xfa>
 800826e:	2310      	movs	r3, #16
 8008270:	e013      	b.n	800829a <HAL_DMA_Abort_IT+0xfa>
 8008272:	2301      	movs	r3, #1
 8008274:	e011      	b.n	800829a <HAL_DMA_Abort_IT+0xfa>
 8008276:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800827a:	e00e      	b.n	800829a <HAL_DMA_Abort_IT+0xfa>
 800827c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008280:	e00b      	b.n	800829a <HAL_DMA_Abort_IT+0xfa>
 8008282:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008286:	e008      	b.n	800829a <HAL_DMA_Abort_IT+0xfa>
 8008288:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800828c:	e005      	b.n	800829a <HAL_DMA_Abort_IT+0xfa>
 800828e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008292:	e002      	b.n	800829a <HAL_DMA_Abort_IT+0xfa>
 8008294:	2310      	movs	r3, #16
 8008296:	e000      	b.n	800829a <HAL_DMA_Abort_IT+0xfa>
 8008298:	2301      	movs	r3, #1
 800829a:	4a43      	ldr	r2, [pc, #268]	; (80083a8 <HAL_DMA_Abort_IT+0x208>)
 800829c:	6053      	str	r3, [r2, #4]
 800829e:	e057      	b.n	8008350 <HAL_DMA_Abort_IT+0x1b0>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a36      	ldr	r2, [pc, #216]	; (8008380 <HAL_DMA_Abort_IT+0x1e0>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d04f      	beq.n	800834a <HAL_DMA_Abort_IT+0x1aa>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a35      	ldr	r2, [pc, #212]	; (8008384 <HAL_DMA_Abort_IT+0x1e4>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d048      	beq.n	8008346 <HAL_DMA_Abort_IT+0x1a6>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a33      	ldr	r2, [pc, #204]	; (8008388 <HAL_DMA_Abort_IT+0x1e8>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d040      	beq.n	8008340 <HAL_DMA_Abort_IT+0x1a0>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4a32      	ldr	r2, [pc, #200]	; (800838c <HAL_DMA_Abort_IT+0x1ec>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d038      	beq.n	800833a <HAL_DMA_Abort_IT+0x19a>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a30      	ldr	r2, [pc, #192]	; (8008390 <HAL_DMA_Abort_IT+0x1f0>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d030      	beq.n	8008334 <HAL_DMA_Abort_IT+0x194>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a2f      	ldr	r2, [pc, #188]	; (8008394 <HAL_DMA_Abort_IT+0x1f4>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d028      	beq.n	800832e <HAL_DMA_Abort_IT+0x18e>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a26      	ldr	r2, [pc, #152]	; (800837c <HAL_DMA_Abort_IT+0x1dc>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d020      	beq.n	8008328 <HAL_DMA_Abort_IT+0x188>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a2b      	ldr	r2, [pc, #172]	; (8008398 <HAL_DMA_Abort_IT+0x1f8>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d019      	beq.n	8008324 <HAL_DMA_Abort_IT+0x184>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a29      	ldr	r2, [pc, #164]	; (800839c <HAL_DMA_Abort_IT+0x1fc>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d012      	beq.n	8008320 <HAL_DMA_Abort_IT+0x180>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a28      	ldr	r2, [pc, #160]	; (80083a0 <HAL_DMA_Abort_IT+0x200>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d00a      	beq.n	800831a <HAL_DMA_Abort_IT+0x17a>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a26      	ldr	r2, [pc, #152]	; (80083a4 <HAL_DMA_Abort_IT+0x204>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d102      	bne.n	8008314 <HAL_DMA_Abort_IT+0x174>
 800830e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008312:	e01b      	b.n	800834c <HAL_DMA_Abort_IT+0x1ac>
 8008314:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008318:	e018      	b.n	800834c <HAL_DMA_Abort_IT+0x1ac>
 800831a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800831e:	e015      	b.n	800834c <HAL_DMA_Abort_IT+0x1ac>
 8008320:	2310      	movs	r3, #16
 8008322:	e013      	b.n	800834c <HAL_DMA_Abort_IT+0x1ac>
 8008324:	2301      	movs	r3, #1
 8008326:	e011      	b.n	800834c <HAL_DMA_Abort_IT+0x1ac>
 8008328:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800832c:	e00e      	b.n	800834c <HAL_DMA_Abort_IT+0x1ac>
 800832e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008332:	e00b      	b.n	800834c <HAL_DMA_Abort_IT+0x1ac>
 8008334:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008338:	e008      	b.n	800834c <HAL_DMA_Abort_IT+0x1ac>
 800833a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800833e:	e005      	b.n	800834c <HAL_DMA_Abort_IT+0x1ac>
 8008340:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008344:	e002      	b.n	800834c <HAL_DMA_Abort_IT+0x1ac>
 8008346:	2310      	movs	r3, #16
 8008348:	e000      	b.n	800834c <HAL_DMA_Abort_IT+0x1ac>
 800834a:	2301      	movs	r3, #1
 800834c:	4a17      	ldr	r2, [pc, #92]	; (80083ac <HAL_DMA_Abort_IT+0x20c>)
 800834e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008364:	2b00      	cmp	r3, #0
 8008366:	d003      	beq.n	8008370 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	4798      	blx	r3
    } 
  }
  return status;
 8008370:	7bfb      	ldrb	r3, [r7, #15]
}
 8008372:	4618      	mov	r0, r3
 8008374:	3710      	adds	r7, #16
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	40020080 	.word	0x40020080
 8008380:	40020008 	.word	0x40020008
 8008384:	4002001c 	.word	0x4002001c
 8008388:	40020030 	.word	0x40020030
 800838c:	40020044 	.word	0x40020044
 8008390:	40020058 	.word	0x40020058
 8008394:	4002006c 	.word	0x4002006c
 8008398:	40020408 	.word	0x40020408
 800839c:	4002041c 	.word	0x4002041c
 80083a0:	40020430 	.word	0x40020430
 80083a4:	40020444 	.word	0x40020444
 80083a8:	40020400 	.word	0x40020400
 80083ac:	40020000 	.word	0x40020000

080083b0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083cc:	2204      	movs	r2, #4
 80083ce:	409a      	lsls	r2, r3
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	4013      	ands	r3, r2
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	f000 80d6 	beq.w	8008586 <HAL_DMA_IRQHandler+0x1d6>
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	f003 0304 	and.w	r3, r3, #4
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 80d0 	beq.w	8008586 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 0320 	and.w	r3, r3, #32
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d107      	bne.n	8008404 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f022 0204 	bic.w	r2, r2, #4
 8008402:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	461a      	mov	r2, r3
 800840a:	4b9b      	ldr	r3, [pc, #620]	; (8008678 <HAL_DMA_IRQHandler+0x2c8>)
 800840c:	429a      	cmp	r2, r3
 800840e:	d958      	bls.n	80084c2 <HAL_DMA_IRQHandler+0x112>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a99      	ldr	r2, [pc, #612]	; (800867c <HAL_DMA_IRQHandler+0x2cc>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d04f      	beq.n	80084ba <HAL_DMA_IRQHandler+0x10a>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a98      	ldr	r2, [pc, #608]	; (8008680 <HAL_DMA_IRQHandler+0x2d0>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d048      	beq.n	80084b6 <HAL_DMA_IRQHandler+0x106>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a96      	ldr	r2, [pc, #600]	; (8008684 <HAL_DMA_IRQHandler+0x2d4>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d040      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x100>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a95      	ldr	r2, [pc, #596]	; (8008688 <HAL_DMA_IRQHandler+0x2d8>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d038      	beq.n	80084aa <HAL_DMA_IRQHandler+0xfa>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a93      	ldr	r2, [pc, #588]	; (800868c <HAL_DMA_IRQHandler+0x2dc>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d030      	beq.n	80084a4 <HAL_DMA_IRQHandler+0xf4>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a92      	ldr	r2, [pc, #584]	; (8008690 <HAL_DMA_IRQHandler+0x2e0>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d028      	beq.n	800849e <HAL_DMA_IRQHandler+0xee>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a89      	ldr	r2, [pc, #548]	; (8008678 <HAL_DMA_IRQHandler+0x2c8>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d020      	beq.n	8008498 <HAL_DMA_IRQHandler+0xe8>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a8e      	ldr	r2, [pc, #568]	; (8008694 <HAL_DMA_IRQHandler+0x2e4>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d019      	beq.n	8008494 <HAL_DMA_IRQHandler+0xe4>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a8c      	ldr	r2, [pc, #560]	; (8008698 <HAL_DMA_IRQHandler+0x2e8>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d012      	beq.n	8008490 <HAL_DMA_IRQHandler+0xe0>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a8b      	ldr	r2, [pc, #556]	; (800869c <HAL_DMA_IRQHandler+0x2ec>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d00a      	beq.n	800848a <HAL_DMA_IRQHandler+0xda>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a89      	ldr	r2, [pc, #548]	; (80086a0 <HAL_DMA_IRQHandler+0x2f0>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d102      	bne.n	8008484 <HAL_DMA_IRQHandler+0xd4>
 800847e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008482:	e01b      	b.n	80084bc <HAL_DMA_IRQHandler+0x10c>
 8008484:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008488:	e018      	b.n	80084bc <HAL_DMA_IRQHandler+0x10c>
 800848a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800848e:	e015      	b.n	80084bc <HAL_DMA_IRQHandler+0x10c>
 8008490:	2340      	movs	r3, #64	; 0x40
 8008492:	e013      	b.n	80084bc <HAL_DMA_IRQHandler+0x10c>
 8008494:	2304      	movs	r3, #4
 8008496:	e011      	b.n	80084bc <HAL_DMA_IRQHandler+0x10c>
 8008498:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800849c:	e00e      	b.n	80084bc <HAL_DMA_IRQHandler+0x10c>
 800849e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80084a2:	e00b      	b.n	80084bc <HAL_DMA_IRQHandler+0x10c>
 80084a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80084a8:	e008      	b.n	80084bc <HAL_DMA_IRQHandler+0x10c>
 80084aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80084ae:	e005      	b.n	80084bc <HAL_DMA_IRQHandler+0x10c>
 80084b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084b4:	e002      	b.n	80084bc <HAL_DMA_IRQHandler+0x10c>
 80084b6:	2340      	movs	r3, #64	; 0x40
 80084b8:	e000      	b.n	80084bc <HAL_DMA_IRQHandler+0x10c>
 80084ba:	2304      	movs	r3, #4
 80084bc:	4a79      	ldr	r2, [pc, #484]	; (80086a4 <HAL_DMA_IRQHandler+0x2f4>)
 80084be:	6053      	str	r3, [r2, #4]
 80084c0:	e057      	b.n	8008572 <HAL_DMA_IRQHandler+0x1c2>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a6d      	ldr	r2, [pc, #436]	; (800867c <HAL_DMA_IRQHandler+0x2cc>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d04f      	beq.n	800856c <HAL_DMA_IRQHandler+0x1bc>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a6b      	ldr	r2, [pc, #428]	; (8008680 <HAL_DMA_IRQHandler+0x2d0>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d048      	beq.n	8008568 <HAL_DMA_IRQHandler+0x1b8>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a6a      	ldr	r2, [pc, #424]	; (8008684 <HAL_DMA_IRQHandler+0x2d4>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d040      	beq.n	8008562 <HAL_DMA_IRQHandler+0x1b2>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a68      	ldr	r2, [pc, #416]	; (8008688 <HAL_DMA_IRQHandler+0x2d8>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d038      	beq.n	800855c <HAL_DMA_IRQHandler+0x1ac>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	4a67      	ldr	r2, [pc, #412]	; (800868c <HAL_DMA_IRQHandler+0x2dc>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d030      	beq.n	8008556 <HAL_DMA_IRQHandler+0x1a6>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a65      	ldr	r2, [pc, #404]	; (8008690 <HAL_DMA_IRQHandler+0x2e0>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d028      	beq.n	8008550 <HAL_DMA_IRQHandler+0x1a0>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a5d      	ldr	r2, [pc, #372]	; (8008678 <HAL_DMA_IRQHandler+0x2c8>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d020      	beq.n	800854a <HAL_DMA_IRQHandler+0x19a>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a61      	ldr	r2, [pc, #388]	; (8008694 <HAL_DMA_IRQHandler+0x2e4>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d019      	beq.n	8008546 <HAL_DMA_IRQHandler+0x196>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a60      	ldr	r2, [pc, #384]	; (8008698 <HAL_DMA_IRQHandler+0x2e8>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d012      	beq.n	8008542 <HAL_DMA_IRQHandler+0x192>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a5e      	ldr	r2, [pc, #376]	; (800869c <HAL_DMA_IRQHandler+0x2ec>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d00a      	beq.n	800853c <HAL_DMA_IRQHandler+0x18c>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a5d      	ldr	r2, [pc, #372]	; (80086a0 <HAL_DMA_IRQHandler+0x2f0>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d102      	bne.n	8008536 <HAL_DMA_IRQHandler+0x186>
 8008530:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008534:	e01b      	b.n	800856e <HAL_DMA_IRQHandler+0x1be>
 8008536:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800853a:	e018      	b.n	800856e <HAL_DMA_IRQHandler+0x1be>
 800853c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008540:	e015      	b.n	800856e <HAL_DMA_IRQHandler+0x1be>
 8008542:	2340      	movs	r3, #64	; 0x40
 8008544:	e013      	b.n	800856e <HAL_DMA_IRQHandler+0x1be>
 8008546:	2304      	movs	r3, #4
 8008548:	e011      	b.n	800856e <HAL_DMA_IRQHandler+0x1be>
 800854a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800854e:	e00e      	b.n	800856e <HAL_DMA_IRQHandler+0x1be>
 8008550:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008554:	e00b      	b.n	800856e <HAL_DMA_IRQHandler+0x1be>
 8008556:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800855a:	e008      	b.n	800856e <HAL_DMA_IRQHandler+0x1be>
 800855c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008560:	e005      	b.n	800856e <HAL_DMA_IRQHandler+0x1be>
 8008562:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008566:	e002      	b.n	800856e <HAL_DMA_IRQHandler+0x1be>
 8008568:	2340      	movs	r3, #64	; 0x40
 800856a:	e000      	b.n	800856e <HAL_DMA_IRQHandler+0x1be>
 800856c:	2304      	movs	r3, #4
 800856e:	4a4e      	ldr	r2, [pc, #312]	; (80086a8 <HAL_DMA_IRQHandler+0x2f8>)
 8008570:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008576:	2b00      	cmp	r3, #0
 8008578:	f000 8136 	beq.w	80087e8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8008584:	e130      	b.n	80087e8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800858a:	2202      	movs	r2, #2
 800858c:	409a      	lsls	r2, r3
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	4013      	ands	r3, r2
 8008592:	2b00      	cmp	r3, #0
 8008594:	f000 80f8 	beq.w	8008788 <HAL_DMA_IRQHandler+0x3d8>
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	f003 0302 	and.w	r3, r3, #2
 800859e:	2b00      	cmp	r3, #0
 80085a0:	f000 80f2 	beq.w	8008788 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f003 0320 	and.w	r3, r3, #32
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d10b      	bne.n	80085ca <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f022 020a 	bic.w	r2, r2, #10
 80085c0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2201      	movs	r2, #1
 80085c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	461a      	mov	r2, r3
 80085d0:	4b29      	ldr	r3, [pc, #164]	; (8008678 <HAL_DMA_IRQHandler+0x2c8>)
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d973      	bls.n	80086be <HAL_DMA_IRQHandler+0x30e>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a28      	ldr	r2, [pc, #160]	; (800867c <HAL_DMA_IRQHandler+0x2cc>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d06a      	beq.n	80086b6 <HAL_DMA_IRQHandler+0x306>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a26      	ldr	r2, [pc, #152]	; (8008680 <HAL_DMA_IRQHandler+0x2d0>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d063      	beq.n	80086b2 <HAL_DMA_IRQHandler+0x302>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a25      	ldr	r2, [pc, #148]	; (8008684 <HAL_DMA_IRQHandler+0x2d4>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d05b      	beq.n	80086ac <HAL_DMA_IRQHandler+0x2fc>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a23      	ldr	r2, [pc, #140]	; (8008688 <HAL_DMA_IRQHandler+0x2d8>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d038      	beq.n	8008670 <HAL_DMA_IRQHandler+0x2c0>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a22      	ldr	r2, [pc, #136]	; (800868c <HAL_DMA_IRQHandler+0x2dc>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d030      	beq.n	800866a <HAL_DMA_IRQHandler+0x2ba>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a20      	ldr	r2, [pc, #128]	; (8008690 <HAL_DMA_IRQHandler+0x2e0>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d028      	beq.n	8008664 <HAL_DMA_IRQHandler+0x2b4>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a18      	ldr	r2, [pc, #96]	; (8008678 <HAL_DMA_IRQHandler+0x2c8>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d020      	beq.n	800865e <HAL_DMA_IRQHandler+0x2ae>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a1c      	ldr	r2, [pc, #112]	; (8008694 <HAL_DMA_IRQHandler+0x2e4>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d019      	beq.n	800865a <HAL_DMA_IRQHandler+0x2aa>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a1b      	ldr	r2, [pc, #108]	; (8008698 <HAL_DMA_IRQHandler+0x2e8>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d012      	beq.n	8008656 <HAL_DMA_IRQHandler+0x2a6>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a19      	ldr	r2, [pc, #100]	; (800869c <HAL_DMA_IRQHandler+0x2ec>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d00a      	beq.n	8008650 <HAL_DMA_IRQHandler+0x2a0>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a18      	ldr	r2, [pc, #96]	; (80086a0 <HAL_DMA_IRQHandler+0x2f0>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d102      	bne.n	800864a <HAL_DMA_IRQHandler+0x29a>
 8008644:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008648:	e036      	b.n	80086b8 <HAL_DMA_IRQHandler+0x308>
 800864a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800864e:	e033      	b.n	80086b8 <HAL_DMA_IRQHandler+0x308>
 8008650:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008654:	e030      	b.n	80086b8 <HAL_DMA_IRQHandler+0x308>
 8008656:	2320      	movs	r3, #32
 8008658:	e02e      	b.n	80086b8 <HAL_DMA_IRQHandler+0x308>
 800865a:	2302      	movs	r3, #2
 800865c:	e02c      	b.n	80086b8 <HAL_DMA_IRQHandler+0x308>
 800865e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008662:	e029      	b.n	80086b8 <HAL_DMA_IRQHandler+0x308>
 8008664:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008668:	e026      	b.n	80086b8 <HAL_DMA_IRQHandler+0x308>
 800866a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800866e:	e023      	b.n	80086b8 <HAL_DMA_IRQHandler+0x308>
 8008670:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008674:	e020      	b.n	80086b8 <HAL_DMA_IRQHandler+0x308>
 8008676:	bf00      	nop
 8008678:	40020080 	.word	0x40020080
 800867c:	40020008 	.word	0x40020008
 8008680:	4002001c 	.word	0x4002001c
 8008684:	40020030 	.word	0x40020030
 8008688:	40020044 	.word	0x40020044
 800868c:	40020058 	.word	0x40020058
 8008690:	4002006c 	.word	0x4002006c
 8008694:	40020408 	.word	0x40020408
 8008698:	4002041c 	.word	0x4002041c
 800869c:	40020430 	.word	0x40020430
 80086a0:	40020444 	.word	0x40020444
 80086a4:	40020400 	.word	0x40020400
 80086a8:	40020000 	.word	0x40020000
 80086ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80086b0:	e002      	b.n	80086b8 <HAL_DMA_IRQHandler+0x308>
 80086b2:	2320      	movs	r3, #32
 80086b4:	e000      	b.n	80086b8 <HAL_DMA_IRQHandler+0x308>
 80086b6:	2302      	movs	r3, #2
 80086b8:	4a4e      	ldr	r2, [pc, #312]	; (80087f4 <HAL_DMA_IRQHandler+0x444>)
 80086ba:	6053      	str	r3, [r2, #4]
 80086bc:	e057      	b.n	800876e <HAL_DMA_IRQHandler+0x3be>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a4d      	ldr	r2, [pc, #308]	; (80087f8 <HAL_DMA_IRQHandler+0x448>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d04f      	beq.n	8008768 <HAL_DMA_IRQHandler+0x3b8>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a4b      	ldr	r2, [pc, #300]	; (80087fc <HAL_DMA_IRQHandler+0x44c>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d048      	beq.n	8008764 <HAL_DMA_IRQHandler+0x3b4>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a4a      	ldr	r2, [pc, #296]	; (8008800 <HAL_DMA_IRQHandler+0x450>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d040      	beq.n	800875e <HAL_DMA_IRQHandler+0x3ae>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a48      	ldr	r2, [pc, #288]	; (8008804 <HAL_DMA_IRQHandler+0x454>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d038      	beq.n	8008758 <HAL_DMA_IRQHandler+0x3a8>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a47      	ldr	r2, [pc, #284]	; (8008808 <HAL_DMA_IRQHandler+0x458>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d030      	beq.n	8008752 <HAL_DMA_IRQHandler+0x3a2>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a45      	ldr	r2, [pc, #276]	; (800880c <HAL_DMA_IRQHandler+0x45c>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d028      	beq.n	800874c <HAL_DMA_IRQHandler+0x39c>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a44      	ldr	r2, [pc, #272]	; (8008810 <HAL_DMA_IRQHandler+0x460>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d020      	beq.n	8008746 <HAL_DMA_IRQHandler+0x396>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a42      	ldr	r2, [pc, #264]	; (8008814 <HAL_DMA_IRQHandler+0x464>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d019      	beq.n	8008742 <HAL_DMA_IRQHandler+0x392>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a41      	ldr	r2, [pc, #260]	; (8008818 <HAL_DMA_IRQHandler+0x468>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d012      	beq.n	800873e <HAL_DMA_IRQHandler+0x38e>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a3f      	ldr	r2, [pc, #252]	; (800881c <HAL_DMA_IRQHandler+0x46c>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d00a      	beq.n	8008738 <HAL_DMA_IRQHandler+0x388>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a3e      	ldr	r2, [pc, #248]	; (8008820 <HAL_DMA_IRQHandler+0x470>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d102      	bne.n	8008732 <HAL_DMA_IRQHandler+0x382>
 800872c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008730:	e01b      	b.n	800876a <HAL_DMA_IRQHandler+0x3ba>
 8008732:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008736:	e018      	b.n	800876a <HAL_DMA_IRQHandler+0x3ba>
 8008738:	f44f 7300 	mov.w	r3, #512	; 0x200
 800873c:	e015      	b.n	800876a <HAL_DMA_IRQHandler+0x3ba>
 800873e:	2320      	movs	r3, #32
 8008740:	e013      	b.n	800876a <HAL_DMA_IRQHandler+0x3ba>
 8008742:	2302      	movs	r3, #2
 8008744:	e011      	b.n	800876a <HAL_DMA_IRQHandler+0x3ba>
 8008746:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800874a:	e00e      	b.n	800876a <HAL_DMA_IRQHandler+0x3ba>
 800874c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008750:	e00b      	b.n	800876a <HAL_DMA_IRQHandler+0x3ba>
 8008752:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008756:	e008      	b.n	800876a <HAL_DMA_IRQHandler+0x3ba>
 8008758:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800875c:	e005      	b.n	800876a <HAL_DMA_IRQHandler+0x3ba>
 800875e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008762:	e002      	b.n	800876a <HAL_DMA_IRQHandler+0x3ba>
 8008764:	2320      	movs	r3, #32
 8008766:	e000      	b.n	800876a <HAL_DMA_IRQHandler+0x3ba>
 8008768:	2302      	movs	r3, #2
 800876a:	4a2e      	ldr	r2, [pc, #184]	; (8008824 <HAL_DMA_IRQHandler+0x474>)
 800876c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800877a:	2b00      	cmp	r3, #0
 800877c:	d034      	beq.n	80087e8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8008786:	e02f      	b.n	80087e8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800878c:	2208      	movs	r2, #8
 800878e:	409a      	lsls	r2, r3
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	4013      	ands	r3, r2
 8008794:	2b00      	cmp	r3, #0
 8008796:	d028      	beq.n	80087ea <HAL_DMA_IRQHandler+0x43a>
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	f003 0308 	and.w	r3, r3, #8
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d023      	beq.n	80087ea <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f022 020e 	bic.w	r2, r2, #14
 80087b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087ba:	2101      	movs	r1, #1
 80087bc:	fa01 f202 	lsl.w	r2, r1, r2
 80087c0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2201      	movs	r2, #1
 80087c6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2201      	movs	r2, #1
 80087cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2200      	movs	r2, #0
 80087d4:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d004      	beq.n	80087ea <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	4798      	blx	r3
    }
  }
  return;
 80087e8:	bf00      	nop
 80087ea:	bf00      	nop
}
 80087ec:	3710      	adds	r7, #16
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}
 80087f2:	bf00      	nop
 80087f4:	40020400 	.word	0x40020400
 80087f8:	40020008 	.word	0x40020008
 80087fc:	4002001c 	.word	0x4002001c
 8008800:	40020030 	.word	0x40020030
 8008804:	40020044 	.word	0x40020044
 8008808:	40020058 	.word	0x40020058
 800880c:	4002006c 	.word	0x4002006c
 8008810:	40020080 	.word	0x40020080
 8008814:	40020408 	.word	0x40020408
 8008818:	4002041c 	.word	0x4002041c
 800881c:	40020430 	.word	0x40020430
 8008820:	40020444 	.word	0x40020444
 8008824:	40020000 	.word	0x40020000

08008828 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008828:	b480      	push	{r7}
 800882a:	b085      	sub	sp, #20
 800882c:	af00      	add	r7, sp, #0
 800882e:	60f8      	str	r0, [r7, #12]
 8008830:	60b9      	str	r1, [r7, #8]
 8008832:	607a      	str	r2, [r7, #4]
 8008834:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800883e:	2101      	movs	r1, #1
 8008840:	fa01 f202 	lsl.w	r2, r1, r2
 8008844:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	683a      	ldr	r2, [r7, #0]
 800884c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	2b10      	cmp	r3, #16
 8008854:	d108      	bne.n	8008868 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	687a      	ldr	r2, [r7, #4]
 800885c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	68ba      	ldr	r2, [r7, #8]
 8008864:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008866:	e007      	b.n	8008878 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	68ba      	ldr	r2, [r7, #8]
 800886e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	60da      	str	r2, [r3, #12]
}
 8008878:	bf00      	nop
 800887a:	3714      	adds	r7, #20
 800887c:	46bd      	mov	sp, r7
 800887e:	bc80      	pop	{r7}
 8008880:	4770      	bx	lr
	...

08008884 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008884:	b480      	push	{r7}
 8008886:	b08b      	sub	sp, #44	; 0x2c
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800888e:	2300      	movs	r3, #0
 8008890:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8008892:	2300      	movs	r3, #0
 8008894:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008896:	e179      	b.n	8008b8c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8008898:	2201      	movs	r2, #1
 800889a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800889c:	fa02 f303 	lsl.w	r3, r2, r3
 80088a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	69fa      	ldr	r2, [r7, #28]
 80088a8:	4013      	ands	r3, r2
 80088aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80088ac:	69ba      	ldr	r2, [r7, #24]
 80088ae:	69fb      	ldr	r3, [r7, #28]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	f040 8168 	bne.w	8008b86 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	4aa0      	ldr	r2, [pc, #640]	; (8008b3c <HAL_GPIO_Init+0x2b8>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d05e      	beq.n	800897e <HAL_GPIO_Init+0xfa>
 80088c0:	4a9e      	ldr	r2, [pc, #632]	; (8008b3c <HAL_GPIO_Init+0x2b8>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d875      	bhi.n	80089b2 <HAL_GPIO_Init+0x12e>
 80088c6:	4a9e      	ldr	r2, [pc, #632]	; (8008b40 <HAL_GPIO_Init+0x2bc>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d058      	beq.n	800897e <HAL_GPIO_Init+0xfa>
 80088cc:	4a9c      	ldr	r2, [pc, #624]	; (8008b40 <HAL_GPIO_Init+0x2bc>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d86f      	bhi.n	80089b2 <HAL_GPIO_Init+0x12e>
 80088d2:	4a9c      	ldr	r2, [pc, #624]	; (8008b44 <HAL_GPIO_Init+0x2c0>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d052      	beq.n	800897e <HAL_GPIO_Init+0xfa>
 80088d8:	4a9a      	ldr	r2, [pc, #616]	; (8008b44 <HAL_GPIO_Init+0x2c0>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d869      	bhi.n	80089b2 <HAL_GPIO_Init+0x12e>
 80088de:	4a9a      	ldr	r2, [pc, #616]	; (8008b48 <HAL_GPIO_Init+0x2c4>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d04c      	beq.n	800897e <HAL_GPIO_Init+0xfa>
 80088e4:	4a98      	ldr	r2, [pc, #608]	; (8008b48 <HAL_GPIO_Init+0x2c4>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d863      	bhi.n	80089b2 <HAL_GPIO_Init+0x12e>
 80088ea:	4a98      	ldr	r2, [pc, #608]	; (8008b4c <HAL_GPIO_Init+0x2c8>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d046      	beq.n	800897e <HAL_GPIO_Init+0xfa>
 80088f0:	4a96      	ldr	r2, [pc, #600]	; (8008b4c <HAL_GPIO_Init+0x2c8>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d85d      	bhi.n	80089b2 <HAL_GPIO_Init+0x12e>
 80088f6:	2b12      	cmp	r3, #18
 80088f8:	d82a      	bhi.n	8008950 <HAL_GPIO_Init+0xcc>
 80088fa:	2b12      	cmp	r3, #18
 80088fc:	d859      	bhi.n	80089b2 <HAL_GPIO_Init+0x12e>
 80088fe:	a201      	add	r2, pc, #4	; (adr r2, 8008904 <HAL_GPIO_Init+0x80>)
 8008900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008904:	0800897f 	.word	0x0800897f
 8008908:	08008959 	.word	0x08008959
 800890c:	0800896b 	.word	0x0800896b
 8008910:	080089ad 	.word	0x080089ad
 8008914:	080089b3 	.word	0x080089b3
 8008918:	080089b3 	.word	0x080089b3
 800891c:	080089b3 	.word	0x080089b3
 8008920:	080089b3 	.word	0x080089b3
 8008924:	080089b3 	.word	0x080089b3
 8008928:	080089b3 	.word	0x080089b3
 800892c:	080089b3 	.word	0x080089b3
 8008930:	080089b3 	.word	0x080089b3
 8008934:	080089b3 	.word	0x080089b3
 8008938:	080089b3 	.word	0x080089b3
 800893c:	080089b3 	.word	0x080089b3
 8008940:	080089b3 	.word	0x080089b3
 8008944:	080089b3 	.word	0x080089b3
 8008948:	08008961 	.word	0x08008961
 800894c:	08008975 	.word	0x08008975
 8008950:	4a7f      	ldr	r2, [pc, #508]	; (8008b50 <HAL_GPIO_Init+0x2cc>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d013      	beq.n	800897e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8008956:	e02c      	b.n	80089b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	623b      	str	r3, [r7, #32]
          break;
 800895e:	e029      	b.n	80089b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	3304      	adds	r3, #4
 8008966:	623b      	str	r3, [r7, #32]
          break;
 8008968:	e024      	b.n	80089b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	3308      	adds	r3, #8
 8008970:	623b      	str	r3, [r7, #32]
          break;
 8008972:	e01f      	b.n	80089b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	68db      	ldr	r3, [r3, #12]
 8008978:	330c      	adds	r3, #12
 800897a:	623b      	str	r3, [r7, #32]
          break;
 800897c:	e01a      	b.n	80089b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d102      	bne.n	800898c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8008986:	2304      	movs	r3, #4
 8008988:	623b      	str	r3, [r7, #32]
          break;
 800898a:	e013      	b.n	80089b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	689b      	ldr	r3, [r3, #8]
 8008990:	2b01      	cmp	r3, #1
 8008992:	d105      	bne.n	80089a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008994:	2308      	movs	r3, #8
 8008996:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	69fa      	ldr	r2, [r7, #28]
 800899c:	611a      	str	r2, [r3, #16]
          break;
 800899e:	e009      	b.n	80089b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80089a0:	2308      	movs	r3, #8
 80089a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	69fa      	ldr	r2, [r7, #28]
 80089a8:	615a      	str	r2, [r3, #20]
          break;
 80089aa:	e003      	b.n	80089b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80089ac:	2300      	movs	r3, #0
 80089ae:	623b      	str	r3, [r7, #32]
          break;
 80089b0:	e000      	b.n	80089b4 <HAL_GPIO_Init+0x130>
          break;
 80089b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	2bff      	cmp	r3, #255	; 0xff
 80089b8:	d801      	bhi.n	80089be <HAL_GPIO_Init+0x13a>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	e001      	b.n	80089c2 <HAL_GPIO_Init+0x13e>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	3304      	adds	r3, #4
 80089c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	2bff      	cmp	r3, #255	; 0xff
 80089c8:	d802      	bhi.n	80089d0 <HAL_GPIO_Init+0x14c>
 80089ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089cc:	009b      	lsls	r3, r3, #2
 80089ce:	e002      	b.n	80089d6 <HAL_GPIO_Init+0x152>
 80089d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d2:	3b08      	subs	r3, #8
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	681a      	ldr	r2, [r3, #0]
 80089dc:	210f      	movs	r1, #15
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	fa01 f303 	lsl.w	r3, r1, r3
 80089e4:	43db      	mvns	r3, r3
 80089e6:	401a      	ands	r2, r3
 80089e8:	6a39      	ldr	r1, [r7, #32]
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	fa01 f303 	lsl.w	r3, r1, r3
 80089f0:	431a      	orrs	r2, r3
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	f000 80c1 	beq.w	8008b86 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8008a04:	4b53      	ldr	r3, [pc, #332]	; (8008b54 <HAL_GPIO_Init+0x2d0>)
 8008a06:	699b      	ldr	r3, [r3, #24]
 8008a08:	4a52      	ldr	r2, [pc, #328]	; (8008b54 <HAL_GPIO_Init+0x2d0>)
 8008a0a:	f043 0301 	orr.w	r3, r3, #1
 8008a0e:	6193      	str	r3, [r2, #24]
 8008a10:	4b50      	ldr	r3, [pc, #320]	; (8008b54 <HAL_GPIO_Init+0x2d0>)
 8008a12:	699b      	ldr	r3, [r3, #24]
 8008a14:	f003 0301 	and.w	r3, r3, #1
 8008a18:	60bb      	str	r3, [r7, #8]
 8008a1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8008a1c:	4a4e      	ldr	r2, [pc, #312]	; (8008b58 <HAL_GPIO_Init+0x2d4>)
 8008a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a20:	089b      	lsrs	r3, r3, #2
 8008a22:	3302      	adds	r3, #2
 8008a24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8008a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a2c:	f003 0303 	and.w	r3, r3, #3
 8008a30:	009b      	lsls	r3, r3, #2
 8008a32:	220f      	movs	r2, #15
 8008a34:	fa02 f303 	lsl.w	r3, r2, r3
 8008a38:	43db      	mvns	r3, r3
 8008a3a:	68fa      	ldr	r2, [r7, #12]
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4a46      	ldr	r2, [pc, #280]	; (8008b5c <HAL_GPIO_Init+0x2d8>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d01f      	beq.n	8008a88 <HAL_GPIO_Init+0x204>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	4a45      	ldr	r2, [pc, #276]	; (8008b60 <HAL_GPIO_Init+0x2dc>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d019      	beq.n	8008a84 <HAL_GPIO_Init+0x200>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4a44      	ldr	r2, [pc, #272]	; (8008b64 <HAL_GPIO_Init+0x2e0>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d013      	beq.n	8008a80 <HAL_GPIO_Init+0x1fc>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	4a43      	ldr	r2, [pc, #268]	; (8008b68 <HAL_GPIO_Init+0x2e4>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d00d      	beq.n	8008a7c <HAL_GPIO_Init+0x1f8>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	4a42      	ldr	r2, [pc, #264]	; (8008b6c <HAL_GPIO_Init+0x2e8>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d007      	beq.n	8008a78 <HAL_GPIO_Init+0x1f4>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	4a41      	ldr	r2, [pc, #260]	; (8008b70 <HAL_GPIO_Init+0x2ec>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d101      	bne.n	8008a74 <HAL_GPIO_Init+0x1f0>
 8008a70:	2305      	movs	r3, #5
 8008a72:	e00a      	b.n	8008a8a <HAL_GPIO_Init+0x206>
 8008a74:	2306      	movs	r3, #6
 8008a76:	e008      	b.n	8008a8a <HAL_GPIO_Init+0x206>
 8008a78:	2304      	movs	r3, #4
 8008a7a:	e006      	b.n	8008a8a <HAL_GPIO_Init+0x206>
 8008a7c:	2303      	movs	r3, #3
 8008a7e:	e004      	b.n	8008a8a <HAL_GPIO_Init+0x206>
 8008a80:	2302      	movs	r3, #2
 8008a82:	e002      	b.n	8008a8a <HAL_GPIO_Init+0x206>
 8008a84:	2301      	movs	r3, #1
 8008a86:	e000      	b.n	8008a8a <HAL_GPIO_Init+0x206>
 8008a88:	2300      	movs	r3, #0
 8008a8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a8c:	f002 0203 	and.w	r2, r2, #3
 8008a90:	0092      	lsls	r2, r2, #2
 8008a92:	4093      	lsls	r3, r2
 8008a94:	68fa      	ldr	r2, [r7, #12]
 8008a96:	4313      	orrs	r3, r2
 8008a98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8008a9a:	492f      	ldr	r1, [pc, #188]	; (8008b58 <HAL_GPIO_Init+0x2d4>)
 8008a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9e:	089b      	lsrs	r3, r3, #2
 8008aa0:	3302      	adds	r3, #2
 8008aa2:	68fa      	ldr	r2, [r7, #12]
 8008aa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	685b      	ldr	r3, [r3, #4]
 8008aac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d006      	beq.n	8008ac2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8008ab4:	4b2f      	ldr	r3, [pc, #188]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	492e      	ldr	r1, [pc, #184]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008aba:	69bb      	ldr	r3, [r7, #24]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	600b      	str	r3, [r1, #0]
 8008ac0:	e006      	b.n	8008ad0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8008ac2:	4b2c      	ldr	r3, [pc, #176]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	69bb      	ldr	r3, [r7, #24]
 8008ac8:	43db      	mvns	r3, r3
 8008aca:	492a      	ldr	r1, [pc, #168]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008acc:	4013      	ands	r3, r2
 8008ace:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d006      	beq.n	8008aea <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8008adc:	4b25      	ldr	r3, [pc, #148]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008ade:	685a      	ldr	r2, [r3, #4]
 8008ae0:	4924      	ldr	r1, [pc, #144]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008ae2:	69bb      	ldr	r3, [r7, #24]
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	604b      	str	r3, [r1, #4]
 8008ae8:	e006      	b.n	8008af8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8008aea:	4b22      	ldr	r3, [pc, #136]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008aec:	685a      	ldr	r2, [r3, #4]
 8008aee:	69bb      	ldr	r3, [r7, #24]
 8008af0:	43db      	mvns	r3, r3
 8008af2:	4920      	ldr	r1, [pc, #128]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008af4:	4013      	ands	r3, r2
 8008af6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	685b      	ldr	r3, [r3, #4]
 8008afc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d006      	beq.n	8008b12 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8008b04:	4b1b      	ldr	r3, [pc, #108]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008b06:	689a      	ldr	r2, [r3, #8]
 8008b08:	491a      	ldr	r1, [pc, #104]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	608b      	str	r3, [r1, #8]
 8008b10:	e006      	b.n	8008b20 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8008b12:	4b18      	ldr	r3, [pc, #96]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008b14:	689a      	ldr	r2, [r3, #8]
 8008b16:	69bb      	ldr	r3, [r7, #24]
 8008b18:	43db      	mvns	r3, r3
 8008b1a:	4916      	ldr	r1, [pc, #88]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008b1c:	4013      	ands	r3, r2
 8008b1e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d025      	beq.n	8008b78 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8008b2c:	4b11      	ldr	r3, [pc, #68]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008b2e:	68da      	ldr	r2, [r3, #12]
 8008b30:	4910      	ldr	r1, [pc, #64]	; (8008b74 <HAL_GPIO_Init+0x2f0>)
 8008b32:	69bb      	ldr	r3, [r7, #24]
 8008b34:	4313      	orrs	r3, r2
 8008b36:	60cb      	str	r3, [r1, #12]
 8008b38:	e025      	b.n	8008b86 <HAL_GPIO_Init+0x302>
 8008b3a:	bf00      	nop
 8008b3c:	10320000 	.word	0x10320000
 8008b40:	10310000 	.word	0x10310000
 8008b44:	10220000 	.word	0x10220000
 8008b48:	10210000 	.word	0x10210000
 8008b4c:	10120000 	.word	0x10120000
 8008b50:	10110000 	.word	0x10110000
 8008b54:	40021000 	.word	0x40021000
 8008b58:	40010000 	.word	0x40010000
 8008b5c:	40010800 	.word	0x40010800
 8008b60:	40010c00 	.word	0x40010c00
 8008b64:	40011000 	.word	0x40011000
 8008b68:	40011400 	.word	0x40011400
 8008b6c:	40011800 	.word	0x40011800
 8008b70:	40011c00 	.word	0x40011c00
 8008b74:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8008b78:	4b0b      	ldr	r3, [pc, #44]	; (8008ba8 <HAL_GPIO_Init+0x324>)
 8008b7a:	68da      	ldr	r2, [r3, #12]
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	43db      	mvns	r3, r3
 8008b80:	4909      	ldr	r1, [pc, #36]	; (8008ba8 <HAL_GPIO_Init+0x324>)
 8008b82:	4013      	ands	r3, r2
 8008b84:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8008b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b88:	3301      	adds	r3, #1
 8008b8a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b92:	fa22 f303 	lsr.w	r3, r2, r3
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	f47f ae7e 	bne.w	8008898 <HAL_GPIO_Init+0x14>
  }
}
 8008b9c:	bf00      	nop
 8008b9e:	bf00      	nop
 8008ba0:	372c      	adds	r7, #44	; 0x2c
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bc80      	pop	{r7}
 8008ba6:	4770      	bx	lr
 8008ba8:	40010400 	.word	0x40010400

08008bac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	460b      	mov	r3, r1
 8008bb6:	807b      	strh	r3, [r7, #2]
 8008bb8:	4613      	mov	r3, r2
 8008bba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008bbc:	787b      	ldrb	r3, [r7, #1]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d003      	beq.n	8008bca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008bc2:	887a      	ldrh	r2, [r7, #2]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8008bc8:	e003      	b.n	8008bd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8008bca:	887b      	ldrh	r3, [r7, #2]
 8008bcc:	041a      	lsls	r2, r3, #16
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	611a      	str	r2, [r3, #16]
}
 8008bd2:	bf00      	nop
 8008bd4:	370c      	adds	r7, #12
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bc80      	pop	{r7}
 8008bda:	4770      	bx	lr

08008bdc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b086      	sub	sp, #24
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d101      	bne.n	8008bee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008bea:	2301      	movs	r3, #1
 8008bec:	e26c      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f003 0301 	and.w	r3, r3, #1
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	f000 8087 	beq.w	8008d0a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008bfc:	4b92      	ldr	r3, [pc, #584]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	f003 030c 	and.w	r3, r3, #12
 8008c04:	2b04      	cmp	r3, #4
 8008c06:	d00c      	beq.n	8008c22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008c08:	4b8f      	ldr	r3, [pc, #572]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	f003 030c 	and.w	r3, r3, #12
 8008c10:	2b08      	cmp	r3, #8
 8008c12:	d112      	bne.n	8008c3a <HAL_RCC_OscConfig+0x5e>
 8008c14:	4b8c      	ldr	r3, [pc, #560]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c20:	d10b      	bne.n	8008c3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c22:	4b89      	ldr	r3, [pc, #548]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d06c      	beq.n	8008d08 <HAL_RCC_OscConfig+0x12c>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d168      	bne.n	8008d08 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008c36:	2301      	movs	r3, #1
 8008c38:	e246      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c42:	d106      	bne.n	8008c52 <HAL_RCC_OscConfig+0x76>
 8008c44:	4b80      	ldr	r3, [pc, #512]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a7f      	ldr	r2, [pc, #508]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c4e:	6013      	str	r3, [r2, #0]
 8008c50:	e02e      	b.n	8008cb0 <HAL_RCC_OscConfig+0xd4>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d10c      	bne.n	8008c74 <HAL_RCC_OscConfig+0x98>
 8008c5a:	4b7b      	ldr	r3, [pc, #492]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a7a      	ldr	r2, [pc, #488]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c64:	6013      	str	r3, [r2, #0]
 8008c66:	4b78      	ldr	r3, [pc, #480]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a77      	ldr	r2, [pc, #476]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008c70:	6013      	str	r3, [r2, #0]
 8008c72:	e01d      	b.n	8008cb0 <HAL_RCC_OscConfig+0xd4>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008c7c:	d10c      	bne.n	8008c98 <HAL_RCC_OscConfig+0xbc>
 8008c7e:	4b72      	ldr	r3, [pc, #456]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4a71      	ldr	r2, [pc, #452]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008c88:	6013      	str	r3, [r2, #0]
 8008c8a:	4b6f      	ldr	r3, [pc, #444]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	4a6e      	ldr	r2, [pc, #440]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c94:	6013      	str	r3, [r2, #0]
 8008c96:	e00b      	b.n	8008cb0 <HAL_RCC_OscConfig+0xd4>
 8008c98:	4b6b      	ldr	r3, [pc, #428]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a6a      	ldr	r2, [pc, #424]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008c9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ca2:	6013      	str	r3, [r2, #0]
 8008ca4:	4b68      	ldr	r3, [pc, #416]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a67      	ldr	r2, [pc, #412]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008caa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008cae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d013      	beq.n	8008ce0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008cb8:	f7fe fbc6 	bl	8007448 <HAL_GetTick>
 8008cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008cbe:	e008      	b.n	8008cd2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008cc0:	f7fe fbc2 	bl	8007448 <HAL_GetTick>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	693b      	ldr	r3, [r7, #16]
 8008cc8:	1ad3      	subs	r3, r2, r3
 8008cca:	2b64      	cmp	r3, #100	; 0x64
 8008ccc:	d901      	bls.n	8008cd2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008cce:	2303      	movs	r3, #3
 8008cd0:	e1fa      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008cd2:	4b5d      	ldr	r3, [pc, #372]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d0f0      	beq.n	8008cc0 <HAL_RCC_OscConfig+0xe4>
 8008cde:	e014      	b.n	8008d0a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ce0:	f7fe fbb2 	bl	8007448 <HAL_GetTick>
 8008ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008ce6:	e008      	b.n	8008cfa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008ce8:	f7fe fbae 	bl	8007448 <HAL_GetTick>
 8008cec:	4602      	mov	r2, r0
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	1ad3      	subs	r3, r2, r3
 8008cf2:	2b64      	cmp	r3, #100	; 0x64
 8008cf4:	d901      	bls.n	8008cfa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008cf6:	2303      	movs	r3, #3
 8008cf8:	e1e6      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008cfa:	4b53      	ldr	r3, [pc, #332]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d1f0      	bne.n	8008ce8 <HAL_RCC_OscConfig+0x10c>
 8008d06:	e000      	b.n	8008d0a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f003 0302 	and.w	r3, r3, #2
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d063      	beq.n	8008dde <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008d16:	4b4c      	ldr	r3, [pc, #304]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	f003 030c 	and.w	r3, r3, #12
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d00b      	beq.n	8008d3a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008d22:	4b49      	ldr	r3, [pc, #292]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	f003 030c 	and.w	r3, r3, #12
 8008d2a:	2b08      	cmp	r3, #8
 8008d2c:	d11c      	bne.n	8008d68 <HAL_RCC_OscConfig+0x18c>
 8008d2e:	4b46      	ldr	r3, [pc, #280]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d116      	bne.n	8008d68 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008d3a:	4b43      	ldr	r3, [pc, #268]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 0302 	and.w	r3, r3, #2
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d005      	beq.n	8008d52 <HAL_RCC_OscConfig+0x176>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	691b      	ldr	r3, [r3, #16]
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d001      	beq.n	8008d52 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	e1ba      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d52:	4b3d      	ldr	r3, [pc, #244]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	695b      	ldr	r3, [r3, #20]
 8008d5e:	00db      	lsls	r3, r3, #3
 8008d60:	4939      	ldr	r1, [pc, #228]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008d62:	4313      	orrs	r3, r2
 8008d64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008d66:	e03a      	b.n	8008dde <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	691b      	ldr	r3, [r3, #16]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d020      	beq.n	8008db2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008d70:	4b36      	ldr	r3, [pc, #216]	; (8008e4c <HAL_RCC_OscConfig+0x270>)
 8008d72:	2201      	movs	r2, #1
 8008d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d76:	f7fe fb67 	bl	8007448 <HAL_GetTick>
 8008d7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d7c:	e008      	b.n	8008d90 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d7e:	f7fe fb63 	bl	8007448 <HAL_GetTick>
 8008d82:	4602      	mov	r2, r0
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	1ad3      	subs	r3, r2, r3
 8008d88:	2b02      	cmp	r3, #2
 8008d8a:	d901      	bls.n	8008d90 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008d8c:	2303      	movs	r3, #3
 8008d8e:	e19b      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d90:	4b2d      	ldr	r3, [pc, #180]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f003 0302 	and.w	r3, r3, #2
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d0f0      	beq.n	8008d7e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d9c:	4b2a      	ldr	r3, [pc, #168]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	695b      	ldr	r3, [r3, #20]
 8008da8:	00db      	lsls	r3, r3, #3
 8008daa:	4927      	ldr	r1, [pc, #156]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008dac:	4313      	orrs	r3, r2
 8008dae:	600b      	str	r3, [r1, #0]
 8008db0:	e015      	b.n	8008dde <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008db2:	4b26      	ldr	r3, [pc, #152]	; (8008e4c <HAL_RCC_OscConfig+0x270>)
 8008db4:	2200      	movs	r2, #0
 8008db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008db8:	f7fe fb46 	bl	8007448 <HAL_GetTick>
 8008dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008dbe:	e008      	b.n	8008dd2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008dc0:	f7fe fb42 	bl	8007448 <HAL_GetTick>
 8008dc4:	4602      	mov	r2, r0
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	1ad3      	subs	r3, r2, r3
 8008dca:	2b02      	cmp	r3, #2
 8008dcc:	d901      	bls.n	8008dd2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008dce:	2303      	movs	r3, #3
 8008dd0:	e17a      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008dd2:	4b1d      	ldr	r3, [pc, #116]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f003 0302 	and.w	r3, r3, #2
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1f0      	bne.n	8008dc0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f003 0308 	and.w	r3, r3, #8
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d03a      	beq.n	8008e60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	699b      	ldr	r3, [r3, #24]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d019      	beq.n	8008e26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008df2:	4b17      	ldr	r3, [pc, #92]	; (8008e50 <HAL_RCC_OscConfig+0x274>)
 8008df4:	2201      	movs	r2, #1
 8008df6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008df8:	f7fe fb26 	bl	8007448 <HAL_GetTick>
 8008dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008dfe:	e008      	b.n	8008e12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e00:	f7fe fb22 	bl	8007448 <HAL_GetTick>
 8008e04:	4602      	mov	r2, r0
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	1ad3      	subs	r3, r2, r3
 8008e0a:	2b02      	cmp	r3, #2
 8008e0c:	d901      	bls.n	8008e12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008e0e:	2303      	movs	r3, #3
 8008e10:	e15a      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008e12:	4b0d      	ldr	r3, [pc, #52]	; (8008e48 <HAL_RCC_OscConfig+0x26c>)
 8008e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e16:	f003 0302 	and.w	r3, r3, #2
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d0f0      	beq.n	8008e00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008e1e:	2001      	movs	r0, #1
 8008e20:	f000 fad8 	bl	80093d4 <RCC_Delay>
 8008e24:	e01c      	b.n	8008e60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008e26:	4b0a      	ldr	r3, [pc, #40]	; (8008e50 <HAL_RCC_OscConfig+0x274>)
 8008e28:	2200      	movs	r2, #0
 8008e2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008e2c:	f7fe fb0c 	bl	8007448 <HAL_GetTick>
 8008e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008e32:	e00f      	b.n	8008e54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e34:	f7fe fb08 	bl	8007448 <HAL_GetTick>
 8008e38:	4602      	mov	r2, r0
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	1ad3      	subs	r3, r2, r3
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	d908      	bls.n	8008e54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008e42:	2303      	movs	r3, #3
 8008e44:	e140      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
 8008e46:	bf00      	nop
 8008e48:	40021000 	.word	0x40021000
 8008e4c:	42420000 	.word	0x42420000
 8008e50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008e54:	4b9e      	ldr	r3, [pc, #632]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e58:	f003 0302 	and.w	r3, r3, #2
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d1e9      	bne.n	8008e34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f003 0304 	and.w	r3, r3, #4
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 80a6 	beq.w	8008fba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008e6e:	2300      	movs	r3, #0
 8008e70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008e72:	4b97      	ldr	r3, [pc, #604]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008e74:	69db      	ldr	r3, [r3, #28]
 8008e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d10d      	bne.n	8008e9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008e7e:	4b94      	ldr	r3, [pc, #592]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008e80:	69db      	ldr	r3, [r3, #28]
 8008e82:	4a93      	ldr	r2, [pc, #588]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e88:	61d3      	str	r3, [r2, #28]
 8008e8a:	4b91      	ldr	r3, [pc, #580]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008e8c:	69db      	ldr	r3, [r3, #28]
 8008e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e92:	60bb      	str	r3, [r7, #8]
 8008e94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008e96:	2301      	movs	r3, #1
 8008e98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008e9a:	4b8e      	ldr	r3, [pc, #568]	; (80090d4 <HAL_RCC_OscConfig+0x4f8>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d118      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008ea6:	4b8b      	ldr	r3, [pc, #556]	; (80090d4 <HAL_RCC_OscConfig+0x4f8>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a8a      	ldr	r2, [pc, #552]	; (80090d4 <HAL_RCC_OscConfig+0x4f8>)
 8008eac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008eb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008eb2:	f7fe fac9 	bl	8007448 <HAL_GetTick>
 8008eb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008eb8:	e008      	b.n	8008ecc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008eba:	f7fe fac5 	bl	8007448 <HAL_GetTick>
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	1ad3      	subs	r3, r2, r3
 8008ec4:	2b64      	cmp	r3, #100	; 0x64
 8008ec6:	d901      	bls.n	8008ecc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008ec8:	2303      	movs	r3, #3
 8008eca:	e0fd      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ecc:	4b81      	ldr	r3, [pc, #516]	; (80090d4 <HAL_RCC_OscConfig+0x4f8>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d0f0      	beq.n	8008eba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	68db      	ldr	r3, [r3, #12]
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	d106      	bne.n	8008eee <HAL_RCC_OscConfig+0x312>
 8008ee0:	4b7b      	ldr	r3, [pc, #492]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008ee2:	6a1b      	ldr	r3, [r3, #32]
 8008ee4:	4a7a      	ldr	r2, [pc, #488]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008ee6:	f043 0301 	orr.w	r3, r3, #1
 8008eea:	6213      	str	r3, [r2, #32]
 8008eec:	e02d      	b.n	8008f4a <HAL_RCC_OscConfig+0x36e>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d10c      	bne.n	8008f10 <HAL_RCC_OscConfig+0x334>
 8008ef6:	4b76      	ldr	r3, [pc, #472]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008ef8:	6a1b      	ldr	r3, [r3, #32]
 8008efa:	4a75      	ldr	r2, [pc, #468]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008efc:	f023 0301 	bic.w	r3, r3, #1
 8008f00:	6213      	str	r3, [r2, #32]
 8008f02:	4b73      	ldr	r3, [pc, #460]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f04:	6a1b      	ldr	r3, [r3, #32]
 8008f06:	4a72      	ldr	r2, [pc, #456]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f08:	f023 0304 	bic.w	r3, r3, #4
 8008f0c:	6213      	str	r3, [r2, #32]
 8008f0e:	e01c      	b.n	8008f4a <HAL_RCC_OscConfig+0x36e>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	68db      	ldr	r3, [r3, #12]
 8008f14:	2b05      	cmp	r3, #5
 8008f16:	d10c      	bne.n	8008f32 <HAL_RCC_OscConfig+0x356>
 8008f18:	4b6d      	ldr	r3, [pc, #436]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f1a:	6a1b      	ldr	r3, [r3, #32]
 8008f1c:	4a6c      	ldr	r2, [pc, #432]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f1e:	f043 0304 	orr.w	r3, r3, #4
 8008f22:	6213      	str	r3, [r2, #32]
 8008f24:	4b6a      	ldr	r3, [pc, #424]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f26:	6a1b      	ldr	r3, [r3, #32]
 8008f28:	4a69      	ldr	r2, [pc, #420]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f2a:	f043 0301 	orr.w	r3, r3, #1
 8008f2e:	6213      	str	r3, [r2, #32]
 8008f30:	e00b      	b.n	8008f4a <HAL_RCC_OscConfig+0x36e>
 8008f32:	4b67      	ldr	r3, [pc, #412]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f34:	6a1b      	ldr	r3, [r3, #32]
 8008f36:	4a66      	ldr	r2, [pc, #408]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f38:	f023 0301 	bic.w	r3, r3, #1
 8008f3c:	6213      	str	r3, [r2, #32]
 8008f3e:	4b64      	ldr	r3, [pc, #400]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f40:	6a1b      	ldr	r3, [r3, #32]
 8008f42:	4a63      	ldr	r2, [pc, #396]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f44:	f023 0304 	bic.w	r3, r3, #4
 8008f48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d015      	beq.n	8008f7e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008f52:	f7fe fa79 	bl	8007448 <HAL_GetTick>
 8008f56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f58:	e00a      	b.n	8008f70 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f5a:	f7fe fa75 	bl	8007448 <HAL_GetTick>
 8008f5e:	4602      	mov	r2, r0
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	1ad3      	subs	r3, r2, r3
 8008f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d901      	bls.n	8008f70 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008f6c:	2303      	movs	r3, #3
 8008f6e:	e0ab      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f70:	4b57      	ldr	r3, [pc, #348]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f72:	6a1b      	ldr	r3, [r3, #32]
 8008f74:	f003 0302 	and.w	r3, r3, #2
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d0ee      	beq.n	8008f5a <HAL_RCC_OscConfig+0x37e>
 8008f7c:	e014      	b.n	8008fa8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008f7e:	f7fe fa63 	bl	8007448 <HAL_GetTick>
 8008f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008f84:	e00a      	b.n	8008f9c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f86:	f7fe fa5f 	bl	8007448 <HAL_GetTick>
 8008f8a:	4602      	mov	r2, r0
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	1ad3      	subs	r3, r2, r3
 8008f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d901      	bls.n	8008f9c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008f98:	2303      	movs	r3, #3
 8008f9a:	e095      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008f9c:	4b4c      	ldr	r3, [pc, #304]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008f9e:	6a1b      	ldr	r3, [r3, #32]
 8008fa0:	f003 0302 	and.w	r3, r3, #2
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d1ee      	bne.n	8008f86 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008fa8:	7dfb      	ldrb	r3, [r7, #23]
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d105      	bne.n	8008fba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008fae:	4b48      	ldr	r3, [pc, #288]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008fb0:	69db      	ldr	r3, [r3, #28]
 8008fb2:	4a47      	ldr	r2, [pc, #284]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008fb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008fb8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	69db      	ldr	r3, [r3, #28]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	f000 8081 	beq.w	80090c6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008fc4:	4b42      	ldr	r3, [pc, #264]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008fc6:	685b      	ldr	r3, [r3, #4]
 8008fc8:	f003 030c 	and.w	r3, r3, #12
 8008fcc:	2b08      	cmp	r3, #8
 8008fce:	d061      	beq.n	8009094 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	69db      	ldr	r3, [r3, #28]
 8008fd4:	2b02      	cmp	r3, #2
 8008fd6:	d146      	bne.n	8009066 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008fd8:	4b3f      	ldr	r3, [pc, #252]	; (80090d8 <HAL_RCC_OscConfig+0x4fc>)
 8008fda:	2200      	movs	r2, #0
 8008fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008fde:	f7fe fa33 	bl	8007448 <HAL_GetTick>
 8008fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008fe4:	e008      	b.n	8008ff8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008fe6:	f7fe fa2f 	bl	8007448 <HAL_GetTick>
 8008fea:	4602      	mov	r2, r0
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	1ad3      	subs	r3, r2, r3
 8008ff0:	2b02      	cmp	r3, #2
 8008ff2:	d901      	bls.n	8008ff8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008ff4:	2303      	movs	r3, #3
 8008ff6:	e067      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008ff8:	4b35      	ldr	r3, [pc, #212]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1f0      	bne.n	8008fe6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6a1b      	ldr	r3, [r3, #32]
 8009008:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800900c:	d108      	bne.n	8009020 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800900e:	4b30      	ldr	r3, [pc, #192]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	689b      	ldr	r3, [r3, #8]
 800901a:	492d      	ldr	r1, [pc, #180]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 800901c:	4313      	orrs	r3, r2
 800901e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009020:	4b2b      	ldr	r3, [pc, #172]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6a19      	ldr	r1, [r3, #32]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009030:	430b      	orrs	r3, r1
 8009032:	4927      	ldr	r1, [pc, #156]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8009034:	4313      	orrs	r3, r2
 8009036:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009038:	4b27      	ldr	r3, [pc, #156]	; (80090d8 <HAL_RCC_OscConfig+0x4fc>)
 800903a:	2201      	movs	r2, #1
 800903c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800903e:	f7fe fa03 	bl	8007448 <HAL_GetTick>
 8009042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009044:	e008      	b.n	8009058 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009046:	f7fe f9ff 	bl	8007448 <HAL_GetTick>
 800904a:	4602      	mov	r2, r0
 800904c:	693b      	ldr	r3, [r7, #16]
 800904e:	1ad3      	subs	r3, r2, r3
 8009050:	2b02      	cmp	r3, #2
 8009052:	d901      	bls.n	8009058 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8009054:	2303      	movs	r3, #3
 8009056:	e037      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009058:	4b1d      	ldr	r3, [pc, #116]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009060:	2b00      	cmp	r3, #0
 8009062:	d0f0      	beq.n	8009046 <HAL_RCC_OscConfig+0x46a>
 8009064:	e02f      	b.n	80090c6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009066:	4b1c      	ldr	r3, [pc, #112]	; (80090d8 <HAL_RCC_OscConfig+0x4fc>)
 8009068:	2200      	movs	r2, #0
 800906a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800906c:	f7fe f9ec 	bl	8007448 <HAL_GetTick>
 8009070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009072:	e008      	b.n	8009086 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009074:	f7fe f9e8 	bl	8007448 <HAL_GetTick>
 8009078:	4602      	mov	r2, r0
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	1ad3      	subs	r3, r2, r3
 800907e:	2b02      	cmp	r3, #2
 8009080:	d901      	bls.n	8009086 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8009082:	2303      	movs	r3, #3
 8009084:	e020      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009086:	4b12      	ldr	r3, [pc, #72]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800908e:	2b00      	cmp	r3, #0
 8009090:	d1f0      	bne.n	8009074 <HAL_RCC_OscConfig+0x498>
 8009092:	e018      	b.n	80090c6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	69db      	ldr	r3, [r3, #28]
 8009098:	2b01      	cmp	r3, #1
 800909a:	d101      	bne.n	80090a0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800909c:	2301      	movs	r3, #1
 800909e:	e013      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80090a0:	4b0b      	ldr	r3, [pc, #44]	; (80090d0 <HAL_RCC_OscConfig+0x4f4>)
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6a1b      	ldr	r3, [r3, #32]
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d106      	bne.n	80090c2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80090be:	429a      	cmp	r2, r3
 80090c0:	d001      	beq.n	80090c6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80090c2:	2301      	movs	r3, #1
 80090c4:	e000      	b.n	80090c8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80090c6:	2300      	movs	r3, #0
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3718      	adds	r7, #24
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}
 80090d0:	40021000 	.word	0x40021000
 80090d4:	40007000 	.word	0x40007000
 80090d8:	42420060 	.word	0x42420060

080090dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b084      	sub	sp, #16
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
 80090e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d101      	bne.n	80090f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80090ec:	2301      	movs	r3, #1
 80090ee:	e0d0      	b.n	8009292 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80090f0:	4b6a      	ldr	r3, [pc, #424]	; (800929c <HAL_RCC_ClockConfig+0x1c0>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f003 0307 	and.w	r3, r3, #7
 80090f8:	683a      	ldr	r2, [r7, #0]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d910      	bls.n	8009120 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090fe:	4b67      	ldr	r3, [pc, #412]	; (800929c <HAL_RCC_ClockConfig+0x1c0>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f023 0207 	bic.w	r2, r3, #7
 8009106:	4965      	ldr	r1, [pc, #404]	; (800929c <HAL_RCC_ClockConfig+0x1c0>)
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	4313      	orrs	r3, r2
 800910c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800910e:	4b63      	ldr	r3, [pc, #396]	; (800929c <HAL_RCC_ClockConfig+0x1c0>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f003 0307 	and.w	r3, r3, #7
 8009116:	683a      	ldr	r2, [r7, #0]
 8009118:	429a      	cmp	r2, r3
 800911a:	d001      	beq.n	8009120 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800911c:	2301      	movs	r3, #1
 800911e:	e0b8      	b.n	8009292 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f003 0302 	and.w	r3, r3, #2
 8009128:	2b00      	cmp	r3, #0
 800912a:	d020      	beq.n	800916e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f003 0304 	and.w	r3, r3, #4
 8009134:	2b00      	cmp	r3, #0
 8009136:	d005      	beq.n	8009144 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009138:	4b59      	ldr	r3, [pc, #356]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	4a58      	ldr	r2, [pc, #352]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 800913e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009142:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f003 0308 	and.w	r3, r3, #8
 800914c:	2b00      	cmp	r3, #0
 800914e:	d005      	beq.n	800915c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009150:	4b53      	ldr	r3, [pc, #332]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 8009152:	685b      	ldr	r3, [r3, #4]
 8009154:	4a52      	ldr	r2, [pc, #328]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 8009156:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800915a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800915c:	4b50      	ldr	r3, [pc, #320]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	689b      	ldr	r3, [r3, #8]
 8009168:	494d      	ldr	r1, [pc, #308]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 800916a:	4313      	orrs	r3, r2
 800916c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f003 0301 	and.w	r3, r3, #1
 8009176:	2b00      	cmp	r3, #0
 8009178:	d040      	beq.n	80091fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	2b01      	cmp	r3, #1
 8009180:	d107      	bne.n	8009192 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009182:	4b47      	ldr	r3, [pc, #284]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d115      	bne.n	80091ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800918e:	2301      	movs	r3, #1
 8009190:	e07f      	b.n	8009292 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	2b02      	cmp	r3, #2
 8009198:	d107      	bne.n	80091aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800919a:	4b41      	ldr	r3, [pc, #260]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d109      	bne.n	80091ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e073      	b.n	8009292 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80091aa:	4b3d      	ldr	r3, [pc, #244]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f003 0302 	and.w	r3, r3, #2
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d101      	bne.n	80091ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	e06b      	b.n	8009292 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80091ba:	4b39      	ldr	r3, [pc, #228]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	f023 0203 	bic.w	r2, r3, #3
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	685b      	ldr	r3, [r3, #4]
 80091c6:	4936      	ldr	r1, [pc, #216]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 80091c8:	4313      	orrs	r3, r2
 80091ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80091cc:	f7fe f93c 	bl	8007448 <HAL_GetTick>
 80091d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091d2:	e00a      	b.n	80091ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80091d4:	f7fe f938 	bl	8007448 <HAL_GetTick>
 80091d8:	4602      	mov	r2, r0
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	1ad3      	subs	r3, r2, r3
 80091de:	f241 3288 	movw	r2, #5000	; 0x1388
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d901      	bls.n	80091ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80091e6:	2303      	movs	r3, #3
 80091e8:	e053      	b.n	8009292 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091ea:	4b2d      	ldr	r3, [pc, #180]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	f003 020c 	and.w	r2, r3, #12
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	009b      	lsls	r3, r3, #2
 80091f8:	429a      	cmp	r2, r3
 80091fa:	d1eb      	bne.n	80091d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80091fc:	4b27      	ldr	r3, [pc, #156]	; (800929c <HAL_RCC_ClockConfig+0x1c0>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 0307 	and.w	r3, r3, #7
 8009204:	683a      	ldr	r2, [r7, #0]
 8009206:	429a      	cmp	r2, r3
 8009208:	d210      	bcs.n	800922c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800920a:	4b24      	ldr	r3, [pc, #144]	; (800929c <HAL_RCC_ClockConfig+0x1c0>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f023 0207 	bic.w	r2, r3, #7
 8009212:	4922      	ldr	r1, [pc, #136]	; (800929c <HAL_RCC_ClockConfig+0x1c0>)
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	4313      	orrs	r3, r2
 8009218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800921a:	4b20      	ldr	r3, [pc, #128]	; (800929c <HAL_RCC_ClockConfig+0x1c0>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f003 0307 	and.w	r3, r3, #7
 8009222:	683a      	ldr	r2, [r7, #0]
 8009224:	429a      	cmp	r2, r3
 8009226:	d001      	beq.n	800922c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8009228:	2301      	movs	r3, #1
 800922a:	e032      	b.n	8009292 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f003 0304 	and.w	r3, r3, #4
 8009234:	2b00      	cmp	r3, #0
 8009236:	d008      	beq.n	800924a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009238:	4b19      	ldr	r3, [pc, #100]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	68db      	ldr	r3, [r3, #12]
 8009244:	4916      	ldr	r1, [pc, #88]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 8009246:	4313      	orrs	r3, r2
 8009248:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f003 0308 	and.w	r3, r3, #8
 8009252:	2b00      	cmp	r3, #0
 8009254:	d009      	beq.n	800926a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8009256:	4b12      	ldr	r3, [pc, #72]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 8009258:	685b      	ldr	r3, [r3, #4]
 800925a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	691b      	ldr	r3, [r3, #16]
 8009262:	00db      	lsls	r3, r3, #3
 8009264:	490e      	ldr	r1, [pc, #56]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 8009266:	4313      	orrs	r3, r2
 8009268:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800926a:	f000 f821 	bl	80092b0 <HAL_RCC_GetSysClockFreq>
 800926e:	4602      	mov	r2, r0
 8009270:	4b0b      	ldr	r3, [pc, #44]	; (80092a0 <HAL_RCC_ClockConfig+0x1c4>)
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	091b      	lsrs	r3, r3, #4
 8009276:	f003 030f 	and.w	r3, r3, #15
 800927a:	490a      	ldr	r1, [pc, #40]	; (80092a4 <HAL_RCC_ClockConfig+0x1c8>)
 800927c:	5ccb      	ldrb	r3, [r1, r3]
 800927e:	fa22 f303 	lsr.w	r3, r2, r3
 8009282:	4a09      	ldr	r2, [pc, #36]	; (80092a8 <HAL_RCC_ClockConfig+0x1cc>)
 8009284:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8009286:	4b09      	ldr	r3, [pc, #36]	; (80092ac <HAL_RCC_ClockConfig+0x1d0>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4618      	mov	r0, r3
 800928c:	f7fe f89a 	bl	80073c4 <HAL_InitTick>

  return HAL_OK;
 8009290:	2300      	movs	r3, #0
}
 8009292:	4618      	mov	r0, r3
 8009294:	3710      	adds	r7, #16
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	40022000 	.word	0x40022000
 80092a0:	40021000 	.word	0x40021000
 80092a4:	0800fc0c 	.word	0x0800fc0c
 80092a8:	2000000c 	.word	0x2000000c
 80092ac:	20000010 	.word	0x20000010

080092b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80092b0:	b490      	push	{r4, r7}
 80092b2:	b08a      	sub	sp, #40	; 0x28
 80092b4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80092b6:	4b2a      	ldr	r3, [pc, #168]	; (8009360 <HAL_RCC_GetSysClockFreq+0xb0>)
 80092b8:	1d3c      	adds	r4, r7, #4
 80092ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80092bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80092c0:	f240 2301 	movw	r3, #513	; 0x201
 80092c4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80092c6:	2300      	movs	r3, #0
 80092c8:	61fb      	str	r3, [r7, #28]
 80092ca:	2300      	movs	r3, #0
 80092cc:	61bb      	str	r3, [r7, #24]
 80092ce:	2300      	movs	r3, #0
 80092d0:	627b      	str	r3, [r7, #36]	; 0x24
 80092d2:	2300      	movs	r3, #0
 80092d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80092d6:	2300      	movs	r3, #0
 80092d8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80092da:	4b22      	ldr	r3, [pc, #136]	; (8009364 <HAL_RCC_GetSysClockFreq+0xb4>)
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80092e0:	69fb      	ldr	r3, [r7, #28]
 80092e2:	f003 030c 	and.w	r3, r3, #12
 80092e6:	2b04      	cmp	r3, #4
 80092e8:	d002      	beq.n	80092f0 <HAL_RCC_GetSysClockFreq+0x40>
 80092ea:	2b08      	cmp	r3, #8
 80092ec:	d003      	beq.n	80092f6 <HAL_RCC_GetSysClockFreq+0x46>
 80092ee:	e02d      	b.n	800934c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80092f0:	4b1d      	ldr	r3, [pc, #116]	; (8009368 <HAL_RCC_GetSysClockFreq+0xb8>)
 80092f2:	623b      	str	r3, [r7, #32]
      break;
 80092f4:	e02d      	b.n	8009352 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	0c9b      	lsrs	r3, r3, #18
 80092fa:	f003 030f 	and.w	r3, r3, #15
 80092fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8009302:	4413      	add	r3, r2
 8009304:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8009308:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800930a:	69fb      	ldr	r3, [r7, #28]
 800930c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009310:	2b00      	cmp	r3, #0
 8009312:	d013      	beq.n	800933c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8009314:	4b13      	ldr	r3, [pc, #76]	; (8009364 <HAL_RCC_GetSysClockFreq+0xb4>)
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	0c5b      	lsrs	r3, r3, #17
 800931a:	f003 0301 	and.w	r3, r3, #1
 800931e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8009322:	4413      	add	r3, r2
 8009324:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8009328:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	4a0e      	ldr	r2, [pc, #56]	; (8009368 <HAL_RCC_GetSysClockFreq+0xb8>)
 800932e:	fb02 f203 	mul.w	r2, r2, r3
 8009332:	69bb      	ldr	r3, [r7, #24]
 8009334:	fbb2 f3f3 	udiv	r3, r2, r3
 8009338:	627b      	str	r3, [r7, #36]	; 0x24
 800933a:	e004      	b.n	8009346 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	4a0b      	ldr	r2, [pc, #44]	; (800936c <HAL_RCC_GetSysClockFreq+0xbc>)
 8009340:	fb02 f303 	mul.w	r3, r2, r3
 8009344:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8009346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009348:	623b      	str	r3, [r7, #32]
      break;
 800934a:	e002      	b.n	8009352 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800934c:	4b06      	ldr	r3, [pc, #24]	; (8009368 <HAL_RCC_GetSysClockFreq+0xb8>)
 800934e:	623b      	str	r3, [r7, #32]
      break;
 8009350:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009352:	6a3b      	ldr	r3, [r7, #32]
}
 8009354:	4618      	mov	r0, r3
 8009356:	3728      	adds	r7, #40	; 0x28
 8009358:	46bd      	mov	sp, r7
 800935a:	bc90      	pop	{r4, r7}
 800935c:	4770      	bx	lr
 800935e:	bf00      	nop
 8009360:	0800e43c 	.word	0x0800e43c
 8009364:	40021000 	.word	0x40021000
 8009368:	007a1200 	.word	0x007a1200
 800936c:	003d0900 	.word	0x003d0900

08009370 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009370:	b480      	push	{r7}
 8009372:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009374:	4b02      	ldr	r3, [pc, #8]	; (8009380 <HAL_RCC_GetHCLKFreq+0x10>)
 8009376:	681b      	ldr	r3, [r3, #0]
}
 8009378:	4618      	mov	r0, r3
 800937a:	46bd      	mov	sp, r7
 800937c:	bc80      	pop	{r7}
 800937e:	4770      	bx	lr
 8009380:	2000000c 	.word	0x2000000c

08009384 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009388:	f7ff fff2 	bl	8009370 <HAL_RCC_GetHCLKFreq>
 800938c:	4602      	mov	r2, r0
 800938e:	4b05      	ldr	r3, [pc, #20]	; (80093a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	0a1b      	lsrs	r3, r3, #8
 8009394:	f003 0307 	and.w	r3, r3, #7
 8009398:	4903      	ldr	r1, [pc, #12]	; (80093a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800939a:	5ccb      	ldrb	r3, [r1, r3]
 800939c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	40021000 	.word	0x40021000
 80093a8:	0800fc1c 	.word	0x0800fc1c

080093ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80093b0:	f7ff ffde 	bl	8009370 <HAL_RCC_GetHCLKFreq>
 80093b4:	4602      	mov	r2, r0
 80093b6:	4b05      	ldr	r3, [pc, #20]	; (80093cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	0adb      	lsrs	r3, r3, #11
 80093bc:	f003 0307 	and.w	r3, r3, #7
 80093c0:	4903      	ldr	r1, [pc, #12]	; (80093d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80093c2:	5ccb      	ldrb	r3, [r1, r3]
 80093c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	bd80      	pop	{r7, pc}
 80093cc:	40021000 	.word	0x40021000
 80093d0:	0800fc1c 	.word	0x0800fc1c

080093d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b085      	sub	sp, #20
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80093dc:	4b0a      	ldr	r3, [pc, #40]	; (8009408 <RCC_Delay+0x34>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a0a      	ldr	r2, [pc, #40]	; (800940c <RCC_Delay+0x38>)
 80093e2:	fba2 2303 	umull	r2, r3, r2, r3
 80093e6:	0a5b      	lsrs	r3, r3, #9
 80093e8:	687a      	ldr	r2, [r7, #4]
 80093ea:	fb02 f303 	mul.w	r3, r2, r3
 80093ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80093f0:	bf00      	nop
  }
  while (Delay --);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	1e5a      	subs	r2, r3, #1
 80093f6:	60fa      	str	r2, [r7, #12]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d1f9      	bne.n	80093f0 <RCC_Delay+0x1c>
}
 80093fc:	bf00      	nop
 80093fe:	bf00      	nop
 8009400:	3714      	adds	r7, #20
 8009402:	46bd      	mov	sp, r7
 8009404:	bc80      	pop	{r7}
 8009406:	4770      	bx	lr
 8009408:	2000000c 	.word	0x2000000c
 800940c:	10624dd3 	.word	0x10624dd3

08009410 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8009418:	2300      	movs	r3, #0
 800941a:	613b      	str	r3, [r7, #16]
 800941c:	2300      	movs	r3, #0
 800941e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f003 0301 	and.w	r3, r3, #1
 8009428:	2b00      	cmp	r3, #0
 800942a:	d07d      	beq.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800942c:	2300      	movs	r3, #0
 800942e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009430:	4b4f      	ldr	r3, [pc, #316]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009432:	69db      	ldr	r3, [r3, #28]
 8009434:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009438:	2b00      	cmp	r3, #0
 800943a:	d10d      	bne.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800943c:	4b4c      	ldr	r3, [pc, #304]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800943e:	69db      	ldr	r3, [r3, #28]
 8009440:	4a4b      	ldr	r2, [pc, #300]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009446:	61d3      	str	r3, [r2, #28]
 8009448:	4b49      	ldr	r3, [pc, #292]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800944a:	69db      	ldr	r3, [r3, #28]
 800944c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009450:	60bb      	str	r3, [r7, #8]
 8009452:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009454:	2301      	movs	r3, #1
 8009456:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009458:	4b46      	ldr	r3, [pc, #280]	; (8009574 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009460:	2b00      	cmp	r3, #0
 8009462:	d118      	bne.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009464:	4b43      	ldr	r3, [pc, #268]	; (8009574 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a42      	ldr	r2, [pc, #264]	; (8009574 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800946a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800946e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009470:	f7fd ffea 	bl	8007448 <HAL_GetTick>
 8009474:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009476:	e008      	b.n	800948a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009478:	f7fd ffe6 	bl	8007448 <HAL_GetTick>
 800947c:	4602      	mov	r2, r0
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	1ad3      	subs	r3, r2, r3
 8009482:	2b64      	cmp	r3, #100	; 0x64
 8009484:	d901      	bls.n	800948a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8009486:	2303      	movs	r3, #3
 8009488:	e06d      	b.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800948a:	4b3a      	ldr	r3, [pc, #232]	; (8009574 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009492:	2b00      	cmp	r3, #0
 8009494:	d0f0      	beq.n	8009478 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009496:	4b36      	ldr	r3, [pc, #216]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009498:	6a1b      	ldr	r3, [r3, #32]
 800949a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800949e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d02e      	beq.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	685b      	ldr	r3, [r3, #4]
 80094aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094ae:	68fa      	ldr	r2, [r7, #12]
 80094b0:	429a      	cmp	r2, r3
 80094b2:	d027      	beq.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80094b4:	4b2e      	ldr	r3, [pc, #184]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80094b6:	6a1b      	ldr	r3, [r3, #32]
 80094b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094bc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80094be:	4b2e      	ldr	r3, [pc, #184]	; (8009578 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80094c0:	2201      	movs	r2, #1
 80094c2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80094c4:	4b2c      	ldr	r3, [pc, #176]	; (8009578 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80094c6:	2200      	movs	r2, #0
 80094c8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80094ca:	4a29      	ldr	r2, [pc, #164]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f003 0301 	and.w	r3, r3, #1
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d014      	beq.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094da:	f7fd ffb5 	bl	8007448 <HAL_GetTick>
 80094de:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094e0:	e00a      	b.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094e2:	f7fd ffb1 	bl	8007448 <HAL_GetTick>
 80094e6:	4602      	mov	r2, r0
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	1ad3      	subs	r3, r2, r3
 80094ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d901      	bls.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80094f4:	2303      	movs	r3, #3
 80094f6:	e036      	b.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094f8:	4b1d      	ldr	r3, [pc, #116]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80094fa:	6a1b      	ldr	r3, [r3, #32]
 80094fc:	f003 0302 	and.w	r3, r3, #2
 8009500:	2b00      	cmp	r3, #0
 8009502:	d0ee      	beq.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009504:	4b1a      	ldr	r3, [pc, #104]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009506:	6a1b      	ldr	r3, [r3, #32]
 8009508:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	4917      	ldr	r1, [pc, #92]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009512:	4313      	orrs	r3, r2
 8009514:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009516:	7dfb      	ldrb	r3, [r7, #23]
 8009518:	2b01      	cmp	r3, #1
 800951a:	d105      	bne.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800951c:	4b14      	ldr	r3, [pc, #80]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800951e:	69db      	ldr	r3, [r3, #28]
 8009520:	4a13      	ldr	r2, [pc, #76]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009522:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009526:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f003 0302 	and.w	r3, r3, #2
 8009530:	2b00      	cmp	r3, #0
 8009532:	d008      	beq.n	8009546 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009534:	4b0e      	ldr	r3, [pc, #56]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	689b      	ldr	r3, [r3, #8]
 8009540:	490b      	ldr	r1, [pc, #44]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009542:	4313      	orrs	r3, r2
 8009544:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f003 0310 	and.w	r3, r3, #16
 800954e:	2b00      	cmp	r3, #0
 8009550:	d008      	beq.n	8009564 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009552:	4b07      	ldr	r3, [pc, #28]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009554:	685b      	ldr	r3, [r3, #4]
 8009556:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	695b      	ldr	r3, [r3, #20]
 800955e:	4904      	ldr	r1, [pc, #16]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009560:	4313      	orrs	r3, r2
 8009562:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8009564:	2300      	movs	r3, #0
}
 8009566:	4618      	mov	r0, r3
 8009568:	3718      	adds	r7, #24
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
 800956e:	bf00      	nop
 8009570:	40021000 	.word	0x40021000
 8009574:	40007000 	.word	0x40007000
 8009578:	42420440 	.word	0x42420440

0800957c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b084      	sub	sp, #16
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d004      	beq.n	8009598 <HAL_SRAM_Init+0x1c>
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	699b      	ldr	r3, [r3, #24]
 8009592:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009596:	d101      	bne.n	800959c <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8009598:	2301      	movs	r3, #1
 800959a:	e038      	b.n	800960e <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80095a2:	b2db      	uxtb	r3, r3
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d106      	bne.n	80095b6 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2200      	movs	r2, #0
 80095ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80095b0:	68f8      	ldr	r0, [r7, #12]
 80095b2:	f7f8 fab1 	bl	8001b18 <HAL_SRAM_MspInit>
#endif
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681a      	ldr	r2, [r3, #0]
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	3308      	adds	r3, #8
 80095be:	4619      	mov	r1, r3
 80095c0:	4610      	mov	r0, r2
 80095c2:	f001 fe07 	bl	800b1d4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	6818      	ldr	r0, [r3, #0]
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	461a      	mov	r2, r3
 80095d0:	68b9      	ldr	r1, [r7, #8]
 80095d2:	f001 fe69 	bl	800b2a8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	6858      	ldr	r0, [r3, #4]
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	689a      	ldr	r2, [r3, #8]
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095e2:	6879      	ldr	r1, [r7, #4]
 80095e4:	f001 fe94 	bl	800b310 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	68fa      	ldr	r2, [r7, #12]
 80095ee:	6892      	ldr	r2, [r2, #8]
 80095f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	68fa      	ldr	r2, [r7, #12]
 80095fa:	6892      	ldr	r2, [r2, #8]
 80095fc:	f041 0101 	orr.w	r1, r1, #1
 8009600:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2201      	movs	r2, #1
 8009608:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800960c:	2300      	movs	r3, #0
}
 800960e:	4618      	mov	r0, r3
 8009610:	3710      	adds	r7, #16
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}

08009616 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009616:	b580      	push	{r7, lr}
 8009618:	b082      	sub	sp, #8
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d101      	bne.n	8009628 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009624:	2301      	movs	r3, #1
 8009626:	e041      	b.n	80096ac <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800962e:	b2db      	uxtb	r3, r3
 8009630:	2b00      	cmp	r3, #0
 8009632:	d106      	bne.n	8009642 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2200      	movs	r2, #0
 8009638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f7fd fd43 	bl	80070c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2202      	movs	r2, #2
 8009646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681a      	ldr	r2, [r3, #0]
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	3304      	adds	r3, #4
 8009652:	4619      	mov	r1, r3
 8009654:	4610      	mov	r0, r2
 8009656:	f000 fdeb 	bl	800a230 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2201      	movs	r2, #1
 800965e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2201      	movs	r2, #1
 8009666:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2201      	movs	r2, #1
 800966e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2201      	movs	r2, #1
 8009676:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2201      	movs	r2, #1
 800967e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2201      	movs	r2, #1
 8009686:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2201      	movs	r2, #1
 8009696:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2201      	movs	r2, #1
 800969e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2201      	movs	r2, #1
 80096a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096aa:	2300      	movs	r3, #0
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3708      	adds	r7, #8
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}

080096b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096c2:	b2db      	uxtb	r3, r3
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d001      	beq.n	80096cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80096c8:	2301      	movs	r3, #1
 80096ca:	e044      	b.n	8009756 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2202      	movs	r2, #2
 80096d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	68da      	ldr	r2, [r3, #12]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f042 0201 	orr.w	r2, r2, #1
 80096e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	4a1d      	ldr	r2, [pc, #116]	; (8009760 <HAL_TIM_Base_Start_IT+0xac>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d018      	beq.n	8009720 <HAL_TIM_Base_Start_IT+0x6c>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a1c      	ldr	r2, [pc, #112]	; (8009764 <HAL_TIM_Base_Start_IT+0xb0>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d013      	beq.n	8009720 <HAL_TIM_Base_Start_IT+0x6c>
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009700:	d00e      	beq.n	8009720 <HAL_TIM_Base_Start_IT+0x6c>
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	4a18      	ldr	r2, [pc, #96]	; (8009768 <HAL_TIM_Base_Start_IT+0xb4>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d009      	beq.n	8009720 <HAL_TIM_Base_Start_IT+0x6c>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4a16      	ldr	r2, [pc, #88]	; (800976c <HAL_TIM_Base_Start_IT+0xb8>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d004      	beq.n	8009720 <HAL_TIM_Base_Start_IT+0x6c>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	4a15      	ldr	r2, [pc, #84]	; (8009770 <HAL_TIM_Base_Start_IT+0xbc>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d111      	bne.n	8009744 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	f003 0307 	and.w	r3, r3, #7
 800972a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2b06      	cmp	r3, #6
 8009730:	d010      	beq.n	8009754 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	681a      	ldr	r2, [r3, #0]
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f042 0201 	orr.w	r2, r2, #1
 8009740:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009742:	e007      	b.n	8009754 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	681a      	ldr	r2, [r3, #0]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f042 0201 	orr.w	r2, r2, #1
 8009752:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009754:	2300      	movs	r3, #0
}
 8009756:	4618      	mov	r0, r3
 8009758:	3714      	adds	r7, #20
 800975a:	46bd      	mov	sp, r7
 800975c:	bc80      	pop	{r7}
 800975e:	4770      	bx	lr
 8009760:	40012c00 	.word	0x40012c00
 8009764:	40013400 	.word	0x40013400
 8009768:	40000400 	.word	0x40000400
 800976c:	40000800 	.word	0x40000800
 8009770:	40000c00 	.word	0x40000c00

08009774 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b082      	sub	sp, #8
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d101      	bne.n	8009786 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8009782:	2301      	movs	r3, #1
 8009784:	e041      	b.n	800980a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800978c:	b2db      	uxtb	r3, r3
 800978e:	2b00      	cmp	r3, #0
 8009790:	d106      	bne.n	80097a0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2200      	movs	r2, #0
 8009796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f000 f839 	bl	8009812 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2202      	movs	r2, #2
 80097a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	3304      	adds	r3, #4
 80097b0:	4619      	mov	r1, r3
 80097b2:	4610      	mov	r0, r2
 80097b4:	f000 fd3c 	bl	800a230 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2201      	movs	r2, #1
 80097bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2201      	movs	r2, #1
 80097c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2201      	movs	r2, #1
 80097cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2201      	movs	r2, #1
 80097d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2201      	movs	r2, #1
 80097dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2201      	movs	r2, #1
 80097e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2201      	movs	r2, #1
 80097ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2201      	movs	r2, #1
 80097f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2201      	movs	r2, #1
 80097fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2201      	movs	r2, #1
 8009804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009808:	2300      	movs	r3, #0
}
 800980a:	4618      	mov	r0, r3
 800980c:	3708      	adds	r7, #8
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}

08009812 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8009812:	b480      	push	{r7}
 8009814:	b083      	sub	sp, #12
 8009816:	af00      	add	r7, sp, #0
 8009818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800981a:	bf00      	nop
 800981c:	370c      	adds	r7, #12
 800981e:	46bd      	mov	sp, r7
 8009820:	bc80      	pop	{r7}
 8009822:	4770      	bx	lr

08009824 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b082      	sub	sp, #8
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d101      	bne.n	8009836 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009832:	2301      	movs	r3, #1
 8009834:	e041      	b.n	80098ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800983c:	b2db      	uxtb	r3, r3
 800983e:	2b00      	cmp	r3, #0
 8009840:	d106      	bne.n	8009850 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2200      	movs	r2, #0
 8009846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f7fd fc20 	bl	8007090 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2202      	movs	r2, #2
 8009854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681a      	ldr	r2, [r3, #0]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	3304      	adds	r3, #4
 8009860:	4619      	mov	r1, r3
 8009862:	4610      	mov	r0, r2
 8009864:	f000 fce4 	bl	800a230 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2201      	movs	r2, #1
 800986c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2201      	movs	r2, #1
 8009874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2201      	movs	r2, #1
 800987c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2201      	movs	r2, #1
 8009884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2201      	movs	r2, #1
 800988c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2201      	movs	r2, #1
 800989c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2201      	movs	r2, #1
 80098a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2201      	movs	r2, #1
 80098ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2201      	movs	r2, #1
 80098b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80098b8:	2300      	movs	r3, #0
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3708      	adds	r7, #8
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
	...

080098c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b084      	sub	sp, #16
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d109      	bne.n	80098e8 <HAL_TIM_PWM_Start+0x24>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	2b01      	cmp	r3, #1
 80098de:	bf14      	ite	ne
 80098e0:	2301      	movne	r3, #1
 80098e2:	2300      	moveq	r3, #0
 80098e4:	b2db      	uxtb	r3, r3
 80098e6:	e022      	b.n	800992e <HAL_TIM_PWM_Start+0x6a>
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	2b04      	cmp	r3, #4
 80098ec:	d109      	bne.n	8009902 <HAL_TIM_PWM_Start+0x3e>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80098f4:	b2db      	uxtb	r3, r3
 80098f6:	2b01      	cmp	r3, #1
 80098f8:	bf14      	ite	ne
 80098fa:	2301      	movne	r3, #1
 80098fc:	2300      	moveq	r3, #0
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	e015      	b.n	800992e <HAL_TIM_PWM_Start+0x6a>
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	2b08      	cmp	r3, #8
 8009906:	d109      	bne.n	800991c <HAL_TIM_PWM_Start+0x58>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800990e:	b2db      	uxtb	r3, r3
 8009910:	2b01      	cmp	r3, #1
 8009912:	bf14      	ite	ne
 8009914:	2301      	movne	r3, #1
 8009916:	2300      	moveq	r3, #0
 8009918:	b2db      	uxtb	r3, r3
 800991a:	e008      	b.n	800992e <HAL_TIM_PWM_Start+0x6a>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009922:	b2db      	uxtb	r3, r3
 8009924:	2b01      	cmp	r3, #1
 8009926:	bf14      	ite	ne
 8009928:	2301      	movne	r3, #1
 800992a:	2300      	moveq	r3, #0
 800992c:	b2db      	uxtb	r3, r3
 800992e:	2b00      	cmp	r3, #0
 8009930:	d001      	beq.n	8009936 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009932:	2301      	movs	r3, #1
 8009934:	e072      	b.n	8009a1c <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d104      	bne.n	8009946 <HAL_TIM_PWM_Start+0x82>
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2202      	movs	r2, #2
 8009940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009944:	e013      	b.n	800996e <HAL_TIM_PWM_Start+0xaa>
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	2b04      	cmp	r3, #4
 800994a:	d104      	bne.n	8009956 <HAL_TIM_PWM_Start+0x92>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2202      	movs	r2, #2
 8009950:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009954:	e00b      	b.n	800996e <HAL_TIM_PWM_Start+0xaa>
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	2b08      	cmp	r3, #8
 800995a:	d104      	bne.n	8009966 <HAL_TIM_PWM_Start+0xa2>
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2202      	movs	r2, #2
 8009960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009964:	e003      	b.n	800996e <HAL_TIM_PWM_Start+0xaa>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2202      	movs	r2, #2
 800996a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	2201      	movs	r2, #1
 8009974:	6839      	ldr	r1, [r7, #0]
 8009976:	4618      	mov	r0, r3
 8009978:	f001 f82f 	bl	800a9da <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a28      	ldr	r2, [pc, #160]	; (8009a24 <HAL_TIM_PWM_Start+0x160>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d004      	beq.n	8009990 <HAL_TIM_PWM_Start+0xcc>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a27      	ldr	r2, [pc, #156]	; (8009a28 <HAL_TIM_PWM_Start+0x164>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d101      	bne.n	8009994 <HAL_TIM_PWM_Start+0xd0>
 8009990:	2301      	movs	r3, #1
 8009992:	e000      	b.n	8009996 <HAL_TIM_PWM_Start+0xd2>
 8009994:	2300      	movs	r3, #0
 8009996:	2b00      	cmp	r3, #0
 8009998:	d007      	beq.n	80099aa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80099a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a1d      	ldr	r2, [pc, #116]	; (8009a24 <HAL_TIM_PWM_Start+0x160>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d018      	beq.n	80099e6 <HAL_TIM_PWM_Start+0x122>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	4a1b      	ldr	r2, [pc, #108]	; (8009a28 <HAL_TIM_PWM_Start+0x164>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d013      	beq.n	80099e6 <HAL_TIM_PWM_Start+0x122>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099c6:	d00e      	beq.n	80099e6 <HAL_TIM_PWM_Start+0x122>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a17      	ldr	r2, [pc, #92]	; (8009a2c <HAL_TIM_PWM_Start+0x168>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d009      	beq.n	80099e6 <HAL_TIM_PWM_Start+0x122>
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a16      	ldr	r2, [pc, #88]	; (8009a30 <HAL_TIM_PWM_Start+0x16c>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d004      	beq.n	80099e6 <HAL_TIM_PWM_Start+0x122>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4a14      	ldr	r2, [pc, #80]	; (8009a34 <HAL_TIM_PWM_Start+0x170>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d111      	bne.n	8009a0a <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	f003 0307 	and.w	r3, r3, #7
 80099f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	2b06      	cmp	r3, #6
 80099f6:	d010      	beq.n	8009a1a <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	681a      	ldr	r2, [r3, #0]
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f042 0201 	orr.w	r2, r2, #1
 8009a06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a08:	e007      	b.n	8009a1a <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f042 0201 	orr.w	r2, r2, #1
 8009a18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009a1a:	2300      	movs	r3, #0
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	3710      	adds	r7, #16
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}
 8009a24:	40012c00 	.word	0x40012c00
 8009a28:	40013400 	.word	0x40013400
 8009a2c:	40000400 	.word	0x40000400
 8009a30:	40000800 	.word	0x40000800
 8009a34:	40000c00 	.word	0x40000c00

08009a38 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b082      	sub	sp, #8
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d101      	bne.n	8009a4a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009a46:	2301      	movs	r3, #1
 8009a48:	e041      	b.n	8009ace <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d106      	bne.n	8009a64 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f000 f839 	bl	8009ad6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2202      	movs	r2, #2
 8009a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	3304      	adds	r3, #4
 8009a74:	4619      	mov	r1, r3
 8009a76:	4610      	mov	r0, r2
 8009a78:	f000 fbda 	bl	800a230 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2201      	movs	r2, #1
 8009a80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2201      	movs	r2, #1
 8009a88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2201      	movs	r2, #1
 8009ab0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009acc:	2300      	movs	r3, #0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3708      	adds	r7, #8
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}

08009ad6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8009ad6:	b480      	push	{r7}
 8009ad8:	b083      	sub	sp, #12
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8009ade:	bf00      	nop
 8009ae0:	370c      	adds	r7, #12
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bc80      	pop	{r7}
 8009ae6:	4770      	bx	lr

08009ae8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b082      	sub	sp, #8
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	691b      	ldr	r3, [r3, #16]
 8009af6:	f003 0302 	and.w	r3, r3, #2
 8009afa:	2b02      	cmp	r3, #2
 8009afc:	d122      	bne.n	8009b44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	68db      	ldr	r3, [r3, #12]
 8009b04:	f003 0302 	and.w	r3, r3, #2
 8009b08:	2b02      	cmp	r3, #2
 8009b0a:	d11b      	bne.n	8009b44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f06f 0202 	mvn.w	r2, #2
 8009b14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2201      	movs	r2, #1
 8009b1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	699b      	ldr	r3, [r3, #24]
 8009b22:	f003 0303 	and.w	r3, r3, #3
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d003      	beq.n	8009b32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f000 fb64 	bl	800a1f8 <HAL_TIM_IC_CaptureCallback>
 8009b30:	e005      	b.n	8009b3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 fb57 	bl	800a1e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f000 fb66 	bl	800a20a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2200      	movs	r2, #0
 8009b42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	691b      	ldr	r3, [r3, #16]
 8009b4a:	f003 0304 	and.w	r3, r3, #4
 8009b4e:	2b04      	cmp	r3, #4
 8009b50:	d122      	bne.n	8009b98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	68db      	ldr	r3, [r3, #12]
 8009b58:	f003 0304 	and.w	r3, r3, #4
 8009b5c:	2b04      	cmp	r3, #4
 8009b5e:	d11b      	bne.n	8009b98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f06f 0204 	mvn.w	r2, #4
 8009b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2202      	movs	r2, #2
 8009b6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	699b      	ldr	r3, [r3, #24]
 8009b76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d003      	beq.n	8009b86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 fb3a 	bl	800a1f8 <HAL_TIM_IC_CaptureCallback>
 8009b84:	e005      	b.n	8009b92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 fb2d 	bl	800a1e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 fb3c 	bl	800a20a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2200      	movs	r2, #0
 8009b96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	691b      	ldr	r3, [r3, #16]
 8009b9e:	f003 0308 	and.w	r3, r3, #8
 8009ba2:	2b08      	cmp	r3, #8
 8009ba4:	d122      	bne.n	8009bec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	68db      	ldr	r3, [r3, #12]
 8009bac:	f003 0308 	and.w	r3, r3, #8
 8009bb0:	2b08      	cmp	r3, #8
 8009bb2:	d11b      	bne.n	8009bec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f06f 0208 	mvn.w	r2, #8
 8009bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2204      	movs	r2, #4
 8009bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	69db      	ldr	r3, [r3, #28]
 8009bca:	f003 0303 	and.w	r3, r3, #3
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d003      	beq.n	8009bda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f000 fb10 	bl	800a1f8 <HAL_TIM_IC_CaptureCallback>
 8009bd8:	e005      	b.n	8009be6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f000 fb03 	bl	800a1e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f000 fb12 	bl	800a20a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2200      	movs	r2, #0
 8009bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	691b      	ldr	r3, [r3, #16]
 8009bf2:	f003 0310 	and.w	r3, r3, #16
 8009bf6:	2b10      	cmp	r3, #16
 8009bf8:	d122      	bne.n	8009c40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	68db      	ldr	r3, [r3, #12]
 8009c00:	f003 0310 	and.w	r3, r3, #16
 8009c04:	2b10      	cmp	r3, #16
 8009c06:	d11b      	bne.n	8009c40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f06f 0210 	mvn.w	r2, #16
 8009c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2208      	movs	r2, #8
 8009c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	69db      	ldr	r3, [r3, #28]
 8009c1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d003      	beq.n	8009c2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 fae6 	bl	800a1f8 <HAL_TIM_IC_CaptureCallback>
 8009c2c:	e005      	b.n	8009c3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f000 fad9 	bl	800a1e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 fae8 	bl	800a20a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	691b      	ldr	r3, [r3, #16]
 8009c46:	f003 0301 	and.w	r3, r3, #1
 8009c4a:	2b01      	cmp	r3, #1
 8009c4c:	d10e      	bne.n	8009c6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	68db      	ldr	r3, [r3, #12]
 8009c54:	f003 0301 	and.w	r3, r3, #1
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d107      	bne.n	8009c6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f06f 0201 	mvn.w	r2, #1
 8009c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f000 fab4 	bl	800a1d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	691b      	ldr	r3, [r3, #16]
 8009c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c76:	2b80      	cmp	r3, #128	; 0x80
 8009c78:	d10e      	bne.n	8009c98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	68db      	ldr	r3, [r3, #12]
 8009c80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c84:	2b80      	cmp	r3, #128	; 0x80
 8009c86:	d107      	bne.n	8009c98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009c90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f000 ff3b 	bl	800ab0e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	691b      	ldr	r3, [r3, #16]
 8009c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ca2:	2b40      	cmp	r3, #64	; 0x40
 8009ca4:	d10e      	bne.n	8009cc4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	68db      	ldr	r3, [r3, #12]
 8009cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cb0:	2b40      	cmp	r3, #64	; 0x40
 8009cb2:	d107      	bne.n	8009cc4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f000 faac 	bl	800a21c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	691b      	ldr	r3, [r3, #16]
 8009cca:	f003 0320 	and.w	r3, r3, #32
 8009cce:	2b20      	cmp	r3, #32
 8009cd0:	d10e      	bne.n	8009cf0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	68db      	ldr	r3, [r3, #12]
 8009cd8:	f003 0320 	and.w	r3, r3, #32
 8009cdc:	2b20      	cmp	r3, #32
 8009cde:	d107      	bne.n	8009cf0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f06f 0220 	mvn.w	r2, #32
 8009ce8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 ff06 	bl	800aafc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009cf0:	bf00      	nop
 8009cf2:	3708      	adds	r7, #8
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}

08009cf8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b084      	sub	sp, #16
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	60b9      	str	r1, [r7, #8]
 8009d02:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d0a:	2b01      	cmp	r3, #1
 8009d0c:	d101      	bne.n	8009d12 <HAL_TIM_OC_ConfigChannel+0x1a>
 8009d0e:	2302      	movs	r3, #2
 8009d10:	e046      	b.n	8009da0 <HAL_TIM_OC_ConfigChannel+0xa8>
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2201      	movs	r2, #1
 8009d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2b0c      	cmp	r3, #12
 8009d1e:	d839      	bhi.n	8009d94 <HAL_TIM_OC_ConfigChannel+0x9c>
 8009d20:	a201      	add	r2, pc, #4	; (adr r2, 8009d28 <HAL_TIM_OC_ConfigChannel+0x30>)
 8009d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d26:	bf00      	nop
 8009d28:	08009d5d 	.word	0x08009d5d
 8009d2c:	08009d95 	.word	0x08009d95
 8009d30:	08009d95 	.word	0x08009d95
 8009d34:	08009d95 	.word	0x08009d95
 8009d38:	08009d6b 	.word	0x08009d6b
 8009d3c:	08009d95 	.word	0x08009d95
 8009d40:	08009d95 	.word	0x08009d95
 8009d44:	08009d95 	.word	0x08009d95
 8009d48:	08009d79 	.word	0x08009d79
 8009d4c:	08009d95 	.word	0x08009d95
 8009d50:	08009d95 	.word	0x08009d95
 8009d54:	08009d95 	.word	0x08009d95
 8009d58:	08009d87 	.word	0x08009d87
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	68b9      	ldr	r1, [r7, #8]
 8009d62:	4618      	mov	r0, r3
 8009d64:	f000 fade 	bl	800a324 <TIM_OC1_SetConfig>
      break;
 8009d68:	e015      	b.n	8009d96 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	68b9      	ldr	r1, [r7, #8]
 8009d70:	4618      	mov	r0, r3
 8009d72:	f000 fb47 	bl	800a404 <TIM_OC2_SetConfig>
      break;
 8009d76:	e00e      	b.n	8009d96 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	68b9      	ldr	r1, [r7, #8]
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f000 fbb4 	bl	800a4ec <TIM_OC3_SetConfig>
      break;
 8009d84:	e007      	b.n	8009d96 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	68b9      	ldr	r1, [r7, #8]
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	f000 fc21 	bl	800a5d4 <TIM_OC4_SetConfig>
      break;
 8009d92:	e000      	b.n	8009d96 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8009d94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d9e:	2300      	movs	r3, #0
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3710      	adds	r7, #16
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b084      	sub	sp, #16
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	60f8      	str	r0, [r7, #12]
 8009db0:	60b9      	str	r1, [r7, #8]
 8009db2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d101      	bne.n	8009dc2 <HAL_TIM_IC_ConfigChannel+0x1a>
 8009dbe:	2302      	movs	r3, #2
 8009dc0:	e082      	b.n	8009ec8 <HAL_TIM_IC_ConfigChannel+0x120>
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2201      	movs	r2, #1
 8009dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d11b      	bne.n	8009e08 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6818      	ldr	r0, [r3, #0]
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	6819      	ldr	r1, [r3, #0]
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	685a      	ldr	r2, [r3, #4]
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	68db      	ldr	r3, [r3, #12]
 8009de0:	f000 fc4c 	bl	800a67c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	699a      	ldr	r2, [r3, #24]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f022 020c 	bic.w	r2, r2, #12
 8009df2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	6999      	ldr	r1, [r3, #24]
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	689a      	ldr	r2, [r3, #8]
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	430a      	orrs	r2, r1
 8009e04:	619a      	str	r2, [r3, #24]
 8009e06:	e05a      	b.n	8009ebe <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2b04      	cmp	r3, #4
 8009e0c:	d11c      	bne.n	8009e48 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	6818      	ldr	r0, [r3, #0]
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	6819      	ldr	r1, [r3, #0]
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	685a      	ldr	r2, [r3, #4]
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	68db      	ldr	r3, [r3, #12]
 8009e1e:	f000 fcc1 	bl	800a7a4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	699a      	ldr	r2, [r3, #24]
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009e30:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	6999      	ldr	r1, [r3, #24]
 8009e38:	68bb      	ldr	r3, [r7, #8]
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	021a      	lsls	r2, r3, #8
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	430a      	orrs	r2, r1
 8009e44:	619a      	str	r2, [r3, #24]
 8009e46:	e03a      	b.n	8009ebe <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2b08      	cmp	r3, #8
 8009e4c:	d11b      	bne.n	8009e86 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	6818      	ldr	r0, [r3, #0]
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	6819      	ldr	r1, [r3, #0]
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	685a      	ldr	r2, [r3, #4]
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	f000 fd0c 	bl	800a87a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	69da      	ldr	r2, [r3, #28]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f022 020c 	bic.w	r2, r2, #12
 8009e70:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	69d9      	ldr	r1, [r3, #28]
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	689a      	ldr	r2, [r3, #8]
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	430a      	orrs	r2, r1
 8009e82:	61da      	str	r2, [r3, #28]
 8009e84:	e01b      	b.n	8009ebe <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	6818      	ldr	r0, [r3, #0]
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	6819      	ldr	r1, [r3, #0]
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	685a      	ldr	r2, [r3, #4]
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	68db      	ldr	r3, [r3, #12]
 8009e96:	f000 fd2b 	bl	800a8f0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	69da      	ldr	r2, [r3, #28]
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009ea8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	69d9      	ldr	r1, [r3, #28]
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	689b      	ldr	r3, [r3, #8]
 8009eb4:	021a      	lsls	r2, r3, #8
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	430a      	orrs	r2, r1
 8009ebc:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ec6:	2300      	movs	r3, #0
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	3710      	adds	r7, #16
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}

08009ed0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b084      	sub	sp, #16
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	60f8      	str	r0, [r7, #12]
 8009ed8:	60b9      	str	r1, [r7, #8]
 8009eda:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d101      	bne.n	8009eea <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009ee6:	2302      	movs	r3, #2
 8009ee8:	e0ac      	b.n	800a044 <HAL_TIM_PWM_ConfigChannel+0x174>
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	2201      	movs	r2, #1
 8009eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2b0c      	cmp	r3, #12
 8009ef6:	f200 809f 	bhi.w	800a038 <HAL_TIM_PWM_ConfigChannel+0x168>
 8009efa:	a201      	add	r2, pc, #4	; (adr r2, 8009f00 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8009efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f00:	08009f35 	.word	0x08009f35
 8009f04:	0800a039 	.word	0x0800a039
 8009f08:	0800a039 	.word	0x0800a039
 8009f0c:	0800a039 	.word	0x0800a039
 8009f10:	08009f75 	.word	0x08009f75
 8009f14:	0800a039 	.word	0x0800a039
 8009f18:	0800a039 	.word	0x0800a039
 8009f1c:	0800a039 	.word	0x0800a039
 8009f20:	08009fb7 	.word	0x08009fb7
 8009f24:	0800a039 	.word	0x0800a039
 8009f28:	0800a039 	.word	0x0800a039
 8009f2c:	0800a039 	.word	0x0800a039
 8009f30:	08009ff7 	.word	0x08009ff7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	68b9      	ldr	r1, [r7, #8]
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	f000 f9f2 	bl	800a324 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	699a      	ldr	r2, [r3, #24]
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f042 0208 	orr.w	r2, r2, #8
 8009f4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	699a      	ldr	r2, [r3, #24]
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f022 0204 	bic.w	r2, r2, #4
 8009f5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	6999      	ldr	r1, [r3, #24]
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	691a      	ldr	r2, [r3, #16]
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	430a      	orrs	r2, r1
 8009f70:	619a      	str	r2, [r3, #24]
      break;
 8009f72:	e062      	b.n	800a03a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	68b9      	ldr	r1, [r7, #8]
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f000 fa42 	bl	800a404 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	699a      	ldr	r2, [r3, #24]
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	699a      	ldr	r2, [r3, #24]
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	6999      	ldr	r1, [r3, #24]
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	691b      	ldr	r3, [r3, #16]
 8009faa:	021a      	lsls	r2, r3, #8
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	430a      	orrs	r2, r1
 8009fb2:	619a      	str	r2, [r3, #24]
      break;
 8009fb4:	e041      	b.n	800a03a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	68b9      	ldr	r1, [r7, #8]
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f000 fa95 	bl	800a4ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	69da      	ldr	r2, [r3, #28]
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f042 0208 	orr.w	r2, r2, #8
 8009fd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	69da      	ldr	r2, [r3, #28]
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	f022 0204 	bic.w	r2, r2, #4
 8009fe0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	69d9      	ldr	r1, [r3, #28]
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	691a      	ldr	r2, [r3, #16]
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	430a      	orrs	r2, r1
 8009ff2:	61da      	str	r2, [r3, #28]
      break;
 8009ff4:	e021      	b.n	800a03a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	68b9      	ldr	r1, [r7, #8]
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	f000 fae9 	bl	800a5d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	69da      	ldr	r2, [r3, #28]
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a010:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	69da      	ldr	r2, [r3, #28]
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a020:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	69d9      	ldr	r1, [r3, #28]
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	691b      	ldr	r3, [r3, #16]
 800a02c:	021a      	lsls	r2, r3, #8
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	430a      	orrs	r2, r1
 800a034:	61da      	str	r2, [r3, #28]
      break;
 800a036:	e000      	b.n	800a03a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800a038:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	2200      	movs	r2, #0
 800a03e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a042:	2300      	movs	r3, #0
}
 800a044:	4618      	mov	r0, r3
 800a046:	3710      	adds	r7, #16
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}

0800a04c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	d101      	bne.n	800a064 <HAL_TIM_ConfigClockSource+0x18>
 800a060:	2302      	movs	r3, #2
 800a062:	e0b3      	b.n	800a1cc <HAL_TIM_ConfigClockSource+0x180>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2202      	movs	r2, #2
 800a070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	689b      	ldr	r3, [r3, #8]
 800a07a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a082:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a08a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	68fa      	ldr	r2, [r7, #12]
 800a092:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a09c:	d03e      	beq.n	800a11c <HAL_TIM_ConfigClockSource+0xd0>
 800a09e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a0a2:	f200 8087 	bhi.w	800a1b4 <HAL_TIM_ConfigClockSource+0x168>
 800a0a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0aa:	f000 8085 	beq.w	800a1b8 <HAL_TIM_ConfigClockSource+0x16c>
 800a0ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0b2:	d87f      	bhi.n	800a1b4 <HAL_TIM_ConfigClockSource+0x168>
 800a0b4:	2b70      	cmp	r3, #112	; 0x70
 800a0b6:	d01a      	beq.n	800a0ee <HAL_TIM_ConfigClockSource+0xa2>
 800a0b8:	2b70      	cmp	r3, #112	; 0x70
 800a0ba:	d87b      	bhi.n	800a1b4 <HAL_TIM_ConfigClockSource+0x168>
 800a0bc:	2b60      	cmp	r3, #96	; 0x60
 800a0be:	d050      	beq.n	800a162 <HAL_TIM_ConfigClockSource+0x116>
 800a0c0:	2b60      	cmp	r3, #96	; 0x60
 800a0c2:	d877      	bhi.n	800a1b4 <HAL_TIM_ConfigClockSource+0x168>
 800a0c4:	2b50      	cmp	r3, #80	; 0x50
 800a0c6:	d03c      	beq.n	800a142 <HAL_TIM_ConfigClockSource+0xf6>
 800a0c8:	2b50      	cmp	r3, #80	; 0x50
 800a0ca:	d873      	bhi.n	800a1b4 <HAL_TIM_ConfigClockSource+0x168>
 800a0cc:	2b40      	cmp	r3, #64	; 0x40
 800a0ce:	d058      	beq.n	800a182 <HAL_TIM_ConfigClockSource+0x136>
 800a0d0:	2b40      	cmp	r3, #64	; 0x40
 800a0d2:	d86f      	bhi.n	800a1b4 <HAL_TIM_ConfigClockSource+0x168>
 800a0d4:	2b30      	cmp	r3, #48	; 0x30
 800a0d6:	d064      	beq.n	800a1a2 <HAL_TIM_ConfigClockSource+0x156>
 800a0d8:	2b30      	cmp	r3, #48	; 0x30
 800a0da:	d86b      	bhi.n	800a1b4 <HAL_TIM_ConfigClockSource+0x168>
 800a0dc:	2b20      	cmp	r3, #32
 800a0de:	d060      	beq.n	800a1a2 <HAL_TIM_ConfigClockSource+0x156>
 800a0e0:	2b20      	cmp	r3, #32
 800a0e2:	d867      	bhi.n	800a1b4 <HAL_TIM_ConfigClockSource+0x168>
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d05c      	beq.n	800a1a2 <HAL_TIM_ConfigClockSource+0x156>
 800a0e8:	2b10      	cmp	r3, #16
 800a0ea:	d05a      	beq.n	800a1a2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800a0ec:	e062      	b.n	800a1b4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6818      	ldr	r0, [r3, #0]
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	6899      	ldr	r1, [r3, #8]
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	685a      	ldr	r2, [r3, #4]
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	68db      	ldr	r3, [r3, #12]
 800a0fe:	f000 fc4d 	bl	800a99c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	689b      	ldr	r3, [r3, #8]
 800a108:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a110:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	68fa      	ldr	r2, [r7, #12]
 800a118:	609a      	str	r2, [r3, #8]
      break;
 800a11a:	e04e      	b.n	800a1ba <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6818      	ldr	r0, [r3, #0]
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	6899      	ldr	r1, [r3, #8]
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	685a      	ldr	r2, [r3, #4]
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	68db      	ldr	r3, [r3, #12]
 800a12c:	f000 fc36 	bl	800a99c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	689a      	ldr	r2, [r3, #8]
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a13e:	609a      	str	r2, [r3, #8]
      break;
 800a140:	e03b      	b.n	800a1ba <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	6818      	ldr	r0, [r3, #0]
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	6859      	ldr	r1, [r3, #4]
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	68db      	ldr	r3, [r3, #12]
 800a14e:	461a      	mov	r2, r3
 800a150:	f000 fafa 	bl	800a748 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	2150      	movs	r1, #80	; 0x50
 800a15a:	4618      	mov	r0, r3
 800a15c:	f000 fc04 	bl	800a968 <TIM_ITRx_SetConfig>
      break;
 800a160:	e02b      	b.n	800a1ba <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6818      	ldr	r0, [r3, #0]
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	6859      	ldr	r1, [r3, #4]
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	68db      	ldr	r3, [r3, #12]
 800a16e:	461a      	mov	r2, r3
 800a170:	f000 fb54 	bl	800a81c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	2160      	movs	r1, #96	; 0x60
 800a17a:	4618      	mov	r0, r3
 800a17c:	f000 fbf4 	bl	800a968 <TIM_ITRx_SetConfig>
      break;
 800a180:	e01b      	b.n	800a1ba <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6818      	ldr	r0, [r3, #0]
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	6859      	ldr	r1, [r3, #4]
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	68db      	ldr	r3, [r3, #12]
 800a18e:	461a      	mov	r2, r3
 800a190:	f000 fada 	bl	800a748 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	2140      	movs	r1, #64	; 0x40
 800a19a:	4618      	mov	r0, r3
 800a19c:	f000 fbe4 	bl	800a968 <TIM_ITRx_SetConfig>
      break;
 800a1a0:	e00b      	b.n	800a1ba <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681a      	ldr	r2, [r3, #0]
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	4619      	mov	r1, r3
 800a1ac:	4610      	mov	r0, r2
 800a1ae:	f000 fbdb 	bl	800a968 <TIM_ITRx_SetConfig>
        break;
 800a1b2:	e002      	b.n	800a1ba <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a1b4:	bf00      	nop
 800a1b6:	e000      	b.n	800a1ba <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a1b8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2201      	movs	r2, #1
 800a1be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a1ca:	2300      	movs	r3, #0
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	3710      	adds	r7, #16
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	bd80      	pop	{r7, pc}

0800a1d4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b083      	sub	sp, #12
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a1dc:	bf00      	nop
 800a1de:	370c      	adds	r7, #12
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bc80      	pop	{r7}
 800a1e4:	4770      	bx	lr

0800a1e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a1e6:	b480      	push	{r7}
 800a1e8:	b083      	sub	sp, #12
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a1ee:	bf00      	nop
 800a1f0:	370c      	adds	r7, #12
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bc80      	pop	{r7}
 800a1f6:	4770      	bx	lr

0800a1f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a1f8:	b480      	push	{r7}
 800a1fa:	b083      	sub	sp, #12
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a200:	bf00      	nop
 800a202:	370c      	adds	r7, #12
 800a204:	46bd      	mov	sp, r7
 800a206:	bc80      	pop	{r7}
 800a208:	4770      	bx	lr

0800a20a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a20a:	b480      	push	{r7}
 800a20c:	b083      	sub	sp, #12
 800a20e:	af00      	add	r7, sp, #0
 800a210:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a212:	bf00      	nop
 800a214:	370c      	adds	r7, #12
 800a216:	46bd      	mov	sp, r7
 800a218:	bc80      	pop	{r7}
 800a21a:	4770      	bx	lr

0800a21c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a224:	bf00      	nop
 800a226:	370c      	adds	r7, #12
 800a228:	46bd      	mov	sp, r7
 800a22a:	bc80      	pop	{r7}
 800a22c:	4770      	bx	lr
	...

0800a230 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a230:	b480      	push	{r7}
 800a232:	b085      	sub	sp, #20
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
 800a238:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	4a33      	ldr	r2, [pc, #204]	; (800a310 <TIM_Base_SetConfig+0xe0>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d013      	beq.n	800a270 <TIM_Base_SetConfig+0x40>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	4a32      	ldr	r2, [pc, #200]	; (800a314 <TIM_Base_SetConfig+0xe4>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d00f      	beq.n	800a270 <TIM_Base_SetConfig+0x40>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a256:	d00b      	beq.n	800a270 <TIM_Base_SetConfig+0x40>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	4a2f      	ldr	r2, [pc, #188]	; (800a318 <TIM_Base_SetConfig+0xe8>)
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d007      	beq.n	800a270 <TIM_Base_SetConfig+0x40>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	4a2e      	ldr	r2, [pc, #184]	; (800a31c <TIM_Base_SetConfig+0xec>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d003      	beq.n	800a270 <TIM_Base_SetConfig+0x40>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	4a2d      	ldr	r2, [pc, #180]	; (800a320 <TIM_Base_SetConfig+0xf0>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d108      	bne.n	800a282 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a276:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	68fa      	ldr	r2, [r7, #12]
 800a27e:	4313      	orrs	r3, r2
 800a280:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	4a22      	ldr	r2, [pc, #136]	; (800a310 <TIM_Base_SetConfig+0xe0>)
 800a286:	4293      	cmp	r3, r2
 800a288:	d013      	beq.n	800a2b2 <TIM_Base_SetConfig+0x82>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	4a21      	ldr	r2, [pc, #132]	; (800a314 <TIM_Base_SetConfig+0xe4>)
 800a28e:	4293      	cmp	r3, r2
 800a290:	d00f      	beq.n	800a2b2 <TIM_Base_SetConfig+0x82>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a298:	d00b      	beq.n	800a2b2 <TIM_Base_SetConfig+0x82>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	4a1e      	ldr	r2, [pc, #120]	; (800a318 <TIM_Base_SetConfig+0xe8>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d007      	beq.n	800a2b2 <TIM_Base_SetConfig+0x82>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	4a1d      	ldr	r2, [pc, #116]	; (800a31c <TIM_Base_SetConfig+0xec>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d003      	beq.n	800a2b2 <TIM_Base_SetConfig+0x82>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	4a1c      	ldr	r2, [pc, #112]	; (800a320 <TIM_Base_SetConfig+0xf0>)
 800a2ae:	4293      	cmp	r3, r2
 800a2b0:	d108      	bne.n	800a2c4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	68db      	ldr	r3, [r3, #12]
 800a2be:	68fa      	ldr	r2, [r7, #12]
 800a2c0:	4313      	orrs	r3, r2
 800a2c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	695b      	ldr	r3, [r3, #20]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	68fa      	ldr	r2, [r7, #12]
 800a2d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	689a      	ldr	r2, [r3, #8]
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	681a      	ldr	r2, [r3, #0]
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	4a09      	ldr	r2, [pc, #36]	; (800a310 <TIM_Base_SetConfig+0xe0>)
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d003      	beq.n	800a2f8 <TIM_Base_SetConfig+0xc8>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	4a08      	ldr	r2, [pc, #32]	; (800a314 <TIM_Base_SetConfig+0xe4>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d103      	bne.n	800a300 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	691a      	ldr	r2, [r3, #16]
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2201      	movs	r2, #1
 800a304:	615a      	str	r2, [r3, #20]
}
 800a306:	bf00      	nop
 800a308:	3714      	adds	r7, #20
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bc80      	pop	{r7}
 800a30e:	4770      	bx	lr
 800a310:	40012c00 	.word	0x40012c00
 800a314:	40013400 	.word	0x40013400
 800a318:	40000400 	.word	0x40000400
 800a31c:	40000800 	.word	0x40000800
 800a320:	40000c00 	.word	0x40000c00

0800a324 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a324:	b480      	push	{r7}
 800a326:	b087      	sub	sp, #28
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
 800a32c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6a1b      	ldr	r3, [r3, #32]
 800a332:	f023 0201 	bic.w	r2, r3, #1
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6a1b      	ldr	r3, [r3, #32]
 800a33e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	699b      	ldr	r3, [r3, #24]
 800a34a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a352:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	f023 0303 	bic.w	r3, r3, #3
 800a35a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	68fa      	ldr	r2, [r7, #12]
 800a362:	4313      	orrs	r3, r2
 800a364:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	f023 0302 	bic.w	r3, r3, #2
 800a36c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	697a      	ldr	r2, [r7, #20]
 800a374:	4313      	orrs	r3, r2
 800a376:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	4a20      	ldr	r2, [pc, #128]	; (800a3fc <TIM_OC1_SetConfig+0xd8>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d003      	beq.n	800a388 <TIM_OC1_SetConfig+0x64>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	4a1f      	ldr	r2, [pc, #124]	; (800a400 <TIM_OC1_SetConfig+0xdc>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d10c      	bne.n	800a3a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	f023 0308 	bic.w	r3, r3, #8
 800a38e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	68db      	ldr	r3, [r3, #12]
 800a394:	697a      	ldr	r2, [r7, #20]
 800a396:	4313      	orrs	r3, r2
 800a398:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a39a:	697b      	ldr	r3, [r7, #20]
 800a39c:	f023 0304 	bic.w	r3, r3, #4
 800a3a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	4a15      	ldr	r2, [pc, #84]	; (800a3fc <TIM_OC1_SetConfig+0xd8>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d003      	beq.n	800a3b2 <TIM_OC1_SetConfig+0x8e>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4a14      	ldr	r2, [pc, #80]	; (800a400 <TIM_OC1_SetConfig+0xdc>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d111      	bne.n	800a3d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a3b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a3c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	695b      	ldr	r3, [r3, #20]
 800a3c6:	693a      	ldr	r2, [r7, #16]
 800a3c8:	4313      	orrs	r3, r2
 800a3ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	699b      	ldr	r3, [r3, #24]
 800a3d0:	693a      	ldr	r2, [r7, #16]
 800a3d2:	4313      	orrs	r3, r2
 800a3d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	693a      	ldr	r2, [r7, #16]
 800a3da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	68fa      	ldr	r2, [r7, #12]
 800a3e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	685a      	ldr	r2, [r3, #4]
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	697a      	ldr	r2, [r7, #20]
 800a3ee:	621a      	str	r2, [r3, #32]
}
 800a3f0:	bf00      	nop
 800a3f2:	371c      	adds	r7, #28
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bc80      	pop	{r7}
 800a3f8:	4770      	bx	lr
 800a3fa:	bf00      	nop
 800a3fc:	40012c00 	.word	0x40012c00
 800a400:	40013400 	.word	0x40013400

0800a404 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a404:	b480      	push	{r7}
 800a406:	b087      	sub	sp, #28
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
 800a40c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6a1b      	ldr	r3, [r3, #32]
 800a412:	f023 0210 	bic.w	r2, r3, #16
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6a1b      	ldr	r3, [r3, #32]
 800a41e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	699b      	ldr	r3, [r3, #24]
 800a42a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a432:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a43a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	021b      	lsls	r3, r3, #8
 800a442:	68fa      	ldr	r2, [r7, #12]
 800a444:	4313      	orrs	r3, r2
 800a446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	f023 0320 	bic.w	r3, r3, #32
 800a44e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	011b      	lsls	r3, r3, #4
 800a456:	697a      	ldr	r2, [r7, #20]
 800a458:	4313      	orrs	r3, r2
 800a45a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	4a21      	ldr	r2, [pc, #132]	; (800a4e4 <TIM_OC2_SetConfig+0xe0>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d003      	beq.n	800a46c <TIM_OC2_SetConfig+0x68>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	4a20      	ldr	r2, [pc, #128]	; (800a4e8 <TIM_OC2_SetConfig+0xe4>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d10d      	bne.n	800a488 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a472:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	68db      	ldr	r3, [r3, #12]
 800a478:	011b      	lsls	r3, r3, #4
 800a47a:	697a      	ldr	r2, [r7, #20]
 800a47c:	4313      	orrs	r3, r2
 800a47e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a486:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	4a16      	ldr	r2, [pc, #88]	; (800a4e4 <TIM_OC2_SetConfig+0xe0>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d003      	beq.n	800a498 <TIM_OC2_SetConfig+0x94>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	4a15      	ldr	r2, [pc, #84]	; (800a4e8 <TIM_OC2_SetConfig+0xe4>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d113      	bne.n	800a4c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a49e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a4a0:	693b      	ldr	r3, [r7, #16]
 800a4a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a4a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	695b      	ldr	r3, [r3, #20]
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	693a      	ldr	r2, [r7, #16]
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	699b      	ldr	r3, [r3, #24]
 800a4b8:	009b      	lsls	r3, r3, #2
 800a4ba:	693a      	ldr	r2, [r7, #16]
 800a4bc:	4313      	orrs	r3, r2
 800a4be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	693a      	ldr	r2, [r7, #16]
 800a4c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	68fa      	ldr	r2, [r7, #12]
 800a4ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	685a      	ldr	r2, [r3, #4]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	697a      	ldr	r2, [r7, #20]
 800a4d8:	621a      	str	r2, [r3, #32]
}
 800a4da:	bf00      	nop
 800a4dc:	371c      	adds	r7, #28
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bc80      	pop	{r7}
 800a4e2:	4770      	bx	lr
 800a4e4:	40012c00 	.word	0x40012c00
 800a4e8:	40013400 	.word	0x40013400

0800a4ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b087      	sub	sp, #28
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6a1b      	ldr	r3, [r3, #32]
 800a4fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6a1b      	ldr	r3, [r3, #32]
 800a506:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	685b      	ldr	r3, [r3, #4]
 800a50c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	69db      	ldr	r3, [r3, #28]
 800a512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a51a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	f023 0303 	bic.w	r3, r3, #3
 800a522:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	68fa      	ldr	r2, [r7, #12]
 800a52a:	4313      	orrs	r3, r2
 800a52c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a534:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	689b      	ldr	r3, [r3, #8]
 800a53a:	021b      	lsls	r3, r3, #8
 800a53c:	697a      	ldr	r2, [r7, #20]
 800a53e:	4313      	orrs	r3, r2
 800a540:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	4a21      	ldr	r2, [pc, #132]	; (800a5cc <TIM_OC3_SetConfig+0xe0>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d003      	beq.n	800a552 <TIM_OC3_SetConfig+0x66>
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	4a20      	ldr	r2, [pc, #128]	; (800a5d0 <TIM_OC3_SetConfig+0xe4>)
 800a54e:	4293      	cmp	r3, r2
 800a550:	d10d      	bne.n	800a56e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a558:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	68db      	ldr	r3, [r3, #12]
 800a55e:	021b      	lsls	r3, r3, #8
 800a560:	697a      	ldr	r2, [r7, #20]
 800a562:	4313      	orrs	r3, r2
 800a564:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a566:	697b      	ldr	r3, [r7, #20]
 800a568:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a56c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	4a16      	ldr	r2, [pc, #88]	; (800a5cc <TIM_OC3_SetConfig+0xe0>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d003      	beq.n	800a57e <TIM_OC3_SetConfig+0x92>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	4a15      	ldr	r2, [pc, #84]	; (800a5d0 <TIM_OC3_SetConfig+0xe4>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d113      	bne.n	800a5a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a584:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a58c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	695b      	ldr	r3, [r3, #20]
 800a592:	011b      	lsls	r3, r3, #4
 800a594:	693a      	ldr	r2, [r7, #16]
 800a596:	4313      	orrs	r3, r2
 800a598:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	699b      	ldr	r3, [r3, #24]
 800a59e:	011b      	lsls	r3, r3, #4
 800a5a0:	693a      	ldr	r2, [r7, #16]
 800a5a2:	4313      	orrs	r3, r2
 800a5a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	693a      	ldr	r2, [r7, #16]
 800a5aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	68fa      	ldr	r2, [r7, #12]
 800a5b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	685a      	ldr	r2, [r3, #4]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	697a      	ldr	r2, [r7, #20]
 800a5be:	621a      	str	r2, [r3, #32]
}
 800a5c0:	bf00      	nop
 800a5c2:	371c      	adds	r7, #28
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bc80      	pop	{r7}
 800a5c8:	4770      	bx	lr
 800a5ca:	bf00      	nop
 800a5cc:	40012c00 	.word	0x40012c00
 800a5d0:	40013400 	.word	0x40013400

0800a5d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b087      	sub	sp, #28
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6a1b      	ldr	r3, [r3, #32]
 800a5e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6a1b      	ldr	r3, [r3, #32]
 800a5ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	685b      	ldr	r3, [r3, #4]
 800a5f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	69db      	ldr	r3, [r3, #28]
 800a5fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a60a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	021b      	lsls	r3, r3, #8
 800a612:	68fa      	ldr	r2, [r7, #12]
 800a614:	4313      	orrs	r3, r2
 800a616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a61e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	689b      	ldr	r3, [r3, #8]
 800a624:	031b      	lsls	r3, r3, #12
 800a626:	693a      	ldr	r2, [r7, #16]
 800a628:	4313      	orrs	r3, r2
 800a62a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	4a11      	ldr	r2, [pc, #68]	; (800a674 <TIM_OC4_SetConfig+0xa0>)
 800a630:	4293      	cmp	r3, r2
 800a632:	d003      	beq.n	800a63c <TIM_OC4_SetConfig+0x68>
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	4a10      	ldr	r2, [pc, #64]	; (800a678 <TIM_OC4_SetConfig+0xa4>)
 800a638:	4293      	cmp	r3, r2
 800a63a:	d109      	bne.n	800a650 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a642:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	695b      	ldr	r3, [r3, #20]
 800a648:	019b      	lsls	r3, r3, #6
 800a64a:	697a      	ldr	r2, [r7, #20]
 800a64c:	4313      	orrs	r3, r2
 800a64e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	697a      	ldr	r2, [r7, #20]
 800a654:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	68fa      	ldr	r2, [r7, #12]
 800a65a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	685a      	ldr	r2, [r3, #4]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	693a      	ldr	r2, [r7, #16]
 800a668:	621a      	str	r2, [r3, #32]
}
 800a66a:	bf00      	nop
 800a66c:	371c      	adds	r7, #28
 800a66e:	46bd      	mov	sp, r7
 800a670:	bc80      	pop	{r7}
 800a672:	4770      	bx	lr
 800a674:	40012c00 	.word	0x40012c00
 800a678:	40013400 	.word	0x40013400

0800a67c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b087      	sub	sp, #28
 800a680:	af00      	add	r7, sp, #0
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	60b9      	str	r1, [r7, #8]
 800a686:	607a      	str	r2, [r7, #4]
 800a688:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	6a1b      	ldr	r3, [r3, #32]
 800a68e:	f023 0201 	bic.w	r2, r3, #1
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	699b      	ldr	r3, [r3, #24]
 800a69a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	6a1b      	ldr	r3, [r3, #32]
 800a6a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	4a23      	ldr	r2, [pc, #140]	; (800a734 <TIM_TI1_SetConfig+0xb8>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d013      	beq.n	800a6d2 <TIM_TI1_SetConfig+0x56>
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	4a22      	ldr	r2, [pc, #136]	; (800a738 <TIM_TI1_SetConfig+0xbc>)
 800a6ae:	4293      	cmp	r3, r2
 800a6b0:	d00f      	beq.n	800a6d2 <TIM_TI1_SetConfig+0x56>
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6b8:	d00b      	beq.n	800a6d2 <TIM_TI1_SetConfig+0x56>
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	4a1f      	ldr	r2, [pc, #124]	; (800a73c <TIM_TI1_SetConfig+0xc0>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	d007      	beq.n	800a6d2 <TIM_TI1_SetConfig+0x56>
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	4a1e      	ldr	r2, [pc, #120]	; (800a740 <TIM_TI1_SetConfig+0xc4>)
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	d003      	beq.n	800a6d2 <TIM_TI1_SetConfig+0x56>
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	4a1d      	ldr	r2, [pc, #116]	; (800a744 <TIM_TI1_SetConfig+0xc8>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d101      	bne.n	800a6d6 <TIM_TI1_SetConfig+0x5a>
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	e000      	b.n	800a6d8 <TIM_TI1_SetConfig+0x5c>
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d008      	beq.n	800a6ee <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	f023 0303 	bic.w	r3, r3, #3
 800a6e2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a6e4:	697a      	ldr	r2, [r7, #20]
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	4313      	orrs	r3, r2
 800a6ea:	617b      	str	r3, [r7, #20]
 800a6ec:	e003      	b.n	800a6f6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a6ee:	697b      	ldr	r3, [r7, #20]
 800a6f0:	f043 0301 	orr.w	r3, r3, #1
 800a6f4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a6f6:	697b      	ldr	r3, [r7, #20]
 800a6f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a6fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	011b      	lsls	r3, r3, #4
 800a702:	b2db      	uxtb	r3, r3
 800a704:	697a      	ldr	r2, [r7, #20]
 800a706:	4313      	orrs	r3, r2
 800a708:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a70a:	693b      	ldr	r3, [r7, #16]
 800a70c:	f023 030a 	bic.w	r3, r3, #10
 800a710:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	f003 030a 	and.w	r3, r3, #10
 800a718:	693a      	ldr	r2, [r7, #16]
 800a71a:	4313      	orrs	r3, r2
 800a71c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	697a      	ldr	r2, [r7, #20]
 800a722:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	693a      	ldr	r2, [r7, #16]
 800a728:	621a      	str	r2, [r3, #32]
}
 800a72a:	bf00      	nop
 800a72c:	371c      	adds	r7, #28
 800a72e:	46bd      	mov	sp, r7
 800a730:	bc80      	pop	{r7}
 800a732:	4770      	bx	lr
 800a734:	40012c00 	.word	0x40012c00
 800a738:	40013400 	.word	0x40013400
 800a73c:	40000400 	.word	0x40000400
 800a740:	40000800 	.word	0x40000800
 800a744:	40000c00 	.word	0x40000c00

0800a748 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a748:	b480      	push	{r7}
 800a74a:	b087      	sub	sp, #28
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	60f8      	str	r0, [r7, #12]
 800a750:	60b9      	str	r1, [r7, #8]
 800a752:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	6a1b      	ldr	r3, [r3, #32]
 800a758:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	6a1b      	ldr	r3, [r3, #32]
 800a75e:	f023 0201 	bic.w	r2, r3, #1
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	699b      	ldr	r3, [r3, #24]
 800a76a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a76c:	693b      	ldr	r3, [r7, #16]
 800a76e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a772:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	011b      	lsls	r3, r3, #4
 800a778:	693a      	ldr	r2, [r7, #16]
 800a77a:	4313      	orrs	r3, r2
 800a77c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	f023 030a 	bic.w	r3, r3, #10
 800a784:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a786:	697a      	ldr	r2, [r7, #20]
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	4313      	orrs	r3, r2
 800a78c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	693a      	ldr	r2, [r7, #16]
 800a792:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	697a      	ldr	r2, [r7, #20]
 800a798:	621a      	str	r2, [r3, #32]
}
 800a79a:	bf00      	nop
 800a79c:	371c      	adds	r7, #28
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bc80      	pop	{r7}
 800a7a2:	4770      	bx	lr

0800a7a4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b087      	sub	sp, #28
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	60f8      	str	r0, [r7, #12]
 800a7ac:	60b9      	str	r1, [r7, #8]
 800a7ae:	607a      	str	r2, [r7, #4]
 800a7b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	6a1b      	ldr	r3, [r3, #32]
 800a7b6:	f023 0210 	bic.w	r2, r3, #16
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	699b      	ldr	r3, [r3, #24]
 800a7c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	6a1b      	ldr	r3, [r3, #32]
 800a7c8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a7d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	021b      	lsls	r3, r3, #8
 800a7d6:	697a      	ldr	r2, [r7, #20]
 800a7d8:	4313      	orrs	r3, r2
 800a7da:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a7dc:	697b      	ldr	r3, [r7, #20]
 800a7de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a7e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	031b      	lsls	r3, r3, #12
 800a7e8:	b29b      	uxth	r3, r3
 800a7ea:	697a      	ldr	r2, [r7, #20]
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a7f6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	011b      	lsls	r3, r3, #4
 800a7fc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a800:	693a      	ldr	r2, [r7, #16]
 800a802:	4313      	orrs	r3, r2
 800a804:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	697a      	ldr	r2, [r7, #20]
 800a80a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	693a      	ldr	r2, [r7, #16]
 800a810:	621a      	str	r2, [r3, #32]
}
 800a812:	bf00      	nop
 800a814:	371c      	adds	r7, #28
 800a816:	46bd      	mov	sp, r7
 800a818:	bc80      	pop	{r7}
 800a81a:	4770      	bx	lr

0800a81c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b087      	sub	sp, #28
 800a820:	af00      	add	r7, sp, #0
 800a822:	60f8      	str	r0, [r7, #12]
 800a824:	60b9      	str	r1, [r7, #8]
 800a826:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	6a1b      	ldr	r3, [r3, #32]
 800a82c:	f023 0210 	bic.w	r2, r3, #16
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	699b      	ldr	r3, [r3, #24]
 800a838:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	6a1b      	ldr	r3, [r3, #32]
 800a83e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a846:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	031b      	lsls	r3, r3, #12
 800a84c:	697a      	ldr	r2, [r7, #20]
 800a84e:	4313      	orrs	r3, r2
 800a850:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a858:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	011b      	lsls	r3, r3, #4
 800a85e:	693a      	ldr	r2, [r7, #16]
 800a860:	4313      	orrs	r3, r2
 800a862:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	697a      	ldr	r2, [r7, #20]
 800a868:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	693a      	ldr	r2, [r7, #16]
 800a86e:	621a      	str	r2, [r3, #32]
}
 800a870:	bf00      	nop
 800a872:	371c      	adds	r7, #28
 800a874:	46bd      	mov	sp, r7
 800a876:	bc80      	pop	{r7}
 800a878:	4770      	bx	lr

0800a87a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a87a:	b480      	push	{r7}
 800a87c:	b087      	sub	sp, #28
 800a87e:	af00      	add	r7, sp, #0
 800a880:	60f8      	str	r0, [r7, #12]
 800a882:	60b9      	str	r1, [r7, #8]
 800a884:	607a      	str	r2, [r7, #4]
 800a886:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	6a1b      	ldr	r3, [r3, #32]
 800a88c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	69db      	ldr	r3, [r3, #28]
 800a898:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	6a1b      	ldr	r3, [r3, #32]
 800a89e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	f023 0303 	bic.w	r3, r3, #3
 800a8a6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800a8a8:	697a      	ldr	r2, [r7, #20]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	4313      	orrs	r3, r2
 800a8ae:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a8b0:	697b      	ldr	r3, [r7, #20]
 800a8b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a8b6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	011b      	lsls	r3, r3, #4
 800a8bc:	b2db      	uxtb	r3, r3
 800a8be:	697a      	ldr	r2, [r7, #20]
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a8ca:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	021b      	lsls	r3, r3, #8
 800a8d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a8d4:	693a      	ldr	r2, [r7, #16]
 800a8d6:	4313      	orrs	r3, r2
 800a8d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	697a      	ldr	r2, [r7, #20]
 800a8de:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	693a      	ldr	r2, [r7, #16]
 800a8e4:	621a      	str	r2, [r3, #32]
}
 800a8e6:	bf00      	nop
 800a8e8:	371c      	adds	r7, #28
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bc80      	pop	{r7}
 800a8ee:	4770      	bx	lr

0800a8f0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a8f0:	b480      	push	{r7}
 800a8f2:	b087      	sub	sp, #28
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	60f8      	str	r0, [r7, #12]
 800a8f8:	60b9      	str	r1, [r7, #8]
 800a8fa:	607a      	str	r2, [r7, #4]
 800a8fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	6a1b      	ldr	r3, [r3, #32]
 800a902:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	69db      	ldr	r3, [r3, #28]
 800a90e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	6a1b      	ldr	r3, [r3, #32]
 800a914:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a916:	697b      	ldr	r3, [r7, #20]
 800a918:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a91c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	021b      	lsls	r3, r3, #8
 800a922:	697a      	ldr	r2, [r7, #20]
 800a924:	4313      	orrs	r3, r2
 800a926:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a928:	697b      	ldr	r3, [r7, #20]
 800a92a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a92e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	031b      	lsls	r3, r3, #12
 800a934:	b29b      	uxth	r3, r3
 800a936:	697a      	ldr	r2, [r7, #20]
 800a938:	4313      	orrs	r3, r2
 800a93a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a942:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	031b      	lsls	r3, r3, #12
 800a948:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a94c:	693a      	ldr	r2, [r7, #16]
 800a94e:	4313      	orrs	r3, r2
 800a950:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	697a      	ldr	r2, [r7, #20]
 800a956:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	693a      	ldr	r2, [r7, #16]
 800a95c:	621a      	str	r2, [r3, #32]
}
 800a95e:	bf00      	nop
 800a960:	371c      	adds	r7, #28
 800a962:	46bd      	mov	sp, r7
 800a964:	bc80      	pop	{r7}
 800a966:	4770      	bx	lr

0800a968 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a968:	b480      	push	{r7}
 800a96a:	b085      	sub	sp, #20
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
 800a970:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	689b      	ldr	r3, [r3, #8]
 800a976:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a97e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a980:	683a      	ldr	r2, [r7, #0]
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	4313      	orrs	r3, r2
 800a986:	f043 0307 	orr.w	r3, r3, #7
 800a98a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	68fa      	ldr	r2, [r7, #12]
 800a990:	609a      	str	r2, [r3, #8]
}
 800a992:	bf00      	nop
 800a994:	3714      	adds	r7, #20
 800a996:	46bd      	mov	sp, r7
 800a998:	bc80      	pop	{r7}
 800a99a:	4770      	bx	lr

0800a99c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a99c:	b480      	push	{r7}
 800a99e:	b087      	sub	sp, #28
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	60b9      	str	r1, [r7, #8]
 800a9a6:	607a      	str	r2, [r7, #4]
 800a9a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	689b      	ldr	r3, [r3, #8]
 800a9ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a9b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	021a      	lsls	r2, r3, #8
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	431a      	orrs	r2, r3
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	4313      	orrs	r3, r2
 800a9c4:	697a      	ldr	r2, [r7, #20]
 800a9c6:	4313      	orrs	r3, r2
 800a9c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	697a      	ldr	r2, [r7, #20]
 800a9ce:	609a      	str	r2, [r3, #8]
}
 800a9d0:	bf00      	nop
 800a9d2:	371c      	adds	r7, #28
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bc80      	pop	{r7}
 800a9d8:	4770      	bx	lr

0800a9da <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a9da:	b480      	push	{r7}
 800a9dc:	b087      	sub	sp, #28
 800a9de:	af00      	add	r7, sp, #0
 800a9e0:	60f8      	str	r0, [r7, #12]
 800a9e2:	60b9      	str	r1, [r7, #8]
 800a9e4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	f003 031f 	and.w	r3, r3, #31
 800a9ec:	2201      	movs	r2, #1
 800a9ee:	fa02 f303 	lsl.w	r3, r2, r3
 800a9f2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	6a1a      	ldr	r2, [r3, #32]
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	43db      	mvns	r3, r3
 800a9fc:	401a      	ands	r2, r3
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	6a1a      	ldr	r2, [r3, #32]
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	f003 031f 	and.w	r3, r3, #31
 800aa0c:	6879      	ldr	r1, [r7, #4]
 800aa0e:	fa01 f303 	lsl.w	r3, r1, r3
 800aa12:	431a      	orrs	r2, r3
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	621a      	str	r2, [r3, #32]
}
 800aa18:	bf00      	nop
 800aa1a:	371c      	adds	r7, #28
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	bc80      	pop	{r7}
 800aa20:	4770      	bx	lr
	...

0800aa24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b085      	sub	sp, #20
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa34:	2b01      	cmp	r3, #1
 800aa36:	d101      	bne.n	800aa3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aa38:	2302      	movs	r3, #2
 800aa3a:	e050      	b.n	800aade <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2201      	movs	r2, #1
 800aa40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2202      	movs	r2, #2
 800aa48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	685b      	ldr	r3, [r3, #4]
 800aa52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	689b      	ldr	r3, [r3, #8]
 800aa5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	68fa      	ldr	r2, [r7, #12]
 800aa6a:	4313      	orrs	r3, r2
 800aa6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	68fa      	ldr	r2, [r7, #12]
 800aa74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	4a1b      	ldr	r2, [pc, #108]	; (800aae8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d018      	beq.n	800aab2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	4a19      	ldr	r2, [pc, #100]	; (800aaec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800aa86:	4293      	cmp	r3, r2
 800aa88:	d013      	beq.n	800aab2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa92:	d00e      	beq.n	800aab2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	4a15      	ldr	r2, [pc, #84]	; (800aaf0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d009      	beq.n	800aab2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	4a14      	ldr	r2, [pc, #80]	; (800aaf4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d004      	beq.n	800aab2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	4a12      	ldr	r2, [pc, #72]	; (800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800aaae:	4293      	cmp	r3, r2
 800aab0:	d10c      	bne.n	800aacc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aab8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	685b      	ldr	r3, [r3, #4]
 800aabe:	68ba      	ldr	r2, [r7, #8]
 800aac0:	4313      	orrs	r3, r2
 800aac2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	68ba      	ldr	r2, [r7, #8]
 800aaca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2201      	movs	r2, #1
 800aad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2200      	movs	r2, #0
 800aad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aadc:	2300      	movs	r3, #0
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3714      	adds	r7, #20
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bc80      	pop	{r7}
 800aae6:	4770      	bx	lr
 800aae8:	40012c00 	.word	0x40012c00
 800aaec:	40013400 	.word	0x40013400
 800aaf0:	40000400 	.word	0x40000400
 800aaf4:	40000800 	.word	0x40000800
 800aaf8:	40000c00 	.word	0x40000c00

0800aafc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b083      	sub	sp, #12
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ab04:	bf00      	nop
 800ab06:	370c      	adds	r7, #12
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bc80      	pop	{r7}
 800ab0c:	4770      	bx	lr

0800ab0e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ab0e:	b480      	push	{r7}
 800ab10:	b083      	sub	sp, #12
 800ab12:	af00      	add	r7, sp, #0
 800ab14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ab16:	bf00      	nop
 800ab18:	370c      	adds	r7, #12
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bc80      	pop	{r7}
 800ab1e:	4770      	bx	lr

0800ab20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b082      	sub	sp, #8
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d101      	bne.n	800ab32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ab2e:	2301      	movs	r3, #1
 800ab30:	e03f      	b.n	800abb2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ab38:	b2db      	uxtb	r3, r3
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d106      	bne.n	800ab4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2200      	movs	r2, #0
 800ab42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f7fc fbac 	bl	80072a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2224      	movs	r2, #36	; 0x24
 800ab50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	68da      	ldr	r2, [r3, #12]
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ab62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f000 faa7 	bl	800b0b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	691a      	ldr	r2, [r3, #16]
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ab78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	695a      	ldr	r2, [r3, #20]
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	68da      	ldr	r2, [r3, #12]
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ab98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2220      	movs	r2, #32
 800aba4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2220      	movs	r2, #32
 800abac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800abb0:	2300      	movs	r3, #0
}
 800abb2:	4618      	mov	r0, r3
 800abb4:	3708      	adds	r7, #8
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}

0800abba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800abba:	b480      	push	{r7}
 800abbc:	b085      	sub	sp, #20
 800abbe:	af00      	add	r7, sp, #0
 800abc0:	60f8      	str	r0, [r7, #12]
 800abc2:	60b9      	str	r1, [r7, #8]
 800abc4:	4613      	mov	r3, r2
 800abc6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800abce:	b2db      	uxtb	r3, r3
 800abd0:	2b20      	cmp	r3, #32
 800abd2:	d140      	bne.n	800ac56 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d002      	beq.n	800abe0 <HAL_UART_Receive_IT+0x26>
 800abda:	88fb      	ldrh	r3, [r7, #6]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d101      	bne.n	800abe4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800abe0:	2301      	movs	r3, #1
 800abe2:	e039      	b.n	800ac58 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800abea:	2b01      	cmp	r3, #1
 800abec:	d101      	bne.n	800abf2 <HAL_UART_Receive_IT+0x38>
 800abee:	2302      	movs	r3, #2
 800abf0:	e032      	b.n	800ac58 <HAL_UART_Receive_IT+0x9e>
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2201      	movs	r2, #1
 800abf6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	68ba      	ldr	r2, [r7, #8]
 800abfe:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	88fa      	ldrh	r2, [r7, #6]
 800ac04:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	88fa      	ldrh	r2, [r7, #6]
 800ac0a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	2222      	movs	r2, #34	; 0x22
 800ac16:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	68da      	ldr	r2, [r3, #12]
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ac30:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	695a      	ldr	r2, [r3, #20]
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	f042 0201 	orr.w	r2, r2, #1
 800ac40:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	68da      	ldr	r2, [r3, #12]
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f042 0220 	orr.w	r2, r2, #32
 800ac50:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800ac52:	2300      	movs	r3, #0
 800ac54:	e000      	b.n	800ac58 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800ac56:	2302      	movs	r3, #2
  }
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3714      	adds	r7, #20
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bc80      	pop	{r7}
 800ac60:	4770      	bx	lr
	...

0800ac64 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b088      	sub	sp, #32
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	68db      	ldr	r3, [r3, #12]
 800ac7a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	695b      	ldr	r3, [r3, #20]
 800ac82:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800ac84:	2300      	movs	r3, #0
 800ac86:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800ac88:	2300      	movs	r3, #0
 800ac8a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ac8c:	69fb      	ldr	r3, [r7, #28]
 800ac8e:	f003 030f 	and.w	r3, r3, #15
 800ac92:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d10d      	bne.n	800acb6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ac9a:	69fb      	ldr	r3, [r7, #28]
 800ac9c:	f003 0320 	and.w	r3, r3, #32
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d008      	beq.n	800acb6 <HAL_UART_IRQHandler+0x52>
 800aca4:	69bb      	ldr	r3, [r7, #24]
 800aca6:	f003 0320 	and.w	r3, r3, #32
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d003      	beq.n	800acb6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f000 f982 	bl	800afb8 <UART_Receive_IT>
      return;
 800acb4:	e0d0      	b.n	800ae58 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800acb6:	693b      	ldr	r3, [r7, #16]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	f000 80b0 	beq.w	800ae1e <HAL_UART_IRQHandler+0x1ba>
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	f003 0301 	and.w	r3, r3, #1
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d105      	bne.n	800acd4 <HAL_UART_IRQHandler+0x70>
 800acc8:	69bb      	ldr	r3, [r7, #24]
 800acca:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800acce:	2b00      	cmp	r3, #0
 800acd0:	f000 80a5 	beq.w	800ae1e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800acd4:	69fb      	ldr	r3, [r7, #28]
 800acd6:	f003 0301 	and.w	r3, r3, #1
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d00a      	beq.n	800acf4 <HAL_UART_IRQHandler+0x90>
 800acde:	69bb      	ldr	r3, [r7, #24]
 800ace0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d005      	beq.n	800acf4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acec:	f043 0201 	orr.w	r2, r3, #1
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800acf4:	69fb      	ldr	r3, [r7, #28]
 800acf6:	f003 0304 	and.w	r3, r3, #4
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d00a      	beq.n	800ad14 <HAL_UART_IRQHandler+0xb0>
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	f003 0301 	and.w	r3, r3, #1
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d005      	beq.n	800ad14 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad0c:	f043 0202 	orr.w	r2, r3, #2
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad14:	69fb      	ldr	r3, [r7, #28]
 800ad16:	f003 0302 	and.w	r3, r3, #2
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d00a      	beq.n	800ad34 <HAL_UART_IRQHandler+0xd0>
 800ad1e:	697b      	ldr	r3, [r7, #20]
 800ad20:	f003 0301 	and.w	r3, r3, #1
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d005      	beq.n	800ad34 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad2c:	f043 0204 	orr.w	r2, r3, #4
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800ad34:	69fb      	ldr	r3, [r7, #28]
 800ad36:	f003 0308 	and.w	r3, r3, #8
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d00f      	beq.n	800ad5e <HAL_UART_IRQHandler+0xfa>
 800ad3e:	69bb      	ldr	r3, [r7, #24]
 800ad40:	f003 0320 	and.w	r3, r3, #32
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d104      	bne.n	800ad52 <HAL_UART_IRQHandler+0xee>
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	f003 0301 	and.w	r3, r3, #1
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d005      	beq.n	800ad5e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad56:	f043 0208 	orr.w	r2, r3, #8
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d077      	beq.n	800ae56 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ad66:	69fb      	ldr	r3, [r7, #28]
 800ad68:	f003 0320 	and.w	r3, r3, #32
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d007      	beq.n	800ad80 <HAL_UART_IRQHandler+0x11c>
 800ad70:	69bb      	ldr	r3, [r7, #24]
 800ad72:	f003 0320 	and.w	r3, r3, #32
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d002      	beq.n	800ad80 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f000 f91c 	bl	800afb8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	695b      	ldr	r3, [r3, #20]
 800ad86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	bf14      	ite	ne
 800ad8e:	2301      	movne	r3, #1
 800ad90:	2300      	moveq	r3, #0
 800ad92:	b2db      	uxtb	r3, r3
 800ad94:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad9a:	f003 0308 	and.w	r3, r3, #8
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d102      	bne.n	800ada8 <HAL_UART_IRQHandler+0x144>
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d031      	beq.n	800ae0c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 f86d 	bl	800ae88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	695b      	ldr	r3, [r3, #20]
 800adb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d023      	beq.n	800ae04 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	695a      	ldr	r2, [r3, #20]
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800adca:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800add0:	2b00      	cmp	r3, #0
 800add2:	d013      	beq.n	800adfc <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800add8:	4a21      	ldr	r2, [pc, #132]	; (800ae60 <HAL_UART_IRQHandler+0x1fc>)
 800adda:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ade0:	4618      	mov	r0, r3
 800ade2:	f7fd f9dd 	bl	80081a0 <HAL_DMA_Abort_IT>
 800ade6:	4603      	mov	r3, r0
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d016      	beq.n	800ae1a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adf2:	687a      	ldr	r2, [r7, #4]
 800adf4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800adf6:	4610      	mov	r0, r2
 800adf8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adfa:	e00e      	b.n	800ae1a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800adfc:	6878      	ldr	r0, [r7, #4]
 800adfe:	f000 f83a 	bl	800ae76 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae02:	e00a      	b.n	800ae1a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f000 f836 	bl	800ae76 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae0a:	e006      	b.n	800ae1a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f000 f832 	bl	800ae76 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2200      	movs	r2, #0
 800ae16:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800ae18:	e01d      	b.n	800ae56 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae1a:	bf00      	nop
    return;
 800ae1c:	e01b      	b.n	800ae56 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ae1e:	69fb      	ldr	r3, [r7, #28]
 800ae20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d008      	beq.n	800ae3a <HAL_UART_IRQHandler+0x1d6>
 800ae28:	69bb      	ldr	r3, [r7, #24]
 800ae2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d003      	beq.n	800ae3a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 f859 	bl	800aeea <UART_Transmit_IT>
    return;
 800ae38:	e00e      	b.n	800ae58 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ae3a:	69fb      	ldr	r3, [r7, #28]
 800ae3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d009      	beq.n	800ae58 <HAL_UART_IRQHandler+0x1f4>
 800ae44:	69bb      	ldr	r3, [r7, #24]
 800ae46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d004      	beq.n	800ae58 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 f89a 	bl	800af88 <UART_EndTransmit_IT>
    return;
 800ae54:	e000      	b.n	800ae58 <HAL_UART_IRQHandler+0x1f4>
    return;
 800ae56:	bf00      	nop
  }
}
 800ae58:	3720      	adds	r7, #32
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	0800aec3 	.word	0x0800aec3

0800ae64 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ae6c:	bf00      	nop
 800ae6e:	370c      	adds	r7, #12
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bc80      	pop	{r7}
 800ae74:	4770      	bx	lr

0800ae76 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ae76:	b480      	push	{r7}
 800ae78:	b083      	sub	sp, #12
 800ae7a:	af00      	add	r7, sp, #0
 800ae7c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ae7e:	bf00      	nop
 800ae80:	370c      	adds	r7, #12
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bc80      	pop	{r7}
 800ae86:	4770      	bx	lr

0800ae88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b083      	sub	sp, #12
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	68da      	ldr	r2, [r3, #12]
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ae9e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	695a      	ldr	r2, [r3, #20]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f022 0201 	bic.w	r2, r2, #1
 800aeae:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2220      	movs	r2, #32
 800aeb4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800aeb8:	bf00      	nop
 800aeba:	370c      	adds	r7, #12
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bc80      	pop	{r7}
 800aec0:	4770      	bx	lr

0800aec2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aec2:	b580      	push	{r7, lr}
 800aec4:	b084      	sub	sp, #16
 800aec6:	af00      	add	r7, sp, #0
 800aec8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aece:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	2200      	movs	r2, #0
 800aed4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	2200      	movs	r2, #0
 800aeda:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aedc:	68f8      	ldr	r0, [r7, #12]
 800aede:	f7ff ffca 	bl	800ae76 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aee2:	bf00      	nop
 800aee4:	3710      	adds	r7, #16
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}

0800aeea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800aeea:	b480      	push	{r7}
 800aeec:	b085      	sub	sp, #20
 800aeee:	af00      	add	r7, sp, #0
 800aef0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800aef8:	b2db      	uxtb	r3, r3
 800aefa:	2b21      	cmp	r3, #33	; 0x21
 800aefc:	d13e      	bne.n	800af7c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	689b      	ldr	r3, [r3, #8]
 800af02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af06:	d114      	bne.n	800af32 <UART_Transmit_IT+0x48>
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	691b      	ldr	r3, [r3, #16]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d110      	bne.n	800af32 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	6a1b      	ldr	r3, [r3, #32]
 800af14:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	881b      	ldrh	r3, [r3, #0]
 800af1a:	461a      	mov	r2, r3
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af24:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6a1b      	ldr	r3, [r3, #32]
 800af2a:	1c9a      	adds	r2, r3, #2
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	621a      	str	r2, [r3, #32]
 800af30:	e008      	b.n	800af44 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6a1b      	ldr	r3, [r3, #32]
 800af36:	1c59      	adds	r1, r3, #1
 800af38:	687a      	ldr	r2, [r7, #4]
 800af3a:	6211      	str	r1, [r2, #32]
 800af3c:	781a      	ldrb	r2, [r3, #0]
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800af48:	b29b      	uxth	r3, r3
 800af4a:	3b01      	subs	r3, #1
 800af4c:	b29b      	uxth	r3, r3
 800af4e:	687a      	ldr	r2, [r7, #4]
 800af50:	4619      	mov	r1, r3
 800af52:	84d1      	strh	r1, [r2, #38]	; 0x26
 800af54:	2b00      	cmp	r3, #0
 800af56:	d10f      	bne.n	800af78 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	68da      	ldr	r2, [r3, #12]
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800af66:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	68da      	ldr	r2, [r3, #12]
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800af76:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800af78:	2300      	movs	r3, #0
 800af7a:	e000      	b.n	800af7e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800af7c:	2302      	movs	r3, #2
  }
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3714      	adds	r7, #20
 800af82:	46bd      	mov	sp, r7
 800af84:	bc80      	pop	{r7}
 800af86:	4770      	bx	lr

0800af88 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b082      	sub	sp, #8
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	68da      	ldr	r2, [r3, #12]
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800af9e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2220      	movs	r2, #32
 800afa4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800afa8:	6878      	ldr	r0, [r7, #4]
 800afaa:	f7ff ff5b 	bl	800ae64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800afae:	2300      	movs	r3, #0
}
 800afb0:	4618      	mov	r0, r3
 800afb2:	3708      	adds	r7, #8
 800afb4:	46bd      	mov	sp, r7
 800afb6:	bd80      	pop	{r7, pc}

0800afb8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b084      	sub	sp, #16
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800afc6:	b2db      	uxtb	r3, r3
 800afc8:	2b22      	cmp	r3, #34	; 0x22
 800afca:	d170      	bne.n	800b0ae <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	689b      	ldr	r3, [r3, #8]
 800afd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800afd4:	d117      	bne.n	800b006 <UART_Receive_IT+0x4e>
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	691b      	ldr	r3, [r3, #16]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d113      	bne.n	800b006 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800afde:	2300      	movs	r3, #0
 800afe0:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afe6:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	685b      	ldr	r3, [r3, #4]
 800afee:	b29b      	uxth	r3, r3
 800aff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aff4:	b29a      	uxth	r2, r3
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800affe:	1c9a      	adds	r2, r3, #2
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	629a      	str	r2, [r3, #40]	; 0x28
 800b004:	e026      	b.n	800b054 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b00a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800b00c:	2300      	movs	r3, #0
 800b00e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	689b      	ldr	r3, [r3, #8]
 800b014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b018:	d007      	beq.n	800b02a <UART_Receive_IT+0x72>
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	689b      	ldr	r3, [r3, #8]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d10a      	bne.n	800b038 <UART_Receive_IT+0x80>
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	691b      	ldr	r3, [r3, #16]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d106      	bne.n	800b038 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	685b      	ldr	r3, [r3, #4]
 800b030:	b2da      	uxtb	r2, r3
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	701a      	strb	r2, [r3, #0]
 800b036:	e008      	b.n	800b04a <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	b2db      	uxtb	r3, r3
 800b040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b044:	b2da      	uxtb	r2, r3
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b04e:	1c5a      	adds	r2, r3, #1
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b058:	b29b      	uxth	r3, r3
 800b05a:	3b01      	subs	r3, #1
 800b05c:	b29b      	uxth	r3, r3
 800b05e:	687a      	ldr	r2, [r7, #4]
 800b060:	4619      	mov	r1, r3
 800b062:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b064:	2b00      	cmp	r3, #0
 800b066:	d120      	bne.n	800b0aa <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	68da      	ldr	r2, [r3, #12]
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f022 0220 	bic.w	r2, r2, #32
 800b076:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	68da      	ldr	r2, [r3, #12]
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b086:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	695a      	ldr	r2, [r3, #20]
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f022 0201 	bic.w	r2, r2, #1
 800b096:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	2220      	movs	r2, #32
 800b09c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f7fb fbc5 	bl	8006830 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	e002      	b.n	800b0b0 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	e000      	b.n	800b0b0 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800b0ae:	2302      	movs	r3, #2
  }
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3710      	adds	r7, #16
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}

0800b0b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	691b      	ldr	r3, [r3, #16]
 800b0c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	68da      	ldr	r2, [r3, #12]
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	430a      	orrs	r2, r1
 800b0d4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	689a      	ldr	r2, [r3, #8]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	691b      	ldr	r3, [r3, #16]
 800b0de:	431a      	orrs	r2, r3
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	695b      	ldr	r3, [r3, #20]
 800b0e4:	4313      	orrs	r3, r2
 800b0e6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	68db      	ldr	r3, [r3, #12]
 800b0ee:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800b0f2:	f023 030c 	bic.w	r3, r3, #12
 800b0f6:	687a      	ldr	r2, [r7, #4]
 800b0f8:	6812      	ldr	r2, [r2, #0]
 800b0fa:	68b9      	ldr	r1, [r7, #8]
 800b0fc:	430b      	orrs	r3, r1
 800b0fe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	695b      	ldr	r3, [r3, #20]
 800b106:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	699a      	ldr	r2, [r3, #24]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	430a      	orrs	r2, r1
 800b114:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	4a2c      	ldr	r2, [pc, #176]	; (800b1cc <UART_SetConfig+0x114>)
 800b11c:	4293      	cmp	r3, r2
 800b11e:	d103      	bne.n	800b128 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800b120:	f7fe f944 	bl	80093ac <HAL_RCC_GetPCLK2Freq>
 800b124:	60f8      	str	r0, [r7, #12]
 800b126:	e002      	b.n	800b12e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800b128:	f7fe f92c 	bl	8009384 <HAL_RCC_GetPCLK1Freq>
 800b12c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b12e:	68fa      	ldr	r2, [r7, #12]
 800b130:	4613      	mov	r3, r2
 800b132:	009b      	lsls	r3, r3, #2
 800b134:	4413      	add	r3, r2
 800b136:	009a      	lsls	r2, r3, #2
 800b138:	441a      	add	r2, r3
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	685b      	ldr	r3, [r3, #4]
 800b13e:	009b      	lsls	r3, r3, #2
 800b140:	fbb2 f3f3 	udiv	r3, r2, r3
 800b144:	4a22      	ldr	r2, [pc, #136]	; (800b1d0 <UART_SetConfig+0x118>)
 800b146:	fba2 2303 	umull	r2, r3, r2, r3
 800b14a:	095b      	lsrs	r3, r3, #5
 800b14c:	0119      	lsls	r1, r3, #4
 800b14e:	68fa      	ldr	r2, [r7, #12]
 800b150:	4613      	mov	r3, r2
 800b152:	009b      	lsls	r3, r3, #2
 800b154:	4413      	add	r3, r2
 800b156:	009a      	lsls	r2, r3, #2
 800b158:	441a      	add	r2, r3
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	685b      	ldr	r3, [r3, #4]
 800b15e:	009b      	lsls	r3, r3, #2
 800b160:	fbb2 f2f3 	udiv	r2, r2, r3
 800b164:	4b1a      	ldr	r3, [pc, #104]	; (800b1d0 <UART_SetConfig+0x118>)
 800b166:	fba3 0302 	umull	r0, r3, r3, r2
 800b16a:	095b      	lsrs	r3, r3, #5
 800b16c:	2064      	movs	r0, #100	; 0x64
 800b16e:	fb00 f303 	mul.w	r3, r0, r3
 800b172:	1ad3      	subs	r3, r2, r3
 800b174:	011b      	lsls	r3, r3, #4
 800b176:	3332      	adds	r3, #50	; 0x32
 800b178:	4a15      	ldr	r2, [pc, #84]	; (800b1d0 <UART_SetConfig+0x118>)
 800b17a:	fba2 2303 	umull	r2, r3, r2, r3
 800b17e:	095b      	lsrs	r3, r3, #5
 800b180:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b184:	4419      	add	r1, r3
 800b186:	68fa      	ldr	r2, [r7, #12]
 800b188:	4613      	mov	r3, r2
 800b18a:	009b      	lsls	r3, r3, #2
 800b18c:	4413      	add	r3, r2
 800b18e:	009a      	lsls	r2, r3, #2
 800b190:	441a      	add	r2, r3
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	685b      	ldr	r3, [r3, #4]
 800b196:	009b      	lsls	r3, r3, #2
 800b198:	fbb2 f2f3 	udiv	r2, r2, r3
 800b19c:	4b0c      	ldr	r3, [pc, #48]	; (800b1d0 <UART_SetConfig+0x118>)
 800b19e:	fba3 0302 	umull	r0, r3, r3, r2
 800b1a2:	095b      	lsrs	r3, r3, #5
 800b1a4:	2064      	movs	r0, #100	; 0x64
 800b1a6:	fb00 f303 	mul.w	r3, r0, r3
 800b1aa:	1ad3      	subs	r3, r2, r3
 800b1ac:	011b      	lsls	r3, r3, #4
 800b1ae:	3332      	adds	r3, #50	; 0x32
 800b1b0:	4a07      	ldr	r2, [pc, #28]	; (800b1d0 <UART_SetConfig+0x118>)
 800b1b2:	fba2 2303 	umull	r2, r3, r2, r3
 800b1b6:	095b      	lsrs	r3, r3, #5
 800b1b8:	f003 020f 	and.w	r2, r3, #15
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	440a      	add	r2, r1
 800b1c2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800b1c4:	bf00      	nop
 800b1c6:	3710      	adds	r7, #16
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}
 800b1cc:	40013800 	.word	0x40013800
 800b1d0:	51eb851f 	.word	0x51eb851f

0800b1d4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 800b1d4:	b480      	push	{r7}
 800b1d6:	b087      	sub	sp, #28
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
 800b1dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	681a      	ldr	r2, [r3, #0]
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1e8:	683a      	ldr	r2, [r7, #0]
 800b1ea:	6812      	ldr	r2, [r2, #0]
 800b1ec:	f023 0101 	bic.w	r1, r3, #1
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	689b      	ldr	r3, [r3, #8]
 800b1fa:	2b08      	cmp	r3, #8
 800b1fc:	d102      	bne.n	800b204 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800b1fe:	2340      	movs	r3, #64	; 0x40
 800b200:	617b      	str	r3, [r7, #20]
 800b202:	e001      	b.n	800b208 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800b204:	2300      	movs	r3, #0
 800b206:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800b214:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800b21a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800b220:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800b226:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800b22c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800b22e:	683b      	ldr	r3, [r7, #0]
 800b230:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800b232:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 800b238:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800b23e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 800b244:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800b24a:	4313      	orrs	r3, r2
 800b24c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	699b      	ldr	r3, [r3, #24]
 800b252:	693a      	ldr	r2, [r7, #16]
 800b254:	4313      	orrs	r3, r2
 800b256:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b25c:	693a      	ldr	r2, [r7, #16]
 800b25e:	4313      	orrs	r3, r2
 800b260:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 800b262:	4b10      	ldr	r3, [pc, #64]	; (800b2a4 <FSMC_NORSRAM_Init+0xd0>)
 800b264:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b26c:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800b274:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	681a      	ldr	r2, [r3, #0]
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	43db      	mvns	r3, r3
 800b284:	ea02 0103 	and.w	r1, r2, r3
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	681a      	ldr	r2, [r3, #0]
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	4319      	orrs	r1, r3
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 800b296:	2300      	movs	r3, #0
}
 800b298:	4618      	mov	r0, r3
 800b29a:	371c      	adds	r7, #28
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bc80      	pop	{r7}
 800b2a0:	4770      	bx	lr
 800b2a2:	bf00      	nop
 800b2a4:	0008fb7f 	.word	0x0008fb7f

0800b2a8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b2a8:	b480      	push	{r7}
 800b2aa:	b085      	sub	sp, #20
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	60f8      	str	r0, [r7, #12]
 800b2b0:	60b9      	str	r1, [r7, #8]
 800b2b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	1c5a      	adds	r2, r3, #1
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2be:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800b2c2:	68bb      	ldr	r3, [r7, #8]
 800b2c4:	681a      	ldr	r2, [r3, #0]
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	685b      	ldr	r3, [r3, #4]
 800b2ca:	011b      	lsls	r3, r3, #4
 800b2cc:	431a      	orrs	r2, r3
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	689b      	ldr	r3, [r3, #8]
 800b2d2:	021b      	lsls	r3, r3, #8
 800b2d4:	431a      	orrs	r2, r3
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	68db      	ldr	r3, [r3, #12]
 800b2da:	041b      	lsls	r3, r3, #16
 800b2dc:	431a      	orrs	r2, r3
 800b2de:	68bb      	ldr	r3, [r7, #8]
 800b2e0:	691b      	ldr	r3, [r3, #16]
 800b2e2:	3b01      	subs	r3, #1
 800b2e4:	051b      	lsls	r3, r3, #20
 800b2e6:	431a      	orrs	r2, r3
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	695b      	ldr	r3, [r3, #20]
 800b2ec:	3b02      	subs	r3, #2
 800b2ee:	061b      	lsls	r3, r3, #24
 800b2f0:	431a      	orrs	r2, r3
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	699b      	ldr	r3, [r3, #24]
 800b2f6:	4313      	orrs	r3, r2
 800b2f8:	687a      	ldr	r2, [r7, #4]
 800b2fa:	3201      	adds	r2, #1
 800b2fc:	4319      	orrs	r1, r3
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 800b304:	2300      	movs	r3, #0
}
 800b306:	4618      	mov	r0, r3
 800b308:	3714      	adds	r7, #20
 800b30a:	46bd      	mov	sp, r7
 800b30c:	bc80      	pop	{r7}
 800b30e:	4770      	bx	lr

0800b310 <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800b310:	b480      	push	{r7}
 800b312:	b085      	sub	sp, #20
 800b314:	af00      	add	r7, sp, #0
 800b316:	60f8      	str	r0, [r7, #12]
 800b318:	60b9      	str	r1, [r7, #8]
 800b31a:	607a      	str	r2, [r7, #4]
 800b31c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b324:	d11d      	bne.n	800b362 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	687a      	ldr	r2, [r7, #4]
 800b32a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b32e:	4b13      	ldr	r3, [pc, #76]	; (800b37c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800b330:	4013      	ands	r3, r2
 800b332:	68ba      	ldr	r2, [r7, #8]
 800b334:	6811      	ldr	r1, [r2, #0]
 800b336:	68ba      	ldr	r2, [r7, #8]
 800b338:	6852      	ldr	r2, [r2, #4]
 800b33a:	0112      	lsls	r2, r2, #4
 800b33c:	4311      	orrs	r1, r2
 800b33e:	68ba      	ldr	r2, [r7, #8]
 800b340:	6892      	ldr	r2, [r2, #8]
 800b342:	0212      	lsls	r2, r2, #8
 800b344:	4311      	orrs	r1, r2
 800b346:	68ba      	ldr	r2, [r7, #8]
 800b348:	6992      	ldr	r2, [r2, #24]
 800b34a:	4311      	orrs	r1, r2
 800b34c:	68ba      	ldr	r2, [r7, #8]
 800b34e:	68d2      	ldr	r2, [r2, #12]
 800b350:	0412      	lsls	r2, r2, #16
 800b352:	430a      	orrs	r2, r1
 800b354:	ea43 0102 	orr.w	r1, r3, r2
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	687a      	ldr	r2, [r7, #4]
 800b35c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b360:	e005      	b.n	800b36e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	687a      	ldr	r2, [r7, #4]
 800b366:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800b36a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800b36e:	2300      	movs	r3, #0
}
 800b370:	4618      	mov	r0, r3
 800b372:	3714      	adds	r7, #20
 800b374:	46bd      	mov	sp, r7
 800b376:	bc80      	pop	{r7}
 800b378:	4770      	bx	lr
 800b37a:	bf00      	nop
 800b37c:	cff00000 	.word	0xcff00000

0800b380 <irmp_init>:
 *  Initialize IRMP decoder
 *  @details  Configures IRMP input pin
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
#ifndef ANALYZE
void irmp_init(void) {
 800b380:	b480      	push	{r7}
 800b382:	af00      	add	r7, sp, #0
#endif

#if IRMP_LOGGING == 1
    irmp_uart_init ();
#endif
}
 800b384:	bf00      	nop
 800b386:	46bd      	mov	sp, r7
 800b388:	bc80      	pop	{r7}
 800b38a:	4770      	bx	lr

0800b38c <__errno>:
 800b38c:	4b01      	ldr	r3, [pc, #4]	; (800b394 <__errno+0x8>)
 800b38e:	6818      	ldr	r0, [r3, #0]
 800b390:	4770      	bx	lr
 800b392:	bf00      	nop
 800b394:	20000018 	.word	0x20000018

0800b398 <__libc_init_array>:
 800b398:	b570      	push	{r4, r5, r6, lr}
 800b39a:	2600      	movs	r6, #0
 800b39c:	4d0c      	ldr	r5, [pc, #48]	; (800b3d0 <__libc_init_array+0x38>)
 800b39e:	4c0d      	ldr	r4, [pc, #52]	; (800b3d4 <__libc_init_array+0x3c>)
 800b3a0:	1b64      	subs	r4, r4, r5
 800b3a2:	10a4      	asrs	r4, r4, #2
 800b3a4:	42a6      	cmp	r6, r4
 800b3a6:	d109      	bne.n	800b3bc <__libc_init_array+0x24>
 800b3a8:	f002 ff48 	bl	800e23c <_init>
 800b3ac:	2600      	movs	r6, #0
 800b3ae:	4d0a      	ldr	r5, [pc, #40]	; (800b3d8 <__libc_init_array+0x40>)
 800b3b0:	4c0a      	ldr	r4, [pc, #40]	; (800b3dc <__libc_init_array+0x44>)
 800b3b2:	1b64      	subs	r4, r4, r5
 800b3b4:	10a4      	asrs	r4, r4, #2
 800b3b6:	42a6      	cmp	r6, r4
 800b3b8:	d105      	bne.n	800b3c6 <__libc_init_array+0x2e>
 800b3ba:	bd70      	pop	{r4, r5, r6, pc}
 800b3bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3c0:	4798      	blx	r3
 800b3c2:	3601      	adds	r6, #1
 800b3c4:	e7ee      	b.n	800b3a4 <__libc_init_array+0xc>
 800b3c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3ca:	4798      	blx	r3
 800b3cc:	3601      	adds	r6, #1
 800b3ce:	e7f2      	b.n	800b3b6 <__libc_init_array+0x1e>
 800b3d0:	08010004 	.word	0x08010004
 800b3d4:	08010004 	.word	0x08010004
 800b3d8:	08010004 	.word	0x08010004
 800b3dc:	08010008 	.word	0x08010008

0800b3e0 <malloc>:
 800b3e0:	4b02      	ldr	r3, [pc, #8]	; (800b3ec <malloc+0xc>)
 800b3e2:	4601      	mov	r1, r0
 800b3e4:	6818      	ldr	r0, [r3, #0]
 800b3e6:	f000 b865 	b.w	800b4b4 <_malloc_r>
 800b3ea:	bf00      	nop
 800b3ec:	20000018 	.word	0x20000018

0800b3f0 <memcpy>:
 800b3f0:	440a      	add	r2, r1
 800b3f2:	4291      	cmp	r1, r2
 800b3f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b3f8:	d100      	bne.n	800b3fc <memcpy+0xc>
 800b3fa:	4770      	bx	lr
 800b3fc:	b510      	push	{r4, lr}
 800b3fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b402:	4291      	cmp	r1, r2
 800b404:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b408:	d1f9      	bne.n	800b3fe <memcpy+0xe>
 800b40a:	bd10      	pop	{r4, pc}

0800b40c <memset>:
 800b40c:	4603      	mov	r3, r0
 800b40e:	4402      	add	r2, r0
 800b410:	4293      	cmp	r3, r2
 800b412:	d100      	bne.n	800b416 <memset+0xa>
 800b414:	4770      	bx	lr
 800b416:	f803 1b01 	strb.w	r1, [r3], #1
 800b41a:	e7f9      	b.n	800b410 <memset+0x4>

0800b41c <_free_r>:
 800b41c:	b538      	push	{r3, r4, r5, lr}
 800b41e:	4605      	mov	r5, r0
 800b420:	2900      	cmp	r1, #0
 800b422:	d043      	beq.n	800b4ac <_free_r+0x90>
 800b424:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b428:	1f0c      	subs	r4, r1, #4
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	bfb8      	it	lt
 800b42e:	18e4      	addlt	r4, r4, r3
 800b430:	f001 ff26 	bl	800d280 <__malloc_lock>
 800b434:	4a1e      	ldr	r2, [pc, #120]	; (800b4b0 <_free_r+0x94>)
 800b436:	6813      	ldr	r3, [r2, #0]
 800b438:	4610      	mov	r0, r2
 800b43a:	b933      	cbnz	r3, 800b44a <_free_r+0x2e>
 800b43c:	6063      	str	r3, [r4, #4]
 800b43e:	6014      	str	r4, [r2, #0]
 800b440:	4628      	mov	r0, r5
 800b442:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b446:	f001 bf21 	b.w	800d28c <__malloc_unlock>
 800b44a:	42a3      	cmp	r3, r4
 800b44c:	d90a      	bls.n	800b464 <_free_r+0x48>
 800b44e:	6821      	ldr	r1, [r4, #0]
 800b450:	1862      	adds	r2, r4, r1
 800b452:	4293      	cmp	r3, r2
 800b454:	bf01      	itttt	eq
 800b456:	681a      	ldreq	r2, [r3, #0]
 800b458:	685b      	ldreq	r3, [r3, #4]
 800b45a:	1852      	addeq	r2, r2, r1
 800b45c:	6022      	streq	r2, [r4, #0]
 800b45e:	6063      	str	r3, [r4, #4]
 800b460:	6004      	str	r4, [r0, #0]
 800b462:	e7ed      	b.n	800b440 <_free_r+0x24>
 800b464:	461a      	mov	r2, r3
 800b466:	685b      	ldr	r3, [r3, #4]
 800b468:	b10b      	cbz	r3, 800b46e <_free_r+0x52>
 800b46a:	42a3      	cmp	r3, r4
 800b46c:	d9fa      	bls.n	800b464 <_free_r+0x48>
 800b46e:	6811      	ldr	r1, [r2, #0]
 800b470:	1850      	adds	r0, r2, r1
 800b472:	42a0      	cmp	r0, r4
 800b474:	d10b      	bne.n	800b48e <_free_r+0x72>
 800b476:	6820      	ldr	r0, [r4, #0]
 800b478:	4401      	add	r1, r0
 800b47a:	1850      	adds	r0, r2, r1
 800b47c:	4283      	cmp	r3, r0
 800b47e:	6011      	str	r1, [r2, #0]
 800b480:	d1de      	bne.n	800b440 <_free_r+0x24>
 800b482:	6818      	ldr	r0, [r3, #0]
 800b484:	685b      	ldr	r3, [r3, #4]
 800b486:	4401      	add	r1, r0
 800b488:	6011      	str	r1, [r2, #0]
 800b48a:	6053      	str	r3, [r2, #4]
 800b48c:	e7d8      	b.n	800b440 <_free_r+0x24>
 800b48e:	d902      	bls.n	800b496 <_free_r+0x7a>
 800b490:	230c      	movs	r3, #12
 800b492:	602b      	str	r3, [r5, #0]
 800b494:	e7d4      	b.n	800b440 <_free_r+0x24>
 800b496:	6820      	ldr	r0, [r4, #0]
 800b498:	1821      	adds	r1, r4, r0
 800b49a:	428b      	cmp	r3, r1
 800b49c:	bf01      	itttt	eq
 800b49e:	6819      	ldreq	r1, [r3, #0]
 800b4a0:	685b      	ldreq	r3, [r3, #4]
 800b4a2:	1809      	addeq	r1, r1, r0
 800b4a4:	6021      	streq	r1, [r4, #0]
 800b4a6:	6063      	str	r3, [r4, #4]
 800b4a8:	6054      	str	r4, [r2, #4]
 800b4aa:	e7c9      	b.n	800b440 <_free_r+0x24>
 800b4ac:	bd38      	pop	{r3, r4, r5, pc}
 800b4ae:	bf00      	nop
 800b4b0:	20000298 	.word	0x20000298

0800b4b4 <_malloc_r>:
 800b4b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4b6:	1ccd      	adds	r5, r1, #3
 800b4b8:	f025 0503 	bic.w	r5, r5, #3
 800b4bc:	3508      	adds	r5, #8
 800b4be:	2d0c      	cmp	r5, #12
 800b4c0:	bf38      	it	cc
 800b4c2:	250c      	movcc	r5, #12
 800b4c4:	2d00      	cmp	r5, #0
 800b4c6:	4606      	mov	r6, r0
 800b4c8:	db01      	blt.n	800b4ce <_malloc_r+0x1a>
 800b4ca:	42a9      	cmp	r1, r5
 800b4cc:	d903      	bls.n	800b4d6 <_malloc_r+0x22>
 800b4ce:	230c      	movs	r3, #12
 800b4d0:	6033      	str	r3, [r6, #0]
 800b4d2:	2000      	movs	r0, #0
 800b4d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4d6:	f001 fed3 	bl	800d280 <__malloc_lock>
 800b4da:	4921      	ldr	r1, [pc, #132]	; (800b560 <_malloc_r+0xac>)
 800b4dc:	680a      	ldr	r2, [r1, #0]
 800b4de:	4614      	mov	r4, r2
 800b4e0:	b99c      	cbnz	r4, 800b50a <_malloc_r+0x56>
 800b4e2:	4f20      	ldr	r7, [pc, #128]	; (800b564 <_malloc_r+0xb0>)
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	b923      	cbnz	r3, 800b4f2 <_malloc_r+0x3e>
 800b4e8:	4621      	mov	r1, r4
 800b4ea:	4630      	mov	r0, r6
 800b4ec:	f000 fd2a 	bl	800bf44 <_sbrk_r>
 800b4f0:	6038      	str	r0, [r7, #0]
 800b4f2:	4629      	mov	r1, r5
 800b4f4:	4630      	mov	r0, r6
 800b4f6:	f000 fd25 	bl	800bf44 <_sbrk_r>
 800b4fa:	1c43      	adds	r3, r0, #1
 800b4fc:	d123      	bne.n	800b546 <_malloc_r+0x92>
 800b4fe:	230c      	movs	r3, #12
 800b500:	4630      	mov	r0, r6
 800b502:	6033      	str	r3, [r6, #0]
 800b504:	f001 fec2 	bl	800d28c <__malloc_unlock>
 800b508:	e7e3      	b.n	800b4d2 <_malloc_r+0x1e>
 800b50a:	6823      	ldr	r3, [r4, #0]
 800b50c:	1b5b      	subs	r3, r3, r5
 800b50e:	d417      	bmi.n	800b540 <_malloc_r+0x8c>
 800b510:	2b0b      	cmp	r3, #11
 800b512:	d903      	bls.n	800b51c <_malloc_r+0x68>
 800b514:	6023      	str	r3, [r4, #0]
 800b516:	441c      	add	r4, r3
 800b518:	6025      	str	r5, [r4, #0]
 800b51a:	e004      	b.n	800b526 <_malloc_r+0x72>
 800b51c:	6863      	ldr	r3, [r4, #4]
 800b51e:	42a2      	cmp	r2, r4
 800b520:	bf0c      	ite	eq
 800b522:	600b      	streq	r3, [r1, #0]
 800b524:	6053      	strne	r3, [r2, #4]
 800b526:	4630      	mov	r0, r6
 800b528:	f001 feb0 	bl	800d28c <__malloc_unlock>
 800b52c:	f104 000b 	add.w	r0, r4, #11
 800b530:	1d23      	adds	r3, r4, #4
 800b532:	f020 0007 	bic.w	r0, r0, #7
 800b536:	1ac2      	subs	r2, r0, r3
 800b538:	d0cc      	beq.n	800b4d4 <_malloc_r+0x20>
 800b53a:	1a1b      	subs	r3, r3, r0
 800b53c:	50a3      	str	r3, [r4, r2]
 800b53e:	e7c9      	b.n	800b4d4 <_malloc_r+0x20>
 800b540:	4622      	mov	r2, r4
 800b542:	6864      	ldr	r4, [r4, #4]
 800b544:	e7cc      	b.n	800b4e0 <_malloc_r+0x2c>
 800b546:	1cc4      	adds	r4, r0, #3
 800b548:	f024 0403 	bic.w	r4, r4, #3
 800b54c:	42a0      	cmp	r0, r4
 800b54e:	d0e3      	beq.n	800b518 <_malloc_r+0x64>
 800b550:	1a21      	subs	r1, r4, r0
 800b552:	4630      	mov	r0, r6
 800b554:	f000 fcf6 	bl	800bf44 <_sbrk_r>
 800b558:	3001      	adds	r0, #1
 800b55a:	d1dd      	bne.n	800b518 <_malloc_r+0x64>
 800b55c:	e7cf      	b.n	800b4fe <_malloc_r+0x4a>
 800b55e:	bf00      	nop
 800b560:	20000298 	.word	0x20000298
 800b564:	2000029c 	.word	0x2000029c

0800b568 <__cvt>:
 800b568:	2b00      	cmp	r3, #0
 800b56a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b56e:	461f      	mov	r7, r3
 800b570:	bfbb      	ittet	lt
 800b572:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800b576:	461f      	movlt	r7, r3
 800b578:	2300      	movge	r3, #0
 800b57a:	232d      	movlt	r3, #45	; 0x2d
 800b57c:	b088      	sub	sp, #32
 800b57e:	4614      	mov	r4, r2
 800b580:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b582:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b584:	7013      	strb	r3, [r2, #0]
 800b586:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b588:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800b58c:	f023 0820 	bic.w	r8, r3, #32
 800b590:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b594:	d005      	beq.n	800b5a2 <__cvt+0x3a>
 800b596:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b59a:	d100      	bne.n	800b59e <__cvt+0x36>
 800b59c:	3501      	adds	r5, #1
 800b59e:	2302      	movs	r3, #2
 800b5a0:	e000      	b.n	800b5a4 <__cvt+0x3c>
 800b5a2:	2303      	movs	r3, #3
 800b5a4:	aa07      	add	r2, sp, #28
 800b5a6:	9204      	str	r2, [sp, #16]
 800b5a8:	aa06      	add	r2, sp, #24
 800b5aa:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b5ae:	e9cd 3500 	strd	r3, r5, [sp]
 800b5b2:	4622      	mov	r2, r4
 800b5b4:	463b      	mov	r3, r7
 800b5b6:	f000 fe43 	bl	800c240 <_dtoa_r>
 800b5ba:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b5be:	4606      	mov	r6, r0
 800b5c0:	d102      	bne.n	800b5c8 <__cvt+0x60>
 800b5c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b5c4:	07db      	lsls	r3, r3, #31
 800b5c6:	d522      	bpl.n	800b60e <__cvt+0xa6>
 800b5c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b5cc:	eb06 0905 	add.w	r9, r6, r5
 800b5d0:	d110      	bne.n	800b5f4 <__cvt+0x8c>
 800b5d2:	7833      	ldrb	r3, [r6, #0]
 800b5d4:	2b30      	cmp	r3, #48	; 0x30
 800b5d6:	d10a      	bne.n	800b5ee <__cvt+0x86>
 800b5d8:	2200      	movs	r2, #0
 800b5da:	2300      	movs	r3, #0
 800b5dc:	4620      	mov	r0, r4
 800b5de:	4639      	mov	r1, r7
 800b5e0:	f7f5 fa4e 	bl	8000a80 <__aeabi_dcmpeq>
 800b5e4:	b918      	cbnz	r0, 800b5ee <__cvt+0x86>
 800b5e6:	f1c5 0501 	rsb	r5, r5, #1
 800b5ea:	f8ca 5000 	str.w	r5, [sl]
 800b5ee:	f8da 3000 	ldr.w	r3, [sl]
 800b5f2:	4499      	add	r9, r3
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	4620      	mov	r0, r4
 800b5fa:	4639      	mov	r1, r7
 800b5fc:	f7f5 fa40 	bl	8000a80 <__aeabi_dcmpeq>
 800b600:	b108      	cbz	r0, 800b606 <__cvt+0x9e>
 800b602:	f8cd 901c 	str.w	r9, [sp, #28]
 800b606:	2230      	movs	r2, #48	; 0x30
 800b608:	9b07      	ldr	r3, [sp, #28]
 800b60a:	454b      	cmp	r3, r9
 800b60c:	d307      	bcc.n	800b61e <__cvt+0xb6>
 800b60e:	4630      	mov	r0, r6
 800b610:	9b07      	ldr	r3, [sp, #28]
 800b612:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b614:	1b9b      	subs	r3, r3, r6
 800b616:	6013      	str	r3, [r2, #0]
 800b618:	b008      	add	sp, #32
 800b61a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b61e:	1c59      	adds	r1, r3, #1
 800b620:	9107      	str	r1, [sp, #28]
 800b622:	701a      	strb	r2, [r3, #0]
 800b624:	e7f0      	b.n	800b608 <__cvt+0xa0>

0800b626 <__exponent>:
 800b626:	4603      	mov	r3, r0
 800b628:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b62a:	2900      	cmp	r1, #0
 800b62c:	f803 2b02 	strb.w	r2, [r3], #2
 800b630:	bfb6      	itet	lt
 800b632:	222d      	movlt	r2, #45	; 0x2d
 800b634:	222b      	movge	r2, #43	; 0x2b
 800b636:	4249      	neglt	r1, r1
 800b638:	2909      	cmp	r1, #9
 800b63a:	7042      	strb	r2, [r0, #1]
 800b63c:	dd2b      	ble.n	800b696 <__exponent+0x70>
 800b63e:	f10d 0407 	add.w	r4, sp, #7
 800b642:	46a4      	mov	ip, r4
 800b644:	270a      	movs	r7, #10
 800b646:	fb91 f6f7 	sdiv	r6, r1, r7
 800b64a:	460a      	mov	r2, r1
 800b64c:	46a6      	mov	lr, r4
 800b64e:	fb07 1516 	mls	r5, r7, r6, r1
 800b652:	2a63      	cmp	r2, #99	; 0x63
 800b654:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800b658:	4631      	mov	r1, r6
 800b65a:	f104 34ff 	add.w	r4, r4, #4294967295
 800b65e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b662:	dcf0      	bgt.n	800b646 <__exponent+0x20>
 800b664:	3130      	adds	r1, #48	; 0x30
 800b666:	f1ae 0502 	sub.w	r5, lr, #2
 800b66a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b66e:	4629      	mov	r1, r5
 800b670:	1c44      	adds	r4, r0, #1
 800b672:	4561      	cmp	r1, ip
 800b674:	d30a      	bcc.n	800b68c <__exponent+0x66>
 800b676:	f10d 0209 	add.w	r2, sp, #9
 800b67a:	eba2 020e 	sub.w	r2, r2, lr
 800b67e:	4565      	cmp	r5, ip
 800b680:	bf88      	it	hi
 800b682:	2200      	movhi	r2, #0
 800b684:	4413      	add	r3, r2
 800b686:	1a18      	subs	r0, r3, r0
 800b688:	b003      	add	sp, #12
 800b68a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b68c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b690:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b694:	e7ed      	b.n	800b672 <__exponent+0x4c>
 800b696:	2330      	movs	r3, #48	; 0x30
 800b698:	3130      	adds	r1, #48	; 0x30
 800b69a:	7083      	strb	r3, [r0, #2]
 800b69c:	70c1      	strb	r1, [r0, #3]
 800b69e:	1d03      	adds	r3, r0, #4
 800b6a0:	e7f1      	b.n	800b686 <__exponent+0x60>
	...

0800b6a4 <_printf_float>:
 800b6a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a8:	b091      	sub	sp, #68	; 0x44
 800b6aa:	460c      	mov	r4, r1
 800b6ac:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800b6b0:	4616      	mov	r6, r2
 800b6b2:	461f      	mov	r7, r3
 800b6b4:	4605      	mov	r5, r0
 800b6b6:	f001 fd69 	bl	800d18c <_localeconv_r>
 800b6ba:	6803      	ldr	r3, [r0, #0]
 800b6bc:	4618      	mov	r0, r3
 800b6be:	9309      	str	r3, [sp, #36]	; 0x24
 800b6c0:	f7f4 fdb2 	bl	8000228 <strlen>
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	930e      	str	r3, [sp, #56]	; 0x38
 800b6c8:	f8d8 3000 	ldr.w	r3, [r8]
 800b6cc:	900a      	str	r0, [sp, #40]	; 0x28
 800b6ce:	3307      	adds	r3, #7
 800b6d0:	f023 0307 	bic.w	r3, r3, #7
 800b6d4:	f103 0208 	add.w	r2, r3, #8
 800b6d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b6dc:	f8d4 b000 	ldr.w	fp, [r4]
 800b6e0:	f8c8 2000 	str.w	r2, [r8]
 800b6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b6ec:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800b6f0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800b6f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800b6f6:	f04f 32ff 	mov.w	r2, #4294967295
 800b6fa:	4640      	mov	r0, r8
 800b6fc:	4b9c      	ldr	r3, [pc, #624]	; (800b970 <_printf_float+0x2cc>)
 800b6fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b700:	f7f5 f9f0 	bl	8000ae4 <__aeabi_dcmpun>
 800b704:	bb70      	cbnz	r0, 800b764 <_printf_float+0xc0>
 800b706:	f04f 32ff 	mov.w	r2, #4294967295
 800b70a:	4640      	mov	r0, r8
 800b70c:	4b98      	ldr	r3, [pc, #608]	; (800b970 <_printf_float+0x2cc>)
 800b70e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b710:	f7f5 f9ca 	bl	8000aa8 <__aeabi_dcmple>
 800b714:	bb30      	cbnz	r0, 800b764 <_printf_float+0xc0>
 800b716:	2200      	movs	r2, #0
 800b718:	2300      	movs	r3, #0
 800b71a:	4640      	mov	r0, r8
 800b71c:	4651      	mov	r1, sl
 800b71e:	f7f5 f9b9 	bl	8000a94 <__aeabi_dcmplt>
 800b722:	b110      	cbz	r0, 800b72a <_printf_float+0x86>
 800b724:	232d      	movs	r3, #45	; 0x2d
 800b726:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b72a:	4b92      	ldr	r3, [pc, #584]	; (800b974 <_printf_float+0x2d0>)
 800b72c:	4892      	ldr	r0, [pc, #584]	; (800b978 <_printf_float+0x2d4>)
 800b72e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800b732:	bf94      	ite	ls
 800b734:	4698      	movls	r8, r3
 800b736:	4680      	movhi	r8, r0
 800b738:	2303      	movs	r3, #3
 800b73a:	f04f 0a00 	mov.w	sl, #0
 800b73e:	6123      	str	r3, [r4, #16]
 800b740:	f02b 0304 	bic.w	r3, fp, #4
 800b744:	6023      	str	r3, [r4, #0]
 800b746:	4633      	mov	r3, r6
 800b748:	4621      	mov	r1, r4
 800b74a:	4628      	mov	r0, r5
 800b74c:	9700      	str	r7, [sp, #0]
 800b74e:	aa0f      	add	r2, sp, #60	; 0x3c
 800b750:	f000 f9d4 	bl	800bafc <_printf_common>
 800b754:	3001      	adds	r0, #1
 800b756:	f040 8090 	bne.w	800b87a <_printf_float+0x1d6>
 800b75a:	f04f 30ff 	mov.w	r0, #4294967295
 800b75e:	b011      	add	sp, #68	; 0x44
 800b760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b764:	4642      	mov	r2, r8
 800b766:	4653      	mov	r3, sl
 800b768:	4640      	mov	r0, r8
 800b76a:	4651      	mov	r1, sl
 800b76c:	f7f5 f9ba 	bl	8000ae4 <__aeabi_dcmpun>
 800b770:	b148      	cbz	r0, 800b786 <_printf_float+0xe2>
 800b772:	f1ba 0f00 	cmp.w	sl, #0
 800b776:	bfb8      	it	lt
 800b778:	232d      	movlt	r3, #45	; 0x2d
 800b77a:	4880      	ldr	r0, [pc, #512]	; (800b97c <_printf_float+0x2d8>)
 800b77c:	bfb8      	it	lt
 800b77e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b782:	4b7f      	ldr	r3, [pc, #508]	; (800b980 <_printf_float+0x2dc>)
 800b784:	e7d3      	b.n	800b72e <_printf_float+0x8a>
 800b786:	6863      	ldr	r3, [r4, #4]
 800b788:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800b78c:	1c5a      	adds	r2, r3, #1
 800b78e:	d142      	bne.n	800b816 <_printf_float+0x172>
 800b790:	2306      	movs	r3, #6
 800b792:	6063      	str	r3, [r4, #4]
 800b794:	2200      	movs	r2, #0
 800b796:	9206      	str	r2, [sp, #24]
 800b798:	aa0e      	add	r2, sp, #56	; 0x38
 800b79a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800b79e:	aa0d      	add	r2, sp, #52	; 0x34
 800b7a0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800b7a4:	9203      	str	r2, [sp, #12]
 800b7a6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800b7aa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b7ae:	6023      	str	r3, [r4, #0]
 800b7b0:	6863      	ldr	r3, [r4, #4]
 800b7b2:	4642      	mov	r2, r8
 800b7b4:	9300      	str	r3, [sp, #0]
 800b7b6:	4628      	mov	r0, r5
 800b7b8:	4653      	mov	r3, sl
 800b7ba:	910b      	str	r1, [sp, #44]	; 0x2c
 800b7bc:	f7ff fed4 	bl	800b568 <__cvt>
 800b7c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b7c2:	4680      	mov	r8, r0
 800b7c4:	2947      	cmp	r1, #71	; 0x47
 800b7c6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b7c8:	d108      	bne.n	800b7dc <_printf_float+0x138>
 800b7ca:	1cc8      	adds	r0, r1, #3
 800b7cc:	db02      	blt.n	800b7d4 <_printf_float+0x130>
 800b7ce:	6863      	ldr	r3, [r4, #4]
 800b7d0:	4299      	cmp	r1, r3
 800b7d2:	dd40      	ble.n	800b856 <_printf_float+0x1b2>
 800b7d4:	f1a9 0902 	sub.w	r9, r9, #2
 800b7d8:	fa5f f989 	uxtb.w	r9, r9
 800b7dc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b7e0:	d81f      	bhi.n	800b822 <_printf_float+0x17e>
 800b7e2:	464a      	mov	r2, r9
 800b7e4:	3901      	subs	r1, #1
 800b7e6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b7ea:	910d      	str	r1, [sp, #52]	; 0x34
 800b7ec:	f7ff ff1b 	bl	800b626 <__exponent>
 800b7f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b7f2:	4682      	mov	sl, r0
 800b7f4:	1813      	adds	r3, r2, r0
 800b7f6:	2a01      	cmp	r2, #1
 800b7f8:	6123      	str	r3, [r4, #16]
 800b7fa:	dc02      	bgt.n	800b802 <_printf_float+0x15e>
 800b7fc:	6822      	ldr	r2, [r4, #0]
 800b7fe:	07d2      	lsls	r2, r2, #31
 800b800:	d501      	bpl.n	800b806 <_printf_float+0x162>
 800b802:	3301      	adds	r3, #1
 800b804:	6123      	str	r3, [r4, #16]
 800b806:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d09b      	beq.n	800b746 <_printf_float+0xa2>
 800b80e:	232d      	movs	r3, #45	; 0x2d
 800b810:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b814:	e797      	b.n	800b746 <_printf_float+0xa2>
 800b816:	2947      	cmp	r1, #71	; 0x47
 800b818:	d1bc      	bne.n	800b794 <_printf_float+0xf0>
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d1ba      	bne.n	800b794 <_printf_float+0xf0>
 800b81e:	2301      	movs	r3, #1
 800b820:	e7b7      	b.n	800b792 <_printf_float+0xee>
 800b822:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800b826:	d118      	bne.n	800b85a <_printf_float+0x1b6>
 800b828:	2900      	cmp	r1, #0
 800b82a:	6863      	ldr	r3, [r4, #4]
 800b82c:	dd0b      	ble.n	800b846 <_printf_float+0x1a2>
 800b82e:	6121      	str	r1, [r4, #16]
 800b830:	b913      	cbnz	r3, 800b838 <_printf_float+0x194>
 800b832:	6822      	ldr	r2, [r4, #0]
 800b834:	07d0      	lsls	r0, r2, #31
 800b836:	d502      	bpl.n	800b83e <_printf_float+0x19a>
 800b838:	3301      	adds	r3, #1
 800b83a:	440b      	add	r3, r1
 800b83c:	6123      	str	r3, [r4, #16]
 800b83e:	f04f 0a00 	mov.w	sl, #0
 800b842:	65a1      	str	r1, [r4, #88]	; 0x58
 800b844:	e7df      	b.n	800b806 <_printf_float+0x162>
 800b846:	b913      	cbnz	r3, 800b84e <_printf_float+0x1aa>
 800b848:	6822      	ldr	r2, [r4, #0]
 800b84a:	07d2      	lsls	r2, r2, #31
 800b84c:	d501      	bpl.n	800b852 <_printf_float+0x1ae>
 800b84e:	3302      	adds	r3, #2
 800b850:	e7f4      	b.n	800b83c <_printf_float+0x198>
 800b852:	2301      	movs	r3, #1
 800b854:	e7f2      	b.n	800b83c <_printf_float+0x198>
 800b856:	f04f 0967 	mov.w	r9, #103	; 0x67
 800b85a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b85c:	4299      	cmp	r1, r3
 800b85e:	db05      	blt.n	800b86c <_printf_float+0x1c8>
 800b860:	6823      	ldr	r3, [r4, #0]
 800b862:	6121      	str	r1, [r4, #16]
 800b864:	07d8      	lsls	r0, r3, #31
 800b866:	d5ea      	bpl.n	800b83e <_printf_float+0x19a>
 800b868:	1c4b      	adds	r3, r1, #1
 800b86a:	e7e7      	b.n	800b83c <_printf_float+0x198>
 800b86c:	2900      	cmp	r1, #0
 800b86e:	bfcc      	ite	gt
 800b870:	2201      	movgt	r2, #1
 800b872:	f1c1 0202 	rsble	r2, r1, #2
 800b876:	4413      	add	r3, r2
 800b878:	e7e0      	b.n	800b83c <_printf_float+0x198>
 800b87a:	6823      	ldr	r3, [r4, #0]
 800b87c:	055a      	lsls	r2, r3, #21
 800b87e:	d407      	bmi.n	800b890 <_printf_float+0x1ec>
 800b880:	6923      	ldr	r3, [r4, #16]
 800b882:	4642      	mov	r2, r8
 800b884:	4631      	mov	r1, r6
 800b886:	4628      	mov	r0, r5
 800b888:	47b8      	blx	r7
 800b88a:	3001      	adds	r0, #1
 800b88c:	d12b      	bne.n	800b8e6 <_printf_float+0x242>
 800b88e:	e764      	b.n	800b75a <_printf_float+0xb6>
 800b890:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b894:	f240 80dd 	bls.w	800ba52 <_printf_float+0x3ae>
 800b898:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b89c:	2200      	movs	r2, #0
 800b89e:	2300      	movs	r3, #0
 800b8a0:	f7f5 f8ee 	bl	8000a80 <__aeabi_dcmpeq>
 800b8a4:	2800      	cmp	r0, #0
 800b8a6:	d033      	beq.n	800b910 <_printf_float+0x26c>
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	4631      	mov	r1, r6
 800b8ac:	4628      	mov	r0, r5
 800b8ae:	4a35      	ldr	r2, [pc, #212]	; (800b984 <_printf_float+0x2e0>)
 800b8b0:	47b8      	blx	r7
 800b8b2:	3001      	adds	r0, #1
 800b8b4:	f43f af51 	beq.w	800b75a <_printf_float+0xb6>
 800b8b8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b8bc:	429a      	cmp	r2, r3
 800b8be:	db02      	blt.n	800b8c6 <_printf_float+0x222>
 800b8c0:	6823      	ldr	r3, [r4, #0]
 800b8c2:	07d8      	lsls	r0, r3, #31
 800b8c4:	d50f      	bpl.n	800b8e6 <_printf_float+0x242>
 800b8c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b8ca:	4631      	mov	r1, r6
 800b8cc:	4628      	mov	r0, r5
 800b8ce:	47b8      	blx	r7
 800b8d0:	3001      	adds	r0, #1
 800b8d2:	f43f af42 	beq.w	800b75a <_printf_float+0xb6>
 800b8d6:	f04f 0800 	mov.w	r8, #0
 800b8da:	f104 091a 	add.w	r9, r4, #26
 800b8de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b8e0:	3b01      	subs	r3, #1
 800b8e2:	4543      	cmp	r3, r8
 800b8e4:	dc09      	bgt.n	800b8fa <_printf_float+0x256>
 800b8e6:	6823      	ldr	r3, [r4, #0]
 800b8e8:	079b      	lsls	r3, r3, #30
 800b8ea:	f100 8102 	bmi.w	800baf2 <_printf_float+0x44e>
 800b8ee:	68e0      	ldr	r0, [r4, #12]
 800b8f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b8f2:	4298      	cmp	r0, r3
 800b8f4:	bfb8      	it	lt
 800b8f6:	4618      	movlt	r0, r3
 800b8f8:	e731      	b.n	800b75e <_printf_float+0xba>
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	464a      	mov	r2, r9
 800b8fe:	4631      	mov	r1, r6
 800b900:	4628      	mov	r0, r5
 800b902:	47b8      	blx	r7
 800b904:	3001      	adds	r0, #1
 800b906:	f43f af28 	beq.w	800b75a <_printf_float+0xb6>
 800b90a:	f108 0801 	add.w	r8, r8, #1
 800b90e:	e7e6      	b.n	800b8de <_printf_float+0x23a>
 800b910:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b912:	2b00      	cmp	r3, #0
 800b914:	dc38      	bgt.n	800b988 <_printf_float+0x2e4>
 800b916:	2301      	movs	r3, #1
 800b918:	4631      	mov	r1, r6
 800b91a:	4628      	mov	r0, r5
 800b91c:	4a19      	ldr	r2, [pc, #100]	; (800b984 <_printf_float+0x2e0>)
 800b91e:	47b8      	blx	r7
 800b920:	3001      	adds	r0, #1
 800b922:	f43f af1a 	beq.w	800b75a <_printf_float+0xb6>
 800b926:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b92a:	4313      	orrs	r3, r2
 800b92c:	d102      	bne.n	800b934 <_printf_float+0x290>
 800b92e:	6823      	ldr	r3, [r4, #0]
 800b930:	07d9      	lsls	r1, r3, #31
 800b932:	d5d8      	bpl.n	800b8e6 <_printf_float+0x242>
 800b934:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b938:	4631      	mov	r1, r6
 800b93a:	4628      	mov	r0, r5
 800b93c:	47b8      	blx	r7
 800b93e:	3001      	adds	r0, #1
 800b940:	f43f af0b 	beq.w	800b75a <_printf_float+0xb6>
 800b944:	f04f 0900 	mov.w	r9, #0
 800b948:	f104 0a1a 	add.w	sl, r4, #26
 800b94c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b94e:	425b      	negs	r3, r3
 800b950:	454b      	cmp	r3, r9
 800b952:	dc01      	bgt.n	800b958 <_printf_float+0x2b4>
 800b954:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b956:	e794      	b.n	800b882 <_printf_float+0x1de>
 800b958:	2301      	movs	r3, #1
 800b95a:	4652      	mov	r2, sl
 800b95c:	4631      	mov	r1, r6
 800b95e:	4628      	mov	r0, r5
 800b960:	47b8      	blx	r7
 800b962:	3001      	adds	r0, #1
 800b964:	f43f aef9 	beq.w	800b75a <_printf_float+0xb6>
 800b968:	f109 0901 	add.w	r9, r9, #1
 800b96c:	e7ee      	b.n	800b94c <_printf_float+0x2a8>
 800b96e:	bf00      	nop
 800b970:	7fefffff 	.word	0x7fefffff
 800b974:	0800fc28 	.word	0x0800fc28
 800b978:	0800fc2c 	.word	0x0800fc2c
 800b97c:	0800fc34 	.word	0x0800fc34
 800b980:	0800fc30 	.word	0x0800fc30
 800b984:	0800fc38 	.word	0x0800fc38
 800b988:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b98a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b98c:	429a      	cmp	r2, r3
 800b98e:	bfa8      	it	ge
 800b990:	461a      	movge	r2, r3
 800b992:	2a00      	cmp	r2, #0
 800b994:	4691      	mov	r9, r2
 800b996:	dc37      	bgt.n	800ba08 <_printf_float+0x364>
 800b998:	f04f 0b00 	mov.w	fp, #0
 800b99c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b9a0:	f104 021a 	add.w	r2, r4, #26
 800b9a4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b9a8:	ebaa 0309 	sub.w	r3, sl, r9
 800b9ac:	455b      	cmp	r3, fp
 800b9ae:	dc33      	bgt.n	800ba18 <_printf_float+0x374>
 800b9b0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b9b4:	429a      	cmp	r2, r3
 800b9b6:	db3b      	blt.n	800ba30 <_printf_float+0x38c>
 800b9b8:	6823      	ldr	r3, [r4, #0]
 800b9ba:	07da      	lsls	r2, r3, #31
 800b9bc:	d438      	bmi.n	800ba30 <_printf_float+0x38c>
 800b9be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b9c0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b9c2:	eba2 030a 	sub.w	r3, r2, sl
 800b9c6:	eba2 0901 	sub.w	r9, r2, r1
 800b9ca:	4599      	cmp	r9, r3
 800b9cc:	bfa8      	it	ge
 800b9ce:	4699      	movge	r9, r3
 800b9d0:	f1b9 0f00 	cmp.w	r9, #0
 800b9d4:	dc34      	bgt.n	800ba40 <_printf_float+0x39c>
 800b9d6:	f04f 0800 	mov.w	r8, #0
 800b9da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b9de:	f104 0a1a 	add.w	sl, r4, #26
 800b9e2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b9e6:	1a9b      	subs	r3, r3, r2
 800b9e8:	eba3 0309 	sub.w	r3, r3, r9
 800b9ec:	4543      	cmp	r3, r8
 800b9ee:	f77f af7a 	ble.w	800b8e6 <_printf_float+0x242>
 800b9f2:	2301      	movs	r3, #1
 800b9f4:	4652      	mov	r2, sl
 800b9f6:	4631      	mov	r1, r6
 800b9f8:	4628      	mov	r0, r5
 800b9fa:	47b8      	blx	r7
 800b9fc:	3001      	adds	r0, #1
 800b9fe:	f43f aeac 	beq.w	800b75a <_printf_float+0xb6>
 800ba02:	f108 0801 	add.w	r8, r8, #1
 800ba06:	e7ec      	b.n	800b9e2 <_printf_float+0x33e>
 800ba08:	4613      	mov	r3, r2
 800ba0a:	4631      	mov	r1, r6
 800ba0c:	4642      	mov	r2, r8
 800ba0e:	4628      	mov	r0, r5
 800ba10:	47b8      	blx	r7
 800ba12:	3001      	adds	r0, #1
 800ba14:	d1c0      	bne.n	800b998 <_printf_float+0x2f4>
 800ba16:	e6a0      	b.n	800b75a <_printf_float+0xb6>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	4631      	mov	r1, r6
 800ba1c:	4628      	mov	r0, r5
 800ba1e:	920b      	str	r2, [sp, #44]	; 0x2c
 800ba20:	47b8      	blx	r7
 800ba22:	3001      	adds	r0, #1
 800ba24:	f43f ae99 	beq.w	800b75a <_printf_float+0xb6>
 800ba28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ba2a:	f10b 0b01 	add.w	fp, fp, #1
 800ba2e:	e7b9      	b.n	800b9a4 <_printf_float+0x300>
 800ba30:	4631      	mov	r1, r6
 800ba32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ba36:	4628      	mov	r0, r5
 800ba38:	47b8      	blx	r7
 800ba3a:	3001      	adds	r0, #1
 800ba3c:	d1bf      	bne.n	800b9be <_printf_float+0x31a>
 800ba3e:	e68c      	b.n	800b75a <_printf_float+0xb6>
 800ba40:	464b      	mov	r3, r9
 800ba42:	4631      	mov	r1, r6
 800ba44:	4628      	mov	r0, r5
 800ba46:	eb08 020a 	add.w	r2, r8, sl
 800ba4a:	47b8      	blx	r7
 800ba4c:	3001      	adds	r0, #1
 800ba4e:	d1c2      	bne.n	800b9d6 <_printf_float+0x332>
 800ba50:	e683      	b.n	800b75a <_printf_float+0xb6>
 800ba52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ba54:	2a01      	cmp	r2, #1
 800ba56:	dc01      	bgt.n	800ba5c <_printf_float+0x3b8>
 800ba58:	07db      	lsls	r3, r3, #31
 800ba5a:	d537      	bpl.n	800bacc <_printf_float+0x428>
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	4642      	mov	r2, r8
 800ba60:	4631      	mov	r1, r6
 800ba62:	4628      	mov	r0, r5
 800ba64:	47b8      	blx	r7
 800ba66:	3001      	adds	r0, #1
 800ba68:	f43f ae77 	beq.w	800b75a <_printf_float+0xb6>
 800ba6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ba70:	4631      	mov	r1, r6
 800ba72:	4628      	mov	r0, r5
 800ba74:	47b8      	blx	r7
 800ba76:	3001      	adds	r0, #1
 800ba78:	f43f ae6f 	beq.w	800b75a <_printf_float+0xb6>
 800ba7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ba80:	2200      	movs	r2, #0
 800ba82:	2300      	movs	r3, #0
 800ba84:	f7f4 fffc 	bl	8000a80 <__aeabi_dcmpeq>
 800ba88:	b9d8      	cbnz	r0, 800bac2 <_printf_float+0x41e>
 800ba8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba8c:	f108 0201 	add.w	r2, r8, #1
 800ba90:	3b01      	subs	r3, #1
 800ba92:	4631      	mov	r1, r6
 800ba94:	4628      	mov	r0, r5
 800ba96:	47b8      	blx	r7
 800ba98:	3001      	adds	r0, #1
 800ba9a:	d10e      	bne.n	800baba <_printf_float+0x416>
 800ba9c:	e65d      	b.n	800b75a <_printf_float+0xb6>
 800ba9e:	2301      	movs	r3, #1
 800baa0:	464a      	mov	r2, r9
 800baa2:	4631      	mov	r1, r6
 800baa4:	4628      	mov	r0, r5
 800baa6:	47b8      	blx	r7
 800baa8:	3001      	adds	r0, #1
 800baaa:	f43f ae56 	beq.w	800b75a <_printf_float+0xb6>
 800baae:	f108 0801 	add.w	r8, r8, #1
 800bab2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bab4:	3b01      	subs	r3, #1
 800bab6:	4543      	cmp	r3, r8
 800bab8:	dcf1      	bgt.n	800ba9e <_printf_float+0x3fa>
 800baba:	4653      	mov	r3, sl
 800babc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bac0:	e6e0      	b.n	800b884 <_printf_float+0x1e0>
 800bac2:	f04f 0800 	mov.w	r8, #0
 800bac6:	f104 091a 	add.w	r9, r4, #26
 800baca:	e7f2      	b.n	800bab2 <_printf_float+0x40e>
 800bacc:	2301      	movs	r3, #1
 800bace:	4642      	mov	r2, r8
 800bad0:	e7df      	b.n	800ba92 <_printf_float+0x3ee>
 800bad2:	2301      	movs	r3, #1
 800bad4:	464a      	mov	r2, r9
 800bad6:	4631      	mov	r1, r6
 800bad8:	4628      	mov	r0, r5
 800bada:	47b8      	blx	r7
 800badc:	3001      	adds	r0, #1
 800bade:	f43f ae3c 	beq.w	800b75a <_printf_float+0xb6>
 800bae2:	f108 0801 	add.w	r8, r8, #1
 800bae6:	68e3      	ldr	r3, [r4, #12]
 800bae8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800baea:	1a5b      	subs	r3, r3, r1
 800baec:	4543      	cmp	r3, r8
 800baee:	dcf0      	bgt.n	800bad2 <_printf_float+0x42e>
 800baf0:	e6fd      	b.n	800b8ee <_printf_float+0x24a>
 800baf2:	f04f 0800 	mov.w	r8, #0
 800baf6:	f104 0919 	add.w	r9, r4, #25
 800bafa:	e7f4      	b.n	800bae6 <_printf_float+0x442>

0800bafc <_printf_common>:
 800bafc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb00:	4616      	mov	r6, r2
 800bb02:	4699      	mov	r9, r3
 800bb04:	688a      	ldr	r2, [r1, #8]
 800bb06:	690b      	ldr	r3, [r1, #16]
 800bb08:	4607      	mov	r7, r0
 800bb0a:	4293      	cmp	r3, r2
 800bb0c:	bfb8      	it	lt
 800bb0e:	4613      	movlt	r3, r2
 800bb10:	6033      	str	r3, [r6, #0]
 800bb12:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bb16:	460c      	mov	r4, r1
 800bb18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bb1c:	b10a      	cbz	r2, 800bb22 <_printf_common+0x26>
 800bb1e:	3301      	adds	r3, #1
 800bb20:	6033      	str	r3, [r6, #0]
 800bb22:	6823      	ldr	r3, [r4, #0]
 800bb24:	0699      	lsls	r1, r3, #26
 800bb26:	bf42      	ittt	mi
 800bb28:	6833      	ldrmi	r3, [r6, #0]
 800bb2a:	3302      	addmi	r3, #2
 800bb2c:	6033      	strmi	r3, [r6, #0]
 800bb2e:	6825      	ldr	r5, [r4, #0]
 800bb30:	f015 0506 	ands.w	r5, r5, #6
 800bb34:	d106      	bne.n	800bb44 <_printf_common+0x48>
 800bb36:	f104 0a19 	add.w	sl, r4, #25
 800bb3a:	68e3      	ldr	r3, [r4, #12]
 800bb3c:	6832      	ldr	r2, [r6, #0]
 800bb3e:	1a9b      	subs	r3, r3, r2
 800bb40:	42ab      	cmp	r3, r5
 800bb42:	dc28      	bgt.n	800bb96 <_printf_common+0x9a>
 800bb44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bb48:	1e13      	subs	r3, r2, #0
 800bb4a:	6822      	ldr	r2, [r4, #0]
 800bb4c:	bf18      	it	ne
 800bb4e:	2301      	movne	r3, #1
 800bb50:	0692      	lsls	r2, r2, #26
 800bb52:	d42d      	bmi.n	800bbb0 <_printf_common+0xb4>
 800bb54:	4649      	mov	r1, r9
 800bb56:	4638      	mov	r0, r7
 800bb58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bb5c:	47c0      	blx	r8
 800bb5e:	3001      	adds	r0, #1
 800bb60:	d020      	beq.n	800bba4 <_printf_common+0xa8>
 800bb62:	6823      	ldr	r3, [r4, #0]
 800bb64:	68e5      	ldr	r5, [r4, #12]
 800bb66:	f003 0306 	and.w	r3, r3, #6
 800bb6a:	2b04      	cmp	r3, #4
 800bb6c:	bf18      	it	ne
 800bb6e:	2500      	movne	r5, #0
 800bb70:	6832      	ldr	r2, [r6, #0]
 800bb72:	f04f 0600 	mov.w	r6, #0
 800bb76:	68a3      	ldr	r3, [r4, #8]
 800bb78:	bf08      	it	eq
 800bb7a:	1aad      	subeq	r5, r5, r2
 800bb7c:	6922      	ldr	r2, [r4, #16]
 800bb7e:	bf08      	it	eq
 800bb80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb84:	4293      	cmp	r3, r2
 800bb86:	bfc4      	itt	gt
 800bb88:	1a9b      	subgt	r3, r3, r2
 800bb8a:	18ed      	addgt	r5, r5, r3
 800bb8c:	341a      	adds	r4, #26
 800bb8e:	42b5      	cmp	r5, r6
 800bb90:	d11a      	bne.n	800bbc8 <_printf_common+0xcc>
 800bb92:	2000      	movs	r0, #0
 800bb94:	e008      	b.n	800bba8 <_printf_common+0xac>
 800bb96:	2301      	movs	r3, #1
 800bb98:	4652      	mov	r2, sl
 800bb9a:	4649      	mov	r1, r9
 800bb9c:	4638      	mov	r0, r7
 800bb9e:	47c0      	blx	r8
 800bba0:	3001      	adds	r0, #1
 800bba2:	d103      	bne.n	800bbac <_printf_common+0xb0>
 800bba4:	f04f 30ff 	mov.w	r0, #4294967295
 800bba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbac:	3501      	adds	r5, #1
 800bbae:	e7c4      	b.n	800bb3a <_printf_common+0x3e>
 800bbb0:	2030      	movs	r0, #48	; 0x30
 800bbb2:	18e1      	adds	r1, r4, r3
 800bbb4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bbb8:	1c5a      	adds	r2, r3, #1
 800bbba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bbbe:	4422      	add	r2, r4
 800bbc0:	3302      	adds	r3, #2
 800bbc2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bbc6:	e7c5      	b.n	800bb54 <_printf_common+0x58>
 800bbc8:	2301      	movs	r3, #1
 800bbca:	4622      	mov	r2, r4
 800bbcc:	4649      	mov	r1, r9
 800bbce:	4638      	mov	r0, r7
 800bbd0:	47c0      	blx	r8
 800bbd2:	3001      	adds	r0, #1
 800bbd4:	d0e6      	beq.n	800bba4 <_printf_common+0xa8>
 800bbd6:	3601      	adds	r6, #1
 800bbd8:	e7d9      	b.n	800bb8e <_printf_common+0x92>
	...

0800bbdc <_printf_i>:
 800bbdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbe0:	460c      	mov	r4, r1
 800bbe2:	7e27      	ldrb	r7, [r4, #24]
 800bbe4:	4691      	mov	r9, r2
 800bbe6:	2f78      	cmp	r7, #120	; 0x78
 800bbe8:	4680      	mov	r8, r0
 800bbea:	469a      	mov	sl, r3
 800bbec:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bbee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bbf2:	d807      	bhi.n	800bc04 <_printf_i+0x28>
 800bbf4:	2f62      	cmp	r7, #98	; 0x62
 800bbf6:	d80a      	bhi.n	800bc0e <_printf_i+0x32>
 800bbf8:	2f00      	cmp	r7, #0
 800bbfa:	f000 80d9 	beq.w	800bdb0 <_printf_i+0x1d4>
 800bbfe:	2f58      	cmp	r7, #88	; 0x58
 800bc00:	f000 80a4 	beq.w	800bd4c <_printf_i+0x170>
 800bc04:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bc08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bc0c:	e03a      	b.n	800bc84 <_printf_i+0xa8>
 800bc0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bc12:	2b15      	cmp	r3, #21
 800bc14:	d8f6      	bhi.n	800bc04 <_printf_i+0x28>
 800bc16:	a001      	add	r0, pc, #4	; (adr r0, 800bc1c <_printf_i+0x40>)
 800bc18:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800bc1c:	0800bc75 	.word	0x0800bc75
 800bc20:	0800bc89 	.word	0x0800bc89
 800bc24:	0800bc05 	.word	0x0800bc05
 800bc28:	0800bc05 	.word	0x0800bc05
 800bc2c:	0800bc05 	.word	0x0800bc05
 800bc30:	0800bc05 	.word	0x0800bc05
 800bc34:	0800bc89 	.word	0x0800bc89
 800bc38:	0800bc05 	.word	0x0800bc05
 800bc3c:	0800bc05 	.word	0x0800bc05
 800bc40:	0800bc05 	.word	0x0800bc05
 800bc44:	0800bc05 	.word	0x0800bc05
 800bc48:	0800bd97 	.word	0x0800bd97
 800bc4c:	0800bcb9 	.word	0x0800bcb9
 800bc50:	0800bd79 	.word	0x0800bd79
 800bc54:	0800bc05 	.word	0x0800bc05
 800bc58:	0800bc05 	.word	0x0800bc05
 800bc5c:	0800bdb9 	.word	0x0800bdb9
 800bc60:	0800bc05 	.word	0x0800bc05
 800bc64:	0800bcb9 	.word	0x0800bcb9
 800bc68:	0800bc05 	.word	0x0800bc05
 800bc6c:	0800bc05 	.word	0x0800bc05
 800bc70:	0800bd81 	.word	0x0800bd81
 800bc74:	680b      	ldr	r3, [r1, #0]
 800bc76:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bc7a:	1d1a      	adds	r2, r3, #4
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	600a      	str	r2, [r1, #0]
 800bc80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bc84:	2301      	movs	r3, #1
 800bc86:	e0a4      	b.n	800bdd2 <_printf_i+0x1f6>
 800bc88:	6825      	ldr	r5, [r4, #0]
 800bc8a:	6808      	ldr	r0, [r1, #0]
 800bc8c:	062e      	lsls	r6, r5, #24
 800bc8e:	f100 0304 	add.w	r3, r0, #4
 800bc92:	d50a      	bpl.n	800bcaa <_printf_i+0xce>
 800bc94:	6805      	ldr	r5, [r0, #0]
 800bc96:	600b      	str	r3, [r1, #0]
 800bc98:	2d00      	cmp	r5, #0
 800bc9a:	da03      	bge.n	800bca4 <_printf_i+0xc8>
 800bc9c:	232d      	movs	r3, #45	; 0x2d
 800bc9e:	426d      	negs	r5, r5
 800bca0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bca4:	230a      	movs	r3, #10
 800bca6:	485e      	ldr	r0, [pc, #376]	; (800be20 <_printf_i+0x244>)
 800bca8:	e019      	b.n	800bcde <_printf_i+0x102>
 800bcaa:	f015 0f40 	tst.w	r5, #64	; 0x40
 800bcae:	6805      	ldr	r5, [r0, #0]
 800bcb0:	600b      	str	r3, [r1, #0]
 800bcb2:	bf18      	it	ne
 800bcb4:	b22d      	sxthne	r5, r5
 800bcb6:	e7ef      	b.n	800bc98 <_printf_i+0xbc>
 800bcb8:	680b      	ldr	r3, [r1, #0]
 800bcba:	6825      	ldr	r5, [r4, #0]
 800bcbc:	1d18      	adds	r0, r3, #4
 800bcbe:	6008      	str	r0, [r1, #0]
 800bcc0:	0628      	lsls	r0, r5, #24
 800bcc2:	d501      	bpl.n	800bcc8 <_printf_i+0xec>
 800bcc4:	681d      	ldr	r5, [r3, #0]
 800bcc6:	e002      	b.n	800bcce <_printf_i+0xf2>
 800bcc8:	0669      	lsls	r1, r5, #25
 800bcca:	d5fb      	bpl.n	800bcc4 <_printf_i+0xe8>
 800bccc:	881d      	ldrh	r5, [r3, #0]
 800bcce:	2f6f      	cmp	r7, #111	; 0x6f
 800bcd0:	bf0c      	ite	eq
 800bcd2:	2308      	moveq	r3, #8
 800bcd4:	230a      	movne	r3, #10
 800bcd6:	4852      	ldr	r0, [pc, #328]	; (800be20 <_printf_i+0x244>)
 800bcd8:	2100      	movs	r1, #0
 800bcda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bcde:	6866      	ldr	r6, [r4, #4]
 800bce0:	2e00      	cmp	r6, #0
 800bce2:	bfa8      	it	ge
 800bce4:	6821      	ldrge	r1, [r4, #0]
 800bce6:	60a6      	str	r6, [r4, #8]
 800bce8:	bfa4      	itt	ge
 800bcea:	f021 0104 	bicge.w	r1, r1, #4
 800bcee:	6021      	strge	r1, [r4, #0]
 800bcf0:	b90d      	cbnz	r5, 800bcf6 <_printf_i+0x11a>
 800bcf2:	2e00      	cmp	r6, #0
 800bcf4:	d04d      	beq.n	800bd92 <_printf_i+0x1b6>
 800bcf6:	4616      	mov	r6, r2
 800bcf8:	fbb5 f1f3 	udiv	r1, r5, r3
 800bcfc:	fb03 5711 	mls	r7, r3, r1, r5
 800bd00:	5dc7      	ldrb	r7, [r0, r7]
 800bd02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bd06:	462f      	mov	r7, r5
 800bd08:	42bb      	cmp	r3, r7
 800bd0a:	460d      	mov	r5, r1
 800bd0c:	d9f4      	bls.n	800bcf8 <_printf_i+0x11c>
 800bd0e:	2b08      	cmp	r3, #8
 800bd10:	d10b      	bne.n	800bd2a <_printf_i+0x14e>
 800bd12:	6823      	ldr	r3, [r4, #0]
 800bd14:	07df      	lsls	r7, r3, #31
 800bd16:	d508      	bpl.n	800bd2a <_printf_i+0x14e>
 800bd18:	6923      	ldr	r3, [r4, #16]
 800bd1a:	6861      	ldr	r1, [r4, #4]
 800bd1c:	4299      	cmp	r1, r3
 800bd1e:	bfde      	ittt	le
 800bd20:	2330      	movle	r3, #48	; 0x30
 800bd22:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bd26:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bd2a:	1b92      	subs	r2, r2, r6
 800bd2c:	6122      	str	r2, [r4, #16]
 800bd2e:	464b      	mov	r3, r9
 800bd30:	4621      	mov	r1, r4
 800bd32:	4640      	mov	r0, r8
 800bd34:	f8cd a000 	str.w	sl, [sp]
 800bd38:	aa03      	add	r2, sp, #12
 800bd3a:	f7ff fedf 	bl	800bafc <_printf_common>
 800bd3e:	3001      	adds	r0, #1
 800bd40:	d14c      	bne.n	800bddc <_printf_i+0x200>
 800bd42:	f04f 30ff 	mov.w	r0, #4294967295
 800bd46:	b004      	add	sp, #16
 800bd48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd4c:	4834      	ldr	r0, [pc, #208]	; (800be20 <_printf_i+0x244>)
 800bd4e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bd52:	680e      	ldr	r6, [r1, #0]
 800bd54:	6823      	ldr	r3, [r4, #0]
 800bd56:	f856 5b04 	ldr.w	r5, [r6], #4
 800bd5a:	061f      	lsls	r7, r3, #24
 800bd5c:	600e      	str	r6, [r1, #0]
 800bd5e:	d514      	bpl.n	800bd8a <_printf_i+0x1ae>
 800bd60:	07d9      	lsls	r1, r3, #31
 800bd62:	bf44      	itt	mi
 800bd64:	f043 0320 	orrmi.w	r3, r3, #32
 800bd68:	6023      	strmi	r3, [r4, #0]
 800bd6a:	b91d      	cbnz	r5, 800bd74 <_printf_i+0x198>
 800bd6c:	6823      	ldr	r3, [r4, #0]
 800bd6e:	f023 0320 	bic.w	r3, r3, #32
 800bd72:	6023      	str	r3, [r4, #0]
 800bd74:	2310      	movs	r3, #16
 800bd76:	e7af      	b.n	800bcd8 <_printf_i+0xfc>
 800bd78:	6823      	ldr	r3, [r4, #0]
 800bd7a:	f043 0320 	orr.w	r3, r3, #32
 800bd7e:	6023      	str	r3, [r4, #0]
 800bd80:	2378      	movs	r3, #120	; 0x78
 800bd82:	4828      	ldr	r0, [pc, #160]	; (800be24 <_printf_i+0x248>)
 800bd84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bd88:	e7e3      	b.n	800bd52 <_printf_i+0x176>
 800bd8a:	065e      	lsls	r6, r3, #25
 800bd8c:	bf48      	it	mi
 800bd8e:	b2ad      	uxthmi	r5, r5
 800bd90:	e7e6      	b.n	800bd60 <_printf_i+0x184>
 800bd92:	4616      	mov	r6, r2
 800bd94:	e7bb      	b.n	800bd0e <_printf_i+0x132>
 800bd96:	680b      	ldr	r3, [r1, #0]
 800bd98:	6826      	ldr	r6, [r4, #0]
 800bd9a:	1d1d      	adds	r5, r3, #4
 800bd9c:	6960      	ldr	r0, [r4, #20]
 800bd9e:	600d      	str	r5, [r1, #0]
 800bda0:	0635      	lsls	r5, r6, #24
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	d501      	bpl.n	800bdaa <_printf_i+0x1ce>
 800bda6:	6018      	str	r0, [r3, #0]
 800bda8:	e002      	b.n	800bdb0 <_printf_i+0x1d4>
 800bdaa:	0671      	lsls	r1, r6, #25
 800bdac:	d5fb      	bpl.n	800bda6 <_printf_i+0x1ca>
 800bdae:	8018      	strh	r0, [r3, #0]
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	4616      	mov	r6, r2
 800bdb4:	6123      	str	r3, [r4, #16]
 800bdb6:	e7ba      	b.n	800bd2e <_printf_i+0x152>
 800bdb8:	680b      	ldr	r3, [r1, #0]
 800bdba:	1d1a      	adds	r2, r3, #4
 800bdbc:	600a      	str	r2, [r1, #0]
 800bdbe:	681e      	ldr	r6, [r3, #0]
 800bdc0:	2100      	movs	r1, #0
 800bdc2:	4630      	mov	r0, r6
 800bdc4:	6862      	ldr	r2, [r4, #4]
 800bdc6:	f001 fa4d 	bl	800d264 <memchr>
 800bdca:	b108      	cbz	r0, 800bdd0 <_printf_i+0x1f4>
 800bdcc:	1b80      	subs	r0, r0, r6
 800bdce:	6060      	str	r0, [r4, #4]
 800bdd0:	6863      	ldr	r3, [r4, #4]
 800bdd2:	6123      	str	r3, [r4, #16]
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bdda:	e7a8      	b.n	800bd2e <_printf_i+0x152>
 800bddc:	4632      	mov	r2, r6
 800bdde:	4649      	mov	r1, r9
 800bde0:	4640      	mov	r0, r8
 800bde2:	6923      	ldr	r3, [r4, #16]
 800bde4:	47d0      	blx	sl
 800bde6:	3001      	adds	r0, #1
 800bde8:	d0ab      	beq.n	800bd42 <_printf_i+0x166>
 800bdea:	6823      	ldr	r3, [r4, #0]
 800bdec:	079b      	lsls	r3, r3, #30
 800bdee:	d413      	bmi.n	800be18 <_printf_i+0x23c>
 800bdf0:	68e0      	ldr	r0, [r4, #12]
 800bdf2:	9b03      	ldr	r3, [sp, #12]
 800bdf4:	4298      	cmp	r0, r3
 800bdf6:	bfb8      	it	lt
 800bdf8:	4618      	movlt	r0, r3
 800bdfa:	e7a4      	b.n	800bd46 <_printf_i+0x16a>
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	4632      	mov	r2, r6
 800be00:	4649      	mov	r1, r9
 800be02:	4640      	mov	r0, r8
 800be04:	47d0      	blx	sl
 800be06:	3001      	adds	r0, #1
 800be08:	d09b      	beq.n	800bd42 <_printf_i+0x166>
 800be0a:	3501      	adds	r5, #1
 800be0c:	68e3      	ldr	r3, [r4, #12]
 800be0e:	9903      	ldr	r1, [sp, #12]
 800be10:	1a5b      	subs	r3, r3, r1
 800be12:	42ab      	cmp	r3, r5
 800be14:	dcf2      	bgt.n	800bdfc <_printf_i+0x220>
 800be16:	e7eb      	b.n	800bdf0 <_printf_i+0x214>
 800be18:	2500      	movs	r5, #0
 800be1a:	f104 0619 	add.w	r6, r4, #25
 800be1e:	e7f5      	b.n	800be0c <_printf_i+0x230>
 800be20:	0800fc3a 	.word	0x0800fc3a
 800be24:	0800fc4b 	.word	0x0800fc4b

0800be28 <iprintf>:
 800be28:	b40f      	push	{r0, r1, r2, r3}
 800be2a:	4b0a      	ldr	r3, [pc, #40]	; (800be54 <iprintf+0x2c>)
 800be2c:	b513      	push	{r0, r1, r4, lr}
 800be2e:	681c      	ldr	r4, [r3, #0]
 800be30:	b124      	cbz	r4, 800be3c <iprintf+0x14>
 800be32:	69a3      	ldr	r3, [r4, #24]
 800be34:	b913      	cbnz	r3, 800be3c <iprintf+0x14>
 800be36:	4620      	mov	r0, r4
 800be38:	f001 f90a 	bl	800d050 <__sinit>
 800be3c:	ab05      	add	r3, sp, #20
 800be3e:	4620      	mov	r0, r4
 800be40:	9a04      	ldr	r2, [sp, #16]
 800be42:	68a1      	ldr	r1, [r4, #8]
 800be44:	9301      	str	r3, [sp, #4]
 800be46:	f001 ff3b 	bl	800dcc0 <_vfiprintf_r>
 800be4a:	b002      	add	sp, #8
 800be4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be50:	b004      	add	sp, #16
 800be52:	4770      	bx	lr
 800be54:	20000018 	.word	0x20000018

0800be58 <_puts_r>:
 800be58:	b570      	push	{r4, r5, r6, lr}
 800be5a:	460e      	mov	r6, r1
 800be5c:	4605      	mov	r5, r0
 800be5e:	b118      	cbz	r0, 800be68 <_puts_r+0x10>
 800be60:	6983      	ldr	r3, [r0, #24]
 800be62:	b90b      	cbnz	r3, 800be68 <_puts_r+0x10>
 800be64:	f001 f8f4 	bl	800d050 <__sinit>
 800be68:	69ab      	ldr	r3, [r5, #24]
 800be6a:	68ac      	ldr	r4, [r5, #8]
 800be6c:	b913      	cbnz	r3, 800be74 <_puts_r+0x1c>
 800be6e:	4628      	mov	r0, r5
 800be70:	f001 f8ee 	bl	800d050 <__sinit>
 800be74:	4b2c      	ldr	r3, [pc, #176]	; (800bf28 <_puts_r+0xd0>)
 800be76:	429c      	cmp	r4, r3
 800be78:	d120      	bne.n	800bebc <_puts_r+0x64>
 800be7a:	686c      	ldr	r4, [r5, #4]
 800be7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be7e:	07db      	lsls	r3, r3, #31
 800be80:	d405      	bmi.n	800be8e <_puts_r+0x36>
 800be82:	89a3      	ldrh	r3, [r4, #12]
 800be84:	0598      	lsls	r0, r3, #22
 800be86:	d402      	bmi.n	800be8e <_puts_r+0x36>
 800be88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be8a:	f001 f984 	bl	800d196 <__retarget_lock_acquire_recursive>
 800be8e:	89a3      	ldrh	r3, [r4, #12]
 800be90:	0719      	lsls	r1, r3, #28
 800be92:	d51d      	bpl.n	800bed0 <_puts_r+0x78>
 800be94:	6923      	ldr	r3, [r4, #16]
 800be96:	b1db      	cbz	r3, 800bed0 <_puts_r+0x78>
 800be98:	3e01      	subs	r6, #1
 800be9a:	68a3      	ldr	r3, [r4, #8]
 800be9c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bea0:	3b01      	subs	r3, #1
 800bea2:	60a3      	str	r3, [r4, #8]
 800bea4:	bb39      	cbnz	r1, 800bef6 <_puts_r+0x9e>
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	da38      	bge.n	800bf1c <_puts_r+0xc4>
 800beaa:	4622      	mov	r2, r4
 800beac:	210a      	movs	r1, #10
 800beae:	4628      	mov	r0, r5
 800beb0:	f000 f878 	bl	800bfa4 <__swbuf_r>
 800beb4:	3001      	adds	r0, #1
 800beb6:	d011      	beq.n	800bedc <_puts_r+0x84>
 800beb8:	250a      	movs	r5, #10
 800beba:	e011      	b.n	800bee0 <_puts_r+0x88>
 800bebc:	4b1b      	ldr	r3, [pc, #108]	; (800bf2c <_puts_r+0xd4>)
 800bebe:	429c      	cmp	r4, r3
 800bec0:	d101      	bne.n	800bec6 <_puts_r+0x6e>
 800bec2:	68ac      	ldr	r4, [r5, #8]
 800bec4:	e7da      	b.n	800be7c <_puts_r+0x24>
 800bec6:	4b1a      	ldr	r3, [pc, #104]	; (800bf30 <_puts_r+0xd8>)
 800bec8:	429c      	cmp	r4, r3
 800beca:	bf08      	it	eq
 800becc:	68ec      	ldreq	r4, [r5, #12]
 800bece:	e7d5      	b.n	800be7c <_puts_r+0x24>
 800bed0:	4621      	mov	r1, r4
 800bed2:	4628      	mov	r0, r5
 800bed4:	f000 f8b8 	bl	800c048 <__swsetup_r>
 800bed8:	2800      	cmp	r0, #0
 800beda:	d0dd      	beq.n	800be98 <_puts_r+0x40>
 800bedc:	f04f 35ff 	mov.w	r5, #4294967295
 800bee0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bee2:	07da      	lsls	r2, r3, #31
 800bee4:	d405      	bmi.n	800bef2 <_puts_r+0x9a>
 800bee6:	89a3      	ldrh	r3, [r4, #12]
 800bee8:	059b      	lsls	r3, r3, #22
 800beea:	d402      	bmi.n	800bef2 <_puts_r+0x9a>
 800beec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800beee:	f001 f953 	bl	800d198 <__retarget_lock_release_recursive>
 800bef2:	4628      	mov	r0, r5
 800bef4:	bd70      	pop	{r4, r5, r6, pc}
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	da04      	bge.n	800bf04 <_puts_r+0xac>
 800befa:	69a2      	ldr	r2, [r4, #24]
 800befc:	429a      	cmp	r2, r3
 800befe:	dc06      	bgt.n	800bf0e <_puts_r+0xb6>
 800bf00:	290a      	cmp	r1, #10
 800bf02:	d004      	beq.n	800bf0e <_puts_r+0xb6>
 800bf04:	6823      	ldr	r3, [r4, #0]
 800bf06:	1c5a      	adds	r2, r3, #1
 800bf08:	6022      	str	r2, [r4, #0]
 800bf0a:	7019      	strb	r1, [r3, #0]
 800bf0c:	e7c5      	b.n	800be9a <_puts_r+0x42>
 800bf0e:	4622      	mov	r2, r4
 800bf10:	4628      	mov	r0, r5
 800bf12:	f000 f847 	bl	800bfa4 <__swbuf_r>
 800bf16:	3001      	adds	r0, #1
 800bf18:	d1bf      	bne.n	800be9a <_puts_r+0x42>
 800bf1a:	e7df      	b.n	800bedc <_puts_r+0x84>
 800bf1c:	250a      	movs	r5, #10
 800bf1e:	6823      	ldr	r3, [r4, #0]
 800bf20:	1c5a      	adds	r2, r3, #1
 800bf22:	6022      	str	r2, [r4, #0]
 800bf24:	701d      	strb	r5, [r3, #0]
 800bf26:	e7db      	b.n	800bee0 <_puts_r+0x88>
 800bf28:	0800fd10 	.word	0x0800fd10
 800bf2c:	0800fd30 	.word	0x0800fd30
 800bf30:	0800fcf0 	.word	0x0800fcf0

0800bf34 <puts>:
 800bf34:	4b02      	ldr	r3, [pc, #8]	; (800bf40 <puts+0xc>)
 800bf36:	4601      	mov	r1, r0
 800bf38:	6818      	ldr	r0, [r3, #0]
 800bf3a:	f7ff bf8d 	b.w	800be58 <_puts_r>
 800bf3e:	bf00      	nop
 800bf40:	20000018 	.word	0x20000018

0800bf44 <_sbrk_r>:
 800bf44:	b538      	push	{r3, r4, r5, lr}
 800bf46:	2300      	movs	r3, #0
 800bf48:	4d05      	ldr	r5, [pc, #20]	; (800bf60 <_sbrk_r+0x1c>)
 800bf4a:	4604      	mov	r4, r0
 800bf4c:	4608      	mov	r0, r1
 800bf4e:	602b      	str	r3, [r5, #0]
 800bf50:	f7fa ff0e 	bl	8006d70 <_sbrk>
 800bf54:	1c43      	adds	r3, r0, #1
 800bf56:	d102      	bne.n	800bf5e <_sbrk_r+0x1a>
 800bf58:	682b      	ldr	r3, [r5, #0]
 800bf5a:	b103      	cbz	r3, 800bf5e <_sbrk_r+0x1a>
 800bf5c:	6023      	str	r3, [r4, #0]
 800bf5e:	bd38      	pop	{r3, r4, r5, pc}
 800bf60:	20000558 	.word	0x20000558

0800bf64 <siprintf>:
 800bf64:	b40e      	push	{r1, r2, r3}
 800bf66:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bf6a:	b500      	push	{lr}
 800bf6c:	b09c      	sub	sp, #112	; 0x70
 800bf6e:	ab1d      	add	r3, sp, #116	; 0x74
 800bf70:	9002      	str	r0, [sp, #8]
 800bf72:	9006      	str	r0, [sp, #24]
 800bf74:	9107      	str	r1, [sp, #28]
 800bf76:	9104      	str	r1, [sp, #16]
 800bf78:	4808      	ldr	r0, [pc, #32]	; (800bf9c <siprintf+0x38>)
 800bf7a:	4909      	ldr	r1, [pc, #36]	; (800bfa0 <siprintf+0x3c>)
 800bf7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf80:	9105      	str	r1, [sp, #20]
 800bf82:	6800      	ldr	r0, [r0, #0]
 800bf84:	a902      	add	r1, sp, #8
 800bf86:	9301      	str	r3, [sp, #4]
 800bf88:	f001 fd72 	bl	800da70 <_svfiprintf_r>
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	9b02      	ldr	r3, [sp, #8]
 800bf90:	701a      	strb	r2, [r3, #0]
 800bf92:	b01c      	add	sp, #112	; 0x70
 800bf94:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf98:	b003      	add	sp, #12
 800bf9a:	4770      	bx	lr
 800bf9c:	20000018 	.word	0x20000018
 800bfa0:	ffff0208 	.word	0xffff0208

0800bfa4 <__swbuf_r>:
 800bfa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfa6:	460e      	mov	r6, r1
 800bfa8:	4614      	mov	r4, r2
 800bfaa:	4605      	mov	r5, r0
 800bfac:	b118      	cbz	r0, 800bfb6 <__swbuf_r+0x12>
 800bfae:	6983      	ldr	r3, [r0, #24]
 800bfb0:	b90b      	cbnz	r3, 800bfb6 <__swbuf_r+0x12>
 800bfb2:	f001 f84d 	bl	800d050 <__sinit>
 800bfb6:	4b21      	ldr	r3, [pc, #132]	; (800c03c <__swbuf_r+0x98>)
 800bfb8:	429c      	cmp	r4, r3
 800bfba:	d12b      	bne.n	800c014 <__swbuf_r+0x70>
 800bfbc:	686c      	ldr	r4, [r5, #4]
 800bfbe:	69a3      	ldr	r3, [r4, #24]
 800bfc0:	60a3      	str	r3, [r4, #8]
 800bfc2:	89a3      	ldrh	r3, [r4, #12]
 800bfc4:	071a      	lsls	r2, r3, #28
 800bfc6:	d52f      	bpl.n	800c028 <__swbuf_r+0x84>
 800bfc8:	6923      	ldr	r3, [r4, #16]
 800bfca:	b36b      	cbz	r3, 800c028 <__swbuf_r+0x84>
 800bfcc:	6923      	ldr	r3, [r4, #16]
 800bfce:	6820      	ldr	r0, [r4, #0]
 800bfd0:	b2f6      	uxtb	r6, r6
 800bfd2:	1ac0      	subs	r0, r0, r3
 800bfd4:	6963      	ldr	r3, [r4, #20]
 800bfd6:	4637      	mov	r7, r6
 800bfd8:	4283      	cmp	r3, r0
 800bfda:	dc04      	bgt.n	800bfe6 <__swbuf_r+0x42>
 800bfdc:	4621      	mov	r1, r4
 800bfde:	4628      	mov	r0, r5
 800bfe0:	f000 ffa2 	bl	800cf28 <_fflush_r>
 800bfe4:	bb30      	cbnz	r0, 800c034 <__swbuf_r+0x90>
 800bfe6:	68a3      	ldr	r3, [r4, #8]
 800bfe8:	3001      	adds	r0, #1
 800bfea:	3b01      	subs	r3, #1
 800bfec:	60a3      	str	r3, [r4, #8]
 800bfee:	6823      	ldr	r3, [r4, #0]
 800bff0:	1c5a      	adds	r2, r3, #1
 800bff2:	6022      	str	r2, [r4, #0]
 800bff4:	701e      	strb	r6, [r3, #0]
 800bff6:	6963      	ldr	r3, [r4, #20]
 800bff8:	4283      	cmp	r3, r0
 800bffa:	d004      	beq.n	800c006 <__swbuf_r+0x62>
 800bffc:	89a3      	ldrh	r3, [r4, #12]
 800bffe:	07db      	lsls	r3, r3, #31
 800c000:	d506      	bpl.n	800c010 <__swbuf_r+0x6c>
 800c002:	2e0a      	cmp	r6, #10
 800c004:	d104      	bne.n	800c010 <__swbuf_r+0x6c>
 800c006:	4621      	mov	r1, r4
 800c008:	4628      	mov	r0, r5
 800c00a:	f000 ff8d 	bl	800cf28 <_fflush_r>
 800c00e:	b988      	cbnz	r0, 800c034 <__swbuf_r+0x90>
 800c010:	4638      	mov	r0, r7
 800c012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c014:	4b0a      	ldr	r3, [pc, #40]	; (800c040 <__swbuf_r+0x9c>)
 800c016:	429c      	cmp	r4, r3
 800c018:	d101      	bne.n	800c01e <__swbuf_r+0x7a>
 800c01a:	68ac      	ldr	r4, [r5, #8]
 800c01c:	e7cf      	b.n	800bfbe <__swbuf_r+0x1a>
 800c01e:	4b09      	ldr	r3, [pc, #36]	; (800c044 <__swbuf_r+0xa0>)
 800c020:	429c      	cmp	r4, r3
 800c022:	bf08      	it	eq
 800c024:	68ec      	ldreq	r4, [r5, #12]
 800c026:	e7ca      	b.n	800bfbe <__swbuf_r+0x1a>
 800c028:	4621      	mov	r1, r4
 800c02a:	4628      	mov	r0, r5
 800c02c:	f000 f80c 	bl	800c048 <__swsetup_r>
 800c030:	2800      	cmp	r0, #0
 800c032:	d0cb      	beq.n	800bfcc <__swbuf_r+0x28>
 800c034:	f04f 37ff 	mov.w	r7, #4294967295
 800c038:	e7ea      	b.n	800c010 <__swbuf_r+0x6c>
 800c03a:	bf00      	nop
 800c03c:	0800fd10 	.word	0x0800fd10
 800c040:	0800fd30 	.word	0x0800fd30
 800c044:	0800fcf0 	.word	0x0800fcf0

0800c048 <__swsetup_r>:
 800c048:	4b32      	ldr	r3, [pc, #200]	; (800c114 <__swsetup_r+0xcc>)
 800c04a:	b570      	push	{r4, r5, r6, lr}
 800c04c:	681d      	ldr	r5, [r3, #0]
 800c04e:	4606      	mov	r6, r0
 800c050:	460c      	mov	r4, r1
 800c052:	b125      	cbz	r5, 800c05e <__swsetup_r+0x16>
 800c054:	69ab      	ldr	r3, [r5, #24]
 800c056:	b913      	cbnz	r3, 800c05e <__swsetup_r+0x16>
 800c058:	4628      	mov	r0, r5
 800c05a:	f000 fff9 	bl	800d050 <__sinit>
 800c05e:	4b2e      	ldr	r3, [pc, #184]	; (800c118 <__swsetup_r+0xd0>)
 800c060:	429c      	cmp	r4, r3
 800c062:	d10f      	bne.n	800c084 <__swsetup_r+0x3c>
 800c064:	686c      	ldr	r4, [r5, #4]
 800c066:	89a3      	ldrh	r3, [r4, #12]
 800c068:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c06c:	0719      	lsls	r1, r3, #28
 800c06e:	d42c      	bmi.n	800c0ca <__swsetup_r+0x82>
 800c070:	06dd      	lsls	r5, r3, #27
 800c072:	d411      	bmi.n	800c098 <__swsetup_r+0x50>
 800c074:	2309      	movs	r3, #9
 800c076:	6033      	str	r3, [r6, #0]
 800c078:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c07c:	f04f 30ff 	mov.w	r0, #4294967295
 800c080:	81a3      	strh	r3, [r4, #12]
 800c082:	e03e      	b.n	800c102 <__swsetup_r+0xba>
 800c084:	4b25      	ldr	r3, [pc, #148]	; (800c11c <__swsetup_r+0xd4>)
 800c086:	429c      	cmp	r4, r3
 800c088:	d101      	bne.n	800c08e <__swsetup_r+0x46>
 800c08a:	68ac      	ldr	r4, [r5, #8]
 800c08c:	e7eb      	b.n	800c066 <__swsetup_r+0x1e>
 800c08e:	4b24      	ldr	r3, [pc, #144]	; (800c120 <__swsetup_r+0xd8>)
 800c090:	429c      	cmp	r4, r3
 800c092:	bf08      	it	eq
 800c094:	68ec      	ldreq	r4, [r5, #12]
 800c096:	e7e6      	b.n	800c066 <__swsetup_r+0x1e>
 800c098:	0758      	lsls	r0, r3, #29
 800c09a:	d512      	bpl.n	800c0c2 <__swsetup_r+0x7a>
 800c09c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c09e:	b141      	cbz	r1, 800c0b2 <__swsetup_r+0x6a>
 800c0a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c0a4:	4299      	cmp	r1, r3
 800c0a6:	d002      	beq.n	800c0ae <__swsetup_r+0x66>
 800c0a8:	4630      	mov	r0, r6
 800c0aa:	f7ff f9b7 	bl	800b41c <_free_r>
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	6363      	str	r3, [r4, #52]	; 0x34
 800c0b2:	89a3      	ldrh	r3, [r4, #12]
 800c0b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c0b8:	81a3      	strh	r3, [r4, #12]
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	6063      	str	r3, [r4, #4]
 800c0be:	6923      	ldr	r3, [r4, #16]
 800c0c0:	6023      	str	r3, [r4, #0]
 800c0c2:	89a3      	ldrh	r3, [r4, #12]
 800c0c4:	f043 0308 	orr.w	r3, r3, #8
 800c0c8:	81a3      	strh	r3, [r4, #12]
 800c0ca:	6923      	ldr	r3, [r4, #16]
 800c0cc:	b94b      	cbnz	r3, 800c0e2 <__swsetup_r+0x9a>
 800c0ce:	89a3      	ldrh	r3, [r4, #12]
 800c0d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c0d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c0d8:	d003      	beq.n	800c0e2 <__swsetup_r+0x9a>
 800c0da:	4621      	mov	r1, r4
 800c0dc:	4630      	mov	r0, r6
 800c0de:	f001 f881 	bl	800d1e4 <__smakebuf_r>
 800c0e2:	89a0      	ldrh	r0, [r4, #12]
 800c0e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c0e8:	f010 0301 	ands.w	r3, r0, #1
 800c0ec:	d00a      	beq.n	800c104 <__swsetup_r+0xbc>
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	60a3      	str	r3, [r4, #8]
 800c0f2:	6963      	ldr	r3, [r4, #20]
 800c0f4:	425b      	negs	r3, r3
 800c0f6:	61a3      	str	r3, [r4, #24]
 800c0f8:	6923      	ldr	r3, [r4, #16]
 800c0fa:	b943      	cbnz	r3, 800c10e <__swsetup_r+0xc6>
 800c0fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c100:	d1ba      	bne.n	800c078 <__swsetup_r+0x30>
 800c102:	bd70      	pop	{r4, r5, r6, pc}
 800c104:	0781      	lsls	r1, r0, #30
 800c106:	bf58      	it	pl
 800c108:	6963      	ldrpl	r3, [r4, #20]
 800c10a:	60a3      	str	r3, [r4, #8]
 800c10c:	e7f4      	b.n	800c0f8 <__swsetup_r+0xb0>
 800c10e:	2000      	movs	r0, #0
 800c110:	e7f7      	b.n	800c102 <__swsetup_r+0xba>
 800c112:	bf00      	nop
 800c114:	20000018 	.word	0x20000018
 800c118:	0800fd10 	.word	0x0800fd10
 800c11c:	0800fd30 	.word	0x0800fd30
 800c120:	0800fcf0 	.word	0x0800fcf0

0800c124 <quorem>:
 800c124:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c128:	6903      	ldr	r3, [r0, #16]
 800c12a:	690c      	ldr	r4, [r1, #16]
 800c12c:	4607      	mov	r7, r0
 800c12e:	42a3      	cmp	r3, r4
 800c130:	f2c0 8083 	blt.w	800c23a <quorem+0x116>
 800c134:	3c01      	subs	r4, #1
 800c136:	f100 0514 	add.w	r5, r0, #20
 800c13a:	f101 0814 	add.w	r8, r1, #20
 800c13e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c142:	9301      	str	r3, [sp, #4]
 800c144:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c148:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c14c:	3301      	adds	r3, #1
 800c14e:	429a      	cmp	r2, r3
 800c150:	fbb2 f6f3 	udiv	r6, r2, r3
 800c154:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c158:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c15c:	d332      	bcc.n	800c1c4 <quorem+0xa0>
 800c15e:	f04f 0e00 	mov.w	lr, #0
 800c162:	4640      	mov	r0, r8
 800c164:	46ac      	mov	ip, r5
 800c166:	46f2      	mov	sl, lr
 800c168:	f850 2b04 	ldr.w	r2, [r0], #4
 800c16c:	b293      	uxth	r3, r2
 800c16e:	fb06 e303 	mla	r3, r6, r3, lr
 800c172:	0c12      	lsrs	r2, r2, #16
 800c174:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c178:	fb06 e202 	mla	r2, r6, r2, lr
 800c17c:	b29b      	uxth	r3, r3
 800c17e:	ebaa 0303 	sub.w	r3, sl, r3
 800c182:	f8dc a000 	ldr.w	sl, [ip]
 800c186:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c18a:	fa1f fa8a 	uxth.w	sl, sl
 800c18e:	4453      	add	r3, sl
 800c190:	fa1f fa82 	uxth.w	sl, r2
 800c194:	f8dc 2000 	ldr.w	r2, [ip]
 800c198:	4581      	cmp	r9, r0
 800c19a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800c19e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c1a2:	b29b      	uxth	r3, r3
 800c1a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1a8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c1ac:	f84c 3b04 	str.w	r3, [ip], #4
 800c1b0:	d2da      	bcs.n	800c168 <quorem+0x44>
 800c1b2:	f855 300b 	ldr.w	r3, [r5, fp]
 800c1b6:	b92b      	cbnz	r3, 800c1c4 <quorem+0xa0>
 800c1b8:	9b01      	ldr	r3, [sp, #4]
 800c1ba:	3b04      	subs	r3, #4
 800c1bc:	429d      	cmp	r5, r3
 800c1be:	461a      	mov	r2, r3
 800c1c0:	d32f      	bcc.n	800c222 <quorem+0xfe>
 800c1c2:	613c      	str	r4, [r7, #16]
 800c1c4:	4638      	mov	r0, r7
 800c1c6:	f001 fae1 	bl	800d78c <__mcmp>
 800c1ca:	2800      	cmp	r0, #0
 800c1cc:	db25      	blt.n	800c21a <quorem+0xf6>
 800c1ce:	4628      	mov	r0, r5
 800c1d0:	f04f 0c00 	mov.w	ip, #0
 800c1d4:	3601      	adds	r6, #1
 800c1d6:	f858 1b04 	ldr.w	r1, [r8], #4
 800c1da:	f8d0 e000 	ldr.w	lr, [r0]
 800c1de:	b28b      	uxth	r3, r1
 800c1e0:	ebac 0303 	sub.w	r3, ip, r3
 800c1e4:	fa1f f28e 	uxth.w	r2, lr
 800c1e8:	4413      	add	r3, r2
 800c1ea:	0c0a      	lsrs	r2, r1, #16
 800c1ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c1f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c1f4:	b29b      	uxth	r3, r3
 800c1f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1fa:	45c1      	cmp	r9, r8
 800c1fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c200:	f840 3b04 	str.w	r3, [r0], #4
 800c204:	d2e7      	bcs.n	800c1d6 <quorem+0xb2>
 800c206:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c20a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c20e:	b922      	cbnz	r2, 800c21a <quorem+0xf6>
 800c210:	3b04      	subs	r3, #4
 800c212:	429d      	cmp	r5, r3
 800c214:	461a      	mov	r2, r3
 800c216:	d30a      	bcc.n	800c22e <quorem+0x10a>
 800c218:	613c      	str	r4, [r7, #16]
 800c21a:	4630      	mov	r0, r6
 800c21c:	b003      	add	sp, #12
 800c21e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c222:	6812      	ldr	r2, [r2, #0]
 800c224:	3b04      	subs	r3, #4
 800c226:	2a00      	cmp	r2, #0
 800c228:	d1cb      	bne.n	800c1c2 <quorem+0x9e>
 800c22a:	3c01      	subs	r4, #1
 800c22c:	e7c6      	b.n	800c1bc <quorem+0x98>
 800c22e:	6812      	ldr	r2, [r2, #0]
 800c230:	3b04      	subs	r3, #4
 800c232:	2a00      	cmp	r2, #0
 800c234:	d1f0      	bne.n	800c218 <quorem+0xf4>
 800c236:	3c01      	subs	r4, #1
 800c238:	e7eb      	b.n	800c212 <quorem+0xee>
 800c23a:	2000      	movs	r0, #0
 800c23c:	e7ee      	b.n	800c21c <quorem+0xf8>
	...

0800c240 <_dtoa_r>:
 800c240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c244:	4616      	mov	r6, r2
 800c246:	461f      	mov	r7, r3
 800c248:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c24a:	b099      	sub	sp, #100	; 0x64
 800c24c:	4605      	mov	r5, r0
 800c24e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c252:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800c256:	b974      	cbnz	r4, 800c276 <_dtoa_r+0x36>
 800c258:	2010      	movs	r0, #16
 800c25a:	f7ff f8c1 	bl	800b3e0 <malloc>
 800c25e:	4602      	mov	r2, r0
 800c260:	6268      	str	r0, [r5, #36]	; 0x24
 800c262:	b920      	cbnz	r0, 800c26e <_dtoa_r+0x2e>
 800c264:	21ea      	movs	r1, #234	; 0xea
 800c266:	4bae      	ldr	r3, [pc, #696]	; (800c520 <_dtoa_r+0x2e0>)
 800c268:	48ae      	ldr	r0, [pc, #696]	; (800c524 <_dtoa_r+0x2e4>)
 800c26a:	f001 feaf 	bl	800dfcc <__assert_func>
 800c26e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c272:	6004      	str	r4, [r0, #0]
 800c274:	60c4      	str	r4, [r0, #12]
 800c276:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c278:	6819      	ldr	r1, [r3, #0]
 800c27a:	b151      	cbz	r1, 800c292 <_dtoa_r+0x52>
 800c27c:	685a      	ldr	r2, [r3, #4]
 800c27e:	2301      	movs	r3, #1
 800c280:	4093      	lsls	r3, r2
 800c282:	604a      	str	r2, [r1, #4]
 800c284:	608b      	str	r3, [r1, #8]
 800c286:	4628      	mov	r0, r5
 800c288:	f001 f846 	bl	800d318 <_Bfree>
 800c28c:	2200      	movs	r2, #0
 800c28e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c290:	601a      	str	r2, [r3, #0]
 800c292:	1e3b      	subs	r3, r7, #0
 800c294:	bfaf      	iteee	ge
 800c296:	2300      	movge	r3, #0
 800c298:	2201      	movlt	r2, #1
 800c29a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c29e:	9305      	strlt	r3, [sp, #20]
 800c2a0:	bfa8      	it	ge
 800c2a2:	f8c8 3000 	strge.w	r3, [r8]
 800c2a6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800c2aa:	4b9f      	ldr	r3, [pc, #636]	; (800c528 <_dtoa_r+0x2e8>)
 800c2ac:	bfb8      	it	lt
 800c2ae:	f8c8 2000 	strlt.w	r2, [r8]
 800c2b2:	ea33 0309 	bics.w	r3, r3, r9
 800c2b6:	d119      	bne.n	800c2ec <_dtoa_r+0xac>
 800c2b8:	f242 730f 	movw	r3, #9999	; 0x270f
 800c2bc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c2be:	6013      	str	r3, [r2, #0]
 800c2c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c2c4:	4333      	orrs	r3, r6
 800c2c6:	f000 8580 	beq.w	800cdca <_dtoa_r+0xb8a>
 800c2ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c2cc:	b953      	cbnz	r3, 800c2e4 <_dtoa_r+0xa4>
 800c2ce:	4b97      	ldr	r3, [pc, #604]	; (800c52c <_dtoa_r+0x2ec>)
 800c2d0:	e022      	b.n	800c318 <_dtoa_r+0xd8>
 800c2d2:	4b97      	ldr	r3, [pc, #604]	; (800c530 <_dtoa_r+0x2f0>)
 800c2d4:	9308      	str	r3, [sp, #32]
 800c2d6:	3308      	adds	r3, #8
 800c2d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c2da:	6013      	str	r3, [r2, #0]
 800c2dc:	9808      	ldr	r0, [sp, #32]
 800c2de:	b019      	add	sp, #100	; 0x64
 800c2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2e4:	4b91      	ldr	r3, [pc, #580]	; (800c52c <_dtoa_r+0x2ec>)
 800c2e6:	9308      	str	r3, [sp, #32]
 800c2e8:	3303      	adds	r3, #3
 800c2ea:	e7f5      	b.n	800c2d8 <_dtoa_r+0x98>
 800c2ec:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c2f0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800c2f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	f7f4 fbc0 	bl	8000a80 <__aeabi_dcmpeq>
 800c300:	4680      	mov	r8, r0
 800c302:	b158      	cbz	r0, 800c31c <_dtoa_r+0xdc>
 800c304:	2301      	movs	r3, #1
 800c306:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c308:	6013      	str	r3, [r2, #0]
 800c30a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	f000 8559 	beq.w	800cdc4 <_dtoa_r+0xb84>
 800c312:	4888      	ldr	r0, [pc, #544]	; (800c534 <_dtoa_r+0x2f4>)
 800c314:	6018      	str	r0, [r3, #0]
 800c316:	1e43      	subs	r3, r0, #1
 800c318:	9308      	str	r3, [sp, #32]
 800c31a:	e7df      	b.n	800c2dc <_dtoa_r+0x9c>
 800c31c:	ab16      	add	r3, sp, #88	; 0x58
 800c31e:	9301      	str	r3, [sp, #4]
 800c320:	ab17      	add	r3, sp, #92	; 0x5c
 800c322:	9300      	str	r3, [sp, #0]
 800c324:	4628      	mov	r0, r5
 800c326:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c32a:	f001 fadb 	bl	800d8e4 <__d2b>
 800c32e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c332:	4682      	mov	sl, r0
 800c334:	2c00      	cmp	r4, #0
 800c336:	d07e      	beq.n	800c436 <_dtoa_r+0x1f6>
 800c338:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c33c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c33e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c342:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c346:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800c34a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800c34e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800c352:	2200      	movs	r2, #0
 800c354:	4b78      	ldr	r3, [pc, #480]	; (800c538 <_dtoa_r+0x2f8>)
 800c356:	f7f3 ff73 	bl	8000240 <__aeabi_dsub>
 800c35a:	a36b      	add	r3, pc, #428	; (adr r3, 800c508 <_dtoa_r+0x2c8>)
 800c35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c360:	f7f4 f926 	bl	80005b0 <__aeabi_dmul>
 800c364:	a36a      	add	r3, pc, #424	; (adr r3, 800c510 <_dtoa_r+0x2d0>)
 800c366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c36a:	f7f3 ff6b 	bl	8000244 <__adddf3>
 800c36e:	4606      	mov	r6, r0
 800c370:	4620      	mov	r0, r4
 800c372:	460f      	mov	r7, r1
 800c374:	f7f4 f8b2 	bl	80004dc <__aeabi_i2d>
 800c378:	a367      	add	r3, pc, #412	; (adr r3, 800c518 <_dtoa_r+0x2d8>)
 800c37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c37e:	f7f4 f917 	bl	80005b0 <__aeabi_dmul>
 800c382:	4602      	mov	r2, r0
 800c384:	460b      	mov	r3, r1
 800c386:	4630      	mov	r0, r6
 800c388:	4639      	mov	r1, r7
 800c38a:	f7f3 ff5b 	bl	8000244 <__adddf3>
 800c38e:	4606      	mov	r6, r0
 800c390:	460f      	mov	r7, r1
 800c392:	f7f4 fbbd 	bl	8000b10 <__aeabi_d2iz>
 800c396:	2200      	movs	r2, #0
 800c398:	4681      	mov	r9, r0
 800c39a:	2300      	movs	r3, #0
 800c39c:	4630      	mov	r0, r6
 800c39e:	4639      	mov	r1, r7
 800c3a0:	f7f4 fb78 	bl	8000a94 <__aeabi_dcmplt>
 800c3a4:	b148      	cbz	r0, 800c3ba <_dtoa_r+0x17a>
 800c3a6:	4648      	mov	r0, r9
 800c3a8:	f7f4 f898 	bl	80004dc <__aeabi_i2d>
 800c3ac:	4632      	mov	r2, r6
 800c3ae:	463b      	mov	r3, r7
 800c3b0:	f7f4 fb66 	bl	8000a80 <__aeabi_dcmpeq>
 800c3b4:	b908      	cbnz	r0, 800c3ba <_dtoa_r+0x17a>
 800c3b6:	f109 39ff 	add.w	r9, r9, #4294967295
 800c3ba:	f1b9 0f16 	cmp.w	r9, #22
 800c3be:	d857      	bhi.n	800c470 <_dtoa_r+0x230>
 800c3c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c3c4:	4b5d      	ldr	r3, [pc, #372]	; (800c53c <_dtoa_r+0x2fc>)
 800c3c6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800c3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ce:	f7f4 fb61 	bl	8000a94 <__aeabi_dcmplt>
 800c3d2:	2800      	cmp	r0, #0
 800c3d4:	d04e      	beq.n	800c474 <_dtoa_r+0x234>
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	f109 39ff 	add.w	r9, r9, #4294967295
 800c3dc:	930f      	str	r3, [sp, #60]	; 0x3c
 800c3de:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c3e0:	1b1c      	subs	r4, r3, r4
 800c3e2:	1e63      	subs	r3, r4, #1
 800c3e4:	9309      	str	r3, [sp, #36]	; 0x24
 800c3e6:	bf49      	itett	mi
 800c3e8:	f1c4 0301 	rsbmi	r3, r4, #1
 800c3ec:	2300      	movpl	r3, #0
 800c3ee:	9306      	strmi	r3, [sp, #24]
 800c3f0:	2300      	movmi	r3, #0
 800c3f2:	bf54      	ite	pl
 800c3f4:	9306      	strpl	r3, [sp, #24]
 800c3f6:	9309      	strmi	r3, [sp, #36]	; 0x24
 800c3f8:	f1b9 0f00 	cmp.w	r9, #0
 800c3fc:	db3c      	blt.n	800c478 <_dtoa_r+0x238>
 800c3fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c400:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c404:	444b      	add	r3, r9
 800c406:	9309      	str	r3, [sp, #36]	; 0x24
 800c408:	2300      	movs	r3, #0
 800c40a:	930a      	str	r3, [sp, #40]	; 0x28
 800c40c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c40e:	2b09      	cmp	r3, #9
 800c410:	d86c      	bhi.n	800c4ec <_dtoa_r+0x2ac>
 800c412:	2b05      	cmp	r3, #5
 800c414:	bfc4      	itt	gt
 800c416:	3b04      	subgt	r3, #4
 800c418:	9322      	strgt	r3, [sp, #136]	; 0x88
 800c41a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c41c:	bfc8      	it	gt
 800c41e:	2400      	movgt	r4, #0
 800c420:	f1a3 0302 	sub.w	r3, r3, #2
 800c424:	bfd8      	it	le
 800c426:	2401      	movle	r4, #1
 800c428:	2b03      	cmp	r3, #3
 800c42a:	f200 808b 	bhi.w	800c544 <_dtoa_r+0x304>
 800c42e:	e8df f003 	tbb	[pc, r3]
 800c432:	4f2d      	.short	0x4f2d
 800c434:	5b4d      	.short	0x5b4d
 800c436:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800c43a:	441c      	add	r4, r3
 800c43c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800c440:	2b20      	cmp	r3, #32
 800c442:	bfc3      	ittte	gt
 800c444:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c448:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800c44c:	fa09 f303 	lslgt.w	r3, r9, r3
 800c450:	f1c3 0320 	rsble	r3, r3, #32
 800c454:	bfc6      	itte	gt
 800c456:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c45a:	4318      	orrgt	r0, r3
 800c45c:	fa06 f003 	lslle.w	r0, r6, r3
 800c460:	f7f4 f82c 	bl	80004bc <__aeabi_ui2d>
 800c464:	2301      	movs	r3, #1
 800c466:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800c46a:	3c01      	subs	r4, #1
 800c46c:	9313      	str	r3, [sp, #76]	; 0x4c
 800c46e:	e770      	b.n	800c352 <_dtoa_r+0x112>
 800c470:	2301      	movs	r3, #1
 800c472:	e7b3      	b.n	800c3dc <_dtoa_r+0x19c>
 800c474:	900f      	str	r0, [sp, #60]	; 0x3c
 800c476:	e7b2      	b.n	800c3de <_dtoa_r+0x19e>
 800c478:	9b06      	ldr	r3, [sp, #24]
 800c47a:	eba3 0309 	sub.w	r3, r3, r9
 800c47e:	9306      	str	r3, [sp, #24]
 800c480:	f1c9 0300 	rsb	r3, r9, #0
 800c484:	930a      	str	r3, [sp, #40]	; 0x28
 800c486:	2300      	movs	r3, #0
 800c488:	930e      	str	r3, [sp, #56]	; 0x38
 800c48a:	e7bf      	b.n	800c40c <_dtoa_r+0x1cc>
 800c48c:	2300      	movs	r3, #0
 800c48e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c490:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c492:	2b00      	cmp	r3, #0
 800c494:	dc59      	bgt.n	800c54a <_dtoa_r+0x30a>
 800c496:	f04f 0b01 	mov.w	fp, #1
 800c49a:	465b      	mov	r3, fp
 800c49c:	f8cd b008 	str.w	fp, [sp, #8]
 800c4a0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800c4a4:	2200      	movs	r2, #0
 800c4a6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800c4a8:	6042      	str	r2, [r0, #4]
 800c4aa:	2204      	movs	r2, #4
 800c4ac:	f102 0614 	add.w	r6, r2, #20
 800c4b0:	429e      	cmp	r6, r3
 800c4b2:	6841      	ldr	r1, [r0, #4]
 800c4b4:	d94f      	bls.n	800c556 <_dtoa_r+0x316>
 800c4b6:	4628      	mov	r0, r5
 800c4b8:	f000 feee 	bl	800d298 <_Balloc>
 800c4bc:	9008      	str	r0, [sp, #32]
 800c4be:	2800      	cmp	r0, #0
 800c4c0:	d14d      	bne.n	800c55e <_dtoa_r+0x31e>
 800c4c2:	4602      	mov	r2, r0
 800c4c4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c4c8:	4b1d      	ldr	r3, [pc, #116]	; (800c540 <_dtoa_r+0x300>)
 800c4ca:	e6cd      	b.n	800c268 <_dtoa_r+0x28>
 800c4cc:	2301      	movs	r3, #1
 800c4ce:	e7de      	b.n	800c48e <_dtoa_r+0x24e>
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800c4d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c4d6:	eb09 0b03 	add.w	fp, r9, r3
 800c4da:	f10b 0301 	add.w	r3, fp, #1
 800c4de:	2b01      	cmp	r3, #1
 800c4e0:	9302      	str	r3, [sp, #8]
 800c4e2:	bfb8      	it	lt
 800c4e4:	2301      	movlt	r3, #1
 800c4e6:	e7dd      	b.n	800c4a4 <_dtoa_r+0x264>
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	e7f2      	b.n	800c4d2 <_dtoa_r+0x292>
 800c4ec:	2401      	movs	r4, #1
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	940b      	str	r4, [sp, #44]	; 0x2c
 800c4f2:	9322      	str	r3, [sp, #136]	; 0x88
 800c4f4:	f04f 3bff 	mov.w	fp, #4294967295
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	2312      	movs	r3, #18
 800c4fc:	f8cd b008 	str.w	fp, [sp, #8]
 800c500:	9223      	str	r2, [sp, #140]	; 0x8c
 800c502:	e7cf      	b.n	800c4a4 <_dtoa_r+0x264>
 800c504:	f3af 8000 	nop.w
 800c508:	636f4361 	.word	0x636f4361
 800c50c:	3fd287a7 	.word	0x3fd287a7
 800c510:	8b60c8b3 	.word	0x8b60c8b3
 800c514:	3fc68a28 	.word	0x3fc68a28
 800c518:	509f79fb 	.word	0x509f79fb
 800c51c:	3fd34413 	.word	0x3fd34413
 800c520:	0800fc69 	.word	0x0800fc69
 800c524:	0800fc80 	.word	0x0800fc80
 800c528:	7ff00000 	.word	0x7ff00000
 800c52c:	0800fc65 	.word	0x0800fc65
 800c530:	0800fc5c 	.word	0x0800fc5c
 800c534:	0800fc39 	.word	0x0800fc39
 800c538:	3ff80000 	.word	0x3ff80000
 800c53c:	0800fdd8 	.word	0x0800fdd8
 800c540:	0800fcdf 	.word	0x0800fcdf
 800c544:	2301      	movs	r3, #1
 800c546:	930b      	str	r3, [sp, #44]	; 0x2c
 800c548:	e7d4      	b.n	800c4f4 <_dtoa_r+0x2b4>
 800c54a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800c54e:	465b      	mov	r3, fp
 800c550:	f8cd b008 	str.w	fp, [sp, #8]
 800c554:	e7a6      	b.n	800c4a4 <_dtoa_r+0x264>
 800c556:	3101      	adds	r1, #1
 800c558:	6041      	str	r1, [r0, #4]
 800c55a:	0052      	lsls	r2, r2, #1
 800c55c:	e7a6      	b.n	800c4ac <_dtoa_r+0x26c>
 800c55e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c560:	9a08      	ldr	r2, [sp, #32]
 800c562:	601a      	str	r2, [r3, #0]
 800c564:	9b02      	ldr	r3, [sp, #8]
 800c566:	2b0e      	cmp	r3, #14
 800c568:	f200 80a8 	bhi.w	800c6bc <_dtoa_r+0x47c>
 800c56c:	2c00      	cmp	r4, #0
 800c56e:	f000 80a5 	beq.w	800c6bc <_dtoa_r+0x47c>
 800c572:	f1b9 0f00 	cmp.w	r9, #0
 800c576:	dd34      	ble.n	800c5e2 <_dtoa_r+0x3a2>
 800c578:	4a9a      	ldr	r2, [pc, #616]	; (800c7e4 <_dtoa_r+0x5a4>)
 800c57a:	f009 030f 	and.w	r3, r9, #15
 800c57e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c582:	f419 7f80 	tst.w	r9, #256	; 0x100
 800c586:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c58a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c58e:	ea4f 1429 	mov.w	r4, r9, asr #4
 800c592:	d016      	beq.n	800c5c2 <_dtoa_r+0x382>
 800c594:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c598:	4b93      	ldr	r3, [pc, #588]	; (800c7e8 <_dtoa_r+0x5a8>)
 800c59a:	2703      	movs	r7, #3
 800c59c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c5a0:	f7f4 f930 	bl	8000804 <__aeabi_ddiv>
 800c5a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5a8:	f004 040f 	and.w	r4, r4, #15
 800c5ac:	4e8e      	ldr	r6, [pc, #568]	; (800c7e8 <_dtoa_r+0x5a8>)
 800c5ae:	b954      	cbnz	r4, 800c5c6 <_dtoa_r+0x386>
 800c5b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c5b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5b8:	f7f4 f924 	bl	8000804 <__aeabi_ddiv>
 800c5bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5c0:	e029      	b.n	800c616 <_dtoa_r+0x3d6>
 800c5c2:	2702      	movs	r7, #2
 800c5c4:	e7f2      	b.n	800c5ac <_dtoa_r+0x36c>
 800c5c6:	07e1      	lsls	r1, r4, #31
 800c5c8:	d508      	bpl.n	800c5dc <_dtoa_r+0x39c>
 800c5ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c5ce:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c5d2:	f7f3 ffed 	bl	80005b0 <__aeabi_dmul>
 800c5d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c5da:	3701      	adds	r7, #1
 800c5dc:	1064      	asrs	r4, r4, #1
 800c5de:	3608      	adds	r6, #8
 800c5e0:	e7e5      	b.n	800c5ae <_dtoa_r+0x36e>
 800c5e2:	f000 80a5 	beq.w	800c730 <_dtoa_r+0x4f0>
 800c5e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c5ea:	f1c9 0400 	rsb	r4, r9, #0
 800c5ee:	4b7d      	ldr	r3, [pc, #500]	; (800c7e4 <_dtoa_r+0x5a4>)
 800c5f0:	f004 020f 	and.w	r2, r4, #15
 800c5f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fc:	f7f3 ffd8 	bl	80005b0 <__aeabi_dmul>
 800c600:	2702      	movs	r7, #2
 800c602:	2300      	movs	r3, #0
 800c604:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c608:	4e77      	ldr	r6, [pc, #476]	; (800c7e8 <_dtoa_r+0x5a8>)
 800c60a:	1124      	asrs	r4, r4, #4
 800c60c:	2c00      	cmp	r4, #0
 800c60e:	f040 8084 	bne.w	800c71a <_dtoa_r+0x4da>
 800c612:	2b00      	cmp	r3, #0
 800c614:	d1d2      	bne.n	800c5bc <_dtoa_r+0x37c>
 800c616:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c618:	2b00      	cmp	r3, #0
 800c61a:	f000 808b 	beq.w	800c734 <_dtoa_r+0x4f4>
 800c61e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c622:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c626:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c62a:	2200      	movs	r2, #0
 800c62c:	4b6f      	ldr	r3, [pc, #444]	; (800c7ec <_dtoa_r+0x5ac>)
 800c62e:	f7f4 fa31 	bl	8000a94 <__aeabi_dcmplt>
 800c632:	2800      	cmp	r0, #0
 800c634:	d07e      	beq.n	800c734 <_dtoa_r+0x4f4>
 800c636:	9b02      	ldr	r3, [sp, #8]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d07b      	beq.n	800c734 <_dtoa_r+0x4f4>
 800c63c:	f1bb 0f00 	cmp.w	fp, #0
 800c640:	dd38      	ble.n	800c6b4 <_dtoa_r+0x474>
 800c642:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c646:	2200      	movs	r2, #0
 800c648:	4b69      	ldr	r3, [pc, #420]	; (800c7f0 <_dtoa_r+0x5b0>)
 800c64a:	f7f3 ffb1 	bl	80005b0 <__aeabi_dmul>
 800c64e:	465c      	mov	r4, fp
 800c650:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c654:	f109 38ff 	add.w	r8, r9, #4294967295
 800c658:	3701      	adds	r7, #1
 800c65a:	4638      	mov	r0, r7
 800c65c:	f7f3 ff3e 	bl	80004dc <__aeabi_i2d>
 800c660:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c664:	f7f3 ffa4 	bl	80005b0 <__aeabi_dmul>
 800c668:	2200      	movs	r2, #0
 800c66a:	4b62      	ldr	r3, [pc, #392]	; (800c7f4 <_dtoa_r+0x5b4>)
 800c66c:	f7f3 fdea 	bl	8000244 <__adddf3>
 800c670:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c674:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c678:	9611      	str	r6, [sp, #68]	; 0x44
 800c67a:	2c00      	cmp	r4, #0
 800c67c:	d15d      	bne.n	800c73a <_dtoa_r+0x4fa>
 800c67e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c682:	2200      	movs	r2, #0
 800c684:	4b5c      	ldr	r3, [pc, #368]	; (800c7f8 <_dtoa_r+0x5b8>)
 800c686:	f7f3 fddb 	bl	8000240 <__aeabi_dsub>
 800c68a:	4602      	mov	r2, r0
 800c68c:	460b      	mov	r3, r1
 800c68e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c692:	4633      	mov	r3, r6
 800c694:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c696:	f7f4 fa1b 	bl	8000ad0 <__aeabi_dcmpgt>
 800c69a:	2800      	cmp	r0, #0
 800c69c:	f040 829e 	bne.w	800cbdc <_dtoa_r+0x99c>
 800c6a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c6a6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c6aa:	f7f4 f9f3 	bl	8000a94 <__aeabi_dcmplt>
 800c6ae:	2800      	cmp	r0, #0
 800c6b0:	f040 8292 	bne.w	800cbd8 <_dtoa_r+0x998>
 800c6b4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800c6b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c6bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	f2c0 8153 	blt.w	800c96a <_dtoa_r+0x72a>
 800c6c4:	f1b9 0f0e 	cmp.w	r9, #14
 800c6c8:	f300 814f 	bgt.w	800c96a <_dtoa_r+0x72a>
 800c6cc:	4b45      	ldr	r3, [pc, #276]	; (800c7e4 <_dtoa_r+0x5a4>)
 800c6ce:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800c6d2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c6d6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800c6da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	f280 80db 	bge.w	800c898 <_dtoa_r+0x658>
 800c6e2:	9b02      	ldr	r3, [sp, #8]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	f300 80d7 	bgt.w	800c898 <_dtoa_r+0x658>
 800c6ea:	f040 8274 	bne.w	800cbd6 <_dtoa_r+0x996>
 800c6ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	4b40      	ldr	r3, [pc, #256]	; (800c7f8 <_dtoa_r+0x5b8>)
 800c6f6:	f7f3 ff5b 	bl	80005b0 <__aeabi_dmul>
 800c6fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6fe:	f7f4 f9dd 	bl	8000abc <__aeabi_dcmpge>
 800c702:	9c02      	ldr	r4, [sp, #8]
 800c704:	4626      	mov	r6, r4
 800c706:	2800      	cmp	r0, #0
 800c708:	f040 824a 	bne.w	800cba0 <_dtoa_r+0x960>
 800c70c:	2331      	movs	r3, #49	; 0x31
 800c70e:	9f08      	ldr	r7, [sp, #32]
 800c710:	f109 0901 	add.w	r9, r9, #1
 800c714:	f807 3b01 	strb.w	r3, [r7], #1
 800c718:	e246      	b.n	800cba8 <_dtoa_r+0x968>
 800c71a:	07e2      	lsls	r2, r4, #31
 800c71c:	d505      	bpl.n	800c72a <_dtoa_r+0x4ea>
 800c71e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c722:	f7f3 ff45 	bl	80005b0 <__aeabi_dmul>
 800c726:	2301      	movs	r3, #1
 800c728:	3701      	adds	r7, #1
 800c72a:	1064      	asrs	r4, r4, #1
 800c72c:	3608      	adds	r6, #8
 800c72e:	e76d      	b.n	800c60c <_dtoa_r+0x3cc>
 800c730:	2702      	movs	r7, #2
 800c732:	e770      	b.n	800c616 <_dtoa_r+0x3d6>
 800c734:	46c8      	mov	r8, r9
 800c736:	9c02      	ldr	r4, [sp, #8]
 800c738:	e78f      	b.n	800c65a <_dtoa_r+0x41a>
 800c73a:	9908      	ldr	r1, [sp, #32]
 800c73c:	4b29      	ldr	r3, [pc, #164]	; (800c7e4 <_dtoa_r+0x5a4>)
 800c73e:	4421      	add	r1, r4
 800c740:	9112      	str	r1, [sp, #72]	; 0x48
 800c742:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c744:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c748:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c74c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c750:	2900      	cmp	r1, #0
 800c752:	d055      	beq.n	800c800 <_dtoa_r+0x5c0>
 800c754:	2000      	movs	r0, #0
 800c756:	4929      	ldr	r1, [pc, #164]	; (800c7fc <_dtoa_r+0x5bc>)
 800c758:	f7f4 f854 	bl	8000804 <__aeabi_ddiv>
 800c75c:	463b      	mov	r3, r7
 800c75e:	4632      	mov	r2, r6
 800c760:	f7f3 fd6e 	bl	8000240 <__aeabi_dsub>
 800c764:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c768:	9f08      	ldr	r7, [sp, #32]
 800c76a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c76e:	f7f4 f9cf 	bl	8000b10 <__aeabi_d2iz>
 800c772:	4604      	mov	r4, r0
 800c774:	f7f3 feb2 	bl	80004dc <__aeabi_i2d>
 800c778:	4602      	mov	r2, r0
 800c77a:	460b      	mov	r3, r1
 800c77c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c780:	f7f3 fd5e 	bl	8000240 <__aeabi_dsub>
 800c784:	4602      	mov	r2, r0
 800c786:	460b      	mov	r3, r1
 800c788:	3430      	adds	r4, #48	; 0x30
 800c78a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c78e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c792:	f807 4b01 	strb.w	r4, [r7], #1
 800c796:	f7f4 f97d 	bl	8000a94 <__aeabi_dcmplt>
 800c79a:	2800      	cmp	r0, #0
 800c79c:	d174      	bne.n	800c888 <_dtoa_r+0x648>
 800c79e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7a2:	2000      	movs	r0, #0
 800c7a4:	4911      	ldr	r1, [pc, #68]	; (800c7ec <_dtoa_r+0x5ac>)
 800c7a6:	f7f3 fd4b 	bl	8000240 <__aeabi_dsub>
 800c7aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c7ae:	f7f4 f971 	bl	8000a94 <__aeabi_dcmplt>
 800c7b2:	2800      	cmp	r0, #0
 800c7b4:	f040 80b6 	bne.w	800c924 <_dtoa_r+0x6e4>
 800c7b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c7ba:	429f      	cmp	r7, r3
 800c7bc:	f43f af7a 	beq.w	800c6b4 <_dtoa_r+0x474>
 800c7c0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	4b0a      	ldr	r3, [pc, #40]	; (800c7f0 <_dtoa_r+0x5b0>)
 800c7c8:	f7f3 fef2 	bl	80005b0 <__aeabi_dmul>
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c7d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7d6:	4b06      	ldr	r3, [pc, #24]	; (800c7f0 <_dtoa_r+0x5b0>)
 800c7d8:	f7f3 feea 	bl	80005b0 <__aeabi_dmul>
 800c7dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c7e0:	e7c3      	b.n	800c76a <_dtoa_r+0x52a>
 800c7e2:	bf00      	nop
 800c7e4:	0800fdd8 	.word	0x0800fdd8
 800c7e8:	0800fdb0 	.word	0x0800fdb0
 800c7ec:	3ff00000 	.word	0x3ff00000
 800c7f0:	40240000 	.word	0x40240000
 800c7f4:	401c0000 	.word	0x401c0000
 800c7f8:	40140000 	.word	0x40140000
 800c7fc:	3fe00000 	.word	0x3fe00000
 800c800:	4630      	mov	r0, r6
 800c802:	4639      	mov	r1, r7
 800c804:	f7f3 fed4 	bl	80005b0 <__aeabi_dmul>
 800c808:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c80a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c80e:	9c08      	ldr	r4, [sp, #32]
 800c810:	9314      	str	r3, [sp, #80]	; 0x50
 800c812:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c816:	f7f4 f97b 	bl	8000b10 <__aeabi_d2iz>
 800c81a:	9015      	str	r0, [sp, #84]	; 0x54
 800c81c:	f7f3 fe5e 	bl	80004dc <__aeabi_i2d>
 800c820:	4602      	mov	r2, r0
 800c822:	460b      	mov	r3, r1
 800c824:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c828:	f7f3 fd0a 	bl	8000240 <__aeabi_dsub>
 800c82c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c82e:	4606      	mov	r6, r0
 800c830:	3330      	adds	r3, #48	; 0x30
 800c832:	f804 3b01 	strb.w	r3, [r4], #1
 800c836:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c838:	460f      	mov	r7, r1
 800c83a:	429c      	cmp	r4, r3
 800c83c:	f04f 0200 	mov.w	r2, #0
 800c840:	d124      	bne.n	800c88c <_dtoa_r+0x64c>
 800c842:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c846:	4bb3      	ldr	r3, [pc, #716]	; (800cb14 <_dtoa_r+0x8d4>)
 800c848:	f7f3 fcfc 	bl	8000244 <__adddf3>
 800c84c:	4602      	mov	r2, r0
 800c84e:	460b      	mov	r3, r1
 800c850:	4630      	mov	r0, r6
 800c852:	4639      	mov	r1, r7
 800c854:	f7f4 f93c 	bl	8000ad0 <__aeabi_dcmpgt>
 800c858:	2800      	cmp	r0, #0
 800c85a:	d162      	bne.n	800c922 <_dtoa_r+0x6e2>
 800c85c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c860:	2000      	movs	r0, #0
 800c862:	49ac      	ldr	r1, [pc, #688]	; (800cb14 <_dtoa_r+0x8d4>)
 800c864:	f7f3 fcec 	bl	8000240 <__aeabi_dsub>
 800c868:	4602      	mov	r2, r0
 800c86a:	460b      	mov	r3, r1
 800c86c:	4630      	mov	r0, r6
 800c86e:	4639      	mov	r1, r7
 800c870:	f7f4 f910 	bl	8000a94 <__aeabi_dcmplt>
 800c874:	2800      	cmp	r0, #0
 800c876:	f43f af1d 	beq.w	800c6b4 <_dtoa_r+0x474>
 800c87a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800c87c:	1e7b      	subs	r3, r7, #1
 800c87e:	9314      	str	r3, [sp, #80]	; 0x50
 800c880:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800c884:	2b30      	cmp	r3, #48	; 0x30
 800c886:	d0f8      	beq.n	800c87a <_dtoa_r+0x63a>
 800c888:	46c1      	mov	r9, r8
 800c88a:	e03a      	b.n	800c902 <_dtoa_r+0x6c2>
 800c88c:	4ba2      	ldr	r3, [pc, #648]	; (800cb18 <_dtoa_r+0x8d8>)
 800c88e:	f7f3 fe8f 	bl	80005b0 <__aeabi_dmul>
 800c892:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c896:	e7bc      	b.n	800c812 <_dtoa_r+0x5d2>
 800c898:	9f08      	ldr	r7, [sp, #32]
 800c89a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c89e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8a2:	f7f3 ffaf 	bl	8000804 <__aeabi_ddiv>
 800c8a6:	f7f4 f933 	bl	8000b10 <__aeabi_d2iz>
 800c8aa:	4604      	mov	r4, r0
 800c8ac:	f7f3 fe16 	bl	80004dc <__aeabi_i2d>
 800c8b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c8b4:	f7f3 fe7c 	bl	80005b0 <__aeabi_dmul>
 800c8b8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800c8bc:	460b      	mov	r3, r1
 800c8be:	4602      	mov	r2, r0
 800c8c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8c4:	f7f3 fcbc 	bl	8000240 <__aeabi_dsub>
 800c8c8:	f807 6b01 	strb.w	r6, [r7], #1
 800c8cc:	9e08      	ldr	r6, [sp, #32]
 800c8ce:	9b02      	ldr	r3, [sp, #8]
 800c8d0:	1bbe      	subs	r6, r7, r6
 800c8d2:	42b3      	cmp	r3, r6
 800c8d4:	d13a      	bne.n	800c94c <_dtoa_r+0x70c>
 800c8d6:	4602      	mov	r2, r0
 800c8d8:	460b      	mov	r3, r1
 800c8da:	f7f3 fcb3 	bl	8000244 <__adddf3>
 800c8de:	4602      	mov	r2, r0
 800c8e0:	460b      	mov	r3, r1
 800c8e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c8e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c8ea:	f7f4 f8f1 	bl	8000ad0 <__aeabi_dcmpgt>
 800c8ee:	bb58      	cbnz	r0, 800c948 <_dtoa_r+0x708>
 800c8f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c8f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8f8:	f7f4 f8c2 	bl	8000a80 <__aeabi_dcmpeq>
 800c8fc:	b108      	cbz	r0, 800c902 <_dtoa_r+0x6c2>
 800c8fe:	07e1      	lsls	r1, r4, #31
 800c900:	d422      	bmi.n	800c948 <_dtoa_r+0x708>
 800c902:	4628      	mov	r0, r5
 800c904:	4651      	mov	r1, sl
 800c906:	f000 fd07 	bl	800d318 <_Bfree>
 800c90a:	2300      	movs	r3, #0
 800c90c:	703b      	strb	r3, [r7, #0]
 800c90e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c910:	f109 0001 	add.w	r0, r9, #1
 800c914:	6018      	str	r0, [r3, #0]
 800c916:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c918:	2b00      	cmp	r3, #0
 800c91a:	f43f acdf 	beq.w	800c2dc <_dtoa_r+0x9c>
 800c91e:	601f      	str	r7, [r3, #0]
 800c920:	e4dc      	b.n	800c2dc <_dtoa_r+0x9c>
 800c922:	4627      	mov	r7, r4
 800c924:	463b      	mov	r3, r7
 800c926:	461f      	mov	r7, r3
 800c928:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c92c:	2a39      	cmp	r2, #57	; 0x39
 800c92e:	d107      	bne.n	800c940 <_dtoa_r+0x700>
 800c930:	9a08      	ldr	r2, [sp, #32]
 800c932:	429a      	cmp	r2, r3
 800c934:	d1f7      	bne.n	800c926 <_dtoa_r+0x6e6>
 800c936:	2230      	movs	r2, #48	; 0x30
 800c938:	9908      	ldr	r1, [sp, #32]
 800c93a:	f108 0801 	add.w	r8, r8, #1
 800c93e:	700a      	strb	r2, [r1, #0]
 800c940:	781a      	ldrb	r2, [r3, #0]
 800c942:	3201      	adds	r2, #1
 800c944:	701a      	strb	r2, [r3, #0]
 800c946:	e79f      	b.n	800c888 <_dtoa_r+0x648>
 800c948:	46c8      	mov	r8, r9
 800c94a:	e7eb      	b.n	800c924 <_dtoa_r+0x6e4>
 800c94c:	2200      	movs	r2, #0
 800c94e:	4b72      	ldr	r3, [pc, #456]	; (800cb18 <_dtoa_r+0x8d8>)
 800c950:	f7f3 fe2e 	bl	80005b0 <__aeabi_dmul>
 800c954:	4602      	mov	r2, r0
 800c956:	460b      	mov	r3, r1
 800c958:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c95c:	2200      	movs	r2, #0
 800c95e:	2300      	movs	r3, #0
 800c960:	f7f4 f88e 	bl	8000a80 <__aeabi_dcmpeq>
 800c964:	2800      	cmp	r0, #0
 800c966:	d098      	beq.n	800c89a <_dtoa_r+0x65a>
 800c968:	e7cb      	b.n	800c902 <_dtoa_r+0x6c2>
 800c96a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c96c:	2a00      	cmp	r2, #0
 800c96e:	f000 80cd 	beq.w	800cb0c <_dtoa_r+0x8cc>
 800c972:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c974:	2a01      	cmp	r2, #1
 800c976:	f300 80af 	bgt.w	800cad8 <_dtoa_r+0x898>
 800c97a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c97c:	2a00      	cmp	r2, #0
 800c97e:	f000 80a7 	beq.w	800cad0 <_dtoa_r+0x890>
 800c982:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c986:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c988:	9f06      	ldr	r7, [sp, #24]
 800c98a:	9a06      	ldr	r2, [sp, #24]
 800c98c:	2101      	movs	r1, #1
 800c98e:	441a      	add	r2, r3
 800c990:	9206      	str	r2, [sp, #24]
 800c992:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c994:	4628      	mov	r0, r5
 800c996:	441a      	add	r2, r3
 800c998:	9209      	str	r2, [sp, #36]	; 0x24
 800c99a:	f000 fd77 	bl	800d48c <__i2b>
 800c99e:	4606      	mov	r6, r0
 800c9a0:	2f00      	cmp	r7, #0
 800c9a2:	dd0c      	ble.n	800c9be <_dtoa_r+0x77e>
 800c9a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	dd09      	ble.n	800c9be <_dtoa_r+0x77e>
 800c9aa:	42bb      	cmp	r3, r7
 800c9ac:	bfa8      	it	ge
 800c9ae:	463b      	movge	r3, r7
 800c9b0:	9a06      	ldr	r2, [sp, #24]
 800c9b2:	1aff      	subs	r7, r7, r3
 800c9b4:	1ad2      	subs	r2, r2, r3
 800c9b6:	9206      	str	r2, [sp, #24]
 800c9b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c9ba:	1ad3      	subs	r3, r2, r3
 800c9bc:	9309      	str	r3, [sp, #36]	; 0x24
 800c9be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9c0:	b1f3      	cbz	r3, 800ca00 <_dtoa_r+0x7c0>
 800c9c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	f000 80a9 	beq.w	800cb1c <_dtoa_r+0x8dc>
 800c9ca:	2c00      	cmp	r4, #0
 800c9cc:	dd10      	ble.n	800c9f0 <_dtoa_r+0x7b0>
 800c9ce:	4631      	mov	r1, r6
 800c9d0:	4622      	mov	r2, r4
 800c9d2:	4628      	mov	r0, r5
 800c9d4:	f000 fe14 	bl	800d600 <__pow5mult>
 800c9d8:	4652      	mov	r2, sl
 800c9da:	4601      	mov	r1, r0
 800c9dc:	4606      	mov	r6, r0
 800c9de:	4628      	mov	r0, r5
 800c9e0:	f000 fd6a 	bl	800d4b8 <__multiply>
 800c9e4:	4680      	mov	r8, r0
 800c9e6:	4651      	mov	r1, sl
 800c9e8:	4628      	mov	r0, r5
 800c9ea:	f000 fc95 	bl	800d318 <_Bfree>
 800c9ee:	46c2      	mov	sl, r8
 800c9f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9f2:	1b1a      	subs	r2, r3, r4
 800c9f4:	d004      	beq.n	800ca00 <_dtoa_r+0x7c0>
 800c9f6:	4651      	mov	r1, sl
 800c9f8:	4628      	mov	r0, r5
 800c9fa:	f000 fe01 	bl	800d600 <__pow5mult>
 800c9fe:	4682      	mov	sl, r0
 800ca00:	2101      	movs	r1, #1
 800ca02:	4628      	mov	r0, r5
 800ca04:	f000 fd42 	bl	800d48c <__i2b>
 800ca08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca0a:	4604      	mov	r4, r0
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	f340 8087 	ble.w	800cb20 <_dtoa_r+0x8e0>
 800ca12:	461a      	mov	r2, r3
 800ca14:	4601      	mov	r1, r0
 800ca16:	4628      	mov	r0, r5
 800ca18:	f000 fdf2 	bl	800d600 <__pow5mult>
 800ca1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ca1e:	4604      	mov	r4, r0
 800ca20:	2b01      	cmp	r3, #1
 800ca22:	f340 8080 	ble.w	800cb26 <_dtoa_r+0x8e6>
 800ca26:	f04f 0800 	mov.w	r8, #0
 800ca2a:	6923      	ldr	r3, [r4, #16]
 800ca2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ca30:	6918      	ldr	r0, [r3, #16]
 800ca32:	f000 fcdd 	bl	800d3f0 <__hi0bits>
 800ca36:	f1c0 0020 	rsb	r0, r0, #32
 800ca3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca3c:	4418      	add	r0, r3
 800ca3e:	f010 001f 	ands.w	r0, r0, #31
 800ca42:	f000 8092 	beq.w	800cb6a <_dtoa_r+0x92a>
 800ca46:	f1c0 0320 	rsb	r3, r0, #32
 800ca4a:	2b04      	cmp	r3, #4
 800ca4c:	f340 808a 	ble.w	800cb64 <_dtoa_r+0x924>
 800ca50:	f1c0 001c 	rsb	r0, r0, #28
 800ca54:	9b06      	ldr	r3, [sp, #24]
 800ca56:	4407      	add	r7, r0
 800ca58:	4403      	add	r3, r0
 800ca5a:	9306      	str	r3, [sp, #24]
 800ca5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca5e:	4403      	add	r3, r0
 800ca60:	9309      	str	r3, [sp, #36]	; 0x24
 800ca62:	9b06      	ldr	r3, [sp, #24]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	dd05      	ble.n	800ca74 <_dtoa_r+0x834>
 800ca68:	4651      	mov	r1, sl
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	4628      	mov	r0, r5
 800ca6e:	f000 fe21 	bl	800d6b4 <__lshift>
 800ca72:	4682      	mov	sl, r0
 800ca74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	dd05      	ble.n	800ca86 <_dtoa_r+0x846>
 800ca7a:	4621      	mov	r1, r4
 800ca7c:	461a      	mov	r2, r3
 800ca7e:	4628      	mov	r0, r5
 800ca80:	f000 fe18 	bl	800d6b4 <__lshift>
 800ca84:	4604      	mov	r4, r0
 800ca86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d070      	beq.n	800cb6e <_dtoa_r+0x92e>
 800ca8c:	4621      	mov	r1, r4
 800ca8e:	4650      	mov	r0, sl
 800ca90:	f000 fe7c 	bl	800d78c <__mcmp>
 800ca94:	2800      	cmp	r0, #0
 800ca96:	da6a      	bge.n	800cb6e <_dtoa_r+0x92e>
 800ca98:	2300      	movs	r3, #0
 800ca9a:	4651      	mov	r1, sl
 800ca9c:	220a      	movs	r2, #10
 800ca9e:	4628      	mov	r0, r5
 800caa0:	f000 fc5c 	bl	800d35c <__multadd>
 800caa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800caa6:	4682      	mov	sl, r0
 800caa8:	f109 39ff 	add.w	r9, r9, #4294967295
 800caac:	2b00      	cmp	r3, #0
 800caae:	f000 8193 	beq.w	800cdd8 <_dtoa_r+0xb98>
 800cab2:	4631      	mov	r1, r6
 800cab4:	2300      	movs	r3, #0
 800cab6:	220a      	movs	r2, #10
 800cab8:	4628      	mov	r0, r5
 800caba:	f000 fc4f 	bl	800d35c <__multadd>
 800cabe:	f1bb 0f00 	cmp.w	fp, #0
 800cac2:	4606      	mov	r6, r0
 800cac4:	f300 8093 	bgt.w	800cbee <_dtoa_r+0x9ae>
 800cac8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800caca:	2b02      	cmp	r3, #2
 800cacc:	dc57      	bgt.n	800cb7e <_dtoa_r+0x93e>
 800cace:	e08e      	b.n	800cbee <_dtoa_r+0x9ae>
 800cad0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cad2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cad6:	e756      	b.n	800c986 <_dtoa_r+0x746>
 800cad8:	9b02      	ldr	r3, [sp, #8]
 800cada:	1e5c      	subs	r4, r3, #1
 800cadc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cade:	42a3      	cmp	r3, r4
 800cae0:	bfb7      	itett	lt
 800cae2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800cae4:	1b1c      	subge	r4, r3, r4
 800cae6:	1ae2      	sublt	r2, r4, r3
 800cae8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800caea:	bfbe      	ittt	lt
 800caec:	940a      	strlt	r4, [sp, #40]	; 0x28
 800caee:	189b      	addlt	r3, r3, r2
 800caf0:	930e      	strlt	r3, [sp, #56]	; 0x38
 800caf2:	9b02      	ldr	r3, [sp, #8]
 800caf4:	bfb8      	it	lt
 800caf6:	2400      	movlt	r4, #0
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	bfbb      	ittet	lt
 800cafc:	9b06      	ldrlt	r3, [sp, #24]
 800cafe:	9a02      	ldrlt	r2, [sp, #8]
 800cb00:	9f06      	ldrge	r7, [sp, #24]
 800cb02:	1a9f      	sublt	r7, r3, r2
 800cb04:	bfac      	ite	ge
 800cb06:	9b02      	ldrge	r3, [sp, #8]
 800cb08:	2300      	movlt	r3, #0
 800cb0a:	e73e      	b.n	800c98a <_dtoa_r+0x74a>
 800cb0c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cb0e:	9f06      	ldr	r7, [sp, #24]
 800cb10:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800cb12:	e745      	b.n	800c9a0 <_dtoa_r+0x760>
 800cb14:	3fe00000 	.word	0x3fe00000
 800cb18:	40240000 	.word	0x40240000
 800cb1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb1e:	e76a      	b.n	800c9f6 <_dtoa_r+0x7b6>
 800cb20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cb22:	2b01      	cmp	r3, #1
 800cb24:	dc19      	bgt.n	800cb5a <_dtoa_r+0x91a>
 800cb26:	9b04      	ldr	r3, [sp, #16]
 800cb28:	b9bb      	cbnz	r3, 800cb5a <_dtoa_r+0x91a>
 800cb2a:	9b05      	ldr	r3, [sp, #20]
 800cb2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cb30:	b99b      	cbnz	r3, 800cb5a <_dtoa_r+0x91a>
 800cb32:	9b05      	ldr	r3, [sp, #20]
 800cb34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cb38:	0d1b      	lsrs	r3, r3, #20
 800cb3a:	051b      	lsls	r3, r3, #20
 800cb3c:	b183      	cbz	r3, 800cb60 <_dtoa_r+0x920>
 800cb3e:	f04f 0801 	mov.w	r8, #1
 800cb42:	9b06      	ldr	r3, [sp, #24]
 800cb44:	3301      	adds	r3, #1
 800cb46:	9306      	str	r3, [sp, #24]
 800cb48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb4a:	3301      	adds	r3, #1
 800cb4c:	9309      	str	r3, [sp, #36]	; 0x24
 800cb4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	f47f af6a 	bne.w	800ca2a <_dtoa_r+0x7ea>
 800cb56:	2001      	movs	r0, #1
 800cb58:	e76f      	b.n	800ca3a <_dtoa_r+0x7fa>
 800cb5a:	f04f 0800 	mov.w	r8, #0
 800cb5e:	e7f6      	b.n	800cb4e <_dtoa_r+0x90e>
 800cb60:	4698      	mov	r8, r3
 800cb62:	e7f4      	b.n	800cb4e <_dtoa_r+0x90e>
 800cb64:	f43f af7d 	beq.w	800ca62 <_dtoa_r+0x822>
 800cb68:	4618      	mov	r0, r3
 800cb6a:	301c      	adds	r0, #28
 800cb6c:	e772      	b.n	800ca54 <_dtoa_r+0x814>
 800cb6e:	9b02      	ldr	r3, [sp, #8]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	dc36      	bgt.n	800cbe2 <_dtoa_r+0x9a2>
 800cb74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cb76:	2b02      	cmp	r3, #2
 800cb78:	dd33      	ble.n	800cbe2 <_dtoa_r+0x9a2>
 800cb7a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800cb7e:	f1bb 0f00 	cmp.w	fp, #0
 800cb82:	d10d      	bne.n	800cba0 <_dtoa_r+0x960>
 800cb84:	4621      	mov	r1, r4
 800cb86:	465b      	mov	r3, fp
 800cb88:	2205      	movs	r2, #5
 800cb8a:	4628      	mov	r0, r5
 800cb8c:	f000 fbe6 	bl	800d35c <__multadd>
 800cb90:	4601      	mov	r1, r0
 800cb92:	4604      	mov	r4, r0
 800cb94:	4650      	mov	r0, sl
 800cb96:	f000 fdf9 	bl	800d78c <__mcmp>
 800cb9a:	2800      	cmp	r0, #0
 800cb9c:	f73f adb6 	bgt.w	800c70c <_dtoa_r+0x4cc>
 800cba0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cba2:	9f08      	ldr	r7, [sp, #32]
 800cba4:	ea6f 0903 	mvn.w	r9, r3
 800cba8:	f04f 0800 	mov.w	r8, #0
 800cbac:	4621      	mov	r1, r4
 800cbae:	4628      	mov	r0, r5
 800cbb0:	f000 fbb2 	bl	800d318 <_Bfree>
 800cbb4:	2e00      	cmp	r6, #0
 800cbb6:	f43f aea4 	beq.w	800c902 <_dtoa_r+0x6c2>
 800cbba:	f1b8 0f00 	cmp.w	r8, #0
 800cbbe:	d005      	beq.n	800cbcc <_dtoa_r+0x98c>
 800cbc0:	45b0      	cmp	r8, r6
 800cbc2:	d003      	beq.n	800cbcc <_dtoa_r+0x98c>
 800cbc4:	4641      	mov	r1, r8
 800cbc6:	4628      	mov	r0, r5
 800cbc8:	f000 fba6 	bl	800d318 <_Bfree>
 800cbcc:	4631      	mov	r1, r6
 800cbce:	4628      	mov	r0, r5
 800cbd0:	f000 fba2 	bl	800d318 <_Bfree>
 800cbd4:	e695      	b.n	800c902 <_dtoa_r+0x6c2>
 800cbd6:	2400      	movs	r4, #0
 800cbd8:	4626      	mov	r6, r4
 800cbda:	e7e1      	b.n	800cba0 <_dtoa_r+0x960>
 800cbdc:	46c1      	mov	r9, r8
 800cbde:	4626      	mov	r6, r4
 800cbe0:	e594      	b.n	800c70c <_dtoa_r+0x4cc>
 800cbe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cbe4:	f8dd b008 	ldr.w	fp, [sp, #8]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	f000 80fc 	beq.w	800cde6 <_dtoa_r+0xba6>
 800cbee:	2f00      	cmp	r7, #0
 800cbf0:	dd05      	ble.n	800cbfe <_dtoa_r+0x9be>
 800cbf2:	4631      	mov	r1, r6
 800cbf4:	463a      	mov	r2, r7
 800cbf6:	4628      	mov	r0, r5
 800cbf8:	f000 fd5c 	bl	800d6b4 <__lshift>
 800cbfc:	4606      	mov	r6, r0
 800cbfe:	f1b8 0f00 	cmp.w	r8, #0
 800cc02:	d05c      	beq.n	800ccbe <_dtoa_r+0xa7e>
 800cc04:	4628      	mov	r0, r5
 800cc06:	6871      	ldr	r1, [r6, #4]
 800cc08:	f000 fb46 	bl	800d298 <_Balloc>
 800cc0c:	4607      	mov	r7, r0
 800cc0e:	b928      	cbnz	r0, 800cc1c <_dtoa_r+0x9dc>
 800cc10:	4602      	mov	r2, r0
 800cc12:	f240 21ea 	movw	r1, #746	; 0x2ea
 800cc16:	4b7e      	ldr	r3, [pc, #504]	; (800ce10 <_dtoa_r+0xbd0>)
 800cc18:	f7ff bb26 	b.w	800c268 <_dtoa_r+0x28>
 800cc1c:	6932      	ldr	r2, [r6, #16]
 800cc1e:	f106 010c 	add.w	r1, r6, #12
 800cc22:	3202      	adds	r2, #2
 800cc24:	0092      	lsls	r2, r2, #2
 800cc26:	300c      	adds	r0, #12
 800cc28:	f7fe fbe2 	bl	800b3f0 <memcpy>
 800cc2c:	2201      	movs	r2, #1
 800cc2e:	4639      	mov	r1, r7
 800cc30:	4628      	mov	r0, r5
 800cc32:	f000 fd3f 	bl	800d6b4 <__lshift>
 800cc36:	46b0      	mov	r8, r6
 800cc38:	4606      	mov	r6, r0
 800cc3a:	9b08      	ldr	r3, [sp, #32]
 800cc3c:	3301      	adds	r3, #1
 800cc3e:	9302      	str	r3, [sp, #8]
 800cc40:	9b08      	ldr	r3, [sp, #32]
 800cc42:	445b      	add	r3, fp
 800cc44:	930a      	str	r3, [sp, #40]	; 0x28
 800cc46:	9b04      	ldr	r3, [sp, #16]
 800cc48:	f003 0301 	and.w	r3, r3, #1
 800cc4c:	9309      	str	r3, [sp, #36]	; 0x24
 800cc4e:	9b02      	ldr	r3, [sp, #8]
 800cc50:	4621      	mov	r1, r4
 800cc52:	4650      	mov	r0, sl
 800cc54:	f103 3bff 	add.w	fp, r3, #4294967295
 800cc58:	f7ff fa64 	bl	800c124 <quorem>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	4641      	mov	r1, r8
 800cc60:	3330      	adds	r3, #48	; 0x30
 800cc62:	9004      	str	r0, [sp, #16]
 800cc64:	4650      	mov	r0, sl
 800cc66:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc68:	f000 fd90 	bl	800d78c <__mcmp>
 800cc6c:	4632      	mov	r2, r6
 800cc6e:	9006      	str	r0, [sp, #24]
 800cc70:	4621      	mov	r1, r4
 800cc72:	4628      	mov	r0, r5
 800cc74:	f000 fda6 	bl	800d7c4 <__mdiff>
 800cc78:	68c2      	ldr	r2, [r0, #12]
 800cc7a:	4607      	mov	r7, r0
 800cc7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc7e:	bb02      	cbnz	r2, 800ccc2 <_dtoa_r+0xa82>
 800cc80:	4601      	mov	r1, r0
 800cc82:	4650      	mov	r0, sl
 800cc84:	f000 fd82 	bl	800d78c <__mcmp>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc8c:	4639      	mov	r1, r7
 800cc8e:	4628      	mov	r0, r5
 800cc90:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800cc94:	f000 fb40 	bl	800d318 <_Bfree>
 800cc98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cc9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc9c:	9f02      	ldr	r7, [sp, #8]
 800cc9e:	ea43 0102 	orr.w	r1, r3, r2
 800cca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cca4:	430b      	orrs	r3, r1
 800cca6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cca8:	d10d      	bne.n	800ccc6 <_dtoa_r+0xa86>
 800ccaa:	2b39      	cmp	r3, #57	; 0x39
 800ccac:	d027      	beq.n	800ccfe <_dtoa_r+0xabe>
 800ccae:	9a06      	ldr	r2, [sp, #24]
 800ccb0:	2a00      	cmp	r2, #0
 800ccb2:	dd01      	ble.n	800ccb8 <_dtoa_r+0xa78>
 800ccb4:	9b04      	ldr	r3, [sp, #16]
 800ccb6:	3331      	adds	r3, #49	; 0x31
 800ccb8:	f88b 3000 	strb.w	r3, [fp]
 800ccbc:	e776      	b.n	800cbac <_dtoa_r+0x96c>
 800ccbe:	4630      	mov	r0, r6
 800ccc0:	e7b9      	b.n	800cc36 <_dtoa_r+0x9f6>
 800ccc2:	2201      	movs	r2, #1
 800ccc4:	e7e2      	b.n	800cc8c <_dtoa_r+0xa4c>
 800ccc6:	9906      	ldr	r1, [sp, #24]
 800ccc8:	2900      	cmp	r1, #0
 800ccca:	db04      	blt.n	800ccd6 <_dtoa_r+0xa96>
 800cccc:	9822      	ldr	r0, [sp, #136]	; 0x88
 800ccce:	4301      	orrs	r1, r0
 800ccd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ccd2:	4301      	orrs	r1, r0
 800ccd4:	d120      	bne.n	800cd18 <_dtoa_r+0xad8>
 800ccd6:	2a00      	cmp	r2, #0
 800ccd8:	ddee      	ble.n	800ccb8 <_dtoa_r+0xa78>
 800ccda:	4651      	mov	r1, sl
 800ccdc:	2201      	movs	r2, #1
 800ccde:	4628      	mov	r0, r5
 800cce0:	9302      	str	r3, [sp, #8]
 800cce2:	f000 fce7 	bl	800d6b4 <__lshift>
 800cce6:	4621      	mov	r1, r4
 800cce8:	4682      	mov	sl, r0
 800ccea:	f000 fd4f 	bl	800d78c <__mcmp>
 800ccee:	2800      	cmp	r0, #0
 800ccf0:	9b02      	ldr	r3, [sp, #8]
 800ccf2:	dc02      	bgt.n	800ccfa <_dtoa_r+0xaba>
 800ccf4:	d1e0      	bne.n	800ccb8 <_dtoa_r+0xa78>
 800ccf6:	07da      	lsls	r2, r3, #31
 800ccf8:	d5de      	bpl.n	800ccb8 <_dtoa_r+0xa78>
 800ccfa:	2b39      	cmp	r3, #57	; 0x39
 800ccfc:	d1da      	bne.n	800ccb4 <_dtoa_r+0xa74>
 800ccfe:	2339      	movs	r3, #57	; 0x39
 800cd00:	f88b 3000 	strb.w	r3, [fp]
 800cd04:	463b      	mov	r3, r7
 800cd06:	461f      	mov	r7, r3
 800cd08:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800cd0c:	3b01      	subs	r3, #1
 800cd0e:	2a39      	cmp	r2, #57	; 0x39
 800cd10:	d050      	beq.n	800cdb4 <_dtoa_r+0xb74>
 800cd12:	3201      	adds	r2, #1
 800cd14:	701a      	strb	r2, [r3, #0]
 800cd16:	e749      	b.n	800cbac <_dtoa_r+0x96c>
 800cd18:	2a00      	cmp	r2, #0
 800cd1a:	dd03      	ble.n	800cd24 <_dtoa_r+0xae4>
 800cd1c:	2b39      	cmp	r3, #57	; 0x39
 800cd1e:	d0ee      	beq.n	800ccfe <_dtoa_r+0xabe>
 800cd20:	3301      	adds	r3, #1
 800cd22:	e7c9      	b.n	800ccb8 <_dtoa_r+0xa78>
 800cd24:	9a02      	ldr	r2, [sp, #8]
 800cd26:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cd28:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cd2c:	428a      	cmp	r2, r1
 800cd2e:	d02a      	beq.n	800cd86 <_dtoa_r+0xb46>
 800cd30:	4651      	mov	r1, sl
 800cd32:	2300      	movs	r3, #0
 800cd34:	220a      	movs	r2, #10
 800cd36:	4628      	mov	r0, r5
 800cd38:	f000 fb10 	bl	800d35c <__multadd>
 800cd3c:	45b0      	cmp	r8, r6
 800cd3e:	4682      	mov	sl, r0
 800cd40:	f04f 0300 	mov.w	r3, #0
 800cd44:	f04f 020a 	mov.w	r2, #10
 800cd48:	4641      	mov	r1, r8
 800cd4a:	4628      	mov	r0, r5
 800cd4c:	d107      	bne.n	800cd5e <_dtoa_r+0xb1e>
 800cd4e:	f000 fb05 	bl	800d35c <__multadd>
 800cd52:	4680      	mov	r8, r0
 800cd54:	4606      	mov	r6, r0
 800cd56:	9b02      	ldr	r3, [sp, #8]
 800cd58:	3301      	adds	r3, #1
 800cd5a:	9302      	str	r3, [sp, #8]
 800cd5c:	e777      	b.n	800cc4e <_dtoa_r+0xa0e>
 800cd5e:	f000 fafd 	bl	800d35c <__multadd>
 800cd62:	4631      	mov	r1, r6
 800cd64:	4680      	mov	r8, r0
 800cd66:	2300      	movs	r3, #0
 800cd68:	220a      	movs	r2, #10
 800cd6a:	4628      	mov	r0, r5
 800cd6c:	f000 faf6 	bl	800d35c <__multadd>
 800cd70:	4606      	mov	r6, r0
 800cd72:	e7f0      	b.n	800cd56 <_dtoa_r+0xb16>
 800cd74:	f1bb 0f00 	cmp.w	fp, #0
 800cd78:	bfcc      	ite	gt
 800cd7a:	465f      	movgt	r7, fp
 800cd7c:	2701      	movle	r7, #1
 800cd7e:	f04f 0800 	mov.w	r8, #0
 800cd82:	9a08      	ldr	r2, [sp, #32]
 800cd84:	4417      	add	r7, r2
 800cd86:	4651      	mov	r1, sl
 800cd88:	2201      	movs	r2, #1
 800cd8a:	4628      	mov	r0, r5
 800cd8c:	9302      	str	r3, [sp, #8]
 800cd8e:	f000 fc91 	bl	800d6b4 <__lshift>
 800cd92:	4621      	mov	r1, r4
 800cd94:	4682      	mov	sl, r0
 800cd96:	f000 fcf9 	bl	800d78c <__mcmp>
 800cd9a:	2800      	cmp	r0, #0
 800cd9c:	dcb2      	bgt.n	800cd04 <_dtoa_r+0xac4>
 800cd9e:	d102      	bne.n	800cda6 <_dtoa_r+0xb66>
 800cda0:	9b02      	ldr	r3, [sp, #8]
 800cda2:	07db      	lsls	r3, r3, #31
 800cda4:	d4ae      	bmi.n	800cd04 <_dtoa_r+0xac4>
 800cda6:	463b      	mov	r3, r7
 800cda8:	461f      	mov	r7, r3
 800cdaa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cdae:	2a30      	cmp	r2, #48	; 0x30
 800cdb0:	d0fa      	beq.n	800cda8 <_dtoa_r+0xb68>
 800cdb2:	e6fb      	b.n	800cbac <_dtoa_r+0x96c>
 800cdb4:	9a08      	ldr	r2, [sp, #32]
 800cdb6:	429a      	cmp	r2, r3
 800cdb8:	d1a5      	bne.n	800cd06 <_dtoa_r+0xac6>
 800cdba:	2331      	movs	r3, #49	; 0x31
 800cdbc:	f109 0901 	add.w	r9, r9, #1
 800cdc0:	7013      	strb	r3, [r2, #0]
 800cdc2:	e6f3      	b.n	800cbac <_dtoa_r+0x96c>
 800cdc4:	4b13      	ldr	r3, [pc, #76]	; (800ce14 <_dtoa_r+0xbd4>)
 800cdc6:	f7ff baa7 	b.w	800c318 <_dtoa_r+0xd8>
 800cdca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	f47f aa80 	bne.w	800c2d2 <_dtoa_r+0x92>
 800cdd2:	4b11      	ldr	r3, [pc, #68]	; (800ce18 <_dtoa_r+0xbd8>)
 800cdd4:	f7ff baa0 	b.w	800c318 <_dtoa_r+0xd8>
 800cdd8:	f1bb 0f00 	cmp.w	fp, #0
 800cddc:	dc03      	bgt.n	800cde6 <_dtoa_r+0xba6>
 800cdde:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cde0:	2b02      	cmp	r3, #2
 800cde2:	f73f aecc 	bgt.w	800cb7e <_dtoa_r+0x93e>
 800cde6:	9f08      	ldr	r7, [sp, #32]
 800cde8:	4621      	mov	r1, r4
 800cdea:	4650      	mov	r0, sl
 800cdec:	f7ff f99a 	bl	800c124 <quorem>
 800cdf0:	9a08      	ldr	r2, [sp, #32]
 800cdf2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800cdf6:	f807 3b01 	strb.w	r3, [r7], #1
 800cdfa:	1aba      	subs	r2, r7, r2
 800cdfc:	4593      	cmp	fp, r2
 800cdfe:	ddb9      	ble.n	800cd74 <_dtoa_r+0xb34>
 800ce00:	4651      	mov	r1, sl
 800ce02:	2300      	movs	r3, #0
 800ce04:	220a      	movs	r2, #10
 800ce06:	4628      	mov	r0, r5
 800ce08:	f000 faa8 	bl	800d35c <__multadd>
 800ce0c:	4682      	mov	sl, r0
 800ce0e:	e7eb      	b.n	800cde8 <_dtoa_r+0xba8>
 800ce10:	0800fcdf 	.word	0x0800fcdf
 800ce14:	0800fc38 	.word	0x0800fc38
 800ce18:	0800fc5c 	.word	0x0800fc5c

0800ce1c <__sflush_r>:
 800ce1c:	898a      	ldrh	r2, [r1, #12]
 800ce1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce22:	4605      	mov	r5, r0
 800ce24:	0710      	lsls	r0, r2, #28
 800ce26:	460c      	mov	r4, r1
 800ce28:	d458      	bmi.n	800cedc <__sflush_r+0xc0>
 800ce2a:	684b      	ldr	r3, [r1, #4]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	dc05      	bgt.n	800ce3c <__sflush_r+0x20>
 800ce30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	dc02      	bgt.n	800ce3c <__sflush_r+0x20>
 800ce36:	2000      	movs	r0, #0
 800ce38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ce3e:	2e00      	cmp	r6, #0
 800ce40:	d0f9      	beq.n	800ce36 <__sflush_r+0x1a>
 800ce42:	2300      	movs	r3, #0
 800ce44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ce48:	682f      	ldr	r7, [r5, #0]
 800ce4a:	602b      	str	r3, [r5, #0]
 800ce4c:	d032      	beq.n	800ceb4 <__sflush_r+0x98>
 800ce4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ce50:	89a3      	ldrh	r3, [r4, #12]
 800ce52:	075a      	lsls	r2, r3, #29
 800ce54:	d505      	bpl.n	800ce62 <__sflush_r+0x46>
 800ce56:	6863      	ldr	r3, [r4, #4]
 800ce58:	1ac0      	subs	r0, r0, r3
 800ce5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ce5c:	b10b      	cbz	r3, 800ce62 <__sflush_r+0x46>
 800ce5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ce60:	1ac0      	subs	r0, r0, r3
 800ce62:	2300      	movs	r3, #0
 800ce64:	4602      	mov	r2, r0
 800ce66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ce68:	4628      	mov	r0, r5
 800ce6a:	6a21      	ldr	r1, [r4, #32]
 800ce6c:	47b0      	blx	r6
 800ce6e:	1c43      	adds	r3, r0, #1
 800ce70:	89a3      	ldrh	r3, [r4, #12]
 800ce72:	d106      	bne.n	800ce82 <__sflush_r+0x66>
 800ce74:	6829      	ldr	r1, [r5, #0]
 800ce76:	291d      	cmp	r1, #29
 800ce78:	d82c      	bhi.n	800ced4 <__sflush_r+0xb8>
 800ce7a:	4a2a      	ldr	r2, [pc, #168]	; (800cf24 <__sflush_r+0x108>)
 800ce7c:	40ca      	lsrs	r2, r1
 800ce7e:	07d6      	lsls	r6, r2, #31
 800ce80:	d528      	bpl.n	800ced4 <__sflush_r+0xb8>
 800ce82:	2200      	movs	r2, #0
 800ce84:	6062      	str	r2, [r4, #4]
 800ce86:	6922      	ldr	r2, [r4, #16]
 800ce88:	04d9      	lsls	r1, r3, #19
 800ce8a:	6022      	str	r2, [r4, #0]
 800ce8c:	d504      	bpl.n	800ce98 <__sflush_r+0x7c>
 800ce8e:	1c42      	adds	r2, r0, #1
 800ce90:	d101      	bne.n	800ce96 <__sflush_r+0x7a>
 800ce92:	682b      	ldr	r3, [r5, #0]
 800ce94:	b903      	cbnz	r3, 800ce98 <__sflush_r+0x7c>
 800ce96:	6560      	str	r0, [r4, #84]	; 0x54
 800ce98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce9a:	602f      	str	r7, [r5, #0]
 800ce9c:	2900      	cmp	r1, #0
 800ce9e:	d0ca      	beq.n	800ce36 <__sflush_r+0x1a>
 800cea0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cea4:	4299      	cmp	r1, r3
 800cea6:	d002      	beq.n	800ceae <__sflush_r+0x92>
 800cea8:	4628      	mov	r0, r5
 800ceaa:	f7fe fab7 	bl	800b41c <_free_r>
 800ceae:	2000      	movs	r0, #0
 800ceb0:	6360      	str	r0, [r4, #52]	; 0x34
 800ceb2:	e7c1      	b.n	800ce38 <__sflush_r+0x1c>
 800ceb4:	6a21      	ldr	r1, [r4, #32]
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	4628      	mov	r0, r5
 800ceba:	47b0      	blx	r6
 800cebc:	1c41      	adds	r1, r0, #1
 800cebe:	d1c7      	bne.n	800ce50 <__sflush_r+0x34>
 800cec0:	682b      	ldr	r3, [r5, #0]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d0c4      	beq.n	800ce50 <__sflush_r+0x34>
 800cec6:	2b1d      	cmp	r3, #29
 800cec8:	d001      	beq.n	800cece <__sflush_r+0xb2>
 800ceca:	2b16      	cmp	r3, #22
 800cecc:	d101      	bne.n	800ced2 <__sflush_r+0xb6>
 800cece:	602f      	str	r7, [r5, #0]
 800ced0:	e7b1      	b.n	800ce36 <__sflush_r+0x1a>
 800ced2:	89a3      	ldrh	r3, [r4, #12]
 800ced4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ced8:	81a3      	strh	r3, [r4, #12]
 800ceda:	e7ad      	b.n	800ce38 <__sflush_r+0x1c>
 800cedc:	690f      	ldr	r7, [r1, #16]
 800cede:	2f00      	cmp	r7, #0
 800cee0:	d0a9      	beq.n	800ce36 <__sflush_r+0x1a>
 800cee2:	0793      	lsls	r3, r2, #30
 800cee4:	bf18      	it	ne
 800cee6:	2300      	movne	r3, #0
 800cee8:	680e      	ldr	r6, [r1, #0]
 800ceea:	bf08      	it	eq
 800ceec:	694b      	ldreq	r3, [r1, #20]
 800ceee:	eba6 0807 	sub.w	r8, r6, r7
 800cef2:	600f      	str	r7, [r1, #0]
 800cef4:	608b      	str	r3, [r1, #8]
 800cef6:	f1b8 0f00 	cmp.w	r8, #0
 800cefa:	dd9c      	ble.n	800ce36 <__sflush_r+0x1a>
 800cefc:	4643      	mov	r3, r8
 800cefe:	463a      	mov	r2, r7
 800cf00:	4628      	mov	r0, r5
 800cf02:	6a21      	ldr	r1, [r4, #32]
 800cf04:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cf06:	47b0      	blx	r6
 800cf08:	2800      	cmp	r0, #0
 800cf0a:	dc06      	bgt.n	800cf1a <__sflush_r+0xfe>
 800cf0c:	89a3      	ldrh	r3, [r4, #12]
 800cf0e:	f04f 30ff 	mov.w	r0, #4294967295
 800cf12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf16:	81a3      	strh	r3, [r4, #12]
 800cf18:	e78e      	b.n	800ce38 <__sflush_r+0x1c>
 800cf1a:	4407      	add	r7, r0
 800cf1c:	eba8 0800 	sub.w	r8, r8, r0
 800cf20:	e7e9      	b.n	800cef6 <__sflush_r+0xda>
 800cf22:	bf00      	nop
 800cf24:	20400001 	.word	0x20400001

0800cf28 <_fflush_r>:
 800cf28:	b538      	push	{r3, r4, r5, lr}
 800cf2a:	690b      	ldr	r3, [r1, #16]
 800cf2c:	4605      	mov	r5, r0
 800cf2e:	460c      	mov	r4, r1
 800cf30:	b913      	cbnz	r3, 800cf38 <_fflush_r+0x10>
 800cf32:	2500      	movs	r5, #0
 800cf34:	4628      	mov	r0, r5
 800cf36:	bd38      	pop	{r3, r4, r5, pc}
 800cf38:	b118      	cbz	r0, 800cf42 <_fflush_r+0x1a>
 800cf3a:	6983      	ldr	r3, [r0, #24]
 800cf3c:	b90b      	cbnz	r3, 800cf42 <_fflush_r+0x1a>
 800cf3e:	f000 f887 	bl	800d050 <__sinit>
 800cf42:	4b14      	ldr	r3, [pc, #80]	; (800cf94 <_fflush_r+0x6c>)
 800cf44:	429c      	cmp	r4, r3
 800cf46:	d11b      	bne.n	800cf80 <_fflush_r+0x58>
 800cf48:	686c      	ldr	r4, [r5, #4]
 800cf4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d0ef      	beq.n	800cf32 <_fflush_r+0xa>
 800cf52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cf54:	07d0      	lsls	r0, r2, #31
 800cf56:	d404      	bmi.n	800cf62 <_fflush_r+0x3a>
 800cf58:	0599      	lsls	r1, r3, #22
 800cf5a:	d402      	bmi.n	800cf62 <_fflush_r+0x3a>
 800cf5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf5e:	f000 f91a 	bl	800d196 <__retarget_lock_acquire_recursive>
 800cf62:	4628      	mov	r0, r5
 800cf64:	4621      	mov	r1, r4
 800cf66:	f7ff ff59 	bl	800ce1c <__sflush_r>
 800cf6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cf6c:	4605      	mov	r5, r0
 800cf6e:	07da      	lsls	r2, r3, #31
 800cf70:	d4e0      	bmi.n	800cf34 <_fflush_r+0xc>
 800cf72:	89a3      	ldrh	r3, [r4, #12]
 800cf74:	059b      	lsls	r3, r3, #22
 800cf76:	d4dd      	bmi.n	800cf34 <_fflush_r+0xc>
 800cf78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf7a:	f000 f90d 	bl	800d198 <__retarget_lock_release_recursive>
 800cf7e:	e7d9      	b.n	800cf34 <_fflush_r+0xc>
 800cf80:	4b05      	ldr	r3, [pc, #20]	; (800cf98 <_fflush_r+0x70>)
 800cf82:	429c      	cmp	r4, r3
 800cf84:	d101      	bne.n	800cf8a <_fflush_r+0x62>
 800cf86:	68ac      	ldr	r4, [r5, #8]
 800cf88:	e7df      	b.n	800cf4a <_fflush_r+0x22>
 800cf8a:	4b04      	ldr	r3, [pc, #16]	; (800cf9c <_fflush_r+0x74>)
 800cf8c:	429c      	cmp	r4, r3
 800cf8e:	bf08      	it	eq
 800cf90:	68ec      	ldreq	r4, [r5, #12]
 800cf92:	e7da      	b.n	800cf4a <_fflush_r+0x22>
 800cf94:	0800fd10 	.word	0x0800fd10
 800cf98:	0800fd30 	.word	0x0800fd30
 800cf9c:	0800fcf0 	.word	0x0800fcf0

0800cfa0 <std>:
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	b510      	push	{r4, lr}
 800cfa4:	4604      	mov	r4, r0
 800cfa6:	e9c0 3300 	strd	r3, r3, [r0]
 800cfaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cfae:	6083      	str	r3, [r0, #8]
 800cfb0:	8181      	strh	r1, [r0, #12]
 800cfb2:	6643      	str	r3, [r0, #100]	; 0x64
 800cfb4:	81c2      	strh	r2, [r0, #14]
 800cfb6:	6183      	str	r3, [r0, #24]
 800cfb8:	4619      	mov	r1, r3
 800cfba:	2208      	movs	r2, #8
 800cfbc:	305c      	adds	r0, #92	; 0x5c
 800cfbe:	f7fe fa25 	bl	800b40c <memset>
 800cfc2:	4b05      	ldr	r3, [pc, #20]	; (800cfd8 <std+0x38>)
 800cfc4:	6224      	str	r4, [r4, #32]
 800cfc6:	6263      	str	r3, [r4, #36]	; 0x24
 800cfc8:	4b04      	ldr	r3, [pc, #16]	; (800cfdc <std+0x3c>)
 800cfca:	62a3      	str	r3, [r4, #40]	; 0x28
 800cfcc:	4b04      	ldr	r3, [pc, #16]	; (800cfe0 <std+0x40>)
 800cfce:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cfd0:	4b04      	ldr	r3, [pc, #16]	; (800cfe4 <std+0x44>)
 800cfd2:	6323      	str	r3, [r4, #48]	; 0x30
 800cfd4:	bd10      	pop	{r4, pc}
 800cfd6:	bf00      	nop
 800cfd8:	0800df21 	.word	0x0800df21
 800cfdc:	0800df43 	.word	0x0800df43
 800cfe0:	0800df7b 	.word	0x0800df7b
 800cfe4:	0800df9f 	.word	0x0800df9f

0800cfe8 <_cleanup_r>:
 800cfe8:	4901      	ldr	r1, [pc, #4]	; (800cff0 <_cleanup_r+0x8>)
 800cfea:	f000 b8af 	b.w	800d14c <_fwalk_reent>
 800cfee:	bf00      	nop
 800cff0:	0800cf29 	.word	0x0800cf29

0800cff4 <__sfmoreglue>:
 800cff4:	b570      	push	{r4, r5, r6, lr}
 800cff6:	2568      	movs	r5, #104	; 0x68
 800cff8:	1e4a      	subs	r2, r1, #1
 800cffa:	4355      	muls	r5, r2
 800cffc:	460e      	mov	r6, r1
 800cffe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d002:	f7fe fa57 	bl	800b4b4 <_malloc_r>
 800d006:	4604      	mov	r4, r0
 800d008:	b140      	cbz	r0, 800d01c <__sfmoreglue+0x28>
 800d00a:	2100      	movs	r1, #0
 800d00c:	e9c0 1600 	strd	r1, r6, [r0]
 800d010:	300c      	adds	r0, #12
 800d012:	60a0      	str	r0, [r4, #8]
 800d014:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d018:	f7fe f9f8 	bl	800b40c <memset>
 800d01c:	4620      	mov	r0, r4
 800d01e:	bd70      	pop	{r4, r5, r6, pc}

0800d020 <__sfp_lock_acquire>:
 800d020:	4801      	ldr	r0, [pc, #4]	; (800d028 <__sfp_lock_acquire+0x8>)
 800d022:	f000 b8b8 	b.w	800d196 <__retarget_lock_acquire_recursive>
 800d026:	bf00      	nop
 800d028:	20000554 	.word	0x20000554

0800d02c <__sfp_lock_release>:
 800d02c:	4801      	ldr	r0, [pc, #4]	; (800d034 <__sfp_lock_release+0x8>)
 800d02e:	f000 b8b3 	b.w	800d198 <__retarget_lock_release_recursive>
 800d032:	bf00      	nop
 800d034:	20000554 	.word	0x20000554

0800d038 <__sinit_lock_acquire>:
 800d038:	4801      	ldr	r0, [pc, #4]	; (800d040 <__sinit_lock_acquire+0x8>)
 800d03a:	f000 b8ac 	b.w	800d196 <__retarget_lock_acquire_recursive>
 800d03e:	bf00      	nop
 800d040:	2000054f 	.word	0x2000054f

0800d044 <__sinit_lock_release>:
 800d044:	4801      	ldr	r0, [pc, #4]	; (800d04c <__sinit_lock_release+0x8>)
 800d046:	f000 b8a7 	b.w	800d198 <__retarget_lock_release_recursive>
 800d04a:	bf00      	nop
 800d04c:	2000054f 	.word	0x2000054f

0800d050 <__sinit>:
 800d050:	b510      	push	{r4, lr}
 800d052:	4604      	mov	r4, r0
 800d054:	f7ff fff0 	bl	800d038 <__sinit_lock_acquire>
 800d058:	69a3      	ldr	r3, [r4, #24]
 800d05a:	b11b      	cbz	r3, 800d064 <__sinit+0x14>
 800d05c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d060:	f7ff bff0 	b.w	800d044 <__sinit_lock_release>
 800d064:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d068:	6523      	str	r3, [r4, #80]	; 0x50
 800d06a:	4b13      	ldr	r3, [pc, #76]	; (800d0b8 <__sinit+0x68>)
 800d06c:	4a13      	ldr	r2, [pc, #76]	; (800d0bc <__sinit+0x6c>)
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	62a2      	str	r2, [r4, #40]	; 0x28
 800d072:	42a3      	cmp	r3, r4
 800d074:	bf08      	it	eq
 800d076:	2301      	moveq	r3, #1
 800d078:	4620      	mov	r0, r4
 800d07a:	bf08      	it	eq
 800d07c:	61a3      	streq	r3, [r4, #24]
 800d07e:	f000 f81f 	bl	800d0c0 <__sfp>
 800d082:	6060      	str	r0, [r4, #4]
 800d084:	4620      	mov	r0, r4
 800d086:	f000 f81b 	bl	800d0c0 <__sfp>
 800d08a:	60a0      	str	r0, [r4, #8]
 800d08c:	4620      	mov	r0, r4
 800d08e:	f000 f817 	bl	800d0c0 <__sfp>
 800d092:	2200      	movs	r2, #0
 800d094:	2104      	movs	r1, #4
 800d096:	60e0      	str	r0, [r4, #12]
 800d098:	6860      	ldr	r0, [r4, #4]
 800d09a:	f7ff ff81 	bl	800cfa0 <std>
 800d09e:	2201      	movs	r2, #1
 800d0a0:	2109      	movs	r1, #9
 800d0a2:	68a0      	ldr	r0, [r4, #8]
 800d0a4:	f7ff ff7c 	bl	800cfa0 <std>
 800d0a8:	2202      	movs	r2, #2
 800d0aa:	2112      	movs	r1, #18
 800d0ac:	68e0      	ldr	r0, [r4, #12]
 800d0ae:	f7ff ff77 	bl	800cfa0 <std>
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	61a3      	str	r3, [r4, #24]
 800d0b6:	e7d1      	b.n	800d05c <__sinit+0xc>
 800d0b8:	0800fc24 	.word	0x0800fc24
 800d0bc:	0800cfe9 	.word	0x0800cfe9

0800d0c0 <__sfp>:
 800d0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0c2:	4607      	mov	r7, r0
 800d0c4:	f7ff ffac 	bl	800d020 <__sfp_lock_acquire>
 800d0c8:	4b1e      	ldr	r3, [pc, #120]	; (800d144 <__sfp+0x84>)
 800d0ca:	681e      	ldr	r6, [r3, #0]
 800d0cc:	69b3      	ldr	r3, [r6, #24]
 800d0ce:	b913      	cbnz	r3, 800d0d6 <__sfp+0x16>
 800d0d0:	4630      	mov	r0, r6
 800d0d2:	f7ff ffbd 	bl	800d050 <__sinit>
 800d0d6:	3648      	adds	r6, #72	; 0x48
 800d0d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d0dc:	3b01      	subs	r3, #1
 800d0de:	d503      	bpl.n	800d0e8 <__sfp+0x28>
 800d0e0:	6833      	ldr	r3, [r6, #0]
 800d0e2:	b30b      	cbz	r3, 800d128 <__sfp+0x68>
 800d0e4:	6836      	ldr	r6, [r6, #0]
 800d0e6:	e7f7      	b.n	800d0d8 <__sfp+0x18>
 800d0e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d0ec:	b9d5      	cbnz	r5, 800d124 <__sfp+0x64>
 800d0ee:	4b16      	ldr	r3, [pc, #88]	; (800d148 <__sfp+0x88>)
 800d0f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d0f4:	60e3      	str	r3, [r4, #12]
 800d0f6:	6665      	str	r5, [r4, #100]	; 0x64
 800d0f8:	f000 f84c 	bl	800d194 <__retarget_lock_init_recursive>
 800d0fc:	f7ff ff96 	bl	800d02c <__sfp_lock_release>
 800d100:	2208      	movs	r2, #8
 800d102:	4629      	mov	r1, r5
 800d104:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d108:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d10c:	6025      	str	r5, [r4, #0]
 800d10e:	61a5      	str	r5, [r4, #24]
 800d110:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d114:	f7fe f97a 	bl	800b40c <memset>
 800d118:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d11c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d120:	4620      	mov	r0, r4
 800d122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d124:	3468      	adds	r4, #104	; 0x68
 800d126:	e7d9      	b.n	800d0dc <__sfp+0x1c>
 800d128:	2104      	movs	r1, #4
 800d12a:	4638      	mov	r0, r7
 800d12c:	f7ff ff62 	bl	800cff4 <__sfmoreglue>
 800d130:	4604      	mov	r4, r0
 800d132:	6030      	str	r0, [r6, #0]
 800d134:	2800      	cmp	r0, #0
 800d136:	d1d5      	bne.n	800d0e4 <__sfp+0x24>
 800d138:	f7ff ff78 	bl	800d02c <__sfp_lock_release>
 800d13c:	230c      	movs	r3, #12
 800d13e:	603b      	str	r3, [r7, #0]
 800d140:	e7ee      	b.n	800d120 <__sfp+0x60>
 800d142:	bf00      	nop
 800d144:	0800fc24 	.word	0x0800fc24
 800d148:	ffff0001 	.word	0xffff0001

0800d14c <_fwalk_reent>:
 800d14c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d150:	4606      	mov	r6, r0
 800d152:	4688      	mov	r8, r1
 800d154:	2700      	movs	r7, #0
 800d156:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d15a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d15e:	f1b9 0901 	subs.w	r9, r9, #1
 800d162:	d505      	bpl.n	800d170 <_fwalk_reent+0x24>
 800d164:	6824      	ldr	r4, [r4, #0]
 800d166:	2c00      	cmp	r4, #0
 800d168:	d1f7      	bne.n	800d15a <_fwalk_reent+0xe>
 800d16a:	4638      	mov	r0, r7
 800d16c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d170:	89ab      	ldrh	r3, [r5, #12]
 800d172:	2b01      	cmp	r3, #1
 800d174:	d907      	bls.n	800d186 <_fwalk_reent+0x3a>
 800d176:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d17a:	3301      	adds	r3, #1
 800d17c:	d003      	beq.n	800d186 <_fwalk_reent+0x3a>
 800d17e:	4629      	mov	r1, r5
 800d180:	4630      	mov	r0, r6
 800d182:	47c0      	blx	r8
 800d184:	4307      	orrs	r7, r0
 800d186:	3568      	adds	r5, #104	; 0x68
 800d188:	e7e9      	b.n	800d15e <_fwalk_reent+0x12>
	...

0800d18c <_localeconv_r>:
 800d18c:	4800      	ldr	r0, [pc, #0]	; (800d190 <_localeconv_r+0x4>)
 800d18e:	4770      	bx	lr
 800d190:	2000016c 	.word	0x2000016c

0800d194 <__retarget_lock_init_recursive>:
 800d194:	4770      	bx	lr

0800d196 <__retarget_lock_acquire_recursive>:
 800d196:	4770      	bx	lr

0800d198 <__retarget_lock_release_recursive>:
 800d198:	4770      	bx	lr

0800d19a <__swhatbuf_r>:
 800d19a:	b570      	push	{r4, r5, r6, lr}
 800d19c:	460e      	mov	r6, r1
 800d19e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1a2:	4614      	mov	r4, r2
 800d1a4:	2900      	cmp	r1, #0
 800d1a6:	461d      	mov	r5, r3
 800d1a8:	b096      	sub	sp, #88	; 0x58
 800d1aa:	da07      	bge.n	800d1bc <__swhatbuf_r+0x22>
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	602b      	str	r3, [r5, #0]
 800d1b0:	89b3      	ldrh	r3, [r6, #12]
 800d1b2:	061a      	lsls	r2, r3, #24
 800d1b4:	d410      	bmi.n	800d1d8 <__swhatbuf_r+0x3e>
 800d1b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d1ba:	e00e      	b.n	800d1da <__swhatbuf_r+0x40>
 800d1bc:	466a      	mov	r2, sp
 800d1be:	f000 ff45 	bl	800e04c <_fstat_r>
 800d1c2:	2800      	cmp	r0, #0
 800d1c4:	dbf2      	blt.n	800d1ac <__swhatbuf_r+0x12>
 800d1c6:	9a01      	ldr	r2, [sp, #4]
 800d1c8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d1cc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d1d0:	425a      	negs	r2, r3
 800d1d2:	415a      	adcs	r2, r3
 800d1d4:	602a      	str	r2, [r5, #0]
 800d1d6:	e7ee      	b.n	800d1b6 <__swhatbuf_r+0x1c>
 800d1d8:	2340      	movs	r3, #64	; 0x40
 800d1da:	2000      	movs	r0, #0
 800d1dc:	6023      	str	r3, [r4, #0]
 800d1de:	b016      	add	sp, #88	; 0x58
 800d1e0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d1e4 <__smakebuf_r>:
 800d1e4:	898b      	ldrh	r3, [r1, #12]
 800d1e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d1e8:	079d      	lsls	r5, r3, #30
 800d1ea:	4606      	mov	r6, r0
 800d1ec:	460c      	mov	r4, r1
 800d1ee:	d507      	bpl.n	800d200 <__smakebuf_r+0x1c>
 800d1f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d1f4:	6023      	str	r3, [r4, #0]
 800d1f6:	6123      	str	r3, [r4, #16]
 800d1f8:	2301      	movs	r3, #1
 800d1fa:	6163      	str	r3, [r4, #20]
 800d1fc:	b002      	add	sp, #8
 800d1fe:	bd70      	pop	{r4, r5, r6, pc}
 800d200:	466a      	mov	r2, sp
 800d202:	ab01      	add	r3, sp, #4
 800d204:	f7ff ffc9 	bl	800d19a <__swhatbuf_r>
 800d208:	9900      	ldr	r1, [sp, #0]
 800d20a:	4605      	mov	r5, r0
 800d20c:	4630      	mov	r0, r6
 800d20e:	f7fe f951 	bl	800b4b4 <_malloc_r>
 800d212:	b948      	cbnz	r0, 800d228 <__smakebuf_r+0x44>
 800d214:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d218:	059a      	lsls	r2, r3, #22
 800d21a:	d4ef      	bmi.n	800d1fc <__smakebuf_r+0x18>
 800d21c:	f023 0303 	bic.w	r3, r3, #3
 800d220:	f043 0302 	orr.w	r3, r3, #2
 800d224:	81a3      	strh	r3, [r4, #12]
 800d226:	e7e3      	b.n	800d1f0 <__smakebuf_r+0xc>
 800d228:	4b0d      	ldr	r3, [pc, #52]	; (800d260 <__smakebuf_r+0x7c>)
 800d22a:	62b3      	str	r3, [r6, #40]	; 0x28
 800d22c:	89a3      	ldrh	r3, [r4, #12]
 800d22e:	6020      	str	r0, [r4, #0]
 800d230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d234:	81a3      	strh	r3, [r4, #12]
 800d236:	9b00      	ldr	r3, [sp, #0]
 800d238:	6120      	str	r0, [r4, #16]
 800d23a:	6163      	str	r3, [r4, #20]
 800d23c:	9b01      	ldr	r3, [sp, #4]
 800d23e:	b15b      	cbz	r3, 800d258 <__smakebuf_r+0x74>
 800d240:	4630      	mov	r0, r6
 800d242:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d246:	f000 ff13 	bl	800e070 <_isatty_r>
 800d24a:	b128      	cbz	r0, 800d258 <__smakebuf_r+0x74>
 800d24c:	89a3      	ldrh	r3, [r4, #12]
 800d24e:	f023 0303 	bic.w	r3, r3, #3
 800d252:	f043 0301 	orr.w	r3, r3, #1
 800d256:	81a3      	strh	r3, [r4, #12]
 800d258:	89a0      	ldrh	r0, [r4, #12]
 800d25a:	4305      	orrs	r5, r0
 800d25c:	81a5      	strh	r5, [r4, #12]
 800d25e:	e7cd      	b.n	800d1fc <__smakebuf_r+0x18>
 800d260:	0800cfe9 	.word	0x0800cfe9

0800d264 <memchr>:
 800d264:	4603      	mov	r3, r0
 800d266:	b510      	push	{r4, lr}
 800d268:	b2c9      	uxtb	r1, r1
 800d26a:	4402      	add	r2, r0
 800d26c:	4293      	cmp	r3, r2
 800d26e:	4618      	mov	r0, r3
 800d270:	d101      	bne.n	800d276 <memchr+0x12>
 800d272:	2000      	movs	r0, #0
 800d274:	e003      	b.n	800d27e <memchr+0x1a>
 800d276:	7804      	ldrb	r4, [r0, #0]
 800d278:	3301      	adds	r3, #1
 800d27a:	428c      	cmp	r4, r1
 800d27c:	d1f6      	bne.n	800d26c <memchr+0x8>
 800d27e:	bd10      	pop	{r4, pc}

0800d280 <__malloc_lock>:
 800d280:	4801      	ldr	r0, [pc, #4]	; (800d288 <__malloc_lock+0x8>)
 800d282:	f7ff bf88 	b.w	800d196 <__retarget_lock_acquire_recursive>
 800d286:	bf00      	nop
 800d288:	20000550 	.word	0x20000550

0800d28c <__malloc_unlock>:
 800d28c:	4801      	ldr	r0, [pc, #4]	; (800d294 <__malloc_unlock+0x8>)
 800d28e:	f7ff bf83 	b.w	800d198 <__retarget_lock_release_recursive>
 800d292:	bf00      	nop
 800d294:	20000550 	.word	0x20000550

0800d298 <_Balloc>:
 800d298:	b570      	push	{r4, r5, r6, lr}
 800d29a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d29c:	4604      	mov	r4, r0
 800d29e:	460d      	mov	r5, r1
 800d2a0:	b976      	cbnz	r6, 800d2c0 <_Balloc+0x28>
 800d2a2:	2010      	movs	r0, #16
 800d2a4:	f7fe f89c 	bl	800b3e0 <malloc>
 800d2a8:	4602      	mov	r2, r0
 800d2aa:	6260      	str	r0, [r4, #36]	; 0x24
 800d2ac:	b920      	cbnz	r0, 800d2b8 <_Balloc+0x20>
 800d2ae:	2166      	movs	r1, #102	; 0x66
 800d2b0:	4b17      	ldr	r3, [pc, #92]	; (800d310 <_Balloc+0x78>)
 800d2b2:	4818      	ldr	r0, [pc, #96]	; (800d314 <_Balloc+0x7c>)
 800d2b4:	f000 fe8a 	bl	800dfcc <__assert_func>
 800d2b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d2bc:	6006      	str	r6, [r0, #0]
 800d2be:	60c6      	str	r6, [r0, #12]
 800d2c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d2c2:	68f3      	ldr	r3, [r6, #12]
 800d2c4:	b183      	cbz	r3, 800d2e8 <_Balloc+0x50>
 800d2c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d2c8:	68db      	ldr	r3, [r3, #12]
 800d2ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d2ce:	b9b8      	cbnz	r0, 800d300 <_Balloc+0x68>
 800d2d0:	2101      	movs	r1, #1
 800d2d2:	fa01 f605 	lsl.w	r6, r1, r5
 800d2d6:	1d72      	adds	r2, r6, #5
 800d2d8:	4620      	mov	r0, r4
 800d2da:	0092      	lsls	r2, r2, #2
 800d2dc:	f000 fb5e 	bl	800d99c <_calloc_r>
 800d2e0:	b160      	cbz	r0, 800d2fc <_Balloc+0x64>
 800d2e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d2e6:	e00e      	b.n	800d306 <_Balloc+0x6e>
 800d2e8:	2221      	movs	r2, #33	; 0x21
 800d2ea:	2104      	movs	r1, #4
 800d2ec:	4620      	mov	r0, r4
 800d2ee:	f000 fb55 	bl	800d99c <_calloc_r>
 800d2f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d2f4:	60f0      	str	r0, [r6, #12]
 800d2f6:	68db      	ldr	r3, [r3, #12]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d1e4      	bne.n	800d2c6 <_Balloc+0x2e>
 800d2fc:	2000      	movs	r0, #0
 800d2fe:	bd70      	pop	{r4, r5, r6, pc}
 800d300:	6802      	ldr	r2, [r0, #0]
 800d302:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d306:	2300      	movs	r3, #0
 800d308:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d30c:	e7f7      	b.n	800d2fe <_Balloc+0x66>
 800d30e:	bf00      	nop
 800d310:	0800fc69 	.word	0x0800fc69
 800d314:	0800fd50 	.word	0x0800fd50

0800d318 <_Bfree>:
 800d318:	b570      	push	{r4, r5, r6, lr}
 800d31a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d31c:	4605      	mov	r5, r0
 800d31e:	460c      	mov	r4, r1
 800d320:	b976      	cbnz	r6, 800d340 <_Bfree+0x28>
 800d322:	2010      	movs	r0, #16
 800d324:	f7fe f85c 	bl	800b3e0 <malloc>
 800d328:	4602      	mov	r2, r0
 800d32a:	6268      	str	r0, [r5, #36]	; 0x24
 800d32c:	b920      	cbnz	r0, 800d338 <_Bfree+0x20>
 800d32e:	218a      	movs	r1, #138	; 0x8a
 800d330:	4b08      	ldr	r3, [pc, #32]	; (800d354 <_Bfree+0x3c>)
 800d332:	4809      	ldr	r0, [pc, #36]	; (800d358 <_Bfree+0x40>)
 800d334:	f000 fe4a 	bl	800dfcc <__assert_func>
 800d338:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d33c:	6006      	str	r6, [r0, #0]
 800d33e:	60c6      	str	r6, [r0, #12]
 800d340:	b13c      	cbz	r4, 800d352 <_Bfree+0x3a>
 800d342:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d344:	6862      	ldr	r2, [r4, #4]
 800d346:	68db      	ldr	r3, [r3, #12]
 800d348:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d34c:	6021      	str	r1, [r4, #0]
 800d34e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d352:	bd70      	pop	{r4, r5, r6, pc}
 800d354:	0800fc69 	.word	0x0800fc69
 800d358:	0800fd50 	.word	0x0800fd50

0800d35c <__multadd>:
 800d35c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d360:	4698      	mov	r8, r3
 800d362:	460c      	mov	r4, r1
 800d364:	2300      	movs	r3, #0
 800d366:	690e      	ldr	r6, [r1, #16]
 800d368:	4607      	mov	r7, r0
 800d36a:	f101 0014 	add.w	r0, r1, #20
 800d36e:	6805      	ldr	r5, [r0, #0]
 800d370:	3301      	adds	r3, #1
 800d372:	b2a9      	uxth	r1, r5
 800d374:	fb02 8101 	mla	r1, r2, r1, r8
 800d378:	0c2d      	lsrs	r5, r5, #16
 800d37a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d37e:	fb02 c505 	mla	r5, r2, r5, ip
 800d382:	b289      	uxth	r1, r1
 800d384:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d388:	429e      	cmp	r6, r3
 800d38a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d38e:	f840 1b04 	str.w	r1, [r0], #4
 800d392:	dcec      	bgt.n	800d36e <__multadd+0x12>
 800d394:	f1b8 0f00 	cmp.w	r8, #0
 800d398:	d022      	beq.n	800d3e0 <__multadd+0x84>
 800d39a:	68a3      	ldr	r3, [r4, #8]
 800d39c:	42b3      	cmp	r3, r6
 800d39e:	dc19      	bgt.n	800d3d4 <__multadd+0x78>
 800d3a0:	6861      	ldr	r1, [r4, #4]
 800d3a2:	4638      	mov	r0, r7
 800d3a4:	3101      	adds	r1, #1
 800d3a6:	f7ff ff77 	bl	800d298 <_Balloc>
 800d3aa:	4605      	mov	r5, r0
 800d3ac:	b928      	cbnz	r0, 800d3ba <__multadd+0x5e>
 800d3ae:	4602      	mov	r2, r0
 800d3b0:	21b5      	movs	r1, #181	; 0xb5
 800d3b2:	4b0d      	ldr	r3, [pc, #52]	; (800d3e8 <__multadd+0x8c>)
 800d3b4:	480d      	ldr	r0, [pc, #52]	; (800d3ec <__multadd+0x90>)
 800d3b6:	f000 fe09 	bl	800dfcc <__assert_func>
 800d3ba:	6922      	ldr	r2, [r4, #16]
 800d3bc:	f104 010c 	add.w	r1, r4, #12
 800d3c0:	3202      	adds	r2, #2
 800d3c2:	0092      	lsls	r2, r2, #2
 800d3c4:	300c      	adds	r0, #12
 800d3c6:	f7fe f813 	bl	800b3f0 <memcpy>
 800d3ca:	4621      	mov	r1, r4
 800d3cc:	4638      	mov	r0, r7
 800d3ce:	f7ff ffa3 	bl	800d318 <_Bfree>
 800d3d2:	462c      	mov	r4, r5
 800d3d4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d3d8:	3601      	adds	r6, #1
 800d3da:	f8c3 8014 	str.w	r8, [r3, #20]
 800d3de:	6126      	str	r6, [r4, #16]
 800d3e0:	4620      	mov	r0, r4
 800d3e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3e6:	bf00      	nop
 800d3e8:	0800fcdf 	.word	0x0800fcdf
 800d3ec:	0800fd50 	.word	0x0800fd50

0800d3f0 <__hi0bits>:
 800d3f0:	0c02      	lsrs	r2, r0, #16
 800d3f2:	0412      	lsls	r2, r2, #16
 800d3f4:	4603      	mov	r3, r0
 800d3f6:	b9ca      	cbnz	r2, 800d42c <__hi0bits+0x3c>
 800d3f8:	0403      	lsls	r3, r0, #16
 800d3fa:	2010      	movs	r0, #16
 800d3fc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d400:	bf04      	itt	eq
 800d402:	021b      	lsleq	r3, r3, #8
 800d404:	3008      	addeq	r0, #8
 800d406:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d40a:	bf04      	itt	eq
 800d40c:	011b      	lsleq	r3, r3, #4
 800d40e:	3004      	addeq	r0, #4
 800d410:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d414:	bf04      	itt	eq
 800d416:	009b      	lsleq	r3, r3, #2
 800d418:	3002      	addeq	r0, #2
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	db05      	blt.n	800d42a <__hi0bits+0x3a>
 800d41e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d422:	f100 0001 	add.w	r0, r0, #1
 800d426:	bf08      	it	eq
 800d428:	2020      	moveq	r0, #32
 800d42a:	4770      	bx	lr
 800d42c:	2000      	movs	r0, #0
 800d42e:	e7e5      	b.n	800d3fc <__hi0bits+0xc>

0800d430 <__lo0bits>:
 800d430:	6803      	ldr	r3, [r0, #0]
 800d432:	4602      	mov	r2, r0
 800d434:	f013 0007 	ands.w	r0, r3, #7
 800d438:	d00b      	beq.n	800d452 <__lo0bits+0x22>
 800d43a:	07d9      	lsls	r1, r3, #31
 800d43c:	d422      	bmi.n	800d484 <__lo0bits+0x54>
 800d43e:	0798      	lsls	r0, r3, #30
 800d440:	bf49      	itett	mi
 800d442:	085b      	lsrmi	r3, r3, #1
 800d444:	089b      	lsrpl	r3, r3, #2
 800d446:	2001      	movmi	r0, #1
 800d448:	6013      	strmi	r3, [r2, #0]
 800d44a:	bf5c      	itt	pl
 800d44c:	2002      	movpl	r0, #2
 800d44e:	6013      	strpl	r3, [r2, #0]
 800d450:	4770      	bx	lr
 800d452:	b299      	uxth	r1, r3
 800d454:	b909      	cbnz	r1, 800d45a <__lo0bits+0x2a>
 800d456:	2010      	movs	r0, #16
 800d458:	0c1b      	lsrs	r3, r3, #16
 800d45a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d45e:	bf04      	itt	eq
 800d460:	0a1b      	lsreq	r3, r3, #8
 800d462:	3008      	addeq	r0, #8
 800d464:	0719      	lsls	r1, r3, #28
 800d466:	bf04      	itt	eq
 800d468:	091b      	lsreq	r3, r3, #4
 800d46a:	3004      	addeq	r0, #4
 800d46c:	0799      	lsls	r1, r3, #30
 800d46e:	bf04      	itt	eq
 800d470:	089b      	lsreq	r3, r3, #2
 800d472:	3002      	addeq	r0, #2
 800d474:	07d9      	lsls	r1, r3, #31
 800d476:	d403      	bmi.n	800d480 <__lo0bits+0x50>
 800d478:	085b      	lsrs	r3, r3, #1
 800d47a:	f100 0001 	add.w	r0, r0, #1
 800d47e:	d003      	beq.n	800d488 <__lo0bits+0x58>
 800d480:	6013      	str	r3, [r2, #0]
 800d482:	4770      	bx	lr
 800d484:	2000      	movs	r0, #0
 800d486:	4770      	bx	lr
 800d488:	2020      	movs	r0, #32
 800d48a:	4770      	bx	lr

0800d48c <__i2b>:
 800d48c:	b510      	push	{r4, lr}
 800d48e:	460c      	mov	r4, r1
 800d490:	2101      	movs	r1, #1
 800d492:	f7ff ff01 	bl	800d298 <_Balloc>
 800d496:	4602      	mov	r2, r0
 800d498:	b928      	cbnz	r0, 800d4a6 <__i2b+0x1a>
 800d49a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d49e:	4b04      	ldr	r3, [pc, #16]	; (800d4b0 <__i2b+0x24>)
 800d4a0:	4804      	ldr	r0, [pc, #16]	; (800d4b4 <__i2b+0x28>)
 800d4a2:	f000 fd93 	bl	800dfcc <__assert_func>
 800d4a6:	2301      	movs	r3, #1
 800d4a8:	6144      	str	r4, [r0, #20]
 800d4aa:	6103      	str	r3, [r0, #16]
 800d4ac:	bd10      	pop	{r4, pc}
 800d4ae:	bf00      	nop
 800d4b0:	0800fcdf 	.word	0x0800fcdf
 800d4b4:	0800fd50 	.word	0x0800fd50

0800d4b8 <__multiply>:
 800d4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4bc:	4614      	mov	r4, r2
 800d4be:	690a      	ldr	r2, [r1, #16]
 800d4c0:	6923      	ldr	r3, [r4, #16]
 800d4c2:	460d      	mov	r5, r1
 800d4c4:	429a      	cmp	r2, r3
 800d4c6:	bfbe      	ittt	lt
 800d4c8:	460b      	movlt	r3, r1
 800d4ca:	4625      	movlt	r5, r4
 800d4cc:	461c      	movlt	r4, r3
 800d4ce:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d4d2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d4d6:	68ab      	ldr	r3, [r5, #8]
 800d4d8:	6869      	ldr	r1, [r5, #4]
 800d4da:	eb0a 0709 	add.w	r7, sl, r9
 800d4de:	42bb      	cmp	r3, r7
 800d4e0:	b085      	sub	sp, #20
 800d4e2:	bfb8      	it	lt
 800d4e4:	3101      	addlt	r1, #1
 800d4e6:	f7ff fed7 	bl	800d298 <_Balloc>
 800d4ea:	b930      	cbnz	r0, 800d4fa <__multiply+0x42>
 800d4ec:	4602      	mov	r2, r0
 800d4ee:	f240 115d 	movw	r1, #349	; 0x15d
 800d4f2:	4b41      	ldr	r3, [pc, #260]	; (800d5f8 <__multiply+0x140>)
 800d4f4:	4841      	ldr	r0, [pc, #260]	; (800d5fc <__multiply+0x144>)
 800d4f6:	f000 fd69 	bl	800dfcc <__assert_func>
 800d4fa:	f100 0614 	add.w	r6, r0, #20
 800d4fe:	4633      	mov	r3, r6
 800d500:	2200      	movs	r2, #0
 800d502:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d506:	4543      	cmp	r3, r8
 800d508:	d31e      	bcc.n	800d548 <__multiply+0x90>
 800d50a:	f105 0c14 	add.w	ip, r5, #20
 800d50e:	f104 0314 	add.w	r3, r4, #20
 800d512:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d516:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d51a:	9202      	str	r2, [sp, #8]
 800d51c:	ebac 0205 	sub.w	r2, ip, r5
 800d520:	3a15      	subs	r2, #21
 800d522:	f022 0203 	bic.w	r2, r2, #3
 800d526:	3204      	adds	r2, #4
 800d528:	f105 0115 	add.w	r1, r5, #21
 800d52c:	458c      	cmp	ip, r1
 800d52e:	bf38      	it	cc
 800d530:	2204      	movcc	r2, #4
 800d532:	9201      	str	r2, [sp, #4]
 800d534:	9a02      	ldr	r2, [sp, #8]
 800d536:	9303      	str	r3, [sp, #12]
 800d538:	429a      	cmp	r2, r3
 800d53a:	d808      	bhi.n	800d54e <__multiply+0x96>
 800d53c:	2f00      	cmp	r7, #0
 800d53e:	dc55      	bgt.n	800d5ec <__multiply+0x134>
 800d540:	6107      	str	r7, [r0, #16]
 800d542:	b005      	add	sp, #20
 800d544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d548:	f843 2b04 	str.w	r2, [r3], #4
 800d54c:	e7db      	b.n	800d506 <__multiply+0x4e>
 800d54e:	f8b3 a000 	ldrh.w	sl, [r3]
 800d552:	f1ba 0f00 	cmp.w	sl, #0
 800d556:	d020      	beq.n	800d59a <__multiply+0xe2>
 800d558:	46b1      	mov	r9, r6
 800d55a:	2200      	movs	r2, #0
 800d55c:	f105 0e14 	add.w	lr, r5, #20
 800d560:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d564:	f8d9 b000 	ldr.w	fp, [r9]
 800d568:	b2a1      	uxth	r1, r4
 800d56a:	fa1f fb8b 	uxth.w	fp, fp
 800d56e:	fb0a b101 	mla	r1, sl, r1, fp
 800d572:	4411      	add	r1, r2
 800d574:	f8d9 2000 	ldr.w	r2, [r9]
 800d578:	0c24      	lsrs	r4, r4, #16
 800d57a:	0c12      	lsrs	r2, r2, #16
 800d57c:	fb0a 2404 	mla	r4, sl, r4, r2
 800d580:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d584:	b289      	uxth	r1, r1
 800d586:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d58a:	45f4      	cmp	ip, lr
 800d58c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d590:	f849 1b04 	str.w	r1, [r9], #4
 800d594:	d8e4      	bhi.n	800d560 <__multiply+0xa8>
 800d596:	9901      	ldr	r1, [sp, #4]
 800d598:	5072      	str	r2, [r6, r1]
 800d59a:	9a03      	ldr	r2, [sp, #12]
 800d59c:	3304      	adds	r3, #4
 800d59e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d5a2:	f1b9 0f00 	cmp.w	r9, #0
 800d5a6:	d01f      	beq.n	800d5e8 <__multiply+0x130>
 800d5a8:	46b6      	mov	lr, r6
 800d5aa:	f04f 0a00 	mov.w	sl, #0
 800d5ae:	6834      	ldr	r4, [r6, #0]
 800d5b0:	f105 0114 	add.w	r1, r5, #20
 800d5b4:	880a      	ldrh	r2, [r1, #0]
 800d5b6:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d5ba:	b2a4      	uxth	r4, r4
 800d5bc:	fb09 b202 	mla	r2, r9, r2, fp
 800d5c0:	4492      	add	sl, r2
 800d5c2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d5c6:	f84e 4b04 	str.w	r4, [lr], #4
 800d5ca:	f851 4b04 	ldr.w	r4, [r1], #4
 800d5ce:	f8be 2000 	ldrh.w	r2, [lr]
 800d5d2:	0c24      	lsrs	r4, r4, #16
 800d5d4:	fb09 2404 	mla	r4, r9, r4, r2
 800d5d8:	458c      	cmp	ip, r1
 800d5da:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d5de:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d5e2:	d8e7      	bhi.n	800d5b4 <__multiply+0xfc>
 800d5e4:	9a01      	ldr	r2, [sp, #4]
 800d5e6:	50b4      	str	r4, [r6, r2]
 800d5e8:	3604      	adds	r6, #4
 800d5ea:	e7a3      	b.n	800d534 <__multiply+0x7c>
 800d5ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d1a5      	bne.n	800d540 <__multiply+0x88>
 800d5f4:	3f01      	subs	r7, #1
 800d5f6:	e7a1      	b.n	800d53c <__multiply+0x84>
 800d5f8:	0800fcdf 	.word	0x0800fcdf
 800d5fc:	0800fd50 	.word	0x0800fd50

0800d600 <__pow5mult>:
 800d600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d604:	4615      	mov	r5, r2
 800d606:	f012 0203 	ands.w	r2, r2, #3
 800d60a:	4606      	mov	r6, r0
 800d60c:	460f      	mov	r7, r1
 800d60e:	d007      	beq.n	800d620 <__pow5mult+0x20>
 800d610:	4c25      	ldr	r4, [pc, #148]	; (800d6a8 <__pow5mult+0xa8>)
 800d612:	3a01      	subs	r2, #1
 800d614:	2300      	movs	r3, #0
 800d616:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d61a:	f7ff fe9f 	bl	800d35c <__multadd>
 800d61e:	4607      	mov	r7, r0
 800d620:	10ad      	asrs	r5, r5, #2
 800d622:	d03d      	beq.n	800d6a0 <__pow5mult+0xa0>
 800d624:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d626:	b97c      	cbnz	r4, 800d648 <__pow5mult+0x48>
 800d628:	2010      	movs	r0, #16
 800d62a:	f7fd fed9 	bl	800b3e0 <malloc>
 800d62e:	4602      	mov	r2, r0
 800d630:	6270      	str	r0, [r6, #36]	; 0x24
 800d632:	b928      	cbnz	r0, 800d640 <__pow5mult+0x40>
 800d634:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d638:	4b1c      	ldr	r3, [pc, #112]	; (800d6ac <__pow5mult+0xac>)
 800d63a:	481d      	ldr	r0, [pc, #116]	; (800d6b0 <__pow5mult+0xb0>)
 800d63c:	f000 fcc6 	bl	800dfcc <__assert_func>
 800d640:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d644:	6004      	str	r4, [r0, #0]
 800d646:	60c4      	str	r4, [r0, #12]
 800d648:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d64c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d650:	b94c      	cbnz	r4, 800d666 <__pow5mult+0x66>
 800d652:	f240 2171 	movw	r1, #625	; 0x271
 800d656:	4630      	mov	r0, r6
 800d658:	f7ff ff18 	bl	800d48c <__i2b>
 800d65c:	2300      	movs	r3, #0
 800d65e:	4604      	mov	r4, r0
 800d660:	f8c8 0008 	str.w	r0, [r8, #8]
 800d664:	6003      	str	r3, [r0, #0]
 800d666:	f04f 0900 	mov.w	r9, #0
 800d66a:	07eb      	lsls	r3, r5, #31
 800d66c:	d50a      	bpl.n	800d684 <__pow5mult+0x84>
 800d66e:	4639      	mov	r1, r7
 800d670:	4622      	mov	r2, r4
 800d672:	4630      	mov	r0, r6
 800d674:	f7ff ff20 	bl	800d4b8 <__multiply>
 800d678:	4680      	mov	r8, r0
 800d67a:	4639      	mov	r1, r7
 800d67c:	4630      	mov	r0, r6
 800d67e:	f7ff fe4b 	bl	800d318 <_Bfree>
 800d682:	4647      	mov	r7, r8
 800d684:	106d      	asrs	r5, r5, #1
 800d686:	d00b      	beq.n	800d6a0 <__pow5mult+0xa0>
 800d688:	6820      	ldr	r0, [r4, #0]
 800d68a:	b938      	cbnz	r0, 800d69c <__pow5mult+0x9c>
 800d68c:	4622      	mov	r2, r4
 800d68e:	4621      	mov	r1, r4
 800d690:	4630      	mov	r0, r6
 800d692:	f7ff ff11 	bl	800d4b8 <__multiply>
 800d696:	6020      	str	r0, [r4, #0]
 800d698:	f8c0 9000 	str.w	r9, [r0]
 800d69c:	4604      	mov	r4, r0
 800d69e:	e7e4      	b.n	800d66a <__pow5mult+0x6a>
 800d6a0:	4638      	mov	r0, r7
 800d6a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6a6:	bf00      	nop
 800d6a8:	0800fea0 	.word	0x0800fea0
 800d6ac:	0800fc69 	.word	0x0800fc69
 800d6b0:	0800fd50 	.word	0x0800fd50

0800d6b4 <__lshift>:
 800d6b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6b8:	460c      	mov	r4, r1
 800d6ba:	4607      	mov	r7, r0
 800d6bc:	4691      	mov	r9, r2
 800d6be:	6923      	ldr	r3, [r4, #16]
 800d6c0:	6849      	ldr	r1, [r1, #4]
 800d6c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d6c6:	68a3      	ldr	r3, [r4, #8]
 800d6c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d6cc:	f108 0601 	add.w	r6, r8, #1
 800d6d0:	42b3      	cmp	r3, r6
 800d6d2:	db0b      	blt.n	800d6ec <__lshift+0x38>
 800d6d4:	4638      	mov	r0, r7
 800d6d6:	f7ff fddf 	bl	800d298 <_Balloc>
 800d6da:	4605      	mov	r5, r0
 800d6dc:	b948      	cbnz	r0, 800d6f2 <__lshift+0x3e>
 800d6de:	4602      	mov	r2, r0
 800d6e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d6e4:	4b27      	ldr	r3, [pc, #156]	; (800d784 <__lshift+0xd0>)
 800d6e6:	4828      	ldr	r0, [pc, #160]	; (800d788 <__lshift+0xd4>)
 800d6e8:	f000 fc70 	bl	800dfcc <__assert_func>
 800d6ec:	3101      	adds	r1, #1
 800d6ee:	005b      	lsls	r3, r3, #1
 800d6f0:	e7ee      	b.n	800d6d0 <__lshift+0x1c>
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	f100 0114 	add.w	r1, r0, #20
 800d6f8:	f100 0210 	add.w	r2, r0, #16
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	4553      	cmp	r3, sl
 800d700:	db33      	blt.n	800d76a <__lshift+0xb6>
 800d702:	6920      	ldr	r0, [r4, #16]
 800d704:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d708:	f104 0314 	add.w	r3, r4, #20
 800d70c:	f019 091f 	ands.w	r9, r9, #31
 800d710:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d714:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d718:	d02b      	beq.n	800d772 <__lshift+0xbe>
 800d71a:	468a      	mov	sl, r1
 800d71c:	2200      	movs	r2, #0
 800d71e:	f1c9 0e20 	rsb	lr, r9, #32
 800d722:	6818      	ldr	r0, [r3, #0]
 800d724:	fa00 f009 	lsl.w	r0, r0, r9
 800d728:	4302      	orrs	r2, r0
 800d72a:	f84a 2b04 	str.w	r2, [sl], #4
 800d72e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d732:	459c      	cmp	ip, r3
 800d734:	fa22 f20e 	lsr.w	r2, r2, lr
 800d738:	d8f3      	bhi.n	800d722 <__lshift+0x6e>
 800d73a:	ebac 0304 	sub.w	r3, ip, r4
 800d73e:	3b15      	subs	r3, #21
 800d740:	f023 0303 	bic.w	r3, r3, #3
 800d744:	3304      	adds	r3, #4
 800d746:	f104 0015 	add.w	r0, r4, #21
 800d74a:	4584      	cmp	ip, r0
 800d74c:	bf38      	it	cc
 800d74e:	2304      	movcc	r3, #4
 800d750:	50ca      	str	r2, [r1, r3]
 800d752:	b10a      	cbz	r2, 800d758 <__lshift+0xa4>
 800d754:	f108 0602 	add.w	r6, r8, #2
 800d758:	3e01      	subs	r6, #1
 800d75a:	4638      	mov	r0, r7
 800d75c:	4621      	mov	r1, r4
 800d75e:	612e      	str	r6, [r5, #16]
 800d760:	f7ff fdda 	bl	800d318 <_Bfree>
 800d764:	4628      	mov	r0, r5
 800d766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d76a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d76e:	3301      	adds	r3, #1
 800d770:	e7c5      	b.n	800d6fe <__lshift+0x4a>
 800d772:	3904      	subs	r1, #4
 800d774:	f853 2b04 	ldr.w	r2, [r3], #4
 800d778:	459c      	cmp	ip, r3
 800d77a:	f841 2f04 	str.w	r2, [r1, #4]!
 800d77e:	d8f9      	bhi.n	800d774 <__lshift+0xc0>
 800d780:	e7ea      	b.n	800d758 <__lshift+0xa4>
 800d782:	bf00      	nop
 800d784:	0800fcdf 	.word	0x0800fcdf
 800d788:	0800fd50 	.word	0x0800fd50

0800d78c <__mcmp>:
 800d78c:	4603      	mov	r3, r0
 800d78e:	690a      	ldr	r2, [r1, #16]
 800d790:	6900      	ldr	r0, [r0, #16]
 800d792:	b530      	push	{r4, r5, lr}
 800d794:	1a80      	subs	r0, r0, r2
 800d796:	d10d      	bne.n	800d7b4 <__mcmp+0x28>
 800d798:	3314      	adds	r3, #20
 800d79a:	3114      	adds	r1, #20
 800d79c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d7a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d7a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d7a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d7ac:	4295      	cmp	r5, r2
 800d7ae:	d002      	beq.n	800d7b6 <__mcmp+0x2a>
 800d7b0:	d304      	bcc.n	800d7bc <__mcmp+0x30>
 800d7b2:	2001      	movs	r0, #1
 800d7b4:	bd30      	pop	{r4, r5, pc}
 800d7b6:	42a3      	cmp	r3, r4
 800d7b8:	d3f4      	bcc.n	800d7a4 <__mcmp+0x18>
 800d7ba:	e7fb      	b.n	800d7b4 <__mcmp+0x28>
 800d7bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d7c0:	e7f8      	b.n	800d7b4 <__mcmp+0x28>
	...

0800d7c4 <__mdiff>:
 800d7c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7c8:	460c      	mov	r4, r1
 800d7ca:	4606      	mov	r6, r0
 800d7cc:	4611      	mov	r1, r2
 800d7ce:	4620      	mov	r0, r4
 800d7d0:	4692      	mov	sl, r2
 800d7d2:	f7ff ffdb 	bl	800d78c <__mcmp>
 800d7d6:	1e05      	subs	r5, r0, #0
 800d7d8:	d111      	bne.n	800d7fe <__mdiff+0x3a>
 800d7da:	4629      	mov	r1, r5
 800d7dc:	4630      	mov	r0, r6
 800d7de:	f7ff fd5b 	bl	800d298 <_Balloc>
 800d7e2:	4602      	mov	r2, r0
 800d7e4:	b928      	cbnz	r0, 800d7f2 <__mdiff+0x2e>
 800d7e6:	f240 2132 	movw	r1, #562	; 0x232
 800d7ea:	4b3c      	ldr	r3, [pc, #240]	; (800d8dc <__mdiff+0x118>)
 800d7ec:	483c      	ldr	r0, [pc, #240]	; (800d8e0 <__mdiff+0x11c>)
 800d7ee:	f000 fbed 	bl	800dfcc <__assert_func>
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d7f8:	4610      	mov	r0, r2
 800d7fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7fe:	bfa4      	itt	ge
 800d800:	4653      	movge	r3, sl
 800d802:	46a2      	movge	sl, r4
 800d804:	4630      	mov	r0, r6
 800d806:	f8da 1004 	ldr.w	r1, [sl, #4]
 800d80a:	bfa6      	itte	ge
 800d80c:	461c      	movge	r4, r3
 800d80e:	2500      	movge	r5, #0
 800d810:	2501      	movlt	r5, #1
 800d812:	f7ff fd41 	bl	800d298 <_Balloc>
 800d816:	4602      	mov	r2, r0
 800d818:	b918      	cbnz	r0, 800d822 <__mdiff+0x5e>
 800d81a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d81e:	4b2f      	ldr	r3, [pc, #188]	; (800d8dc <__mdiff+0x118>)
 800d820:	e7e4      	b.n	800d7ec <__mdiff+0x28>
 800d822:	f100 0814 	add.w	r8, r0, #20
 800d826:	f8da 7010 	ldr.w	r7, [sl, #16]
 800d82a:	60c5      	str	r5, [r0, #12]
 800d82c:	f04f 0c00 	mov.w	ip, #0
 800d830:	f10a 0514 	add.w	r5, sl, #20
 800d834:	f10a 0010 	add.w	r0, sl, #16
 800d838:	46c2      	mov	sl, r8
 800d83a:	6926      	ldr	r6, [r4, #16]
 800d83c:	f104 0914 	add.w	r9, r4, #20
 800d840:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800d844:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d848:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800d84c:	f859 3b04 	ldr.w	r3, [r9], #4
 800d850:	fa1f f18b 	uxth.w	r1, fp
 800d854:	4461      	add	r1, ip
 800d856:	fa1f fc83 	uxth.w	ip, r3
 800d85a:	0c1b      	lsrs	r3, r3, #16
 800d85c:	eba1 010c 	sub.w	r1, r1, ip
 800d860:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d864:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d868:	b289      	uxth	r1, r1
 800d86a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d86e:	454e      	cmp	r6, r9
 800d870:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d874:	f84a 3b04 	str.w	r3, [sl], #4
 800d878:	d8e6      	bhi.n	800d848 <__mdiff+0x84>
 800d87a:	1b33      	subs	r3, r6, r4
 800d87c:	3b15      	subs	r3, #21
 800d87e:	f023 0303 	bic.w	r3, r3, #3
 800d882:	3415      	adds	r4, #21
 800d884:	3304      	adds	r3, #4
 800d886:	42a6      	cmp	r6, r4
 800d888:	bf38      	it	cc
 800d88a:	2304      	movcc	r3, #4
 800d88c:	441d      	add	r5, r3
 800d88e:	4443      	add	r3, r8
 800d890:	461e      	mov	r6, r3
 800d892:	462c      	mov	r4, r5
 800d894:	4574      	cmp	r4, lr
 800d896:	d30e      	bcc.n	800d8b6 <__mdiff+0xf2>
 800d898:	f10e 0103 	add.w	r1, lr, #3
 800d89c:	1b49      	subs	r1, r1, r5
 800d89e:	f021 0103 	bic.w	r1, r1, #3
 800d8a2:	3d03      	subs	r5, #3
 800d8a4:	45ae      	cmp	lr, r5
 800d8a6:	bf38      	it	cc
 800d8a8:	2100      	movcc	r1, #0
 800d8aa:	4419      	add	r1, r3
 800d8ac:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d8b0:	b18b      	cbz	r3, 800d8d6 <__mdiff+0x112>
 800d8b2:	6117      	str	r7, [r2, #16]
 800d8b4:	e7a0      	b.n	800d7f8 <__mdiff+0x34>
 800d8b6:	f854 8b04 	ldr.w	r8, [r4], #4
 800d8ba:	fa1f f188 	uxth.w	r1, r8
 800d8be:	4461      	add	r1, ip
 800d8c0:	1408      	asrs	r0, r1, #16
 800d8c2:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800d8c6:	b289      	uxth	r1, r1
 800d8c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d8cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d8d0:	f846 1b04 	str.w	r1, [r6], #4
 800d8d4:	e7de      	b.n	800d894 <__mdiff+0xd0>
 800d8d6:	3f01      	subs	r7, #1
 800d8d8:	e7e8      	b.n	800d8ac <__mdiff+0xe8>
 800d8da:	bf00      	nop
 800d8dc:	0800fcdf 	.word	0x0800fcdf
 800d8e0:	0800fd50 	.word	0x0800fd50

0800d8e4 <__d2b>:
 800d8e4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d8e8:	2101      	movs	r1, #1
 800d8ea:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800d8ee:	4690      	mov	r8, r2
 800d8f0:	461d      	mov	r5, r3
 800d8f2:	f7ff fcd1 	bl	800d298 <_Balloc>
 800d8f6:	4604      	mov	r4, r0
 800d8f8:	b930      	cbnz	r0, 800d908 <__d2b+0x24>
 800d8fa:	4602      	mov	r2, r0
 800d8fc:	f240 310a 	movw	r1, #778	; 0x30a
 800d900:	4b24      	ldr	r3, [pc, #144]	; (800d994 <__d2b+0xb0>)
 800d902:	4825      	ldr	r0, [pc, #148]	; (800d998 <__d2b+0xb4>)
 800d904:	f000 fb62 	bl	800dfcc <__assert_func>
 800d908:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d90c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800d910:	bb2d      	cbnz	r5, 800d95e <__d2b+0x7a>
 800d912:	9301      	str	r3, [sp, #4]
 800d914:	f1b8 0300 	subs.w	r3, r8, #0
 800d918:	d026      	beq.n	800d968 <__d2b+0x84>
 800d91a:	4668      	mov	r0, sp
 800d91c:	9300      	str	r3, [sp, #0]
 800d91e:	f7ff fd87 	bl	800d430 <__lo0bits>
 800d922:	9900      	ldr	r1, [sp, #0]
 800d924:	b1f0      	cbz	r0, 800d964 <__d2b+0x80>
 800d926:	9a01      	ldr	r2, [sp, #4]
 800d928:	f1c0 0320 	rsb	r3, r0, #32
 800d92c:	fa02 f303 	lsl.w	r3, r2, r3
 800d930:	430b      	orrs	r3, r1
 800d932:	40c2      	lsrs	r2, r0
 800d934:	6163      	str	r3, [r4, #20]
 800d936:	9201      	str	r2, [sp, #4]
 800d938:	9b01      	ldr	r3, [sp, #4]
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	bf14      	ite	ne
 800d93e:	2102      	movne	r1, #2
 800d940:	2101      	moveq	r1, #1
 800d942:	61a3      	str	r3, [r4, #24]
 800d944:	6121      	str	r1, [r4, #16]
 800d946:	b1c5      	cbz	r5, 800d97a <__d2b+0x96>
 800d948:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d94c:	4405      	add	r5, r0
 800d94e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d952:	603d      	str	r5, [r7, #0]
 800d954:	6030      	str	r0, [r6, #0]
 800d956:	4620      	mov	r0, r4
 800d958:	b002      	add	sp, #8
 800d95a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d95e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d962:	e7d6      	b.n	800d912 <__d2b+0x2e>
 800d964:	6161      	str	r1, [r4, #20]
 800d966:	e7e7      	b.n	800d938 <__d2b+0x54>
 800d968:	a801      	add	r0, sp, #4
 800d96a:	f7ff fd61 	bl	800d430 <__lo0bits>
 800d96e:	2101      	movs	r1, #1
 800d970:	9b01      	ldr	r3, [sp, #4]
 800d972:	6121      	str	r1, [r4, #16]
 800d974:	6163      	str	r3, [r4, #20]
 800d976:	3020      	adds	r0, #32
 800d978:	e7e5      	b.n	800d946 <__d2b+0x62>
 800d97a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800d97e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d982:	6038      	str	r0, [r7, #0]
 800d984:	6918      	ldr	r0, [r3, #16]
 800d986:	f7ff fd33 	bl	800d3f0 <__hi0bits>
 800d98a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800d98e:	6031      	str	r1, [r6, #0]
 800d990:	e7e1      	b.n	800d956 <__d2b+0x72>
 800d992:	bf00      	nop
 800d994:	0800fcdf 	.word	0x0800fcdf
 800d998:	0800fd50 	.word	0x0800fd50

0800d99c <_calloc_r>:
 800d99c:	b538      	push	{r3, r4, r5, lr}
 800d99e:	fb02 f501 	mul.w	r5, r2, r1
 800d9a2:	4629      	mov	r1, r5
 800d9a4:	f7fd fd86 	bl	800b4b4 <_malloc_r>
 800d9a8:	4604      	mov	r4, r0
 800d9aa:	b118      	cbz	r0, 800d9b4 <_calloc_r+0x18>
 800d9ac:	462a      	mov	r2, r5
 800d9ae:	2100      	movs	r1, #0
 800d9b0:	f7fd fd2c 	bl	800b40c <memset>
 800d9b4:	4620      	mov	r0, r4
 800d9b6:	bd38      	pop	{r3, r4, r5, pc}

0800d9b8 <__ssputs_r>:
 800d9b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9bc:	688e      	ldr	r6, [r1, #8]
 800d9be:	4682      	mov	sl, r0
 800d9c0:	429e      	cmp	r6, r3
 800d9c2:	460c      	mov	r4, r1
 800d9c4:	4690      	mov	r8, r2
 800d9c6:	461f      	mov	r7, r3
 800d9c8:	d838      	bhi.n	800da3c <__ssputs_r+0x84>
 800d9ca:	898a      	ldrh	r2, [r1, #12]
 800d9cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d9d0:	d032      	beq.n	800da38 <__ssputs_r+0x80>
 800d9d2:	6825      	ldr	r5, [r4, #0]
 800d9d4:	6909      	ldr	r1, [r1, #16]
 800d9d6:	3301      	adds	r3, #1
 800d9d8:	eba5 0901 	sub.w	r9, r5, r1
 800d9dc:	6965      	ldr	r5, [r4, #20]
 800d9de:	444b      	add	r3, r9
 800d9e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d9e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d9e8:	106d      	asrs	r5, r5, #1
 800d9ea:	429d      	cmp	r5, r3
 800d9ec:	bf38      	it	cc
 800d9ee:	461d      	movcc	r5, r3
 800d9f0:	0553      	lsls	r3, r2, #21
 800d9f2:	d531      	bpl.n	800da58 <__ssputs_r+0xa0>
 800d9f4:	4629      	mov	r1, r5
 800d9f6:	f7fd fd5d 	bl	800b4b4 <_malloc_r>
 800d9fa:	4606      	mov	r6, r0
 800d9fc:	b950      	cbnz	r0, 800da14 <__ssputs_r+0x5c>
 800d9fe:	230c      	movs	r3, #12
 800da00:	f04f 30ff 	mov.w	r0, #4294967295
 800da04:	f8ca 3000 	str.w	r3, [sl]
 800da08:	89a3      	ldrh	r3, [r4, #12]
 800da0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da0e:	81a3      	strh	r3, [r4, #12]
 800da10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da14:	464a      	mov	r2, r9
 800da16:	6921      	ldr	r1, [r4, #16]
 800da18:	f7fd fcea 	bl	800b3f0 <memcpy>
 800da1c:	89a3      	ldrh	r3, [r4, #12]
 800da1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800da22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da26:	81a3      	strh	r3, [r4, #12]
 800da28:	6126      	str	r6, [r4, #16]
 800da2a:	444e      	add	r6, r9
 800da2c:	6026      	str	r6, [r4, #0]
 800da2e:	463e      	mov	r6, r7
 800da30:	6165      	str	r5, [r4, #20]
 800da32:	eba5 0509 	sub.w	r5, r5, r9
 800da36:	60a5      	str	r5, [r4, #8]
 800da38:	42be      	cmp	r6, r7
 800da3a:	d900      	bls.n	800da3e <__ssputs_r+0x86>
 800da3c:	463e      	mov	r6, r7
 800da3e:	4632      	mov	r2, r6
 800da40:	4641      	mov	r1, r8
 800da42:	6820      	ldr	r0, [r4, #0]
 800da44:	f000 fb48 	bl	800e0d8 <memmove>
 800da48:	68a3      	ldr	r3, [r4, #8]
 800da4a:	6822      	ldr	r2, [r4, #0]
 800da4c:	1b9b      	subs	r3, r3, r6
 800da4e:	4432      	add	r2, r6
 800da50:	2000      	movs	r0, #0
 800da52:	60a3      	str	r3, [r4, #8]
 800da54:	6022      	str	r2, [r4, #0]
 800da56:	e7db      	b.n	800da10 <__ssputs_r+0x58>
 800da58:	462a      	mov	r2, r5
 800da5a:	f000 fb57 	bl	800e10c <_realloc_r>
 800da5e:	4606      	mov	r6, r0
 800da60:	2800      	cmp	r0, #0
 800da62:	d1e1      	bne.n	800da28 <__ssputs_r+0x70>
 800da64:	4650      	mov	r0, sl
 800da66:	6921      	ldr	r1, [r4, #16]
 800da68:	f7fd fcd8 	bl	800b41c <_free_r>
 800da6c:	e7c7      	b.n	800d9fe <__ssputs_r+0x46>
	...

0800da70 <_svfiprintf_r>:
 800da70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da74:	4698      	mov	r8, r3
 800da76:	898b      	ldrh	r3, [r1, #12]
 800da78:	4607      	mov	r7, r0
 800da7a:	061b      	lsls	r3, r3, #24
 800da7c:	460d      	mov	r5, r1
 800da7e:	4614      	mov	r4, r2
 800da80:	b09d      	sub	sp, #116	; 0x74
 800da82:	d50e      	bpl.n	800daa2 <_svfiprintf_r+0x32>
 800da84:	690b      	ldr	r3, [r1, #16]
 800da86:	b963      	cbnz	r3, 800daa2 <_svfiprintf_r+0x32>
 800da88:	2140      	movs	r1, #64	; 0x40
 800da8a:	f7fd fd13 	bl	800b4b4 <_malloc_r>
 800da8e:	6028      	str	r0, [r5, #0]
 800da90:	6128      	str	r0, [r5, #16]
 800da92:	b920      	cbnz	r0, 800da9e <_svfiprintf_r+0x2e>
 800da94:	230c      	movs	r3, #12
 800da96:	603b      	str	r3, [r7, #0]
 800da98:	f04f 30ff 	mov.w	r0, #4294967295
 800da9c:	e0d1      	b.n	800dc42 <_svfiprintf_r+0x1d2>
 800da9e:	2340      	movs	r3, #64	; 0x40
 800daa0:	616b      	str	r3, [r5, #20]
 800daa2:	2300      	movs	r3, #0
 800daa4:	9309      	str	r3, [sp, #36]	; 0x24
 800daa6:	2320      	movs	r3, #32
 800daa8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800daac:	2330      	movs	r3, #48	; 0x30
 800daae:	f04f 0901 	mov.w	r9, #1
 800dab2:	f8cd 800c 	str.w	r8, [sp, #12]
 800dab6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800dc5c <_svfiprintf_r+0x1ec>
 800daba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dabe:	4623      	mov	r3, r4
 800dac0:	469a      	mov	sl, r3
 800dac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dac6:	b10a      	cbz	r2, 800dacc <_svfiprintf_r+0x5c>
 800dac8:	2a25      	cmp	r2, #37	; 0x25
 800daca:	d1f9      	bne.n	800dac0 <_svfiprintf_r+0x50>
 800dacc:	ebba 0b04 	subs.w	fp, sl, r4
 800dad0:	d00b      	beq.n	800daea <_svfiprintf_r+0x7a>
 800dad2:	465b      	mov	r3, fp
 800dad4:	4622      	mov	r2, r4
 800dad6:	4629      	mov	r1, r5
 800dad8:	4638      	mov	r0, r7
 800dada:	f7ff ff6d 	bl	800d9b8 <__ssputs_r>
 800dade:	3001      	adds	r0, #1
 800dae0:	f000 80aa 	beq.w	800dc38 <_svfiprintf_r+0x1c8>
 800dae4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dae6:	445a      	add	r2, fp
 800dae8:	9209      	str	r2, [sp, #36]	; 0x24
 800daea:	f89a 3000 	ldrb.w	r3, [sl]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	f000 80a2 	beq.w	800dc38 <_svfiprintf_r+0x1c8>
 800daf4:	2300      	movs	r3, #0
 800daf6:	f04f 32ff 	mov.w	r2, #4294967295
 800dafa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dafe:	f10a 0a01 	add.w	sl, sl, #1
 800db02:	9304      	str	r3, [sp, #16]
 800db04:	9307      	str	r3, [sp, #28]
 800db06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800db0a:	931a      	str	r3, [sp, #104]	; 0x68
 800db0c:	4654      	mov	r4, sl
 800db0e:	2205      	movs	r2, #5
 800db10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db14:	4851      	ldr	r0, [pc, #324]	; (800dc5c <_svfiprintf_r+0x1ec>)
 800db16:	f7ff fba5 	bl	800d264 <memchr>
 800db1a:	9a04      	ldr	r2, [sp, #16]
 800db1c:	b9d8      	cbnz	r0, 800db56 <_svfiprintf_r+0xe6>
 800db1e:	06d0      	lsls	r0, r2, #27
 800db20:	bf44      	itt	mi
 800db22:	2320      	movmi	r3, #32
 800db24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db28:	0711      	lsls	r1, r2, #28
 800db2a:	bf44      	itt	mi
 800db2c:	232b      	movmi	r3, #43	; 0x2b
 800db2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db32:	f89a 3000 	ldrb.w	r3, [sl]
 800db36:	2b2a      	cmp	r3, #42	; 0x2a
 800db38:	d015      	beq.n	800db66 <_svfiprintf_r+0xf6>
 800db3a:	4654      	mov	r4, sl
 800db3c:	2000      	movs	r0, #0
 800db3e:	f04f 0c0a 	mov.w	ip, #10
 800db42:	9a07      	ldr	r2, [sp, #28]
 800db44:	4621      	mov	r1, r4
 800db46:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db4a:	3b30      	subs	r3, #48	; 0x30
 800db4c:	2b09      	cmp	r3, #9
 800db4e:	d94e      	bls.n	800dbee <_svfiprintf_r+0x17e>
 800db50:	b1b0      	cbz	r0, 800db80 <_svfiprintf_r+0x110>
 800db52:	9207      	str	r2, [sp, #28]
 800db54:	e014      	b.n	800db80 <_svfiprintf_r+0x110>
 800db56:	eba0 0308 	sub.w	r3, r0, r8
 800db5a:	fa09 f303 	lsl.w	r3, r9, r3
 800db5e:	4313      	orrs	r3, r2
 800db60:	46a2      	mov	sl, r4
 800db62:	9304      	str	r3, [sp, #16]
 800db64:	e7d2      	b.n	800db0c <_svfiprintf_r+0x9c>
 800db66:	9b03      	ldr	r3, [sp, #12]
 800db68:	1d19      	adds	r1, r3, #4
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	9103      	str	r1, [sp, #12]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	bfbb      	ittet	lt
 800db72:	425b      	neglt	r3, r3
 800db74:	f042 0202 	orrlt.w	r2, r2, #2
 800db78:	9307      	strge	r3, [sp, #28]
 800db7a:	9307      	strlt	r3, [sp, #28]
 800db7c:	bfb8      	it	lt
 800db7e:	9204      	strlt	r2, [sp, #16]
 800db80:	7823      	ldrb	r3, [r4, #0]
 800db82:	2b2e      	cmp	r3, #46	; 0x2e
 800db84:	d10c      	bne.n	800dba0 <_svfiprintf_r+0x130>
 800db86:	7863      	ldrb	r3, [r4, #1]
 800db88:	2b2a      	cmp	r3, #42	; 0x2a
 800db8a:	d135      	bne.n	800dbf8 <_svfiprintf_r+0x188>
 800db8c:	9b03      	ldr	r3, [sp, #12]
 800db8e:	3402      	adds	r4, #2
 800db90:	1d1a      	adds	r2, r3, #4
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	9203      	str	r2, [sp, #12]
 800db96:	2b00      	cmp	r3, #0
 800db98:	bfb8      	it	lt
 800db9a:	f04f 33ff 	movlt.w	r3, #4294967295
 800db9e:	9305      	str	r3, [sp, #20]
 800dba0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dc6c <_svfiprintf_r+0x1fc>
 800dba4:	2203      	movs	r2, #3
 800dba6:	4650      	mov	r0, sl
 800dba8:	7821      	ldrb	r1, [r4, #0]
 800dbaa:	f7ff fb5b 	bl	800d264 <memchr>
 800dbae:	b140      	cbz	r0, 800dbc2 <_svfiprintf_r+0x152>
 800dbb0:	2340      	movs	r3, #64	; 0x40
 800dbb2:	eba0 000a 	sub.w	r0, r0, sl
 800dbb6:	fa03 f000 	lsl.w	r0, r3, r0
 800dbba:	9b04      	ldr	r3, [sp, #16]
 800dbbc:	3401      	adds	r4, #1
 800dbbe:	4303      	orrs	r3, r0
 800dbc0:	9304      	str	r3, [sp, #16]
 800dbc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbc6:	2206      	movs	r2, #6
 800dbc8:	4825      	ldr	r0, [pc, #148]	; (800dc60 <_svfiprintf_r+0x1f0>)
 800dbca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dbce:	f7ff fb49 	bl	800d264 <memchr>
 800dbd2:	2800      	cmp	r0, #0
 800dbd4:	d038      	beq.n	800dc48 <_svfiprintf_r+0x1d8>
 800dbd6:	4b23      	ldr	r3, [pc, #140]	; (800dc64 <_svfiprintf_r+0x1f4>)
 800dbd8:	bb1b      	cbnz	r3, 800dc22 <_svfiprintf_r+0x1b2>
 800dbda:	9b03      	ldr	r3, [sp, #12]
 800dbdc:	3307      	adds	r3, #7
 800dbde:	f023 0307 	bic.w	r3, r3, #7
 800dbe2:	3308      	adds	r3, #8
 800dbe4:	9303      	str	r3, [sp, #12]
 800dbe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbe8:	4433      	add	r3, r6
 800dbea:	9309      	str	r3, [sp, #36]	; 0x24
 800dbec:	e767      	b.n	800dabe <_svfiprintf_r+0x4e>
 800dbee:	460c      	mov	r4, r1
 800dbf0:	2001      	movs	r0, #1
 800dbf2:	fb0c 3202 	mla	r2, ip, r2, r3
 800dbf6:	e7a5      	b.n	800db44 <_svfiprintf_r+0xd4>
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	f04f 0c0a 	mov.w	ip, #10
 800dbfe:	4619      	mov	r1, r3
 800dc00:	3401      	adds	r4, #1
 800dc02:	9305      	str	r3, [sp, #20]
 800dc04:	4620      	mov	r0, r4
 800dc06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc0a:	3a30      	subs	r2, #48	; 0x30
 800dc0c:	2a09      	cmp	r2, #9
 800dc0e:	d903      	bls.n	800dc18 <_svfiprintf_r+0x1a8>
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d0c5      	beq.n	800dba0 <_svfiprintf_r+0x130>
 800dc14:	9105      	str	r1, [sp, #20]
 800dc16:	e7c3      	b.n	800dba0 <_svfiprintf_r+0x130>
 800dc18:	4604      	mov	r4, r0
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	fb0c 2101 	mla	r1, ip, r1, r2
 800dc20:	e7f0      	b.n	800dc04 <_svfiprintf_r+0x194>
 800dc22:	ab03      	add	r3, sp, #12
 800dc24:	9300      	str	r3, [sp, #0]
 800dc26:	462a      	mov	r2, r5
 800dc28:	4638      	mov	r0, r7
 800dc2a:	4b0f      	ldr	r3, [pc, #60]	; (800dc68 <_svfiprintf_r+0x1f8>)
 800dc2c:	a904      	add	r1, sp, #16
 800dc2e:	f7fd fd39 	bl	800b6a4 <_printf_float>
 800dc32:	1c42      	adds	r2, r0, #1
 800dc34:	4606      	mov	r6, r0
 800dc36:	d1d6      	bne.n	800dbe6 <_svfiprintf_r+0x176>
 800dc38:	89ab      	ldrh	r3, [r5, #12]
 800dc3a:	065b      	lsls	r3, r3, #25
 800dc3c:	f53f af2c 	bmi.w	800da98 <_svfiprintf_r+0x28>
 800dc40:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dc42:	b01d      	add	sp, #116	; 0x74
 800dc44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc48:	ab03      	add	r3, sp, #12
 800dc4a:	9300      	str	r3, [sp, #0]
 800dc4c:	462a      	mov	r2, r5
 800dc4e:	4638      	mov	r0, r7
 800dc50:	4b05      	ldr	r3, [pc, #20]	; (800dc68 <_svfiprintf_r+0x1f8>)
 800dc52:	a904      	add	r1, sp, #16
 800dc54:	f7fd ffc2 	bl	800bbdc <_printf_i>
 800dc58:	e7eb      	b.n	800dc32 <_svfiprintf_r+0x1c2>
 800dc5a:	bf00      	nop
 800dc5c:	0800feac 	.word	0x0800feac
 800dc60:	0800feb6 	.word	0x0800feb6
 800dc64:	0800b6a5 	.word	0x0800b6a5
 800dc68:	0800d9b9 	.word	0x0800d9b9
 800dc6c:	0800feb2 	.word	0x0800feb2

0800dc70 <__sfputc_r>:
 800dc70:	6893      	ldr	r3, [r2, #8]
 800dc72:	b410      	push	{r4}
 800dc74:	3b01      	subs	r3, #1
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	6093      	str	r3, [r2, #8]
 800dc7a:	da07      	bge.n	800dc8c <__sfputc_r+0x1c>
 800dc7c:	6994      	ldr	r4, [r2, #24]
 800dc7e:	42a3      	cmp	r3, r4
 800dc80:	db01      	blt.n	800dc86 <__sfputc_r+0x16>
 800dc82:	290a      	cmp	r1, #10
 800dc84:	d102      	bne.n	800dc8c <__sfputc_r+0x1c>
 800dc86:	bc10      	pop	{r4}
 800dc88:	f7fe b98c 	b.w	800bfa4 <__swbuf_r>
 800dc8c:	6813      	ldr	r3, [r2, #0]
 800dc8e:	1c58      	adds	r0, r3, #1
 800dc90:	6010      	str	r0, [r2, #0]
 800dc92:	7019      	strb	r1, [r3, #0]
 800dc94:	4608      	mov	r0, r1
 800dc96:	bc10      	pop	{r4}
 800dc98:	4770      	bx	lr

0800dc9a <__sfputs_r>:
 800dc9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc9c:	4606      	mov	r6, r0
 800dc9e:	460f      	mov	r7, r1
 800dca0:	4614      	mov	r4, r2
 800dca2:	18d5      	adds	r5, r2, r3
 800dca4:	42ac      	cmp	r4, r5
 800dca6:	d101      	bne.n	800dcac <__sfputs_r+0x12>
 800dca8:	2000      	movs	r0, #0
 800dcaa:	e007      	b.n	800dcbc <__sfputs_r+0x22>
 800dcac:	463a      	mov	r2, r7
 800dcae:	4630      	mov	r0, r6
 800dcb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcb4:	f7ff ffdc 	bl	800dc70 <__sfputc_r>
 800dcb8:	1c43      	adds	r3, r0, #1
 800dcba:	d1f3      	bne.n	800dca4 <__sfputs_r+0xa>
 800dcbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dcc0 <_vfiprintf_r>:
 800dcc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcc4:	460d      	mov	r5, r1
 800dcc6:	4614      	mov	r4, r2
 800dcc8:	4698      	mov	r8, r3
 800dcca:	4606      	mov	r6, r0
 800dccc:	b09d      	sub	sp, #116	; 0x74
 800dcce:	b118      	cbz	r0, 800dcd8 <_vfiprintf_r+0x18>
 800dcd0:	6983      	ldr	r3, [r0, #24]
 800dcd2:	b90b      	cbnz	r3, 800dcd8 <_vfiprintf_r+0x18>
 800dcd4:	f7ff f9bc 	bl	800d050 <__sinit>
 800dcd8:	4b89      	ldr	r3, [pc, #548]	; (800df00 <_vfiprintf_r+0x240>)
 800dcda:	429d      	cmp	r5, r3
 800dcdc:	d11b      	bne.n	800dd16 <_vfiprintf_r+0x56>
 800dcde:	6875      	ldr	r5, [r6, #4]
 800dce0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dce2:	07d9      	lsls	r1, r3, #31
 800dce4:	d405      	bmi.n	800dcf2 <_vfiprintf_r+0x32>
 800dce6:	89ab      	ldrh	r3, [r5, #12]
 800dce8:	059a      	lsls	r2, r3, #22
 800dcea:	d402      	bmi.n	800dcf2 <_vfiprintf_r+0x32>
 800dcec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dcee:	f7ff fa52 	bl	800d196 <__retarget_lock_acquire_recursive>
 800dcf2:	89ab      	ldrh	r3, [r5, #12]
 800dcf4:	071b      	lsls	r3, r3, #28
 800dcf6:	d501      	bpl.n	800dcfc <_vfiprintf_r+0x3c>
 800dcf8:	692b      	ldr	r3, [r5, #16]
 800dcfa:	b9eb      	cbnz	r3, 800dd38 <_vfiprintf_r+0x78>
 800dcfc:	4629      	mov	r1, r5
 800dcfe:	4630      	mov	r0, r6
 800dd00:	f7fe f9a2 	bl	800c048 <__swsetup_r>
 800dd04:	b1c0      	cbz	r0, 800dd38 <_vfiprintf_r+0x78>
 800dd06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dd08:	07dc      	lsls	r4, r3, #31
 800dd0a:	d50e      	bpl.n	800dd2a <_vfiprintf_r+0x6a>
 800dd0c:	f04f 30ff 	mov.w	r0, #4294967295
 800dd10:	b01d      	add	sp, #116	; 0x74
 800dd12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd16:	4b7b      	ldr	r3, [pc, #492]	; (800df04 <_vfiprintf_r+0x244>)
 800dd18:	429d      	cmp	r5, r3
 800dd1a:	d101      	bne.n	800dd20 <_vfiprintf_r+0x60>
 800dd1c:	68b5      	ldr	r5, [r6, #8]
 800dd1e:	e7df      	b.n	800dce0 <_vfiprintf_r+0x20>
 800dd20:	4b79      	ldr	r3, [pc, #484]	; (800df08 <_vfiprintf_r+0x248>)
 800dd22:	429d      	cmp	r5, r3
 800dd24:	bf08      	it	eq
 800dd26:	68f5      	ldreq	r5, [r6, #12]
 800dd28:	e7da      	b.n	800dce0 <_vfiprintf_r+0x20>
 800dd2a:	89ab      	ldrh	r3, [r5, #12]
 800dd2c:	0598      	lsls	r0, r3, #22
 800dd2e:	d4ed      	bmi.n	800dd0c <_vfiprintf_r+0x4c>
 800dd30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dd32:	f7ff fa31 	bl	800d198 <__retarget_lock_release_recursive>
 800dd36:	e7e9      	b.n	800dd0c <_vfiprintf_r+0x4c>
 800dd38:	2300      	movs	r3, #0
 800dd3a:	9309      	str	r3, [sp, #36]	; 0x24
 800dd3c:	2320      	movs	r3, #32
 800dd3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dd42:	2330      	movs	r3, #48	; 0x30
 800dd44:	f04f 0901 	mov.w	r9, #1
 800dd48:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd4c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800df0c <_vfiprintf_r+0x24c>
 800dd50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dd54:	4623      	mov	r3, r4
 800dd56:	469a      	mov	sl, r3
 800dd58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd5c:	b10a      	cbz	r2, 800dd62 <_vfiprintf_r+0xa2>
 800dd5e:	2a25      	cmp	r2, #37	; 0x25
 800dd60:	d1f9      	bne.n	800dd56 <_vfiprintf_r+0x96>
 800dd62:	ebba 0b04 	subs.w	fp, sl, r4
 800dd66:	d00b      	beq.n	800dd80 <_vfiprintf_r+0xc0>
 800dd68:	465b      	mov	r3, fp
 800dd6a:	4622      	mov	r2, r4
 800dd6c:	4629      	mov	r1, r5
 800dd6e:	4630      	mov	r0, r6
 800dd70:	f7ff ff93 	bl	800dc9a <__sfputs_r>
 800dd74:	3001      	adds	r0, #1
 800dd76:	f000 80aa 	beq.w	800dece <_vfiprintf_r+0x20e>
 800dd7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd7c:	445a      	add	r2, fp
 800dd7e:	9209      	str	r2, [sp, #36]	; 0x24
 800dd80:	f89a 3000 	ldrb.w	r3, [sl]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	f000 80a2 	beq.w	800dece <_vfiprintf_r+0x20e>
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	f04f 32ff 	mov.w	r2, #4294967295
 800dd90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd94:	f10a 0a01 	add.w	sl, sl, #1
 800dd98:	9304      	str	r3, [sp, #16]
 800dd9a:	9307      	str	r3, [sp, #28]
 800dd9c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dda0:	931a      	str	r3, [sp, #104]	; 0x68
 800dda2:	4654      	mov	r4, sl
 800dda4:	2205      	movs	r2, #5
 800dda6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddaa:	4858      	ldr	r0, [pc, #352]	; (800df0c <_vfiprintf_r+0x24c>)
 800ddac:	f7ff fa5a 	bl	800d264 <memchr>
 800ddb0:	9a04      	ldr	r2, [sp, #16]
 800ddb2:	b9d8      	cbnz	r0, 800ddec <_vfiprintf_r+0x12c>
 800ddb4:	06d1      	lsls	r1, r2, #27
 800ddb6:	bf44      	itt	mi
 800ddb8:	2320      	movmi	r3, #32
 800ddba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ddbe:	0713      	lsls	r3, r2, #28
 800ddc0:	bf44      	itt	mi
 800ddc2:	232b      	movmi	r3, #43	; 0x2b
 800ddc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ddc8:	f89a 3000 	ldrb.w	r3, [sl]
 800ddcc:	2b2a      	cmp	r3, #42	; 0x2a
 800ddce:	d015      	beq.n	800ddfc <_vfiprintf_r+0x13c>
 800ddd0:	4654      	mov	r4, sl
 800ddd2:	2000      	movs	r0, #0
 800ddd4:	f04f 0c0a 	mov.w	ip, #10
 800ddd8:	9a07      	ldr	r2, [sp, #28]
 800ddda:	4621      	mov	r1, r4
 800dddc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dde0:	3b30      	subs	r3, #48	; 0x30
 800dde2:	2b09      	cmp	r3, #9
 800dde4:	d94e      	bls.n	800de84 <_vfiprintf_r+0x1c4>
 800dde6:	b1b0      	cbz	r0, 800de16 <_vfiprintf_r+0x156>
 800dde8:	9207      	str	r2, [sp, #28]
 800ddea:	e014      	b.n	800de16 <_vfiprintf_r+0x156>
 800ddec:	eba0 0308 	sub.w	r3, r0, r8
 800ddf0:	fa09 f303 	lsl.w	r3, r9, r3
 800ddf4:	4313      	orrs	r3, r2
 800ddf6:	46a2      	mov	sl, r4
 800ddf8:	9304      	str	r3, [sp, #16]
 800ddfa:	e7d2      	b.n	800dda2 <_vfiprintf_r+0xe2>
 800ddfc:	9b03      	ldr	r3, [sp, #12]
 800ddfe:	1d19      	adds	r1, r3, #4
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	9103      	str	r1, [sp, #12]
 800de04:	2b00      	cmp	r3, #0
 800de06:	bfbb      	ittet	lt
 800de08:	425b      	neglt	r3, r3
 800de0a:	f042 0202 	orrlt.w	r2, r2, #2
 800de0e:	9307      	strge	r3, [sp, #28]
 800de10:	9307      	strlt	r3, [sp, #28]
 800de12:	bfb8      	it	lt
 800de14:	9204      	strlt	r2, [sp, #16]
 800de16:	7823      	ldrb	r3, [r4, #0]
 800de18:	2b2e      	cmp	r3, #46	; 0x2e
 800de1a:	d10c      	bne.n	800de36 <_vfiprintf_r+0x176>
 800de1c:	7863      	ldrb	r3, [r4, #1]
 800de1e:	2b2a      	cmp	r3, #42	; 0x2a
 800de20:	d135      	bne.n	800de8e <_vfiprintf_r+0x1ce>
 800de22:	9b03      	ldr	r3, [sp, #12]
 800de24:	3402      	adds	r4, #2
 800de26:	1d1a      	adds	r2, r3, #4
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	9203      	str	r2, [sp, #12]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	bfb8      	it	lt
 800de30:	f04f 33ff 	movlt.w	r3, #4294967295
 800de34:	9305      	str	r3, [sp, #20]
 800de36:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800df1c <_vfiprintf_r+0x25c>
 800de3a:	2203      	movs	r2, #3
 800de3c:	4650      	mov	r0, sl
 800de3e:	7821      	ldrb	r1, [r4, #0]
 800de40:	f7ff fa10 	bl	800d264 <memchr>
 800de44:	b140      	cbz	r0, 800de58 <_vfiprintf_r+0x198>
 800de46:	2340      	movs	r3, #64	; 0x40
 800de48:	eba0 000a 	sub.w	r0, r0, sl
 800de4c:	fa03 f000 	lsl.w	r0, r3, r0
 800de50:	9b04      	ldr	r3, [sp, #16]
 800de52:	3401      	adds	r4, #1
 800de54:	4303      	orrs	r3, r0
 800de56:	9304      	str	r3, [sp, #16]
 800de58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de5c:	2206      	movs	r2, #6
 800de5e:	482c      	ldr	r0, [pc, #176]	; (800df10 <_vfiprintf_r+0x250>)
 800de60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800de64:	f7ff f9fe 	bl	800d264 <memchr>
 800de68:	2800      	cmp	r0, #0
 800de6a:	d03f      	beq.n	800deec <_vfiprintf_r+0x22c>
 800de6c:	4b29      	ldr	r3, [pc, #164]	; (800df14 <_vfiprintf_r+0x254>)
 800de6e:	bb1b      	cbnz	r3, 800deb8 <_vfiprintf_r+0x1f8>
 800de70:	9b03      	ldr	r3, [sp, #12]
 800de72:	3307      	adds	r3, #7
 800de74:	f023 0307 	bic.w	r3, r3, #7
 800de78:	3308      	adds	r3, #8
 800de7a:	9303      	str	r3, [sp, #12]
 800de7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de7e:	443b      	add	r3, r7
 800de80:	9309      	str	r3, [sp, #36]	; 0x24
 800de82:	e767      	b.n	800dd54 <_vfiprintf_r+0x94>
 800de84:	460c      	mov	r4, r1
 800de86:	2001      	movs	r0, #1
 800de88:	fb0c 3202 	mla	r2, ip, r2, r3
 800de8c:	e7a5      	b.n	800ddda <_vfiprintf_r+0x11a>
 800de8e:	2300      	movs	r3, #0
 800de90:	f04f 0c0a 	mov.w	ip, #10
 800de94:	4619      	mov	r1, r3
 800de96:	3401      	adds	r4, #1
 800de98:	9305      	str	r3, [sp, #20]
 800de9a:	4620      	mov	r0, r4
 800de9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dea0:	3a30      	subs	r2, #48	; 0x30
 800dea2:	2a09      	cmp	r2, #9
 800dea4:	d903      	bls.n	800deae <_vfiprintf_r+0x1ee>
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d0c5      	beq.n	800de36 <_vfiprintf_r+0x176>
 800deaa:	9105      	str	r1, [sp, #20]
 800deac:	e7c3      	b.n	800de36 <_vfiprintf_r+0x176>
 800deae:	4604      	mov	r4, r0
 800deb0:	2301      	movs	r3, #1
 800deb2:	fb0c 2101 	mla	r1, ip, r1, r2
 800deb6:	e7f0      	b.n	800de9a <_vfiprintf_r+0x1da>
 800deb8:	ab03      	add	r3, sp, #12
 800deba:	9300      	str	r3, [sp, #0]
 800debc:	462a      	mov	r2, r5
 800debe:	4630      	mov	r0, r6
 800dec0:	4b15      	ldr	r3, [pc, #84]	; (800df18 <_vfiprintf_r+0x258>)
 800dec2:	a904      	add	r1, sp, #16
 800dec4:	f7fd fbee 	bl	800b6a4 <_printf_float>
 800dec8:	4607      	mov	r7, r0
 800deca:	1c78      	adds	r0, r7, #1
 800decc:	d1d6      	bne.n	800de7c <_vfiprintf_r+0x1bc>
 800dece:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ded0:	07d9      	lsls	r1, r3, #31
 800ded2:	d405      	bmi.n	800dee0 <_vfiprintf_r+0x220>
 800ded4:	89ab      	ldrh	r3, [r5, #12]
 800ded6:	059a      	lsls	r2, r3, #22
 800ded8:	d402      	bmi.n	800dee0 <_vfiprintf_r+0x220>
 800deda:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dedc:	f7ff f95c 	bl	800d198 <__retarget_lock_release_recursive>
 800dee0:	89ab      	ldrh	r3, [r5, #12]
 800dee2:	065b      	lsls	r3, r3, #25
 800dee4:	f53f af12 	bmi.w	800dd0c <_vfiprintf_r+0x4c>
 800dee8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800deea:	e711      	b.n	800dd10 <_vfiprintf_r+0x50>
 800deec:	ab03      	add	r3, sp, #12
 800deee:	9300      	str	r3, [sp, #0]
 800def0:	462a      	mov	r2, r5
 800def2:	4630      	mov	r0, r6
 800def4:	4b08      	ldr	r3, [pc, #32]	; (800df18 <_vfiprintf_r+0x258>)
 800def6:	a904      	add	r1, sp, #16
 800def8:	f7fd fe70 	bl	800bbdc <_printf_i>
 800defc:	e7e4      	b.n	800dec8 <_vfiprintf_r+0x208>
 800defe:	bf00      	nop
 800df00:	0800fd10 	.word	0x0800fd10
 800df04:	0800fd30 	.word	0x0800fd30
 800df08:	0800fcf0 	.word	0x0800fcf0
 800df0c:	0800feac 	.word	0x0800feac
 800df10:	0800feb6 	.word	0x0800feb6
 800df14:	0800b6a5 	.word	0x0800b6a5
 800df18:	0800dc9b 	.word	0x0800dc9b
 800df1c:	0800feb2 	.word	0x0800feb2

0800df20 <__sread>:
 800df20:	b510      	push	{r4, lr}
 800df22:	460c      	mov	r4, r1
 800df24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df28:	f000 f916 	bl	800e158 <_read_r>
 800df2c:	2800      	cmp	r0, #0
 800df2e:	bfab      	itete	ge
 800df30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800df32:	89a3      	ldrhlt	r3, [r4, #12]
 800df34:	181b      	addge	r3, r3, r0
 800df36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800df3a:	bfac      	ite	ge
 800df3c:	6563      	strge	r3, [r4, #84]	; 0x54
 800df3e:	81a3      	strhlt	r3, [r4, #12]
 800df40:	bd10      	pop	{r4, pc}

0800df42 <__swrite>:
 800df42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df46:	461f      	mov	r7, r3
 800df48:	898b      	ldrh	r3, [r1, #12]
 800df4a:	4605      	mov	r5, r0
 800df4c:	05db      	lsls	r3, r3, #23
 800df4e:	460c      	mov	r4, r1
 800df50:	4616      	mov	r6, r2
 800df52:	d505      	bpl.n	800df60 <__swrite+0x1e>
 800df54:	2302      	movs	r3, #2
 800df56:	2200      	movs	r2, #0
 800df58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df5c:	f000 f898 	bl	800e090 <_lseek_r>
 800df60:	89a3      	ldrh	r3, [r4, #12]
 800df62:	4632      	mov	r2, r6
 800df64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800df68:	81a3      	strh	r3, [r4, #12]
 800df6a:	4628      	mov	r0, r5
 800df6c:	463b      	mov	r3, r7
 800df6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df76:	f000 b817 	b.w	800dfa8 <_write_r>

0800df7a <__sseek>:
 800df7a:	b510      	push	{r4, lr}
 800df7c:	460c      	mov	r4, r1
 800df7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df82:	f000 f885 	bl	800e090 <_lseek_r>
 800df86:	1c43      	adds	r3, r0, #1
 800df88:	89a3      	ldrh	r3, [r4, #12]
 800df8a:	bf15      	itete	ne
 800df8c:	6560      	strne	r0, [r4, #84]	; 0x54
 800df8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800df92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800df96:	81a3      	strheq	r3, [r4, #12]
 800df98:	bf18      	it	ne
 800df9a:	81a3      	strhne	r3, [r4, #12]
 800df9c:	bd10      	pop	{r4, pc}

0800df9e <__sclose>:
 800df9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfa2:	f000 b831 	b.w	800e008 <_close_r>
	...

0800dfa8 <_write_r>:
 800dfa8:	b538      	push	{r3, r4, r5, lr}
 800dfaa:	4604      	mov	r4, r0
 800dfac:	4608      	mov	r0, r1
 800dfae:	4611      	mov	r1, r2
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	4d05      	ldr	r5, [pc, #20]	; (800dfc8 <_write_r+0x20>)
 800dfb4:	602a      	str	r2, [r5, #0]
 800dfb6:	461a      	mov	r2, r3
 800dfb8:	f7f8 fe8e 	bl	8006cd8 <_write>
 800dfbc:	1c43      	adds	r3, r0, #1
 800dfbe:	d102      	bne.n	800dfc6 <_write_r+0x1e>
 800dfc0:	682b      	ldr	r3, [r5, #0]
 800dfc2:	b103      	cbz	r3, 800dfc6 <_write_r+0x1e>
 800dfc4:	6023      	str	r3, [r4, #0]
 800dfc6:	bd38      	pop	{r3, r4, r5, pc}
 800dfc8:	20000558 	.word	0x20000558

0800dfcc <__assert_func>:
 800dfcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dfce:	4614      	mov	r4, r2
 800dfd0:	461a      	mov	r2, r3
 800dfd2:	4b09      	ldr	r3, [pc, #36]	; (800dff8 <__assert_func+0x2c>)
 800dfd4:	4605      	mov	r5, r0
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	68d8      	ldr	r0, [r3, #12]
 800dfda:	b14c      	cbz	r4, 800dff0 <__assert_func+0x24>
 800dfdc:	4b07      	ldr	r3, [pc, #28]	; (800dffc <__assert_func+0x30>)
 800dfde:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dfe2:	9100      	str	r1, [sp, #0]
 800dfe4:	462b      	mov	r3, r5
 800dfe6:	4906      	ldr	r1, [pc, #24]	; (800e000 <__assert_func+0x34>)
 800dfe8:	f000 f81e 	bl	800e028 <fiprintf>
 800dfec:	f000 f8d3 	bl	800e196 <abort>
 800dff0:	4b04      	ldr	r3, [pc, #16]	; (800e004 <__assert_func+0x38>)
 800dff2:	461c      	mov	r4, r3
 800dff4:	e7f3      	b.n	800dfde <__assert_func+0x12>
 800dff6:	bf00      	nop
 800dff8:	20000018 	.word	0x20000018
 800dffc:	0800febd 	.word	0x0800febd
 800e000:	0800feca 	.word	0x0800feca
 800e004:	0800fef8 	.word	0x0800fef8

0800e008 <_close_r>:
 800e008:	b538      	push	{r3, r4, r5, lr}
 800e00a:	2300      	movs	r3, #0
 800e00c:	4d05      	ldr	r5, [pc, #20]	; (800e024 <_close_r+0x1c>)
 800e00e:	4604      	mov	r4, r0
 800e010:	4608      	mov	r0, r1
 800e012:	602b      	str	r3, [r5, #0]
 800e014:	f7f8 fe7c 	bl	8006d10 <_close>
 800e018:	1c43      	adds	r3, r0, #1
 800e01a:	d102      	bne.n	800e022 <_close_r+0x1a>
 800e01c:	682b      	ldr	r3, [r5, #0]
 800e01e:	b103      	cbz	r3, 800e022 <_close_r+0x1a>
 800e020:	6023      	str	r3, [r4, #0]
 800e022:	bd38      	pop	{r3, r4, r5, pc}
 800e024:	20000558 	.word	0x20000558

0800e028 <fiprintf>:
 800e028:	b40e      	push	{r1, r2, r3}
 800e02a:	b503      	push	{r0, r1, lr}
 800e02c:	4601      	mov	r1, r0
 800e02e:	ab03      	add	r3, sp, #12
 800e030:	4805      	ldr	r0, [pc, #20]	; (800e048 <fiprintf+0x20>)
 800e032:	f853 2b04 	ldr.w	r2, [r3], #4
 800e036:	6800      	ldr	r0, [r0, #0]
 800e038:	9301      	str	r3, [sp, #4]
 800e03a:	f7ff fe41 	bl	800dcc0 <_vfiprintf_r>
 800e03e:	b002      	add	sp, #8
 800e040:	f85d eb04 	ldr.w	lr, [sp], #4
 800e044:	b003      	add	sp, #12
 800e046:	4770      	bx	lr
 800e048:	20000018 	.word	0x20000018

0800e04c <_fstat_r>:
 800e04c:	b538      	push	{r3, r4, r5, lr}
 800e04e:	2300      	movs	r3, #0
 800e050:	4d06      	ldr	r5, [pc, #24]	; (800e06c <_fstat_r+0x20>)
 800e052:	4604      	mov	r4, r0
 800e054:	4608      	mov	r0, r1
 800e056:	4611      	mov	r1, r2
 800e058:	602b      	str	r3, [r5, #0]
 800e05a:	f7f8 fe64 	bl	8006d26 <_fstat>
 800e05e:	1c43      	adds	r3, r0, #1
 800e060:	d102      	bne.n	800e068 <_fstat_r+0x1c>
 800e062:	682b      	ldr	r3, [r5, #0]
 800e064:	b103      	cbz	r3, 800e068 <_fstat_r+0x1c>
 800e066:	6023      	str	r3, [r4, #0]
 800e068:	bd38      	pop	{r3, r4, r5, pc}
 800e06a:	bf00      	nop
 800e06c:	20000558 	.word	0x20000558

0800e070 <_isatty_r>:
 800e070:	b538      	push	{r3, r4, r5, lr}
 800e072:	2300      	movs	r3, #0
 800e074:	4d05      	ldr	r5, [pc, #20]	; (800e08c <_isatty_r+0x1c>)
 800e076:	4604      	mov	r4, r0
 800e078:	4608      	mov	r0, r1
 800e07a:	602b      	str	r3, [r5, #0]
 800e07c:	f7f8 fe62 	bl	8006d44 <_isatty>
 800e080:	1c43      	adds	r3, r0, #1
 800e082:	d102      	bne.n	800e08a <_isatty_r+0x1a>
 800e084:	682b      	ldr	r3, [r5, #0]
 800e086:	b103      	cbz	r3, 800e08a <_isatty_r+0x1a>
 800e088:	6023      	str	r3, [r4, #0]
 800e08a:	bd38      	pop	{r3, r4, r5, pc}
 800e08c:	20000558 	.word	0x20000558

0800e090 <_lseek_r>:
 800e090:	b538      	push	{r3, r4, r5, lr}
 800e092:	4604      	mov	r4, r0
 800e094:	4608      	mov	r0, r1
 800e096:	4611      	mov	r1, r2
 800e098:	2200      	movs	r2, #0
 800e09a:	4d05      	ldr	r5, [pc, #20]	; (800e0b0 <_lseek_r+0x20>)
 800e09c:	602a      	str	r2, [r5, #0]
 800e09e:	461a      	mov	r2, r3
 800e0a0:	f7f8 fe5a 	bl	8006d58 <_lseek>
 800e0a4:	1c43      	adds	r3, r0, #1
 800e0a6:	d102      	bne.n	800e0ae <_lseek_r+0x1e>
 800e0a8:	682b      	ldr	r3, [r5, #0]
 800e0aa:	b103      	cbz	r3, 800e0ae <_lseek_r+0x1e>
 800e0ac:	6023      	str	r3, [r4, #0]
 800e0ae:	bd38      	pop	{r3, r4, r5, pc}
 800e0b0:	20000558 	.word	0x20000558

0800e0b4 <__ascii_mbtowc>:
 800e0b4:	b082      	sub	sp, #8
 800e0b6:	b901      	cbnz	r1, 800e0ba <__ascii_mbtowc+0x6>
 800e0b8:	a901      	add	r1, sp, #4
 800e0ba:	b142      	cbz	r2, 800e0ce <__ascii_mbtowc+0x1a>
 800e0bc:	b14b      	cbz	r3, 800e0d2 <__ascii_mbtowc+0x1e>
 800e0be:	7813      	ldrb	r3, [r2, #0]
 800e0c0:	600b      	str	r3, [r1, #0]
 800e0c2:	7812      	ldrb	r2, [r2, #0]
 800e0c4:	1e10      	subs	r0, r2, #0
 800e0c6:	bf18      	it	ne
 800e0c8:	2001      	movne	r0, #1
 800e0ca:	b002      	add	sp, #8
 800e0cc:	4770      	bx	lr
 800e0ce:	4610      	mov	r0, r2
 800e0d0:	e7fb      	b.n	800e0ca <__ascii_mbtowc+0x16>
 800e0d2:	f06f 0001 	mvn.w	r0, #1
 800e0d6:	e7f8      	b.n	800e0ca <__ascii_mbtowc+0x16>

0800e0d8 <memmove>:
 800e0d8:	4288      	cmp	r0, r1
 800e0da:	b510      	push	{r4, lr}
 800e0dc:	eb01 0402 	add.w	r4, r1, r2
 800e0e0:	d902      	bls.n	800e0e8 <memmove+0x10>
 800e0e2:	4284      	cmp	r4, r0
 800e0e4:	4623      	mov	r3, r4
 800e0e6:	d807      	bhi.n	800e0f8 <memmove+0x20>
 800e0e8:	1e43      	subs	r3, r0, #1
 800e0ea:	42a1      	cmp	r1, r4
 800e0ec:	d008      	beq.n	800e100 <memmove+0x28>
 800e0ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e0f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e0f6:	e7f8      	b.n	800e0ea <memmove+0x12>
 800e0f8:	4601      	mov	r1, r0
 800e0fa:	4402      	add	r2, r0
 800e0fc:	428a      	cmp	r2, r1
 800e0fe:	d100      	bne.n	800e102 <memmove+0x2a>
 800e100:	bd10      	pop	{r4, pc}
 800e102:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e106:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e10a:	e7f7      	b.n	800e0fc <memmove+0x24>

0800e10c <_realloc_r>:
 800e10c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e10e:	4607      	mov	r7, r0
 800e110:	4614      	mov	r4, r2
 800e112:	460e      	mov	r6, r1
 800e114:	b921      	cbnz	r1, 800e120 <_realloc_r+0x14>
 800e116:	4611      	mov	r1, r2
 800e118:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e11c:	f7fd b9ca 	b.w	800b4b4 <_malloc_r>
 800e120:	b922      	cbnz	r2, 800e12c <_realloc_r+0x20>
 800e122:	f7fd f97b 	bl	800b41c <_free_r>
 800e126:	4625      	mov	r5, r4
 800e128:	4628      	mov	r0, r5
 800e12a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e12c:	f000 f83a 	bl	800e1a4 <_malloc_usable_size_r>
 800e130:	42a0      	cmp	r0, r4
 800e132:	d20f      	bcs.n	800e154 <_realloc_r+0x48>
 800e134:	4621      	mov	r1, r4
 800e136:	4638      	mov	r0, r7
 800e138:	f7fd f9bc 	bl	800b4b4 <_malloc_r>
 800e13c:	4605      	mov	r5, r0
 800e13e:	2800      	cmp	r0, #0
 800e140:	d0f2      	beq.n	800e128 <_realloc_r+0x1c>
 800e142:	4631      	mov	r1, r6
 800e144:	4622      	mov	r2, r4
 800e146:	f7fd f953 	bl	800b3f0 <memcpy>
 800e14a:	4631      	mov	r1, r6
 800e14c:	4638      	mov	r0, r7
 800e14e:	f7fd f965 	bl	800b41c <_free_r>
 800e152:	e7e9      	b.n	800e128 <_realloc_r+0x1c>
 800e154:	4635      	mov	r5, r6
 800e156:	e7e7      	b.n	800e128 <_realloc_r+0x1c>

0800e158 <_read_r>:
 800e158:	b538      	push	{r3, r4, r5, lr}
 800e15a:	4604      	mov	r4, r0
 800e15c:	4608      	mov	r0, r1
 800e15e:	4611      	mov	r1, r2
 800e160:	2200      	movs	r2, #0
 800e162:	4d05      	ldr	r5, [pc, #20]	; (800e178 <_read_r+0x20>)
 800e164:	602a      	str	r2, [r5, #0]
 800e166:	461a      	mov	r2, r3
 800e168:	f7f8 fd99 	bl	8006c9e <_read>
 800e16c:	1c43      	adds	r3, r0, #1
 800e16e:	d102      	bne.n	800e176 <_read_r+0x1e>
 800e170:	682b      	ldr	r3, [r5, #0]
 800e172:	b103      	cbz	r3, 800e176 <_read_r+0x1e>
 800e174:	6023      	str	r3, [r4, #0]
 800e176:	bd38      	pop	{r3, r4, r5, pc}
 800e178:	20000558 	.word	0x20000558

0800e17c <__ascii_wctomb>:
 800e17c:	4603      	mov	r3, r0
 800e17e:	4608      	mov	r0, r1
 800e180:	b141      	cbz	r1, 800e194 <__ascii_wctomb+0x18>
 800e182:	2aff      	cmp	r2, #255	; 0xff
 800e184:	d904      	bls.n	800e190 <__ascii_wctomb+0x14>
 800e186:	228a      	movs	r2, #138	; 0x8a
 800e188:	f04f 30ff 	mov.w	r0, #4294967295
 800e18c:	601a      	str	r2, [r3, #0]
 800e18e:	4770      	bx	lr
 800e190:	2001      	movs	r0, #1
 800e192:	700a      	strb	r2, [r1, #0]
 800e194:	4770      	bx	lr

0800e196 <abort>:
 800e196:	2006      	movs	r0, #6
 800e198:	b508      	push	{r3, lr}
 800e19a:	f000 f833 	bl	800e204 <raise>
 800e19e:	2001      	movs	r0, #1
 800e1a0:	f7f8 fd73 	bl	8006c8a <_exit>

0800e1a4 <_malloc_usable_size_r>:
 800e1a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e1a8:	1f18      	subs	r0, r3, #4
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	bfbc      	itt	lt
 800e1ae:	580b      	ldrlt	r3, [r1, r0]
 800e1b0:	18c0      	addlt	r0, r0, r3
 800e1b2:	4770      	bx	lr

0800e1b4 <_raise_r>:
 800e1b4:	291f      	cmp	r1, #31
 800e1b6:	b538      	push	{r3, r4, r5, lr}
 800e1b8:	4604      	mov	r4, r0
 800e1ba:	460d      	mov	r5, r1
 800e1bc:	d904      	bls.n	800e1c8 <_raise_r+0x14>
 800e1be:	2316      	movs	r3, #22
 800e1c0:	6003      	str	r3, [r0, #0]
 800e1c2:	f04f 30ff 	mov.w	r0, #4294967295
 800e1c6:	bd38      	pop	{r3, r4, r5, pc}
 800e1c8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e1ca:	b112      	cbz	r2, 800e1d2 <_raise_r+0x1e>
 800e1cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e1d0:	b94b      	cbnz	r3, 800e1e6 <_raise_r+0x32>
 800e1d2:	4620      	mov	r0, r4
 800e1d4:	f000 f830 	bl	800e238 <_getpid_r>
 800e1d8:	462a      	mov	r2, r5
 800e1da:	4601      	mov	r1, r0
 800e1dc:	4620      	mov	r0, r4
 800e1de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e1e2:	f000 b817 	b.w	800e214 <_kill_r>
 800e1e6:	2b01      	cmp	r3, #1
 800e1e8:	d00a      	beq.n	800e200 <_raise_r+0x4c>
 800e1ea:	1c59      	adds	r1, r3, #1
 800e1ec:	d103      	bne.n	800e1f6 <_raise_r+0x42>
 800e1ee:	2316      	movs	r3, #22
 800e1f0:	6003      	str	r3, [r0, #0]
 800e1f2:	2001      	movs	r0, #1
 800e1f4:	e7e7      	b.n	800e1c6 <_raise_r+0x12>
 800e1f6:	2400      	movs	r4, #0
 800e1f8:	4628      	mov	r0, r5
 800e1fa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e1fe:	4798      	blx	r3
 800e200:	2000      	movs	r0, #0
 800e202:	e7e0      	b.n	800e1c6 <_raise_r+0x12>

0800e204 <raise>:
 800e204:	4b02      	ldr	r3, [pc, #8]	; (800e210 <raise+0xc>)
 800e206:	4601      	mov	r1, r0
 800e208:	6818      	ldr	r0, [r3, #0]
 800e20a:	f7ff bfd3 	b.w	800e1b4 <_raise_r>
 800e20e:	bf00      	nop
 800e210:	20000018 	.word	0x20000018

0800e214 <_kill_r>:
 800e214:	b538      	push	{r3, r4, r5, lr}
 800e216:	2300      	movs	r3, #0
 800e218:	4d06      	ldr	r5, [pc, #24]	; (800e234 <_kill_r+0x20>)
 800e21a:	4604      	mov	r4, r0
 800e21c:	4608      	mov	r0, r1
 800e21e:	4611      	mov	r1, r2
 800e220:	602b      	str	r3, [r5, #0]
 800e222:	f7f8 fd22 	bl	8006c6a <_kill>
 800e226:	1c43      	adds	r3, r0, #1
 800e228:	d102      	bne.n	800e230 <_kill_r+0x1c>
 800e22a:	682b      	ldr	r3, [r5, #0]
 800e22c:	b103      	cbz	r3, 800e230 <_kill_r+0x1c>
 800e22e:	6023      	str	r3, [r4, #0]
 800e230:	bd38      	pop	{r3, r4, r5, pc}
 800e232:	bf00      	nop
 800e234:	20000558 	.word	0x20000558

0800e238 <_getpid_r>:
 800e238:	f7f8 bd10 	b.w	8006c5c <_getpid>

0800e23c <_init>:
 800e23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e23e:	bf00      	nop
 800e240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e242:	bc08      	pop	{r3}
 800e244:	469e      	mov	lr, r3
 800e246:	4770      	bx	lr

0800e248 <_fini>:
 800e248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e24a:	bf00      	nop
 800e24c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e24e:	bc08      	pop	{r3}
 800e250:	469e      	mov	lr, r3
 800e252:	4770      	bx	lr
