module top_cpu(

input CLOCK_50, 
input [9:0] SW,
output [6:0] HEX0,
output [6:0] HEX1

);


wire clk, rst;
wire [5:0] PC;
wire [31 : 0] data;
processor cpu(clk, rst, PC, data);


assign clk = SW[0]; // LE: 1143
//assign clk = CLOCK_50; // LE: 
assign rst = SW[1];

bcd7seg (PC[3:0], HEX0);
bcd7seg (data[3:0], HEX1);


endmodule