

================================================================
== Vitis HLS Report for 'operator_1'
================================================================
* Date:           Thu Dec 19 08:56:14 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.352 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4119|     4119|  35.011 us|  35.011 us|  4119|  4119|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_operator_1_Pipeline_OUTER_INNER_fu_369  |operator_1_Pipeline_OUTER_INNER  |     4102|     4102|  34.867 us|  34.867 us|  4102|  4102|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1413|   1168|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    321|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1432|   1489|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |grp_operator_1_Pipeline_OUTER_INNER_fu_369  |operator_1_Pipeline_OUTER_INNER  |        0|   0|  1413|  1168|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                       |                                 |        0|   0|  1413|  1168|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |agg_result_address0  |  87|         18|    5|         90|
    |agg_result_address1  |  81|         17|    5|         85|
    |agg_result_ce0       |  14|          3|    1|          3|
    |agg_result_d0        |  14|          3|   64|        192|
    |agg_result_we0       |  14|          3|    1|          3|
    |ap_NS_fsm            |  93|         19|    1|         19|
    |grp_fu_377_ce        |   9|          2|    1|          2|
    |grp_fu_381_ce        |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 321|         67|   79|        396|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |  18|   0|   18|          0|
    |grp_operator_1_Pipeline_OUTER_INNER_fu_369_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  19|   0|   19|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   operator*.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|   operator*.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   operator*.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   operator*.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   operator*.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   operator*.1|  return value|
|grp_fu_8482_p_din0   |  out|   64|  ap_ctrl_hs|   operator*.1|  return value|
|grp_fu_8482_p_din1   |  out|   64|  ap_ctrl_hs|   operator*.1|  return value|
|grp_fu_8482_p_dout0  |   in|  128|  ap_ctrl_hs|   operator*.1|  return value|
|grp_fu_8482_p_ce     |  out|    1|  ap_ctrl_hs|   operator*.1|  return value|
|grp_fu_8486_p_din0   |  out|   64|  ap_ctrl_hs|   operator*.1|  return value|
|grp_fu_8486_p_din1   |  out|   64|  ap_ctrl_hs|   operator*.1|  return value|
|grp_fu_8486_p_dout0  |   in|  128|  ap_ctrl_hs|   operator*.1|  return value|
|grp_fu_8486_p_ce     |  out|    1|  ap_ctrl_hs|   operator*.1|  return value|
|agg_result_address0  |  out|    5|   ap_memory|    agg_result|         array|
|agg_result_ce0       |  out|    1|   ap_memory|    agg_result|         array|
|agg_result_we0       |  out|    1|   ap_memory|    agg_result|         array|
|agg_result_d0        |  out|   64|   ap_memory|    agg_result|         array|
|agg_result_q0        |   in|   64|   ap_memory|    agg_result|         array|
|agg_result_address1  |  out|    5|   ap_memory|    agg_result|         array|
|agg_result_ce1       |  out|    1|   ap_memory|    agg_result|         array|
|agg_result_we1       |  out|    1|   ap_memory|    agg_result|         array|
|agg_result_d1        |  out|   64|   ap_memory|    agg_result|         array|
|v_address0           |  out|    5|   ap_memory|             v|         array|
|v_ce0                |  out|    1|   ap_memory|             v|         array|
|v_q0                 |   in|   64|   ap_memory|             v|         array|
|v_address1           |  out|    5|   ap_memory|             v|         array|
|v_ce1                |  out|    1|   ap_memory|             v|         array|
|v_q1                 |   in|   64|   ap_memory|             v|         array|
+---------------------+-----+-----+------------+--------------+--------------+

