{"vcs1":{"timestamp_begin":1733712174.759097381, "rt":1.50, "ut":0.48, "st":0.08}}
{"vcselab":{"timestamp_begin":1733712176.313320632, "rt":0.70, "ut":0.23, "st":0.06}}
{"link":{"timestamp_begin":1733712177.066799014, "rt":1.00, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733712174.381426432}
{"VCS_COMP_START_TIME": 1733712174.381426432}
{"VCS_COMP_END_TIME": 1733712178.624532863}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv denselayer_tb.sv DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 379288}}
{"vcselab": {"peak_mem": 254128}}
