srcnn_mul_4ns_6ns_9_1_1
srcnn_urem_4ns_3ns_2_8_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_11ns_19_1_1
srcnn_urem_9ns_3ns_2_13_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_4ns_9ns_17_4_1
srcnn_mux_25_5_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_3_2_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_9_4_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_urem_64s_3ns_2_68_seq_1
srcnn_mux_64_6_32_1_1
srcnn_am_addmul_8ns_3ns_9ns_18_4_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_8_3_32_1_1
srcnn_mux_5_3_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv3_5x5_linebuf_RAM_2P_BRAM_1R1W
srcnn_conv3_5x5_win_RAM_AUTO_1R1W
srcnn_conv3_5x5_win_1_RAM_AUTO_1R1W
srcnn_conv3_5x5_f2_RAM_AUTO_1R1W
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1024_d64_A
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_8ns_8ns_16_1_1
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb_memcore
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1bkb
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
srcnn_fifo_w64_d4_S
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w1_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w1_d2_S_x
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_RAM_1P_LUTRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceOg
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc15
load_tile_mm_Pipeline_InputTileHread_InputTileWread
load_tile_mm
entry_proc
fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1
fuse_9x9_1x1_Pipeline_Conv1_ky
fuse_9x9_1x1_Pipeline_acc1
fuse_9x9_1x1_Pipeline_Conv2_dot32
fuse_9x9_1x1_Pipeline_Conv2_ReLU
fuse_9x9_1x1
conv3_5x5_Pipeline_Shift_win32
conv3_5x5_Pipeline_Update_linebuf32
conv3_5x5_Pipeline_Conv3_inputft
conv3_5x5_Pipeline_acc3row
conv3_5x5
compute_tile_df
store_tile_mm_Pipeline_Out_writex
store_tile_mm
dataflow_in_loop_IT_w0
srcnn
