// Seed: 1276154961
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri1 id_4;
  output wire id_3;
  output supply1 id_2;
  input wire id_1;
  assign id_4 = 1;
  assign id_4 = id_1;
  assign id_3 = id_1(id_1 & -1, id_1 - id_1);
  assign id_2 = 1;
endmodule
module module_1 (
    id_1[{-1{-1}} : 1],
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  input wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_4 = id_4;
endmodule
