// Seed: 970960788
module module_0;
endmodule
module module_1 (
    output logic id_0
);
  initial id_0 <= 'd0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output wire id_1,
    input wor id_2,
    input wand id_3,
    output wire id_4,
    output tri id_5,
    input supply0 id_6,
    input uwire id_7
);
  logic id_9 = 1;
  wire  id_10;
  or primCall (id_1, id_10, id_2, id_3, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri0 id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output wire id_6,
    input wand id_7,
    input wand id_8
);
  wire id_10;
  and primCall (id_2, id_3, id_7, id_8);
  module_0 modCall_1 ();
endmodule
