;redcode
;assert 1
	SPL 0, <708
	CMP -205, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, 0
	MOV -7, <-21
	MOV -7, <-21
	ADD 3, 87
	CMP 83, 87
	CMP 83, 87
	MOV #0, -70
	SLT -30, 9
	SLT 0, 0
	SLT 0, 0
	CMP @123, 103
	CMP 0, 1
	CMP -205, <-128
	MOV #0, -70
	SUB @121, 103
	ADD 3, 81
	CMP -205, <-128
	ADD #0, <0
	SLT 0, 708
	DAT #-125, #100
	JMN <125, 100
	SPL @-300, 97
	JMN 0, <708
	JMN 0, <708
	JMN 0, <708
	ADD -1, <-20
	ADD -1, <-20
	DJN @300, 97
	SUB -205, <-128
	DJN @300, 97
	SLT 280, 10
	SLT 280, 10
	SUB -30, 9
	CMP -205, <-128
	SPL 0, <708
	CMP -205, <-428
	SPL 0, <708
	SPL 0, <708
	CMP -205, <-128
	CMP -205, <-128
	SUB @127, 106
	SLT 0, 0
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SLT 0, 0
