
module and2gate(A,B,C);
	input A,B;
	output C;
	assign C = A&B;
endmodule
module and2gate_tb;
	reg a,b;
	wire c;
	and2gate a1(a,b,c);
	initial begin
		a=0; b=0; #100;
		a=0; b=1; #100;
		a=1; b=0; #100;
		a=1; b=1; #100;
	end
	endmodule