// Seed: 1235479881
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3
);
  always @(1) id_4 <= id_4;
endmodule
