

================================================================
== Vitis HLS Report for 'ms_mergesort'
================================================================
* Date:           Thu Sep  1 11:41:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        merge_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.366 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mergesort_label1   |        ?|        ?|         ?|          -|          -|    11|        no|
        | + mergesort_label2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 2 
4 --> 5 
5 --> 3 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %a, i32 666, i32 17, i32 1"   --->   Operation 9 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [merge/sort.c:43]   --->   Operation 13 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%m = phi i32 1, void, i32 %m_1, void"   --->   Operation 14 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %m, i32 11, i32 31" [merge/sort.c:43]   --->   Operation 15 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.44ns)   --->   "%icmp_ln43 = icmp_slt  i21 %tmp, i21 1" [merge/sort.c:43]   --->   Operation 16 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 17 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void, void" [merge/sort.c:43]   --->   Operation 18 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [merge/sort.c:36]   --->   Operation 19 'specloopname' 'specloopname_ln36' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%m_1 = shl i32 %m, i32 1"   --->   Operation 20 'shl' 'm_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.58ns)   --->   "%br_ln44 = br void" [merge/sort.c:44]   --->   Operation 21 'br' 'br_ln44' <Predicate = (icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [merge/sort.c:56]   --->   Operation 22 'ret' 'ret_ln56' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.36>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_2 = phi i32 0, void, i32 %i, void"   --->   Operation 23 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %i_2, i32 11, i32 31" [merge/sort.c:44]   --->   Operation 24 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.44ns)   --->   "%icmp_ln44 = icmp_slt  i21 %tmp_1, i21 1" [merge/sort.c:44]   --->   Operation 25 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void, void" [merge/sort.c:44]   --->   Operation 26 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [merge/sort.c:36]   --->   Operation 27 'specloopname' 'specloopname_ln36' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46 = add i32 %i_2, i32 %m" [merge/sort.c:46]   --->   Operation 28 'add' 'add_ln46' <Predicate = (icmp_ln44)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 29 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%mid = add i32 %add_ln46, i32 4294967295" [merge/sort.c:46]   --->   Operation 29 'add' 'mid' <Predicate = (icmp_ln44)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 30 [1/1] (2.55ns)   --->   "%to = add i32 %mid, i32 %m" [merge/sort.c:47]   --->   Operation 30 'add' 'to' <Predicate = (icmp_ln44)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %to, i32 11, i32 31" [merge/sort.c:48]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.44ns)   --->   "%icmp_ln48 = icmp_slt  i21 %tmp_2, i21 1" [merge/sort.c:48]   --->   Operation 32 'icmp' 'icmp_ln48' <Predicate = (icmp_ln44)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void, void" [merge/sort.c:48]   --->   Operation 33 'br' 'br_ln48' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln43 = br void" [merge/sort.c:43]   --->   Operation 34 'br' 'br_ln43' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 35 [2/2] (4.14ns)   --->   "%call_ln52 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 2048" [merge/sort.c:52]   --->   Operation 35 'call' 'call_ln52' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln52 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 2048" [merge/sort.c:52]   --->   Operation 36 'call' 'call_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln49 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 %to" [merge/sort.c:49]   --->   Operation 38 'call' 'call_ln49' <Predicate = (icmp_ln48)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln50 = br void" [merge/sort.c:50]   --->   Operation 39 'br' 'br_ln50' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (2.55ns)   --->   "%i = add i32 %m_1, i32 %i_2" [merge/sort.c:44]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln44 = br void" [merge/sort.c:44]   --->   Operation 41 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.14>
ST_6 : Operation 42 [2/2] (4.14ns)   --->   "%call_ln49 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 %to" [merge/sort.c:49]   --->   Operation 42 'call' 'call_ln49' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('m') with incoming values : ('m') [10]  (1.59 ns)

 <State 2>: 2.44ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m') [10]  (0 ns)
	'icmp' operation ('icmp_ln43', merge/sort.c:43) [12]  (2.44 ns)

 <State 3>: 9.37ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', merge/sort.c:44) [20]  (0 ns)
	'add' operation ('add_ln46', merge/sort.c:46) [26]  (0 ns)
	'add' operation ('mid', merge/sort.c:46) [27]  (4.37 ns)
	'add' operation ('to', merge/sort.c:47) [28]  (2.55 ns)
	'icmp' operation ('icmp_ln48', merge/sort.c:48) [30]  (2.44 ns)

 <State 4>: 4.14ns
The critical path consists of the following:
	'call' operation ('call_ln52', merge/sort.c:52) to 'merge.1' [33]  (4.14 ns)

 <State 5>: 2.55ns
The critical path consists of the following:
	'add' operation ('i', merge/sort.c:44) [39]  (2.55 ns)

 <State 6>: 4.14ns
The critical path consists of the following:
	'call' operation ('call_ln49', merge/sort.c:49) to 'merge.1' [36]  (4.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
