# Cortex-M3 Core Configuration
# Mainstream ARM Cortex-M with 3-stage pipeline

name = "cortex-m3"

[pipeline]
stages = 3
pipeline_type = "inorder"

# No caches on Cortex-M3 (optional on some implementations)
[cache]

[memory]
load_buffer_size = 4
store_buffer_size = 4

[memory.memory_latency]
type = "fixed"
cycles = 2
