-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    col_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    col_outbuf_ce0 : OUT STD_LOGIC;
    col_outbuf_we0 : OUT STD_LOGIC;
    col_outbuf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    col_inbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    col_inbuf_ce0 : OUT STD_LOGIC;
    col_inbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    dct_coeff_table_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    dct_coeff_table_ce0 : OUT STD_LOGIC;
    dct_coeff_table_q0 : IN STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv29_1000 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000001000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln73_fu_153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln73_reg_454 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_fu_228_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln39_reg_458 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_463 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_463_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_463_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_463_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal n_1_mid2_fu_244_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal n_1_mid2_reg_468 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln39_fu_252_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln39_reg_474 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln46_fu_260_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln46_reg_479 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln46_fu_310_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln46_reg_484 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln46_reg_484_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln46_reg_484_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln46_reg_484_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln41_2_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_reg_499 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_reg_499_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_reg_499_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_reg_499_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_reg_499_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal col_outbuf_addr_reg_518 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln46_1_reg_523 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal zext_ln43_4_fu_325_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln44_fu_336_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_fu_375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_402_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_2_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal n_fu_62 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln41_fu_341_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_n_load : STD_LOGIC_VECTOR (3 downto 0);
    signal k_fu_66 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal indvar_flatten36_fu_70 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal select_ln39_2_fu_270_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_fu_74 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal select_ln73_fu_220_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten52_fu_78 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln73_1_fu_159_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten52_load : STD_LOGIC_VECTOR (9 downto 0);
    signal dct_coeff_table_ce0_local : STD_LOGIC;
    signal col_inbuf_ce0_local : STD_LOGIC;
    signal col_outbuf_we0_local : STD_LOGIC;
    signal col_outbuf_ce0_local : STD_LOGIC;
    signal icmp_ln39_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln73_fu_182_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln55_fu_194_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln55_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln39_1_fu_232_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln39_fu_264_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_293_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln43_fu_300_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_303_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln43_3_fu_316_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln43_fu_319_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln44_fu_330_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln41_fu_379_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln46_1_fu_382_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_402_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dct_mac_muladd_16s_15s_32s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dct_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mac_muladd_16s_15s_32s_32_4_1_U10 : component dct_mac_muladd_16s_15s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => col_inbuf_q0,
        din1 => dct_coeff_table_q0,
        din2 => grp_fu_402_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_402_p3);

    flow_control_loop_pipe_sequential_init_U : component dct_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    i_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_74 <= ap_const_lv4_0;
                elsif (((icmp_ln73_reg_454 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_74 <= select_ln73_fu_220_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten36_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten36_fu_70 <= ap_const_lv8_0;
                elsif (((icmp_ln73_reg_454 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten36_fu_70 <= select_ln39_2_fu_270_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten52_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln73_fu_153_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten52_fu_78 <= add_ln73_1_fu_159_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten52_fu_78 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    k_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_66 <= ap_const_lv4_0;
                elsif (((icmp_ln73_reg_454 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    k_fu_66 <= select_ln39_fu_252_p3;
                end if;
            end if; 
        end if;
    end process;

    n_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    n_fu_62 <= ap_const_lv4_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    n_fu_62 <= add_ln41_fu_341_p2;
                end if;
            end if; 
        end if;
    end process;

    tmp_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    tmp_fu_58 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    tmp_fu_58 <= grp_fu_402_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln46_reg_484 <= add_ln46_fu_310_p2;
                add_ln46_reg_484_pp0_iter3_reg <= add_ln46_reg_484;
                add_ln46_reg_484_pp0_iter4_reg <= add_ln46_reg_484_pp0_iter3_reg;
                add_ln46_reg_484_pp0_iter5_reg <= add_ln46_reg_484_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                col_outbuf_addr_reg_518 <= zext_ln46_fu_375_p1(6 - 1 downto 0);
                empty_reg_463_pp0_iter2_reg <= empty_reg_463;
                empty_reg_463_pp0_iter3_reg <= empty_reg_463_pp0_iter2_reg;
                empty_reg_463_pp0_iter4_reg <= empty_reg_463_pp0_iter3_reg;
                icmp_ln41_2_reg_499 <= icmp_ln41_2_fu_346_p2;
                icmp_ln41_2_reg_499_pp0_iter3_reg <= icmp_ln41_2_reg_499;
                icmp_ln41_2_reg_499_pp0_iter4_reg <= icmp_ln41_2_reg_499_pp0_iter3_reg;
                icmp_ln41_2_reg_499_pp0_iter5_reg <= icmp_ln41_2_reg_499_pp0_iter4_reg;
                icmp_ln41_2_reg_499_pp0_iter6_reg <= icmp_ln41_2_reg_499_pp0_iter5_reg;
                trunc_ln46_1_reg_523 <= add_ln46_1_fu_382_p2(28 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                empty_reg_463 <= empty_fu_238_p2;
                icmp_ln73_reg_454 <= icmp_ln73_fu_153_p2;
                n_1_mid2_reg_468 <= n_1_mid2_fu_244_p3;
                select_ln39_reg_474 <= select_ln39_fu_252_p3;
                trunc_ln39_reg_458 <= trunc_ln39_fu_228_p1;
                trunc_ln46_reg_479 <= trunc_ln46_fu_260_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln39_1_fu_232_p2 <= std_logic_vector(unsigned(select_ln55_fu_194_p3) + unsigned(ap_const_lv4_1));
    add_ln39_fu_264_p2 <= std_logic_vector(unsigned(indvar_flatten36_fu_70) + unsigned(ap_const_lv8_1));
    add_ln41_fu_341_p2 <= std_logic_vector(unsigned(n_1_mid2_reg_468) + unsigned(ap_const_lv4_1));
    add_ln43_fu_319_p2 <= std_logic_vector(unsigned(tmp_3_fu_303_p3) + unsigned(zext_ln43_3_fu_316_p1));
    add_ln44_fu_330_p2 <= std_logic_vector(unsigned(tmp_s_fu_293_p3) + unsigned(zext_ln43_3_fu_316_p1));
    add_ln46_1_fu_382_p2 <= std_logic_vector(unsigned(trunc_ln41_fu_379_p1) + unsigned(ap_const_lv29_1000));
    add_ln46_fu_310_p2 <= std_logic_vector(unsigned(tmp_s_fu_293_p3) + unsigned(zext_ln43_fu_300_p1));
    add_ln73_1_fu_159_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten52_load) + unsigned(ap_const_lv10_1));
    add_ln73_fu_182_p2 <= std_logic_vector(unsigned(i_fu_74) + unsigned(ap_const_lv4_1));
    and_ln55_fu_214_p2 <= (xor_ln55_fu_202_p2 and icmp_ln41_fu_208_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln73_fu_153_p2)
    begin
        if (((icmp_ln73_fu_153_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln73_reg_454)
    begin
        if (((icmp_ln73_reg_454 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten52_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten52_fu_78)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten52_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten52_load <= indvar_flatten52_fu_78;
        end if; 
    end process;


    ap_sig_allocacmp_n_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, n_fu_62, add_ln41_fu_341_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_n_load <= add_ln41_fu_341_p2;
        else 
            ap_sig_allocacmp_n_load <= n_fu_62;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_2_load_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, tmp_fu_58, grp_fu_402_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_sig_allocacmp_tmp_2_load <= grp_fu_402_p3;
        else 
            ap_sig_allocacmp_tmp_2_load <= tmp_fu_58;
        end if; 
    end process;

    col_inbuf_address0 <= zext_ln44_fu_336_p1(6 - 1 downto 0);
    col_inbuf_ce0 <= col_inbuf_ce0_local;

    col_inbuf_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            col_inbuf_ce0_local <= ap_const_logic_1;
        else 
            col_inbuf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_outbuf_address0 <= col_outbuf_addr_reg_518;
    col_outbuf_ce0 <= col_outbuf_ce0_local;

    col_outbuf_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            col_outbuf_ce0_local <= ap_const_logic_1;
        else 
            col_outbuf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_outbuf_d0 <= trunc_ln46_1_reg_523;
    col_outbuf_we0 <= col_outbuf_we0_local;

    col_outbuf_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, icmp_ln41_2_reg_499_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (icmp_ln41_2_reg_499_pp0_iter6_reg = ap_const_lv1_1))) then 
            col_outbuf_we0_local <= ap_const_logic_1;
        else 
            col_outbuf_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    dct_coeff_table_address0 <= zext_ln43_4_fu_325_p1(6 - 1 downto 0);
    dct_coeff_table_ce0 <= dct_coeff_table_ce0_local;

    dct_coeff_table_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dct_coeff_table_ce0_local <= ap_const_logic_1;
        else 
            dct_coeff_table_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_238_p2 <= (icmp_ln39_fu_188_p2 or and_ln55_fu_214_p2);
    grp_fu_402_p2 <= 
        ap_const_lv32_0 when (empty_reg_463_pp0_iter4_reg(0) = '1') else 
        ap_sig_allocacmp_tmp_2_load;
    icmp_ln39_fu_188_p2 <= "1" when (indvar_flatten36_fu_70 = ap_const_lv8_40) else "0";
    icmp_ln41_2_fu_346_p2 <= "1" when (add_ln41_fu_341_p2 = ap_const_lv4_8) else "0";
    icmp_ln41_fu_208_p2 <= "1" when (ap_sig_allocacmp_n_load = ap_const_lv4_8) else "0";
    icmp_ln73_fu_153_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten52_load = ap_const_lv10_200) else "0";
    n_1_mid2_fu_244_p3 <= 
        ap_const_lv4_0 when (empty_fu_238_p2(0) = '1') else 
        ap_sig_allocacmp_n_load;
    select_ln39_2_fu_270_p3 <= 
        ap_const_lv8_1 when (icmp_ln39_fu_188_p2(0) = '1') else 
        add_ln39_fu_264_p2;
    select_ln39_fu_252_p3 <= 
        add_ln39_1_fu_232_p2 when (and_ln55_fu_214_p2(0) = '1') else 
        select_ln55_fu_194_p3;
    select_ln55_fu_194_p3 <= 
        ap_const_lv4_0 when (icmp_ln39_fu_188_p2(0) = '1') else 
        k_fu_66;
    select_ln73_fu_220_p3 <= 
        add_ln73_fu_182_p2 when (icmp_ln39_fu_188_p2(0) = '1') else 
        i_fu_74;
    tmp_3_fu_303_p3 <= (trunc_ln46_reg_479 & ap_const_lv3_0);
    tmp_s_fu_293_p3 <= (trunc_ln39_reg_458 & ap_const_lv3_0);
    trunc_ln39_fu_228_p1 <= select_ln73_fu_220_p3(3 - 1 downto 0);
    trunc_ln41_fu_379_p1 <= grp_fu_402_p3(29 - 1 downto 0);
    trunc_ln46_fu_260_p1 <= select_ln39_fu_252_p3(3 - 1 downto 0);
    xor_ln55_fu_202_p2 <= (icmp_ln39_fu_188_p2 xor ap_const_lv1_1);
    zext_ln43_3_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_1_mid2_reg_468),6));
    zext_ln43_4_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_fu_319_p2),64));
    zext_ln43_fu_300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln39_reg_474),6));
    zext_ln44_fu_336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln44_fu_330_p2),64));
    zext_ln46_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_reg_484_pp0_iter5_reg),64));
end behav;
