#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002628f7dded0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002628f7de4f0 .scope module, "forwarding_unit" "forwarding_unit" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1E";
    .port_info 1 /INPUT 5 "rs2E";
    .port_info 2 /INPUT 5 "rdM";
    .port_info 3 /INPUT 5 "rdW";
    .port_info 4 /INPUT 1 "regwriteM";
    .port_info 5 /INPUT 1 "regwriteW";
    .port_info 6 /OUTPUT 2 "forwardAE";
    .port_info 7 /OUTPUT 2 "forwardBE";
v000002628f7d8530_0 .var "forwardAE", 1 0;
v000002628f7d8990_0 .var "forwardBE", 1 0;
o000002628f7e4dc8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002628f7d8b70_0 .net "rdM", 4 0, o000002628f7e4dc8;  0 drivers
o000002628f7e4df8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002628f7d8f30_0 .net "rdW", 4 0, o000002628f7e4df8;  0 drivers
o000002628f7e4e28 .functor BUFZ 1, C4<z>; HiZ drive
v000002628f83ca70_0 .net "regwriteM", 0 0, o000002628f7e4e28;  0 drivers
o000002628f7e4e58 .functor BUFZ 1, C4<z>; HiZ drive
v000002628f83dd30_0 .net "regwriteW", 0 0, o000002628f7e4e58;  0 drivers
o000002628f7e4e88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002628f83c070_0 .net "rs1E", 4 0, o000002628f7e4e88;  0 drivers
o000002628f7e4eb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002628f83d3d0_0 .net "rs2E", 4 0, o000002628f7e4eb8;  0 drivers
E_000002628f7cfa30/0 .event anyedge, v000002628f83ca70_0, v000002628f7d8b70_0, v000002628f83c070_0, v000002628f83d3d0_0;
E_000002628f7cfa30/1 .event anyedge, v000002628f83dd30_0, v000002628f7d8f30_0;
E_000002628f7cfa30 .event/or E_000002628f7cfa30/0, E_000002628f7cfa30/1;
S_000002628f7de680 .scope module, "hazard_unit" "hazard_unit" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memtoregE";
    .port_info 1 /INPUT 5 "rs1D";
    .port_info 2 /INPUT 5 "rs2D";
    .port_info 3 /INPUT 5 "rdE";
    .port_info 4 /OUTPUT 1 "stallF";
    .port_info 5 /OUTPUT 1 "stallD";
    .port_info 6 /OUTPUT 1 "flushE";
L_000002628f7c32f0 .functor OR 1, L_000002628f844910, L_000002628f8444b0, C4<0>, C4<0>;
o000002628f7e5158 .functor BUFZ 1, C4<z>; HiZ drive
L_000002628f7c2e90 .functor AND 1, o000002628f7e5158, L_000002628f7c32f0, C4<1>, C4<1>;
L_000002628f7c2f70 .functor BUFZ 1, L_000002628f7c2e90, C4<0>, C4<0>, C4<0>;
L_000002628f7c2fe0 .functor BUFZ 1, L_000002628f7c2e90, C4<0>, C4<0>, C4<0>;
L_000002628f7c3910 .functor BUFZ 1, L_000002628f7c2e90, C4<0>, C4<0>, C4<0>;
v000002628f83c6b0_0 .net *"_ivl_0", 0 0, L_000002628f844910;  1 drivers
v000002628f83cd90_0 .net *"_ivl_2", 0 0, L_000002628f8444b0;  1 drivers
v000002628f83c110_0 .net *"_ivl_5", 0 0, L_000002628f7c32f0;  1 drivers
v000002628f83d650_0 .net "flushE", 0 0, L_000002628f7c3910;  1 drivers
v000002628f83be90_0 .net "lwstall", 0 0, L_000002628f7c2e90;  1 drivers
v000002628f83dc90_0 .net "memtoregE", 0 0, o000002628f7e5158;  0 drivers
o000002628f7e5188 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002628f83c430_0 .net "rdE", 4 0, o000002628f7e5188;  0 drivers
o000002628f7e51b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002628f83d8d0_0 .net "rs1D", 4 0, o000002628f7e51b8;  0 drivers
o000002628f7e51e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002628f83c1b0_0 .net "rs2D", 4 0, o000002628f7e51e8;  0 drivers
v000002628f83bf30_0 .net "stallD", 0 0, L_000002628f7c2fe0;  1 drivers
v000002628f83cbb0_0 .net "stallF", 0 0, L_000002628f7c2f70;  1 drivers
L_000002628f844910 .cmp/eq 5, o000002628f7e51b8, o000002628f7e5188;
L_000002628f8444b0 .cmp/eq 5, o000002628f7e51e8, o000002628f7e5188;
S_000002628f7e4bd0 .scope module, "tb_pipeline" "tb_pipeline" 5 1;
 .timescale 0 0;
v000002628f844690_0 .var "clk", 0 0;
v000002628f8431f0_0 .var "reset", 0 0;
S_000002628f7c04a0 .scope module, "dut" "riscvpipeline" 5 3, 6 1 0, S_000002628f7e4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000002628f844a50_0 .net "alu_outM", 31 0, L_000002628f7c3210;  1 drivers
v000002628f843790_0 .net "alucontrolD", 3 0, v000002628f83bfd0_0;  1 drivers
v000002628f843970_0 .net "alusrcD", 0 0, v000002628f83d970_0;  1 drivers
v000002628f843150_0 .net "branchD", 0 0, v000002628f83cc50_0;  1 drivers
v000002628f844730_0 .net "clk", 0 0, v000002628f844690_0;  1 drivers
v000002628f844af0_0 .net "instr", 31 0, L_000002628f8a8630;  1 drivers
v000002628f843e70_0 .net "jumpD", 0 0, v000002628f83da10_0;  1 drivers
v000002628f844050_0 .net "memtoregD", 0 0, v000002628f83c2f0_0;  1 drivers
v000002628f843c90_0 .net "memwriteD", 0 0, v000002628f83d290_0;  1 drivers
v000002628f8447d0_0 .net "memwriteM", 0 0, L_000002628f8a8470;  1 drivers
v000002628f843010_0 .net "pcF", 31 0, v000002628f8406d0_0;  1 drivers
v000002628f8445f0_0 .net "read_data", 31 0, L_000002628f8a8320;  1 drivers
v000002628f8430b0_0 .net "regwriteD", 0 0, v000002628f83d5b0_0;  1 drivers
v000002628f843830_0 .net "reset", 0 0, v000002628f8431f0_0;  1 drivers
v000002628f844370_0 .net "writedataM", 31 0, L_000002628f7c36e0;  1 drivers
L_000002628f843510 .part L_000002628f8a8630, 0, 7;
L_000002628f843330 .part L_000002628f8a8630, 12, 3;
L_000002628f844b90 .part L_000002628f8a8630, 25, 7;
L_000002628f846060 .part v000002628f8406d0_0, 2, 8;
S_000002628f7c0630 .scope module, "c" "controller" 6 17, 7 1 0, S_000002628f7c04a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 4 "alucontrol";
v000002628f83d510_0 .net "alucontrol", 3 0, v000002628f83bfd0_0;  alias, 1 drivers
v000002628f83c390_0 .net "aluop", 1 0, v000002628f83c750_0;  1 drivers
v000002628f83d0b0_0 .net "alusrc", 0 0, v000002628f83d970_0;  alias, 1 drivers
v000002628f83c4d0_0 .net "branch", 0 0, v000002628f83cc50_0;  alias, 1 drivers
v000002628f83c7f0_0 .net "funct3", 2 0, L_000002628f843330;  1 drivers
v000002628f83dab0_0 .net "funct7", 6 0, L_000002628f844b90;  1 drivers
v000002628f83ce30_0 .net "jump", 0 0, v000002628f83da10_0;  alias, 1 drivers
v000002628f83c890_0 .net "memtoreg", 0 0, v000002628f83c2f0_0;  alias, 1 drivers
v000002628f83cf70_0 .net "memwrite", 0 0, v000002628f83d290_0;  alias, 1 drivers
v000002628f83d6f0_0 .net "op", 6 0, L_000002628f843510;  1 drivers
v000002628f83c930_0 .net "regwrite", 0 0, v000002628f83d5b0_0;  alias, 1 drivers
S_000002628f7babb0 .scope module, "ad" "aludec" 7 11, 8 1 0, S_000002628f7c0630;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 2 "aluop";
    .port_info 3 /OUTPUT 4 "alucontrol";
v000002628f83bfd0_0 .var "alucontrol", 3 0;
v000002628f83c250_0 .net "aluop", 1 0, v000002628f83c750_0;  alias, 1 drivers
v000002628f83ccf0_0 .net "funct3", 2 0, L_000002628f843330;  alias, 1 drivers
v000002628f83d1f0_0 .net "funct7", 6 0, L_000002628f844b90;  alias, 1 drivers
E_000002628f7d0830 .event anyedge, v000002628f83c250_0, v000002628f83d1f0_0, v000002628f83ccf0_0;
S_000002628f7bad40 .scope module, "md" "maindec" 7 10, 9 1 0, S_000002628f7c0630;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regwrite";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 2 "aluop";
v000002628f83c750_0 .var "aluop", 1 0;
v000002628f83d970_0 .var "alusrc", 0 0;
v000002628f83cc50_0 .var "branch", 0 0;
v000002628f83da10_0 .var "jump", 0 0;
v000002628f83c2f0_0 .var "memtoreg", 0 0;
v000002628f83d290_0 .var "memwrite", 0 0;
v000002628f83d010_0 .net "op", 6 0, L_000002628f843510;  alias, 1 drivers
v000002628f83d5b0_0 .var "regwrite", 0 0;
E_000002628f7d07b0 .event anyedge, v000002628f83d010_0;
S_000002628f7b9c50 .scope module, "dmem_inst" "dmem" 6 52, 10 1 0, S_000002628f7c04a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000002628f8a8320 .functor BUFZ 32, L_000002628f846420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002628f83c9d0_0 .net *"_ivl_0", 31 0, L_000002628f846420;  1 drivers
v000002628f83c570_0 .net *"_ivl_3", 7 0, L_000002628f8464c0;  1 drivers
v000002628f83c610_0 .net *"_ivl_4", 9 0, L_000002628f846920;  1 drivers
L_000002628f8503a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002628f83cb10_0 .net *"_ivl_7", 1 0, L_000002628f8503a0;  1 drivers
v000002628f83ced0_0 .net "a", 31 0, L_000002628f7c3210;  alias, 1 drivers
v000002628f83d150_0 .net "clk", 0 0, v000002628f844690_0;  alias, 1 drivers
v000002628f83d330 .array "mem", 255 0, 31 0;
v000002628f83d470_0 .net "rd", 31 0, L_000002628f8a8320;  alias, 1 drivers
v000002628f83d790_0 .net "wd", 31 0, L_000002628f7c36e0;  alias, 1 drivers
v000002628f83d830_0 .net "we", 0 0, L_000002628f8a8470;  alias, 1 drivers
E_000002628f7cf870 .event posedge, v000002628f83d150_0;
L_000002628f846420 .array/port v000002628f83d330, L_000002628f846920;
L_000002628f8464c0 .part L_000002628f7c3210, 2, 8;
L_000002628f846920 .concat [ 8 2 0 0], L_000002628f8464c0, L_000002628f8503a0;
S_000002628f7b9de0 .scope module, "dp" "datapath" 6 30, 11 1 0, S_000002628f7c04a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoregD";
    .port_info 3 /INPUT 1 "memwriteD";
    .port_info 4 /INPUT 1 "branchD";
    .port_info 5 /INPUT 1 "alusrcD";
    .port_info 6 /INPUT 1 "regwriteD";
    .port_info 7 /INPUT 1 "jumpD";
    .port_info 8 /INPUT 4 "alucontrolD";
    .port_info 9 /INPUT 32 "instr";
    .port_info 10 /INPUT 32 "readdataM";
    .port_info 11 /OUTPUT 1 "memwriteM";
    .port_info 12 /OUTPUT 32 "aluoutM";
    .port_info 13 /OUTPUT 32 "writedataM";
    .port_info 14 /OUTPUT 32 "pcF";
L_000002628f7c31a0 .functor BUFZ 32, L_000002628f843a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002628f7c3210 .functor BUFZ 32, v000002628f840f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002628f7c36e0 .functor BUFZ 32, L_000002628f845980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002628f8a8470 .functor BUFZ 1, v000002628f83d290_0, C4<0>, C4<0>, C4<0>;
L_000002628f8a89b0 .functor BUFZ 32, L_000002628f843f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002628f850088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002628f8413f0_0 .net/2u *"_ivl_0", 31 0, L_000002628f850088;  1 drivers
v000002628f840130_0 .net *"_ivl_13", 0 0, L_000002628f846740;  1 drivers
v000002628f840950_0 .net *"_ivl_14", 19 0, L_000002628f845840;  1 drivers
v000002628f841cb0_0 .net *"_ivl_17", 11 0, L_000002628f846880;  1 drivers
v000002628f841490_0 .net "alucontrolD", 3 0, v000002628f83bfd0_0;  alias, 1 drivers
v000002628f8410d0_0 .net "aluoutE", 31 0, v000002628f840f90_0;  1 drivers
v000002628f841170_0 .net "aluoutM", 31 0, L_000002628f7c3210;  alias, 1 drivers
v000002628f8415d0_0 .net "alusrcD", 0 0, v000002628f83d970_0;  alias, 1 drivers
v000002628f8404f0_0 .net "branchD", 0 0, v000002628f83cc50_0;  alias, 1 drivers
v000002628f841d50_0 .net "clk", 0 0, v000002628f844690_0;  alias, 1 drivers
v000002628f840a90_0 .net "immD", 31 0, L_000002628f8450c0;  1 drivers
v000002628f83feb0_0 .net "instr", 31 0, L_000002628f8a8630;  alias, 1 drivers
v000002628f8401d0_0 .var "instrD", 31 0;
v000002628f840310_0 .net "jumpD", 0 0, v000002628f83da10_0;  alias, 1 drivers
v000002628f8403b0_0 .net "memtoregD", 0 0, v000002628f83c2f0_0;  alias, 1 drivers
v000002628f840450_0 .net "memwriteD", 0 0, v000002628f83d290_0;  alias, 1 drivers
v000002628f840630_0 .net "memwriteM", 0 0, L_000002628f8a8470;  alias, 1 drivers
v000002628f8406d0_0 .var "pcF", 31 0;
v000002628f840bd0_0 .net "pcnext", 31 0, L_000002628f8a89b0;  1 drivers
v000002628f8409f0_0 .net "pcplus4", 31 0, L_000002628f843f10;  1 drivers
v000002628f840810_0 .net "rd1D", 31 0, L_000002628f843a10;  1 drivers
v000002628f840b30_0 .net "rd2D", 31 0, L_000002628f845980;  1 drivers
v000002628f843290_0 .net "rdD", 4 0, L_000002628f8438d0;  1 drivers
v000002628f844c30_0 .net "readdataM", 31 0, L_000002628f8a8320;  alias, 1 drivers
v000002628f8433d0_0 .net "regwriteD", 0 0, v000002628f83d5b0_0;  alias, 1 drivers
v000002628f8440f0_0 .net "reset", 0 0, v000002628f8431f0_0;  alias, 1 drivers
v000002628f8436f0_0 .net "rs1D", 4 0, L_000002628f843dd0;  1 drivers
v000002628f844870_0 .net "rs2D", 4 0, L_000002628f844410;  1 drivers
v000002628f844d70_0 .net "srcA", 31 0, L_000002628f7c31a0;  1 drivers
v000002628f842ed0_0 .net "srcB", 31 0, L_000002628f845c00;  1 drivers
v000002628f844190_0 .net "writedataM", 31 0, L_000002628f7c36e0;  alias, 1 drivers
v000002628f844550_0 .net "zero", 0 0, v000002628f83fff0_0;  1 drivers
E_000002628f7d0230 .event posedge, v000002628f8440f0_0, v000002628f83d150_0;
L_000002628f843f10 .arith/sum 32, v000002628f8406d0_0, L_000002628f850088;
L_000002628f843dd0 .part v000002628f8401d0_0, 15, 5;
L_000002628f844410 .part v000002628f8401d0_0, 20, 5;
L_000002628f8438d0 .part v000002628f8401d0_0, 7, 5;
L_000002628f846740 .part v000002628f8401d0_0, 31, 1;
LS_000002628f845840_0_0 .concat [ 1 1 1 1], L_000002628f846740, L_000002628f846740, L_000002628f846740, L_000002628f846740;
LS_000002628f845840_0_4 .concat [ 1 1 1 1], L_000002628f846740, L_000002628f846740, L_000002628f846740, L_000002628f846740;
LS_000002628f845840_0_8 .concat [ 1 1 1 1], L_000002628f846740, L_000002628f846740, L_000002628f846740, L_000002628f846740;
LS_000002628f845840_0_12 .concat [ 1 1 1 1], L_000002628f846740, L_000002628f846740, L_000002628f846740, L_000002628f846740;
LS_000002628f845840_0_16 .concat [ 1 1 1 1], L_000002628f846740, L_000002628f846740, L_000002628f846740, L_000002628f846740;
LS_000002628f845840_1_0 .concat [ 4 4 4 4], LS_000002628f845840_0_0, LS_000002628f845840_0_4, LS_000002628f845840_0_8, LS_000002628f845840_0_12;
LS_000002628f845840_1_4 .concat [ 4 0 0 0], LS_000002628f845840_0_16;
L_000002628f845840 .concat [ 16 4 0 0], LS_000002628f845840_1_0, LS_000002628f845840_1_4;
L_000002628f846880 .part v000002628f8401d0_0, 20, 12;
L_000002628f8450c0 .concat [ 12 20 0 0], L_000002628f846880, L_000002628f845840;
L_000002628f845c00 .functor MUXZ 32, L_000002628f845980, L_000002628f8450c0, v000002628f83d970_0, C4<>;
S_000002628f7b3d80 .scope module, "alu_inst" "alu" 11 41, 12 1 0, S_000002628f7b9de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v000002628f83db50_0 .net "a", 31 0, L_000002628f7c31a0;  alias, 1 drivers
v000002628f83dbf0_0 .net "alucontrol", 3 0, v000002628f83bfd0_0;  alias, 1 drivers
v000002628f8408b0_0 .net "b", 31 0, L_000002628f845c00;  alias, 1 drivers
v000002628f840f90_0 .var "result", 31 0;
v000002628f83fff0_0 .var "zero", 0 0;
E_000002628f7d0270 .event anyedge, v000002628f83bfd0_0, v000002628f83db50_0, v000002628f8408b0_0, v000002628f8408b0_0;
S_000002628f7b3f10 .scope module, "rf" "regfile" 11 28, 13 1 0, S_000002628f7b9de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000002628f840590_0 .net *"_ivl_0", 31 0, L_000002628f8449b0;  1 drivers
v000002628f83ff50_0 .net *"_ivl_10", 6 0, L_000002628f843d30;  1 drivers
L_000002628f850160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002628f841990_0 .net *"_ivl_13", 1 0, L_000002628f850160;  1 drivers
L_000002628f8501a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002628f841710_0 .net/2u *"_ivl_14", 31 0, L_000002628f8501a8;  1 drivers
v000002628f8412b0_0 .net *"_ivl_18", 31 0, L_000002628f843ab0;  1 drivers
L_000002628f8501f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002628f840ef0_0 .net *"_ivl_21", 26 0, L_000002628f8501f0;  1 drivers
L_000002628f850238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002628f841350_0 .net/2u *"_ivl_22", 31 0, L_000002628f850238;  1 drivers
v000002628f841850_0 .net *"_ivl_24", 0 0, L_000002628f843b50;  1 drivers
v000002628f841a30_0 .net *"_ivl_26", 31 0, L_000002628f843bf0;  1 drivers
v000002628f840770_0 .net *"_ivl_28", 6 0, L_000002628f846ce0;  1 drivers
L_000002628f8500d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002628f840e50_0 .net *"_ivl_3", 26 0, L_000002628f8500d0;  1 drivers
L_000002628f850280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002628f841ad0_0 .net *"_ivl_31", 1 0, L_000002628f850280;  1 drivers
L_000002628f8502c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002628f8418f0_0 .net/2u *"_ivl_32", 31 0, L_000002628f8502c8;  1 drivers
L_000002628f850118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002628f8417b0_0 .net/2u *"_ivl_4", 31 0, L_000002628f850118;  1 drivers
v000002628f841530_0 .net *"_ivl_6", 0 0, L_000002628f844cd0;  1 drivers
v000002628f841670_0 .net *"_ivl_8", 31 0, L_000002628f843470;  1 drivers
v000002628f841030_0 .net "a1", 4 0, L_000002628f843dd0;  alias, 1 drivers
v000002628f840c70_0 .net "a2", 4 0, L_000002628f844410;  alias, 1 drivers
v000002628f840270_0 .net "a3", 4 0, L_000002628f8438d0;  alias, 1 drivers
v000002628f841210_0 .net "clk", 0 0, v000002628f844690_0;  alias, 1 drivers
v000002628f841b70_0 .net "rd1", 31 0, L_000002628f843a10;  alias, 1 drivers
v000002628f840090_0 .net "rd2", 31 0, L_000002628f845980;  alias, 1 drivers
v000002628f840d10 .array "rf", 0 31, 31 0;
L_000002628f850310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002628f840db0_0 .net "wd3", 31 0, L_000002628f850310;  1 drivers
v000002628f841c10_0 .net "we3", 0 0, v000002628f83d5b0_0;  alias, 1 drivers
L_000002628f8449b0 .concat [ 5 27 0 0], L_000002628f843dd0, L_000002628f8500d0;
L_000002628f844cd0 .cmp/ne 32, L_000002628f8449b0, L_000002628f850118;
L_000002628f843470 .array/port v000002628f840d10, L_000002628f843d30;
L_000002628f843d30 .concat [ 5 2 0 0], L_000002628f843dd0, L_000002628f850160;
L_000002628f843a10 .functor MUXZ 32, L_000002628f8501a8, L_000002628f843470, L_000002628f844cd0, C4<>;
L_000002628f843ab0 .concat [ 5 27 0 0], L_000002628f844410, L_000002628f8501f0;
L_000002628f843b50 .cmp/ne 32, L_000002628f843ab0, L_000002628f850238;
L_000002628f843bf0 .array/port v000002628f840d10, L_000002628f846ce0;
L_000002628f846ce0 .concat [ 5 2 0 0], L_000002628f844410, L_000002628f850280;
L_000002628f845980 .functor MUXZ 32, L_000002628f8502c8, L_000002628f843bf0, L_000002628f843b50, C4<>;
S_000002628f7b0d80 .scope module, "imem_inst" "imem" 6 49, 14 1 0, S_000002628f7c04a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000002628f8a8630 .functor BUFZ 32, L_000002628f845e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002628f842f70_0 .net *"_ivl_0", 31 0, L_000002628f845e80;  1 drivers
v000002628f8435b0_0 .net *"_ivl_2", 9 0, L_000002628f846380;  1 drivers
L_000002628f850358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002628f8442d0_0 .net *"_ivl_5", 1 0, L_000002628f850358;  1 drivers
v000002628f843650_0 .net "a", 7 0, L_000002628f846060;  1 drivers
v000002628f844230 .array "mem", 255 0, 31 0;
v000002628f843fb0_0 .net "rd", 31 0, L_000002628f8a8630;  alias, 1 drivers
L_000002628f845e80 .array/port v000002628f844230, L_000002628f846380;
L_000002628f846380 .concat [ 8 2 0 0], L_000002628f846060, L_000002628f850358;
    .scope S_000002628f7de4f0;
T_0 ;
Ewait_0 .event/or E_000002628f7cfa30, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002628f7d8530_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002628f7d8990_0, 0, 2;
    %load/vec4 v000002628f83ca70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v000002628f7d8b70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000002628f7d8b70_0;
    %load/vec4 v000002628f83c070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002628f7d8530_0, 0, 2;
T_0.0 ;
    %load/vec4 v000002628f83ca70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.7, 10;
    %load/vec4 v000002628f7d8b70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v000002628f7d8b70_0;
    %load/vec4 v000002628f83d3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002628f7d8990_0, 0, 2;
T_0.4 ;
    %load/vec4 v000002628f83dd30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.11, 10;
    %load/vec4 v000002628f7d8f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v000002628f7d8f30_0;
    %load/vec4 v000002628f83c070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002628f7d8530_0, 0, 2;
T_0.8 ;
    %load/vec4 v000002628f83dd30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.15, 10;
    %load/vec4 v000002628f7d8f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.14, 9;
    %load/vec4 v000002628f7d8f30_0;
    %load/vec4 v000002628f83d3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002628f7d8990_0, 0, 2;
T_0.12 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002628f7bad40;
T_1 ;
Ewait_1 .event/or E_000002628f7d07b0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002628f83c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002628f83d290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002628f83cc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002628f83d970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002628f83d5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002628f83da10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002628f83c750_0, 0, 2;
    %load/vec4 v000002628f83d010_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f83d5b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002628f83c750_0, 0, 2;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f83d5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f83d970_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002628f83c750_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f83c2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f83d5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f83d970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002628f83c750_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f83d290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f83d970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002628f83c750_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f83cc50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002628f83c750_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f83da10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f83d5b0_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002628f7babb0;
T_2 ;
Ewait_2 .event/or E_000002628f7d0830, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000002628f83c250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000002628f83d1f0_0;
    %load/vec4 v000002628f83ccf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 10;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000002628f83ccf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.21;
T_2.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.21;
T_2.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002628f83bfd0_0, 0, 4;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002628f7b3f10;
T_3 ;
    %wait E_000002628f7cf870;
    %load/vec4 v000002628f841c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000002628f840270_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002628f840db0_0;
    %load/vec4 v000002628f840270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002628f840d10, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002628f7b3d80;
T_4 ;
Ewait_3 .event/or E_000002628f7d0270, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000002628f83dbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002628f840f90_0, 0, 32;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v000002628f83db50_0;
    %load/vec4 v000002628f8408b0_0;
    %add;
    %store/vec4 v000002628f840f90_0, 0, 32;
    %jmp T_4.10;
T_4.1 ;
    %load/vec4 v000002628f83db50_0;
    %load/vec4 v000002628f8408b0_0;
    %sub;
    %store/vec4 v000002628f840f90_0, 0, 32;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v000002628f83db50_0;
    %load/vec4 v000002628f8408b0_0;
    %and;
    %store/vec4 v000002628f840f90_0, 0, 32;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v000002628f83db50_0;
    %load/vec4 v000002628f8408b0_0;
    %or;
    %store/vec4 v000002628f840f90_0, 0, 32;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v000002628f83db50_0;
    %load/vec4 v000002628f8408b0_0;
    %xor;
    %store/vec4 v000002628f840f90_0, 0, 32;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v000002628f83db50_0;
    %load/vec4 v000002628f8408b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002628f840f90_0, 0, 32;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v000002628f83db50_0;
    %load/vec4 v000002628f8408b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002628f840f90_0, 0, 32;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v000002628f83db50_0;
    %load/vec4 v000002628f8408b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.11, 8;
    %load/vec4 v000002628f83db50_0;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %load/vec4 v000002628f8408b0_0;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v000002628f840f90_0, 0, 32;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v000002628f83db50_0;
    %load/vec4 v000002628f8408b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.13, 8;
    %load/vec4 v000002628f8408b0_0;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %load/vec4 v000002628f83db50_0;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v000002628f840f90_0, 0, 32;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %load/vec4 v000002628f840f90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002628f83fff0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002628f7b9de0;
T_5 ;
    %wait E_000002628f7d0230;
    %load/vec4 v000002628f8440f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002628f8406d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002628f840bd0_0;
    %assign/vec4 v000002628f8406d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002628f7b9de0;
T_6 ;
    %wait E_000002628f7cf870;
    %load/vec4 v000002628f83feb0_0;
    %assign/vec4 v000002628f8401d0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000002628f7b0d80;
T_7 ;
    %vpi_call/w 14 6 "$readmemh", "tests/rvx10_pipeline.hex", v000002628f844230 {0 0 0};
    %vpi_call/w 14 7 "$display", "Instruction memory loaded." {0 0 0};
    %end;
    .thread T_7;
    .scope S_000002628f7b9c50;
T_8 ;
    %wait E_000002628f7cf870;
    %load/vec4 v000002628f83d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002628f83d790_0;
    %load/vec4 v000002628f83ced0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002628f83d330, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002628f7e4bd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002628f844690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002628f8431f0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_000002628f7e4bd0;
T_10 ;
    %delay 5, 0;
    %load/vec4 v000002628f844690_0;
    %inv;
    %store/vec4 v000002628f844690_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000002628f7e4bd0;
T_11 ;
    %vpi_call/w 5 8 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 5 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002628f7e4bd0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002628f8431f0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call/w 5 11 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "src/forwarding_unit.sv";
    "src/hazard_unit.sv";
    "tb/tb_pipeline.sv";
    "src/riscvpipeline.sv";
    "src/controller.sv";
    "src/aludec.sv";
    "src/maindec.sv";
    "src/dmem.sv";
    "src/datapath.sv";
    "src/alu.sv";
    "src/regfile.sv";
    "src/imem.sv";
