--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20289 paths analyzed, 1378 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.925ns.
--------------------------------------------------------------------------------

Paths for end point c1/w0_index_17 (SLICE_X66Y82.F1), 336 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_21 (FF)
  Destination:          c1/w0_index_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.885ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_21 to c1/w0_index_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.XQ      Tcko                  0.592   c1/w0_index<21>
                                                       c1/w0_index_21
    SLICE_X67Y80.G2      net (fanout=3)        1.292   c1/w0_index<21>
    SLICE_X67Y80.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<1>
                                                       c1/state_cmp_eq00001_wg_lut<1>
                                                       c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.COUT    Tbyp                  0.118   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.XB      Tcinxb                0.404   c1/w0_index<15>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.F2      net (fanout=6)        0.851   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.X       Tilo                  0.704   c1/state_cmp_eq0003
                                                       c1/state_cmp_eq00032
    SLICE_X66Y80.F2      net (fanout=3)        0.763   c1/state_cmp_eq0003
    SLICE_X66Y80.X       Tilo                  0.759   N92
                                                       c1/w0_index_mux0000<0>121_SW0_SW0
    SLICE_X63Y80.F1      net (fanout=1)        0.697   N92
    SLICE_X63Y80.X       Tilo                  0.704   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X66Y82.F1      net (fanout=17)       1.108   c1/N12
    SLICE_X66Y82.CLK     Tfck                  0.892   c1/w0_index<17>
                                                       c1/w0_index_mux0000<17>1
                                                       c1/w0_index_17
    -------------------------------------------------  ---------------------------
    Total                                      9.885ns (5.174ns logic, 4.711ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_8_BRB2 (FF)
  Destination:          c1/w0_index_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.881ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_8_BRB2 to c1/w0_index_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.XQ      Tcko                  0.591   c1/w0_index_8_BRB2
                                                       c1/w0_index_8_BRB2
    SLICE_X68Y80.G1      net (fanout=1)        1.351   c1/w0_index_8_BRB2
    SLICE_X68Y80.Y       Tilo                  0.759   c1/w0_index_8_BRB0
                                                       c1/w0_index_mux0000<8>1
    SLICE_X64Y78.F3      net (fanout=6)        1.003   c1/w0_index<8>
    SLICE_X64Y78.X       Tilo                  0.759   c1/w0_index_11_BRB0
                                                       c1/state_cmp_eq000211_SW1
    SLICE_X66Y80.G2      net (fanout=1)        0.434   N107
    SLICE_X66Y80.Y       Tilo                  0.759   N92
                                                       c1/state_cmp_eq0005
    SLICE_X66Y80.F4      net (fanout=3)        0.065   c1/state_cmp_eq0005
    SLICE_X66Y80.X       Tilo                  0.759   N92
                                                       c1/w0_index_mux0000<0>121_SW0_SW0
    SLICE_X63Y80.F1      net (fanout=1)        0.697   N92
    SLICE_X63Y80.X       Tilo                  0.704   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X66Y82.F1      net (fanout=17)       1.108   c1/N12
    SLICE_X66Y82.CLK     Tfck                  0.892   c1/w0_index<17>
                                                       c1/w0_index_mux0000<17>1
                                                       c1/w0_index_17
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (5.223ns logic, 4.658ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_18 (FF)
  Destination:          c1/w0_index_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.834ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_18 to c1/w0_index_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y82.YQ      Tcko                  0.652   c1/state_FSM_FFd34
                                                       c1/w0_index_18
    SLICE_X67Y80.G1      net (fanout=3)        1.181   c1/w0_index<18>
    SLICE_X67Y80.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<1>
                                                       c1/state_cmp_eq00001_wg_lut<1>
                                                       c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.COUT    Tbyp                  0.118   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.XB      Tcinxb                0.404   c1/w0_index<15>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.F2      net (fanout=6)        0.851   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.X       Tilo                  0.704   c1/state_cmp_eq0003
                                                       c1/state_cmp_eq00032
    SLICE_X66Y80.F2      net (fanout=3)        0.763   c1/state_cmp_eq0003
    SLICE_X66Y80.X       Tilo                  0.759   N92
                                                       c1/w0_index_mux0000<0>121_SW0_SW0
    SLICE_X63Y80.F1      net (fanout=1)        0.697   N92
    SLICE_X63Y80.X       Tilo                  0.704   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X66Y82.F1      net (fanout=17)       1.108   c1/N12
    SLICE_X66Y82.CLK     Tfck                  0.892   c1/w0_index<17>
                                                       c1/w0_index_mux0000<17>1
                                                       c1/w0_index_17
    -------------------------------------------------  ---------------------------
    Total                                      9.834ns (5.234ns logic, 4.600ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_22 (SLICE_X64Y82.G4), 336 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_21 (FF)
  Destination:          c1/w0_index_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.828ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_21 to c1/w0_index_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.XQ      Tcko                  0.592   c1/w0_index<21>
                                                       c1/w0_index_21
    SLICE_X67Y80.G2      net (fanout=3)        1.292   c1/w0_index<21>
    SLICE_X67Y80.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<1>
                                                       c1/state_cmp_eq00001_wg_lut<1>
                                                       c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.COUT    Tbyp                  0.118   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.XB      Tcinxb                0.404   c1/w0_index<15>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.F2      net (fanout=6)        0.851   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.X       Tilo                  0.704   c1/state_cmp_eq0003
                                                       c1/state_cmp_eq00032
    SLICE_X66Y80.F2      net (fanout=3)        0.763   c1/state_cmp_eq0003
    SLICE_X66Y80.X       Tilo                  0.759   N92
                                                       c1/w0_index_mux0000<0>121_SW0_SW0
    SLICE_X63Y80.F1      net (fanout=1)        0.697   N92
    SLICE_X63Y80.X       Tilo                  0.704   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X64Y82.G4      net (fanout=17)       1.051   c1/N12
    SLICE_X64Y82.CLK     Tgck                  0.892   c1/w0_index<21>
                                                       c1/w0_index_mux0000<22>1
                                                       c1/w0_index_22
    -------------------------------------------------  ---------------------------
    Total                                      9.828ns (5.174ns logic, 4.654ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_8_BRB2 (FF)
  Destination:          c1/w0_index_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.824ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_8_BRB2 to c1/w0_index_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.XQ      Tcko                  0.591   c1/w0_index_8_BRB2
                                                       c1/w0_index_8_BRB2
    SLICE_X68Y80.G1      net (fanout=1)        1.351   c1/w0_index_8_BRB2
    SLICE_X68Y80.Y       Tilo                  0.759   c1/w0_index_8_BRB0
                                                       c1/w0_index_mux0000<8>1
    SLICE_X64Y78.F3      net (fanout=6)        1.003   c1/w0_index<8>
    SLICE_X64Y78.X       Tilo                  0.759   c1/w0_index_11_BRB0
                                                       c1/state_cmp_eq000211_SW1
    SLICE_X66Y80.G2      net (fanout=1)        0.434   N107
    SLICE_X66Y80.Y       Tilo                  0.759   N92
                                                       c1/state_cmp_eq0005
    SLICE_X66Y80.F4      net (fanout=3)        0.065   c1/state_cmp_eq0005
    SLICE_X66Y80.X       Tilo                  0.759   N92
                                                       c1/w0_index_mux0000<0>121_SW0_SW0
    SLICE_X63Y80.F1      net (fanout=1)        0.697   N92
    SLICE_X63Y80.X       Tilo                  0.704   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X64Y82.G4      net (fanout=17)       1.051   c1/N12
    SLICE_X64Y82.CLK     Tgck                  0.892   c1/w0_index<21>
                                                       c1/w0_index_mux0000<22>1
                                                       c1/w0_index_22
    -------------------------------------------------  ---------------------------
    Total                                      9.824ns (5.223ns logic, 4.601ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_18 (FF)
  Destination:          c1/w0_index_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.777ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_18 to c1/w0_index_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y82.YQ      Tcko                  0.652   c1/state_FSM_FFd34
                                                       c1/w0_index_18
    SLICE_X67Y80.G1      net (fanout=3)        1.181   c1/w0_index<18>
    SLICE_X67Y80.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<1>
                                                       c1/state_cmp_eq00001_wg_lut<1>
                                                       c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.COUT    Tbyp                  0.118   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.XB      Tcinxb                0.404   c1/w0_index<15>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.F2      net (fanout=6)        0.851   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.X       Tilo                  0.704   c1/state_cmp_eq0003
                                                       c1/state_cmp_eq00032
    SLICE_X66Y80.F2      net (fanout=3)        0.763   c1/state_cmp_eq0003
    SLICE_X66Y80.X       Tilo                  0.759   N92
                                                       c1/w0_index_mux0000<0>121_SW0_SW0
    SLICE_X63Y80.F1      net (fanout=1)        0.697   N92
    SLICE_X63Y80.X       Tilo                  0.704   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X64Y82.G4      net (fanout=17)       1.051   c1/N12
    SLICE_X64Y82.CLK     Tgck                  0.892   c1/w0_index<21>
                                                       c1/w0_index_mux0000<22>1
                                                       c1/w0_index_22
    -------------------------------------------------  ---------------------------
    Total                                      9.777ns (5.234ns logic, 4.543ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_20 (SLICE_X64Y83.G4), 336 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_21 (FF)
  Destination:          c1/w0_index_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.828ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_21 to c1/w0_index_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.XQ      Tcko                  0.592   c1/w0_index<21>
                                                       c1/w0_index_21
    SLICE_X67Y80.G2      net (fanout=3)        1.292   c1/w0_index<21>
    SLICE_X67Y80.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<1>
                                                       c1/state_cmp_eq00001_wg_lut<1>
                                                       c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.COUT    Tbyp                  0.118   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.XB      Tcinxb                0.404   c1/w0_index<15>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.F2      net (fanout=6)        0.851   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.X       Tilo                  0.704   c1/state_cmp_eq0003
                                                       c1/state_cmp_eq00032
    SLICE_X66Y80.F2      net (fanout=3)        0.763   c1/state_cmp_eq0003
    SLICE_X66Y80.X       Tilo                  0.759   N92
                                                       c1/w0_index_mux0000<0>121_SW0_SW0
    SLICE_X63Y80.F1      net (fanout=1)        0.697   N92
    SLICE_X63Y80.X       Tilo                  0.704   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X64Y83.G4      net (fanout=17)       1.051   c1/N12
    SLICE_X64Y83.CLK     Tgck                  0.892   c1/w0_index<1>
                                                       c1/w0_index_mux0000<20>1
                                                       c1/w0_index_20
    -------------------------------------------------  ---------------------------
    Total                                      9.828ns (5.174ns logic, 4.654ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_8_BRB2 (FF)
  Destination:          c1/w0_index_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.824ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_8_BRB2 to c1/w0_index_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.XQ      Tcko                  0.591   c1/w0_index_8_BRB2
                                                       c1/w0_index_8_BRB2
    SLICE_X68Y80.G1      net (fanout=1)        1.351   c1/w0_index_8_BRB2
    SLICE_X68Y80.Y       Tilo                  0.759   c1/w0_index_8_BRB0
                                                       c1/w0_index_mux0000<8>1
    SLICE_X64Y78.F3      net (fanout=6)        1.003   c1/w0_index<8>
    SLICE_X64Y78.X       Tilo                  0.759   c1/w0_index_11_BRB0
                                                       c1/state_cmp_eq000211_SW1
    SLICE_X66Y80.G2      net (fanout=1)        0.434   N107
    SLICE_X66Y80.Y       Tilo                  0.759   N92
                                                       c1/state_cmp_eq0005
    SLICE_X66Y80.F4      net (fanout=3)        0.065   c1/state_cmp_eq0005
    SLICE_X66Y80.X       Tilo                  0.759   N92
                                                       c1/w0_index_mux0000<0>121_SW0_SW0
    SLICE_X63Y80.F1      net (fanout=1)        0.697   N92
    SLICE_X63Y80.X       Tilo                  0.704   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X64Y83.G4      net (fanout=17)       1.051   c1/N12
    SLICE_X64Y83.CLK     Tgck                  0.892   c1/w0_index<1>
                                                       c1/w0_index_mux0000<20>1
                                                       c1/w0_index_20
    -------------------------------------------------  ---------------------------
    Total                                      9.824ns (5.223ns logic, 4.601ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_18 (FF)
  Destination:          c1/w0_index_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.777ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_18 to c1/w0_index_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y82.YQ      Tcko                  0.652   c1/state_FSM_FFd34
                                                       c1/w0_index_18
    SLICE_X67Y80.G1      net (fanout=3)        1.181   c1/w0_index<18>
    SLICE_X67Y80.COUT    Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<1>
                                                       c1/state_cmp_eq00001_wg_lut<1>
                                                       c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<1>
    SLICE_X67Y81.COUT    Tbyp                  0.118   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_cy<2>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.CIN     net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X67Y82.XB      Tcinxb                0.404   c1/w0_index<15>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.F2      net (fanout=6)        0.851   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X69Y79.X       Tilo                  0.704   c1/state_cmp_eq0003
                                                       c1/state_cmp_eq00032
    SLICE_X66Y80.F2      net (fanout=3)        0.763   c1/state_cmp_eq0003
    SLICE_X66Y80.X       Tilo                  0.759   N92
                                                       c1/w0_index_mux0000<0>121_SW0_SW0
    SLICE_X63Y80.F1      net (fanout=1)        0.697   N92
    SLICE_X63Y80.X       Tilo                  0.704   c1/w0_index_11_BRB3
                                                       c1/w0_index_mux0000<0>145
    SLICE_X64Y83.G4      net (fanout=17)       1.051   c1/N12
    SLICE_X64Y83.CLK     Tgck                  0.892   c1/w0_index<1>
                                                       c1/w0_index_mux0000<20>1
                                                       c1/w0_index_20
    -------------------------------------------------  ---------------------------
    Total                                      9.777ns (5.234ns logic, 4.543ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point i_0 (SLICE_X63Y101.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_0 (FF)
  Destination:          i_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_0 to i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y101.YQ     Tcko                  0.470   i<0>
                                                       i_0
    SLICE_X63Y101.BY     net (fanout=2)        0.398   i<0>
    SLICE_X63Y101.CLK    Tckdi       (-Th)    -0.135   i<0>
                                                       i_0
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.605ns logic, 0.398ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point cc_1 (SLICE_X79Y55.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cc_1 (FF)
  Destination:          cc_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50buf rising at 10.000ns
  Destination Clock:    clk50buf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cc_1 to cc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y55.YQ      Tcko                  0.470   cc_1
                                                       cc_1
    SLICE_X79Y55.BY      net (fanout=2)        0.420   cc_1
    SLICE_X79Y55.CLK     Tckdi       (-Th)    -0.135   cc_1
                                                       cc_1
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.605ns logic, 0.420ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd1 (SLICE_X60Y81.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd2 (FF)
  Destination:          c1/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.023ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.009 - 0.012)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd2 to c1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y82.XQ      Tcko                  0.474   c1/state_FSM_FFd2
                                                       c1/state_FSM_FFd2
    SLICE_X60Y81.BY      net (fanout=2)        0.397   c1/state_FSM_FFd2
    SLICE_X60Y81.CLK     Tckdi       (-Th)    -0.152   c1/state_FSM_FFd25
                                                       c1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.626ns logic, 0.397ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: state_FSM_FFd9/SR
  Logical resource: state_FSM_FFd9/SR
  Location pin: SLICE_X67Y52.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: state_FSM_FFd9/SR
  Logical resource: state_FSM_FFd9/SR
  Location pin: SLICE_X67Y52.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: c1/w0_index_10_BRB0/SR
  Logical resource: c1/w0_index_10_BRB0/SR
  Location pin: SLICE_X68Y79.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 680 paths analyzed, 344 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.913ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_3 (SLICE_X79Y23.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_3 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L17.IQ1              Tiockiq               0.508   ov7670_href1
                                                       inst_ov7670capt1/latched_href
    SLICE_X79Y23.G1      net (fanout=13)       3.562   inst_ov7670capt1/latched_href
    SLICE_X79Y23.CLK     Tgck                  0.837   inst_ov7670capt1/d_latch<3>
                                                       inst_ov7670capt1/d_latch_mux0001<3>1
                                                       inst_ov7670capt1/d_latch_3
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (1.345ns logic, 3.562ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_6 (SLICE_X88Y5.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_6 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L17.IQ1              Tiockiq               0.508   ov7670_href1
                                                       inst_ov7670capt1/latched_href
    SLICE_X88Y5.G1       net (fanout=13)       3.501   inst_ov7670capt1/latched_href
    SLICE_X88Y5.CLK      Tgck                  0.892   inst_ov7670capt1/d_latch<6>
                                                       inst_ov7670capt1/d_latch_mux0001<6>1
                                                       inst_ov7670capt1/d_latch_6
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.400ns logic, 3.501ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_5 (SLICE_X88Y22.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_5 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L17.IQ1              Tiockiq               0.508   ov7670_href1
                                                       inst_ov7670capt1/latched_href
    SLICE_X88Y22.G3      net (fanout=13)       3.471   inst_ov7670capt1/latched_href
    SLICE_X88Y22.CLK     Tgck                  0.892   inst_ov7670capt1/d_latch<5>
                                                       inst_ov7670capt1/d_latch_mux0001<5>1
                                                       inst_ov7670capt1/d_latch_5
    -------------------------------------------------  ---------------------------
    Total                                      4.871ns (1.400ns logic, 3.471ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y2.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_9 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.116 - 0.091)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_9 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y12.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_9
    RAMB16_X1Y2.DIA0     net (fanout=2)        0.694   inst_ov7670capt1/d_latch<9>
    RAMB16_X1Y2.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.344ns logic, 0.694ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y5.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.104 - 0.103)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y33.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<4>
                                                       inst_ov7670capt1/d_latch_4
    RAMB16_X1Y5.DIA0     net (fanout=2)        0.771   inst_ov7670capt1/d_latch<4>
    RAMB16_X1Y5.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.396ns logic, 0.771ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y1.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_6 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.104 - 0.131)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_6 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y5.YQ       Tcko                  0.522   inst_ov7670capt1/d_latch<6>
                                                       inst_ov7670capt1/d_latch_6
    RAMB16_X1Y1.DIA0     net (fanout=2)        0.803   inst_ov7670capt1/d_latch<6>
    RAMB16_X1Y1.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.396ns logic, 0.803ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<0>/SR
  Logical resource: inst_ov7670capt1/address_0/SR
  Location pin: SLICE_X66Y26.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<0>/SR
  Logical resource: inst_ov7670capt1/address_0/SR
  Location pin: SLICE_X66Y26.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_vsync/SR
  Logical resource: inst_ov7670capt1/latched_vsync/SR
  Location pin: SLICE_X73Y37.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.925|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.607|    4.957|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 20969 paths, 0 nets, and 3453 connections

Design statistics:
   Minimum period:   9.925ns{1}   (Maximum frequency: 100.756MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 12 18:28:01 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



