{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540769060011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540769060021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 18:24:19 2018 " "Processing started: Sun Oct 28 18:24:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540769060021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540769060021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Receiver -c UART_Receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Receiver -c UART_Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540769060021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540769060531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540769060531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/uart_receiver/uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/uart_receiver/uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Receiver-arch " "Found design unit 1: UART_Receiver-arch" {  } { { "../../src/UART_Receiver/UART_Receiver.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540769074321 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Found entity 1: UART_Receiver" {  } { { "../../src/UART_Receiver/UART_Receiver.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540769074321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540769074321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/uart_receiver/baud_rate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/uart_receiver/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Baud_rate_generator-arch " "Found design unit 1: Baud_rate_generator-arch" {  } { { "../../src/UART_Receiver/Baud_rate_generator.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/Baud_rate_generator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540769074321 ""} { "Info" "ISGN_ENTITY_NAME" "1 Baud_rate_generator " "Found entity 1: Baud_rate_generator" {  } { { "../../src/UART_Receiver/Baud_rate_generator.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/Baud_rate_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540769074321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540769074321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/uart_receiver/uart_receiver_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/uart_receiver/uart_receiver_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Receiver_logic-arch " "Found design unit 1: UART_Receiver_logic-arch" {  } { { "../../src/UART_Receiver/UART_Receiver_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540769074331 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver_logic " "Found entity 1: UART_Receiver_logic" {  } { { "../../src/UART_Receiver/UART_Receiver_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540769074331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540769074331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Receiver " "Elaborating entity \"UART_Receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540769074366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receiver_logic UART_Receiver_logic:UART_Receiver_logic_inst " "Elaborating entity \"UART_Receiver_logic\" for hierarchy \"UART_Receiver_logic:UART_Receiver_logic_inst\"" {  } { { "../../src/UART_Receiver/UART_Receiver.vhd" "UART_Receiver_logic_inst" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540769074372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_rate_generator Baud_rate_generator:Baud_rate_generator_inst " "Elaborating entity \"Baud_rate_generator\" for hierarchy \"Baud_rate_generator:Baud_rate_generator_inst\"" {  } { { "../../src/UART_Receiver/UART_Receiver.vhd" "Baud_rate_generator_inst" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540769074372 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540769075022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540769075551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540769075551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540769075624 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540769075624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540769075624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540769075624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540769075661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 18:24:35 2018 " "Processing ended: Sun Oct 28 18:24:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540769075661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540769075661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540769075661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540769075661 ""}
