set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {adat-interface.vho adat-interface_vhd.sdo}}
	{{"Fast Model"} {adat-interface_fast.vho adat-interface_vhd_fast.sdo}}
}
