
Esclavo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008894  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c8  08008a20  08008a20  00018a20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ce8  08008ce8  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008ce8  08008ce8  00018ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008cf0  08008cf0  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008cf0  08008cf0  00018cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008cf4  08008cf4  00018cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008cf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  200001e8  08008edc  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000480  08008edc  00020480  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000106eb  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002329  00000000  00000000  000308ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c58  00000000  00000000  00032c28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b40  00000000  00000000  00033880  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003997  00000000  00000000  000343c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000aa57  00000000  00000000  00037d57  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c9e49  00000000  00000000  000427ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010c5f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003db0  00000000  00000000  0010c674  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e8 	.word	0x200001e8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008a04 	.word	0x08008a04

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001ec 	.word	0x200001ec
 80001c4:	08008a04 	.word	0x08008a04

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b972 	b.w	8000edc <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	9e08      	ldr	r6, [sp, #32]
 8000c16:	4604      	mov	r4, r0
 8000c18:	4688      	mov	r8, r1
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d14b      	bne.n	8000cb6 <__udivmoddi4+0xa6>
 8000c1e:	428a      	cmp	r2, r1
 8000c20:	4615      	mov	r5, r2
 8000c22:	d967      	bls.n	8000cf4 <__udivmoddi4+0xe4>
 8000c24:	fab2 f282 	clz	r2, r2
 8000c28:	b14a      	cbz	r2, 8000c3e <__udivmoddi4+0x2e>
 8000c2a:	f1c2 0720 	rsb	r7, r2, #32
 8000c2e:	fa01 f302 	lsl.w	r3, r1, r2
 8000c32:	fa20 f707 	lsr.w	r7, r0, r7
 8000c36:	4095      	lsls	r5, r2
 8000c38:	ea47 0803 	orr.w	r8, r7, r3
 8000c3c:	4094      	lsls	r4, r2
 8000c3e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c42:	0c23      	lsrs	r3, r4, #16
 8000c44:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c48:	fa1f fc85 	uxth.w	ip, r5
 8000c4c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c50:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c54:	fb07 f10c 	mul.w	r1, r7, ip
 8000c58:	4299      	cmp	r1, r3
 8000c5a:	d909      	bls.n	8000c70 <__udivmoddi4+0x60>
 8000c5c:	18eb      	adds	r3, r5, r3
 8000c5e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c62:	f080 811b 	bcs.w	8000e9c <__udivmoddi4+0x28c>
 8000c66:	4299      	cmp	r1, r3
 8000c68:	f240 8118 	bls.w	8000e9c <__udivmoddi4+0x28c>
 8000c6c:	3f02      	subs	r7, #2
 8000c6e:	442b      	add	r3, r5
 8000c70:	1a5b      	subs	r3, r3, r1
 8000c72:	b2a4      	uxth	r4, r4
 8000c74:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c78:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c80:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c84:	45a4      	cmp	ip, r4
 8000c86:	d909      	bls.n	8000c9c <__udivmoddi4+0x8c>
 8000c88:	192c      	adds	r4, r5, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8e:	f080 8107 	bcs.w	8000ea0 <__udivmoddi4+0x290>
 8000c92:	45a4      	cmp	ip, r4
 8000c94:	f240 8104 	bls.w	8000ea0 <__udivmoddi4+0x290>
 8000c98:	3802      	subs	r0, #2
 8000c9a:	442c      	add	r4, r5
 8000c9c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ca0:	eba4 040c 	sub.w	r4, r4, ip
 8000ca4:	2700      	movs	r7, #0
 8000ca6:	b11e      	cbz	r6, 8000cb0 <__udivmoddi4+0xa0>
 8000ca8:	40d4      	lsrs	r4, r2
 8000caa:	2300      	movs	r3, #0
 8000cac:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb0:	4639      	mov	r1, r7
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	428b      	cmp	r3, r1
 8000cb8:	d909      	bls.n	8000cce <__udivmoddi4+0xbe>
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	f000 80eb 	beq.w	8000e96 <__udivmoddi4+0x286>
 8000cc0:	2700      	movs	r7, #0
 8000cc2:	e9c6 0100 	strd	r0, r1, [r6]
 8000cc6:	4638      	mov	r0, r7
 8000cc8:	4639      	mov	r1, r7
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	fab3 f783 	clz	r7, r3
 8000cd2:	2f00      	cmp	r7, #0
 8000cd4:	d147      	bne.n	8000d66 <__udivmoddi4+0x156>
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xd0>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 80fa 	bhi.w	8000ed4 <__udivmoddi4+0x2c4>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4698      	mov	r8, r3
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d0e0      	beq.n	8000cb0 <__udivmoddi4+0xa0>
 8000cee:	e9c6 4800 	strd	r4, r8, [r6]
 8000cf2:	e7dd      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000cf4:	b902      	cbnz	r2, 8000cf8 <__udivmoddi4+0xe8>
 8000cf6:	deff      	udf	#255	; 0xff
 8000cf8:	fab2 f282 	clz	r2, r2
 8000cfc:	2a00      	cmp	r2, #0
 8000cfe:	f040 808f 	bne.w	8000e20 <__udivmoddi4+0x210>
 8000d02:	1b49      	subs	r1, r1, r5
 8000d04:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d08:	fa1f f885 	uxth.w	r8, r5
 8000d0c:	2701      	movs	r7, #1
 8000d0e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d12:	0c23      	lsrs	r3, r4, #16
 8000d14:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1c:	fb08 f10c 	mul.w	r1, r8, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x124>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x122>
 8000d2c:	4299      	cmp	r1, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2bc>
 8000d32:	4684      	mov	ip, r0
 8000d34:	1a59      	subs	r1, r3, r1
 8000d36:	b2a3      	uxth	r3, r4
 8000d38:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d3c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d40:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d44:	fb08 f800 	mul.w	r8, r8, r0
 8000d48:	45a0      	cmp	r8, r4
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x14c>
 8000d4c:	192c      	adds	r4, r5, r4
 8000d4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x14a>
 8000d54:	45a0      	cmp	r8, r4
 8000d56:	f200 80b6 	bhi.w	8000ec6 <__udivmoddi4+0x2b6>
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	eba4 0408 	sub.w	r4, r4, r8
 8000d60:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d64:	e79f      	b.n	8000ca6 <__udivmoddi4+0x96>
 8000d66:	f1c7 0c20 	rsb	ip, r7, #32
 8000d6a:	40bb      	lsls	r3, r7
 8000d6c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d70:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d74:	fa01 f407 	lsl.w	r4, r1, r7
 8000d78:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d7c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d80:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d84:	4325      	orrs	r5, r4
 8000d86:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d8a:	0c2c      	lsrs	r4, r5, #16
 8000d8c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d90:	fa1f fa8e 	uxth.w	sl, lr
 8000d94:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d98:	fb09 f40a 	mul.w	r4, r9, sl
 8000d9c:	429c      	cmp	r4, r3
 8000d9e:	fa02 f207 	lsl.w	r2, r2, r7
 8000da2:	fa00 f107 	lsl.w	r1, r0, r7
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b0>
 8000da8:	eb1e 0303 	adds.w	r3, lr, r3
 8000dac:	f109 30ff 	add.w	r0, r9, #4294967295
 8000db0:	f080 8087 	bcs.w	8000ec2 <__udivmoddi4+0x2b2>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f240 8084 	bls.w	8000ec2 <__udivmoddi4+0x2b2>
 8000dba:	f1a9 0902 	sub.w	r9, r9, #2
 8000dbe:	4473      	add	r3, lr
 8000dc0:	1b1b      	subs	r3, r3, r4
 8000dc2:	b2ad      	uxth	r5, r5
 8000dc4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc8:	fb08 3310 	mls	r3, r8, r0, r3
 8000dcc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dd0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dd4:	45a2      	cmp	sl, r4
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1da>
 8000dd8:	eb1e 0404 	adds.w	r4, lr, r4
 8000ddc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de0:	d26b      	bcs.n	8000eba <__udivmoddi4+0x2aa>
 8000de2:	45a2      	cmp	sl, r4
 8000de4:	d969      	bls.n	8000eba <__udivmoddi4+0x2aa>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4474      	add	r4, lr
 8000dea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dee:	fba0 8902 	umull	r8, r9, r0, r2
 8000df2:	eba4 040a 	sub.w	r4, r4, sl
 8000df6:	454c      	cmp	r4, r9
 8000df8:	46c2      	mov	sl, r8
 8000dfa:	464b      	mov	r3, r9
 8000dfc:	d354      	bcc.n	8000ea8 <__udivmoddi4+0x298>
 8000dfe:	d051      	beq.n	8000ea4 <__udivmoddi4+0x294>
 8000e00:	2e00      	cmp	r6, #0
 8000e02:	d069      	beq.n	8000ed8 <__udivmoddi4+0x2c8>
 8000e04:	ebb1 050a 	subs.w	r5, r1, sl
 8000e08:	eb64 0403 	sbc.w	r4, r4, r3
 8000e0c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e10:	40fd      	lsrs	r5, r7
 8000e12:	40fc      	lsrs	r4, r7
 8000e14:	ea4c 0505 	orr.w	r5, ip, r5
 8000e18:	e9c6 5400 	strd	r5, r4, [r6]
 8000e1c:	2700      	movs	r7, #0
 8000e1e:	e747      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000e20:	f1c2 0320 	rsb	r3, r2, #32
 8000e24:	fa20 f703 	lsr.w	r7, r0, r3
 8000e28:	4095      	lsls	r5, r2
 8000e2a:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2e:	fa21 f303 	lsr.w	r3, r1, r3
 8000e32:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e36:	4338      	orrs	r0, r7
 8000e38:	0c01      	lsrs	r1, r0, #16
 8000e3a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e3e:	fa1f f885 	uxth.w	r8, r5
 8000e42:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e46:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4a:	fb07 f308 	mul.w	r3, r7, r8
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x256>
 8000e56:	1869      	adds	r1, r5, r1
 8000e58:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e5c:	d22f      	bcs.n	8000ebe <__udivmoddi4+0x2ae>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d92d      	bls.n	8000ebe <__udivmoddi4+0x2ae>
 8000e62:	3f02      	subs	r7, #2
 8000e64:	4429      	add	r1, r5
 8000e66:	1acb      	subs	r3, r1, r3
 8000e68:	b281      	uxth	r1, r0
 8000e6a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e76:	fb00 f308 	mul.w	r3, r0, r8
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d907      	bls.n	8000e8e <__udivmoddi4+0x27e>
 8000e7e:	1869      	adds	r1, r5, r1
 8000e80:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e84:	d217      	bcs.n	8000eb6 <__udivmoddi4+0x2a6>
 8000e86:	428b      	cmp	r3, r1
 8000e88:	d915      	bls.n	8000eb6 <__udivmoddi4+0x2a6>
 8000e8a:	3802      	subs	r0, #2
 8000e8c:	4429      	add	r1, r5
 8000e8e:	1ac9      	subs	r1, r1, r3
 8000e90:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e94:	e73b      	b.n	8000d0e <__udivmoddi4+0xfe>
 8000e96:	4637      	mov	r7, r6
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e709      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000e9c:	4607      	mov	r7, r0
 8000e9e:	e6e7      	b.n	8000c70 <__udivmoddi4+0x60>
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	e6fb      	b.n	8000c9c <__udivmoddi4+0x8c>
 8000ea4:	4541      	cmp	r1, r8
 8000ea6:	d2ab      	bcs.n	8000e00 <__udivmoddi4+0x1f0>
 8000ea8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000eac:	eb69 020e 	sbc.w	r2, r9, lr
 8000eb0:	3801      	subs	r0, #1
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	e7a4      	b.n	8000e00 <__udivmoddi4+0x1f0>
 8000eb6:	4660      	mov	r0, ip
 8000eb8:	e7e9      	b.n	8000e8e <__udivmoddi4+0x27e>
 8000eba:	4618      	mov	r0, r3
 8000ebc:	e795      	b.n	8000dea <__udivmoddi4+0x1da>
 8000ebe:	4667      	mov	r7, ip
 8000ec0:	e7d1      	b.n	8000e66 <__udivmoddi4+0x256>
 8000ec2:	4681      	mov	r9, r0
 8000ec4:	e77c      	b.n	8000dc0 <__udivmoddi4+0x1b0>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	442c      	add	r4, r5
 8000eca:	e747      	b.n	8000d5c <__udivmoddi4+0x14c>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	442b      	add	r3, r5
 8000ed2:	e72f      	b.n	8000d34 <__udivmoddi4+0x124>
 8000ed4:	4638      	mov	r0, r7
 8000ed6:	e708      	b.n	8000cea <__udivmoddi4+0xda>
 8000ed8:	4637      	mov	r7, r6
 8000eda:	e6e9      	b.n	8000cb0 <__udivmoddi4+0xa0>

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <identificador>:
 *
 * Created: 11/12/2019 18:47:43
 *  Author: Rodrigo Go√±i
 */
#include "identificador.h"
int identificador(char *str, double *instrucciones, int cont) {
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b0c5      	sub	sp, #276	; 0x114
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	f107 030c 	add.w	r3, r7, #12
 8000eea:	6018      	str	r0, [r3, #0]
 8000eec:	f107 0308 	add.w	r3, r7, #8
 8000ef0:	6019      	str	r1, [r3, #0]
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	601a      	str	r2, [r3, #0]
	char tmp[50] = { 0 };
 8000ef6:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000efa:	2232      	movs	r2, #50	; 0x32
 8000efc:	2100      	movs	r1, #0
 8000efe:	4618      	mov	r0, r3
 8000f00:	f004 ff14 	bl	8005d2c <memset>
	double vec[20];
	char *puntero;
	int i = 0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	int j = 0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	int k = 0;
 8000f10:	2300      	movs	r3, #0
 8000f12:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	int l = 0;
 8000f16:	2300      	movs	r3, #0
 8000f18:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	int cont1 = 0;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
	double numero;
	while (i < cont) {
 8000f22:	e240      	b.n	80013a6 <identificador+0x4c6>
		switch (str[i]) {
 8000f24:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f28:	f107 020c 	add.w	r2, r7, #12
 8000f2c:	6812      	ldr	r2, [r2, #0]
 8000f2e:	4413      	add	r3, r2
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	3b41      	subs	r3, #65	; 0x41
 8000f34:	2b31      	cmp	r3, #49	; 0x31
 8000f36:	f200 8231 	bhi.w	800139c <identificador+0x4bc>
 8000f3a:	a201      	add	r2, pc, #4	; (adr r2, 8000f40 <identificador+0x60>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08001061 	.word	0x08001061
 8000f44:	0800139d 	.word	0x0800139d
 8000f48:	0800139d 	.word	0x0800139d
 8000f4c:	080010b9 	.word	0x080010b9
 8000f50:	08001165 	.word	0x08001165
 8000f54:	0800139d 	.word	0x0800139d
 8000f58:	0800139d 	.word	0x0800139d
 8000f5c:	0800110f 	.word	0x0800110f
 8000f60:	08001211 	.word	0x08001211
 8000f64:	0800139d 	.word	0x0800139d
 8000f68:	0800139d 	.word	0x0800139d
 8000f6c:	0800139d 	.word	0x0800139d
 8000f70:	0800139d 	.word	0x0800139d
 8000f74:	0800139d 	.word	0x0800139d
 8000f78:	0800139d 	.word	0x0800139d
 8000f7c:	080011bb 	.word	0x080011bb
 8000f80:	0800139d 	.word	0x0800139d
 8000f84:	08001009 	.word	0x08001009
 8000f88:	0800139d 	.word	0x0800139d
 8000f8c:	0800139d 	.word	0x0800139d
 8000f90:	0800139d 	.word	0x0800139d
 8000f94:	0800139d 	.word	0x0800139d
 8000f98:	0800139d 	.word	0x0800139d
 8000f9c:	0800139d 	.word	0x0800139d
 8000fa0:	0800139d 	.word	0x0800139d
 8000fa4:	0800139d 	.word	0x0800139d
 8000fa8:	0800139d 	.word	0x0800139d
 8000fac:	0800139d 	.word	0x0800139d
 8000fb0:	0800139d 	.word	0x0800139d
 8000fb4:	0800139d 	.word	0x0800139d
 8000fb8:	0800139d 	.word	0x0800139d
 8000fbc:	0800139d 	.word	0x0800139d
 8000fc0:	08001061 	.word	0x08001061
 8000fc4:	0800139d 	.word	0x0800139d
 8000fc8:	0800139d 	.word	0x0800139d
 8000fcc:	080010b9 	.word	0x080010b9
 8000fd0:	08001165 	.word	0x08001165
 8000fd4:	0800139d 	.word	0x0800139d
 8000fd8:	0800139d 	.word	0x0800139d
 8000fdc:	0800110f 	.word	0x0800110f
 8000fe0:	08001211 	.word	0x08001211
 8000fe4:	0800139d 	.word	0x0800139d
 8000fe8:	0800139d 	.word	0x0800139d
 8000fec:	0800139d 	.word	0x0800139d
 8000ff0:	0800139d 	.word	0x0800139d
 8000ff4:	0800139d 	.word	0x0800139d
 8000ff8:	0800139d 	.word	0x0800139d
 8000ffc:	080011bb 	.word	0x080011bb
 8001000:	0800139d 	.word	0x0800139d
 8001004:	08001009 	.word	0x08001009
		case 'r':
		case 'R':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 8001008:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800100c:	3301      	adds	r3, #1
 800100e:	f107 020c 	add.w	r2, r7, #12
 8001012:	6812      	ldr	r2, [r2, #0]
 8001014:	4413      	add	r3, r2
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b2f      	cmp	r3, #47	; 0x2f
 800101a:	d009      	beq.n	8001030 <identificador+0x150>
 800101c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001020:	3301      	adds	r3, #1
 8001022:	f107 020c 	add.w	r2, r7, #12
 8001026:	6812      	ldr	r2, [r2, #0]
 8001028:	4413      	add	r3, r2
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	2b3a      	cmp	r3, #58	; 0x3a
 800102e:	d111      	bne.n	8001054 <identificador+0x174>
				instrucciones[j] = Estados;
 8001030:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	f107 0208 	add.w	r2, r7, #8
 800103a:	6812      	ldr	r2, [r2, #0]
 800103c:	441a      	add	r2, r3
 800103e:	f04f 0300 	mov.w	r3, #0
 8001042:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8001046:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 800104a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800104e:	3301      	adds	r3, #1
 8001050:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 8001054:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001058:	3301      	adds	r3, #1
 800105a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 800105e:	e1a2      	b.n	80013a6 <identificador+0x4c6>
		case 'a':
		case 'A':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 8001060:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001064:	3301      	adds	r3, #1
 8001066:	f107 020c 	add.w	r2, r7, #12
 800106a:	6812      	ldr	r2, [r2, #0]
 800106c:	4413      	add	r3, r2
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b2f      	cmp	r3, #47	; 0x2f
 8001072:	d009      	beq.n	8001088 <identificador+0x1a8>
 8001074:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001078:	3301      	adds	r3, #1
 800107a:	f107 020c 	add.w	r2, r7, #12
 800107e:	6812      	ldr	r2, [r2, #0]
 8001080:	4413      	add	r3, r2
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b3a      	cmp	r3, #58	; 0x3a
 8001086:	d111      	bne.n	80010ac <identificador+0x1cc>
				instrucciones[j] = Activar;
 8001088:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800108c:	00db      	lsls	r3, r3, #3
 800108e:	f107 0208 	add.w	r2, r7, #8
 8001092:	6812      	ldr	r2, [r2, #0]
 8001094:	441a      	add	r2, r3
 8001096:	f04f 0300 	mov.w	r3, #0
 800109a:	f04f 0400 	mov.w	r4, #0
 800109e:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 80010a2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80010a6:	3301      	adds	r3, #1
 80010a8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 80010ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80010b0:	3301      	adds	r3, #1
 80010b2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 80010b6:	e176      	b.n	80013a6 <identificador+0x4c6>
		case 'd':
		case 'D':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 80010b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80010bc:	3301      	adds	r3, #1
 80010be:	f107 020c 	add.w	r2, r7, #12
 80010c2:	6812      	ldr	r2, [r2, #0]
 80010c4:	4413      	add	r3, r2
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b2f      	cmp	r3, #47	; 0x2f
 80010ca:	d009      	beq.n	80010e0 <identificador+0x200>
 80010cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80010d0:	3301      	adds	r3, #1
 80010d2:	f107 020c 	add.w	r2, r7, #12
 80010d6:	6812      	ldr	r2, [r2, #0]
 80010d8:	4413      	add	r3, r2
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	2b3a      	cmp	r3, #58	; 0x3a
 80010de:	d110      	bne.n	8001102 <identificador+0x222>
				instrucciones[j] = Desactivar;
 80010e0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80010e4:	00db      	lsls	r3, r3, #3
 80010e6:	f107 0208 	add.w	r2, r7, #8
 80010ea:	6812      	ldr	r2, [r2, #0]
 80010ec:	441a      	add	r2, r3
 80010ee:	f04f 0300 	mov.w	r3, #0
 80010f2:	4cb4      	ldr	r4, [pc, #720]	; (80013c4 <identificador+0x4e4>)
 80010f4:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 80010f8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80010fc:	3301      	adds	r3, #1
 80010fe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 8001102:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001106:	3301      	adds	r3, #1
 8001108:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 800110c:	e14b      	b.n	80013a6 <identificador+0x4c6>
		case 'h':
		case 'H':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 800110e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001112:	3301      	adds	r3, #1
 8001114:	f107 020c 	add.w	r2, r7, #12
 8001118:	6812      	ldr	r2, [r2, #0]
 800111a:	4413      	add	r3, r2
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b2f      	cmp	r3, #47	; 0x2f
 8001120:	d009      	beq.n	8001136 <identificador+0x256>
 8001122:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001126:	3301      	adds	r3, #1
 8001128:	f107 020c 	add.w	r2, r7, #12
 800112c:	6812      	ldr	r2, [r2, #0]
 800112e:	4413      	add	r3, r2
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b3a      	cmp	r3, #58	; 0x3a
 8001134:	d110      	bne.n	8001158 <identificador+0x278>
				instrucciones[j] = Modo_homing;
 8001136:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800113a:	00db      	lsls	r3, r3, #3
 800113c:	f107 0208 	add.w	r2, r7, #8
 8001140:	6812      	ldr	r2, [r2, #0]
 8001142:	441a      	add	r2, r3
 8001144:	f04f 0300 	mov.w	r3, #0
 8001148:	4c9f      	ldr	r4, [pc, #636]	; (80013c8 <identificador+0x4e8>)
 800114a:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 800114e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001152:	3301      	adds	r3, #1
 8001154:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 8001158:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800115c:	3301      	adds	r3, #1
 800115e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 8001162:	e120      	b.n	80013a6 <identificador+0x4c6>
		case 'e':
		case 'E':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 8001164:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001168:	3301      	adds	r3, #1
 800116a:	f107 020c 	add.w	r2, r7, #12
 800116e:	6812      	ldr	r2, [r2, #0]
 8001170:	4413      	add	r3, r2
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b2f      	cmp	r3, #47	; 0x2f
 8001176:	d009      	beq.n	800118c <identificador+0x2ac>
 8001178:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800117c:	3301      	adds	r3, #1
 800117e:	f107 020c 	add.w	r2, r7, #12
 8001182:	6812      	ldr	r2, [r2, #0]
 8001184:	4413      	add	r3, r2
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b3a      	cmp	r3, #58	; 0x3a
 800118a:	d110      	bne.n	80011ae <identificador+0x2ce>
				instrucciones[j] = error;
 800118c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	f107 0208 	add.w	r2, r7, #8
 8001196:	6812      	ldr	r2, [r2, #0]
 8001198:	441a      	add	r2, r3
 800119a:	f04f 0300 	mov.w	r3, #0
 800119e:	4c8b      	ldr	r4, [pc, #556]	; (80013cc <identificador+0x4ec>)
 80011a0:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 80011a4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80011a8:	3301      	adds	r3, #1
 80011aa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 80011ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011b2:	3301      	adds	r3, #1
 80011b4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 80011b8:	e0f5      	b.n	80013a6 <identificador+0x4c6>
		case 'p':
		case 'P':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 80011ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011be:	3301      	adds	r3, #1
 80011c0:	f107 020c 	add.w	r2, r7, #12
 80011c4:	6812      	ldr	r2, [r2, #0]
 80011c6:	4413      	add	r3, r2
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	2b2f      	cmp	r3, #47	; 0x2f
 80011cc:	d009      	beq.n	80011e2 <identificador+0x302>
 80011ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011d2:	3301      	adds	r3, #1
 80011d4:	f107 020c 	add.w	r2, r7, #12
 80011d8:	6812      	ldr	r2, [r2, #0]
 80011da:	4413      	add	r3, r2
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b3a      	cmp	r3, #58	; 0x3a
 80011e0:	d110      	bne.n	8001204 <identificador+0x324>
				instrucciones[j] = Preguntar;
 80011e2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80011e6:	00db      	lsls	r3, r3, #3
 80011e8:	f107 0208 	add.w	r2, r7, #8
 80011ec:	6812      	ldr	r2, [r2, #0]
 80011ee:	441a      	add	r2, r3
 80011f0:	f04f 0300 	mov.w	r3, #0
 80011f4:	4c76      	ldr	r4, [pc, #472]	; (80013d0 <identificador+0x4f0>)
 80011f6:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 80011fa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80011fe:	3301      	adds	r3, #1
 8001200:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 8001204:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001208:	3301      	adds	r3, #1
 800120a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 800120e:	e0ca      	b.n	80013a6 <identificador+0x4c6>
		case 'i':
		case 'I':
			i++;
 8001210:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001214:	3301      	adds	r3, #1
 8001216:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			while ((str[i] != '/') && (i < cont)) {
 800121a:	e070      	b.n	80012fe <identificador+0x41e>
				k = 0;
 800121c:	2300      	movs	r3, #0
 800121e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
				if (str[i] == '_') {
 8001222:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001226:	f107 020c 	add.w	r2, r7, #12
 800122a:	6812      	ldr	r2, [r2, #0]
 800122c:	4413      	add	r3, r2
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b5f      	cmp	r3, #95	; 0x5f
 8001232:	d11d      	bne.n	8001270 <identificador+0x390>
					i++;
 8001234:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001238:	3301      	adds	r3, #1
 800123a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
				}
				while ((str[i] != '_') && (i < cont) && (str[i] != '/')) {
 800123e:	e017      	b.n	8001270 <identificador+0x390>
					tmp[k] = str[i];
 8001240:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001244:	f107 020c 	add.w	r2, r7, #12
 8001248:	6812      	ldr	r2, [r2, #0]
 800124a:	4413      	add	r3, r2
 800124c:	7819      	ldrb	r1, [r3, #0]
 800124e:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8001252:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001256:	4413      	add	r3, r2
 8001258:	460a      	mov	r2, r1
 800125a:	701a      	strb	r2, [r3, #0]
					k++;
 800125c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001260:	3301      	adds	r3, #1
 8001262:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
					i++;
 8001266:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800126a:	3301      	adds	r3, #1
 800126c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
				while ((str[i] != '_') && (i < cont) && (str[i] != '/')) {
 8001270:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001274:	f107 020c 	add.w	r2, r7, #12
 8001278:	6812      	ldr	r2, [r2, #0]
 800127a:	4413      	add	r3, r2
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b5f      	cmp	r3, #95	; 0x5f
 8001280:	d00e      	beq.n	80012a0 <identificador+0x3c0>
 8001282:	1d3b      	adds	r3, r7, #4
 8001284:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	429a      	cmp	r2, r3
 800128c:	da08      	bge.n	80012a0 <identificador+0x3c0>
 800128e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001292:	f107 020c 	add.w	r2, r7, #12
 8001296:	6812      	ldr	r2, [r2, #0]
 8001298:	4413      	add	r3, r2
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b2f      	cmp	r3, #47	; 0x2f
 800129e:	d1cf      	bne.n	8001240 <identificador+0x360>
				}
				numero = strtod(tmp, &puntero);
 80012a0:	f107 0214 	add.w	r2, r7, #20
 80012a4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80012a8:	4611      	mov	r1, r2
 80012aa:	4618      	mov	r0, r3
 80012ac:	f005 fb58 	bl	8006960 <strtod>
 80012b0:	ed87 0b3c 	vstr	d0, [r7, #240]	; 0xf0
				vec[cont1] = numero;
 80012b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80012b8:	00db      	lsls	r3, r3, #3
 80012ba:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80012be:	4413      	add	r3, r2
 80012c0:	f1a3 02f8 	sub.w	r2, r3, #248	; 0xf8
 80012c4:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 80012c8:	e9c2 3400 	strd	r3, r4, [r2]
				cont1++;
 80012cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80012d0:	3301      	adds	r3, #1
 80012d2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
				for (int m = 0; m <= 50; m++) {
 80012d6:	2300      	movs	r3, #0
 80012d8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80012dc:	e00b      	b.n	80012f6 <identificador+0x416>
					tmp[m] = 0;
 80012de:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 80012e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80012e6:	4413      	add	r3, r2
 80012e8:	2200      	movs	r2, #0
 80012ea:	701a      	strb	r2, [r3, #0]
				for (int m = 0; m <= 50; m++) {
 80012ec:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80012f0:	3301      	adds	r3, #1
 80012f2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80012f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80012fa:	2b32      	cmp	r3, #50	; 0x32
 80012fc:	ddef      	ble.n	80012de <identificador+0x3fe>
			while ((str[i] != '/') && (i < cont)) {
 80012fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001302:	f107 020c 	add.w	r2, r7, #12
 8001306:	6812      	ldr	r2, [r2, #0]
 8001308:	4413      	add	r3, r2
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b2f      	cmp	r3, #47	; 0x2f
 800130e:	d006      	beq.n	800131e <identificador+0x43e>
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	429a      	cmp	r2, r3
 800131a:	f6ff af7f 	blt.w	800121c <identificador+0x33c>
				}
			}
			if (cont1 == 3) {
 800131e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001322:	2b03      	cmp	r3, #3
 8001324:	d136      	bne.n	8001394 <identificador+0x4b4>
				instrucciones[j] = Modo_ir;
 8001326:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800132a:	00db      	lsls	r3, r3, #3
 800132c:	f107 0208 	add.w	r2, r7, #8
 8001330:	6812      	ldr	r2, [r2, #0]
 8001332:	441a      	add	r2, r3
 8001334:	f04f 0300 	mov.w	r3, #0
 8001338:	4c26      	ldr	r4, [pc, #152]	; (80013d4 <identificador+0x4f4>)
 800133a:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 800133e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001342:	3301      	adds	r3, #1
 8001344:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
				for (l = 0; l < cont1; l++) {
 8001348:	2300      	movs	r3, #0
 800134a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800134e:	e01b      	b.n	8001388 <identificador+0x4a8>
					instrucciones[j] = vec[l];
 8001350:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001354:	00db      	lsls	r3, r3, #3
 8001356:	f107 0208 	add.w	r2, r7, #8
 800135a:	6812      	ldr	r2, [r2, #0]
 800135c:	441a      	add	r2, r3
 800135e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001368:	440b      	add	r3, r1
 800136a:	3bf8      	subs	r3, #248	; 0xf8
 800136c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001370:	e9c2 3400 	strd	r3, r4, [r2]
					j++;
 8001374:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001378:	3301      	adds	r3, #1
 800137a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
				for (l = 0; l < cont1; l++) {
 800137e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001382:	3301      	adds	r3, #1
 8001384:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001388:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 800138c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001390:	429a      	cmp	r2, r3
 8001392:	dbdd      	blt.n	8001350 <identificador+0x470>
				}
			}
			cont1 = 0;
 8001394:	2300      	movs	r3, #0
 8001396:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
			break;
 800139a:	e004      	b.n	80013a6 <identificador+0x4c6>
		default:
			i++;
 800139c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80013a0:	3301      	adds	r3, #1
 80013a2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	while (i < cont) {
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	f6ff adb8 	blt.w	8000f24 <identificador+0x44>
		}
	}
	return j;
 80013b4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd90      	pop	{r4, r7, pc}
 80013c2:	bf00      	nop
 80013c4:	3ff00000 	.word	0x3ff00000
 80013c8:	40080000 	.word	0x40080000
 80013cc:	40140000 	.word	0x40140000
 80013d0:	40180000 	.word	0x40180000
 80013d4:	40100000 	.word	0x40100000

080013d8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b088      	sub	sp, #32
 80013dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013de:	f107 030c 	add.w	r3, r7, #12
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
 80013ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	60bb      	str	r3, [r7, #8]
 80013f2:	4b2a      	ldr	r3, [pc, #168]	; (800149c <MX_GPIO_Init+0xc4>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	4a29      	ldr	r2, [pc, #164]	; (800149c <MX_GPIO_Init+0xc4>)
 80013f8:	f043 0310 	orr.w	r3, r3, #16
 80013fc:	6313      	str	r3, [r2, #48]	; 0x30
 80013fe:	4b27      	ldr	r3, [pc, #156]	; (800149c <MX_GPIO_Init+0xc4>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	f003 0310 	and.w	r3, r3, #16
 8001406:	60bb      	str	r3, [r7, #8]
 8001408:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	607b      	str	r3, [r7, #4]
 800140e:	4b23      	ldr	r3, [pc, #140]	; (800149c <MX_GPIO_Init+0xc4>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	4a22      	ldr	r2, [pc, #136]	; (800149c <MX_GPIO_Init+0xc4>)
 8001414:	f043 0304 	orr.w	r3, r3, #4
 8001418:	6313      	str	r3, [r2, #48]	; 0x30
 800141a:	4b20      	ldr	r3, [pc, #128]	; (800149c <MX_GPIO_Init+0xc4>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	f003 0304 	and.w	r3, r3, #4
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	603b      	str	r3, [r7, #0]
 800142a:	4b1c      	ldr	r3, [pc, #112]	; (800149c <MX_GPIO_Init+0xc4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a1b      	ldr	r2, [pc, #108]	; (800149c <MX_GPIO_Init+0xc4>)
 8001430:	f043 0302 	orr.w	r3, r3, #2
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b19      	ldr	r3, [pc, #100]	; (800149c <MX_GPIO_Init+0xc4>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	603b      	str	r3, [r7, #0]
 8001440:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, dir2_Pin|L298_ENA1_Pin|L298_ENA2_Pin|dir1_Pin, GPIO_PIN_RESET);
 8001442:	2200      	movs	r2, #0
 8001444:	211e      	movs	r1, #30
 8001446:	4816      	ldr	r0, [pc, #88]	; (80014a0 <MX_GPIO_Init+0xc8>)
 8001448:	f001 fe36 	bl	80030b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, out2_Pin|int1_M_cpt_t_Pin, GPIO_PIN_RESET);
 800144c:	2200      	movs	r2, #0
 800144e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001452:	4814      	ldr	r0, [pc, #80]	; (80014a4 <MX_GPIO_Init+0xcc>)
 8001454:	f001 fe30 	bl	80030b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = dir2_Pin|L298_ENA1_Pin|L298_ENA2_Pin|dir1_Pin;
 8001458:	231e      	movs	r3, #30
 800145a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145c:	2301      	movs	r3, #1
 800145e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001464:	2300      	movs	r3, #0
 8001466:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001468:	f107 030c 	add.w	r3, r7, #12
 800146c:	4619      	mov	r1, r3
 800146e:	480c      	ldr	r0, [pc, #48]	; (80014a0 <MX_GPIO_Init+0xc8>)
 8001470:	f001 fc88 	bl	8002d84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = out2_Pin|int1_M_cpt_t_Pin;
 8001474:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001478:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147a:	2301      	movs	r3, #1
 800147c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001482:	2300      	movs	r3, #0
 8001484:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	4619      	mov	r1, r3
 800148c:	4805      	ldr	r0, [pc, #20]	; (80014a4 <MX_GPIO_Init+0xcc>)
 800148e:	f001 fc79 	bl	8002d84 <HAL_GPIO_Init>

}
 8001492:	bf00      	nop
 8001494:	3720      	adds	r7, #32
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40023800 	.word	0x40023800
 80014a0:	40021000 	.word	0x40021000
 80014a4:	40020800 	.word	0x40020800

080014a8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80014a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014ac:	b0ef      	sub	sp, #444	; 0x1bc
 80014ae:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	// Declarar variables
	int cant = 0, flag_activacion, flag_homing;
 80014b0:	2300      	movs	r3, #0
 80014b2:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	double instrucciones[50] = { };
 80014b6:	f107 0308 	add.w	r3, r7, #8
 80014ba:	4618      	mov	r0, r3
 80014bc:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80014c0:	461a      	mov	r2, r3
 80014c2:	2100      	movs	r1, #0
 80014c4:	f004 fc32 	bl	8005d2c <memset>
	motor1.pos_inicial = 0;
 80014c8:	4bbb      	ldr	r3, [pc, #748]	; (80017b8 <main+0x310>)
 80014ca:	f04f 0200 	mov.w	r2, #0
 80014ce:	60da      	str	r2, [r3, #12]
	PWM_config.OCMode = TIM_OCMODE_PWM1;
 80014d0:	4bba      	ldr	r3, [pc, #744]	; (80017bc <main+0x314>)
 80014d2:	2260      	movs	r2, #96	; 0x60
 80014d4:	601a      	str	r2, [r3, #0]
	PWM_config.Pulse = 0;
 80014d6:	4bb9      	ldr	r3, [pc, #740]	; (80017bc <main+0x314>)
 80014d8:	2200      	movs	r2, #0
 80014da:	605a      	str	r2, [r3, #4]
	PWM_config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014dc:	4bb7      	ldr	r3, [pc, #732]	; (80017bc <main+0x314>)
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
	PWM_config.OCFastMode = TIM_OCFAST_DISABLE;
 80014e2:	4bb6      	ldr	r3, [pc, #728]	; (80017bc <main+0x314>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	611a      	str	r2, [r3, #16]
	// init variables
	enum Estado estado = Desactivado;
 80014e8:	2301      	movs	r3, #1
 80014ea:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
	int comando;
	flag_activacion = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
	flag_homing = 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
	motor1.kp = 280;
 80014fa:	4baf      	ldr	r3, [pc, #700]	; (80017b8 <main+0x310>)
 80014fc:	4ab0      	ldr	r2, [pc, #704]	; (80017c0 <main+0x318>)
 80014fe:	629a      	str	r2, [r3, #40]	; 0x28
	motor1.kd = motor1.kp / 3896.96;
 8001500:	4bad      	ldr	r3, [pc, #692]	; (80017b8 <main+0x310>)
 8001502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001504:	4618      	mov	r0, r3
 8001506:	f7fe ffcb 	bl	80004a0 <__aeabi_f2d>
 800150a:	a3a3      	add	r3, pc, #652	; (adr r3, 8001798 <main+0x2f0>)
 800150c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001510:	f7ff f948 	bl	80007a4 <__aeabi_ddiv>
 8001514:	4603      	mov	r3, r0
 8001516:	460c      	mov	r4, r1
 8001518:	4618      	mov	r0, r3
 800151a:	4621      	mov	r1, r4
 800151c:	f7ff fb10 	bl	8000b40 <__aeabi_d2f>
 8001520:	4602      	mov	r2, r0
 8001522:	4ba5      	ldr	r3, [pc, #660]	; (80017b8 <main+0x310>)
 8001524:	631a      	str	r2, [r3, #48]	; 0x30
	motor1.ki = motor1.kp * 4.818;
 8001526:	4ba4      	ldr	r3, [pc, #656]	; (80017b8 <main+0x310>)
 8001528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe ffb8 	bl	80004a0 <__aeabi_f2d>
 8001530:	a39b      	add	r3, pc, #620	; (adr r3, 80017a0 <main+0x2f8>)
 8001532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001536:	f7ff f80b 	bl	8000550 <__aeabi_dmul>
 800153a:	4603      	mov	r3, r0
 800153c:	460c      	mov	r4, r1
 800153e:	4618      	mov	r0, r3
 8001540:	4621      	mov	r1, r4
 8001542:	f7ff fafd 	bl	8000b40 <__aeabi_d2f>
 8001546:	4602      	mov	r2, r0
 8001548:	4b9b      	ldr	r3, [pc, #620]	; (80017b8 <main+0x310>)
 800154a:	62da      	str	r2, [r3, #44]	; 0x2c
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800154c:	f001 fa74 	bl	8002a38 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001550:	f000 fb00 	bl	8001b54 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001554:	f7ff ff40 	bl	80013d8 <MX_GPIO_Init>
	MX_TIM1_Init();
 8001558:	f000 ffc4 	bl	80024e4 <MX_TIM1_Init>
	MX_TIM3_Init();
 800155c:	f001 f81a 	bl	8002594 <MX_TIM3_Init>
	MX_TIM9_Init();
 8001560:	f001 f86c 	bl	800263c <MX_TIM9_Init>
	MX_TIM12_Init();
 8001564:	f001 f8ca 	bl	80026fc <MX_TIM12_Init>
	MX_SPI2_Init();
 8001568:	f000 fe60 	bl	800222c <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */
	HAL_SPI_Receive_IT(&hspi2, &dato_recepcion_SPI, 1);
 800156c:	2201      	movs	r2, #1
 800156e:	4995      	ldr	r1, [pc, #596]	; (80017c4 <main+0x31c>)
 8001570:	4895      	ldr	r0, [pc, #596]	; (80017c8 <main+0x320>)
 8001572:	f002 facf 	bl	8003b14 <HAL_SPI_Receive_IT>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		//Generar comando
		if (flag_mensaje_completo == 0) {
 8001576:	4b95      	ldr	r3, [pc, #596]	; (80017cc <main+0x324>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d10f      	bne.n	800159e <main+0xf6>
			cant = identificador(str, instrucciones, contador_instrucciones);
 800157e:	4b94      	ldr	r3, [pc, #592]	; (80017d0 <main+0x328>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	f107 0308 	add.w	r3, r7, #8
 8001586:	4619      	mov	r1, r3
 8001588:	4892      	ldr	r0, [pc, #584]	; (80017d4 <main+0x32c>)
 800158a:	f7ff fca9 	bl	8000ee0 <identificador>
 800158e:	f8c7 01b4 	str.w	r0, [r7, #436]	; 0x1b4
			flag_mensaje_completo = 1;
 8001592:	4b8e      	ldr	r3, [pc, #568]	; (80017cc <main+0x324>)
 8001594:	2201      	movs	r2, #1
 8001596:	601a      	str	r2, [r3, #0]
			contador_instrucciones = 0;
 8001598:	4b8d      	ldr	r3, [pc, #564]	; (80017d0 <main+0x328>)
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
		}
		// identificar comandos
		if (flag_mensaje_completo == 1) {
 800159e:	4b8b      	ldr	r3, [pc, #556]	; (80017cc <main+0x324>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	f040 823b 	bne.w	8001a1e <main+0x576>
			for (int i = 0; i < cant; i++) {
 80015a8:	2300      	movs	r3, #0
 80015aa:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80015ae:	e229      	b.n	8001a04 <main+0x55c>
				comando = (int) instrucciones[i];
 80015b0:	f107 0208 	add.w	r2, r7, #8
 80015b4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	4413      	add	r3, r2
 80015bc:	e9d3 3400 	ldrd	r3, r4, [r3]
 80015c0:	4618      	mov	r0, r3
 80015c2:	4621      	mov	r1, r4
 80015c4:	f7ff fa74 	bl	8000ab0 <__aeabi_d2iz>
 80015c8:	4603      	mov	r3, r0
 80015ca:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
				switch (comando) {
 80015ce:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80015d2:	2b06      	cmp	r3, #6
 80015d4:	f200 8211 	bhi.w	80019fa <main+0x552>
 80015d8:	a201      	add	r2, pc, #4	; (adr r2, 80015e0 <main+0x138>)
 80015da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015de:	bf00      	nop
 80015e0:	08001623 	.word	0x08001623
 80015e4:	080015fd 	.word	0x080015fd
 80015e8:	080019fb 	.word	0x080019fb
 80015ec:	08001653 	.word	0x08001653
 80015f0:	08001671 	.word	0x08001671
 80015f4:	08001911 	.word	0x08001911
 80015f8:	08001925 	.word	0x08001925
				case Desactivar:
					if (flag_activacion) {
 80015fc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001600:	2b00      	cmp	r3, #0
 8001602:	f000 81f3 	beq.w	80019ec <main+0x544>
						//desactivar PWM baja el pin del motor
						//Comunica que desactivo Interrumpe
						estado = Desactivado;
 8001606:	2301      	movs	r3, #1
 8001608:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
						flag_activacion = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
						flag_cambio = 1;
 8001612:	4b71      	ldr	r3, [pc, #452]	; (80017d8 <main+0x330>)
 8001614:	2201      	movs	r2, #1
 8001616:	601a      	str	r2, [r3, #0]
						HAL_TIM_Encoder_Stop(&htim1, TIM_CHANNEL_ALL);
 8001618:	213c      	movs	r1, #60	; 0x3c
 800161a:	4870      	ldr	r0, [pc, #448]	; (80017dc <main+0x334>)
 800161c:	f003 fc67 	bl	8004eee <HAL_TIM_Encoder_Stop>
					} else {
					}
					break;
 8001620:	e1e4      	b.n	80019ec <main+0x544>
				case Activar:
					if (!flag_activacion) {
 8001622:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001626:	2b00      	cmp	r3, #0
 8001628:	f040 81e2 	bne.w	80019f0 <main+0x548>
						//inicializa PWM FRECUENCIA 1 KHZ PWM1 Resoluci√≥n 7.4 e-4 volts por paso 16000 pasos hasta TOP
						//configurar_prescaler_TIMER1(1000);
						//inicializa PWM FRECUENCIA 1 KHZ PWM2 Resoluci√≥n 0.048volts por paso 249 pasos hasta TOP
						//configurar_prescaler_TIMER2(1000);
						//seteamos pwms
						estado = Activado;
 800162c:	2300      	movs	r3, #0
 800162e:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
						flag_activacion = 1;
 8001632:	2301      	movs	r3, #1
 8001634:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
						flag_cambio = 1;
 8001638:	4b67      	ldr	r3, [pc, #412]	; (80017d8 <main+0x330>)
 800163a:	2201      	movs	r2, #1
 800163c:	601a      	str	r2, [r3, #0]
						HAL_GPIO_WritePin(L298_ENA1_GPIO_Port, L298_ENA1_Pin,
 800163e:	2201      	movs	r2, #1
 8001640:	2108      	movs	r1, #8
 8001642:	4867      	ldr	r0, [pc, #412]	; (80017e0 <main+0x338>)
 8001644:	f001 fd38 	bl	80030b8 <HAL_GPIO_WritePin>
								GPIO_PIN_SET);
						HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001648:	213c      	movs	r1, #60	; 0x3c
 800164a:	4864      	ldr	r0, [pc, #400]	; (80017dc <main+0x334>)
 800164c:	f003 fc18 	bl	8004e80 <HAL_TIM_Encoder_Start>
					} else {
					}
					break;
 8001650:	e1ce      	b.n	80019f0 <main+0x548>
				case Modo_homing:
					if (flag_activacion) {
 8001652:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001656:	2b00      	cmp	r3, #0
 8001658:	f000 81cc 	beq.w	80019f4 <main+0x54c>
						//Realizar homming:configurar PWM a vel baja:
						//simular un fin de carrera con un pull y una interrupcion
						flag_homing = 1;
 800165c:	2301      	movs	r3, #1
 800165e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
						flag_cambio = 1;
 8001662:	4b5d      	ldr	r3, [pc, #372]	; (80017d8 <main+0x330>)
 8001664:	2201      	movs	r2, #1
 8001666:	601a      	str	r2, [r3, #0]
						estado = Modo_Homing;
 8001668:	2302      	movs	r3, #2
 800166a:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
					}
					break;
 800166e:	e1c1      	b.n	80019f4 <main+0x54c>
				case Modo_ir:
					if (flag_activacion && flag_homing) {
 8001670:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001674:	2b00      	cmp	r3, #0
 8001676:	f000 81bf 	beq.w	80019f8 <main+0x550>
 800167a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800167e:	2b00      	cmp	r3, #0
 8001680:	f000 81ba 	beq.w	80019f8 <main+0x550>
						// saca vel media con consigna, la pos actual y tiempo
						//calcula el duty cycle segun la vel
						//calcula la cantidad de pulsos del enconder para llegar a esta pos
						//aca se hace la interpolacion
						cont_samp = 0;
 8001684:	4b57      	ldr	r3, [pc, #348]	; (80017e4 <main+0x33c>)
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
						motor1.pos_final = instrucciones[i + 1];
 800168a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800168e:	3301      	adds	r3, #1
 8001690:	f107 0208 	add.w	r2, r7, #8
 8001694:	00db      	lsls	r3, r3, #3
 8001696:	4413      	add	r3, r2
 8001698:	e9d3 3400 	ldrd	r3, r4, [r3]
 800169c:	4618      	mov	r0, r3
 800169e:	4621      	mov	r1, r4
 80016a0:	f7ff fa4e 	bl	8000b40 <__aeabi_d2f>
 80016a4:	4602      	mov	r2, r0
 80016a6:	4b44      	ldr	r3, [pc, #272]	; (80017b8 <main+0x310>)
 80016a8:	609a      	str	r2, [r3, #8]
						error_pos = (motor1.pos_final - motor1.pos_inicial)
 80016aa:	4b43      	ldr	r3, [pc, #268]	; (80017b8 <main+0x310>)
 80016ac:	ed93 7a02 	vldr	s14, [r3, #8]
 80016b0:	4b41      	ldr	r3, [pc, #260]	; (80017b8 <main+0x310>)
 80016b2:	edd3 7a03 	vldr	s15, [r3, #12]
 80016b6:	ee77 6a67 	vsub.f32	s13, s14, s15
								/ motor1.pos_inicial * 100;
 80016ba:	4b3f      	ldr	r3, [pc, #252]	; (80017b8 <main+0x310>)
 80016bc:	ed93 7a03 	vldr	s14, [r3, #12]
 80016c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016c4:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80017e8 <main+0x340>
 80016c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016cc:	ee17 0a90 	vmov	r0, s15
 80016d0:	f7fe fee6 	bl	80004a0 <__aeabi_f2d>
 80016d4:	4603      	mov	r3, r0
 80016d6:	460c      	mov	r4, r1
						error_pos = (motor1.pos_final - motor1.pos_inicial)
 80016d8:	4a44      	ldr	r2, [pc, #272]	; (80017ec <main+0x344>)
 80016da:	e9c2 3400 	strd	r3, r4, [r2]
						if (fabs(error_pos) > 0.001) {
 80016de:	4b43      	ldr	r3, [pc, #268]	; (80017ec <main+0x344>)
 80016e0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80016e4:	461d      	mov	r5, r3
 80016e6:	f024 4600 	bic.w	r6, r4, #2147483648	; 0x80000000
 80016ea:	a32f      	add	r3, pc, #188	; (adr r3, 80017a8 <main+0x300>)
 80016ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f0:	4628      	mov	r0, r5
 80016f2:	4631      	mov	r1, r6
 80016f4:	f7ff f9bc 	bl	8000a70 <__aeabi_dcmpgt>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f000 80ff 	beq.w	80018fe <main+0x456>
							motor1.tiempo_total = instrucciones[i + 3];
 8001700:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001704:	3303      	adds	r3, #3
 8001706:	f107 0208 	add.w	r2, r7, #8
 800170a:	00db      	lsls	r3, r3, #3
 800170c:	4413      	add	r3, r2
 800170e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001712:	4618      	mov	r0, r3
 8001714:	4621      	mov	r1, r4
 8001716:	f7ff fa13 	bl	8000b40 <__aeabi_d2f>
 800171a:	4602      	mov	r2, r0
 800171c:	4b26      	ldr	r3, [pc, #152]	; (80017b8 <main+0x310>)
 800171e:	621a      	str	r2, [r3, #32]
							Vmin = fabs(motor1.pos_final - motor1.pos_inicial)
 8001720:	4b25      	ldr	r3, [pc, #148]	; (80017b8 <main+0x310>)
 8001722:	ed93 7a02 	vldr	s14, [r3, #8]
 8001726:	4b24      	ldr	r3, [pc, #144]	; (80017b8 <main+0x310>)
 8001728:	edd3 7a03 	vldr	s15, [r3, #12]
 800172c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001730:	eef0 6ae7 	vabs.f32	s13, s15
									/ motor1.tiempo_total;
 8001734:	4b20      	ldr	r3, [pc, #128]	; (80017b8 <main+0x310>)
 8001736:	ed93 7a08 	vldr	s14, [r3, #32]
							Vmin = fabs(motor1.pos_final - motor1.pos_inicial)
 800173a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800173e:	edc7 7a67 	vstr	s15, [r7, #412]	; 0x19c
							if (VEL_MAX < Vmin) {
 8001742:	f8d7 019c 	ldr.w	r0, [r7, #412]	; 0x19c
 8001746:	f7fe feab 	bl	80004a0 <__aeabi_f2d>
 800174a:	a319      	add	r3, pc, #100	; (adr r3, 80017b0 <main+0x308>)
 800174c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001750:	f7ff f98e 	bl	8000a70 <__aeabi_dcmpgt>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d004      	beq.n	8001764 <main+0x2bc>
								estado = error;
 800175a:	2305      	movs	r3, #5
 800175c:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
								//No puede realizarse
								__NOP();
 8001760:	bf00      	nop
 8001762:	e064      	b.n	800182e <main+0x386>

							} else if (VEL_MAX > (2 * Vmin)) {
 8001764:	edd7 7a67 	vldr	s15, [r7, #412]	; 0x19c
 8001768:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800176c:	ee17 0a90 	vmov	r0, s15
 8001770:	f7fe fe96 	bl	80004a0 <__aeabi_f2d>
 8001774:	a30e      	add	r3, pc, #56	; (adr r3, 80017b0 <main+0x308>)
 8001776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177a:	f7ff f95b 	bl	8000a34 <__aeabi_dcmplt>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d035      	beq.n	80017f0 <main+0x348>
								motor1.velocidad_crucero = 1.5 * Vmin;
 8001784:	edd7 7a67 	vldr	s15, [r7, #412]	; 0x19c
 8001788:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800178c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001790:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <main+0x310>)
 8001792:	edc3 7a04 	vstr	s15, [r3, #16]
 8001796:	e04a      	b.n	800182e <main+0x386>
 8001798:	851eb852 	.word	0x851eb852
 800179c:	40ae71eb 	.word	0x40ae71eb
 80017a0:	cac08312 	.word	0xcac08312
 80017a4:	401345a1 	.word	0x401345a1
 80017a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80017ac:	3f50624d 	.word	0x3f50624d
 80017b0:	f9db22d1 	.word	0xf9db22d1
 80017b4:	40278a7e 	.word	0x40278a7e
 80017b8:	200002d0 	.word	0x200002d0
 80017bc:	20000264 	.word	0x20000264
 80017c0:	438c0000 	.word	0x438c0000
 80017c4:	2000030c 	.word	0x2000030c
 80017c8:	20000320 	.word	0x20000320
 80017cc:	20000000 	.word	0x20000000
 80017d0:	2000020c 	.word	0x2000020c
 80017d4:	20000214 	.word	0x20000214
 80017d8:	20000210 	.word	0x20000210
 80017dc:	200003b8 	.word	0x200003b8
 80017e0:	40021000 	.word	0x40021000
 80017e4:	20000260 	.word	0x20000260
 80017e8:	42c80000 	.word	0x42c80000
 80017ec:	20000258 	.word	0x20000258
							} else if (VEL_MAX > Vmin
 80017f0:	f8d7 019c 	ldr.w	r0, [r7, #412]	; 0x19c
 80017f4:	f7fe fe54 	bl	80004a0 <__aeabi_f2d>
 80017f8:	a3d4      	add	r3, pc, #848	; (adr r3, 8001b4c <main+0x6a4>)
 80017fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fe:	f7ff f919 	bl	8000a34 <__aeabi_dcmplt>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d012      	beq.n	800182e <main+0x386>
									&& VEL_MAX <= (2 * Vmin)) {
 8001808:	edd7 7a67 	vldr	s15, [r7, #412]	; 0x19c
 800180c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001810:	ee17 0a90 	vmov	r0, s15
 8001814:	f7fe fe44 	bl	80004a0 <__aeabi_f2d>
 8001818:	a3cc      	add	r3, pc, #816	; (adr r3, 8001b4c <main+0x6a4>)
 800181a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800181e:	f7ff f91d 	bl	8000a5c <__aeabi_dcmpge>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d002      	beq.n	800182e <main+0x386>
								motor1.velocidad_crucero = VEL_MAX;
 8001828:	4bb5      	ldr	r3, [pc, #724]	; (8001b00 <main+0x658>)
 800182a:	4ab6      	ldr	r2, [pc, #728]	; (8001b04 <main+0x65c>)
 800182c:	611a      	str	r2, [r3, #16]
							}
							if ((motor1.pos_final - motor1.pos_inicial) < 0) {
 800182e:	4bb4      	ldr	r3, [pc, #720]	; (8001b00 <main+0x658>)
 8001830:	ed93 7a02 	vldr	s14, [r3, #8]
 8001834:	4bb2      	ldr	r3, [pc, #712]	; (8001b00 <main+0x658>)
 8001836:	edd3 7a03 	vldr	s15, [r3, #12]
 800183a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800183e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001846:	d507      	bpl.n	8001858 <main+0x3b0>
								motor1.velocidad_crucero *= -1;
 8001848:	4bad      	ldr	r3, [pc, #692]	; (8001b00 <main+0x658>)
 800184a:	edd3 7a04 	vldr	s15, [r3, #16]
 800184e:	eef1 7a67 	vneg.f32	s15, s15
 8001852:	4bab      	ldr	r3, [pc, #684]	; (8001b00 <main+0x658>)
 8001854:	edc3 7a04 	vstr	s15, [r3, #16]
							}
							motor1.tau = (motor1.pos_inicial - motor1.pos_final
 8001858:	4ba9      	ldr	r3, [pc, #676]	; (8001b00 <main+0x658>)
 800185a:	ed93 7a03 	vldr	s14, [r3, #12]
 800185e:	4ba8      	ldr	r3, [pc, #672]	; (8001b00 <main+0x658>)
 8001860:	edd3 7a02 	vldr	s15, [r3, #8]
 8001864:	ee37 7a67 	vsub.f32	s14, s14, s15
									+ motor1.velocidad_crucero
 8001868:	4ba5      	ldr	r3, [pc, #660]	; (8001b00 <main+0x658>)
 800186a:	edd3 6a04 	vldr	s13, [r3, #16]
											* motor1.tiempo_total)
 800186e:	4ba4      	ldr	r3, [pc, #656]	; (8001b00 <main+0x658>)
 8001870:	edd3 7a08 	vldr	s15, [r3, #32]
 8001874:	ee66 7aa7 	vmul.f32	s15, s13, s15
									+ motor1.velocidad_crucero
 8001878:	ee77 6a27 	vadd.f32	s13, s14, s15
									/ motor1.velocidad_crucero;
 800187c:	4ba0      	ldr	r3, [pc, #640]	; (8001b00 <main+0x658>)
 800187e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001882:	eec6 7a87 	vdiv.f32	s15, s13, s14
							motor1.tau = (motor1.pos_inicial - motor1.pos_final
 8001886:	4b9e      	ldr	r3, [pc, #632]	; (8001b00 <main+0x658>)
 8001888:	edc3 7a06 	vstr	s15, [r3, #24]
							motor1.acel_nes = pow(motor1.velocidad_crucero, 2)
 800188c:	4b9c      	ldr	r3, [pc, #624]	; (8001b00 <main+0x658>)
 800188e:	691b      	ldr	r3, [r3, #16]
 8001890:	4618      	mov	r0, r3
 8001892:	f7fe fe05 	bl	80004a0 <__aeabi_f2d>
 8001896:	4603      	mov	r3, r0
 8001898:	460c      	mov	r4, r1
 800189a:	ed9f 1b97 	vldr	d1, [pc, #604]	; 8001af8 <main+0x650>
 800189e:	ec44 3b10 	vmov	d0, r3, r4
 80018a2:	f006 f857 	bl	8007954 <pow>
 80018a6:	ec59 8b10 	vmov	r8, r9, d0
									/ (motor1.pos_inicial - motor1.pos_final
 80018aa:	4b95      	ldr	r3, [pc, #596]	; (8001b00 <main+0x658>)
 80018ac:	ed93 7a03 	vldr	s14, [r3, #12]
 80018b0:	4b93      	ldr	r3, [pc, #588]	; (8001b00 <main+0x658>)
 80018b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80018b6:	ee37 7a67 	vsub.f32	s14, s14, s15
											+ motor1.velocidad_crucero
 80018ba:	4b91      	ldr	r3, [pc, #580]	; (8001b00 <main+0x658>)
 80018bc:	edd3 6a04 	vldr	s13, [r3, #16]
													* motor1.tiempo_total);
 80018c0:	4b8f      	ldr	r3, [pc, #572]	; (8001b00 <main+0x658>)
 80018c2:	edd3 7a08 	vldr	s15, [r3, #32]
 80018c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
											+ motor1.velocidad_crucero
 80018ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ce:	ee17 0a90 	vmov	r0, s15
 80018d2:	f7fe fde5 	bl	80004a0 <__aeabi_f2d>
 80018d6:	4603      	mov	r3, r0
 80018d8:	460c      	mov	r4, r1
									/ (motor1.pos_inicial - motor1.pos_final
 80018da:	461a      	mov	r2, r3
 80018dc:	4623      	mov	r3, r4
 80018de:	4640      	mov	r0, r8
 80018e0:	4649      	mov	r1, r9
 80018e2:	f7fe ff5f 	bl	80007a4 <__aeabi_ddiv>
 80018e6:	4603      	mov	r3, r0
 80018e8:	460c      	mov	r4, r1
 80018ea:	4618      	mov	r0, r3
 80018ec:	4621      	mov	r1, r4
 80018ee:	f7ff f927 	bl	8000b40 <__aeabi_d2f>
 80018f2:	4602      	mov	r2, r0
							motor1.acel_nes = pow(motor1.velocidad_crucero, 2)
 80018f4:	4b82      	ldr	r3, [pc, #520]	; (8001b00 <main+0x658>)
 80018f6:	61da      	str	r2, [r3, #28]

							flag_cambio = 1;
 80018f8:	4b83      	ldr	r3, [pc, #524]	; (8001b08 <main+0x660>)
 80018fa:	2201      	movs	r2, #1
 80018fc:	601a      	str	r2, [r3, #0]
						}
						estado = Modo_Normal;
 80018fe:	2303      	movs	r3, #3
 8001900:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
						i += 3;
 8001904:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001908:	3303      	adds	r3, #3
 800190a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
					}
					break;
 800190e:	e073      	b.n	80019f8 <main+0x550>
				case error:
					//apagar todo
					flag_homing = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
					estado = Desactivado;
 8001916:	2301      	movs	r3, #1
 8001918:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
					flag_activacion = 0;
 800191c:	2300      	movs	r3, #0
 800191e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
					break;
 8001922:	e06a      	b.n	80019fa <main+0x552>
				case Preguntar:
					HAL_SPI_Abort_IT(&hspi2);
 8001924:	4879      	ldr	r0, [pc, #484]	; (8001b0c <main+0x664>)
 8001926:	f002 fa1f 	bl	8003d68 <HAL_SPI_Abort_IT>
					//Revisa el estado, interuumpe y guarada el estado en el puerto SP
					if (estado == Desactivado) {
 800192a:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 800192e:	2b01      	cmp	r3, #1
 8001930:	d108      	bne.n	8001944 <main+0x49c>
						pTxData = 'D';
 8001932:	4b77      	ldr	r3, [pc, #476]	; (8001b10 <main+0x668>)
 8001934:	2244      	movs	r2, #68	; 0x44
 8001936:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 8001938:	2201      	movs	r2, #1
 800193a:	4975      	ldr	r1, [pc, #468]	; (8001b10 <main+0x668>)
 800193c:	4873      	ldr	r0, [pc, #460]	; (8001b0c <main+0x664>)
 800193e:	f002 f867 	bl	8003a10 <HAL_SPI_Transmit_IT>
 8001942:	e032      	b.n	80019aa <main+0x502>
					} else if (estado == Activado) {
 8001944:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 8001948:	2b00      	cmp	r3, #0
 800194a:	d108      	bne.n	800195e <main+0x4b6>
						pTxData = 'A';
 800194c:	4b70      	ldr	r3, [pc, #448]	; (8001b10 <main+0x668>)
 800194e:	2241      	movs	r2, #65	; 0x41
 8001950:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 8001952:	2201      	movs	r2, #1
 8001954:	496e      	ldr	r1, [pc, #440]	; (8001b10 <main+0x668>)
 8001956:	486d      	ldr	r0, [pc, #436]	; (8001b0c <main+0x664>)
 8001958:	f002 f85a 	bl	8003a10 <HAL_SPI_Transmit_IT>
 800195c:	e025      	b.n	80019aa <main+0x502>
					} else if (estado == Modo_Homing) {
 800195e:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 8001962:	2b02      	cmp	r3, #2
 8001964:	d108      	bne.n	8001978 <main+0x4d0>
						pTxData = 'H';
 8001966:	4b6a      	ldr	r3, [pc, #424]	; (8001b10 <main+0x668>)
 8001968:	2248      	movs	r2, #72	; 0x48
 800196a:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 800196c:	2201      	movs	r2, #1
 800196e:	4968      	ldr	r1, [pc, #416]	; (8001b10 <main+0x668>)
 8001970:	4866      	ldr	r0, [pc, #408]	; (8001b0c <main+0x664>)
 8001972:	f002 f84d 	bl	8003a10 <HAL_SPI_Transmit_IT>
 8001976:	e018      	b.n	80019aa <main+0x502>
					} else if (estado == Modo_Normal) {
 8001978:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 800197c:	2b03      	cmp	r3, #3
 800197e:	d108      	bne.n	8001992 <main+0x4ea>
						pTxData = 'N';
 8001980:	4b63      	ldr	r3, [pc, #396]	; (8001b10 <main+0x668>)
 8001982:	224e      	movs	r2, #78	; 0x4e
 8001984:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 8001986:	2201      	movs	r2, #1
 8001988:	4961      	ldr	r1, [pc, #388]	; (8001b10 <main+0x668>)
 800198a:	4860      	ldr	r0, [pc, #384]	; (8001b0c <main+0x664>)
 800198c:	f002 f840 	bl	8003a10 <HAL_SPI_Transmit_IT>
 8001990:	e00b      	b.n	80019aa <main+0x502>
					} else if (estado == Error) {
 8001992:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 8001996:	2b04      	cmp	r3, #4
 8001998:	d107      	bne.n	80019aa <main+0x502>
						pTxData = 'E';
 800199a:	4b5d      	ldr	r3, [pc, #372]	; (8001b10 <main+0x668>)
 800199c:	2245      	movs	r2, #69	; 0x45
 800199e:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 80019a0:	2201      	movs	r2, #1
 80019a2:	495b      	ldr	r1, [pc, #364]	; (8001b10 <main+0x668>)
 80019a4:	4859      	ldr	r0, [pc, #356]	; (8001b0c <main+0x664>)
 80019a6:	f002 f833 	bl	8003a10 <HAL_SPI_Transmit_IT>
					}
					HAL_GPIO_WritePin(int1_M_cpt_t_GPIO_Port, int1_M_cpt_t_Pin,
 80019aa:	2201      	movs	r2, #1
 80019ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019b0:	4858      	ldr	r0, [pc, #352]	; (8001b14 <main+0x66c>)
 80019b2:	f001 fb81 	bl	80030b8 <HAL_GPIO_WritePin>
							GPIO_PIN_SET);
					HAL_GPIO_WritePin(int1_M_cpt_t_GPIO_Port, int1_M_cpt_t_Pin,
 80019b6:	2200      	movs	r2, #0
 80019b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019bc:	4855      	ldr	r0, [pc, #340]	; (8001b14 <main+0x66c>)
 80019be:	f001 fb7b 	bl	80030b8 <HAL_GPIO_WritePin>
							GPIO_PIN_RESET);
					__HAL_SPI_CLEAR_OVRFLAG(&hspi2);
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	4b50      	ldr	r3, [pc, #320]	; (8001b0c <main+0x664>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	68da      	ldr	r2, [r3, #12]
 80019ce:	1d3b      	adds	r3, r7, #4
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	4b4e      	ldr	r3, [pc, #312]	; (8001b0c <main+0x664>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	689a      	ldr	r2, [r3, #8]
 80019d8:	1d3b      	adds	r3, r7, #4
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	681b      	ldr	r3, [r3, #0]
					HAL_SPI_Receive_IT(&hspi2, &dato_recepcion_SPI, 1);
 80019e0:	2201      	movs	r2, #1
 80019e2:	494d      	ldr	r1, [pc, #308]	; (8001b18 <main+0x670>)
 80019e4:	4849      	ldr	r0, [pc, #292]	; (8001b0c <main+0x664>)
 80019e6:	f002 f895 	bl	8003b14 <HAL_SPI_Receive_IT>
					break;
 80019ea:	e006      	b.n	80019fa <main+0x552>
					break;
 80019ec:	bf00      	nop
 80019ee:	e004      	b.n	80019fa <main+0x552>
					break;
 80019f0:	bf00      	nop
 80019f2:	e002      	b.n	80019fa <main+0x552>
					break;
 80019f4:	bf00      	nop
 80019f6:	e000      	b.n	80019fa <main+0x552>
					break;
 80019f8:	bf00      	nop
			for (int i = 0; i < cant; i++) {
 80019fa:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80019fe:	3301      	adds	r3, #1
 8001a00:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001a04:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8001a08:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	f6ff adcf 	blt.w	80015b0 <main+0x108>
					//Revisa el estado, interuumpe y guarada el estado en el puerto SP
					break;
				}

			}
			flag_mensaje_completo = 2;
 8001a12:	4b42      	ldr	r3, [pc, #264]	; (8001b1c <main+0x674>)
 8001a14:	2202      	movs	r2, #2
 8001a16:	601a      	str	r2, [r3, #0]
			cant = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
		}

		switch (estado) {
 8001a1e:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	f63f ada7 	bhi.w	8001576 <main+0xce>
 8001a28:	a201      	add	r2, pc, #4	; (adr r2, 8001a30 <main+0x588>)
 8001a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a2e:	bf00      	nop
 8001a30:	08001a45 	.word	0x08001a45
 8001a34:	08001577 	.word	0x08001577
 8001a38:	08001a5d 	.word	0x08001a5d
 8001a3c:	08001a75 	.word	0x08001a75
 8001a40:	08001577 	.word	0x08001577
			//apagar timer
			//bajar tension en todos lados lo primero
			break;
		case Activado:
			//energisar l298
			if (flag_cambio == 1) {
 8001a44:	4b30      	ldr	r3, [pc, #192]	; (8001b08 <main+0x660>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d14c      	bne.n	8001ae6 <main+0x63e>
				HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001a4c:	213c      	movs	r1, #60	; 0x3c
 8001a4e:	4834      	ldr	r0, [pc, #208]	; (8001b20 <main+0x678>)
 8001a50:	f003 fa16 	bl	8004e80 <HAL_TIM_Encoder_Start>
				flag_cambio = 0;
 8001a54:	4b2c      	ldr	r3, [pc, #176]	; (8001b08 <main+0x660>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
			}
			//
			//
			//
			break;
 8001a5a:	e044      	b.n	8001ae6 <main+0x63e>
		case Modo_Homing:
			if (flag_cambio == 1) {
 8001a5c:	4b2a      	ldr	r3, [pc, #168]	; (8001b08 <main+0x660>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d142      	bne.n	8001aea <main+0x642>
				flag_cambio = 0;
 8001a64:	4b28      	ldr	r3, [pc, #160]	; (8001b08 <main+0x660>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
				motor1.pos_inicial = 0;
 8001a6a:	4b25      	ldr	r3, [pc, #148]	; (8001b00 <main+0x658>)
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	60da      	str	r2, [r3, #12]
			//sensar el final de carrera
			//cambiar la dirreccion
			//cambiar el pwm a algo muy lento
			//mover muy lento
			//colocar el contador del encoder 0
			break;
 8001a72:	e03a      	b.n	8001aea <main+0x642>
		case Modo_Normal:
			//avisar que estoy listo
			//activar los pwm con el
			//control de pocicion y lectura de encoder
			//manifulacion del efector final
			if (flag_cambio == 1) {
 8001a74:	4b24      	ldr	r3, [pc, #144]	; (8001b08 <main+0x660>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d138      	bne.n	8001aee <main+0x646>
				Up = 0;
 8001a7c:	4b29      	ldr	r3, [pc, #164]	; (8001b24 <main+0x67c>)
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
				UPID = 0;
 8001a84:	4b28      	ldr	r3, [pc, #160]	; (8001b28 <main+0x680>)
 8001a86:	f04f 0200 	mov.w	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
				Ui = 0;
 8001a8c:	4b27      	ldr	r3, [pc, #156]	; (8001b2c <main+0x684>)
 8001a8e:	f04f 0200 	mov.w	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
				Ud = 0;
 8001a94:	4b26      	ldr	r3, [pc, #152]	; (8001b30 <main+0x688>)
 8001a96:	f04f 0200 	mov.w	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
				Ui_ant = 0;
 8001a9c:	4b25      	ldr	r3, [pc, #148]	; (8001b34 <main+0x68c>)
 8001a9e:	f04f 0200 	mov.w	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
				error_ant_M = 0;
 8001aa4:	4b24      	ldr	r3, [pc, #144]	; (8001b38 <main+0x690>)
 8001aa6:	f04f 0200 	mov.w	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
				cnt_lis = 0;
 8001aac:	4b23      	ldr	r3, [pc, #140]	; (8001b3c <main+0x694>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(L298_ENA1_GPIO_Port, L298_ENA1_Pin,
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	2108      	movs	r1, #8
 8001ab6:	4822      	ldr	r0, [pc, #136]	; (8001b40 <main+0x698>)
 8001ab8:	f001 fafe 	bl	80030b8 <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_GPIO_WritePin(dir1_GPIO_Port, dir1_Pin, GPIO_PIN_RESET);
 8001abc:	2200      	movs	r2, #0
 8001abe:	2102      	movs	r1, #2
 8001ac0:	481f      	ldr	r0, [pc, #124]	; (8001b40 <main+0x698>)
 8001ac2:	f001 faf9 	bl	80030b8 <HAL_GPIO_WritePin>
				HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	481e      	ldr	r0, [pc, #120]	; (8001b44 <main+0x69c>)
 8001aca:	f003 f909 	bl	8004ce0 <HAL_TIM_PWM_Start>
				HAL_GPIO_WritePin(L298_ENA1_GPIO_Port, L298_ENA1_Pin,
 8001ace:	2201      	movs	r2, #1
 8001ad0:	2108      	movs	r1, #8
 8001ad2:	481b      	ldr	r0, [pc, #108]	; (8001b40 <main+0x698>)
 8001ad4:	f001 faf0 	bl	80030b8 <HAL_GPIO_WritePin>
						GPIO_PIN_SET);
				HAL_TIM_Base_Start_IT(&htim9);
 8001ad8:	481b      	ldr	r0, [pc, #108]	; (8001b48 <main+0x6a0>)
 8001ada:	f003 f848 	bl	8004b6e <HAL_TIM_Base_Start_IT>
				flag_cambio = 0;
 8001ade:	4b0a      	ldr	r3, [pc, #40]	; (8001b08 <main+0x660>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
			}
			break;
 8001ae4:	e003      	b.n	8001aee <main+0x646>
			break;
 8001ae6:	bf00      	nop
 8001ae8:	e545      	b.n	8001576 <main+0xce>
			break;
 8001aea:	bf00      	nop
 8001aec:	e543      	b.n	8001576 <main+0xce>
			break;
 8001aee:	bf00      	nop
		if (flag_mensaje_completo == 0) {
 8001af0:	e541      	b.n	8001576 <main+0xce>
 8001af2:	bf00      	nop
 8001af4:	f3af 8000 	nop.w
 8001af8:	00000000 	.word	0x00000000
 8001afc:	40000000 	.word	0x40000000
 8001b00:	200002d0 	.word	0x200002d0
 8001b04:	413c53f8 	.word	0x413c53f8
 8001b08:	20000210 	.word	0x20000210
 8001b0c:	20000320 	.word	0x20000320
 8001b10:	20000204 	.word	0x20000204
 8001b14:	40020800 	.word	0x40020800
 8001b18:	2000030c 	.word	0x2000030c
 8001b1c:	20000000 	.word	0x20000000
 8001b20:	200003b8 	.word	0x200003b8
 8001b24:	200002c8 	.word	0x200002c8
 8001b28:	200002cc 	.word	0x200002cc
 8001b2c:	2000024c 	.word	0x2000024c
 8001b30:	20000314 	.word	0x20000314
 8001b34:	20000250 	.word	0x20000250
 8001b38:	20000248 	.word	0x20000248
 8001b3c:	200002c0 	.word	0x200002c0
 8001b40:	40021000 	.word	0x40021000
 8001b44:	20000438 	.word	0x20000438
 8001b48:	200003f8 	.word	0x200003f8
 8001b4c:	f9db22d1 	.word	0xf9db22d1
 8001b50:	40278a7e 	.word	0x40278a7e

08001b54 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b094      	sub	sp, #80	; 0x50
 8001b58:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001b5a:	f107 0320 	add.w	r3, r7, #32
 8001b5e:	2230      	movs	r2, #48	; 0x30
 8001b60:	2100      	movs	r1, #0
 8001b62:	4618      	mov	r0, r3
 8001b64:	f004 f8e2 	bl	8005d2c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001b68:	f107 030c 	add.w	r3, r7, #12
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001b78:	2300      	movs	r3, #0
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	4b28      	ldr	r3, [pc, #160]	; (8001c20 <SystemClock_Config+0xcc>)
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b80:	4a27      	ldr	r2, [pc, #156]	; (8001c20 <SystemClock_Config+0xcc>)
 8001b82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b86:	6413      	str	r3, [r2, #64]	; 0x40
 8001b88:	4b25      	ldr	r3, [pc, #148]	; (8001c20 <SystemClock_Config+0xcc>)
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b90:	60bb      	str	r3, [r7, #8]
 8001b92:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b94:	2300      	movs	r3, #0
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	4b22      	ldr	r3, [pc, #136]	; (8001c24 <SystemClock_Config+0xd0>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a21      	ldr	r2, [pc, #132]	; (8001c24 <SystemClock_Config+0xd0>)
 8001b9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ba2:	6013      	str	r3, [r2, #0]
 8001ba4:	4b1f      	ldr	r3, [pc, #124]	; (8001c24 <SystemClock_Config+0xd0>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bac:	607b      	str	r3, [r7, #4]
 8001bae:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bb8:	2310      	movs	r3, #16
 8001bba:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001bc4:	2308      	movs	r3, #8
 8001bc6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001bc8:	23a8      	movs	r3, #168	; 0xa8
 8001bca:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001bd0:	2307      	movs	r3, #7
 8001bd2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001bd4:	f107 0320 	add.w	r3, r7, #32
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f001 fa87 	bl	80030ec <HAL_RCC_OscConfig>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <SystemClock_Config+0x94>
		Error_Handler();
 8001be4:	f000 fb1a 	bl	800221c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001be8:	230f      	movs	r3, #15
 8001bea:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bec:	2302      	movs	r3, #2
 8001bee:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001bf4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001bf8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001bfa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001bfe:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001c00:	f107 030c 	add.w	r3, r7, #12
 8001c04:	2105      	movs	r1, #5
 8001c06:	4618      	mov	r0, r3
 8001c08:	f001 fce0 	bl	80035cc <HAL_RCC_ClockConfig>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <SystemClock_Config+0xc2>
		Error_Handler();
 8001c12:	f000 fb03 	bl	800221c <Error_Handler>
	}
}
 8001c16:	bf00      	nop
 8001c18:	3750      	adds	r7, #80	; 0x50
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40007000 	.word	0x40007000

08001c28 <HAL_SPI_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
	cont_datos_SPI++;
 8001c30:	4b12      	ldr	r3, [pc, #72]	; (8001c7c <HAL_SPI_RxCpltCallback+0x54>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	3301      	adds	r3, #1
 8001c36:	4a11      	ldr	r2, [pc, #68]	; (8001c7c <HAL_SPI_RxCpltCallback+0x54>)
 8001c38:	6013      	str	r3, [r2, #0]
	str[cont_datos_SPI - 1] = dato_recepcion_SPI;
 8001c3a:	4b10      	ldr	r3, [pc, #64]	; (8001c7c <HAL_SPI_RxCpltCallback+0x54>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	4a0f      	ldr	r2, [pc, #60]	; (8001c80 <HAL_SPI_RxCpltCallback+0x58>)
 8001c42:	7811      	ldrb	r1, [r2, #0]
 8001c44:	4a0f      	ldr	r2, [pc, #60]	; (8001c84 <HAL_SPI_RxCpltCallback+0x5c>)
 8001c46:	54d1      	strb	r1, [r2, r3]
	if (str[cont_datos_SPI - 1] == ':') {
 8001c48:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <HAL_SPI_RxCpltCallback+0x54>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	3b01      	subs	r3, #1
 8001c4e:	4a0d      	ldr	r2, [pc, #52]	; (8001c84 <HAL_SPI_RxCpltCallback+0x5c>)
 8001c50:	5cd3      	ldrb	r3, [r2, r3]
 8001c52:	2b3a      	cmp	r3, #58	; 0x3a
 8001c54:	d109      	bne.n	8001c6a <HAL_SPI_RxCpltCallback+0x42>
		flag_mensaje_completo = 0;
 8001c56:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <HAL_SPI_RxCpltCallback+0x60>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
		contador_instrucciones = cont_datos_SPI;
 8001c5c:	4b07      	ldr	r3, [pc, #28]	; (8001c7c <HAL_SPI_RxCpltCallback+0x54>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a0a      	ldr	r2, [pc, #40]	; (8001c8c <HAL_SPI_RxCpltCallback+0x64>)
 8001c62:	6013      	str	r3, [r2, #0]
		cont_datos_SPI = 0;
 8001c64:	4b05      	ldr	r3, [pc, #20]	; (8001c7c <HAL_SPI_RxCpltCallback+0x54>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	601a      	str	r2, [r3, #0]
	}
	HAL_SPI_Receive_IT(&hspi2, &dato_recepcion_SPI, 1);
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	4904      	ldr	r1, [pc, #16]	; (8001c80 <HAL_SPI_RxCpltCallback+0x58>)
 8001c6e:	4808      	ldr	r0, [pc, #32]	; (8001c90 <HAL_SPI_RxCpltCallback+0x68>)
 8001c70:	f001 ff50 	bl	8003b14 <HAL_SPI_Receive_IT>
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20000208 	.word	0x20000208
 8001c80:	2000030c 	.word	0x2000030c
 8001c84:	20000214 	.word	0x20000214
 8001c88:	20000000 	.word	0x20000000
 8001c8c:	2000020c 	.word	0x2000020c
 8001c90:	20000320 	.word	0x20000320
 8001c94:	00000000 	.word	0x00000000

08001c98 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001c98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c9c:	b082      	sub	sp, #8
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {

	}
	if (htim->Instance == TIM3) {
	}
	if (htim->Instance == TIM9) {
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4ac6      	ldr	r2, [pc, #792]	; (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	f040 828c 	bne.w	80021c6 <HAL_TIM_PeriodElapsedCallback+0x52e>
		cont_samp++;
 8001cae:	4bc5      	ldr	r3, [pc, #788]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	4ac3      	ldr	r2, [pc, #780]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8001cb6:	6013      	str	r3, [r2, #0]
		motor1.tiemp_act = TIEMPO_SAMP * cont_samp;
 8001cb8:	4bc2      	ldr	r3, [pc, #776]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7fe fbcd 	bl	800045c <__aeabi_ui2d>
 8001cc2:	a3b7      	add	r3, pc, #732	; (adr r3, 8001fa0 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cc8:	f7fe fc42 	bl	8000550 <__aeabi_dmul>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	460c      	mov	r4, r1
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	4621      	mov	r1, r4
 8001cd4:	f7fe ff34 	bl	8000b40 <__aeabi_d2f>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	4bbb      	ldr	r3, [pc, #748]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001cdc:	625a      	str	r2, [r3, #36]	; 0x24
		if (motor1.tiemp_act < motor1.tiempo_total) {
 8001cde:	4bba      	ldr	r3, [pc, #744]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001ce0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001ce4:	4bb8      	ldr	r3, [pc, #736]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001ce6:	edd3 7a08 	vldr	s15, [r3, #32]
 8001cea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf2:	f140 80fb 	bpl.w	8001eec <HAL_TIM_PeriodElapsedCallback+0x254>
			if (motor1.tiemp_act <= motor1.tau) {
 8001cf6:	4bb4      	ldr	r3, [pc, #720]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001cf8:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001cfc:	4bb2      	ldr	r3, [pc, #712]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001cfe:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0a:	d83a      	bhi.n	8001d82 <HAL_TIM_PeriodElapsedCallback+0xea>
				motor1.pos_objetivo = motor1.pos_inicial
 8001d0c:	4bae      	ldr	r3, [pc, #696]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7fe fbc5 	bl	80004a0 <__aeabi_f2d>
 8001d16:	4604      	mov	r4, r0
 8001d18:	460d      	mov	r5, r1
						+ motor1.acel_nes * pow(motor1.tiemp_act, 2) / 2;
 8001d1a:	4bab      	ldr	r3, [pc, #684]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7fe fbbe 	bl	80004a0 <__aeabi_f2d>
 8001d24:	4680      	mov	r8, r0
 8001d26:	4689      	mov	r9, r1
 8001d28:	4ba7      	ldr	r3, [pc, #668]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7fe fbb7 	bl	80004a0 <__aeabi_f2d>
 8001d32:	4602      	mov	r2, r0
 8001d34:	460b      	mov	r3, r1
 8001d36:	ed9f 1b9c 	vldr	d1, [pc, #624]	; 8001fa8 <HAL_TIM_PeriodElapsedCallback+0x310>
 8001d3a:	ec43 2b10 	vmov	d0, r2, r3
 8001d3e:	f005 fe09 	bl	8007954 <pow>
 8001d42:	ec53 2b10 	vmov	r2, r3, d0
 8001d46:	4640      	mov	r0, r8
 8001d48:	4649      	mov	r1, r9
 8001d4a:	f7fe fc01 	bl	8000550 <__aeabi_dmul>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	460b      	mov	r3, r1
 8001d52:	4610      	mov	r0, r2
 8001d54:	4619      	mov	r1, r3
 8001d56:	f04f 0200 	mov.w	r2, #0
 8001d5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d5e:	f7fe fd21 	bl	80007a4 <__aeabi_ddiv>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	4620      	mov	r0, r4
 8001d68:	4629      	mov	r1, r5
 8001d6a:	f7fe fa3b 	bl	80001e4 <__adddf3>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	460c      	mov	r4, r1
 8001d72:	4618      	mov	r0, r3
 8001d74:	4621      	mov	r1, r4
 8001d76:	f7fe fee3 	bl	8000b40 <__aeabi_d2f>
 8001d7a:	4602      	mov	r2, r0
				motor1.pos_objetivo = motor1.pos_inicial
 8001d7c:	4b92      	ldr	r3, [pc, #584]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	e095      	b.n	8001eae <HAL_TIM_PeriodElapsedCallback+0x216>
			} else if (motor1.tiemp_act > motor1.tau
 8001d82:	4b91      	ldr	r3, [pc, #580]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001d84:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001d88:	4b8f      	ldr	r3, [pc, #572]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001d8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d96:	dd2e      	ble.n	8001df6 <HAL_TIM_PeriodElapsedCallback+0x15e>
					&& motor1.tiemp_act <= (motor1.tiempo_total - motor1.tau)) {
 8001d98:	4b8b      	ldr	r3, [pc, #556]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001d9a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001d9e:	4b8a      	ldr	r3, [pc, #552]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001da0:	edd3 6a08 	vldr	s13, [r3, #32]
 8001da4:	4b88      	ldr	r3, [pc, #544]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001da6:	edd3 7a06 	vldr	s15, [r3, #24]
 8001daa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001dae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db6:	d81e      	bhi.n	8001df6 <HAL_TIM_PeriodElapsedCallback+0x15e>
				motor1.pos_objetivo = motor1.pos_inicial
 8001db8:	4b83      	ldr	r3, [pc, #524]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001dba:	ed93 7a03 	vldr	s14, [r3, #12]
						+ motor1.acel_nes * motor1.tau
 8001dbe:	4b82      	ldr	r3, [pc, #520]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001dc0:	edd3 6a07 	vldr	s13, [r3, #28]
 8001dc4:	4b80      	ldr	r3, [pc, #512]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001dc6:	edd3 7a06 	vldr	s15, [r3, #24]
 8001dca:	ee66 6aa7 	vmul.f32	s13, s13, s15
								* (motor1.tiemp_act - motor1.tau / 2);
 8001dce:	4b7e      	ldr	r3, [pc, #504]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001dd0:	ed93 6a09 	vldr	s12, [r3, #36]	; 0x24
 8001dd4:	4b7c      	ldr	r3, [pc, #496]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001dd6:	edd3 5a06 	vldr	s11, [r3, #24]
 8001dda:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 8001dde:	eec5 7a85 	vdiv.f32	s15, s11, s10
 8001de2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001de6:	ee66 7aa7 	vmul.f32	s15, s13, s15
						+ motor1.acel_nes * motor1.tau
 8001dea:	ee77 7a27 	vadd.f32	s15, s14, s15
				motor1.pos_objetivo = motor1.pos_inicial
 8001dee:	4b76      	ldr	r3, [pc, #472]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001df0:	edc3 7a00 	vstr	s15, [r3]
 8001df4:	e05b      	b.n	8001eae <HAL_TIM_PeriodElapsedCallback+0x216>
			} else if (motor1.tiemp_act > (motor1.tiempo_total - motor1.tau)
 8001df6:	4b74      	ldr	r3, [pc, #464]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001df8:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001dfc:	4b72      	ldr	r3, [pc, #456]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001dfe:	edd3 6a08 	vldr	s13, [r3, #32]
 8001e02:	4b71      	ldr	r3, [pc, #452]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001e04:	edd3 7a06 	vldr	s15, [r3, #24]
 8001e08:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001e0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e14:	dd4b      	ble.n	8001eae <HAL_TIM_PeriodElapsedCallback+0x216>
					&& motor1.tiemp_act < motor1.tiempo_total) {
 8001e16:	4b6c      	ldr	r3, [pc, #432]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001e18:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001e1c:	4b6a      	ldr	r3, [pc, #424]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001e1e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001e22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2a:	d540      	bpl.n	8001eae <HAL_TIM_PeriodElapsedCallback+0x216>
				motor1.pos_objetivo = motor1.pos_final
 8001e2c:	4b66      	ldr	r3, [pc, #408]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7fe fb35 	bl	80004a0 <__aeabi_f2d>
 8001e36:	4604      	mov	r4, r0
 8001e38:	460d      	mov	r5, r1
						- motor1.acel_nes
 8001e3a:	4b63      	ldr	r3, [pc, #396]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7fe fb2e 	bl	80004a0 <__aeabi_f2d>
 8001e44:	4680      	mov	r8, r0
 8001e46:	4689      	mov	r9, r1
								* pow(motor1.tiempo_total - motor1.tiemp_act, 2)
 8001e48:	4b5f      	ldr	r3, [pc, #380]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001e4a:	ed93 7a08 	vldr	s14, [r3, #32]
 8001e4e:	4b5e      	ldr	r3, [pc, #376]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001e50:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001e54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e58:	ee17 0a90 	vmov	r0, s15
 8001e5c:	f7fe fb20 	bl	80004a0 <__aeabi_f2d>
 8001e60:	4602      	mov	r2, r0
 8001e62:	460b      	mov	r3, r1
 8001e64:	ed9f 1b50 	vldr	d1, [pc, #320]	; 8001fa8 <HAL_TIM_PeriodElapsedCallback+0x310>
 8001e68:	ec43 2b10 	vmov	d0, r2, r3
 8001e6c:	f005 fd72 	bl	8007954 <pow>
 8001e70:	ec53 2b10 	vmov	r2, r3, d0
 8001e74:	4640      	mov	r0, r8
 8001e76:	4649      	mov	r1, r9
 8001e78:	f7fe fb6a 	bl	8000550 <__aeabi_dmul>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	460b      	mov	r3, r1
 8001e80:	4610      	mov	r0, r2
 8001e82:	4619      	mov	r1, r3
								/ 2;
 8001e84:	f04f 0200 	mov.w	r2, #0
 8001e88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e8c:	f7fe fc8a 	bl	80007a4 <__aeabi_ddiv>
 8001e90:	4602      	mov	r2, r0
 8001e92:	460b      	mov	r3, r1
						- motor1.acel_nes
 8001e94:	4620      	mov	r0, r4
 8001e96:	4629      	mov	r1, r5
 8001e98:	f7fe f9a2 	bl	80001e0 <__aeabi_dsub>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	460c      	mov	r4, r1
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	4621      	mov	r1, r4
 8001ea4:	f7fe fe4c 	bl	8000b40 <__aeabi_d2f>
 8001ea8:	4602      	mov	r2, r0
				motor1.pos_objetivo = motor1.pos_final
 8001eaa:	4b47      	ldr	r3, [pc, #284]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001eac:	601a      	str	r2, [r3, #0]
			}
			motor1.pos_objetivo *= 600 / 2 / M_PI;
 8001eae:	4b46      	ldr	r3, [pc, #280]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7fe faf4 	bl	80004a0 <__aeabi_f2d>
 8001eb8:	a33d      	add	r3, pc, #244	; (adr r3, 8001fb0 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8001eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ebe:	f7fe fb47 	bl	8000550 <__aeabi_dmul>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	460c      	mov	r4, r1
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	4621      	mov	r1, r4
 8001eca:	f7fe fe39 	bl	8000b40 <__aeabi_d2f>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	4b3d      	ldr	r3, [pc, #244]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001ed2:	601a      	str	r2, [r3, #0]
			error_M = (motor1.pos_objetivo - motor1.pos_actual);
 8001ed4:	4b3c      	ldr	r3, [pc, #240]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001ed6:	ed93 7a00 	vldr	s14, [r3]
 8001eda:	4b3b      	ldr	r3, [pc, #236]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001edc:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ee0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ee4:	4b39      	ldr	r3, [pc, #228]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0x334>)
 8001ee6:	edc3 7a00 	vstr	s15, [r3]
 8001eea:	e07d      	b.n	8001fe8 <HAL_TIM_PeriodElapsedCallback+0x350>
		} else {
			error_M = (int) (motor1.pos_objetivo - motor1.pos_actual);
 8001eec:	4b36      	ldr	r3, [pc, #216]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001eee:	ed93 7a00 	vldr	s14, [r3]
 8001ef2:	4b35      	ldr	r3, [pc, #212]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001ef4:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ef8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001efc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f04:	4b31      	ldr	r3, [pc, #196]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0x334>)
 8001f06:	edc3 7a00 	vstr	s15, [r3]
			if (!error_M) {
 8001f0a:	4b30      	ldr	r3, [pc, #192]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0x334>)
 8001f0c:	edd3 7a00 	vldr	s15, [r3]
 8001f10:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f18:	d106      	bne.n	8001f28 <HAL_TIM_PeriodElapsedCallback+0x290>
				cnt_lis++;
 8001f1a:	4b2d      	ldr	r3, [pc, #180]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	b2da      	uxtb	r2, r3
 8001f22:	4b2b      	ldr	r3, [pc, #172]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001f24:	701a      	strb	r2, [r3, #0]
 8001f26:	e002      	b.n	8001f2e <HAL_TIM_PeriodElapsedCallback+0x296>
			} else {
				cnt_lis = 0;
 8001f28:	4b29      	ldr	r3, [pc, #164]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	701a      	strb	r2, [r3, #0]
			}
			if (cnt_lis == 255) {
 8001f2e:	4b28      	ldr	r3, [pc, #160]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2bff      	cmp	r3, #255	; 0xff
 8001f34:	d158      	bne.n	8001fe8 <HAL_TIM_PeriodElapsedCallback+0x350>
				HAL_TIM_Base_Stop_IT(&htim9);
 8001f36:	4827      	ldr	r0, [pc, #156]	; (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001f38:	f002 fe3d 	bl	8004bb6 <HAL_TIM_Base_Stop_IT>
				motor1.pos_inicial = motor1.pos_objetivo * 2 * M_PI / 600;
 8001f3c:	4b22      	ldr	r3, [pc, #136]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001f3e:	edd3 7a00 	vldr	s15, [r3]
 8001f42:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f46:	ee17 0a90 	vmov	r0, s15
 8001f4a:	f7fe faa9 	bl	80004a0 <__aeabi_f2d>
 8001f4e:	a31a      	add	r3, pc, #104	; (adr r3, 8001fb8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8001f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f54:	f7fe fafc 	bl	8000550 <__aeabi_dmul>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	460c      	mov	r4, r1
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	4621      	mov	r1, r4
 8001f60:	f04f 0200 	mov.w	r2, #0
 8001f64:	4b1c      	ldr	r3, [pc, #112]	; (8001fd8 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8001f66:	f7fe fc1d 	bl	80007a4 <__aeabi_ddiv>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	460c      	mov	r4, r1
 8001f6e:	4618      	mov	r0, r3
 8001f70:	4621      	mov	r1, r4
 8001f72:	f7fe fde5 	bl	8000b40 <__aeabi_d2f>
 8001f76:	4602      	mov	r2, r0
 8001f78:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001f7a:	60da      	str	r2, [r3, #12]
				PWM_config.Pulse = 0;
 8001f7c:	4b17      	ldr	r3, [pc, #92]	; (8001fdc <HAL_TIM_PeriodElapsedCallback+0x344>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	605a      	str	r2, [r3, #4]
				HAL_TIM_PWM_ConfigChannel(&htim12, &PWM_config, TIM_CHANNEL_1);
 8001f82:	2200      	movs	r2, #0
 8001f84:	4915      	ldr	r1, [pc, #84]	; (8001fdc <HAL_TIM_PeriodElapsedCallback+0x344>)
 8001f86:	4816      	ldr	r0, [pc, #88]	; (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8001f88:	f003 f960 	bl	800524c <HAL_TIM_PWM_ConfigChannel>
				HAL_GPIO_WritePin(dir1_GPIO_Port, dir1_Pin, GPIO_PIN_RESET);
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	2102      	movs	r1, #2
 8001f90:	4814      	ldr	r0, [pc, #80]	; (8001fe4 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8001f92:	f001 f891 	bl	80030b8 <HAL_GPIO_WritePin>
				HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001f96:	2100      	movs	r1, #0
 8001f98:	4811      	ldr	r0, [pc, #68]	; (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8001f9a:	f002 fea1 	bl	8004ce0 <HAL_TIM_PWM_Start>
				return;
 8001f9e:	e112      	b.n	80021c6 <HAL_TIM_PeriodElapsedCallback+0x52e>
 8001fa0:	eb1c432d 	.word	0xeb1c432d
 8001fa4:	3f2a36e2 	.word	0x3f2a36e2
 8001fa8:	00000000 	.word	0x00000000
 8001fac:	40000000 	.word	0x40000000
 8001fb0:	c0a876f9 	.word	0xc0a876f9
 8001fb4:	4057df8c 	.word	0x4057df8c
 8001fb8:	54442d18 	.word	0x54442d18
 8001fbc:	400921fb 	.word	0x400921fb
 8001fc0:	40014000 	.word	0x40014000
 8001fc4:	20000260 	.word	0x20000260
 8001fc8:	200002d0 	.word	0x200002d0
 8001fcc:	20000318 	.word	0x20000318
 8001fd0:	200002c0 	.word	0x200002c0
 8001fd4:	200003f8 	.word	0x200003f8
 8001fd8:	4082c000 	.word	0x4082c000
 8001fdc:	20000264 	.word	0x20000264
 8001fe0:	20000438 	.word	0x20000438
 8001fe4:	40021000 	.word	0x40021000

			}
			//motor1.pos_objetivo = motor1.pos_objetivo;
			//motor1.pos_inicial=motor1.pos_objetivo;
		}
		motor1.pos_actual = TIM1->CNT;
 8001fe8:	4b7b      	ldr	r3, [pc, #492]	; (80021d8 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fec:	ee07 3a90 	vmov	s15, r3
 8001ff0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ff4:	4b79      	ldr	r3, [pc, #484]	; (80021dc <HAL_TIM_PeriodElapsedCallback+0x544>)
 8001ff6:	edc3 7a01 	vstr	s15, [r3, #4]

		Up = motor1.kp * error_M;
 8001ffa:	4b78      	ldr	r3, [pc, #480]	; (80021dc <HAL_TIM_PeriodElapsedCallback+0x544>)
 8001ffc:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002000:	4b77      	ldr	r3, [pc, #476]	; (80021e0 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8002002:	edd3 7a00 	vldr	s15, [r3]
 8002006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800200a:	4b76      	ldr	r3, [pc, #472]	; (80021e4 <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800200c:	edc3 7a00 	vstr	s15, [r3]
		Ui = Ui_ant + motor1.ki * TIEMPO_SAMP * error_ant_M;
 8002010:	4b75      	ldr	r3, [pc, #468]	; (80021e8 <HAL_TIM_PeriodElapsedCallback+0x550>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4618      	mov	r0, r3
 8002016:	f7fe fa43 	bl	80004a0 <__aeabi_f2d>
 800201a:	4604      	mov	r4, r0
 800201c:	460d      	mov	r5, r1
 800201e:	4b6f      	ldr	r3, [pc, #444]	; (80021dc <HAL_TIM_PeriodElapsedCallback+0x544>)
 8002020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe fa3c 	bl	80004a0 <__aeabi_f2d>
 8002028:	a369      	add	r3, pc, #420	; (adr r3, 80021d0 <HAL_TIM_PeriodElapsedCallback+0x538>)
 800202a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202e:	f7fe fa8f 	bl	8000550 <__aeabi_dmul>
 8002032:	4602      	mov	r2, r0
 8002034:	460b      	mov	r3, r1
 8002036:	4690      	mov	r8, r2
 8002038:	4699      	mov	r9, r3
 800203a:	4b6c      	ldr	r3, [pc, #432]	; (80021ec <HAL_TIM_PeriodElapsedCallback+0x554>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fa2e 	bl	80004a0 <__aeabi_f2d>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4640      	mov	r0, r8
 800204a:	4649      	mov	r1, r9
 800204c:	f7fe fa80 	bl	8000550 <__aeabi_dmul>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	4620      	mov	r0, r4
 8002056:	4629      	mov	r1, r5
 8002058:	f7fe f8c4 	bl	80001e4 <__adddf3>
 800205c:	4603      	mov	r3, r0
 800205e:	460c      	mov	r4, r1
 8002060:	4618      	mov	r0, r3
 8002062:	4621      	mov	r1, r4
 8002064:	f7fe fd6c 	bl	8000b40 <__aeabi_d2f>
 8002068:	4602      	mov	r2, r0
 800206a:	4b61      	ldr	r3, [pc, #388]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x558>)
 800206c:	601a      	str	r2, [r3, #0]
		Ud = motor1.kd / TIEMPO_SAMP * (error_M - error_ant_M);
 800206e:	4b5b      	ldr	r3, [pc, #364]	; (80021dc <HAL_TIM_PeriodElapsedCallback+0x544>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002072:	4618      	mov	r0, r3
 8002074:	f7fe fa14 	bl	80004a0 <__aeabi_f2d>
 8002078:	a355      	add	r3, pc, #340	; (adr r3, 80021d0 <HAL_TIM_PeriodElapsedCallback+0x538>)
 800207a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207e:	f7fe fb91 	bl	80007a4 <__aeabi_ddiv>
 8002082:	4603      	mov	r3, r0
 8002084:	460c      	mov	r4, r1
 8002086:	4625      	mov	r5, r4
 8002088:	461c      	mov	r4, r3
 800208a:	4b55      	ldr	r3, [pc, #340]	; (80021e0 <HAL_TIM_PeriodElapsedCallback+0x548>)
 800208c:	ed93 7a00 	vldr	s14, [r3]
 8002090:	4b56      	ldr	r3, [pc, #344]	; (80021ec <HAL_TIM_PeriodElapsedCallback+0x554>)
 8002092:	edd3 7a00 	vldr	s15, [r3]
 8002096:	ee77 7a67 	vsub.f32	s15, s14, s15
 800209a:	ee17 0a90 	vmov	r0, s15
 800209e:	f7fe f9ff 	bl	80004a0 <__aeabi_f2d>
 80020a2:	4602      	mov	r2, r0
 80020a4:	460b      	mov	r3, r1
 80020a6:	4620      	mov	r0, r4
 80020a8:	4629      	mov	r1, r5
 80020aa:	f7fe fa51 	bl	8000550 <__aeabi_dmul>
 80020ae:	4603      	mov	r3, r0
 80020b0:	460c      	mov	r4, r1
 80020b2:	4618      	mov	r0, r3
 80020b4:	4621      	mov	r1, r4
 80020b6:	f7fe fd43 	bl	8000b40 <__aeabi_d2f>
 80020ba:	4602      	mov	r2, r0
 80020bc:	4b4d      	ldr	r3, [pc, #308]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x55c>)
 80020be:	601a      	str	r2, [r3, #0]
		UPID = Up + Ui + Ud;
 80020c0:	4b48      	ldr	r3, [pc, #288]	; (80021e4 <HAL_TIM_PeriodElapsedCallback+0x54c>)
 80020c2:	ed93 7a00 	vldr	s14, [r3]
 80020c6:	4b4a      	ldr	r3, [pc, #296]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x558>)
 80020c8:	edd3 7a00 	vldr	s15, [r3]
 80020cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020d0:	4b48      	ldr	r3, [pc, #288]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x55c>)
 80020d2:	edd3 7a00 	vldr	s15, [r3]
 80020d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020da:	4b47      	ldr	r3, [pc, #284]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80020dc:	edc3 7a00 	vstr	s15, [r3]
		Ui_ant = Ui;
 80020e0:	4b43      	ldr	r3, [pc, #268]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x558>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a40      	ldr	r2, [pc, #256]	; (80021e8 <HAL_TIM_PeriodElapsedCallback+0x550>)
 80020e6:	6013      	str	r3, [r2, #0]
		error_ant_M = error_M;
 80020e8:	4b3d      	ldr	r3, [pc, #244]	; (80021e0 <HAL_TIM_PeriodElapsedCallback+0x548>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a3f      	ldr	r2, [pc, #252]	; (80021ec <HAL_TIM_PeriodElapsedCallback+0x554>)
 80020ee:	6013      	str	r3, [r2, #0]
		if (UPID > 0) {
 80020f0:	4b41      	ldr	r3, [pc, #260]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80020f2:	edd3 7a00 	vldr	s15, [r3]
 80020f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020fe:	dd32      	ble.n	8002166 <HAL_TIM_PeriodElapsedCallback+0x4ce>
			//UPID += 475;
			UPID += 400;
 8002100:	4b3d      	ldr	r3, [pc, #244]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002102:	edd3 7a00 	vldr	s15, [r3]
 8002106:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80021fc <HAL_TIM_PeriodElapsedCallback+0x564>
 800210a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800210e:	4b3a      	ldr	r3, [pc, #232]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002110:	edc3 7a00 	vstr	s15, [r3]
			if (UPID > 2799) {
 8002114:	4b38      	ldr	r3, [pc, #224]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002116:	edd3 7a00 	vldr	s15, [r3]
 800211a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002200 <HAL_TIM_PeriodElapsedCallback+0x568>
 800211e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002126:	dd02      	ble.n	800212e <HAL_TIM_PeriodElapsedCallback+0x496>
				UPID = 2799;
 8002128:	4b33      	ldr	r3, [pc, #204]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800212a:	4a36      	ldr	r2, [pc, #216]	; (8002204 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 800212c:	601a      	str	r2, [r3, #0]
			}
			PWM_config.Pulse = 2799 - UPID;
 800212e:	4b32      	ldr	r3, [pc, #200]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002130:	edd3 7a00 	vldr	s15, [r3]
 8002134:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8002200 <HAL_TIM_PeriodElapsedCallback+0x568>
 8002138:	ee77 7a67 	vsub.f32	s15, s14, s15
 800213c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002140:	ee17 2a90 	vmov	r2, s15
 8002144:	4b30      	ldr	r3, [pc, #192]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8002146:	605a      	str	r2, [r3, #4]
			HAL_TIM_PWM_ConfigChannel(&htim12, &PWM_config, TIM_CHANNEL_1);
 8002148:	2200      	movs	r2, #0
 800214a:	492f      	ldr	r1, [pc, #188]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x570>)
 800214c:	482f      	ldr	r0, [pc, #188]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x574>)
 800214e:	f003 f87d 	bl	800524c <HAL_TIM_PWM_ConfigChannel>
			HAL_GPIO_WritePin(dir1_GPIO_Port, dir1_Pin, GPIO_PIN_SET);
 8002152:	2201      	movs	r2, #1
 8002154:	2102      	movs	r1, #2
 8002156:	482e      	ldr	r0, [pc, #184]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x578>)
 8002158:	f000 ffae 	bl	80030b8 <HAL_GPIO_WritePin>
			HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 800215c:	2100      	movs	r1, #0
 800215e:	482b      	ldr	r0, [pc, #172]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x574>)
 8002160:	f002 fdbe 	bl	8004ce0 <HAL_TIM_PWM_Start>
 8002164:	e02f      	b.n	80021c6 <HAL_TIM_PeriodElapsedCallback+0x52e>
		} else {
			UPID -= 400;
 8002166:	4b24      	ldr	r3, [pc, #144]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002168:	edd3 7a00 	vldr	s15, [r3]
 800216c:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80021fc <HAL_TIM_PeriodElapsedCallback+0x564>
 8002170:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002174:	4b20      	ldr	r3, [pc, #128]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002176:	edc3 7a00 	vstr	s15, [r3]
			//UPID -= 475;
			if (UPID < -2799) {
 800217a:	4b1f      	ldr	r3, [pc, #124]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800217c:	edd3 7a00 	vldr	s15, [r3]
 8002180:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002214 <HAL_TIM_PeriodElapsedCallback+0x57c>
 8002184:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800218c:	d502      	bpl.n	8002194 <HAL_TIM_PeriodElapsedCallback+0x4fc>
				UPID = -2799;
 800218e:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002190:	4a21      	ldr	r2, [pc, #132]	; (8002218 <HAL_TIM_PeriodElapsedCallback+0x580>)
 8002192:	601a      	str	r2, [r3, #0]
			}
			HAL_GPIO_WritePin(dir1_GPIO_Port, dir1_Pin, GPIO_PIN_RESET);
 8002194:	2200      	movs	r2, #0
 8002196:	2102      	movs	r1, #2
 8002198:	481d      	ldr	r0, [pc, #116]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800219a:	f000 ff8d 	bl	80030b8 <HAL_GPIO_WritePin>
			PWM_config.Pulse = -UPID;
 800219e:	4b16      	ldr	r3, [pc, #88]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80021a0:	edd3 7a00 	vldr	s15, [r3]
 80021a4:	eef1 7a67 	vneg.f32	s15, s15
 80021a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021ac:	ee17 2a90 	vmov	r2, s15
 80021b0:	4b15      	ldr	r3, [pc, #84]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x570>)
 80021b2:	605a      	str	r2, [r3, #4]
			HAL_TIM_PWM_ConfigChannel(&htim12, &PWM_config, TIM_CHANNEL_1);
 80021b4:	2200      	movs	r2, #0
 80021b6:	4914      	ldr	r1, [pc, #80]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x570>)
 80021b8:	4814      	ldr	r0, [pc, #80]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x574>)
 80021ba:	f003 f847 	bl	800524c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 80021be:	2100      	movs	r1, #0
 80021c0:	4812      	ldr	r0, [pc, #72]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x574>)
 80021c2:	f002 fd8d 	bl	8004ce0 <HAL_TIM_PWM_Start>
		}

	}
	if (htim->Instance == TIM12) {
	}
}
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021ce:	bf00      	nop
 80021d0:	eb1c432d 	.word	0xeb1c432d
 80021d4:	3f2a36e2 	.word	0x3f2a36e2
 80021d8:	40010000 	.word	0x40010000
 80021dc:	200002d0 	.word	0x200002d0
 80021e0:	20000318 	.word	0x20000318
 80021e4:	200002c8 	.word	0x200002c8
 80021e8:	20000250 	.word	0x20000250
 80021ec:	20000248 	.word	0x20000248
 80021f0:	2000024c 	.word	0x2000024c
 80021f4:	20000314 	.word	0x20000314
 80021f8:	200002cc 	.word	0x200002cc
 80021fc:	43c80000 	.word	0x43c80000
 8002200:	452ef000 	.word	0x452ef000
 8002204:	452ef000 	.word	0x452ef000
 8002208:	20000264 	.word	0x20000264
 800220c:	20000438 	.word	0x20000438
 8002210:	40021000 	.word	0x40021000
 8002214:	c52ef000 	.word	0xc52ef000
 8002218:	c52ef000 	.word	0xc52ef000

0800221c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8002220:	bf00      	nop
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr
	...

0800222c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8002230:	4b15      	ldr	r3, [pc, #84]	; (8002288 <MX_SPI2_Init+0x5c>)
 8002232:	4a16      	ldr	r2, [pc, #88]	; (800228c <MX_SPI2_Init+0x60>)
 8002234:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8002236:	4b14      	ldr	r3, [pc, #80]	; (8002288 <MX_SPI2_Init+0x5c>)
 8002238:	2200      	movs	r2, #0
 800223a:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800223c:	4b12      	ldr	r3, [pc, #72]	; (8002288 <MX_SPI2_Init+0x5c>)
 800223e:	2200      	movs	r2, #0
 8002240:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002242:	4b11      	ldr	r3, [pc, #68]	; (8002288 <MX_SPI2_Init+0x5c>)
 8002244:	2200      	movs	r2, #0
 8002246:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002248:	4b0f      	ldr	r3, [pc, #60]	; (8002288 <MX_SPI2_Init+0x5c>)
 800224a:	2200      	movs	r2, #0
 800224c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800224e:	4b0e      	ldr	r3, [pc, #56]	; (8002288 <MX_SPI2_Init+0x5c>)
 8002250:	2200      	movs	r2, #0
 8002252:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8002254:	4b0c      	ldr	r3, [pc, #48]	; (8002288 <MX_SPI2_Init+0x5c>)
 8002256:	2200      	movs	r2, #0
 8002258:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800225a:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <MX_SPI2_Init+0x5c>)
 800225c:	2200      	movs	r2, #0
 800225e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002260:	4b09      	ldr	r3, [pc, #36]	; (8002288 <MX_SPI2_Init+0x5c>)
 8002262:	2200      	movs	r2, #0
 8002264:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002266:	4b08      	ldr	r3, [pc, #32]	; (8002288 <MX_SPI2_Init+0x5c>)
 8002268:	2200      	movs	r2, #0
 800226a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800226c:	4b06      	ldr	r3, [pc, #24]	; (8002288 <MX_SPI2_Init+0x5c>)
 800226e:	220a      	movs	r2, #10
 8002270:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002272:	4805      	ldr	r0, [pc, #20]	; (8002288 <MX_SPI2_Init+0x5c>)
 8002274:	f001 fb68 	bl	8003948 <HAL_SPI_Init>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 800227e:	f7ff ffcd 	bl	800221c <Error_Handler>
  }

}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000320 	.word	0x20000320
 800228c:	40003800 	.word	0x40003800

08002290 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b08a      	sub	sp, #40	; 0x28
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002298:	f107 0314 	add.w	r3, r7, #20
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	609a      	str	r2, [r3, #8]
 80022a4:	60da      	str	r2, [r3, #12]
 80022a6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a2c      	ldr	r2, [pc, #176]	; (8002360 <HAL_SPI_MspInit+0xd0>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d152      	bne.n	8002358 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	613b      	str	r3, [r7, #16]
 80022b6:	4b2b      	ldr	r3, [pc, #172]	; (8002364 <HAL_SPI_MspInit+0xd4>)
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	4a2a      	ldr	r2, [pc, #168]	; (8002364 <HAL_SPI_MspInit+0xd4>)
 80022bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022c0:	6413      	str	r3, [r2, #64]	; 0x40
 80022c2:	4b28      	ldr	r3, [pc, #160]	; (8002364 <HAL_SPI_MspInit+0xd4>)
 80022c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022ca:	613b      	str	r3, [r7, #16]
 80022cc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	4b24      	ldr	r3, [pc, #144]	; (8002364 <HAL_SPI_MspInit+0xd4>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	4a23      	ldr	r2, [pc, #140]	; (8002364 <HAL_SPI_MspInit+0xd4>)
 80022d8:	f043 0304 	orr.w	r3, r3, #4
 80022dc:	6313      	str	r3, [r2, #48]	; 0x30
 80022de:	4b21      	ldr	r3, [pc, #132]	; (8002364 <HAL_SPI_MspInit+0xd4>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	f003 0304 	and.w	r3, r3, #4
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	60bb      	str	r3, [r7, #8]
 80022ee:	4b1d      	ldr	r3, [pc, #116]	; (8002364 <HAL_SPI_MspInit+0xd4>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	4a1c      	ldr	r2, [pc, #112]	; (8002364 <HAL_SPI_MspInit+0xd4>)
 80022f4:	f043 0302 	orr.w	r3, r3, #2
 80022f8:	6313      	str	r3, [r2, #48]	; 0x30
 80022fa:	4b1a      	ldr	r3, [pc, #104]	; (8002364 <HAL_SPI_MspInit+0xd4>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	60bb      	str	r3, [r7, #8]
 8002304:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    PB12     ------> SPI2_NSS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002306:	230c      	movs	r3, #12
 8002308:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230a:	2302      	movs	r3, #2
 800230c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230e:	2300      	movs	r3, #0
 8002310:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002312:	2303      	movs	r3, #3
 8002314:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002316:	2305      	movs	r3, #5
 8002318:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800231a:	f107 0314 	add.w	r3, r7, #20
 800231e:	4619      	mov	r1, r3
 8002320:	4811      	ldr	r0, [pc, #68]	; (8002368 <HAL_SPI_MspInit+0xd8>)
 8002322:	f000 fd2f 	bl	8002d84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8002326:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800232a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002334:	2303      	movs	r3, #3
 8002336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002338:	2305      	movs	r3, #5
 800233a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233c:	f107 0314 	add.w	r3, r7, #20
 8002340:	4619      	mov	r1, r3
 8002342:	480a      	ldr	r0, [pc, #40]	; (800236c <HAL_SPI_MspInit+0xdc>)
 8002344:	f000 fd1e 	bl	8002d84 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002348:	2200      	movs	r2, #0
 800234a:	2100      	movs	r1, #0
 800234c:	2024      	movs	r0, #36	; 0x24
 800234e:	f000 fcc0 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002352:	2024      	movs	r0, #36	; 0x24
 8002354:	f000 fcd9 	bl	8002d0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002358:	bf00      	nop
 800235a:	3728      	adds	r7, #40	; 0x28
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40003800 	.word	0x40003800
 8002364:	40023800 	.word	0x40023800
 8002368:	40020800 	.word	0x40020800
 800236c:	40020400 	.word	0x40020400

08002370 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	607b      	str	r3, [r7, #4]
 800237a:	4b10      	ldr	r3, [pc, #64]	; (80023bc <HAL_MspInit+0x4c>)
 800237c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237e:	4a0f      	ldr	r2, [pc, #60]	; (80023bc <HAL_MspInit+0x4c>)
 8002380:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002384:	6453      	str	r3, [r2, #68]	; 0x44
 8002386:	4b0d      	ldr	r3, [pc, #52]	; (80023bc <HAL_MspInit+0x4c>)
 8002388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800238e:	607b      	str	r3, [r7, #4]
 8002390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	603b      	str	r3, [r7, #0]
 8002396:	4b09      	ldr	r3, [pc, #36]	; (80023bc <HAL_MspInit+0x4c>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	4a08      	ldr	r2, [pc, #32]	; (80023bc <HAL_MspInit+0x4c>)
 800239c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023a0:	6413      	str	r3, [r2, #64]	; 0x40
 80023a2:	4b06      	ldr	r3, [pc, #24]	; (80023bc <HAL_MspInit+0x4c>)
 80023a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023aa:	603b      	str	r3, [r7, #0]
 80023ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	40023800 	.word	0x40023800

080023c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023d2:	e7fe      	b.n	80023d2 <HardFault_Handler+0x4>

080023d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023d8:	e7fe      	b.n	80023d8 <MemManage_Handler+0x4>

080023da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023de:	e7fe      	b.n	80023de <BusFault_Handler+0x4>

080023e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023e4:	e7fe      	b.n	80023e4 <UsageFault_Handler+0x4>

080023e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002402:	b480      	push	{r7}
 8002404:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002406:	bf00      	nop
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002414:	f000 fb62 	bl	8002adc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002418:	bf00      	nop
 800241a:	bd80      	pop	{r7, pc}

0800241c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002420:	4803      	ldr	r0, [pc, #12]	; (8002430 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8002422:	f002 fdab 	bl	8004f7c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8002426:	4803      	ldr	r0, [pc, #12]	; (8002434 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8002428:	f002 fda8 	bl	8004f7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800242c:	bf00      	nop
 800242e:	bd80      	pop	{r7, pc}
 8002430:	200003b8 	.word	0x200003b8
 8002434:	200003f8 	.word	0x200003f8

08002438 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800243c:	4802      	ldr	r0, [pc, #8]	; (8002448 <TIM3_IRQHandler+0x10>)
 800243e:	f002 fd9d 	bl	8004f7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002442:	bf00      	nop
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	20000378 	.word	0x20000378

0800244c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002450:	4802      	ldr	r0, [pc, #8]	; (800245c <SPI2_IRQHandler+0x10>)
 8002452:	f001 fd83 	bl	8003f5c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000320 	.word	0x20000320

08002460 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002468:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <_sbrk+0x50>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d102      	bne.n	8002476 <_sbrk+0x16>
		heap_end = &end;
 8002470:	4b0f      	ldr	r3, [pc, #60]	; (80024b0 <_sbrk+0x50>)
 8002472:	4a10      	ldr	r2, [pc, #64]	; (80024b4 <_sbrk+0x54>)
 8002474:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002476:	4b0e      	ldr	r3, [pc, #56]	; (80024b0 <_sbrk+0x50>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800247c:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <_sbrk+0x50>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4413      	add	r3, r2
 8002484:	466a      	mov	r2, sp
 8002486:	4293      	cmp	r3, r2
 8002488:	d907      	bls.n	800249a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800248a:	f003 fc25 	bl	8005cd8 <__errno>
 800248e:	4602      	mov	r2, r0
 8002490:	230c      	movs	r3, #12
 8002492:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002494:	f04f 33ff 	mov.w	r3, #4294967295
 8002498:	e006      	b.n	80024a8 <_sbrk+0x48>
	}

	heap_end += incr;
 800249a:	4b05      	ldr	r3, [pc, #20]	; (80024b0 <_sbrk+0x50>)
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4413      	add	r3, r2
 80024a2:	4a03      	ldr	r2, [pc, #12]	; (80024b0 <_sbrk+0x50>)
 80024a4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80024a6:	68fb      	ldr	r3, [r7, #12]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	20000280 	.word	0x20000280
 80024b4:	20000480 	.word	0x20000480

080024b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024bc:	4b08      	ldr	r3, [pc, #32]	; (80024e0 <SystemInit+0x28>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c2:	4a07      	ldr	r2, [pc, #28]	; (80024e0 <SystemInit+0x28>)
 80024c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80024cc:	4b04      	ldr	r3, [pc, #16]	; (80024e0 <SystemInit+0x28>)
 80024ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024d2:	609a      	str	r2, [r3, #8]
#endif
}
 80024d4:	bf00      	nop
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	e000ed00 	.word	0xe000ed00

080024e4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08c      	sub	sp, #48	; 0x30
 80024e8:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80024ea:	f107 030c 	add.w	r3, r7, #12
 80024ee:	2224      	movs	r2, #36	; 0x24
 80024f0:	2100      	movs	r1, #0
 80024f2:	4618      	mov	r0, r3
 80024f4:	f003 fc1a 	bl	8005d2c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f8:	1d3b      	adds	r3, r7, #4
 80024fa:	2200      	movs	r2, #0
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8002500:	4b22      	ldr	r3, [pc, #136]	; (800258c <MX_TIM1_Init+0xa8>)
 8002502:	4a23      	ldr	r2, [pc, #140]	; (8002590 <MX_TIM1_Init+0xac>)
 8002504:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8002506:	4b21      	ldr	r3, [pc, #132]	; (800258c <MX_TIM1_Init+0xa8>)
 8002508:	2201      	movs	r2, #1
 800250a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800250c:	4b1f      	ldr	r3, [pc, #124]	; (800258c <MX_TIM1_Init+0xa8>)
 800250e:	2200      	movs	r2, #0
 8002510:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002512:	4b1e      	ldr	r3, [pc, #120]	; (800258c <MX_TIM1_Init+0xa8>)
 8002514:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002518:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800251a:	4b1c      	ldr	r3, [pc, #112]	; (800258c <MX_TIM1_Init+0xa8>)
 800251c:	2200      	movs	r2, #0
 800251e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002520:	4b1a      	ldr	r3, [pc, #104]	; (800258c <MX_TIM1_Init+0xa8>)
 8002522:	2200      	movs	r2, #0
 8002524:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002526:	4b19      	ldr	r3, [pc, #100]	; (800258c <MX_TIM1_Init+0xa8>)
 8002528:	2280      	movs	r2, #128	; 0x80
 800252a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800252c:	2301      	movs	r3, #1
 800252e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002530:	2300      	movs	r3, #0
 8002532:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002534:	2301      	movs	r3, #1
 8002536:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002538:	2300      	movs	r3, #0
 800253a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800253c:	2300      	movs	r3, #0
 800253e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002540:	2300      	movs	r3, #0
 8002542:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002544:	2301      	movs	r3, #1
 8002546:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002548:	2300      	movs	r3, #0
 800254a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800254c:	2300      	movs	r3, #0
 800254e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002550:	f107 030c 	add.w	r3, r7, #12
 8002554:	4619      	mov	r1, r3
 8002556:	480d      	ldr	r0, [pc, #52]	; (800258c <MX_TIM1_Init+0xa8>)
 8002558:	f002 fc00 	bl	8004d5c <HAL_TIM_Encoder_Init>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002562:	f7ff fe5b 	bl	800221c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002566:	2300      	movs	r3, #0
 8002568:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800256a:	2300      	movs	r3, #0
 800256c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800256e:	1d3b      	adds	r3, r7, #4
 8002570:	4619      	mov	r1, r3
 8002572:	4806      	ldr	r0, [pc, #24]	; (800258c <MX_TIM1_Init+0xa8>)
 8002574:	f003 fb20 	bl	8005bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800257e:	f7ff fe4d 	bl	800221c <Error_Handler>
  }

}
 8002582:	bf00      	nop
 8002584:	3730      	adds	r7, #48	; 0x30
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	200003b8 	.word	0x200003b8
 8002590:	40010000 	.word	0x40010000

08002594 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b08c      	sub	sp, #48	; 0x30
 8002598:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800259a:	f107 030c 	add.w	r3, r7, #12
 800259e:	2224      	movs	r2, #36	; 0x24
 80025a0:	2100      	movs	r1, #0
 80025a2:	4618      	mov	r0, r3
 80025a4:	f003 fbc2 	bl	8005d2c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025a8:	1d3b      	adds	r3, r7, #4
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80025b0:	4b20      	ldr	r3, [pc, #128]	; (8002634 <MX_TIM3_Init+0xa0>)
 80025b2:	4a21      	ldr	r2, [pc, #132]	; (8002638 <MX_TIM3_Init+0xa4>)
 80025b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80025b6:	4b1f      	ldr	r3, [pc, #124]	; (8002634 <MX_TIM3_Init+0xa0>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025bc:	4b1d      	ldr	r3, [pc, #116]	; (8002634 <MX_TIM3_Init+0xa0>)
 80025be:	2200      	movs	r2, #0
 80025c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 80025c2:	4b1c      	ldr	r3, [pc, #112]	; (8002634 <MX_TIM3_Init+0xa0>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025c8:	4b1a      	ldr	r3, [pc, #104]	; (8002634 <MX_TIM3_Init+0xa0>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025ce:	4b19      	ldr	r3, [pc, #100]	; (8002634 <MX_TIM3_Init+0xa0>)
 80025d0:	2280      	movs	r2, #128	; 0x80
 80025d2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80025d4:	2301      	movs	r3, #1
 80025d6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025d8:	2300      	movs	r3, #0
 80025da:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025dc:	2301      	movs	r3, #1
 80025de:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV2;
 80025e0:	2304      	movs	r3, #4
 80025e2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80025e4:	2300      	movs	r3, #0
 80025e6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025e8:	2300      	movs	r3, #0
 80025ea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025ec:	2301      	movs	r3, #1
 80025ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV2;
 80025f0:	2304      	movs	r3, #4
 80025f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80025f4:	2300      	movs	r3, #0
 80025f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80025f8:	f107 030c 	add.w	r3, r7, #12
 80025fc:	4619      	mov	r1, r3
 80025fe:	480d      	ldr	r0, [pc, #52]	; (8002634 <MX_TIM3_Init+0xa0>)
 8002600:	f002 fbac 	bl	8004d5c <HAL_TIM_Encoder_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800260a:	f7ff fe07 	bl	800221c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800260e:	2350      	movs	r3, #80	; 0x50
 8002610:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002612:	2380      	movs	r3, #128	; 0x80
 8002614:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	4619      	mov	r1, r3
 800261a:	4806      	ldr	r0, [pc, #24]	; (8002634 <MX_TIM3_Init+0xa0>)
 800261c:	f003 facc 	bl	8005bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002626:	f7ff fdf9 	bl	800221c <Error_Handler>
  }

}
 800262a:	bf00      	nop
 800262c:	3730      	adds	r7, #48	; 0x30
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	20000378 	.word	0x20000378
 8002638:	40000400 	.word	0x40000400

0800263c <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b08c      	sub	sp, #48	; 0x30
 8002640:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002642:	f107 0320 	add.w	r3, r7, #32
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	605a      	str	r2, [r3, #4]
 800264c:	609a      	str	r2, [r3, #8]
 800264e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002650:	1d3b      	adds	r3, r7, #4
 8002652:	2200      	movs	r2, #0
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	605a      	str	r2, [r3, #4]
 8002658:	609a      	str	r2, [r3, #8]
 800265a:	60da      	str	r2, [r3, #12]
 800265c:	611a      	str	r2, [r3, #16]
 800265e:	615a      	str	r2, [r3, #20]
 8002660:	619a      	str	r2, [r3, #24]

  htim9.Instance = TIM9;
 8002662:	4b24      	ldr	r3, [pc, #144]	; (80026f4 <MX_TIM9_Init+0xb8>)
 8002664:	4a24      	ldr	r2, [pc, #144]	; (80026f8 <MX_TIM9_Init+0xbc>)
 8002666:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1;
 8002668:	4b22      	ldr	r3, [pc, #136]	; (80026f4 <MX_TIM9_Init+0xb8>)
 800266a:	2201      	movs	r2, #1
 800266c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800266e:	4b21      	ldr	r3, [pc, #132]	; (80026f4 <MX_TIM9_Init+0xb8>)
 8002670:	2200      	movs	r2, #0
 8002672:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 8399;
 8002674:	4b1f      	ldr	r3, [pc, #124]	; (80026f4 <MX_TIM9_Init+0xb8>)
 8002676:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800267a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800267c:	4b1d      	ldr	r3, [pc, #116]	; (80026f4 <MX_TIM9_Init+0xb8>)
 800267e:	2200      	movs	r2, #0
 8002680:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002682:	4b1c      	ldr	r3, [pc, #112]	; (80026f4 <MX_TIM9_Init+0xb8>)
 8002684:	2200      	movs	r2, #0
 8002686:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002688:	481a      	ldr	r0, [pc, #104]	; (80026f4 <MX_TIM9_Init+0xb8>)
 800268a:	f002 fa45 	bl	8004b18 <HAL_TIM_Base_Init>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8002694:	f7ff fdc2 	bl	800221c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002698:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800269c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800269e:	f107 0320 	add.w	r3, r7, #32
 80026a2:	4619      	mov	r1, r3
 80026a4:	4813      	ldr	r0, [pc, #76]	; (80026f4 <MX_TIM9_Init+0xb8>)
 80026a6:	f002 fe97 	bl	80053d8 <HAL_TIM_ConfigClockSource>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 80026b0:	f7ff fdb4 	bl	800221c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 80026b4:	480f      	ldr	r0, [pc, #60]	; (80026f4 <MX_TIM9_Init+0xb8>)
 80026b6:	f002 faa9 	bl	8004c0c <HAL_TIM_OC_Init>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 80026c0:	f7ff fdac 	bl	800221c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80026c4:	2300      	movs	r3, #0
 80026c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026d0:	2300      	movs	r3, #0
 80026d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026d4:	1d3b      	adds	r3, r7, #4
 80026d6:	2200      	movs	r2, #0
 80026d8:	4619      	mov	r1, r3
 80026da:	4806      	ldr	r0, [pc, #24]	; (80026f4 <MX_TIM9_Init+0xb8>)
 80026dc:	f002 fd56 	bl	800518c <HAL_TIM_OC_ConfigChannel>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 80026e6:	f7ff fd99 	bl	800221c <Error_Handler>
  }

}
 80026ea:	bf00      	nop
 80026ec:	3730      	adds	r7, #48	; 0x30
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	200003f8 	.word	0x200003f8
 80026f8:	40014000 	.word	0x40014000

080026fc <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b08c      	sub	sp, #48	; 0x30
 8002700:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002702:	f107 0320 	add.w	r3, r7, #32
 8002706:	2200      	movs	r2, #0
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	605a      	str	r2, [r3, #4]
 800270c:	609a      	str	r2, [r3, #8]
 800270e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002710:	1d3b      	adds	r3, r7, #4
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	605a      	str	r2, [r3, #4]
 8002718:	609a      	str	r2, [r3, #8]
 800271a:	60da      	str	r2, [r3, #12]
 800271c:	611a      	str	r2, [r3, #16]
 800271e:	615a      	str	r2, [r3, #20]
 8002720:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 8002722:	4b2b      	ldr	r3, [pc, #172]	; (80027d0 <MX_TIM12_Init+0xd4>)
 8002724:	4a2b      	ldr	r2, [pc, #172]	; (80027d4 <MX_TIM12_Init+0xd8>)
 8002726:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 8002728:	4b29      	ldr	r3, [pc, #164]	; (80027d0 <MX_TIM12_Init+0xd4>)
 800272a:	2201      	movs	r2, #1
 800272c:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800272e:	4b28      	ldr	r3, [pc, #160]	; (80027d0 <MX_TIM12_Init+0xd4>)
 8002730:	2200      	movs	r2, #0
 8002732:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2799;
 8002734:	4b26      	ldr	r3, [pc, #152]	; (80027d0 <MX_TIM12_Init+0xd4>)
 8002736:	f640 22ef 	movw	r2, #2799	; 0xaef
 800273a:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800273c:	4b24      	ldr	r3, [pc, #144]	; (80027d0 <MX_TIM12_Init+0xd4>)
 800273e:	2200      	movs	r2, #0
 8002740:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002742:	4b23      	ldr	r3, [pc, #140]	; (80027d0 <MX_TIM12_Init+0xd4>)
 8002744:	2200      	movs	r2, #0
 8002746:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002748:	4821      	ldr	r0, [pc, #132]	; (80027d0 <MX_TIM12_Init+0xd4>)
 800274a:	f002 f9e5 	bl	8004b18 <HAL_TIM_Base_Init>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8002754:	f7ff fd62 	bl	800221c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002758:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800275c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800275e:	f107 0320 	add.w	r3, r7, #32
 8002762:	4619      	mov	r1, r3
 8002764:	481a      	ldr	r0, [pc, #104]	; (80027d0 <MX_TIM12_Init+0xd4>)
 8002766:	f002 fe37 	bl	80053d8 <HAL_TIM_ConfigClockSource>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8002770:	f7ff fd54 	bl	800221c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002774:	4816      	ldr	r0, [pc, #88]	; (80027d0 <MX_TIM12_Init+0xd4>)
 8002776:	f002 fa7e 	bl	8004c76 <HAL_TIM_PWM_Init>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8002780:	f7ff fd4c 	bl	800221c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002784:	2360      	movs	r3, #96	; 0x60
 8002786:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002788:	2300      	movs	r3, #0
 800278a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800278c:	2300      	movs	r3, #0
 800278e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002794:	1d3b      	adds	r3, r7, #4
 8002796:	2200      	movs	r2, #0
 8002798:	4619      	mov	r1, r3
 800279a:	480d      	ldr	r0, [pc, #52]	; (80027d0 <MX_TIM12_Init+0xd4>)
 800279c:	f002 fd56 	bl	800524c <HAL_TIM_PWM_ConfigChannel>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 80027a6:	f7ff fd39 	bl	800221c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027aa:	1d3b      	adds	r3, r7, #4
 80027ac:	2204      	movs	r2, #4
 80027ae:	4619      	mov	r1, r3
 80027b0:	4807      	ldr	r0, [pc, #28]	; (80027d0 <MX_TIM12_Init+0xd4>)
 80027b2:	f002 fd4b 	bl	800524c <HAL_TIM_PWM_ConfigChannel>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 80027bc:	f7ff fd2e 	bl	800221c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 80027c0:	4803      	ldr	r0, [pc, #12]	; (80027d0 <MX_TIM12_Init+0xd4>)
 80027c2:	f000 f8d5 	bl	8002970 <HAL_TIM_MspPostInit>

}
 80027c6:	bf00      	nop
 80027c8:	3730      	adds	r7, #48	; 0x30
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000438 	.word	0x20000438
 80027d4:	40001800 	.word	0x40001800

080027d8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08c      	sub	sp, #48	; 0x30
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 031c 	add.w	r3, r7, #28
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a3a      	ldr	r2, [pc, #232]	; (80028e0 <HAL_TIM_Encoder_MspInit+0x108>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d135      	bne.n	8002866 <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	61bb      	str	r3, [r7, #24]
 80027fe:	4b39      	ldr	r3, [pc, #228]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002802:	4a38      	ldr	r2, [pc, #224]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	6453      	str	r3, [r2, #68]	; 0x44
 800280a:	4b36      	ldr	r3, [pc, #216]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 800280c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	61bb      	str	r3, [r7, #24]
 8002814:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	617b      	str	r3, [r7, #20]
 800281a:	4b32      	ldr	r3, [pc, #200]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281e:	4a31      	ldr	r2, [pc, #196]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002820:	f043 0310 	orr.w	r3, r3, #16
 8002824:	6313      	str	r3, [r2, #48]	; 0x30
 8002826:	4b2f      	ldr	r3, [pc, #188]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282a:	f003 0310 	and.w	r3, r3, #16
 800282e:	617b      	str	r3, [r7, #20]
 8002830:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002832:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002836:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002838:	2302      	movs	r3, #2
 800283a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800283c:	2301      	movs	r3, #1
 800283e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002840:	2302      	movs	r3, #2
 8002842:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002844:	2301      	movs	r3, #1
 8002846:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002848:	f107 031c 	add.w	r3, r7, #28
 800284c:	4619      	mov	r1, r3
 800284e:	4826      	ldr	r0, [pc, #152]	; (80028e8 <HAL_TIM_Encoder_MspInit+0x110>)
 8002850:	f000 fa98 	bl	8002d84 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002854:	2200      	movs	r2, #0
 8002856:	2100      	movs	r1, #0
 8002858:	2018      	movs	r0, #24
 800285a:	f000 fa3a 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800285e:	2018      	movs	r0, #24
 8002860:	f000 fa53 	bl	8002d0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002864:	e038      	b.n	80028d8 <HAL_TIM_Encoder_MspInit+0x100>
  else if(tim_encoderHandle->Instance==TIM3)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a20      	ldr	r2, [pc, #128]	; (80028ec <HAL_TIM_Encoder_MspInit+0x114>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d133      	bne.n	80028d8 <HAL_TIM_Encoder_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002870:	2300      	movs	r3, #0
 8002872:	613b      	str	r3, [r7, #16]
 8002874:	4b1b      	ldr	r3, [pc, #108]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002878:	4a1a      	ldr	r2, [pc, #104]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 800287a:	f043 0302 	orr.w	r3, r3, #2
 800287e:	6413      	str	r3, [r2, #64]	; 0x40
 8002880:	4b18      	ldr	r3, [pc, #96]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002884:	f003 0302 	and.w	r3, r3, #2
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800288c:	2300      	movs	r3, #0
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002894:	4a13      	ldr	r2, [pc, #76]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002896:	f043 0304 	orr.w	r3, r3, #4
 800289a:	6313      	str	r3, [r2, #48]	; 0x30
 800289c:	4b11      	ldr	r3, [pc, #68]	; (80028e4 <HAL_TIM_Encoder_MspInit+0x10c>)
 800289e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a0:	f003 0304 	and.w	r3, r3, #4
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028a8:	23c0      	movs	r3, #192	; 0xc0
 80028aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ac:	2302      	movs	r3, #2
 80028ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028b0:	2301      	movs	r3, #1
 80028b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028b4:	2302      	movs	r3, #2
 80028b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028b8:	2302      	movs	r3, #2
 80028ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028bc:	f107 031c 	add.w	r3, r7, #28
 80028c0:	4619      	mov	r1, r3
 80028c2:	480b      	ldr	r0, [pc, #44]	; (80028f0 <HAL_TIM_Encoder_MspInit+0x118>)
 80028c4:	f000 fa5e 	bl	8002d84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80028c8:	2200      	movs	r2, #0
 80028ca:	2100      	movs	r1, #0
 80028cc:	201d      	movs	r0, #29
 80028ce:	f000 fa00 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80028d2:	201d      	movs	r0, #29
 80028d4:	f000 fa19 	bl	8002d0a <HAL_NVIC_EnableIRQ>
}
 80028d8:	bf00      	nop
 80028da:	3730      	adds	r7, #48	; 0x30
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40010000 	.word	0x40010000
 80028e4:	40023800 	.word	0x40023800
 80028e8:	40021000 	.word	0x40021000
 80028ec:	40000400 	.word	0x40000400
 80028f0:	40020800 	.word	0x40020800

080028f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM9)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a18      	ldr	r2, [pc, #96]	; (8002964 <HAL_TIM_Base_MspInit+0x70>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d116      	bne.n	8002934 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002906:	2300      	movs	r3, #0
 8002908:	60fb      	str	r3, [r7, #12]
 800290a:	4b17      	ldr	r3, [pc, #92]	; (8002968 <HAL_TIM_Base_MspInit+0x74>)
 800290c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290e:	4a16      	ldr	r2, [pc, #88]	; (8002968 <HAL_TIM_Base_MspInit+0x74>)
 8002910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002914:	6453      	str	r3, [r2, #68]	; 0x44
 8002916:	4b14      	ldr	r3, [pc, #80]	; (8002968 <HAL_TIM_Base_MspInit+0x74>)
 8002918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	68fb      	ldr	r3, [r7, #12]

    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002922:	2200      	movs	r2, #0
 8002924:	2100      	movs	r1, #0
 8002926:	2018      	movs	r0, #24
 8002928:	f000 f9d3 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800292c:	2018      	movs	r0, #24
 800292e:	f000 f9ec 	bl	8002d0a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8002932:	e012      	b.n	800295a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM12)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a0c      	ldr	r2, [pc, #48]	; (800296c <HAL_TIM_Base_MspInit+0x78>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d10d      	bne.n	800295a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	60bb      	str	r3, [r7, #8]
 8002942:	4b09      	ldr	r3, [pc, #36]	; (8002968 <HAL_TIM_Base_MspInit+0x74>)
 8002944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002946:	4a08      	ldr	r2, [pc, #32]	; (8002968 <HAL_TIM_Base_MspInit+0x74>)
 8002948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800294c:	6413      	str	r3, [r2, #64]	; 0x40
 800294e:	4b06      	ldr	r3, [pc, #24]	; (8002968 <HAL_TIM_Base_MspInit+0x74>)
 8002950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002956:	60bb      	str	r3, [r7, #8]
 8002958:	68bb      	ldr	r3, [r7, #8]
}
 800295a:	bf00      	nop
 800295c:	3710      	adds	r7, #16
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40014000 	.word	0x40014000
 8002968:	40023800 	.word	0x40023800
 800296c:	40001800 	.word	0x40001800

08002970 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b088      	sub	sp, #32
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002978:	f107 030c 	add.w	r3, r7, #12
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a12      	ldr	r2, [pc, #72]	; (80029d8 <HAL_TIM_MspPostInit+0x68>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d11e      	bne.n	80029d0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002992:	2300      	movs	r3, #0
 8002994:	60bb      	str	r3, [r7, #8]
 8002996:	4b11      	ldr	r3, [pc, #68]	; (80029dc <HAL_TIM_MspPostInit+0x6c>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299a:	4a10      	ldr	r2, [pc, #64]	; (80029dc <HAL_TIM_MspPostInit+0x6c>)
 800299c:	f043 0302 	orr.w	r3, r3, #2
 80029a0:	6313      	str	r3, [r2, #48]	; 0x30
 80029a2:	4b0e      	ldr	r3, [pc, #56]	; (80029dc <HAL_TIM_MspPostInit+0x6c>)
 80029a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	60bb      	str	r3, [r7, #8]
 80029ac:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration    
    PB14     ------> TIM12_CH1
    PB15     ------> TIM12_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80029ae:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80029b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b4:	2302      	movs	r3, #2
 80029b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	2300      	movs	r3, #0
 80029ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029bc:	2300      	movs	r3, #0
 80029be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80029c0:	2309      	movs	r3, #9
 80029c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c4:	f107 030c 	add.w	r3, r7, #12
 80029c8:	4619      	mov	r1, r3
 80029ca:	4805      	ldr	r0, [pc, #20]	; (80029e0 <HAL_TIM_MspPostInit+0x70>)
 80029cc:	f000 f9da 	bl	8002d84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80029d0:	bf00      	nop
 80029d2:	3720      	adds	r7, #32
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40001800 	.word	0x40001800
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40020400 	.word	0x40020400

080029e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80029e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a1c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80029e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80029ea:	e003      	b.n	80029f4 <LoopCopyDataInit>

080029ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80029ec:	4b0c      	ldr	r3, [pc, #48]	; (8002a20 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80029ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80029f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80029f2:	3104      	adds	r1, #4

080029f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80029f4:	480b      	ldr	r0, [pc, #44]	; (8002a24 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80029f6:	4b0c      	ldr	r3, [pc, #48]	; (8002a28 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80029f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80029fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80029fc:	d3f6      	bcc.n	80029ec <CopyDataInit>
  ldr  r2, =_sbss
 80029fe:	4a0b      	ldr	r2, [pc, #44]	; (8002a2c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002a00:	e002      	b.n	8002a08 <LoopFillZerobss>

08002a02 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002a02:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002a04:	f842 3b04 	str.w	r3, [r2], #4

08002a08 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002a08:	4b09      	ldr	r3, [pc, #36]	; (8002a30 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002a0a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002a0c:	d3f9      	bcc.n	8002a02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a0e:	f7ff fd53 	bl	80024b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a12:	f003 f967 	bl	8005ce4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a16:	f7fe fd47 	bl	80014a8 <main>
  bx  lr    
 8002a1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a1c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002a20:	08008cf8 	.word	0x08008cf8
  ldr  r0, =_sdata
 8002a24:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002a28:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8002a2c:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 8002a30:	20000480 	.word	0x20000480

08002a34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a34:	e7fe      	b.n	8002a34 <ADC_IRQHandler>
	...

08002a38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a3c:	4b0e      	ldr	r3, [pc, #56]	; (8002a78 <HAL_Init+0x40>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a0d      	ldr	r2, [pc, #52]	; (8002a78 <HAL_Init+0x40>)
 8002a42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a48:	4b0b      	ldr	r3, [pc, #44]	; (8002a78 <HAL_Init+0x40>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a0a      	ldr	r2, [pc, #40]	; (8002a78 <HAL_Init+0x40>)
 8002a4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a54:	4b08      	ldr	r3, [pc, #32]	; (8002a78 <HAL_Init+0x40>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a07      	ldr	r2, [pc, #28]	; (8002a78 <HAL_Init+0x40>)
 8002a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a60:	2003      	movs	r0, #3
 8002a62:	f000 f92b 	bl	8002cbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a66:	2000      	movs	r0, #0
 8002a68:	f000 f808 	bl	8002a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a6c:	f7ff fc80 	bl	8002370 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	40023c00 	.word	0x40023c00

08002a7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a84:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <HAL_InitTick+0x54>)
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	4b12      	ldr	r3, [pc, #72]	; (8002ad4 <HAL_InitTick+0x58>)
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a92:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f000 f943 	bl	8002d26 <HAL_SYSTICK_Config>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e00e      	b.n	8002ac8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2b0f      	cmp	r3, #15
 8002aae:	d80a      	bhi.n	8002ac6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ab8:	f000 f90b 	bl	8002cd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002abc:	4a06      	ldr	r2, [pc, #24]	; (8002ad8 <HAL_InitTick+0x5c>)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	e000      	b.n	8002ac8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3708      	adds	r7, #8
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20000004 	.word	0x20000004
 8002ad4:	2000000c 	.word	0x2000000c
 8002ad8:	20000008 	.word	0x20000008

08002adc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae0:	4b06      	ldr	r3, [pc, #24]	; (8002afc <HAL_IncTick+0x20>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <HAL_IncTick+0x24>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4413      	add	r3, r2
 8002aec:	4a04      	ldr	r2, [pc, #16]	; (8002b00 <HAL_IncTick+0x24>)
 8002aee:	6013      	str	r3, [r2, #0]
}
 8002af0:	bf00      	nop
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	2000000c 	.word	0x2000000c
 8002b00:	20000478 	.word	0x20000478

08002b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  return uwTick;
 8002b08:	4b03      	ldr	r3, [pc, #12]	; (8002b18 <HAL_GetTick+0x14>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	20000478 	.word	0x20000478

08002b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b4e:	4a04      	ldr	r2, [pc, #16]	; (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	60d3      	str	r3, [r2, #12]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b68:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <__NVIC_GetPriorityGrouping+0x18>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	f003 0307 	and.w	r3, r3, #7
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	e000ed00 	.word	0xe000ed00

08002b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	db0b      	blt.n	8002baa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	f003 021f 	and.w	r2, r3, #31
 8002b98:	4907      	ldr	r1, [pc, #28]	; (8002bb8 <__NVIC_EnableIRQ+0x38>)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	095b      	lsrs	r3, r3, #5
 8002ba0:	2001      	movs	r0, #1
 8002ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	e000e100 	.word	0xe000e100

08002bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	6039      	str	r1, [r7, #0]
 8002bc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	db0a      	blt.n	8002be6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	490c      	ldr	r1, [pc, #48]	; (8002c08 <__NVIC_SetPriority+0x4c>)
 8002bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bda:	0112      	lsls	r2, r2, #4
 8002bdc:	b2d2      	uxtb	r2, r2
 8002bde:	440b      	add	r3, r1
 8002be0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002be4:	e00a      	b.n	8002bfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	4908      	ldr	r1, [pc, #32]	; (8002c0c <__NVIC_SetPriority+0x50>)
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	f003 030f 	and.w	r3, r3, #15
 8002bf2:	3b04      	subs	r3, #4
 8002bf4:	0112      	lsls	r2, r2, #4
 8002bf6:	b2d2      	uxtb	r2, r2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	761a      	strb	r2, [r3, #24]
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	e000e100 	.word	0xe000e100
 8002c0c:	e000ed00 	.word	0xe000ed00

08002c10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b089      	sub	sp, #36	; 0x24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	f1c3 0307 	rsb	r3, r3, #7
 8002c2a:	2b04      	cmp	r3, #4
 8002c2c:	bf28      	it	cs
 8002c2e:	2304      	movcs	r3, #4
 8002c30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	3304      	adds	r3, #4
 8002c36:	2b06      	cmp	r3, #6
 8002c38:	d902      	bls.n	8002c40 <NVIC_EncodePriority+0x30>
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	3b03      	subs	r3, #3
 8002c3e:	e000      	b.n	8002c42 <NVIC_EncodePriority+0x32>
 8002c40:	2300      	movs	r3, #0
 8002c42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c44:	f04f 32ff 	mov.w	r2, #4294967295
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	43da      	mvns	r2, r3
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	401a      	ands	r2, r3
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c58:	f04f 31ff 	mov.w	r1, #4294967295
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c62:	43d9      	mvns	r1, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c68:	4313      	orrs	r3, r2
         );
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3724      	adds	r7, #36	; 0x24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
	...

08002c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	3b01      	subs	r3, #1
 8002c84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c88:	d301      	bcc.n	8002c8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e00f      	b.n	8002cae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c8e:	4a0a      	ldr	r2, [pc, #40]	; (8002cb8 <SysTick_Config+0x40>)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3b01      	subs	r3, #1
 8002c94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c96:	210f      	movs	r1, #15
 8002c98:	f04f 30ff 	mov.w	r0, #4294967295
 8002c9c:	f7ff ff8e 	bl	8002bbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ca0:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <SysTick_Config+0x40>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ca6:	4b04      	ldr	r3, [pc, #16]	; (8002cb8 <SysTick_Config+0x40>)
 8002ca8:	2207      	movs	r2, #7
 8002caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	e000e010 	.word	0xe000e010

08002cbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f7ff ff29 	bl	8002b1c <__NVIC_SetPriorityGrouping>
}
 8002cca:	bf00      	nop
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b086      	sub	sp, #24
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	4603      	mov	r3, r0
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
 8002cde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ce4:	f7ff ff3e 	bl	8002b64 <__NVIC_GetPriorityGrouping>
 8002ce8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	68b9      	ldr	r1, [r7, #8]
 8002cee:	6978      	ldr	r0, [r7, #20]
 8002cf0:	f7ff ff8e 	bl	8002c10 <NVIC_EncodePriority>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cfa:	4611      	mov	r1, r2
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff ff5d 	bl	8002bbc <__NVIC_SetPriority>
}
 8002d02:	bf00      	nop
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	4603      	mov	r3, r0
 8002d12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff ff31 	bl	8002b80 <__NVIC_EnableIRQ>
}
 8002d1e:	bf00      	nop
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b082      	sub	sp, #8
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7ff ffa2 	bl	8002c78 <SysTick_Config>
 8002d34:	4603      	mov	r3, r0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d004      	beq.n	8002d5c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2280      	movs	r2, #128	; 0x80
 8002d56:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e00c      	b.n	8002d76 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2205      	movs	r2, #5
 8002d60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0201 	bic.w	r2, r2, #1
 8002d72:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
	...

08002d84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b089      	sub	sp, #36	; 0x24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d92:	2300      	movs	r3, #0
 8002d94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d96:	2300      	movs	r3, #0
 8002d98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	61fb      	str	r3, [r7, #28]
 8002d9e:	e16b      	b.n	8003078 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002da0:	2201      	movs	r2, #1
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	697a      	ldr	r2, [r7, #20]
 8002db0:	4013      	ands	r3, r2
 8002db2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	f040 815a 	bne.w	8003072 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d00b      	beq.n	8002dde <HAL_GPIO_Init+0x5a>
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d007      	beq.n	8002dde <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002dd2:	2b11      	cmp	r3, #17
 8002dd4:	d003      	beq.n	8002dde <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	2b12      	cmp	r3, #18
 8002ddc:	d130      	bne.n	8002e40 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	2203      	movs	r2, #3
 8002dea:	fa02 f303 	lsl.w	r3, r2, r3
 8002dee:	43db      	mvns	r3, r3
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	4013      	ands	r3, r2
 8002df4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	68da      	ldr	r2, [r3, #12]
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e14:	2201      	movs	r2, #1
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	4013      	ands	r3, r2
 8002e22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	091b      	lsrs	r3, r3, #4
 8002e2a:	f003 0201 	and.w	r2, r3, #1
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	fa02 f303 	lsl.w	r3, r2, r3
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	2203      	movs	r2, #3
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	43db      	mvns	r3, r3
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	4013      	ands	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d003      	beq.n	8002e80 <HAL_GPIO_Init+0xfc>
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	2b12      	cmp	r3, #18
 8002e7e:	d123      	bne.n	8002ec8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	08da      	lsrs	r2, r3, #3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3208      	adds	r2, #8
 8002e88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	f003 0307 	and.w	r3, r3, #7
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	220f      	movs	r2, #15
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	691a      	ldr	r2, [r3, #16]
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	f003 0307 	and.w	r3, r3, #7
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	08da      	lsrs	r2, r3, #3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	3208      	adds	r2, #8
 8002ec2:	69b9      	ldr	r1, [r7, #24]
 8002ec4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	2203      	movs	r2, #3
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	4013      	ands	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 0203 	and.w	r2, r3, #3
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f000 80b4 	beq.w	8003072 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	4b5f      	ldr	r3, [pc, #380]	; (800308c <HAL_GPIO_Init+0x308>)
 8002f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f12:	4a5e      	ldr	r2, [pc, #376]	; (800308c <HAL_GPIO_Init+0x308>)
 8002f14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f18:	6453      	str	r3, [r2, #68]	; 0x44
 8002f1a:	4b5c      	ldr	r3, [pc, #368]	; (800308c <HAL_GPIO_Init+0x308>)
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f26:	4a5a      	ldr	r2, [pc, #360]	; (8003090 <HAL_GPIO_Init+0x30c>)
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	089b      	lsrs	r3, r3, #2
 8002f2c:	3302      	adds	r3, #2
 8002f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	f003 0303 	and.w	r3, r3, #3
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	220f      	movs	r2, #15
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	43db      	mvns	r3, r3
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4013      	ands	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a51      	ldr	r2, [pc, #324]	; (8003094 <HAL_GPIO_Init+0x310>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d02b      	beq.n	8002faa <HAL_GPIO_Init+0x226>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a50      	ldr	r2, [pc, #320]	; (8003098 <HAL_GPIO_Init+0x314>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d025      	beq.n	8002fa6 <HAL_GPIO_Init+0x222>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a4f      	ldr	r2, [pc, #316]	; (800309c <HAL_GPIO_Init+0x318>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d01f      	beq.n	8002fa2 <HAL_GPIO_Init+0x21e>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a4e      	ldr	r2, [pc, #312]	; (80030a0 <HAL_GPIO_Init+0x31c>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d019      	beq.n	8002f9e <HAL_GPIO_Init+0x21a>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a4d      	ldr	r2, [pc, #308]	; (80030a4 <HAL_GPIO_Init+0x320>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d013      	beq.n	8002f9a <HAL_GPIO_Init+0x216>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a4c      	ldr	r2, [pc, #304]	; (80030a8 <HAL_GPIO_Init+0x324>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d00d      	beq.n	8002f96 <HAL_GPIO_Init+0x212>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a4b      	ldr	r2, [pc, #300]	; (80030ac <HAL_GPIO_Init+0x328>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d007      	beq.n	8002f92 <HAL_GPIO_Init+0x20e>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a4a      	ldr	r2, [pc, #296]	; (80030b0 <HAL_GPIO_Init+0x32c>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d101      	bne.n	8002f8e <HAL_GPIO_Init+0x20a>
 8002f8a:	2307      	movs	r3, #7
 8002f8c:	e00e      	b.n	8002fac <HAL_GPIO_Init+0x228>
 8002f8e:	2308      	movs	r3, #8
 8002f90:	e00c      	b.n	8002fac <HAL_GPIO_Init+0x228>
 8002f92:	2306      	movs	r3, #6
 8002f94:	e00a      	b.n	8002fac <HAL_GPIO_Init+0x228>
 8002f96:	2305      	movs	r3, #5
 8002f98:	e008      	b.n	8002fac <HAL_GPIO_Init+0x228>
 8002f9a:	2304      	movs	r3, #4
 8002f9c:	e006      	b.n	8002fac <HAL_GPIO_Init+0x228>
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e004      	b.n	8002fac <HAL_GPIO_Init+0x228>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e002      	b.n	8002fac <HAL_GPIO_Init+0x228>
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e000      	b.n	8002fac <HAL_GPIO_Init+0x228>
 8002faa:	2300      	movs	r3, #0
 8002fac:	69fa      	ldr	r2, [r7, #28]
 8002fae:	f002 0203 	and.w	r2, r2, #3
 8002fb2:	0092      	lsls	r2, r2, #2
 8002fb4:	4093      	lsls	r3, r2
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fbc:	4934      	ldr	r1, [pc, #208]	; (8003090 <HAL_GPIO_Init+0x30c>)
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	089b      	lsrs	r3, r3, #2
 8002fc2:	3302      	adds	r3, #2
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fca:	4b3a      	ldr	r3, [pc, #232]	; (80030b4 <HAL_GPIO_Init+0x330>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	43db      	mvns	r3, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d003      	beq.n	8002fee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fee:	4a31      	ldr	r2, [pc, #196]	; (80030b4 <HAL_GPIO_Init+0x330>)
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002ff4:	4b2f      	ldr	r3, [pc, #188]	; (80030b4 <HAL_GPIO_Init+0x330>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4013      	ands	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	4313      	orrs	r3, r2
 8003016:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003018:	4a26      	ldr	r2, [pc, #152]	; (80030b4 <HAL_GPIO_Init+0x330>)
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800301e:	4b25      	ldr	r3, [pc, #148]	; (80030b4 <HAL_GPIO_Init+0x330>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	43db      	mvns	r3, r3
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	4013      	ands	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	4313      	orrs	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003042:	4a1c      	ldr	r2, [pc, #112]	; (80030b4 <HAL_GPIO_Init+0x330>)
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003048:	4b1a      	ldr	r3, [pc, #104]	; (80030b4 <HAL_GPIO_Init+0x330>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	43db      	mvns	r3, r3
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	4013      	ands	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d003      	beq.n	800306c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003064:	69ba      	ldr	r2, [r7, #24]
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	4313      	orrs	r3, r2
 800306a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800306c:	4a11      	ldr	r2, [pc, #68]	; (80030b4 <HAL_GPIO_Init+0x330>)
 800306e:	69bb      	ldr	r3, [r7, #24]
 8003070:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	3301      	adds	r3, #1
 8003076:	61fb      	str	r3, [r7, #28]
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	2b0f      	cmp	r3, #15
 800307c:	f67f ae90 	bls.w	8002da0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003080:	bf00      	nop
 8003082:	3724      	adds	r7, #36	; 0x24
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr
 800308c:	40023800 	.word	0x40023800
 8003090:	40013800 	.word	0x40013800
 8003094:	40020000 	.word	0x40020000
 8003098:	40020400 	.word	0x40020400
 800309c:	40020800 	.word	0x40020800
 80030a0:	40020c00 	.word	0x40020c00
 80030a4:	40021000 	.word	0x40021000
 80030a8:	40021400 	.word	0x40021400
 80030ac:	40021800 	.word	0x40021800
 80030b0:	40021c00 	.word	0x40021c00
 80030b4:	40013c00 	.word	0x40013c00

080030b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	460b      	mov	r3, r1
 80030c2:	807b      	strh	r3, [r7, #2]
 80030c4:	4613      	mov	r3, r2
 80030c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030c8:	787b      	ldrb	r3, [r7, #1]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d003      	beq.n	80030d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030ce:	887a      	ldrh	r2, [r7, #2]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030d4:	e003      	b.n	80030de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030d6:	887b      	ldrh	r3, [r7, #2]
 80030d8:	041a      	lsls	r2, r3, #16
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	619a      	str	r2, [r3, #24]
}
 80030de:	bf00      	nop
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
	...

080030ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d101      	bne.n	80030fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e25b      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0301 	and.w	r3, r3, #1
 8003106:	2b00      	cmp	r3, #0
 8003108:	d075      	beq.n	80031f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800310a:	4ba3      	ldr	r3, [pc, #652]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f003 030c 	and.w	r3, r3, #12
 8003112:	2b04      	cmp	r3, #4
 8003114:	d00c      	beq.n	8003130 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003116:	4ba0      	ldr	r3, [pc, #640]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800311e:	2b08      	cmp	r3, #8
 8003120:	d112      	bne.n	8003148 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003122:	4b9d      	ldr	r3, [pc, #628]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800312a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800312e:	d10b      	bne.n	8003148 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003130:	4b99      	ldr	r3, [pc, #612]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d05b      	beq.n	80031f4 <HAL_RCC_OscConfig+0x108>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d157      	bne.n	80031f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e236      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003150:	d106      	bne.n	8003160 <HAL_RCC_OscConfig+0x74>
 8003152:	4b91      	ldr	r3, [pc, #580]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a90      	ldr	r2, [pc, #576]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003158:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800315c:	6013      	str	r3, [r2, #0]
 800315e:	e01d      	b.n	800319c <HAL_RCC_OscConfig+0xb0>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003168:	d10c      	bne.n	8003184 <HAL_RCC_OscConfig+0x98>
 800316a:	4b8b      	ldr	r3, [pc, #556]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a8a      	ldr	r2, [pc, #552]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003170:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003174:	6013      	str	r3, [r2, #0]
 8003176:	4b88      	ldr	r3, [pc, #544]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a87      	ldr	r2, [pc, #540]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 800317c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003180:	6013      	str	r3, [r2, #0]
 8003182:	e00b      	b.n	800319c <HAL_RCC_OscConfig+0xb0>
 8003184:	4b84      	ldr	r3, [pc, #528]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a83      	ldr	r2, [pc, #524]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 800318a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800318e:	6013      	str	r3, [r2, #0]
 8003190:	4b81      	ldr	r3, [pc, #516]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a80      	ldr	r2, [pc, #512]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003196:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800319a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d013      	beq.n	80031cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a4:	f7ff fcae 	bl	8002b04 <HAL_GetTick>
 80031a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031aa:	e008      	b.n	80031be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031ac:	f7ff fcaa 	bl	8002b04 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b64      	cmp	r3, #100	; 0x64
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e1fb      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031be:	4b76      	ldr	r3, [pc, #472]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0f0      	beq.n	80031ac <HAL_RCC_OscConfig+0xc0>
 80031ca:	e014      	b.n	80031f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031cc:	f7ff fc9a 	bl	8002b04 <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031d4:	f7ff fc96 	bl	8002b04 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b64      	cmp	r3, #100	; 0x64
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e1e7      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031e6:	4b6c      	ldr	r3, [pc, #432]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d1f0      	bne.n	80031d4 <HAL_RCC_OscConfig+0xe8>
 80031f2:	e000      	b.n	80031f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d063      	beq.n	80032ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003202:	4b65      	ldr	r3, [pc, #404]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 030c 	and.w	r3, r3, #12
 800320a:	2b00      	cmp	r3, #0
 800320c:	d00b      	beq.n	8003226 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800320e:	4b62      	ldr	r3, [pc, #392]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003216:	2b08      	cmp	r3, #8
 8003218:	d11c      	bne.n	8003254 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800321a:	4b5f      	ldr	r3, [pc, #380]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d116      	bne.n	8003254 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003226:	4b5c      	ldr	r3, [pc, #368]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d005      	beq.n	800323e <HAL_RCC_OscConfig+0x152>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d001      	beq.n	800323e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e1bb      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800323e:	4b56      	ldr	r3, [pc, #344]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	00db      	lsls	r3, r3, #3
 800324c:	4952      	ldr	r1, [pc, #328]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 800324e:	4313      	orrs	r3, r2
 8003250:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003252:	e03a      	b.n	80032ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d020      	beq.n	800329e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800325c:	4b4f      	ldr	r3, [pc, #316]	; (800339c <HAL_RCC_OscConfig+0x2b0>)
 800325e:	2201      	movs	r2, #1
 8003260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003262:	f7ff fc4f 	bl	8002b04 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003268:	e008      	b.n	800327c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800326a:	f7ff fc4b 	bl	8002b04 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e19c      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327c:	4b46      	ldr	r3, [pc, #280]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f0      	beq.n	800326a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003288:	4b43      	ldr	r3, [pc, #268]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	691b      	ldr	r3, [r3, #16]
 8003294:	00db      	lsls	r3, r3, #3
 8003296:	4940      	ldr	r1, [pc, #256]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003298:	4313      	orrs	r3, r2
 800329a:	600b      	str	r3, [r1, #0]
 800329c:	e015      	b.n	80032ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800329e:	4b3f      	ldr	r3, [pc, #252]	; (800339c <HAL_RCC_OscConfig+0x2b0>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a4:	f7ff fc2e 	bl	8002b04 <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032ac:	f7ff fc2a 	bl	8002b04 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e17b      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032be:	4b36      	ldr	r3, [pc, #216]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f0      	bne.n	80032ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0308 	and.w	r3, r3, #8
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d030      	beq.n	8003338 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d016      	beq.n	800330c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032de:	4b30      	ldr	r3, [pc, #192]	; (80033a0 <HAL_RCC_OscConfig+0x2b4>)
 80032e0:	2201      	movs	r2, #1
 80032e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e4:	f7ff fc0e 	bl	8002b04 <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032ec:	f7ff fc0a 	bl	8002b04 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e15b      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032fe:	4b26      	ldr	r3, [pc, #152]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003300:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d0f0      	beq.n	80032ec <HAL_RCC_OscConfig+0x200>
 800330a:	e015      	b.n	8003338 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800330c:	4b24      	ldr	r3, [pc, #144]	; (80033a0 <HAL_RCC_OscConfig+0x2b4>)
 800330e:	2200      	movs	r2, #0
 8003310:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003312:	f7ff fbf7 	bl	8002b04 <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800331a:	f7ff fbf3 	bl	8002b04 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e144      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800332c:	4b1a      	ldr	r3, [pc, #104]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 800332e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1f0      	bne.n	800331a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 80a0 	beq.w	8003486 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003346:	2300      	movs	r3, #0
 8003348:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800334a:	4b13      	ldr	r3, [pc, #76]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10f      	bne.n	8003376 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003356:	2300      	movs	r3, #0
 8003358:	60bb      	str	r3, [r7, #8]
 800335a:	4b0f      	ldr	r3, [pc, #60]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	4a0e      	ldr	r2, [pc, #56]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003364:	6413      	str	r3, [r2, #64]	; 0x40
 8003366:	4b0c      	ldr	r3, [pc, #48]	; (8003398 <HAL_RCC_OscConfig+0x2ac>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800336e:	60bb      	str	r3, [r7, #8]
 8003370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003372:	2301      	movs	r3, #1
 8003374:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003376:	4b0b      	ldr	r3, [pc, #44]	; (80033a4 <HAL_RCC_OscConfig+0x2b8>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800337e:	2b00      	cmp	r3, #0
 8003380:	d121      	bne.n	80033c6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003382:	4b08      	ldr	r3, [pc, #32]	; (80033a4 <HAL_RCC_OscConfig+0x2b8>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a07      	ldr	r2, [pc, #28]	; (80033a4 <HAL_RCC_OscConfig+0x2b8>)
 8003388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800338c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800338e:	f7ff fbb9 	bl	8002b04 <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003394:	e011      	b.n	80033ba <HAL_RCC_OscConfig+0x2ce>
 8003396:	bf00      	nop
 8003398:	40023800 	.word	0x40023800
 800339c:	42470000 	.word	0x42470000
 80033a0:	42470e80 	.word	0x42470e80
 80033a4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a8:	f7ff fbac 	bl	8002b04 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e0fd      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ba:	4b81      	ldr	r3, [pc, #516]	; (80035c0 <HAL_RCC_OscConfig+0x4d4>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d0f0      	beq.n	80033a8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d106      	bne.n	80033dc <HAL_RCC_OscConfig+0x2f0>
 80033ce:	4b7d      	ldr	r3, [pc, #500]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 80033d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033d2:	4a7c      	ldr	r2, [pc, #496]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 80033d4:	f043 0301 	orr.w	r3, r3, #1
 80033d8:	6713      	str	r3, [r2, #112]	; 0x70
 80033da:	e01c      	b.n	8003416 <HAL_RCC_OscConfig+0x32a>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	2b05      	cmp	r3, #5
 80033e2:	d10c      	bne.n	80033fe <HAL_RCC_OscConfig+0x312>
 80033e4:	4b77      	ldr	r3, [pc, #476]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 80033e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e8:	4a76      	ldr	r2, [pc, #472]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 80033ea:	f043 0304 	orr.w	r3, r3, #4
 80033ee:	6713      	str	r3, [r2, #112]	; 0x70
 80033f0:	4b74      	ldr	r3, [pc, #464]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 80033f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033f4:	4a73      	ldr	r2, [pc, #460]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 80033f6:	f043 0301 	orr.w	r3, r3, #1
 80033fa:	6713      	str	r3, [r2, #112]	; 0x70
 80033fc:	e00b      	b.n	8003416 <HAL_RCC_OscConfig+0x32a>
 80033fe:	4b71      	ldr	r3, [pc, #452]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 8003400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003402:	4a70      	ldr	r2, [pc, #448]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 8003404:	f023 0301 	bic.w	r3, r3, #1
 8003408:	6713      	str	r3, [r2, #112]	; 0x70
 800340a:	4b6e      	ldr	r3, [pc, #440]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 800340c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800340e:	4a6d      	ldr	r2, [pc, #436]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 8003410:	f023 0304 	bic.w	r3, r3, #4
 8003414:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d015      	beq.n	800344a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800341e:	f7ff fb71 	bl	8002b04 <HAL_GetTick>
 8003422:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003424:	e00a      	b.n	800343c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003426:	f7ff fb6d 	bl	8002b04 <HAL_GetTick>
 800342a:	4602      	mov	r2, r0
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	f241 3288 	movw	r2, #5000	; 0x1388
 8003434:	4293      	cmp	r3, r2
 8003436:	d901      	bls.n	800343c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e0bc      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800343c:	4b61      	ldr	r3, [pc, #388]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 800343e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d0ee      	beq.n	8003426 <HAL_RCC_OscConfig+0x33a>
 8003448:	e014      	b.n	8003474 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800344a:	f7ff fb5b 	bl	8002b04 <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003450:	e00a      	b.n	8003468 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003452:	f7ff fb57 	bl	8002b04 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003460:	4293      	cmp	r3, r2
 8003462:	d901      	bls.n	8003468 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e0a6      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003468:	4b56      	ldr	r3, [pc, #344]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 800346a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1ee      	bne.n	8003452 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003474:	7dfb      	ldrb	r3, [r7, #23]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d105      	bne.n	8003486 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800347a:	4b52      	ldr	r3, [pc, #328]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347e:	4a51      	ldr	r2, [pc, #324]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 8003480:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003484:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	2b00      	cmp	r3, #0
 800348c:	f000 8092 	beq.w	80035b4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003490:	4b4c      	ldr	r3, [pc, #304]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f003 030c 	and.w	r3, r3, #12
 8003498:	2b08      	cmp	r3, #8
 800349a:	d05c      	beq.n	8003556 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d141      	bne.n	8003528 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034a4:	4b48      	ldr	r3, [pc, #288]	; (80035c8 <HAL_RCC_OscConfig+0x4dc>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034aa:	f7ff fb2b 	bl	8002b04 <HAL_GetTick>
 80034ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034b0:	e008      	b.n	80034c4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034b2:	f7ff fb27 	bl	8002b04 <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d901      	bls.n	80034c4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e078      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034c4:	4b3f      	ldr	r3, [pc, #252]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1f0      	bne.n	80034b2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	69da      	ldr	r2, [r3, #28]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a1b      	ldr	r3, [r3, #32]
 80034d8:	431a      	orrs	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034de:	019b      	lsls	r3, r3, #6
 80034e0:	431a      	orrs	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e6:	085b      	lsrs	r3, r3, #1
 80034e8:	3b01      	subs	r3, #1
 80034ea:	041b      	lsls	r3, r3, #16
 80034ec:	431a      	orrs	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f2:	061b      	lsls	r3, r3, #24
 80034f4:	4933      	ldr	r1, [pc, #204]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034fa:	4b33      	ldr	r3, [pc, #204]	; (80035c8 <HAL_RCC_OscConfig+0x4dc>)
 80034fc:	2201      	movs	r2, #1
 80034fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003500:	f7ff fb00 	bl	8002b04 <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003508:	f7ff fafc 	bl	8002b04 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e04d      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800351a:	4b2a      	ldr	r3, [pc, #168]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0f0      	beq.n	8003508 <HAL_RCC_OscConfig+0x41c>
 8003526:	e045      	b.n	80035b4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003528:	4b27      	ldr	r3, [pc, #156]	; (80035c8 <HAL_RCC_OscConfig+0x4dc>)
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352e:	f7ff fae9 	bl	8002b04 <HAL_GetTick>
 8003532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003534:	e008      	b.n	8003548 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003536:	f7ff fae5 	bl	8002b04 <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d901      	bls.n	8003548 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e036      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003548:	4b1e      	ldr	r3, [pc, #120]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1f0      	bne.n	8003536 <HAL_RCC_OscConfig+0x44a>
 8003554:	e02e      	b.n	80035b4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	2b01      	cmp	r3, #1
 800355c:	d101      	bne.n	8003562 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e029      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003562:	4b18      	ldr	r3, [pc, #96]	; (80035c4 <HAL_RCC_OscConfig+0x4d8>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	69db      	ldr	r3, [r3, #28]
 8003572:	429a      	cmp	r2, r3
 8003574:	d11c      	bne.n	80035b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003580:	429a      	cmp	r2, r3
 8003582:	d115      	bne.n	80035b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800358a:	4013      	ands	r3, r2
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003590:	4293      	cmp	r3, r2
 8003592:	d10d      	bne.n	80035b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800359e:	429a      	cmp	r2, r3
 80035a0:	d106      	bne.n	80035b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d001      	beq.n	80035b4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e000      	b.n	80035b6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3718      	adds	r7, #24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	40007000 	.word	0x40007000
 80035c4:	40023800 	.word	0x40023800
 80035c8:	42470060 	.word	0x42470060

080035cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d101      	bne.n	80035e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e0cc      	b.n	800377a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035e0:	4b68      	ldr	r3, [pc, #416]	; (8003784 <HAL_RCC_ClockConfig+0x1b8>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 030f 	and.w	r3, r3, #15
 80035e8:	683a      	ldr	r2, [r7, #0]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d90c      	bls.n	8003608 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ee:	4b65      	ldr	r3, [pc, #404]	; (8003784 <HAL_RCC_ClockConfig+0x1b8>)
 80035f0:	683a      	ldr	r2, [r7, #0]
 80035f2:	b2d2      	uxtb	r2, r2
 80035f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f6:	4b63      	ldr	r3, [pc, #396]	; (8003784 <HAL_RCC_ClockConfig+0x1b8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 030f 	and.w	r3, r3, #15
 80035fe:	683a      	ldr	r2, [r7, #0]
 8003600:	429a      	cmp	r2, r3
 8003602:	d001      	beq.n	8003608 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e0b8      	b.n	800377a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	d020      	beq.n	8003656 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0304 	and.w	r3, r3, #4
 800361c:	2b00      	cmp	r3, #0
 800361e:	d005      	beq.n	800362c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003620:	4b59      	ldr	r3, [pc, #356]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	4a58      	ldr	r2, [pc, #352]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 8003626:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800362a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0308 	and.w	r3, r3, #8
 8003634:	2b00      	cmp	r3, #0
 8003636:	d005      	beq.n	8003644 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003638:	4b53      	ldr	r3, [pc, #332]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	4a52      	ldr	r2, [pc, #328]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 800363e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003642:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003644:	4b50      	ldr	r3, [pc, #320]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	494d      	ldr	r1, [pc, #308]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 8003652:	4313      	orrs	r3, r2
 8003654:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b00      	cmp	r3, #0
 8003660:	d044      	beq.n	80036ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d107      	bne.n	800367a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800366a:	4b47      	ldr	r3, [pc, #284]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d119      	bne.n	80036aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e07f      	b.n	800377a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	2b02      	cmp	r3, #2
 8003680:	d003      	beq.n	800368a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003686:	2b03      	cmp	r3, #3
 8003688:	d107      	bne.n	800369a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800368a:	4b3f      	ldr	r3, [pc, #252]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d109      	bne.n	80036aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e06f      	b.n	800377a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800369a:	4b3b      	ldr	r3, [pc, #236]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e067      	b.n	800377a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036aa:	4b37      	ldr	r3, [pc, #220]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f023 0203 	bic.w	r2, r3, #3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	4934      	ldr	r1, [pc, #208]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 80036b8:	4313      	orrs	r3, r2
 80036ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036bc:	f7ff fa22 	bl	8002b04 <HAL_GetTick>
 80036c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036c2:	e00a      	b.n	80036da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036c4:	f7ff fa1e 	bl	8002b04 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e04f      	b.n	800377a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036da:	4b2b      	ldr	r3, [pc, #172]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 020c 	and.w	r2, r3, #12
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d1eb      	bne.n	80036c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036ec:	4b25      	ldr	r3, [pc, #148]	; (8003784 <HAL_RCC_ClockConfig+0x1b8>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 030f 	and.w	r3, r3, #15
 80036f4:	683a      	ldr	r2, [r7, #0]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d20c      	bcs.n	8003714 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036fa:	4b22      	ldr	r3, [pc, #136]	; (8003784 <HAL_RCC_ClockConfig+0x1b8>)
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	b2d2      	uxtb	r2, r2
 8003700:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003702:	4b20      	ldr	r3, [pc, #128]	; (8003784 <HAL_RCC_ClockConfig+0x1b8>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 030f 	and.w	r3, r3, #15
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	429a      	cmp	r2, r3
 800370e:	d001      	beq.n	8003714 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e032      	b.n	800377a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0304 	and.w	r3, r3, #4
 800371c:	2b00      	cmp	r3, #0
 800371e:	d008      	beq.n	8003732 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003720:	4b19      	ldr	r3, [pc, #100]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	4916      	ldr	r1, [pc, #88]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 800372e:	4313      	orrs	r3, r2
 8003730:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0308 	and.w	r3, r3, #8
 800373a:	2b00      	cmp	r3, #0
 800373c:	d009      	beq.n	8003752 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800373e:	4b12      	ldr	r3, [pc, #72]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	00db      	lsls	r3, r3, #3
 800374c:	490e      	ldr	r1, [pc, #56]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 800374e:	4313      	orrs	r3, r2
 8003750:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003752:	f000 f821 	bl	8003798 <HAL_RCC_GetSysClockFreq>
 8003756:	4601      	mov	r1, r0
 8003758:	4b0b      	ldr	r3, [pc, #44]	; (8003788 <HAL_RCC_ClockConfig+0x1bc>)
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	091b      	lsrs	r3, r3, #4
 800375e:	f003 030f 	and.w	r3, r3, #15
 8003762:	4a0a      	ldr	r2, [pc, #40]	; (800378c <HAL_RCC_ClockConfig+0x1c0>)
 8003764:	5cd3      	ldrb	r3, [r2, r3]
 8003766:	fa21 f303 	lsr.w	r3, r1, r3
 800376a:	4a09      	ldr	r2, [pc, #36]	; (8003790 <HAL_RCC_ClockConfig+0x1c4>)
 800376c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800376e:	4b09      	ldr	r3, [pc, #36]	; (8003794 <HAL_RCC_ClockConfig+0x1c8>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4618      	mov	r0, r3
 8003774:	f7ff f982 	bl	8002a7c <HAL_InitTick>

  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	40023c00 	.word	0x40023c00
 8003788:	40023800 	.word	0x40023800
 800378c:	08008a20 	.word	0x08008a20
 8003790:	20000004 	.word	0x20000004
 8003794:	20000008 	.word	0x20000008

08003798 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800379e:	2300      	movs	r3, #0
 80037a0:	607b      	str	r3, [r7, #4]
 80037a2:	2300      	movs	r3, #0
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	2300      	movs	r3, #0
 80037a8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037ae:	4b63      	ldr	r3, [pc, #396]	; (800393c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 030c 	and.w	r3, r3, #12
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d007      	beq.n	80037ca <HAL_RCC_GetSysClockFreq+0x32>
 80037ba:	2b08      	cmp	r3, #8
 80037bc:	d008      	beq.n	80037d0 <HAL_RCC_GetSysClockFreq+0x38>
 80037be:	2b00      	cmp	r3, #0
 80037c0:	f040 80b4 	bne.w	800392c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037c4:	4b5e      	ldr	r3, [pc, #376]	; (8003940 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80037c6:	60bb      	str	r3, [r7, #8]
       break;
 80037c8:	e0b3      	b.n	8003932 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037ca:	4b5e      	ldr	r3, [pc, #376]	; (8003944 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80037cc:	60bb      	str	r3, [r7, #8]
      break;
 80037ce:	e0b0      	b.n	8003932 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037d0:	4b5a      	ldr	r3, [pc, #360]	; (800393c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037d8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037da:	4b58      	ldr	r3, [pc, #352]	; (800393c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d04a      	beq.n	800387c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037e6:	4b55      	ldr	r3, [pc, #340]	; (800393c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	099b      	lsrs	r3, r3, #6
 80037ec:	f04f 0400 	mov.w	r4, #0
 80037f0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80037f4:	f04f 0200 	mov.w	r2, #0
 80037f8:	ea03 0501 	and.w	r5, r3, r1
 80037fc:	ea04 0602 	and.w	r6, r4, r2
 8003800:	4629      	mov	r1, r5
 8003802:	4632      	mov	r2, r6
 8003804:	f04f 0300 	mov.w	r3, #0
 8003808:	f04f 0400 	mov.w	r4, #0
 800380c:	0154      	lsls	r4, r2, #5
 800380e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003812:	014b      	lsls	r3, r1, #5
 8003814:	4619      	mov	r1, r3
 8003816:	4622      	mov	r2, r4
 8003818:	1b49      	subs	r1, r1, r5
 800381a:	eb62 0206 	sbc.w	r2, r2, r6
 800381e:	f04f 0300 	mov.w	r3, #0
 8003822:	f04f 0400 	mov.w	r4, #0
 8003826:	0194      	lsls	r4, r2, #6
 8003828:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800382c:	018b      	lsls	r3, r1, #6
 800382e:	1a5b      	subs	r3, r3, r1
 8003830:	eb64 0402 	sbc.w	r4, r4, r2
 8003834:	f04f 0100 	mov.w	r1, #0
 8003838:	f04f 0200 	mov.w	r2, #0
 800383c:	00e2      	lsls	r2, r4, #3
 800383e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003842:	00d9      	lsls	r1, r3, #3
 8003844:	460b      	mov	r3, r1
 8003846:	4614      	mov	r4, r2
 8003848:	195b      	adds	r3, r3, r5
 800384a:	eb44 0406 	adc.w	r4, r4, r6
 800384e:	f04f 0100 	mov.w	r1, #0
 8003852:	f04f 0200 	mov.w	r2, #0
 8003856:	0262      	lsls	r2, r4, #9
 8003858:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800385c:	0259      	lsls	r1, r3, #9
 800385e:	460b      	mov	r3, r1
 8003860:	4614      	mov	r4, r2
 8003862:	4618      	mov	r0, r3
 8003864:	4621      	mov	r1, r4
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f04f 0400 	mov.w	r4, #0
 800386c:	461a      	mov	r2, r3
 800386e:	4623      	mov	r3, r4
 8003870:	f7fd f9b6 	bl	8000be0 <__aeabi_uldivmod>
 8003874:	4603      	mov	r3, r0
 8003876:	460c      	mov	r4, r1
 8003878:	60fb      	str	r3, [r7, #12]
 800387a:	e049      	b.n	8003910 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800387c:	4b2f      	ldr	r3, [pc, #188]	; (800393c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	099b      	lsrs	r3, r3, #6
 8003882:	f04f 0400 	mov.w	r4, #0
 8003886:	f240 11ff 	movw	r1, #511	; 0x1ff
 800388a:	f04f 0200 	mov.w	r2, #0
 800388e:	ea03 0501 	and.w	r5, r3, r1
 8003892:	ea04 0602 	and.w	r6, r4, r2
 8003896:	4629      	mov	r1, r5
 8003898:	4632      	mov	r2, r6
 800389a:	f04f 0300 	mov.w	r3, #0
 800389e:	f04f 0400 	mov.w	r4, #0
 80038a2:	0154      	lsls	r4, r2, #5
 80038a4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80038a8:	014b      	lsls	r3, r1, #5
 80038aa:	4619      	mov	r1, r3
 80038ac:	4622      	mov	r2, r4
 80038ae:	1b49      	subs	r1, r1, r5
 80038b0:	eb62 0206 	sbc.w	r2, r2, r6
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	f04f 0400 	mov.w	r4, #0
 80038bc:	0194      	lsls	r4, r2, #6
 80038be:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80038c2:	018b      	lsls	r3, r1, #6
 80038c4:	1a5b      	subs	r3, r3, r1
 80038c6:	eb64 0402 	sbc.w	r4, r4, r2
 80038ca:	f04f 0100 	mov.w	r1, #0
 80038ce:	f04f 0200 	mov.w	r2, #0
 80038d2:	00e2      	lsls	r2, r4, #3
 80038d4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80038d8:	00d9      	lsls	r1, r3, #3
 80038da:	460b      	mov	r3, r1
 80038dc:	4614      	mov	r4, r2
 80038de:	195b      	adds	r3, r3, r5
 80038e0:	eb44 0406 	adc.w	r4, r4, r6
 80038e4:	f04f 0100 	mov.w	r1, #0
 80038e8:	f04f 0200 	mov.w	r2, #0
 80038ec:	02a2      	lsls	r2, r4, #10
 80038ee:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80038f2:	0299      	lsls	r1, r3, #10
 80038f4:	460b      	mov	r3, r1
 80038f6:	4614      	mov	r4, r2
 80038f8:	4618      	mov	r0, r3
 80038fa:	4621      	mov	r1, r4
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f04f 0400 	mov.w	r4, #0
 8003902:	461a      	mov	r2, r3
 8003904:	4623      	mov	r3, r4
 8003906:	f7fd f96b 	bl	8000be0 <__aeabi_uldivmod>
 800390a:	4603      	mov	r3, r0
 800390c:	460c      	mov	r4, r1
 800390e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003910:	4b0a      	ldr	r3, [pc, #40]	; (800393c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	0c1b      	lsrs	r3, r3, #16
 8003916:	f003 0303 	and.w	r3, r3, #3
 800391a:	3301      	adds	r3, #1
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	fbb2 f3f3 	udiv	r3, r2, r3
 8003928:	60bb      	str	r3, [r7, #8]
      break;
 800392a:	e002      	b.n	8003932 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800392c:	4b04      	ldr	r3, [pc, #16]	; (8003940 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800392e:	60bb      	str	r3, [r7, #8]
      break;
 8003930:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003932:	68bb      	ldr	r3, [r7, #8]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3714      	adds	r7, #20
 8003938:	46bd      	mov	sp, r7
 800393a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800393c:	40023800 	.word	0x40023800
 8003940:	00f42400 	.word	0x00f42400
 8003944:	007a1200 	.word	0x007a1200

08003948 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d101      	bne.n	800395a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e056      	b.n	8003a08 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	d106      	bne.n	800397a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f7fe fc8b 	bl	8002290 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2202      	movs	r2, #2
 800397e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003990:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	431a      	orrs	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	431a      	orrs	r2, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	431a      	orrs	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	431a      	orrs	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039b6:	431a      	orrs	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	69db      	ldr	r3, [r3, #28]
 80039bc:	431a      	orrs	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	ea42 0103 	orr.w	r1, r2, r3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	0c1b      	lsrs	r3, r3, #16
 80039d8:	f003 0104 	and.w	r1, r3, #4
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	430a      	orrs	r2, r1
 80039e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	69da      	ldr	r2, [r3, #28]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3708      	adds	r7, #8
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b087      	sub	sp, #28
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d101      	bne.n	8003a30 <HAL_SPI_Transmit_IT+0x20>
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	e067      	b.n	8003b00 <HAL_SPI_Transmit_IT+0xf0>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d002      	beq.n	8003a44 <HAL_SPI_Transmit_IT+0x34>
 8003a3e:	88fb      	ldrh	r3, [r7, #6]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d102      	bne.n	8003a4a <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003a48:	e055      	b.n	8003af6 <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d002      	beq.n	8003a5c <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8003a56:	2302      	movs	r3, #2
 8003a58:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003a5a:	e04c      	b.n	8003af6 <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2203      	movs	r2, #3
 8003a60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	68ba      	ldr	r2, [r7, #8]
 8003a6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	88fa      	ldrh	r2, [r7, #6]
 8003a74:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	88fa      	ldrh	r2, [r7, #6]
 8003a7a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2200      	movs	r2, #0
 8003a92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d003      	beq.n	8003aa4 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4a1b      	ldr	r2, [pc, #108]	; (8003b0c <HAL_SPI_Transmit_IT+0xfc>)
 8003aa0:	645a      	str	r2, [r3, #68]	; 0x44
 8003aa2:	e002      	b.n	8003aaa <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	4a1a      	ldr	r2, [pc, #104]	; (8003b10 <HAL_SPI_Transmit_IT+0x100>)
 8003aa8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ab2:	d107      	bne.n	8003ac4 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ac2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8003ad2:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ade:	2b40      	cmp	r3, #64	; 0x40
 8003ae0:	d008      	beq.n	8003af4 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003af0:	601a      	str	r2, [r3, #0]
 8003af2:	e000      	b.n	8003af6 <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 8003af4:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003afe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	371c      	adds	r7, #28
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr
 8003b0c:	080045c1 	.word	0x080045c1
 8003b10:	0800457b 	.word	0x0800457b

08003b14 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b22:	2300      	movs	r3, #0
 8003b24:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d110      	bne.n	8003b50 <HAL_SPI_Receive_IT+0x3c>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b36:	d10b      	bne.n	8003b50 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2204      	movs	r2, #4
 8003b3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8003b40:	88fb      	ldrh	r3, [r7, #6]
 8003b42:	68ba      	ldr	r2, [r7, #8]
 8003b44:	68b9      	ldr	r1, [r7, #8]
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 f87a 	bl	8003c40 <HAL_SPI_TransmitReceive_IT>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	e06e      	b.n	8003c2e <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d101      	bne.n	8003b5e <HAL_SPI_Receive_IT+0x4a>
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	e067      	b.n	8003c2e <HAL_SPI_Receive_IT+0x11a>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d002      	beq.n	8003b78 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8003b72:	2302      	movs	r3, #2
 8003b74:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b76:	e055      	b.n	8003c24 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d002      	beq.n	8003b84 <HAL_SPI_Receive_IT+0x70>
 8003b7e:	88fb      	ldrh	r3, [r7, #6]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d102      	bne.n	8003b8a <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b88:	e04c      	b.n	8003c24 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2204      	movs	r2, #4
 8003b8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	68ba      	ldr	r2, [r7, #8]
 8003b9c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	88fa      	ldrh	r2, [r7, #6]
 8003ba2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	88fa      	ldrh	r2, [r7, #6]
 8003ba8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2200      	movs	r2, #0
 8003bae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d003      	beq.n	8003bd2 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	4a1a      	ldr	r2, [pc, #104]	; (8003c38 <HAL_SPI_Receive_IT+0x124>)
 8003bce:	641a      	str	r2, [r3, #64]	; 0x40
 8003bd0:	e002      	b.n	8003bd8 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	4a19      	ldr	r2, [pc, #100]	; (8003c3c <HAL_SPI_Receive_IT+0x128>)
 8003bd6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003be0:	d107      	bne.n	8003bf2 <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003bf0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	685a      	ldr	r2, [r3, #4]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8003c00:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c0c:	2b40      	cmp	r3, #64	; 0x40
 8003c0e:	d008      	beq.n	8003c22 <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	e000      	b.n	8003c24 <HAL_SPI_Receive_IT+0x110>
  }

error :
 8003c22:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003c2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3718      	adds	r7, #24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	08004535 	.word	0x08004535
 8003c3c:	080044eb 	.word	0x080044eb

08003c40 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b087      	sub	sp, #28
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
 8003c4c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d101      	bne.n	8003c60 <HAL_SPI_TransmitReceive_IT+0x20>
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	e075      	b.n	8003d4c <HAL_SPI_TransmitReceive_IT+0x10c>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c6e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c76:	7dbb      	ldrb	r3, [r7, #22]
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d00d      	beq.n	8003c98 <HAL_SPI_TransmitReceive_IT+0x58>
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c82:	d106      	bne.n	8003c92 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d102      	bne.n	8003c92 <HAL_SPI_TransmitReceive_IT+0x52>
 8003c8c:	7dbb      	ldrb	r3, [r7, #22]
 8003c8e:	2b04      	cmp	r3, #4
 8003c90:	d002      	beq.n	8003c98 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8003c92:	2302      	movs	r3, #2
 8003c94:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003c96:	e054      	b.n	8003d42 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d005      	beq.n	8003caa <HAL_SPI_TransmitReceive_IT+0x6a>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d002      	beq.n	8003caa <HAL_SPI_TransmitReceive_IT+0x6a>
 8003ca4:	887b      	ldrh	r3, [r7, #2]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d102      	bne.n	8003cb0 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003cae:	e048      	b.n	8003d42 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b04      	cmp	r3, #4
 8003cba:	d003      	beq.n	8003cc4 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2205      	movs	r2, #5
 8003cc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	68ba      	ldr	r2, [r7, #8]
 8003cce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	887a      	ldrh	r2, [r7, #2]
 8003cd4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	887a      	ldrh	r2, [r7, #2]
 8003cda:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	887a      	ldrh	r2, [r7, #2]
 8003ce6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	887a      	ldrh	r2, [r7, #2]
 8003cec:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d006      	beq.n	8003d04 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	4a17      	ldr	r2, [pc, #92]	; (8003d58 <HAL_SPI_TransmitReceive_IT+0x118>)
 8003cfa:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	4a17      	ldr	r2, [pc, #92]	; (8003d5c <HAL_SPI_TransmitReceive_IT+0x11c>)
 8003d00:	645a      	str	r2, [r3, #68]	; 0x44
 8003d02:	e005      	b.n	8003d10 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	4a16      	ldr	r2, [pc, #88]	; (8003d60 <HAL_SPI_TransmitReceive_IT+0x120>)
 8003d08:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	4a15      	ldr	r2, [pc, #84]	; (8003d64 <HAL_SPI_TransmitReceive_IT+0x124>)
 8003d0e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685a      	ldr	r2, [r3, #4]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8003d1e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d2a:	2b40      	cmp	r3, #64	; 0x40
 8003d2c:	d008      	beq.n	8003d40 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d3c:	601a      	str	r2, [r3, #0]
 8003d3e:	e000      	b.n	8003d42 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8003d40:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003d4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	371c      	adds	r7, #28
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr
 8003d58:	0800442d 	.word	0x0800442d
 8003d5c:	0800448d 	.word	0x0800448d
 8003d60:	08004369 	.word	0x08004369
 8003d64:	080043cd 	.word	0x080043cd

08003d68 <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b088      	sub	sp, #32
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt ;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8003d70:	2300      	movs	r3, #0
 8003d72:	77fb      	strb	r3, [r7, #31]
  abortcplt = 1U;
 8003d74:	2301      	movs	r3, #1
 8003d76:	61bb      	str	r3, [r7, #24]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003d78:	4b72      	ldr	r3, [pc, #456]	; (8003f44 <HAL_SPI_Abort_IT+0x1dc>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a72      	ldr	r2, [pc, #456]	; (8003f48 <HAL_SPI_Abort_IT+0x1e0>)
 8003d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d82:	0a5b      	lsrs	r3, r3, #9
 8003d84:	2264      	movs	r2, #100	; 0x64
 8003d86:	fb02 f303 	mul.w	r3, r2, r3
 8003d8a:	613b      	str	r3, [r7, #16]
  count = resetcount;
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	617b      	str	r3, [r7, #20]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0220 	bic.w	r2, r2, #32
 8003d9e:	605a      	str	r2, [r3, #4]

  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003daa:	2b80      	cmp	r3, #128	; 0x80
 8003dac:	d117      	bne.n	8003dde <HAL_SPI_Abort_IT+0x76>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a66      	ldr	r2, [pc, #408]	; (8003f4c <HAL_SPI_Abort_IT+0x1e4>)
 8003db2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d106      	bne.n	8003dc8 <HAL_SPI_Abort_IT+0x60>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dbe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8003dc6:	e008      	b.n	8003dda <HAL_SPI_Abort_IT+0x72>
      }
      count--;
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	2b07      	cmp	r3, #7
 8003dd8:	d1ec      	bne.n	8003db4 <HAL_SPI_Abort_IT+0x4c>
    /* Reset Timeout Counter */
    count = resetcount;
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	617b      	str	r3, [r7, #20]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003de8:	2b40      	cmp	r3, #64	; 0x40
 8003dea:	d117      	bne.n	8003e1c <HAL_SPI_Abort_IT+0xb4>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a58      	ldr	r2, [pc, #352]	; (8003f50 <HAL_SPI_Abort_IT+0x1e8>)
 8003df0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d106      	bne.n	8003e06 <HAL_SPI_Abort_IT+0x9e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dfc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8003e04:	e008      	b.n	8003e18 <HAL_SPI_Abort_IT+0xb0>
      }
      count--;
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b07      	cmp	r3, #7
 8003e16:	d1ec      	bne.n	8003df2 <HAL_SPI_Abort_IT+0x8a>
    /* Reset Timeout Counter */
    count = resetcount;
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	617b      	str	r3, [r7, #20]
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (hspi->hdmatx != NULL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00f      	beq.n	8003e44 <HAL_SPI_Abort_IT+0xdc>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d104      	bne.n	8003e3c <HAL_SPI_Abort_IT+0xd4>
    {
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e36:	4a47      	ldr	r2, [pc, #284]	; (8003f54 <HAL_SPI_Abort_IT+0x1ec>)
 8003e38:	651a      	str	r2, [r3, #80]	; 0x50
 8003e3a:	e003      	b.n	8003e44 <HAL_SPI_Abort_IT+0xdc>
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e40:	2200      	movs	r2, #0
 8003e42:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (hspi->hdmarx != NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d00f      	beq.n	8003e6c <HAL_SPI_Abort_IT+0x104>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d104      	bne.n	8003e64 <HAL_SPI_Abort_IT+0xfc>
    {
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e5e:	4a3e      	ldr	r2, [pc, #248]	; (8003f58 <HAL_SPI_Abort_IT+0x1f0>)
 8003e60:	651a      	str	r2, [r3, #80]	; 0x50
 8003e62:	e003      	b.n	8003e6c <HAL_SPI_Abort_IT+0x104>
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e68:	2200      	movs	r2, #0
 8003e6a:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f003 0302 	and.w	r3, r3, #2
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d115      	bne.n	8003ea6 <HAL_SPI_Abort_IT+0x13e>
  {
    /* Abort the SPI DMA Tx Stream/Channel */
    if (hspi->hdmatx != NULL)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d011      	beq.n	8003ea6 <HAL_SPI_Abort_IT+0x13e>
    {
      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7fe ff59 	bl	8002d3e <HAL_DMA_Abort_IT>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d007      	beq.n	8003ea2 <HAL_SPI_Abort_IT+0x13a>
      {
        hspi->hdmatx->XferAbortCallback = NULL;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e96:	2200      	movs	r2, #0
 8003e98:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2240      	movs	r2, #64	; 0x40
 8003e9e:	655a      	str	r2, [r3, #84]	; 0x54
 8003ea0:	e001      	b.n	8003ea6 <HAL_SPI_Abort_IT+0x13e>
      }
      else
      {
        abortcplt = 0U;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f003 0301 	and.w	r3, r3, #1
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d115      	bne.n	8003ee0 <HAL_SPI_Abort_IT+0x178>
  {
    /* Abort the SPI DMA Rx Stream/Channel */
    if (hspi->hdmarx != NULL)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d011      	beq.n	8003ee0 <HAL_SPI_Abort_IT+0x178>
    {
      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7fe ff3c 	bl	8002d3e <HAL_DMA_Abort_IT>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d007      	beq.n	8003edc <HAL_SPI_Abort_IT+0x174>
      {
        hspi->hdmarx->XferAbortCallback = NULL;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2240      	movs	r2, #64	; 0x40
 8003ed8:	655a      	str	r2, [r3, #84]	; 0x54
 8003eda:	e001      	b.n	8003ee0 <HAL_SPI_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	61bb      	str	r3, [r7, #24]
      }
    }
  }

  if (abortcplt == 1U)
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d128      	bne.n	8003f38 <HAL_SPI_Abort_IT+0x1d0>
  {
    /* Reset Tx and Rx transfer counters */
    hspi->RxXferCount = 0U;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Check error during Abort procedure */
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef6:	2b40      	cmp	r3, #64	; 0x40
 8003ef8:	d102      	bne.n	8003f00 <HAL_SPI_Abort_IT+0x198>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	77fb      	strb	r3, [r7, #31]
 8003efe:	e002      	b.n	8003f06 <HAL_SPI_Abort_IT+0x19e>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear the Error flags in the SR register */
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f06:	2300      	movs	r3, #0
 8003f08:	60fb      	str	r3, [r7, #12]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	60fb      	str	r3, [r7, #12]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	60fb      	str	r3, [r7, #12]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	60bb      	str	r3, [r7, #8]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	60bb      	str	r3, [r7, #8]
 8003f28:	68bb      	ldr	r3, [r7, #8]

    /* Restore hspi->State to Ready */
    hspi->State = HAL_SPI_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->AbortCpltCallback(hspi);
#else
    HAL_SPI_AbortCpltCallback(hspi);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 f930 	bl	8004198 <HAL_SPI_AbortCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 8003f38:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3720      	adds	r7, #32
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	20000004 	.word	0x20000004
 8003f48:	057619f1 	.word	0x057619f1
 8003f4c:	08004add 	.word	0x08004add
 8003f50:	08004a55 	.word	0x08004a55
 8003f54:	080041d5 	.word	0x080041d5
 8003f58:	080042a9 	.word	0x080042a9

08003f5c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b088      	sub	sp, #32
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	099b      	lsrs	r3, r3, #6
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d10f      	bne.n	8003fa0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d00a      	beq.n	8003fa0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	099b      	lsrs	r3, r3, #6
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d004      	beq.n	8003fa0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	4798      	blx	r3
    return;
 8003f9e:	e0d8      	b.n	8004152 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	085b      	lsrs	r3, r3, #1
 8003fa4:	f003 0301 	and.w	r3, r3, #1
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00a      	beq.n	8003fc2 <HAL_SPI_IRQHandler+0x66>
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	09db      	lsrs	r3, r3, #7
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d004      	beq.n	8003fc2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	4798      	blx	r3
    return;
 8003fc0:	e0c7      	b.n	8004152 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	095b      	lsrs	r3, r3, #5
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d10c      	bne.n	8003fe8 <HAL_SPI_IRQHandler+0x8c>
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	099b      	lsrs	r3, r3, #6
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d106      	bne.n	8003fe8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	0a1b      	lsrs	r3, r3, #8
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 80b5 	beq.w	8004152 <HAL_SPI_IRQHandler+0x1f6>
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	095b      	lsrs	r3, r3, #5
 8003fec:	f003 0301 	and.w	r3, r3, #1
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f000 80ae 	beq.w	8004152 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	099b      	lsrs	r3, r3, #6
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d023      	beq.n	800404a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b03      	cmp	r3, #3
 800400c:	d011      	beq.n	8004032 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004012:	f043 0204 	orr.w	r2, r3, #4
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800401a:	2300      	movs	r3, #0
 800401c:	617b      	str	r3, [r7, #20]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	617b      	str	r3, [r7, #20]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	617b      	str	r3, [r7, #20]
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	e00b      	b.n	800404a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004032:	2300      	movs	r3, #0
 8004034:	613b      	str	r3, [r7, #16]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	613b      	str	r3, [r7, #16]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	613b      	str	r3, [r7, #16]
 8004046:	693b      	ldr	r3, [r7, #16]
        return;
 8004048:	e083      	b.n	8004152 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	095b      	lsrs	r3, r3, #5
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	2b00      	cmp	r3, #0
 8004054:	d014      	beq.n	8004080 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800405a:	f043 0201 	orr.w	r2, r3, #1
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004062:	2300      	movs	r3, #0
 8004064:	60fb      	str	r3, [r7, #12]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	60fb      	str	r3, [r7, #12]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800407c:	601a      	str	r2, [r3, #0]
 800407e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	0a1b      	lsrs	r3, r3, #8
 8004084:	f003 0301 	and.w	r3, r3, #1
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00c      	beq.n	80040a6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004090:	f043 0208 	orr.w	r2, r3, #8
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004098:	2300      	movs	r3, #0
 800409a:	60bb      	str	r3, [r7, #8]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	60bb      	str	r3, [r7, #8]
 80040a4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d050      	beq.n	8004150 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	685a      	ldr	r2, [r3, #4]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80040bc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d104      	bne.n	80040da <HAL_SPI_IRQHandler+0x17e>
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d034      	beq.n	8004144 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 0203 	bic.w	r2, r2, #3
 80040e8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d011      	beq.n	8004116 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040f6:	4a18      	ldr	r2, [pc, #96]	; (8004158 <HAL_SPI_IRQHandler+0x1fc>)
 80040f8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040fe:	4618      	mov	r0, r3
 8004100:	f7fe fe1d 	bl	8002d3e <HAL_DMA_Abort_IT>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d005      	beq.n	8004116 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800410e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800411a:	2b00      	cmp	r3, #0
 800411c:	d016      	beq.n	800414c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004122:	4a0d      	ldr	r2, [pc, #52]	; (8004158 <HAL_SPI_IRQHandler+0x1fc>)
 8004124:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800412a:	4618      	mov	r0, r3
 800412c:	f7fe fe07 	bl	8002d3e <HAL_DMA_Abort_IT>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00a      	beq.n	800414c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800413a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004142:	e003      	b.n	800414c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f000 f81d 	bl	8004184 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800414a:	e000      	b.n	800414e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800414c:	bf00      	nop
    return;
 800414e:	bf00      	nop
 8004150:	bf00      	nop
  }
}
 8004152:	3720      	adds	r7, #32
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	080041ad 	.word	0x080041ad

0800415c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8004164:	bf00      	nop
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr

08004170 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004178:	bf00      	nop
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800418c:	bf00      	nop
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr

08004198 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80041c6:	68f8      	ldr	r0, [r7, #12]
 80041c8:	f7ff ffdc 	bl	8004184 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80041cc:	bf00      	nop
 80041ce:	3710      	adds	r7, #16
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e0:	617b      	str	r3, [r7, #20]
  __IO uint32_t count;

  hspi->hdmatx->XferAbortCallback = NULL;
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041e6:	2200      	movs	r2, #0
 80041e8:	651a      	str	r2, [r3, #80]	; 0x50
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80041ea:	4b2d      	ldr	r3, [pc, #180]	; (80042a0 <SPI_DMATxAbortCallback+0xcc>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a2d      	ldr	r2, [pc, #180]	; (80042a4 <SPI_DMATxAbortCallback+0xd0>)
 80041f0:	fba2 2303 	umull	r2, r3, r2, r3
 80041f4:	0a5b      	lsrs	r3, r3, #9
 80041f6:	2264      	movs	r2, #100	; 0x64
 80041f8:	fb02 f303 	mul.w	r3, r2, r3
 80041fc:	613b      	str	r3, [r7, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f022 0202 	bic.w	r2, r2, #2
 800420c:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d106      	bne.n	8004222 <SPI_DMATxAbortCallback+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004218:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004220:	e009      	b.n	8004236 <SPI_DMATxAbortCallback+0x62>
    }
    count--;
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	3b01      	subs	r3, #1
 8004226:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0eb      	beq.n	800420e <SPI_DMATxAbortCallback+0x3a>

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800423a:	2b00      	cmp	r3, #0
 800423c:	d004      	beq.n	8004248 <SPI_DMATxAbortCallback+0x74>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004244:	2b00      	cmp	r3, #0
 8004246:	d126      	bne.n	8004296 <SPI_DMATxAbortCallback+0xc2>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	2200      	movs	r2, #0
 800424c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2200      	movs	r2, #0
 8004252:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004258:	2b40      	cmp	r3, #64	; 0x40
 800425a:	d002      	beq.n	8004262 <SPI_DMATxAbortCallback+0x8e>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	2200      	movs	r2, #0
 8004260:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	60fb      	str	r3, [r7, #12]
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	60fb      	str	r3, [r7, #12]
 8004276:	68fb      	ldr	r3, [r7, #12]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004278:	2300      	movs	r3, #0
 800427a:	60bb      	str	r3, [r7, #8]
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	60bb      	str	r3, [r7, #8]
 8004284:	68bb      	ldr	r3, [r7, #8]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 800428e:	6978      	ldr	r0, [r7, #20]
 8004290:	f7ff ff82 	bl	8004198 <HAL_SPI_AbortCpltCallback>
 8004294:	e000      	b.n	8004298 <SPI_DMATxAbortCallback+0xc4>
      return;
 8004296:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004298:	3718      	adds	r7, #24
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	20000004 	.word	0x20000004
 80042a4:	057619f1 	.word	0x057619f1

080042a8 <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b4:	617b      	str	r3, [r7, #20]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042c4:	601a      	str	r2, [r3, #0]

  hspi->hdmarx->XferAbortCallback = NULL;
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042ca:	2200      	movs	r2, #0
 80042cc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Disable Rx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685a      	ldr	r2, [r3, #4]
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f022 0201 	bic.w	r2, r2, #1
 80042dc:	605a      	str	r2, [r3, #4]

  /* Check Busy flag */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80042de:	f7fe fc11 	bl	8002b04 <HAL_GetTick>
 80042e2:	4603      	mov	r3, r0
 80042e4:	461a      	mov	r2, r3
 80042e6:	2164      	movs	r1, #100	; 0x64
 80042e8:	6978      	ldr	r0, [r7, #20]
 80042ea:	f000 fa5b 	bl	80047a4 <SPI_EndRxTxTransaction>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d005      	beq.n	8004300 <SPI_DMARxAbortCallback+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042f8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004304:	2b00      	cmp	r3, #0
 8004306:	d004      	beq.n	8004312 <SPI_DMARxAbortCallback+0x6a>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800430c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800430e:	2b00      	cmp	r3, #0
 8004310:	d126      	bne.n	8004360 <SPI_DMARxAbortCallback+0xb8>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	2200      	movs	r2, #0
 8004316:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2200      	movs	r2, #0
 800431c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004322:	2b40      	cmp	r3, #64	; 0x40
 8004324:	d002      	beq.n	800432c <SPI_DMARxAbortCallback+0x84>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	2200      	movs	r2, #0
 800432a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800432c:	2300      	movs	r3, #0
 800432e:	613b      	str	r3, [r7, #16]
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	613b      	str	r3, [r7, #16]
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	613b      	str	r3, [r7, #16]
 8004340:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004342:	2300      	movs	r3, #0
 8004344:	60fb      	str	r3, [r7, #12]
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	60fb      	str	r3, [r7, #12]
 800434e:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 8004358:	6978      	ldr	r0, [r7, #20]
 800435a:	f7ff ff1d 	bl	8004198 <HAL_SPI_AbortCpltCallback>
 800435e:	e000      	b.n	8004362 <SPI_DMARxAbortCallback+0xba>
      return;
 8004360:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004362:	3718      	adds	r7, #24
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f103 020c 	add.w	r2, r3, #12
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800437c:	7812      	ldrb	r2, [r2, #0]
 800437e:	b2d2      	uxtb	r2, r2
 8004380:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004386:	1c5a      	adds	r2, r3, #1
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004390:	b29b      	uxth	r3, r3
 8004392:	3b01      	subs	r3, #1
 8004394:	b29a      	uxth	r2, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800439e:	b29b      	uxth	r3, r3
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d10f      	bne.n	80043c4 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685a      	ldr	r2, [r3, #4]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80043b2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d102      	bne.n	80043c4 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 fa32 	bl	8004828 <SPI_CloseRxTx_ISR>
    }
  }
}
 80043c4:	bf00      	nop
 80043c6:	3708      	adds	r7, #8
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	330c      	adds	r3, #12
 80043de:	7812      	ldrb	r2, [r2, #0]
 80043e0:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e6:	1c5a      	adds	r2, r3, #1
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	3b01      	subs	r3, #1
 80043f4:	b29a      	uxth	r2, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043fe:	b29b      	uxth	r3, r3
 8004400:	2b00      	cmp	r3, #0
 8004402:	d10f      	bne.n	8004424 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004412:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004418:	b29b      	uxth	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d102      	bne.n	8004424 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 fa02 	bl	8004828 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004424:	bf00      	nop
 8004426:	3708      	adds	r7, #8
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}

0800442c <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b082      	sub	sp, #8
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68da      	ldr	r2, [r3, #12]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443e:	b292      	uxth	r2, r2
 8004440:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004446:	1c9a      	adds	r2, r3, #2
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004450:	b29b      	uxth	r3, r3
 8004452:	3b01      	subs	r3, #1
 8004454:	b29a      	uxth	r2, r3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800445e:	b29b      	uxth	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	d10f      	bne.n	8004484 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004472:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004478:	b29b      	uxth	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d102      	bne.n	8004484 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f9d2 	bl	8004828 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004484:	bf00      	nop
 8004486:	3708      	adds	r7, #8
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004498:	881a      	ldrh	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a4:	1c9a      	adds	r2, r3, #2
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	3b01      	subs	r3, #1
 80044b2:	b29a      	uxth	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044bc:	b29b      	uxth	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d10f      	bne.n	80044e2 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044d0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d102      	bne.n	80044e2 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 f9a3 	bl	8004828 <SPI_CloseRxTx_ISR>
    }
  }
}
 80044e2:	bf00      	nop
 80044e4:	3708      	adds	r7, #8
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b082      	sub	sp, #8
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f103 020c 	add.w	r2, r3, #12
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044fe:	7812      	ldrb	r2, [r2, #0]
 8004500:	b2d2      	uxtb	r2, r2
 8004502:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004512:	b29b      	uxth	r3, r3
 8004514:	3b01      	subs	r3, #1
 8004516:	b29a      	uxth	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004520:	b29b      	uxth	r3, r3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d102      	bne.n	800452c <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 f9f2 	bl	8004910 <SPI_CloseRx_ISR>
  }
}
 800452c:	bf00      	nop
 800452e:	3708      	adds	r7, #8
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68da      	ldr	r2, [r3, #12]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004546:	b292      	uxth	r2, r2
 8004548:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800454e:	1c9a      	adds	r2, r3, #2
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004558:	b29b      	uxth	r3, r3
 800455a:	3b01      	subs	r3, #1
 800455c:	b29a      	uxth	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004566:	b29b      	uxth	r3, r3
 8004568:	2b00      	cmp	r3, #0
 800456a:	d102      	bne.n	8004572 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 f9cf 	bl	8004910 <SPI_CloseRx_ISR>
  }
}
 8004572:	bf00      	nop
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b082      	sub	sp, #8
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	330c      	adds	r3, #12
 800458c:	7812      	ldrb	r2, [r2, #0]
 800458e:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800459e:	b29b      	uxth	r3, r3
 80045a0:	3b01      	subs	r3, #1
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d102      	bne.n	80045b8 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 f9ec 	bl	8004990 <SPI_CloseTx_ISR>
  }
}
 80045b8:	bf00      	nop
 80045ba:	3708      	adds	r7, #8
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045cc:	881a      	ldrh	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d8:	1c9a      	adds	r2, r3, #2
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d102      	bne.n	80045fc <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 f9ca 	bl	8004990 <SPI_CloseTx_ISR>
  }
}
 80045fc:	bf00      	nop
 80045fe:	3708      	adds	r7, #8
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	603b      	str	r3, [r7, #0]
 8004610:	4613      	mov	r3, r2
 8004612:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004614:	e04c      	b.n	80046b0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800461c:	d048      	beq.n	80046b0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800461e:	f7fe fa71 	bl	8002b04 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	429a      	cmp	r2, r3
 800462c:	d902      	bls.n	8004634 <SPI_WaitFlagStateUntilTimeout+0x30>
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d13d      	bne.n	80046b0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004642:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800464c:	d111      	bne.n	8004672 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004656:	d004      	beq.n	8004662 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004660:	d107      	bne.n	8004672 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004670:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004676:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800467a:	d10f      	bne.n	800469c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800468a:	601a      	str	r2, [r3, #0]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800469a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e00f      	b.n	80046d0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689a      	ldr	r2, [r3, #8]
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	4013      	ands	r3, r2
 80046ba:	68ba      	ldr	r2, [r7, #8]
 80046bc:	429a      	cmp	r2, r3
 80046be:	bf0c      	ite	eq
 80046c0:	2301      	moveq	r3, #1
 80046c2:	2300      	movne	r3, #0
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	461a      	mov	r2, r3
 80046c8:	79fb      	ldrb	r3, [r7, #7]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d1a3      	bne.n	8004616 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80046ce:	2300      	movs	r3, #0
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3710      	adds	r7, #16
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af02      	add	r7, sp, #8
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046ec:	d111      	bne.n	8004712 <SPI_EndRxTransaction+0x3a>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046f6:	d004      	beq.n	8004702 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004700:	d107      	bne.n	8004712 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004710:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800471a:	d12a      	bne.n	8004772 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004724:	d012      	beq.n	800474c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	9300      	str	r3, [sp, #0]
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	2200      	movs	r2, #0
 800472e:	2180      	movs	r1, #128	; 0x80
 8004730:	68f8      	ldr	r0, [r7, #12]
 8004732:	f7ff ff67 	bl	8004604 <SPI_WaitFlagStateUntilTimeout>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d02d      	beq.n	8004798 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004740:	f043 0220 	orr.w	r2, r3, #32
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e026      	b.n	800479a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	9300      	str	r3, [sp, #0]
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2200      	movs	r2, #0
 8004754:	2101      	movs	r1, #1
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f7ff ff54 	bl	8004604 <SPI_WaitFlagStateUntilTimeout>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d01a      	beq.n	8004798 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004766:	f043 0220 	orr.w	r2, r3, #32
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e013      	b.n	800479a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	9300      	str	r3, [sp, #0]
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	2200      	movs	r2, #0
 800477a:	2101      	movs	r1, #1
 800477c:	68f8      	ldr	r0, [r7, #12]
 800477e:	f7ff ff41 	bl	8004604 <SPI_WaitFlagStateUntilTimeout>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d007      	beq.n	8004798 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800478c:	f043 0220 	orr.w	r2, r3, #32
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e000      	b.n	800479a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b088      	sub	sp, #32
 80047a8:	af02      	add	r7, sp, #8
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
  /* Timeout in ¬µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80047b0:	4b1b      	ldr	r3, [pc, #108]	; (8004820 <SPI_EndRxTxTransaction+0x7c>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a1b      	ldr	r2, [pc, #108]	; (8004824 <SPI_EndRxTxTransaction+0x80>)
 80047b6:	fba2 2303 	umull	r2, r3, r2, r3
 80047ba:	0d5b      	lsrs	r3, r3, #21
 80047bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80047c0:	fb02 f303 	mul.w	r3, r2, r3
 80047c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047ce:	d112      	bne.n	80047f6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	9300      	str	r3, [sp, #0]
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	2200      	movs	r2, #0
 80047d8:	2180      	movs	r1, #128	; 0x80
 80047da:	68f8      	ldr	r0, [r7, #12]
 80047dc:	f7ff ff12 	bl	8004604 <SPI_WaitFlagStateUntilTimeout>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d016      	beq.n	8004814 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ea:	f043 0220 	orr.w	r2, r3, #32
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e00f      	b.n	8004816 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00a      	beq.n	8004812 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	3b01      	subs	r3, #1
 8004800:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800480c:	2b80      	cmp	r3, #128	; 0x80
 800480e:	d0f2      	beq.n	80047f6 <SPI_EndRxTxTransaction+0x52>
 8004810:	e000      	b.n	8004814 <SPI_EndRxTxTransaction+0x70>
        break;
 8004812:	bf00      	nop
  }

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3718      	adds	r7, #24
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	20000004 	.word	0x20000004
 8004824:	165e9f81 	.word	0x165e9f81

08004828 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004830:	4b35      	ldr	r3, [pc, #212]	; (8004908 <SPI_CloseRxTx_ISR+0xe0>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a35      	ldr	r2, [pc, #212]	; (800490c <SPI_CloseRxTx_ISR+0xe4>)
 8004836:	fba2 2303 	umull	r2, r3, r2, r3
 800483a:	0a5b      	lsrs	r3, r3, #9
 800483c:	2264      	movs	r2, #100	; 0x64
 800483e:	fb02 f303 	mul.w	r3, r2, r3
 8004842:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004844:	f7fe f95e 	bl	8002b04 <HAL_GetTick>
 8004848:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	685a      	ldr	r2, [r3, #4]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 0220 	bic.w	r2, r2, #32
 8004858:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d106      	bne.n	800486e <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004864:	f043 0220 	orr.w	r2, r3, #32
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800486c:	e009      	b.n	8004882 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	3b01      	subs	r3, #1
 8004872:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b00      	cmp	r3, #0
 8004880:	d0eb      	beq.n	800485a <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	2164      	movs	r1, #100	; 0x64
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7ff ff8c 	bl	80047a4 <SPI_EndRxTxTransaction>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d005      	beq.n	800489e <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004896:	f043 0220 	orr.w	r2, r3, #32
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d10a      	bne.n	80048bc <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048a6:	2300      	movs	r3, #0
 80048a8:	60fb      	str	r3, [r7, #12]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	60fb      	str	r3, [r7, #12]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	60fb      	str	r3, [r7, #12]
 80048ba:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d115      	bne.n	80048f0 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	2b04      	cmp	r3, #4
 80048ce:	d107      	bne.n	80048e0 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f7fd f9a5 	bl	8001c28 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80048de:	e00e      	b.n	80048fe <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f7ff fc41 	bl	8004170 <HAL_SPI_TxRxCpltCallback>
}
 80048ee:	e006      	b.n	80048fe <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f7ff fc43 	bl	8004184 <HAL_SPI_ErrorCallback>
}
 80048fe:	bf00      	nop
 8004900:	3718      	adds	r7, #24
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	20000004 	.word	0x20000004
 800490c:	057619f1 	.word	0x057619f1

08004910 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	685a      	ldr	r2, [r3, #4]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004926:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004928:	f7fe f8ec 	bl	8002b04 <HAL_GetTick>
 800492c:	4603      	mov	r3, r0
 800492e:	461a      	mov	r2, r3
 8004930:	2164      	movs	r1, #100	; 0x64
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f7ff fed0 	bl	80046d8 <SPI_EndRxTransaction>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d005      	beq.n	800494a <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004942:	f043 0220 	orr.w	r2, r3, #32
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d10a      	bne.n	8004968 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004952:	2300      	movs	r3, #0
 8004954:	60fb      	str	r3, [r7, #12]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	60fb      	str	r3, [r7, #12]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	60fb      	str	r3, [r7, #12]
 8004966:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004974:	2b00      	cmp	r3, #0
 8004976:	d103      	bne.n	8004980 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f7fd f955 	bl	8001c28 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800497e:	e002      	b.n	8004986 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f7ff fbff 	bl	8004184 <HAL_SPI_ErrorCallback>
}
 8004986:	bf00      	nop
 8004988:	3710      	adds	r7, #16
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
	...

08004990 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b086      	sub	sp, #24
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004998:	4b2c      	ldr	r3, [pc, #176]	; (8004a4c <SPI_CloseTx_ISR+0xbc>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a2c      	ldr	r2, [pc, #176]	; (8004a50 <SPI_CloseTx_ISR+0xc0>)
 800499e:	fba2 2303 	umull	r2, r3, r2, r3
 80049a2:	0a5b      	lsrs	r3, r3, #9
 80049a4:	2264      	movs	r2, #100	; 0x64
 80049a6:	fb02 f303 	mul.w	r3, r2, r3
 80049aa:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049ac:	f7fe f8aa 	bl	8002b04 <HAL_GetTick>
 80049b0:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d106      	bne.n	80049c6 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049bc:	f043 0220 	orr.w	r2, r3, #32
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80049c4:	e009      	b.n	80049da <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	3b01      	subs	r3, #1
 80049ca:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0eb      	beq.n	80049b2 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80049e8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80049ea:	697a      	ldr	r2, [r7, #20]
 80049ec:	2164      	movs	r1, #100	; 0x64
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f7ff fed8 	bl	80047a4 <SPI_EndRxTxTransaction>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d005      	beq.n	8004a06 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fe:	f043 0220 	orr.w	r2, r3, #32
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d10a      	bne.n	8004a24 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a0e:	2300      	movs	r3, #0
 8004a10:	60fb      	str	r3, [r7, #12]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	60fb      	str	r3, [r7, #12]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	60fb      	str	r3, [r7, #12]
 8004a22:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d003      	beq.n	8004a3c <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f7ff fba5 	bl	8004184 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8004a3a:	e002      	b.n	8004a42 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f7ff fb8d 	bl	800415c <HAL_SPI_TxCpltCallback>
}
 8004a42:	bf00      	nop
 8004a44:	3718      	adds	r7, #24
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	20000004 	.word	0x20000004
 8004a50:	057619f1 	.word	0x057619f1

08004a54 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b085      	sub	sp, #20
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004a5c:	4b1d      	ldr	r3, [pc, #116]	; (8004ad4 <SPI_AbortRx_ISR+0x80>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a1d      	ldr	r2, [pc, #116]	; (8004ad8 <SPI_AbortRx_ISR+0x84>)
 8004a62:	fba2 2303 	umull	r2, r3, r2, r3
 8004a66:	0a5b      	lsrs	r3, r3, #9
 8004a68:	2264      	movs	r2, #100	; 0x64
 8004a6a:	fb02 f303 	mul.w	r3, r2, r3
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d106      	bne.n	8004a84 <SPI_AbortRx_ISR+0x30>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a7a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004a82:	e009      	b.n	8004a98 <SPI_AbortRx_ISR+0x44>
    }
    count--;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	3b01      	subs	r3, #1
 8004a88:	60fb      	str	r3, [r7, #12]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d0eb      	beq.n	8004a70 <SPI_AbortRx_ISR+0x1c>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004aa6:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ab6:	605a      	str	r2, [r3, #4]

  /* Read CRC to flush Data Register */
  READ_REG(hspi->Instance->DR);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68db      	ldr	r3, [r3, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2207      	movs	r2, #7
 8004ac2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 8004ac6:	bf00      	nop
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	20000004 	.word	0x20000004
 8004ad8:	057619f1 	.word	0x057619f1

08004adc <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685a      	ldr	r2, [r3, #4]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004af2:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b02:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2207      	movs	r2, #7
 8004b08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 8004b0c:	bf00      	nop
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e01d      	b.n	8004b66 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d106      	bne.n	8004b44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f7fd fed8 	bl	80028f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2202      	movs	r2, #2
 8004b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	3304      	adds	r3, #4
 8004b54:	4619      	mov	r1, r3
 8004b56:	4610      	mov	r0, r2
 8004b58:	f000 fd1e 	bl	8005598 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3708      	adds	r7, #8
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}

08004b6e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b085      	sub	sp, #20
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68da      	ldr	r2, [r3, #12]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f042 0201 	orr.w	r2, r2, #1
 8004b84:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f003 0307 	and.w	r3, r3, #7
 8004b90:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2b06      	cmp	r3, #6
 8004b96:	d007      	beq.n	8004ba8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f042 0201 	orr.w	r2, r2, #1
 8004ba6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3714      	adds	r7, #20
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr

08004bb6 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b083      	sub	sp, #12
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68da      	ldr	r2, [r3, #12]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 0201 	bic.w	r2, r2, #1
 8004bcc:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6a1a      	ldr	r2, [r3, #32]
 8004bd4:	f241 1311 	movw	r3, #4369	; 0x1111
 8004bd8:	4013      	ands	r3, r2
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10f      	bne.n	8004bfe <HAL_TIM_Base_Stop_IT+0x48>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	6a1a      	ldr	r2, [r3, #32]
 8004be4:	f240 4344 	movw	r3, #1092	; 0x444
 8004be8:	4013      	ands	r3, r2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d107      	bne.n	8004bfe <HAL_TIM_Base_Stop_IT+0x48>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f022 0201 	bic.w	r2, r2, #1
 8004bfc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d101      	bne.n	8004c1e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e01d      	b.n	8004c5a <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d106      	bne.n	8004c38 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 f815 	bl	8004c62 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	3304      	adds	r3, #4
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4610      	mov	r0, r2
 8004c4c:	f000 fca4 	bl	8005598 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3708      	adds	r7, #8
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}

08004c62 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004c62:	b480      	push	{r7}
 8004c64:	b083      	sub	sp, #12
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004c6a:	bf00      	nop
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b082      	sub	sp, #8
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d101      	bne.n	8004c88 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e01d      	b.n	8004cc4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d106      	bne.n	8004ca2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f000 f815 	bl	8004ccc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2202      	movs	r2, #2
 8004ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	3304      	adds	r3, #4
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	4610      	mov	r0, r2
 8004cb6:	f000 fc6f 	bl	8005598 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3708      	adds	r7, #8
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004cd4:	bf00      	nop
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	6839      	ldr	r1, [r7, #0]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 ff3a 	bl	8005b6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a15      	ldr	r2, [pc, #84]	; (8004d54 <HAL_TIM_PWM_Start+0x74>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d004      	beq.n	8004d0c <HAL_TIM_PWM_Start+0x2c>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a14      	ldr	r2, [pc, #80]	; (8004d58 <HAL_TIM_PWM_Start+0x78>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d101      	bne.n	8004d10 <HAL_TIM_PWM_Start+0x30>
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e000      	b.n	8004d12 <HAL_TIM_PWM_Start+0x32>
 8004d10:	2300      	movs	r3, #0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d007      	beq.n	8004d26 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d24:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f003 0307 	and.w	r3, r3, #7
 8004d30:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2b06      	cmp	r3, #6
 8004d36:	d007      	beq.n	8004d48 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0201 	orr.w	r2, r2, #1
 8004d46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	40010000 	.word	0x40010000
 8004d58:	40010400 	.word	0x40010400

08004d5c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d101      	bne.n	8004d70 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e083      	b.n	8004e78 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d106      	bne.n	8004d8a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f7fd fd27 	bl	80027d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2202      	movs	r2, #2
 8004d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	6812      	ldr	r2, [r2, #0]
 8004d9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004da0:	f023 0307 	bic.w	r3, r3, #7
 8004da4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	3304      	adds	r3, #4
 8004dae:	4619      	mov	r1, r3
 8004db0:	4610      	mov	r0, r2
 8004db2:	f000 fbf1 	bl	8005598 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	6a1b      	ldr	r3, [r3, #32]
 8004dcc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dde:	f023 0303 	bic.w	r3, r3, #3
 8004de2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	689a      	ldr	r2, [r3, #8]
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	699b      	ldr	r3, [r3, #24]
 8004dec:	021b      	lsls	r3, r3, #8
 8004dee:	4313      	orrs	r3, r2
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004dfc:	f023 030c 	bic.w	r3, r3, #12
 8004e00:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	69db      	ldr	r3, [r3, #28]
 8004e16:	021b      	lsls	r3, r3, #8
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	011a      	lsls	r2, r3, #4
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	6a1b      	ldr	r3, [r3, #32]
 8004e2a:	031b      	lsls	r3, r3, #12
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	693a      	ldr	r2, [r7, #16]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004e3a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004e42:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685a      	ldr	r2, [r3, #4]
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	011b      	lsls	r3, r3, #4
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	693a      	ldr	r2, [r7, #16]
 8004e64:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2201      	movs	r2, #1
 8004e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3718      	adds	r7, #24
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d002      	beq.n	8004e96 <HAL_TIM_Encoder_Start+0x16>
 8004e90:	2b04      	cmp	r3, #4
 8004e92:	d008      	beq.n	8004ea6 <HAL_TIM_Encoder_Start+0x26>
 8004e94:	e00f      	b.n	8004eb6 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	2100      	movs	r1, #0
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 fe64 	bl	8005b6c <TIM_CCxChannelCmd>
      break;
 8004ea4:	e016      	b.n	8004ed4 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	2104      	movs	r1, #4
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f000 fe5c 	bl	8005b6c <TIM_CCxChannelCmd>
      break;
 8004eb4:	e00e      	b.n	8004ed4 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f000 fe54 	bl	8005b6c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	2104      	movs	r1, #4
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f000 fe4d 	bl	8005b6c <TIM_CCxChannelCmd>
      break;
 8004ed2:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f042 0201 	orr.w	r2, r2, #1
 8004ee2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b082      	sub	sp, #8
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
 8004ef6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d002      	beq.n	8004f04 <HAL_TIM_Encoder_Stop+0x16>
 8004efe:	2b04      	cmp	r3, #4
 8004f00:	d008      	beq.n	8004f14 <HAL_TIM_Encoder_Stop+0x26>
 8004f02:	e00f      	b.n	8004f24 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	2100      	movs	r1, #0
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f000 fe2d 	bl	8005b6c <TIM_CCxChannelCmd>
      break;
 8004f12:	e016      	b.n	8004f42 <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	2104      	movs	r1, #4
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 fe25 	bl	8005b6c <TIM_CCxChannelCmd>
      break;
 8004f22:	e00e      	b.n	8004f42 <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	2100      	movs	r1, #0
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f000 fe1d 	bl	8005b6c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2200      	movs	r2, #0
 8004f38:	2104      	movs	r1, #4
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f000 fe16 	bl	8005b6c <TIM_CCxChannelCmd>
      break;
 8004f40:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	6a1a      	ldr	r2, [r3, #32]
 8004f48:	f241 1311 	movw	r3, #4369	; 0x1111
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10f      	bne.n	8004f72 <HAL_TIM_Encoder_Stop+0x84>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	6a1a      	ldr	r2, [r3, #32]
 8004f58:	f240 4344 	movw	r3, #1092	; 0x444
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d107      	bne.n	8004f72 <HAL_TIM_Encoder_Stop+0x84>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f022 0201 	bic.w	r2, r2, #1
 8004f70:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3708      	adds	r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f003 0302 	and.w	r3, r3, #2
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d122      	bne.n	8004fd8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d11b      	bne.n	8004fd8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f06f 0202 	mvn.w	r2, #2
 8004fa8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	f003 0303 	and.w	r3, r3, #3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d003      	beq.n	8004fc6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 facb 	bl	800555a <HAL_TIM_IC_CaptureCallback>
 8004fc4:	e005      	b.n	8004fd2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 fabd 	bl	8005546 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 face 	bl	800556e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	f003 0304 	and.w	r3, r3, #4
 8004fe2:	2b04      	cmp	r3, #4
 8004fe4:	d122      	bne.n	800502c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	f003 0304 	and.w	r3, r3, #4
 8004ff0:	2b04      	cmp	r3, #4
 8004ff2:	d11b      	bne.n	800502c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f06f 0204 	mvn.w	r2, #4
 8004ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2202      	movs	r2, #2
 8005002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 faa1 	bl	800555a <HAL_TIM_IC_CaptureCallback>
 8005018:	e005      	b.n	8005026 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 fa93 	bl	8005546 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 faa4 	bl	800556e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	2b08      	cmp	r3, #8
 8005038:	d122      	bne.n	8005080 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	f003 0308 	and.w	r3, r3, #8
 8005044:	2b08      	cmp	r3, #8
 8005046:	d11b      	bne.n	8005080 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f06f 0208 	mvn.w	r2, #8
 8005050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2204      	movs	r2, #4
 8005056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	f003 0303 	and.w	r3, r3, #3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d003      	beq.n	800506e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 fa77 	bl	800555a <HAL_TIM_IC_CaptureCallback>
 800506c:	e005      	b.n	800507a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 fa69 	bl	8005546 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f000 fa7a 	bl	800556e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	f003 0310 	and.w	r3, r3, #16
 800508a:	2b10      	cmp	r3, #16
 800508c:	d122      	bne.n	80050d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	f003 0310 	and.w	r3, r3, #16
 8005098:	2b10      	cmp	r3, #16
 800509a:	d11b      	bne.n	80050d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f06f 0210 	mvn.w	r2, #16
 80050a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2208      	movs	r2, #8
 80050aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d003      	beq.n	80050c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 fa4d 	bl	800555a <HAL_TIM_IC_CaptureCallback>
 80050c0:	e005      	b.n	80050ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 fa3f 	bl	8005546 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f000 fa50 	bl	800556e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	f003 0301 	and.w	r3, r3, #1
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d10e      	bne.n	8005100 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d107      	bne.n	8005100 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f06f 0201 	mvn.w	r2, #1
 80050f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7fc fdcc 	bl	8001c98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800510a:	2b80      	cmp	r3, #128	; 0x80
 800510c:	d10e      	bne.n	800512c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005118:	2b80      	cmp	r3, #128	; 0x80
 800511a:	d107      	bne.n	800512c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 fdcc 	bl	8005cc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005136:	2b40      	cmp	r3, #64	; 0x40
 8005138:	d10e      	bne.n	8005158 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005144:	2b40      	cmp	r3, #64	; 0x40
 8005146:	d107      	bne.n	8005158 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 fa15 	bl	8005582 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	f003 0320 	and.w	r3, r3, #32
 8005162:	2b20      	cmp	r3, #32
 8005164:	d10e      	bne.n	8005184 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	f003 0320 	and.w	r3, r3, #32
 8005170:	2b20      	cmp	r3, #32
 8005172:	d107      	bne.n	8005184 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f06f 0220 	mvn.w	r2, #32
 800517c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 fd96 	bl	8005cb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005184:	bf00      	nop
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d101      	bne.n	80051a6 <HAL_TIM_OC_ConfigChannel+0x1a>
 80051a2:	2302      	movs	r3, #2
 80051a4:	e04e      	b.n	8005244 <HAL_TIM_OC_ConfigChannel+0xb8>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2201      	movs	r2, #1
 80051aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2202      	movs	r2, #2
 80051b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b0c      	cmp	r3, #12
 80051ba:	d839      	bhi.n	8005230 <HAL_TIM_OC_ConfigChannel+0xa4>
 80051bc:	a201      	add	r2, pc, #4	; (adr r2, 80051c4 <HAL_TIM_OC_ConfigChannel+0x38>)
 80051be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c2:	bf00      	nop
 80051c4:	080051f9 	.word	0x080051f9
 80051c8:	08005231 	.word	0x08005231
 80051cc:	08005231 	.word	0x08005231
 80051d0:	08005231 	.word	0x08005231
 80051d4:	08005207 	.word	0x08005207
 80051d8:	08005231 	.word	0x08005231
 80051dc:	08005231 	.word	0x08005231
 80051e0:	08005231 	.word	0x08005231
 80051e4:	08005215 	.word	0x08005215
 80051e8:	08005231 	.word	0x08005231
 80051ec:	08005231 	.word	0x08005231
 80051f0:	08005231 	.word	0x08005231
 80051f4:	08005223 	.word	0x08005223
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	68b9      	ldr	r1, [r7, #8]
 80051fe:	4618      	mov	r0, r3
 8005200:	f000 fa6a 	bl	80056d8 <TIM_OC1_SetConfig>
      break;
 8005204:	e015      	b.n	8005232 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68b9      	ldr	r1, [r7, #8]
 800520c:	4618      	mov	r0, r3
 800520e:	f000 fad3 	bl	80057b8 <TIM_OC2_SetConfig>
      break;
 8005212:	e00e      	b.n	8005232 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68b9      	ldr	r1, [r7, #8]
 800521a:	4618      	mov	r0, r3
 800521c:	f000 fb42 	bl	80058a4 <TIM_OC3_SetConfig>
      break;
 8005220:	e007      	b.n	8005232 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68b9      	ldr	r1, [r7, #8]
 8005228:	4618      	mov	r0, r3
 800522a:	f000 fbaf 	bl	800598c <TIM_OC4_SetConfig>
      break;
 800522e:	e000      	b.n	8005232 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8005230:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3710      	adds	r7, #16
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800525e:	2b01      	cmp	r3, #1
 8005260:	d101      	bne.n	8005266 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005262:	2302      	movs	r3, #2
 8005264:	e0b4      	b.n	80053d0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2202      	movs	r2, #2
 8005272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2b0c      	cmp	r3, #12
 800527a:	f200 809f 	bhi.w	80053bc <HAL_TIM_PWM_ConfigChannel+0x170>
 800527e:	a201      	add	r2, pc, #4	; (adr r2, 8005284 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005284:	080052b9 	.word	0x080052b9
 8005288:	080053bd 	.word	0x080053bd
 800528c:	080053bd 	.word	0x080053bd
 8005290:	080053bd 	.word	0x080053bd
 8005294:	080052f9 	.word	0x080052f9
 8005298:	080053bd 	.word	0x080053bd
 800529c:	080053bd 	.word	0x080053bd
 80052a0:	080053bd 	.word	0x080053bd
 80052a4:	0800533b 	.word	0x0800533b
 80052a8:	080053bd 	.word	0x080053bd
 80052ac:	080053bd 	.word	0x080053bd
 80052b0:	080053bd 	.word	0x080053bd
 80052b4:	0800537b 	.word	0x0800537b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68b9      	ldr	r1, [r7, #8]
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 fa0a 	bl	80056d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	699a      	ldr	r2, [r3, #24]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f042 0208 	orr.w	r2, r2, #8
 80052d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	699a      	ldr	r2, [r3, #24]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f022 0204 	bic.w	r2, r2, #4
 80052e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6999      	ldr	r1, [r3, #24]
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	691a      	ldr	r2, [r3, #16]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	430a      	orrs	r2, r1
 80052f4:	619a      	str	r2, [r3, #24]
      break;
 80052f6:	e062      	b.n	80053be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68b9      	ldr	r1, [r7, #8]
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fa5a 	bl	80057b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	699a      	ldr	r2, [r3, #24]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005312:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	699a      	ldr	r2, [r3, #24]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005322:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6999      	ldr	r1, [r3, #24]
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	021a      	lsls	r2, r3, #8
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	430a      	orrs	r2, r1
 8005336:	619a      	str	r2, [r3, #24]
      break;
 8005338:	e041      	b.n	80053be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68b9      	ldr	r1, [r7, #8]
 8005340:	4618      	mov	r0, r3
 8005342:	f000 faaf 	bl	80058a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	69da      	ldr	r2, [r3, #28]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f042 0208 	orr.w	r2, r2, #8
 8005354:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	69da      	ldr	r2, [r3, #28]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f022 0204 	bic.w	r2, r2, #4
 8005364:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	69d9      	ldr	r1, [r3, #28]
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	691a      	ldr	r2, [r3, #16]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	430a      	orrs	r2, r1
 8005376:	61da      	str	r2, [r3, #28]
      break;
 8005378:	e021      	b.n	80053be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68b9      	ldr	r1, [r7, #8]
 8005380:	4618      	mov	r0, r3
 8005382:	f000 fb03 	bl	800598c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	69da      	ldr	r2, [r3, #28]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005394:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	69da      	ldr	r2, [r3, #28]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	69d9      	ldr	r1, [r3, #28]
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	021a      	lsls	r2, r3, #8
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	61da      	str	r2, [r3, #28]
      break;
 80053ba:	e000      	b.n	80053be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80053bc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2201      	movs	r2, #1
 80053c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3710      	adds	r7, #16
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d101      	bne.n	80053f0 <HAL_TIM_ConfigClockSource+0x18>
 80053ec:	2302      	movs	r3, #2
 80053ee:	e0a6      	b.n	800553e <HAL_TIM_ConfigClockSource+0x166>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800540e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005416:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2b40      	cmp	r3, #64	; 0x40
 8005426:	d067      	beq.n	80054f8 <HAL_TIM_ConfigClockSource+0x120>
 8005428:	2b40      	cmp	r3, #64	; 0x40
 800542a:	d80b      	bhi.n	8005444 <HAL_TIM_ConfigClockSource+0x6c>
 800542c:	2b10      	cmp	r3, #16
 800542e:	d073      	beq.n	8005518 <HAL_TIM_ConfigClockSource+0x140>
 8005430:	2b10      	cmp	r3, #16
 8005432:	d802      	bhi.n	800543a <HAL_TIM_ConfigClockSource+0x62>
 8005434:	2b00      	cmp	r3, #0
 8005436:	d06f      	beq.n	8005518 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005438:	e078      	b.n	800552c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800543a:	2b20      	cmp	r3, #32
 800543c:	d06c      	beq.n	8005518 <HAL_TIM_ConfigClockSource+0x140>
 800543e:	2b30      	cmp	r3, #48	; 0x30
 8005440:	d06a      	beq.n	8005518 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005442:	e073      	b.n	800552c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005444:	2b70      	cmp	r3, #112	; 0x70
 8005446:	d00d      	beq.n	8005464 <HAL_TIM_ConfigClockSource+0x8c>
 8005448:	2b70      	cmp	r3, #112	; 0x70
 800544a:	d804      	bhi.n	8005456 <HAL_TIM_ConfigClockSource+0x7e>
 800544c:	2b50      	cmp	r3, #80	; 0x50
 800544e:	d033      	beq.n	80054b8 <HAL_TIM_ConfigClockSource+0xe0>
 8005450:	2b60      	cmp	r3, #96	; 0x60
 8005452:	d041      	beq.n	80054d8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005454:	e06a      	b.n	800552c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005456:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800545a:	d066      	beq.n	800552a <HAL_TIM_ConfigClockSource+0x152>
 800545c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005460:	d017      	beq.n	8005492 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005462:	e063      	b.n	800552c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6818      	ldr	r0, [r3, #0]
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	6899      	ldr	r1, [r3, #8]
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	f000 fb5a 	bl	8005b2c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005486:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	609a      	str	r2, [r3, #8]
      break;
 8005490:	e04c      	b.n	800552c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6818      	ldr	r0, [r3, #0]
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	6899      	ldr	r1, [r3, #8]
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	685a      	ldr	r2, [r3, #4]
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	f000 fb43 	bl	8005b2c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689a      	ldr	r2, [r3, #8]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054b4:	609a      	str	r2, [r3, #8]
      break;
 80054b6:	e039      	b.n	800552c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6818      	ldr	r0, [r3, #0]
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	6859      	ldr	r1, [r3, #4]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	461a      	mov	r2, r3
 80054c6:	f000 fab7 	bl	8005a38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2150      	movs	r1, #80	; 0x50
 80054d0:	4618      	mov	r0, r3
 80054d2:	f000 fb10 	bl	8005af6 <TIM_ITRx_SetConfig>
      break;
 80054d6:	e029      	b.n	800552c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6818      	ldr	r0, [r3, #0]
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	6859      	ldr	r1, [r3, #4]
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	461a      	mov	r2, r3
 80054e6:	f000 fad6 	bl	8005a96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	2160      	movs	r1, #96	; 0x60
 80054f0:	4618      	mov	r0, r3
 80054f2:	f000 fb00 	bl	8005af6 <TIM_ITRx_SetConfig>
      break;
 80054f6:	e019      	b.n	800552c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6818      	ldr	r0, [r3, #0]
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	6859      	ldr	r1, [r3, #4]
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	68db      	ldr	r3, [r3, #12]
 8005504:	461a      	mov	r2, r3
 8005506:	f000 fa97 	bl	8005a38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2140      	movs	r1, #64	; 0x40
 8005510:	4618      	mov	r0, r3
 8005512:	f000 faf0 	bl	8005af6 <TIM_ITRx_SetConfig>
      break;
 8005516:	e009      	b.n	800552c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4619      	mov	r1, r3
 8005522:	4610      	mov	r0, r2
 8005524:	f000 fae7 	bl	8005af6 <TIM_ITRx_SetConfig>
      break;
 8005528:	e000      	b.n	800552c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800552a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005546:	b480      	push	{r7}
 8005548:	b083      	sub	sp, #12
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800554e:	bf00      	nop
 8005550:	370c      	adds	r7, #12
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr

0800555a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800555a:	b480      	push	{r7}
 800555c:	b083      	sub	sp, #12
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005562:	bf00      	nop
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr

0800556e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800556e:	b480      	push	{r7}
 8005570:	b083      	sub	sp, #12
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005576:	bf00      	nop
 8005578:	370c      	adds	r7, #12
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr

08005582 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005582:	b480      	push	{r7}
 8005584:	b083      	sub	sp, #12
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800558a:	bf00      	nop
 800558c:	370c      	adds	r7, #12
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
	...

08005598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a40      	ldr	r2, [pc, #256]	; (80056ac <TIM_Base_SetConfig+0x114>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d013      	beq.n	80055d8 <TIM_Base_SetConfig+0x40>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055b6:	d00f      	beq.n	80055d8 <TIM_Base_SetConfig+0x40>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a3d      	ldr	r2, [pc, #244]	; (80056b0 <TIM_Base_SetConfig+0x118>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d00b      	beq.n	80055d8 <TIM_Base_SetConfig+0x40>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a3c      	ldr	r2, [pc, #240]	; (80056b4 <TIM_Base_SetConfig+0x11c>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d007      	beq.n	80055d8 <TIM_Base_SetConfig+0x40>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a3b      	ldr	r2, [pc, #236]	; (80056b8 <TIM_Base_SetConfig+0x120>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d003      	beq.n	80055d8 <TIM_Base_SetConfig+0x40>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a3a      	ldr	r2, [pc, #232]	; (80056bc <TIM_Base_SetConfig+0x124>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d108      	bne.n	80055ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a2f      	ldr	r2, [pc, #188]	; (80056ac <TIM_Base_SetConfig+0x114>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d02b      	beq.n	800564a <TIM_Base_SetConfig+0xb2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055f8:	d027      	beq.n	800564a <TIM_Base_SetConfig+0xb2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a2c      	ldr	r2, [pc, #176]	; (80056b0 <TIM_Base_SetConfig+0x118>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d023      	beq.n	800564a <TIM_Base_SetConfig+0xb2>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a2b      	ldr	r2, [pc, #172]	; (80056b4 <TIM_Base_SetConfig+0x11c>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d01f      	beq.n	800564a <TIM_Base_SetConfig+0xb2>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a2a      	ldr	r2, [pc, #168]	; (80056b8 <TIM_Base_SetConfig+0x120>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d01b      	beq.n	800564a <TIM_Base_SetConfig+0xb2>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a29      	ldr	r2, [pc, #164]	; (80056bc <TIM_Base_SetConfig+0x124>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d017      	beq.n	800564a <TIM_Base_SetConfig+0xb2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a28      	ldr	r2, [pc, #160]	; (80056c0 <TIM_Base_SetConfig+0x128>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d013      	beq.n	800564a <TIM_Base_SetConfig+0xb2>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a27      	ldr	r2, [pc, #156]	; (80056c4 <TIM_Base_SetConfig+0x12c>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d00f      	beq.n	800564a <TIM_Base_SetConfig+0xb2>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a26      	ldr	r2, [pc, #152]	; (80056c8 <TIM_Base_SetConfig+0x130>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d00b      	beq.n	800564a <TIM_Base_SetConfig+0xb2>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a25      	ldr	r2, [pc, #148]	; (80056cc <TIM_Base_SetConfig+0x134>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d007      	beq.n	800564a <TIM_Base_SetConfig+0xb2>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a24      	ldr	r2, [pc, #144]	; (80056d0 <TIM_Base_SetConfig+0x138>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d003      	beq.n	800564a <TIM_Base_SetConfig+0xb2>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a23      	ldr	r2, [pc, #140]	; (80056d4 <TIM_Base_SetConfig+0x13c>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d108      	bne.n	800565c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005650:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	4313      	orrs	r3, r2
 800565a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	4313      	orrs	r3, r2
 8005668:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	68fa      	ldr	r2, [r7, #12]
 800566e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	689a      	ldr	r2, [r3, #8]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a0a      	ldr	r2, [pc, #40]	; (80056ac <TIM_Base_SetConfig+0x114>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d003      	beq.n	8005690 <TIM_Base_SetConfig+0xf8>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a0c      	ldr	r2, [pc, #48]	; (80056bc <TIM_Base_SetConfig+0x124>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d103      	bne.n	8005698 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	691a      	ldr	r2, [r3, #16]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	615a      	str	r2, [r3, #20]
}
 800569e:	bf00      	nop
 80056a0:	3714      	adds	r7, #20
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	40010000 	.word	0x40010000
 80056b0:	40000400 	.word	0x40000400
 80056b4:	40000800 	.word	0x40000800
 80056b8:	40000c00 	.word	0x40000c00
 80056bc:	40010400 	.word	0x40010400
 80056c0:	40014000 	.word	0x40014000
 80056c4:	40014400 	.word	0x40014400
 80056c8:	40014800 	.word	0x40014800
 80056cc:	40001800 	.word	0x40001800
 80056d0:	40001c00 	.word	0x40001c00
 80056d4:	40002000 	.word	0x40002000

080056d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056d8:	b480      	push	{r7}
 80056da:	b087      	sub	sp, #28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	f023 0201 	bic.w	r2, r3, #1
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
 80056f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	699b      	ldr	r3, [r3, #24]
 80056fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005706:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f023 0303 	bic.w	r3, r3, #3
 800570e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	68fa      	ldr	r2, [r7, #12]
 8005716:	4313      	orrs	r3, r2
 8005718:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	f023 0302 	bic.w	r3, r3, #2
 8005720:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	4313      	orrs	r3, r2
 800572a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a20      	ldr	r2, [pc, #128]	; (80057b0 <TIM_OC1_SetConfig+0xd8>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d003      	beq.n	800573c <TIM_OC1_SetConfig+0x64>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a1f      	ldr	r2, [pc, #124]	; (80057b4 <TIM_OC1_SetConfig+0xdc>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d10c      	bne.n	8005756 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	f023 0308 	bic.w	r3, r3, #8
 8005742:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	4313      	orrs	r3, r2
 800574c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	f023 0304 	bic.w	r3, r3, #4
 8005754:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a15      	ldr	r2, [pc, #84]	; (80057b0 <TIM_OC1_SetConfig+0xd8>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d003      	beq.n	8005766 <TIM_OC1_SetConfig+0x8e>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a14      	ldr	r2, [pc, #80]	; (80057b4 <TIM_OC1_SetConfig+0xdc>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d111      	bne.n	800578a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800576c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	695b      	ldr	r3, [r3, #20]
 800577a:	693a      	ldr	r2, [r7, #16]
 800577c:	4313      	orrs	r3, r2
 800577e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	699b      	ldr	r3, [r3, #24]
 8005784:	693a      	ldr	r2, [r7, #16]
 8005786:	4313      	orrs	r3, r2
 8005788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	693a      	ldr	r2, [r7, #16]
 800578e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	685a      	ldr	r2, [r3, #4]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	697a      	ldr	r2, [r7, #20]
 80057a2:	621a      	str	r2, [r3, #32]
}
 80057a4:	bf00      	nop
 80057a6:	371c      	adds	r7, #28
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr
 80057b0:	40010000 	.word	0x40010000
 80057b4:	40010400 	.word	0x40010400

080057b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b087      	sub	sp, #28
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a1b      	ldr	r3, [r3, #32]
 80057c6:	f023 0210 	bic.w	r2, r3, #16
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a1b      	ldr	r3, [r3, #32]
 80057d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	021b      	lsls	r3, r3, #8
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	f023 0320 	bic.w	r3, r3, #32
 8005802:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	011b      	lsls	r3, r3, #4
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	4313      	orrs	r3, r2
 800580e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a22      	ldr	r2, [pc, #136]	; (800589c <TIM_OC2_SetConfig+0xe4>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d003      	beq.n	8005820 <TIM_OC2_SetConfig+0x68>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a21      	ldr	r2, [pc, #132]	; (80058a0 <TIM_OC2_SetConfig+0xe8>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d10d      	bne.n	800583c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005826:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	011b      	lsls	r3, r3, #4
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	4313      	orrs	r3, r2
 8005832:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800583a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a17      	ldr	r2, [pc, #92]	; (800589c <TIM_OC2_SetConfig+0xe4>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d003      	beq.n	800584c <TIM_OC2_SetConfig+0x94>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a16      	ldr	r2, [pc, #88]	; (80058a0 <TIM_OC2_SetConfig+0xe8>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d113      	bne.n	8005874 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005852:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800585a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	695b      	ldr	r3, [r3, #20]
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	693a      	ldr	r2, [r7, #16]
 8005864:	4313      	orrs	r3, r2
 8005866:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	4313      	orrs	r3, r2
 8005872:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	693a      	ldr	r2, [r7, #16]
 8005878:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	621a      	str	r2, [r3, #32]
}
 800588e:	bf00      	nop
 8005890:	371c      	adds	r7, #28
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	40010000 	.word	0x40010000
 80058a0:	40010400 	.word	0x40010400

080058a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a1b      	ldr	r3, [r3, #32]
 80058be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	69db      	ldr	r3, [r3, #28]
 80058ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f023 0303 	bic.w	r3, r3, #3
 80058da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80058ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	021b      	lsls	r3, r3, #8
 80058f4:	697a      	ldr	r2, [r7, #20]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a21      	ldr	r2, [pc, #132]	; (8005984 <TIM_OC3_SetConfig+0xe0>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d003      	beq.n	800590a <TIM_OC3_SetConfig+0x66>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a20      	ldr	r2, [pc, #128]	; (8005988 <TIM_OC3_SetConfig+0xe4>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d10d      	bne.n	8005926 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005910:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	021b      	lsls	r3, r3, #8
 8005918:	697a      	ldr	r2, [r7, #20]
 800591a:	4313      	orrs	r3, r2
 800591c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005924:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a16      	ldr	r2, [pc, #88]	; (8005984 <TIM_OC3_SetConfig+0xe0>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d003      	beq.n	8005936 <TIM_OC3_SetConfig+0x92>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a15      	ldr	r2, [pc, #84]	; (8005988 <TIM_OC3_SetConfig+0xe4>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d113      	bne.n	800595e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800593c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005944:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	011b      	lsls	r3, r3, #4
 800594c:	693a      	ldr	r2, [r7, #16]
 800594e:	4313      	orrs	r3, r2
 8005950:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	011b      	lsls	r3, r3, #4
 8005958:	693a      	ldr	r2, [r7, #16]
 800595a:	4313      	orrs	r3, r2
 800595c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	621a      	str	r2, [r3, #32]
}
 8005978:	bf00      	nop
 800597a:	371c      	adds	r7, #28
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr
 8005984:	40010000 	.word	0x40010000
 8005988:	40010400 	.word	0x40010400

0800598c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800598c:	b480      	push	{r7}
 800598e:	b087      	sub	sp, #28
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	69db      	ldr	r3, [r3, #28]
 80059b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	021b      	lsls	r3, r3, #8
 80059ca:	68fa      	ldr	r2, [r7, #12]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80059d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	031b      	lsls	r3, r3, #12
 80059de:	693a      	ldr	r2, [r7, #16]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a12      	ldr	r2, [pc, #72]	; (8005a30 <TIM_OC4_SetConfig+0xa4>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d003      	beq.n	80059f4 <TIM_OC4_SetConfig+0x68>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a11      	ldr	r2, [pc, #68]	; (8005a34 <TIM_OC4_SetConfig+0xa8>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d109      	bne.n	8005a08 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80059fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	695b      	ldr	r3, [r3, #20]
 8005a00:	019b      	lsls	r3, r3, #6
 8005a02:	697a      	ldr	r2, [r7, #20]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	697a      	ldr	r2, [r7, #20]
 8005a0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	621a      	str	r2, [r3, #32]
}
 8005a22:	bf00      	nop
 8005a24:	371c      	adds	r7, #28
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40010000 	.word	0x40010000
 8005a34:	40010400 	.word	0x40010400

08005a38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b087      	sub	sp, #28
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	60b9      	str	r1, [r7, #8]
 8005a42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6a1b      	ldr	r3, [r3, #32]
 8005a48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6a1b      	ldr	r3, [r3, #32]
 8005a4e:	f023 0201 	bic.w	r2, r3, #1
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	699b      	ldr	r3, [r3, #24]
 8005a5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	011b      	lsls	r3, r3, #4
 8005a68:	693a      	ldr	r2, [r7, #16]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	f023 030a 	bic.w	r3, r3, #10
 8005a74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a76:	697a      	ldr	r2, [r7, #20]
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	621a      	str	r2, [r3, #32]
}
 8005a8a:	bf00      	nop
 8005a8c:	371c      	adds	r7, #28
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr

08005a96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a96:	b480      	push	{r7}
 8005a98:	b087      	sub	sp, #28
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	60f8      	str	r0, [r7, #12]
 8005a9e:	60b9      	str	r1, [r7, #8]
 8005aa0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6a1b      	ldr	r3, [r3, #32]
 8005aa6:	f023 0210 	bic.w	r2, r3, #16
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	699b      	ldr	r3, [r3, #24]
 8005ab2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6a1b      	ldr	r3, [r3, #32]
 8005ab8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ac0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	031b      	lsls	r3, r3, #12
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ad2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	011b      	lsls	r3, r3, #4
 8005ad8:	693a      	ldr	r2, [r7, #16]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	697a      	ldr	r2, [r7, #20]
 8005ae2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	693a      	ldr	r2, [r7, #16]
 8005ae8:	621a      	str	r2, [r3, #32]
}
 8005aea:	bf00      	nop
 8005aec:	371c      	adds	r7, #28
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr

08005af6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005af6:	b480      	push	{r7}
 8005af8:	b085      	sub	sp, #20
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
 8005afe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b0e:	683a      	ldr	r2, [r7, #0]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	f043 0307 	orr.w	r3, r3, #7
 8005b18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	609a      	str	r2, [r3, #8]
}
 8005b20:	bf00      	nop
 8005b22:	3714      	adds	r7, #20
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b087      	sub	sp, #28
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	607a      	str	r2, [r7, #4]
 8005b38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	021a      	lsls	r2, r3, #8
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	431a      	orrs	r2, r3
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	697a      	ldr	r2, [r7, #20]
 8005b5e:	609a      	str	r2, [r3, #8]
}
 8005b60:	bf00      	nop
 8005b62:	371c      	adds	r7, #28
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b087      	sub	sp, #28
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	f003 031f 	and.w	r3, r3, #31
 8005b7e:	2201      	movs	r2, #1
 8005b80:	fa02 f303 	lsl.w	r3, r2, r3
 8005b84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6a1a      	ldr	r2, [r3, #32]
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	43db      	mvns	r3, r3
 8005b8e:	401a      	ands	r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6a1a      	ldr	r2, [r3, #32]
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f003 031f 	and.w	r3, r3, #31
 8005b9e:	6879      	ldr	r1, [r7, #4]
 8005ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	621a      	str	r2, [r3, #32]
}
 8005baa:	bf00      	nop
 8005bac:	371c      	adds	r7, #28
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
	...

08005bb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b085      	sub	sp, #20
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d101      	bne.n	8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bcc:	2302      	movs	r3, #2
 8005bce:	e05a      	b.n	8005c86 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2202      	movs	r2, #2
 8005bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68fa      	ldr	r2, [r7, #12]
 8005c08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a21      	ldr	r2, [pc, #132]	; (8005c94 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d022      	beq.n	8005c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c1c:	d01d      	beq.n	8005c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a1d      	ldr	r2, [pc, #116]	; (8005c98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d018      	beq.n	8005c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a1b      	ldr	r2, [pc, #108]	; (8005c9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d013      	beq.n	8005c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a1a      	ldr	r2, [pc, #104]	; (8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d00e      	beq.n	8005c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a18      	ldr	r2, [pc, #96]	; (8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d009      	beq.n	8005c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a17      	ldr	r2, [pc, #92]	; (8005ca8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d004      	beq.n	8005c5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a15      	ldr	r2, [pc, #84]	; (8005cac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d10c      	bne.n	8005c74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	68ba      	ldr	r2, [r7, #8]
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	68ba      	ldr	r2, [r7, #8]
 8005c72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c84:	2300      	movs	r3, #0
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3714      	adds	r7, #20
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr
 8005c92:	bf00      	nop
 8005c94:	40010000 	.word	0x40010000
 8005c98:	40000400 	.word	0x40000400
 8005c9c:	40000800 	.word	0x40000800
 8005ca0:	40000c00 	.word	0x40000c00
 8005ca4:	40010400 	.word	0x40010400
 8005ca8:	40014000 	.word	0x40014000
 8005cac:	40001800 	.word	0x40001800

08005cb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cb8:	bf00      	nop
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <__errno>:
 8005cd8:	4b01      	ldr	r3, [pc, #4]	; (8005ce0 <__errno+0x8>)
 8005cda:	6818      	ldr	r0, [r3, #0]
 8005cdc:	4770      	bx	lr
 8005cde:	bf00      	nop
 8005ce0:	20000010 	.word	0x20000010

08005ce4 <__libc_init_array>:
 8005ce4:	b570      	push	{r4, r5, r6, lr}
 8005ce6:	4e0d      	ldr	r6, [pc, #52]	; (8005d1c <__libc_init_array+0x38>)
 8005ce8:	4c0d      	ldr	r4, [pc, #52]	; (8005d20 <__libc_init_array+0x3c>)
 8005cea:	1ba4      	subs	r4, r4, r6
 8005cec:	10a4      	asrs	r4, r4, #2
 8005cee:	2500      	movs	r5, #0
 8005cf0:	42a5      	cmp	r5, r4
 8005cf2:	d109      	bne.n	8005d08 <__libc_init_array+0x24>
 8005cf4:	4e0b      	ldr	r6, [pc, #44]	; (8005d24 <__libc_init_array+0x40>)
 8005cf6:	4c0c      	ldr	r4, [pc, #48]	; (8005d28 <__libc_init_array+0x44>)
 8005cf8:	f002 fe84 	bl	8008a04 <_init>
 8005cfc:	1ba4      	subs	r4, r4, r6
 8005cfe:	10a4      	asrs	r4, r4, #2
 8005d00:	2500      	movs	r5, #0
 8005d02:	42a5      	cmp	r5, r4
 8005d04:	d105      	bne.n	8005d12 <__libc_init_array+0x2e>
 8005d06:	bd70      	pop	{r4, r5, r6, pc}
 8005d08:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d0c:	4798      	blx	r3
 8005d0e:	3501      	adds	r5, #1
 8005d10:	e7ee      	b.n	8005cf0 <__libc_init_array+0xc>
 8005d12:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d16:	4798      	blx	r3
 8005d18:	3501      	adds	r5, #1
 8005d1a:	e7f2      	b.n	8005d02 <__libc_init_array+0x1e>
 8005d1c:	08008cf0 	.word	0x08008cf0
 8005d20:	08008cf0 	.word	0x08008cf0
 8005d24:	08008cf0 	.word	0x08008cf0
 8005d28:	08008cf4 	.word	0x08008cf4

08005d2c <memset>:
 8005d2c:	4402      	add	r2, r0
 8005d2e:	4603      	mov	r3, r0
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d100      	bne.n	8005d36 <memset+0xa>
 8005d34:	4770      	bx	lr
 8005d36:	f803 1b01 	strb.w	r1, [r3], #1
 8005d3a:	e7f9      	b.n	8005d30 <memset+0x4>

08005d3c <sulp>:
 8005d3c:	b570      	push	{r4, r5, r6, lr}
 8005d3e:	4604      	mov	r4, r0
 8005d40:	460d      	mov	r5, r1
 8005d42:	ec45 4b10 	vmov	d0, r4, r5
 8005d46:	4616      	mov	r6, r2
 8005d48:	f001 fc2e 	bl	80075a8 <__ulp>
 8005d4c:	ec51 0b10 	vmov	r0, r1, d0
 8005d50:	b17e      	cbz	r6, 8005d72 <sulp+0x36>
 8005d52:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005d56:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	dd09      	ble.n	8005d72 <sulp+0x36>
 8005d5e:	051b      	lsls	r3, r3, #20
 8005d60:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005d64:	2400      	movs	r4, #0
 8005d66:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005d6a:	4622      	mov	r2, r4
 8005d6c:	462b      	mov	r3, r5
 8005d6e:	f7fa fbef 	bl	8000550 <__aeabi_dmul>
 8005d72:	bd70      	pop	{r4, r5, r6, pc}
 8005d74:	0000      	movs	r0, r0
	...

08005d78 <_strtod_l>:
 8005d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d7c:	461f      	mov	r7, r3
 8005d7e:	b0a1      	sub	sp, #132	; 0x84
 8005d80:	2300      	movs	r3, #0
 8005d82:	4681      	mov	r9, r0
 8005d84:	4638      	mov	r0, r7
 8005d86:	460e      	mov	r6, r1
 8005d88:	9217      	str	r2, [sp, #92]	; 0x5c
 8005d8a:	931c      	str	r3, [sp, #112]	; 0x70
 8005d8c:	f001 f922 	bl	8006fd4 <__localeconv_l>
 8005d90:	4680      	mov	r8, r0
 8005d92:	6800      	ldr	r0, [r0, #0]
 8005d94:	f7fa fa18 	bl	80001c8 <strlen>
 8005d98:	f04f 0a00 	mov.w	sl, #0
 8005d9c:	4604      	mov	r4, r0
 8005d9e:	f04f 0b00 	mov.w	fp, #0
 8005da2:	961b      	str	r6, [sp, #108]	; 0x6c
 8005da4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005da6:	781a      	ldrb	r2, [r3, #0]
 8005da8:	2a0d      	cmp	r2, #13
 8005daa:	d832      	bhi.n	8005e12 <_strtod_l+0x9a>
 8005dac:	2a09      	cmp	r2, #9
 8005dae:	d236      	bcs.n	8005e1e <_strtod_l+0xa6>
 8005db0:	2a00      	cmp	r2, #0
 8005db2:	d03e      	beq.n	8005e32 <_strtod_l+0xba>
 8005db4:	2300      	movs	r3, #0
 8005db6:	930d      	str	r3, [sp, #52]	; 0x34
 8005db8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005dba:	782b      	ldrb	r3, [r5, #0]
 8005dbc:	2b30      	cmp	r3, #48	; 0x30
 8005dbe:	f040 80ac 	bne.w	8005f1a <_strtod_l+0x1a2>
 8005dc2:	786b      	ldrb	r3, [r5, #1]
 8005dc4:	2b58      	cmp	r3, #88	; 0x58
 8005dc6:	d001      	beq.n	8005dcc <_strtod_l+0x54>
 8005dc8:	2b78      	cmp	r3, #120	; 0x78
 8005dca:	d167      	bne.n	8005e9c <_strtod_l+0x124>
 8005dcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005dce:	9301      	str	r3, [sp, #4]
 8005dd0:	ab1c      	add	r3, sp, #112	; 0x70
 8005dd2:	9300      	str	r3, [sp, #0]
 8005dd4:	9702      	str	r7, [sp, #8]
 8005dd6:	ab1d      	add	r3, sp, #116	; 0x74
 8005dd8:	4a88      	ldr	r2, [pc, #544]	; (8005ffc <_strtod_l+0x284>)
 8005dda:	a91b      	add	r1, sp, #108	; 0x6c
 8005ddc:	4648      	mov	r0, r9
 8005dde:	f000 fe22 	bl	8006a26 <__gethex>
 8005de2:	f010 0407 	ands.w	r4, r0, #7
 8005de6:	4606      	mov	r6, r0
 8005de8:	d005      	beq.n	8005df6 <_strtod_l+0x7e>
 8005dea:	2c06      	cmp	r4, #6
 8005dec:	d12b      	bne.n	8005e46 <_strtod_l+0xce>
 8005dee:	3501      	adds	r5, #1
 8005df0:	2300      	movs	r3, #0
 8005df2:	951b      	str	r5, [sp, #108]	; 0x6c
 8005df4:	930d      	str	r3, [sp, #52]	; 0x34
 8005df6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	f040 859a 	bne.w	8006932 <_strtod_l+0xbba>
 8005dfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e00:	b1e3      	cbz	r3, 8005e3c <_strtod_l+0xc4>
 8005e02:	4652      	mov	r2, sl
 8005e04:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005e08:	ec43 2b10 	vmov	d0, r2, r3
 8005e0c:	b021      	add	sp, #132	; 0x84
 8005e0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e12:	2a2b      	cmp	r2, #43	; 0x2b
 8005e14:	d015      	beq.n	8005e42 <_strtod_l+0xca>
 8005e16:	2a2d      	cmp	r2, #45	; 0x2d
 8005e18:	d004      	beq.n	8005e24 <_strtod_l+0xac>
 8005e1a:	2a20      	cmp	r2, #32
 8005e1c:	d1ca      	bne.n	8005db4 <_strtod_l+0x3c>
 8005e1e:	3301      	adds	r3, #1
 8005e20:	931b      	str	r3, [sp, #108]	; 0x6c
 8005e22:	e7bf      	b.n	8005da4 <_strtod_l+0x2c>
 8005e24:	2201      	movs	r2, #1
 8005e26:	920d      	str	r2, [sp, #52]	; 0x34
 8005e28:	1c5a      	adds	r2, r3, #1
 8005e2a:	921b      	str	r2, [sp, #108]	; 0x6c
 8005e2c:	785b      	ldrb	r3, [r3, #1]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1c2      	bne.n	8005db8 <_strtod_l+0x40>
 8005e32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005e34:	961b      	str	r6, [sp, #108]	; 0x6c
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f040 8579 	bne.w	800692e <_strtod_l+0xbb6>
 8005e3c:	4652      	mov	r2, sl
 8005e3e:	465b      	mov	r3, fp
 8005e40:	e7e2      	b.n	8005e08 <_strtod_l+0x90>
 8005e42:	2200      	movs	r2, #0
 8005e44:	e7ef      	b.n	8005e26 <_strtod_l+0xae>
 8005e46:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005e48:	b13a      	cbz	r2, 8005e5a <_strtod_l+0xe2>
 8005e4a:	2135      	movs	r1, #53	; 0x35
 8005e4c:	a81e      	add	r0, sp, #120	; 0x78
 8005e4e:	f001 fca3 	bl	8007798 <__copybits>
 8005e52:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005e54:	4648      	mov	r0, r9
 8005e56:	f001 f910 	bl	800707a <_Bfree>
 8005e5a:	3c01      	subs	r4, #1
 8005e5c:	2c04      	cmp	r4, #4
 8005e5e:	d806      	bhi.n	8005e6e <_strtod_l+0xf6>
 8005e60:	e8df f004 	tbb	[pc, r4]
 8005e64:	1714030a 	.word	0x1714030a
 8005e68:	0a          	.byte	0x0a
 8005e69:	00          	.byte	0x00
 8005e6a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8005e6e:	0730      	lsls	r0, r6, #28
 8005e70:	d5c1      	bpl.n	8005df6 <_strtod_l+0x7e>
 8005e72:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005e76:	e7be      	b.n	8005df6 <_strtod_l+0x7e>
 8005e78:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8005e7c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005e7e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005e82:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005e86:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005e8a:	e7f0      	b.n	8005e6e <_strtod_l+0xf6>
 8005e8c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8006000 <_strtod_l+0x288>
 8005e90:	e7ed      	b.n	8005e6e <_strtod_l+0xf6>
 8005e92:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005e96:	f04f 3aff 	mov.w	sl, #4294967295
 8005e9a:	e7e8      	b.n	8005e6e <_strtod_l+0xf6>
 8005e9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005e9e:	1c5a      	adds	r2, r3, #1
 8005ea0:	921b      	str	r2, [sp, #108]	; 0x6c
 8005ea2:	785b      	ldrb	r3, [r3, #1]
 8005ea4:	2b30      	cmp	r3, #48	; 0x30
 8005ea6:	d0f9      	beq.n	8005e9c <_strtod_l+0x124>
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d0a4      	beq.n	8005df6 <_strtod_l+0x7e>
 8005eac:	2301      	movs	r3, #1
 8005eae:	2500      	movs	r5, #0
 8005eb0:	9306      	str	r3, [sp, #24]
 8005eb2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005eb4:	9308      	str	r3, [sp, #32]
 8005eb6:	9507      	str	r5, [sp, #28]
 8005eb8:	9505      	str	r5, [sp, #20]
 8005eba:	220a      	movs	r2, #10
 8005ebc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005ebe:	7807      	ldrb	r7, [r0, #0]
 8005ec0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8005ec4:	b2d9      	uxtb	r1, r3
 8005ec6:	2909      	cmp	r1, #9
 8005ec8:	d929      	bls.n	8005f1e <_strtod_l+0x1a6>
 8005eca:	4622      	mov	r2, r4
 8005ecc:	f8d8 1000 	ldr.w	r1, [r8]
 8005ed0:	f001 fd16 	bl	8007900 <strncmp>
 8005ed4:	2800      	cmp	r0, #0
 8005ed6:	d031      	beq.n	8005f3c <_strtod_l+0x1c4>
 8005ed8:	2000      	movs	r0, #0
 8005eda:	9c05      	ldr	r4, [sp, #20]
 8005edc:	9004      	str	r0, [sp, #16]
 8005ede:	463b      	mov	r3, r7
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	2b65      	cmp	r3, #101	; 0x65
 8005ee4:	d001      	beq.n	8005eea <_strtod_l+0x172>
 8005ee6:	2b45      	cmp	r3, #69	; 0x45
 8005ee8:	d114      	bne.n	8005f14 <_strtod_l+0x19c>
 8005eea:	b924      	cbnz	r4, 8005ef6 <_strtod_l+0x17e>
 8005eec:	b910      	cbnz	r0, 8005ef4 <_strtod_l+0x17c>
 8005eee:	9b06      	ldr	r3, [sp, #24]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d09e      	beq.n	8005e32 <_strtod_l+0xba>
 8005ef4:	2400      	movs	r4, #0
 8005ef6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8005ef8:	1c73      	adds	r3, r6, #1
 8005efa:	931b      	str	r3, [sp, #108]	; 0x6c
 8005efc:	7873      	ldrb	r3, [r6, #1]
 8005efe:	2b2b      	cmp	r3, #43	; 0x2b
 8005f00:	d078      	beq.n	8005ff4 <_strtod_l+0x27c>
 8005f02:	2b2d      	cmp	r3, #45	; 0x2d
 8005f04:	d070      	beq.n	8005fe8 <_strtod_l+0x270>
 8005f06:	f04f 0c00 	mov.w	ip, #0
 8005f0a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8005f0e:	2f09      	cmp	r7, #9
 8005f10:	d97c      	bls.n	800600c <_strtod_l+0x294>
 8005f12:	961b      	str	r6, [sp, #108]	; 0x6c
 8005f14:	f04f 0e00 	mov.w	lr, #0
 8005f18:	e09a      	b.n	8006050 <_strtod_l+0x2d8>
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	e7c7      	b.n	8005eae <_strtod_l+0x136>
 8005f1e:	9905      	ldr	r1, [sp, #20]
 8005f20:	2908      	cmp	r1, #8
 8005f22:	bfdd      	ittte	le
 8005f24:	9907      	ldrle	r1, [sp, #28]
 8005f26:	fb02 3301 	mlale	r3, r2, r1, r3
 8005f2a:	9307      	strle	r3, [sp, #28]
 8005f2c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8005f30:	9b05      	ldr	r3, [sp, #20]
 8005f32:	3001      	adds	r0, #1
 8005f34:	3301      	adds	r3, #1
 8005f36:	9305      	str	r3, [sp, #20]
 8005f38:	901b      	str	r0, [sp, #108]	; 0x6c
 8005f3a:	e7bf      	b.n	8005ebc <_strtod_l+0x144>
 8005f3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005f3e:	191a      	adds	r2, r3, r4
 8005f40:	921b      	str	r2, [sp, #108]	; 0x6c
 8005f42:	9a05      	ldr	r2, [sp, #20]
 8005f44:	5d1b      	ldrb	r3, [r3, r4]
 8005f46:	2a00      	cmp	r2, #0
 8005f48:	d037      	beq.n	8005fba <_strtod_l+0x242>
 8005f4a:	9c05      	ldr	r4, [sp, #20]
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005f52:	2909      	cmp	r1, #9
 8005f54:	d913      	bls.n	8005f7e <_strtod_l+0x206>
 8005f56:	2101      	movs	r1, #1
 8005f58:	9104      	str	r1, [sp, #16]
 8005f5a:	e7c2      	b.n	8005ee2 <_strtod_l+0x16a>
 8005f5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005f5e:	1c5a      	adds	r2, r3, #1
 8005f60:	921b      	str	r2, [sp, #108]	; 0x6c
 8005f62:	785b      	ldrb	r3, [r3, #1]
 8005f64:	3001      	adds	r0, #1
 8005f66:	2b30      	cmp	r3, #48	; 0x30
 8005f68:	d0f8      	beq.n	8005f5c <_strtod_l+0x1e4>
 8005f6a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005f6e:	2a08      	cmp	r2, #8
 8005f70:	f200 84e4 	bhi.w	800693c <_strtod_l+0xbc4>
 8005f74:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005f76:	9208      	str	r2, [sp, #32]
 8005f78:	4602      	mov	r2, r0
 8005f7a:	2000      	movs	r0, #0
 8005f7c:	4604      	mov	r4, r0
 8005f7e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8005f82:	f100 0101 	add.w	r1, r0, #1
 8005f86:	d012      	beq.n	8005fae <_strtod_l+0x236>
 8005f88:	440a      	add	r2, r1
 8005f8a:	eb00 0c04 	add.w	ip, r0, r4
 8005f8e:	4621      	mov	r1, r4
 8005f90:	270a      	movs	r7, #10
 8005f92:	458c      	cmp	ip, r1
 8005f94:	d113      	bne.n	8005fbe <_strtod_l+0x246>
 8005f96:	1821      	adds	r1, r4, r0
 8005f98:	2908      	cmp	r1, #8
 8005f9a:	f104 0401 	add.w	r4, r4, #1
 8005f9e:	4404      	add	r4, r0
 8005fa0:	dc19      	bgt.n	8005fd6 <_strtod_l+0x25e>
 8005fa2:	9b07      	ldr	r3, [sp, #28]
 8005fa4:	210a      	movs	r1, #10
 8005fa6:	fb01 e303 	mla	r3, r1, r3, lr
 8005faa:	9307      	str	r3, [sp, #28]
 8005fac:	2100      	movs	r1, #0
 8005fae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005fb0:	1c58      	adds	r0, r3, #1
 8005fb2:	901b      	str	r0, [sp, #108]	; 0x6c
 8005fb4:	785b      	ldrb	r3, [r3, #1]
 8005fb6:	4608      	mov	r0, r1
 8005fb8:	e7c9      	b.n	8005f4e <_strtod_l+0x1d6>
 8005fba:	9805      	ldr	r0, [sp, #20]
 8005fbc:	e7d3      	b.n	8005f66 <_strtod_l+0x1ee>
 8005fbe:	2908      	cmp	r1, #8
 8005fc0:	f101 0101 	add.w	r1, r1, #1
 8005fc4:	dc03      	bgt.n	8005fce <_strtod_l+0x256>
 8005fc6:	9b07      	ldr	r3, [sp, #28]
 8005fc8:	437b      	muls	r3, r7
 8005fca:	9307      	str	r3, [sp, #28]
 8005fcc:	e7e1      	b.n	8005f92 <_strtod_l+0x21a>
 8005fce:	2910      	cmp	r1, #16
 8005fd0:	bfd8      	it	le
 8005fd2:	437d      	mulle	r5, r7
 8005fd4:	e7dd      	b.n	8005f92 <_strtod_l+0x21a>
 8005fd6:	2c10      	cmp	r4, #16
 8005fd8:	bfdc      	itt	le
 8005fda:	210a      	movle	r1, #10
 8005fdc:	fb01 e505 	mlale	r5, r1, r5, lr
 8005fe0:	e7e4      	b.n	8005fac <_strtod_l+0x234>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	9304      	str	r3, [sp, #16]
 8005fe6:	e781      	b.n	8005eec <_strtod_l+0x174>
 8005fe8:	f04f 0c01 	mov.w	ip, #1
 8005fec:	1cb3      	adds	r3, r6, #2
 8005fee:	931b      	str	r3, [sp, #108]	; 0x6c
 8005ff0:	78b3      	ldrb	r3, [r6, #2]
 8005ff2:	e78a      	b.n	8005f0a <_strtod_l+0x192>
 8005ff4:	f04f 0c00 	mov.w	ip, #0
 8005ff8:	e7f8      	b.n	8005fec <_strtod_l+0x274>
 8005ffa:	bf00      	nop
 8005ffc:	08008a3c 	.word	0x08008a3c
 8006000:	7ff00000 	.word	0x7ff00000
 8006004:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006006:	1c5f      	adds	r7, r3, #1
 8006008:	971b      	str	r7, [sp, #108]	; 0x6c
 800600a:	785b      	ldrb	r3, [r3, #1]
 800600c:	2b30      	cmp	r3, #48	; 0x30
 800600e:	d0f9      	beq.n	8006004 <_strtod_l+0x28c>
 8006010:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8006014:	2f08      	cmp	r7, #8
 8006016:	f63f af7d 	bhi.w	8005f14 <_strtod_l+0x19c>
 800601a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800601e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006020:	930a      	str	r3, [sp, #40]	; 0x28
 8006022:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006024:	1c5f      	adds	r7, r3, #1
 8006026:	971b      	str	r7, [sp, #108]	; 0x6c
 8006028:	785b      	ldrb	r3, [r3, #1]
 800602a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800602e:	f1b8 0f09 	cmp.w	r8, #9
 8006032:	d937      	bls.n	80060a4 <_strtod_l+0x32c>
 8006034:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006036:	1a7f      	subs	r7, r7, r1
 8006038:	2f08      	cmp	r7, #8
 800603a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800603e:	dc37      	bgt.n	80060b0 <_strtod_l+0x338>
 8006040:	45be      	cmp	lr, r7
 8006042:	bfa8      	it	ge
 8006044:	46be      	movge	lr, r7
 8006046:	f1bc 0f00 	cmp.w	ip, #0
 800604a:	d001      	beq.n	8006050 <_strtod_l+0x2d8>
 800604c:	f1ce 0e00 	rsb	lr, lr, #0
 8006050:	2c00      	cmp	r4, #0
 8006052:	d151      	bne.n	80060f8 <_strtod_l+0x380>
 8006054:	2800      	cmp	r0, #0
 8006056:	f47f aece 	bne.w	8005df6 <_strtod_l+0x7e>
 800605a:	9a06      	ldr	r2, [sp, #24]
 800605c:	2a00      	cmp	r2, #0
 800605e:	f47f aeca 	bne.w	8005df6 <_strtod_l+0x7e>
 8006062:	9a04      	ldr	r2, [sp, #16]
 8006064:	2a00      	cmp	r2, #0
 8006066:	f47f aee4 	bne.w	8005e32 <_strtod_l+0xba>
 800606a:	2b4e      	cmp	r3, #78	; 0x4e
 800606c:	d027      	beq.n	80060be <_strtod_l+0x346>
 800606e:	dc21      	bgt.n	80060b4 <_strtod_l+0x33c>
 8006070:	2b49      	cmp	r3, #73	; 0x49
 8006072:	f47f aede 	bne.w	8005e32 <_strtod_l+0xba>
 8006076:	49a0      	ldr	r1, [pc, #640]	; (80062f8 <_strtod_l+0x580>)
 8006078:	a81b      	add	r0, sp, #108	; 0x6c
 800607a:	f000 ff07 	bl	8006e8c <__match>
 800607e:	2800      	cmp	r0, #0
 8006080:	f43f aed7 	beq.w	8005e32 <_strtod_l+0xba>
 8006084:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006086:	499d      	ldr	r1, [pc, #628]	; (80062fc <_strtod_l+0x584>)
 8006088:	3b01      	subs	r3, #1
 800608a:	a81b      	add	r0, sp, #108	; 0x6c
 800608c:	931b      	str	r3, [sp, #108]	; 0x6c
 800608e:	f000 fefd 	bl	8006e8c <__match>
 8006092:	b910      	cbnz	r0, 800609a <_strtod_l+0x322>
 8006094:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006096:	3301      	adds	r3, #1
 8006098:	931b      	str	r3, [sp, #108]	; 0x6c
 800609a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8006310 <_strtod_l+0x598>
 800609e:	f04f 0a00 	mov.w	sl, #0
 80060a2:	e6a8      	b.n	8005df6 <_strtod_l+0x7e>
 80060a4:	210a      	movs	r1, #10
 80060a6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80060aa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80060ae:	e7b8      	b.n	8006022 <_strtod_l+0x2aa>
 80060b0:	46be      	mov	lr, r7
 80060b2:	e7c8      	b.n	8006046 <_strtod_l+0x2ce>
 80060b4:	2b69      	cmp	r3, #105	; 0x69
 80060b6:	d0de      	beq.n	8006076 <_strtod_l+0x2fe>
 80060b8:	2b6e      	cmp	r3, #110	; 0x6e
 80060ba:	f47f aeba 	bne.w	8005e32 <_strtod_l+0xba>
 80060be:	4990      	ldr	r1, [pc, #576]	; (8006300 <_strtod_l+0x588>)
 80060c0:	a81b      	add	r0, sp, #108	; 0x6c
 80060c2:	f000 fee3 	bl	8006e8c <__match>
 80060c6:	2800      	cmp	r0, #0
 80060c8:	f43f aeb3 	beq.w	8005e32 <_strtod_l+0xba>
 80060cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	2b28      	cmp	r3, #40	; 0x28
 80060d2:	d10e      	bne.n	80060f2 <_strtod_l+0x37a>
 80060d4:	aa1e      	add	r2, sp, #120	; 0x78
 80060d6:	498b      	ldr	r1, [pc, #556]	; (8006304 <_strtod_l+0x58c>)
 80060d8:	a81b      	add	r0, sp, #108	; 0x6c
 80060da:	f000 feeb 	bl	8006eb4 <__hexnan>
 80060de:	2805      	cmp	r0, #5
 80060e0:	d107      	bne.n	80060f2 <_strtod_l+0x37a>
 80060e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80060e4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80060e8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80060ec:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80060f0:	e681      	b.n	8005df6 <_strtod_l+0x7e>
 80060f2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8006318 <_strtod_l+0x5a0>
 80060f6:	e7d2      	b.n	800609e <_strtod_l+0x326>
 80060f8:	ebae 0302 	sub.w	r3, lr, r2
 80060fc:	9306      	str	r3, [sp, #24]
 80060fe:	9b05      	ldr	r3, [sp, #20]
 8006100:	9807      	ldr	r0, [sp, #28]
 8006102:	2b00      	cmp	r3, #0
 8006104:	bf08      	it	eq
 8006106:	4623      	moveq	r3, r4
 8006108:	2c10      	cmp	r4, #16
 800610a:	9305      	str	r3, [sp, #20]
 800610c:	46a0      	mov	r8, r4
 800610e:	bfa8      	it	ge
 8006110:	f04f 0810 	movge.w	r8, #16
 8006114:	f7fa f9a2 	bl	800045c <__aeabi_ui2d>
 8006118:	2c09      	cmp	r4, #9
 800611a:	4682      	mov	sl, r0
 800611c:	468b      	mov	fp, r1
 800611e:	dc13      	bgt.n	8006148 <_strtod_l+0x3d0>
 8006120:	9b06      	ldr	r3, [sp, #24]
 8006122:	2b00      	cmp	r3, #0
 8006124:	f43f ae67 	beq.w	8005df6 <_strtod_l+0x7e>
 8006128:	9b06      	ldr	r3, [sp, #24]
 800612a:	dd7a      	ble.n	8006222 <_strtod_l+0x4aa>
 800612c:	2b16      	cmp	r3, #22
 800612e:	dc61      	bgt.n	80061f4 <_strtod_l+0x47c>
 8006130:	4a75      	ldr	r2, [pc, #468]	; (8006308 <_strtod_l+0x590>)
 8006132:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8006136:	e9de 0100 	ldrd	r0, r1, [lr]
 800613a:	4652      	mov	r2, sl
 800613c:	465b      	mov	r3, fp
 800613e:	f7fa fa07 	bl	8000550 <__aeabi_dmul>
 8006142:	4682      	mov	sl, r0
 8006144:	468b      	mov	fp, r1
 8006146:	e656      	b.n	8005df6 <_strtod_l+0x7e>
 8006148:	4b6f      	ldr	r3, [pc, #444]	; (8006308 <_strtod_l+0x590>)
 800614a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800614e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006152:	f7fa f9fd 	bl	8000550 <__aeabi_dmul>
 8006156:	4606      	mov	r6, r0
 8006158:	4628      	mov	r0, r5
 800615a:	460f      	mov	r7, r1
 800615c:	f7fa f97e 	bl	800045c <__aeabi_ui2d>
 8006160:	4602      	mov	r2, r0
 8006162:	460b      	mov	r3, r1
 8006164:	4630      	mov	r0, r6
 8006166:	4639      	mov	r1, r7
 8006168:	f7fa f83c 	bl	80001e4 <__adddf3>
 800616c:	2c0f      	cmp	r4, #15
 800616e:	4682      	mov	sl, r0
 8006170:	468b      	mov	fp, r1
 8006172:	ddd5      	ble.n	8006120 <_strtod_l+0x3a8>
 8006174:	9b06      	ldr	r3, [sp, #24]
 8006176:	eba4 0808 	sub.w	r8, r4, r8
 800617a:	4498      	add	r8, r3
 800617c:	f1b8 0f00 	cmp.w	r8, #0
 8006180:	f340 8096 	ble.w	80062b0 <_strtod_l+0x538>
 8006184:	f018 030f 	ands.w	r3, r8, #15
 8006188:	d00a      	beq.n	80061a0 <_strtod_l+0x428>
 800618a:	495f      	ldr	r1, [pc, #380]	; (8006308 <_strtod_l+0x590>)
 800618c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006190:	4652      	mov	r2, sl
 8006192:	465b      	mov	r3, fp
 8006194:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006198:	f7fa f9da 	bl	8000550 <__aeabi_dmul>
 800619c:	4682      	mov	sl, r0
 800619e:	468b      	mov	fp, r1
 80061a0:	f038 080f 	bics.w	r8, r8, #15
 80061a4:	d073      	beq.n	800628e <_strtod_l+0x516>
 80061a6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80061aa:	dd47      	ble.n	800623c <_strtod_l+0x4c4>
 80061ac:	2400      	movs	r4, #0
 80061ae:	46a0      	mov	r8, r4
 80061b0:	9407      	str	r4, [sp, #28]
 80061b2:	9405      	str	r4, [sp, #20]
 80061b4:	2322      	movs	r3, #34	; 0x22
 80061b6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8006310 <_strtod_l+0x598>
 80061ba:	f8c9 3000 	str.w	r3, [r9]
 80061be:	f04f 0a00 	mov.w	sl, #0
 80061c2:	9b07      	ldr	r3, [sp, #28]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	f43f ae16 	beq.w	8005df6 <_strtod_l+0x7e>
 80061ca:	991c      	ldr	r1, [sp, #112]	; 0x70
 80061cc:	4648      	mov	r0, r9
 80061ce:	f000 ff54 	bl	800707a <_Bfree>
 80061d2:	9905      	ldr	r1, [sp, #20]
 80061d4:	4648      	mov	r0, r9
 80061d6:	f000 ff50 	bl	800707a <_Bfree>
 80061da:	4641      	mov	r1, r8
 80061dc:	4648      	mov	r0, r9
 80061de:	f000 ff4c 	bl	800707a <_Bfree>
 80061e2:	9907      	ldr	r1, [sp, #28]
 80061e4:	4648      	mov	r0, r9
 80061e6:	f000 ff48 	bl	800707a <_Bfree>
 80061ea:	4621      	mov	r1, r4
 80061ec:	4648      	mov	r0, r9
 80061ee:	f000 ff44 	bl	800707a <_Bfree>
 80061f2:	e600      	b.n	8005df6 <_strtod_l+0x7e>
 80061f4:	9a06      	ldr	r2, [sp, #24]
 80061f6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80061fa:	4293      	cmp	r3, r2
 80061fc:	dbba      	blt.n	8006174 <_strtod_l+0x3fc>
 80061fe:	4d42      	ldr	r5, [pc, #264]	; (8006308 <_strtod_l+0x590>)
 8006200:	f1c4 040f 	rsb	r4, r4, #15
 8006204:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006208:	4652      	mov	r2, sl
 800620a:	465b      	mov	r3, fp
 800620c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006210:	f7fa f99e 	bl	8000550 <__aeabi_dmul>
 8006214:	9b06      	ldr	r3, [sp, #24]
 8006216:	1b1c      	subs	r4, r3, r4
 8006218:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800621c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006220:	e78d      	b.n	800613e <_strtod_l+0x3c6>
 8006222:	f113 0f16 	cmn.w	r3, #22
 8006226:	dba5      	blt.n	8006174 <_strtod_l+0x3fc>
 8006228:	4a37      	ldr	r2, [pc, #220]	; (8006308 <_strtod_l+0x590>)
 800622a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800622e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8006232:	4650      	mov	r0, sl
 8006234:	4659      	mov	r1, fp
 8006236:	f7fa fab5 	bl	80007a4 <__aeabi_ddiv>
 800623a:	e782      	b.n	8006142 <_strtod_l+0x3ca>
 800623c:	2300      	movs	r3, #0
 800623e:	4e33      	ldr	r6, [pc, #204]	; (800630c <_strtod_l+0x594>)
 8006240:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006244:	4650      	mov	r0, sl
 8006246:	4659      	mov	r1, fp
 8006248:	461d      	mov	r5, r3
 800624a:	f1b8 0f01 	cmp.w	r8, #1
 800624e:	dc21      	bgt.n	8006294 <_strtod_l+0x51c>
 8006250:	b10b      	cbz	r3, 8006256 <_strtod_l+0x4de>
 8006252:	4682      	mov	sl, r0
 8006254:	468b      	mov	fp, r1
 8006256:	4b2d      	ldr	r3, [pc, #180]	; (800630c <_strtod_l+0x594>)
 8006258:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800625c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006260:	4652      	mov	r2, sl
 8006262:	465b      	mov	r3, fp
 8006264:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006268:	f7fa f972 	bl	8000550 <__aeabi_dmul>
 800626c:	4b28      	ldr	r3, [pc, #160]	; (8006310 <_strtod_l+0x598>)
 800626e:	460a      	mov	r2, r1
 8006270:	400b      	ands	r3, r1
 8006272:	4928      	ldr	r1, [pc, #160]	; (8006314 <_strtod_l+0x59c>)
 8006274:	428b      	cmp	r3, r1
 8006276:	4682      	mov	sl, r0
 8006278:	d898      	bhi.n	80061ac <_strtod_l+0x434>
 800627a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800627e:	428b      	cmp	r3, r1
 8006280:	bf86      	itte	hi
 8006282:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800631c <_strtod_l+0x5a4>
 8006286:	f04f 3aff 	movhi.w	sl, #4294967295
 800628a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800628e:	2300      	movs	r3, #0
 8006290:	9304      	str	r3, [sp, #16]
 8006292:	e077      	b.n	8006384 <_strtod_l+0x60c>
 8006294:	f018 0f01 	tst.w	r8, #1
 8006298:	d006      	beq.n	80062a8 <_strtod_l+0x530>
 800629a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800629e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a2:	f7fa f955 	bl	8000550 <__aeabi_dmul>
 80062a6:	2301      	movs	r3, #1
 80062a8:	3501      	adds	r5, #1
 80062aa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80062ae:	e7cc      	b.n	800624a <_strtod_l+0x4d2>
 80062b0:	d0ed      	beq.n	800628e <_strtod_l+0x516>
 80062b2:	f1c8 0800 	rsb	r8, r8, #0
 80062b6:	f018 020f 	ands.w	r2, r8, #15
 80062ba:	d00a      	beq.n	80062d2 <_strtod_l+0x55a>
 80062bc:	4b12      	ldr	r3, [pc, #72]	; (8006308 <_strtod_l+0x590>)
 80062be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062c2:	4650      	mov	r0, sl
 80062c4:	4659      	mov	r1, fp
 80062c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ca:	f7fa fa6b 	bl	80007a4 <__aeabi_ddiv>
 80062ce:	4682      	mov	sl, r0
 80062d0:	468b      	mov	fp, r1
 80062d2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80062d6:	d0da      	beq.n	800628e <_strtod_l+0x516>
 80062d8:	f1b8 0f1f 	cmp.w	r8, #31
 80062dc:	dd20      	ble.n	8006320 <_strtod_l+0x5a8>
 80062de:	2400      	movs	r4, #0
 80062e0:	46a0      	mov	r8, r4
 80062e2:	9407      	str	r4, [sp, #28]
 80062e4:	9405      	str	r4, [sp, #20]
 80062e6:	2322      	movs	r3, #34	; 0x22
 80062e8:	f04f 0a00 	mov.w	sl, #0
 80062ec:	f04f 0b00 	mov.w	fp, #0
 80062f0:	f8c9 3000 	str.w	r3, [r9]
 80062f4:	e765      	b.n	80061c2 <_strtod_l+0x44a>
 80062f6:	bf00      	nop
 80062f8:	08008a30 	.word	0x08008a30
 80062fc:	08008a33 	.word	0x08008a33
 8006300:	08008a39 	.word	0x08008a39
 8006304:	08008a50 	.word	0x08008a50
 8006308:	08008ac8 	.word	0x08008ac8
 800630c:	08008aa0 	.word	0x08008aa0
 8006310:	7ff00000 	.word	0x7ff00000
 8006314:	7ca00000 	.word	0x7ca00000
 8006318:	fff80000 	.word	0xfff80000
 800631c:	7fefffff 	.word	0x7fefffff
 8006320:	f018 0310 	ands.w	r3, r8, #16
 8006324:	bf18      	it	ne
 8006326:	236a      	movne	r3, #106	; 0x6a
 8006328:	4da0      	ldr	r5, [pc, #640]	; (80065ac <_strtod_l+0x834>)
 800632a:	9304      	str	r3, [sp, #16]
 800632c:	4650      	mov	r0, sl
 800632e:	4659      	mov	r1, fp
 8006330:	2300      	movs	r3, #0
 8006332:	f1b8 0f00 	cmp.w	r8, #0
 8006336:	f300 810a 	bgt.w	800654e <_strtod_l+0x7d6>
 800633a:	b10b      	cbz	r3, 8006340 <_strtod_l+0x5c8>
 800633c:	4682      	mov	sl, r0
 800633e:	468b      	mov	fp, r1
 8006340:	9b04      	ldr	r3, [sp, #16]
 8006342:	b1bb      	cbz	r3, 8006374 <_strtod_l+0x5fc>
 8006344:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8006348:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800634c:	2b00      	cmp	r3, #0
 800634e:	4659      	mov	r1, fp
 8006350:	dd10      	ble.n	8006374 <_strtod_l+0x5fc>
 8006352:	2b1f      	cmp	r3, #31
 8006354:	f340 8107 	ble.w	8006566 <_strtod_l+0x7ee>
 8006358:	2b34      	cmp	r3, #52	; 0x34
 800635a:	bfde      	ittt	le
 800635c:	3b20      	suble	r3, #32
 800635e:	f04f 32ff 	movle.w	r2, #4294967295
 8006362:	fa02 f303 	lslle.w	r3, r2, r3
 8006366:	f04f 0a00 	mov.w	sl, #0
 800636a:	bfcc      	ite	gt
 800636c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006370:	ea03 0b01 	andle.w	fp, r3, r1
 8006374:	2200      	movs	r2, #0
 8006376:	2300      	movs	r3, #0
 8006378:	4650      	mov	r0, sl
 800637a:	4659      	mov	r1, fp
 800637c:	f7fa fb50 	bl	8000a20 <__aeabi_dcmpeq>
 8006380:	2800      	cmp	r0, #0
 8006382:	d1ac      	bne.n	80062de <_strtod_l+0x566>
 8006384:	9b07      	ldr	r3, [sp, #28]
 8006386:	9300      	str	r3, [sp, #0]
 8006388:	9a05      	ldr	r2, [sp, #20]
 800638a:	9908      	ldr	r1, [sp, #32]
 800638c:	4623      	mov	r3, r4
 800638e:	4648      	mov	r0, r9
 8006390:	f000 fec5 	bl	800711e <__s2b>
 8006394:	9007      	str	r0, [sp, #28]
 8006396:	2800      	cmp	r0, #0
 8006398:	f43f af08 	beq.w	80061ac <_strtod_l+0x434>
 800639c:	9a06      	ldr	r2, [sp, #24]
 800639e:	9b06      	ldr	r3, [sp, #24]
 80063a0:	2a00      	cmp	r2, #0
 80063a2:	f1c3 0300 	rsb	r3, r3, #0
 80063a6:	bfa8      	it	ge
 80063a8:	2300      	movge	r3, #0
 80063aa:	930e      	str	r3, [sp, #56]	; 0x38
 80063ac:	2400      	movs	r4, #0
 80063ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80063b2:	9316      	str	r3, [sp, #88]	; 0x58
 80063b4:	46a0      	mov	r8, r4
 80063b6:	9b07      	ldr	r3, [sp, #28]
 80063b8:	4648      	mov	r0, r9
 80063ba:	6859      	ldr	r1, [r3, #4]
 80063bc:	f000 fe29 	bl	8007012 <_Balloc>
 80063c0:	9005      	str	r0, [sp, #20]
 80063c2:	2800      	cmp	r0, #0
 80063c4:	f43f aef6 	beq.w	80061b4 <_strtod_l+0x43c>
 80063c8:	9b07      	ldr	r3, [sp, #28]
 80063ca:	691a      	ldr	r2, [r3, #16]
 80063cc:	3202      	adds	r2, #2
 80063ce:	f103 010c 	add.w	r1, r3, #12
 80063d2:	0092      	lsls	r2, r2, #2
 80063d4:	300c      	adds	r0, #12
 80063d6:	f000 fe11 	bl	8006ffc <memcpy>
 80063da:	aa1e      	add	r2, sp, #120	; 0x78
 80063dc:	a91d      	add	r1, sp, #116	; 0x74
 80063de:	ec4b ab10 	vmov	d0, sl, fp
 80063e2:	4648      	mov	r0, r9
 80063e4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80063e8:	f001 f954 	bl	8007694 <__d2b>
 80063ec:	901c      	str	r0, [sp, #112]	; 0x70
 80063ee:	2800      	cmp	r0, #0
 80063f0:	f43f aee0 	beq.w	80061b4 <_strtod_l+0x43c>
 80063f4:	2101      	movs	r1, #1
 80063f6:	4648      	mov	r0, r9
 80063f8:	f000 ff1d 	bl	8007236 <__i2b>
 80063fc:	4680      	mov	r8, r0
 80063fe:	2800      	cmp	r0, #0
 8006400:	f43f aed8 	beq.w	80061b4 <_strtod_l+0x43c>
 8006404:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006406:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006408:	2e00      	cmp	r6, #0
 800640a:	bfab      	itete	ge
 800640c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800640e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006410:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8006412:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8006414:	bfac      	ite	ge
 8006416:	18f7      	addge	r7, r6, r3
 8006418:	1b9d      	sublt	r5, r3, r6
 800641a:	9b04      	ldr	r3, [sp, #16]
 800641c:	1af6      	subs	r6, r6, r3
 800641e:	4416      	add	r6, r2
 8006420:	4b63      	ldr	r3, [pc, #396]	; (80065b0 <_strtod_l+0x838>)
 8006422:	3e01      	subs	r6, #1
 8006424:	429e      	cmp	r6, r3
 8006426:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800642a:	f280 80af 	bge.w	800658c <_strtod_l+0x814>
 800642e:	1b9b      	subs	r3, r3, r6
 8006430:	2b1f      	cmp	r3, #31
 8006432:	eba2 0203 	sub.w	r2, r2, r3
 8006436:	f04f 0101 	mov.w	r1, #1
 800643a:	f300 809b 	bgt.w	8006574 <_strtod_l+0x7fc>
 800643e:	fa01 f303 	lsl.w	r3, r1, r3
 8006442:	930f      	str	r3, [sp, #60]	; 0x3c
 8006444:	2300      	movs	r3, #0
 8006446:	930a      	str	r3, [sp, #40]	; 0x28
 8006448:	18be      	adds	r6, r7, r2
 800644a:	9b04      	ldr	r3, [sp, #16]
 800644c:	42b7      	cmp	r7, r6
 800644e:	4415      	add	r5, r2
 8006450:	441d      	add	r5, r3
 8006452:	463b      	mov	r3, r7
 8006454:	bfa8      	it	ge
 8006456:	4633      	movge	r3, r6
 8006458:	42ab      	cmp	r3, r5
 800645a:	bfa8      	it	ge
 800645c:	462b      	movge	r3, r5
 800645e:	2b00      	cmp	r3, #0
 8006460:	bfc2      	ittt	gt
 8006462:	1af6      	subgt	r6, r6, r3
 8006464:	1aed      	subgt	r5, r5, r3
 8006466:	1aff      	subgt	r7, r7, r3
 8006468:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800646a:	b1bb      	cbz	r3, 800649c <_strtod_l+0x724>
 800646c:	4641      	mov	r1, r8
 800646e:	461a      	mov	r2, r3
 8006470:	4648      	mov	r0, r9
 8006472:	f000 ff7f 	bl	8007374 <__pow5mult>
 8006476:	4680      	mov	r8, r0
 8006478:	2800      	cmp	r0, #0
 800647a:	f43f ae9b 	beq.w	80061b4 <_strtod_l+0x43c>
 800647e:	4601      	mov	r1, r0
 8006480:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006482:	4648      	mov	r0, r9
 8006484:	f000 fee0 	bl	8007248 <__multiply>
 8006488:	900c      	str	r0, [sp, #48]	; 0x30
 800648a:	2800      	cmp	r0, #0
 800648c:	f43f ae92 	beq.w	80061b4 <_strtod_l+0x43c>
 8006490:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006492:	4648      	mov	r0, r9
 8006494:	f000 fdf1 	bl	800707a <_Bfree>
 8006498:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800649a:	931c      	str	r3, [sp, #112]	; 0x70
 800649c:	2e00      	cmp	r6, #0
 800649e:	dc7a      	bgt.n	8006596 <_strtod_l+0x81e>
 80064a0:	9b06      	ldr	r3, [sp, #24]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	dd08      	ble.n	80064b8 <_strtod_l+0x740>
 80064a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80064a8:	9905      	ldr	r1, [sp, #20]
 80064aa:	4648      	mov	r0, r9
 80064ac:	f000 ff62 	bl	8007374 <__pow5mult>
 80064b0:	9005      	str	r0, [sp, #20]
 80064b2:	2800      	cmp	r0, #0
 80064b4:	f43f ae7e 	beq.w	80061b4 <_strtod_l+0x43c>
 80064b8:	2d00      	cmp	r5, #0
 80064ba:	dd08      	ble.n	80064ce <_strtod_l+0x756>
 80064bc:	462a      	mov	r2, r5
 80064be:	9905      	ldr	r1, [sp, #20]
 80064c0:	4648      	mov	r0, r9
 80064c2:	f000 ffa5 	bl	8007410 <__lshift>
 80064c6:	9005      	str	r0, [sp, #20]
 80064c8:	2800      	cmp	r0, #0
 80064ca:	f43f ae73 	beq.w	80061b4 <_strtod_l+0x43c>
 80064ce:	2f00      	cmp	r7, #0
 80064d0:	dd08      	ble.n	80064e4 <_strtod_l+0x76c>
 80064d2:	4641      	mov	r1, r8
 80064d4:	463a      	mov	r2, r7
 80064d6:	4648      	mov	r0, r9
 80064d8:	f000 ff9a 	bl	8007410 <__lshift>
 80064dc:	4680      	mov	r8, r0
 80064de:	2800      	cmp	r0, #0
 80064e0:	f43f ae68 	beq.w	80061b4 <_strtod_l+0x43c>
 80064e4:	9a05      	ldr	r2, [sp, #20]
 80064e6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80064e8:	4648      	mov	r0, r9
 80064ea:	f000 ffff 	bl	80074ec <__mdiff>
 80064ee:	4604      	mov	r4, r0
 80064f0:	2800      	cmp	r0, #0
 80064f2:	f43f ae5f 	beq.w	80061b4 <_strtod_l+0x43c>
 80064f6:	68c3      	ldr	r3, [r0, #12]
 80064f8:	930c      	str	r3, [sp, #48]	; 0x30
 80064fa:	2300      	movs	r3, #0
 80064fc:	60c3      	str	r3, [r0, #12]
 80064fe:	4641      	mov	r1, r8
 8006500:	f000 ffda 	bl	80074b8 <__mcmp>
 8006504:	2800      	cmp	r0, #0
 8006506:	da55      	bge.n	80065b4 <_strtod_l+0x83c>
 8006508:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800650a:	b9e3      	cbnz	r3, 8006546 <_strtod_l+0x7ce>
 800650c:	f1ba 0f00 	cmp.w	sl, #0
 8006510:	d119      	bne.n	8006546 <_strtod_l+0x7ce>
 8006512:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006516:	b9b3      	cbnz	r3, 8006546 <_strtod_l+0x7ce>
 8006518:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800651c:	0d1b      	lsrs	r3, r3, #20
 800651e:	051b      	lsls	r3, r3, #20
 8006520:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006524:	d90f      	bls.n	8006546 <_strtod_l+0x7ce>
 8006526:	6963      	ldr	r3, [r4, #20]
 8006528:	b913      	cbnz	r3, 8006530 <_strtod_l+0x7b8>
 800652a:	6923      	ldr	r3, [r4, #16]
 800652c:	2b01      	cmp	r3, #1
 800652e:	dd0a      	ble.n	8006546 <_strtod_l+0x7ce>
 8006530:	4621      	mov	r1, r4
 8006532:	2201      	movs	r2, #1
 8006534:	4648      	mov	r0, r9
 8006536:	f000 ff6b 	bl	8007410 <__lshift>
 800653a:	4641      	mov	r1, r8
 800653c:	4604      	mov	r4, r0
 800653e:	f000 ffbb 	bl	80074b8 <__mcmp>
 8006542:	2800      	cmp	r0, #0
 8006544:	dc67      	bgt.n	8006616 <_strtod_l+0x89e>
 8006546:	9b04      	ldr	r3, [sp, #16]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d171      	bne.n	8006630 <_strtod_l+0x8b8>
 800654c:	e63d      	b.n	80061ca <_strtod_l+0x452>
 800654e:	f018 0f01 	tst.w	r8, #1
 8006552:	d004      	beq.n	800655e <_strtod_l+0x7e6>
 8006554:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006558:	f7f9 fffa 	bl	8000550 <__aeabi_dmul>
 800655c:	2301      	movs	r3, #1
 800655e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006562:	3508      	adds	r5, #8
 8006564:	e6e5      	b.n	8006332 <_strtod_l+0x5ba>
 8006566:	f04f 32ff 	mov.w	r2, #4294967295
 800656a:	fa02 f303 	lsl.w	r3, r2, r3
 800656e:	ea03 0a0a 	and.w	sl, r3, sl
 8006572:	e6ff      	b.n	8006374 <_strtod_l+0x5fc>
 8006574:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006578:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800657c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006580:	36e2      	adds	r6, #226	; 0xe2
 8006582:	fa01 f306 	lsl.w	r3, r1, r6
 8006586:	930a      	str	r3, [sp, #40]	; 0x28
 8006588:	910f      	str	r1, [sp, #60]	; 0x3c
 800658a:	e75d      	b.n	8006448 <_strtod_l+0x6d0>
 800658c:	2300      	movs	r3, #0
 800658e:	930a      	str	r3, [sp, #40]	; 0x28
 8006590:	2301      	movs	r3, #1
 8006592:	930f      	str	r3, [sp, #60]	; 0x3c
 8006594:	e758      	b.n	8006448 <_strtod_l+0x6d0>
 8006596:	4632      	mov	r2, r6
 8006598:	991c      	ldr	r1, [sp, #112]	; 0x70
 800659a:	4648      	mov	r0, r9
 800659c:	f000 ff38 	bl	8007410 <__lshift>
 80065a0:	901c      	str	r0, [sp, #112]	; 0x70
 80065a2:	2800      	cmp	r0, #0
 80065a4:	f47f af7c 	bne.w	80064a0 <_strtod_l+0x728>
 80065a8:	e604      	b.n	80061b4 <_strtod_l+0x43c>
 80065aa:	bf00      	nop
 80065ac:	08008a68 	.word	0x08008a68
 80065b0:	fffffc02 	.word	0xfffffc02
 80065b4:	465d      	mov	r5, fp
 80065b6:	f040 8086 	bne.w	80066c6 <_strtod_l+0x94e>
 80065ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80065bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80065c0:	b32a      	cbz	r2, 800660e <_strtod_l+0x896>
 80065c2:	4aaf      	ldr	r2, [pc, #700]	; (8006880 <_strtod_l+0xb08>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d153      	bne.n	8006670 <_strtod_l+0x8f8>
 80065c8:	9b04      	ldr	r3, [sp, #16]
 80065ca:	4650      	mov	r0, sl
 80065cc:	b1d3      	cbz	r3, 8006604 <_strtod_l+0x88c>
 80065ce:	4aad      	ldr	r2, [pc, #692]	; (8006884 <_strtod_l+0xb0c>)
 80065d0:	402a      	ands	r2, r5
 80065d2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80065d6:	f04f 31ff 	mov.w	r1, #4294967295
 80065da:	d816      	bhi.n	800660a <_strtod_l+0x892>
 80065dc:	0d12      	lsrs	r2, r2, #20
 80065de:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80065e2:	fa01 f303 	lsl.w	r3, r1, r3
 80065e6:	4298      	cmp	r0, r3
 80065e8:	d142      	bne.n	8006670 <_strtod_l+0x8f8>
 80065ea:	4ba7      	ldr	r3, [pc, #668]	; (8006888 <_strtod_l+0xb10>)
 80065ec:	429d      	cmp	r5, r3
 80065ee:	d102      	bne.n	80065f6 <_strtod_l+0x87e>
 80065f0:	3001      	adds	r0, #1
 80065f2:	f43f addf 	beq.w	80061b4 <_strtod_l+0x43c>
 80065f6:	4ba3      	ldr	r3, [pc, #652]	; (8006884 <_strtod_l+0xb0c>)
 80065f8:	402b      	ands	r3, r5
 80065fa:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80065fe:	f04f 0a00 	mov.w	sl, #0
 8006602:	e7a0      	b.n	8006546 <_strtod_l+0x7ce>
 8006604:	f04f 33ff 	mov.w	r3, #4294967295
 8006608:	e7ed      	b.n	80065e6 <_strtod_l+0x86e>
 800660a:	460b      	mov	r3, r1
 800660c:	e7eb      	b.n	80065e6 <_strtod_l+0x86e>
 800660e:	bb7b      	cbnz	r3, 8006670 <_strtod_l+0x8f8>
 8006610:	f1ba 0f00 	cmp.w	sl, #0
 8006614:	d12c      	bne.n	8006670 <_strtod_l+0x8f8>
 8006616:	9904      	ldr	r1, [sp, #16]
 8006618:	4a9a      	ldr	r2, [pc, #616]	; (8006884 <_strtod_l+0xb0c>)
 800661a:	465b      	mov	r3, fp
 800661c:	b1f1      	cbz	r1, 800665c <_strtod_l+0x8e4>
 800661e:	ea02 010b 	and.w	r1, r2, fp
 8006622:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006626:	dc19      	bgt.n	800665c <_strtod_l+0x8e4>
 8006628:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800662c:	f77f ae5b 	ble.w	80062e6 <_strtod_l+0x56e>
 8006630:	4a96      	ldr	r2, [pc, #600]	; (800688c <_strtod_l+0xb14>)
 8006632:	2300      	movs	r3, #0
 8006634:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8006638:	4650      	mov	r0, sl
 800663a:	4659      	mov	r1, fp
 800663c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006640:	f7f9 ff86 	bl	8000550 <__aeabi_dmul>
 8006644:	4682      	mov	sl, r0
 8006646:	468b      	mov	fp, r1
 8006648:	2900      	cmp	r1, #0
 800664a:	f47f adbe 	bne.w	80061ca <_strtod_l+0x452>
 800664e:	2800      	cmp	r0, #0
 8006650:	f47f adbb 	bne.w	80061ca <_strtod_l+0x452>
 8006654:	2322      	movs	r3, #34	; 0x22
 8006656:	f8c9 3000 	str.w	r3, [r9]
 800665a:	e5b6      	b.n	80061ca <_strtod_l+0x452>
 800665c:	4013      	ands	r3, r2
 800665e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006662:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006666:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800666a:	f04f 3aff 	mov.w	sl, #4294967295
 800666e:	e76a      	b.n	8006546 <_strtod_l+0x7ce>
 8006670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006672:	b193      	cbz	r3, 800669a <_strtod_l+0x922>
 8006674:	422b      	tst	r3, r5
 8006676:	f43f af66 	beq.w	8006546 <_strtod_l+0x7ce>
 800667a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800667c:	9a04      	ldr	r2, [sp, #16]
 800667e:	4650      	mov	r0, sl
 8006680:	4659      	mov	r1, fp
 8006682:	b173      	cbz	r3, 80066a2 <_strtod_l+0x92a>
 8006684:	f7ff fb5a 	bl	8005d3c <sulp>
 8006688:	4602      	mov	r2, r0
 800668a:	460b      	mov	r3, r1
 800668c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006690:	f7f9 fda8 	bl	80001e4 <__adddf3>
 8006694:	4682      	mov	sl, r0
 8006696:	468b      	mov	fp, r1
 8006698:	e755      	b.n	8006546 <_strtod_l+0x7ce>
 800669a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800669c:	ea13 0f0a 	tst.w	r3, sl
 80066a0:	e7e9      	b.n	8006676 <_strtod_l+0x8fe>
 80066a2:	f7ff fb4b 	bl	8005d3c <sulp>
 80066a6:	4602      	mov	r2, r0
 80066a8:	460b      	mov	r3, r1
 80066aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80066ae:	f7f9 fd97 	bl	80001e0 <__aeabi_dsub>
 80066b2:	2200      	movs	r2, #0
 80066b4:	2300      	movs	r3, #0
 80066b6:	4682      	mov	sl, r0
 80066b8:	468b      	mov	fp, r1
 80066ba:	f7fa f9b1 	bl	8000a20 <__aeabi_dcmpeq>
 80066be:	2800      	cmp	r0, #0
 80066c0:	f47f ae11 	bne.w	80062e6 <_strtod_l+0x56e>
 80066c4:	e73f      	b.n	8006546 <_strtod_l+0x7ce>
 80066c6:	4641      	mov	r1, r8
 80066c8:	4620      	mov	r0, r4
 80066ca:	f001 f832 	bl	8007732 <__ratio>
 80066ce:	ec57 6b10 	vmov	r6, r7, d0
 80066d2:	2200      	movs	r2, #0
 80066d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80066d8:	ee10 0a10 	vmov	r0, s0
 80066dc:	4639      	mov	r1, r7
 80066de:	f7fa f9b3 	bl	8000a48 <__aeabi_dcmple>
 80066e2:	2800      	cmp	r0, #0
 80066e4:	d077      	beq.n	80067d6 <_strtod_l+0xa5e>
 80066e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d04a      	beq.n	8006782 <_strtod_l+0xa0a>
 80066ec:	4b68      	ldr	r3, [pc, #416]	; (8006890 <_strtod_l+0xb18>)
 80066ee:	2200      	movs	r2, #0
 80066f0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80066f4:	4f66      	ldr	r7, [pc, #408]	; (8006890 <_strtod_l+0xb18>)
 80066f6:	2600      	movs	r6, #0
 80066f8:	4b62      	ldr	r3, [pc, #392]	; (8006884 <_strtod_l+0xb0c>)
 80066fa:	402b      	ands	r3, r5
 80066fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80066fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006700:	4b64      	ldr	r3, [pc, #400]	; (8006894 <_strtod_l+0xb1c>)
 8006702:	429a      	cmp	r2, r3
 8006704:	f040 80ce 	bne.w	80068a4 <_strtod_l+0xb2c>
 8006708:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800670c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006710:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8006714:	ec4b ab10 	vmov	d0, sl, fp
 8006718:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800671c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006720:	f000 ff42 	bl	80075a8 <__ulp>
 8006724:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006728:	ec53 2b10 	vmov	r2, r3, d0
 800672c:	f7f9 ff10 	bl	8000550 <__aeabi_dmul>
 8006730:	4652      	mov	r2, sl
 8006732:	465b      	mov	r3, fp
 8006734:	f7f9 fd56 	bl	80001e4 <__adddf3>
 8006738:	460b      	mov	r3, r1
 800673a:	4952      	ldr	r1, [pc, #328]	; (8006884 <_strtod_l+0xb0c>)
 800673c:	4a56      	ldr	r2, [pc, #344]	; (8006898 <_strtod_l+0xb20>)
 800673e:	4019      	ands	r1, r3
 8006740:	4291      	cmp	r1, r2
 8006742:	4682      	mov	sl, r0
 8006744:	d95b      	bls.n	80067fe <_strtod_l+0xa86>
 8006746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006748:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800674c:	4293      	cmp	r3, r2
 800674e:	d103      	bne.n	8006758 <_strtod_l+0x9e0>
 8006750:	9b08      	ldr	r3, [sp, #32]
 8006752:	3301      	adds	r3, #1
 8006754:	f43f ad2e 	beq.w	80061b4 <_strtod_l+0x43c>
 8006758:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8006888 <_strtod_l+0xb10>
 800675c:	f04f 3aff 	mov.w	sl, #4294967295
 8006760:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006762:	4648      	mov	r0, r9
 8006764:	f000 fc89 	bl	800707a <_Bfree>
 8006768:	9905      	ldr	r1, [sp, #20]
 800676a:	4648      	mov	r0, r9
 800676c:	f000 fc85 	bl	800707a <_Bfree>
 8006770:	4641      	mov	r1, r8
 8006772:	4648      	mov	r0, r9
 8006774:	f000 fc81 	bl	800707a <_Bfree>
 8006778:	4621      	mov	r1, r4
 800677a:	4648      	mov	r0, r9
 800677c:	f000 fc7d 	bl	800707a <_Bfree>
 8006780:	e619      	b.n	80063b6 <_strtod_l+0x63e>
 8006782:	f1ba 0f00 	cmp.w	sl, #0
 8006786:	d11a      	bne.n	80067be <_strtod_l+0xa46>
 8006788:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800678c:	b9eb      	cbnz	r3, 80067ca <_strtod_l+0xa52>
 800678e:	2200      	movs	r2, #0
 8006790:	4b3f      	ldr	r3, [pc, #252]	; (8006890 <_strtod_l+0xb18>)
 8006792:	4630      	mov	r0, r6
 8006794:	4639      	mov	r1, r7
 8006796:	f7fa f94d 	bl	8000a34 <__aeabi_dcmplt>
 800679a:	b9c8      	cbnz	r0, 80067d0 <_strtod_l+0xa58>
 800679c:	4630      	mov	r0, r6
 800679e:	4639      	mov	r1, r7
 80067a0:	2200      	movs	r2, #0
 80067a2:	4b3e      	ldr	r3, [pc, #248]	; (800689c <_strtod_l+0xb24>)
 80067a4:	f7f9 fed4 	bl	8000550 <__aeabi_dmul>
 80067a8:	4606      	mov	r6, r0
 80067aa:	460f      	mov	r7, r1
 80067ac:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80067b0:	9618      	str	r6, [sp, #96]	; 0x60
 80067b2:	9319      	str	r3, [sp, #100]	; 0x64
 80067b4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80067b8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80067bc:	e79c      	b.n	80066f8 <_strtod_l+0x980>
 80067be:	f1ba 0f01 	cmp.w	sl, #1
 80067c2:	d102      	bne.n	80067ca <_strtod_l+0xa52>
 80067c4:	2d00      	cmp	r5, #0
 80067c6:	f43f ad8e 	beq.w	80062e6 <_strtod_l+0x56e>
 80067ca:	2200      	movs	r2, #0
 80067cc:	4b34      	ldr	r3, [pc, #208]	; (80068a0 <_strtod_l+0xb28>)
 80067ce:	e78f      	b.n	80066f0 <_strtod_l+0x978>
 80067d0:	2600      	movs	r6, #0
 80067d2:	4f32      	ldr	r7, [pc, #200]	; (800689c <_strtod_l+0xb24>)
 80067d4:	e7ea      	b.n	80067ac <_strtod_l+0xa34>
 80067d6:	4b31      	ldr	r3, [pc, #196]	; (800689c <_strtod_l+0xb24>)
 80067d8:	4630      	mov	r0, r6
 80067da:	4639      	mov	r1, r7
 80067dc:	2200      	movs	r2, #0
 80067de:	f7f9 feb7 	bl	8000550 <__aeabi_dmul>
 80067e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067e4:	4606      	mov	r6, r0
 80067e6:	460f      	mov	r7, r1
 80067e8:	b933      	cbnz	r3, 80067f8 <_strtod_l+0xa80>
 80067ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80067ee:	9010      	str	r0, [sp, #64]	; 0x40
 80067f0:	9311      	str	r3, [sp, #68]	; 0x44
 80067f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80067f6:	e7df      	b.n	80067b8 <_strtod_l+0xa40>
 80067f8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80067fc:	e7f9      	b.n	80067f2 <_strtod_l+0xa7a>
 80067fe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006802:	9b04      	ldr	r3, [sp, #16]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d1ab      	bne.n	8006760 <_strtod_l+0x9e8>
 8006808:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800680c:	0d1b      	lsrs	r3, r3, #20
 800680e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006810:	051b      	lsls	r3, r3, #20
 8006812:	429a      	cmp	r2, r3
 8006814:	465d      	mov	r5, fp
 8006816:	d1a3      	bne.n	8006760 <_strtod_l+0x9e8>
 8006818:	4639      	mov	r1, r7
 800681a:	4630      	mov	r0, r6
 800681c:	f7fa f948 	bl	8000ab0 <__aeabi_d2iz>
 8006820:	f7f9 fe2c 	bl	800047c <__aeabi_i2d>
 8006824:	460b      	mov	r3, r1
 8006826:	4602      	mov	r2, r0
 8006828:	4639      	mov	r1, r7
 800682a:	4630      	mov	r0, r6
 800682c:	f7f9 fcd8 	bl	80001e0 <__aeabi_dsub>
 8006830:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006832:	4606      	mov	r6, r0
 8006834:	460f      	mov	r7, r1
 8006836:	b933      	cbnz	r3, 8006846 <_strtod_l+0xace>
 8006838:	f1ba 0f00 	cmp.w	sl, #0
 800683c:	d103      	bne.n	8006846 <_strtod_l+0xace>
 800683e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8006842:	2d00      	cmp	r5, #0
 8006844:	d06d      	beq.n	8006922 <_strtod_l+0xbaa>
 8006846:	a30a      	add	r3, pc, #40	; (adr r3, 8006870 <_strtod_l+0xaf8>)
 8006848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800684c:	4630      	mov	r0, r6
 800684e:	4639      	mov	r1, r7
 8006850:	f7fa f8f0 	bl	8000a34 <__aeabi_dcmplt>
 8006854:	2800      	cmp	r0, #0
 8006856:	f47f acb8 	bne.w	80061ca <_strtod_l+0x452>
 800685a:	a307      	add	r3, pc, #28	; (adr r3, 8006878 <_strtod_l+0xb00>)
 800685c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006860:	4630      	mov	r0, r6
 8006862:	4639      	mov	r1, r7
 8006864:	f7fa f904 	bl	8000a70 <__aeabi_dcmpgt>
 8006868:	2800      	cmp	r0, #0
 800686a:	f43f af79 	beq.w	8006760 <_strtod_l+0x9e8>
 800686e:	e4ac      	b.n	80061ca <_strtod_l+0x452>
 8006870:	94a03595 	.word	0x94a03595
 8006874:	3fdfffff 	.word	0x3fdfffff
 8006878:	35afe535 	.word	0x35afe535
 800687c:	3fe00000 	.word	0x3fe00000
 8006880:	000fffff 	.word	0x000fffff
 8006884:	7ff00000 	.word	0x7ff00000
 8006888:	7fefffff 	.word	0x7fefffff
 800688c:	39500000 	.word	0x39500000
 8006890:	3ff00000 	.word	0x3ff00000
 8006894:	7fe00000 	.word	0x7fe00000
 8006898:	7c9fffff 	.word	0x7c9fffff
 800689c:	3fe00000 	.word	0x3fe00000
 80068a0:	bff00000 	.word	0xbff00000
 80068a4:	9b04      	ldr	r3, [sp, #16]
 80068a6:	b333      	cbz	r3, 80068f6 <_strtod_l+0xb7e>
 80068a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80068aa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80068ae:	d822      	bhi.n	80068f6 <_strtod_l+0xb7e>
 80068b0:	a327      	add	r3, pc, #156	; (adr r3, 8006950 <_strtod_l+0xbd8>)
 80068b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b6:	4630      	mov	r0, r6
 80068b8:	4639      	mov	r1, r7
 80068ba:	f7fa f8c5 	bl	8000a48 <__aeabi_dcmple>
 80068be:	b1a0      	cbz	r0, 80068ea <_strtod_l+0xb72>
 80068c0:	4639      	mov	r1, r7
 80068c2:	4630      	mov	r0, r6
 80068c4:	f7fa f91c 	bl	8000b00 <__aeabi_d2uiz>
 80068c8:	2800      	cmp	r0, #0
 80068ca:	bf08      	it	eq
 80068cc:	2001      	moveq	r0, #1
 80068ce:	f7f9 fdc5 	bl	800045c <__aeabi_ui2d>
 80068d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068d4:	4606      	mov	r6, r0
 80068d6:	460f      	mov	r7, r1
 80068d8:	bb03      	cbnz	r3, 800691c <_strtod_l+0xba4>
 80068da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80068de:	9012      	str	r0, [sp, #72]	; 0x48
 80068e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80068e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80068e6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80068ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068ee:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80068f2:	1a9b      	subs	r3, r3, r2
 80068f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80068f6:	ed9d 0b08 	vldr	d0, [sp, #32]
 80068fa:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80068fe:	f000 fe53 	bl	80075a8 <__ulp>
 8006902:	4650      	mov	r0, sl
 8006904:	ec53 2b10 	vmov	r2, r3, d0
 8006908:	4659      	mov	r1, fp
 800690a:	f7f9 fe21 	bl	8000550 <__aeabi_dmul>
 800690e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006912:	f7f9 fc67 	bl	80001e4 <__adddf3>
 8006916:	4682      	mov	sl, r0
 8006918:	468b      	mov	fp, r1
 800691a:	e772      	b.n	8006802 <_strtod_l+0xa8a>
 800691c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8006920:	e7df      	b.n	80068e2 <_strtod_l+0xb6a>
 8006922:	a30d      	add	r3, pc, #52	; (adr r3, 8006958 <_strtod_l+0xbe0>)
 8006924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006928:	f7fa f884 	bl	8000a34 <__aeabi_dcmplt>
 800692c:	e79c      	b.n	8006868 <_strtod_l+0xaf0>
 800692e:	2300      	movs	r3, #0
 8006930:	930d      	str	r3, [sp, #52]	; 0x34
 8006932:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006934:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006936:	6013      	str	r3, [r2, #0]
 8006938:	f7ff ba61 	b.w	8005dfe <_strtod_l+0x86>
 800693c:	2b65      	cmp	r3, #101	; 0x65
 800693e:	f04f 0200 	mov.w	r2, #0
 8006942:	f43f ab4e 	beq.w	8005fe2 <_strtod_l+0x26a>
 8006946:	2101      	movs	r1, #1
 8006948:	4614      	mov	r4, r2
 800694a:	9104      	str	r1, [sp, #16]
 800694c:	f7ff bacb 	b.w	8005ee6 <_strtod_l+0x16e>
 8006950:	ffc00000 	.word	0xffc00000
 8006954:	41dfffff 	.word	0x41dfffff
 8006958:	94a03595 	.word	0x94a03595
 800695c:	3fcfffff 	.word	0x3fcfffff

08006960 <strtod>:
 8006960:	4b07      	ldr	r3, [pc, #28]	; (8006980 <strtod+0x20>)
 8006962:	4a08      	ldr	r2, [pc, #32]	; (8006984 <strtod+0x24>)
 8006964:	b410      	push	{r4}
 8006966:	681c      	ldr	r4, [r3, #0]
 8006968:	6a23      	ldr	r3, [r4, #32]
 800696a:	2b00      	cmp	r3, #0
 800696c:	bf08      	it	eq
 800696e:	4613      	moveq	r3, r2
 8006970:	460a      	mov	r2, r1
 8006972:	4601      	mov	r1, r0
 8006974:	4620      	mov	r0, r4
 8006976:	f85d 4b04 	ldr.w	r4, [sp], #4
 800697a:	f7ff b9fd 	b.w	8005d78 <_strtod_l>
 800697e:	bf00      	nop
 8006980:	20000010 	.word	0x20000010
 8006984:	20000074 	.word	0x20000074

08006988 <rshift>:
 8006988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800698a:	6906      	ldr	r6, [r0, #16]
 800698c:	114b      	asrs	r3, r1, #5
 800698e:	429e      	cmp	r6, r3
 8006990:	f100 0414 	add.w	r4, r0, #20
 8006994:	dd30      	ble.n	80069f8 <rshift+0x70>
 8006996:	f011 011f 	ands.w	r1, r1, #31
 800699a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800699e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80069a2:	d108      	bne.n	80069b6 <rshift+0x2e>
 80069a4:	4621      	mov	r1, r4
 80069a6:	42b2      	cmp	r2, r6
 80069a8:	460b      	mov	r3, r1
 80069aa:	d211      	bcs.n	80069d0 <rshift+0x48>
 80069ac:	f852 3b04 	ldr.w	r3, [r2], #4
 80069b0:	f841 3b04 	str.w	r3, [r1], #4
 80069b4:	e7f7      	b.n	80069a6 <rshift+0x1e>
 80069b6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80069ba:	f1c1 0c20 	rsb	ip, r1, #32
 80069be:	40cd      	lsrs	r5, r1
 80069c0:	3204      	adds	r2, #4
 80069c2:	4623      	mov	r3, r4
 80069c4:	42b2      	cmp	r2, r6
 80069c6:	4617      	mov	r7, r2
 80069c8:	d30c      	bcc.n	80069e4 <rshift+0x5c>
 80069ca:	601d      	str	r5, [r3, #0]
 80069cc:	b105      	cbz	r5, 80069d0 <rshift+0x48>
 80069ce:	3304      	adds	r3, #4
 80069d0:	1b1a      	subs	r2, r3, r4
 80069d2:	42a3      	cmp	r3, r4
 80069d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80069d8:	bf08      	it	eq
 80069da:	2300      	moveq	r3, #0
 80069dc:	6102      	str	r2, [r0, #16]
 80069de:	bf08      	it	eq
 80069e0:	6143      	streq	r3, [r0, #20]
 80069e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069e4:	683f      	ldr	r7, [r7, #0]
 80069e6:	fa07 f70c 	lsl.w	r7, r7, ip
 80069ea:	433d      	orrs	r5, r7
 80069ec:	f843 5b04 	str.w	r5, [r3], #4
 80069f0:	f852 5b04 	ldr.w	r5, [r2], #4
 80069f4:	40cd      	lsrs	r5, r1
 80069f6:	e7e5      	b.n	80069c4 <rshift+0x3c>
 80069f8:	4623      	mov	r3, r4
 80069fa:	e7e9      	b.n	80069d0 <rshift+0x48>

080069fc <__hexdig_fun>:
 80069fc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006a00:	2b09      	cmp	r3, #9
 8006a02:	d802      	bhi.n	8006a0a <__hexdig_fun+0xe>
 8006a04:	3820      	subs	r0, #32
 8006a06:	b2c0      	uxtb	r0, r0
 8006a08:	4770      	bx	lr
 8006a0a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006a0e:	2b05      	cmp	r3, #5
 8006a10:	d801      	bhi.n	8006a16 <__hexdig_fun+0x1a>
 8006a12:	3847      	subs	r0, #71	; 0x47
 8006a14:	e7f7      	b.n	8006a06 <__hexdig_fun+0xa>
 8006a16:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006a1a:	2b05      	cmp	r3, #5
 8006a1c:	d801      	bhi.n	8006a22 <__hexdig_fun+0x26>
 8006a1e:	3827      	subs	r0, #39	; 0x27
 8006a20:	e7f1      	b.n	8006a06 <__hexdig_fun+0xa>
 8006a22:	2000      	movs	r0, #0
 8006a24:	4770      	bx	lr

08006a26 <__gethex>:
 8006a26:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a2a:	b08b      	sub	sp, #44	; 0x2c
 8006a2c:	468a      	mov	sl, r1
 8006a2e:	9002      	str	r0, [sp, #8]
 8006a30:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006a32:	9306      	str	r3, [sp, #24]
 8006a34:	4690      	mov	r8, r2
 8006a36:	f000 facd 	bl	8006fd4 <__localeconv_l>
 8006a3a:	6803      	ldr	r3, [r0, #0]
 8006a3c:	9303      	str	r3, [sp, #12]
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7f9 fbc2 	bl	80001c8 <strlen>
 8006a44:	9b03      	ldr	r3, [sp, #12]
 8006a46:	9001      	str	r0, [sp, #4]
 8006a48:	4403      	add	r3, r0
 8006a4a:	f04f 0b00 	mov.w	fp, #0
 8006a4e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006a52:	9307      	str	r3, [sp, #28]
 8006a54:	f8da 3000 	ldr.w	r3, [sl]
 8006a58:	3302      	adds	r3, #2
 8006a5a:	461f      	mov	r7, r3
 8006a5c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006a60:	2830      	cmp	r0, #48	; 0x30
 8006a62:	d06c      	beq.n	8006b3e <__gethex+0x118>
 8006a64:	f7ff ffca 	bl	80069fc <__hexdig_fun>
 8006a68:	4604      	mov	r4, r0
 8006a6a:	2800      	cmp	r0, #0
 8006a6c:	d16a      	bne.n	8006b44 <__gethex+0x11e>
 8006a6e:	9a01      	ldr	r2, [sp, #4]
 8006a70:	9903      	ldr	r1, [sp, #12]
 8006a72:	4638      	mov	r0, r7
 8006a74:	f000 ff44 	bl	8007900 <strncmp>
 8006a78:	2800      	cmp	r0, #0
 8006a7a:	d166      	bne.n	8006b4a <__gethex+0x124>
 8006a7c:	9b01      	ldr	r3, [sp, #4]
 8006a7e:	5cf8      	ldrb	r0, [r7, r3]
 8006a80:	18fe      	adds	r6, r7, r3
 8006a82:	f7ff ffbb 	bl	80069fc <__hexdig_fun>
 8006a86:	2800      	cmp	r0, #0
 8006a88:	d062      	beq.n	8006b50 <__gethex+0x12a>
 8006a8a:	4633      	mov	r3, r6
 8006a8c:	7818      	ldrb	r0, [r3, #0]
 8006a8e:	2830      	cmp	r0, #48	; 0x30
 8006a90:	461f      	mov	r7, r3
 8006a92:	f103 0301 	add.w	r3, r3, #1
 8006a96:	d0f9      	beq.n	8006a8c <__gethex+0x66>
 8006a98:	f7ff ffb0 	bl	80069fc <__hexdig_fun>
 8006a9c:	fab0 f580 	clz	r5, r0
 8006aa0:	096d      	lsrs	r5, r5, #5
 8006aa2:	4634      	mov	r4, r6
 8006aa4:	f04f 0b01 	mov.w	fp, #1
 8006aa8:	463a      	mov	r2, r7
 8006aaa:	4616      	mov	r6, r2
 8006aac:	3201      	adds	r2, #1
 8006aae:	7830      	ldrb	r0, [r6, #0]
 8006ab0:	f7ff ffa4 	bl	80069fc <__hexdig_fun>
 8006ab4:	2800      	cmp	r0, #0
 8006ab6:	d1f8      	bne.n	8006aaa <__gethex+0x84>
 8006ab8:	9a01      	ldr	r2, [sp, #4]
 8006aba:	9903      	ldr	r1, [sp, #12]
 8006abc:	4630      	mov	r0, r6
 8006abe:	f000 ff1f 	bl	8007900 <strncmp>
 8006ac2:	b950      	cbnz	r0, 8006ada <__gethex+0xb4>
 8006ac4:	b954      	cbnz	r4, 8006adc <__gethex+0xb6>
 8006ac6:	9b01      	ldr	r3, [sp, #4]
 8006ac8:	18f4      	adds	r4, r6, r3
 8006aca:	4622      	mov	r2, r4
 8006acc:	4616      	mov	r6, r2
 8006ace:	3201      	adds	r2, #1
 8006ad0:	7830      	ldrb	r0, [r6, #0]
 8006ad2:	f7ff ff93 	bl	80069fc <__hexdig_fun>
 8006ad6:	2800      	cmp	r0, #0
 8006ad8:	d1f8      	bne.n	8006acc <__gethex+0xa6>
 8006ada:	b10c      	cbz	r4, 8006ae0 <__gethex+0xba>
 8006adc:	1ba4      	subs	r4, r4, r6
 8006ade:	00a4      	lsls	r4, r4, #2
 8006ae0:	7833      	ldrb	r3, [r6, #0]
 8006ae2:	2b50      	cmp	r3, #80	; 0x50
 8006ae4:	d001      	beq.n	8006aea <__gethex+0xc4>
 8006ae6:	2b70      	cmp	r3, #112	; 0x70
 8006ae8:	d140      	bne.n	8006b6c <__gethex+0x146>
 8006aea:	7873      	ldrb	r3, [r6, #1]
 8006aec:	2b2b      	cmp	r3, #43	; 0x2b
 8006aee:	d031      	beq.n	8006b54 <__gethex+0x12e>
 8006af0:	2b2d      	cmp	r3, #45	; 0x2d
 8006af2:	d033      	beq.n	8006b5c <__gethex+0x136>
 8006af4:	1c71      	adds	r1, r6, #1
 8006af6:	f04f 0900 	mov.w	r9, #0
 8006afa:	7808      	ldrb	r0, [r1, #0]
 8006afc:	f7ff ff7e 	bl	80069fc <__hexdig_fun>
 8006b00:	1e43      	subs	r3, r0, #1
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	2b18      	cmp	r3, #24
 8006b06:	d831      	bhi.n	8006b6c <__gethex+0x146>
 8006b08:	f1a0 0210 	sub.w	r2, r0, #16
 8006b0c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006b10:	f7ff ff74 	bl	80069fc <__hexdig_fun>
 8006b14:	1e43      	subs	r3, r0, #1
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	2b18      	cmp	r3, #24
 8006b1a:	d922      	bls.n	8006b62 <__gethex+0x13c>
 8006b1c:	f1b9 0f00 	cmp.w	r9, #0
 8006b20:	d000      	beq.n	8006b24 <__gethex+0xfe>
 8006b22:	4252      	negs	r2, r2
 8006b24:	4414      	add	r4, r2
 8006b26:	f8ca 1000 	str.w	r1, [sl]
 8006b2a:	b30d      	cbz	r5, 8006b70 <__gethex+0x14a>
 8006b2c:	f1bb 0f00 	cmp.w	fp, #0
 8006b30:	bf0c      	ite	eq
 8006b32:	2706      	moveq	r7, #6
 8006b34:	2700      	movne	r7, #0
 8006b36:	4638      	mov	r0, r7
 8006b38:	b00b      	add	sp, #44	; 0x2c
 8006b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b3e:	f10b 0b01 	add.w	fp, fp, #1
 8006b42:	e78a      	b.n	8006a5a <__gethex+0x34>
 8006b44:	2500      	movs	r5, #0
 8006b46:	462c      	mov	r4, r5
 8006b48:	e7ae      	b.n	8006aa8 <__gethex+0x82>
 8006b4a:	463e      	mov	r6, r7
 8006b4c:	2501      	movs	r5, #1
 8006b4e:	e7c7      	b.n	8006ae0 <__gethex+0xba>
 8006b50:	4604      	mov	r4, r0
 8006b52:	e7fb      	b.n	8006b4c <__gethex+0x126>
 8006b54:	f04f 0900 	mov.w	r9, #0
 8006b58:	1cb1      	adds	r1, r6, #2
 8006b5a:	e7ce      	b.n	8006afa <__gethex+0xd4>
 8006b5c:	f04f 0901 	mov.w	r9, #1
 8006b60:	e7fa      	b.n	8006b58 <__gethex+0x132>
 8006b62:	230a      	movs	r3, #10
 8006b64:	fb03 0202 	mla	r2, r3, r2, r0
 8006b68:	3a10      	subs	r2, #16
 8006b6a:	e7cf      	b.n	8006b0c <__gethex+0xe6>
 8006b6c:	4631      	mov	r1, r6
 8006b6e:	e7da      	b.n	8006b26 <__gethex+0x100>
 8006b70:	1bf3      	subs	r3, r6, r7
 8006b72:	3b01      	subs	r3, #1
 8006b74:	4629      	mov	r1, r5
 8006b76:	2b07      	cmp	r3, #7
 8006b78:	dc49      	bgt.n	8006c0e <__gethex+0x1e8>
 8006b7a:	9802      	ldr	r0, [sp, #8]
 8006b7c:	f000 fa49 	bl	8007012 <_Balloc>
 8006b80:	9b01      	ldr	r3, [sp, #4]
 8006b82:	f100 0914 	add.w	r9, r0, #20
 8006b86:	f04f 0b00 	mov.w	fp, #0
 8006b8a:	f1c3 0301 	rsb	r3, r3, #1
 8006b8e:	4605      	mov	r5, r0
 8006b90:	f8cd 9010 	str.w	r9, [sp, #16]
 8006b94:	46da      	mov	sl, fp
 8006b96:	9308      	str	r3, [sp, #32]
 8006b98:	42b7      	cmp	r7, r6
 8006b9a:	d33b      	bcc.n	8006c14 <__gethex+0x1ee>
 8006b9c:	9804      	ldr	r0, [sp, #16]
 8006b9e:	f840 ab04 	str.w	sl, [r0], #4
 8006ba2:	eba0 0009 	sub.w	r0, r0, r9
 8006ba6:	1080      	asrs	r0, r0, #2
 8006ba8:	6128      	str	r0, [r5, #16]
 8006baa:	0147      	lsls	r7, r0, #5
 8006bac:	4650      	mov	r0, sl
 8006bae:	f000 faf4 	bl	800719a <__hi0bits>
 8006bb2:	f8d8 6000 	ldr.w	r6, [r8]
 8006bb6:	1a3f      	subs	r7, r7, r0
 8006bb8:	42b7      	cmp	r7, r6
 8006bba:	dd64      	ble.n	8006c86 <__gethex+0x260>
 8006bbc:	1bbf      	subs	r7, r7, r6
 8006bbe:	4639      	mov	r1, r7
 8006bc0:	4628      	mov	r0, r5
 8006bc2:	f000 fe03 	bl	80077cc <__any_on>
 8006bc6:	4682      	mov	sl, r0
 8006bc8:	b178      	cbz	r0, 8006bea <__gethex+0x1c4>
 8006bca:	1e7b      	subs	r3, r7, #1
 8006bcc:	1159      	asrs	r1, r3, #5
 8006bce:	f003 021f 	and.w	r2, r3, #31
 8006bd2:	f04f 0a01 	mov.w	sl, #1
 8006bd6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006bda:	fa0a f202 	lsl.w	r2, sl, r2
 8006bde:	420a      	tst	r2, r1
 8006be0:	d003      	beq.n	8006bea <__gethex+0x1c4>
 8006be2:	4553      	cmp	r3, sl
 8006be4:	dc46      	bgt.n	8006c74 <__gethex+0x24e>
 8006be6:	f04f 0a02 	mov.w	sl, #2
 8006bea:	4639      	mov	r1, r7
 8006bec:	4628      	mov	r0, r5
 8006bee:	f7ff fecb 	bl	8006988 <rshift>
 8006bf2:	443c      	add	r4, r7
 8006bf4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006bf8:	42a3      	cmp	r3, r4
 8006bfa:	da52      	bge.n	8006ca2 <__gethex+0x27c>
 8006bfc:	4629      	mov	r1, r5
 8006bfe:	9802      	ldr	r0, [sp, #8]
 8006c00:	f000 fa3b 	bl	800707a <_Bfree>
 8006c04:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006c06:	2300      	movs	r3, #0
 8006c08:	6013      	str	r3, [r2, #0]
 8006c0a:	27a3      	movs	r7, #163	; 0xa3
 8006c0c:	e793      	b.n	8006b36 <__gethex+0x110>
 8006c0e:	3101      	adds	r1, #1
 8006c10:	105b      	asrs	r3, r3, #1
 8006c12:	e7b0      	b.n	8006b76 <__gethex+0x150>
 8006c14:	1e73      	subs	r3, r6, #1
 8006c16:	9305      	str	r3, [sp, #20]
 8006c18:	9a07      	ldr	r2, [sp, #28]
 8006c1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d018      	beq.n	8006c54 <__gethex+0x22e>
 8006c22:	f1bb 0f20 	cmp.w	fp, #32
 8006c26:	d107      	bne.n	8006c38 <__gethex+0x212>
 8006c28:	9b04      	ldr	r3, [sp, #16]
 8006c2a:	f8c3 a000 	str.w	sl, [r3]
 8006c2e:	3304      	adds	r3, #4
 8006c30:	f04f 0a00 	mov.w	sl, #0
 8006c34:	9304      	str	r3, [sp, #16]
 8006c36:	46d3      	mov	fp, sl
 8006c38:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006c3c:	f7ff fede 	bl	80069fc <__hexdig_fun>
 8006c40:	f000 000f 	and.w	r0, r0, #15
 8006c44:	fa00 f00b 	lsl.w	r0, r0, fp
 8006c48:	ea4a 0a00 	orr.w	sl, sl, r0
 8006c4c:	f10b 0b04 	add.w	fp, fp, #4
 8006c50:	9b05      	ldr	r3, [sp, #20]
 8006c52:	e00d      	b.n	8006c70 <__gethex+0x24a>
 8006c54:	9b05      	ldr	r3, [sp, #20]
 8006c56:	9a08      	ldr	r2, [sp, #32]
 8006c58:	4413      	add	r3, r2
 8006c5a:	42bb      	cmp	r3, r7
 8006c5c:	d3e1      	bcc.n	8006c22 <__gethex+0x1fc>
 8006c5e:	4618      	mov	r0, r3
 8006c60:	9a01      	ldr	r2, [sp, #4]
 8006c62:	9903      	ldr	r1, [sp, #12]
 8006c64:	9309      	str	r3, [sp, #36]	; 0x24
 8006c66:	f000 fe4b 	bl	8007900 <strncmp>
 8006c6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c6c:	2800      	cmp	r0, #0
 8006c6e:	d1d8      	bne.n	8006c22 <__gethex+0x1fc>
 8006c70:	461e      	mov	r6, r3
 8006c72:	e791      	b.n	8006b98 <__gethex+0x172>
 8006c74:	1eb9      	subs	r1, r7, #2
 8006c76:	4628      	mov	r0, r5
 8006c78:	f000 fda8 	bl	80077cc <__any_on>
 8006c7c:	2800      	cmp	r0, #0
 8006c7e:	d0b2      	beq.n	8006be6 <__gethex+0x1c0>
 8006c80:	f04f 0a03 	mov.w	sl, #3
 8006c84:	e7b1      	b.n	8006bea <__gethex+0x1c4>
 8006c86:	da09      	bge.n	8006c9c <__gethex+0x276>
 8006c88:	1bf7      	subs	r7, r6, r7
 8006c8a:	4629      	mov	r1, r5
 8006c8c:	463a      	mov	r2, r7
 8006c8e:	9802      	ldr	r0, [sp, #8]
 8006c90:	f000 fbbe 	bl	8007410 <__lshift>
 8006c94:	1be4      	subs	r4, r4, r7
 8006c96:	4605      	mov	r5, r0
 8006c98:	f100 0914 	add.w	r9, r0, #20
 8006c9c:	f04f 0a00 	mov.w	sl, #0
 8006ca0:	e7a8      	b.n	8006bf4 <__gethex+0x1ce>
 8006ca2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006ca6:	42a0      	cmp	r0, r4
 8006ca8:	dd6a      	ble.n	8006d80 <__gethex+0x35a>
 8006caa:	1b04      	subs	r4, r0, r4
 8006cac:	42a6      	cmp	r6, r4
 8006cae:	dc2e      	bgt.n	8006d0e <__gethex+0x2e8>
 8006cb0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006cb4:	2b02      	cmp	r3, #2
 8006cb6:	d022      	beq.n	8006cfe <__gethex+0x2d8>
 8006cb8:	2b03      	cmp	r3, #3
 8006cba:	d024      	beq.n	8006d06 <__gethex+0x2e0>
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d115      	bne.n	8006cec <__gethex+0x2c6>
 8006cc0:	42a6      	cmp	r6, r4
 8006cc2:	d113      	bne.n	8006cec <__gethex+0x2c6>
 8006cc4:	2e01      	cmp	r6, #1
 8006cc6:	dc0b      	bgt.n	8006ce0 <__gethex+0x2ba>
 8006cc8:	9a06      	ldr	r2, [sp, #24]
 8006cca:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006cce:	6013      	str	r3, [r2, #0]
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	612b      	str	r3, [r5, #16]
 8006cd4:	f8c9 3000 	str.w	r3, [r9]
 8006cd8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006cda:	2762      	movs	r7, #98	; 0x62
 8006cdc:	601d      	str	r5, [r3, #0]
 8006cde:	e72a      	b.n	8006b36 <__gethex+0x110>
 8006ce0:	1e71      	subs	r1, r6, #1
 8006ce2:	4628      	mov	r0, r5
 8006ce4:	f000 fd72 	bl	80077cc <__any_on>
 8006ce8:	2800      	cmp	r0, #0
 8006cea:	d1ed      	bne.n	8006cc8 <__gethex+0x2a2>
 8006cec:	4629      	mov	r1, r5
 8006cee:	9802      	ldr	r0, [sp, #8]
 8006cf0:	f000 f9c3 	bl	800707a <_Bfree>
 8006cf4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	6013      	str	r3, [r2, #0]
 8006cfa:	2750      	movs	r7, #80	; 0x50
 8006cfc:	e71b      	b.n	8006b36 <__gethex+0x110>
 8006cfe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d0e1      	beq.n	8006cc8 <__gethex+0x2a2>
 8006d04:	e7f2      	b.n	8006cec <__gethex+0x2c6>
 8006d06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d1dd      	bne.n	8006cc8 <__gethex+0x2a2>
 8006d0c:	e7ee      	b.n	8006cec <__gethex+0x2c6>
 8006d0e:	1e67      	subs	r7, r4, #1
 8006d10:	f1ba 0f00 	cmp.w	sl, #0
 8006d14:	d131      	bne.n	8006d7a <__gethex+0x354>
 8006d16:	b127      	cbz	r7, 8006d22 <__gethex+0x2fc>
 8006d18:	4639      	mov	r1, r7
 8006d1a:	4628      	mov	r0, r5
 8006d1c:	f000 fd56 	bl	80077cc <__any_on>
 8006d20:	4682      	mov	sl, r0
 8006d22:	117a      	asrs	r2, r7, #5
 8006d24:	2301      	movs	r3, #1
 8006d26:	f007 071f 	and.w	r7, r7, #31
 8006d2a:	fa03 f707 	lsl.w	r7, r3, r7
 8006d2e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8006d32:	4621      	mov	r1, r4
 8006d34:	421f      	tst	r7, r3
 8006d36:	4628      	mov	r0, r5
 8006d38:	bf18      	it	ne
 8006d3a:	f04a 0a02 	orrne.w	sl, sl, #2
 8006d3e:	1b36      	subs	r6, r6, r4
 8006d40:	f7ff fe22 	bl	8006988 <rshift>
 8006d44:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8006d48:	2702      	movs	r7, #2
 8006d4a:	f1ba 0f00 	cmp.w	sl, #0
 8006d4e:	d048      	beq.n	8006de2 <__gethex+0x3bc>
 8006d50:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	d015      	beq.n	8006d84 <__gethex+0x35e>
 8006d58:	2b03      	cmp	r3, #3
 8006d5a:	d017      	beq.n	8006d8c <__gethex+0x366>
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d109      	bne.n	8006d74 <__gethex+0x34e>
 8006d60:	f01a 0f02 	tst.w	sl, #2
 8006d64:	d006      	beq.n	8006d74 <__gethex+0x34e>
 8006d66:	f8d9 3000 	ldr.w	r3, [r9]
 8006d6a:	ea4a 0a03 	orr.w	sl, sl, r3
 8006d6e:	f01a 0f01 	tst.w	sl, #1
 8006d72:	d10e      	bne.n	8006d92 <__gethex+0x36c>
 8006d74:	f047 0710 	orr.w	r7, r7, #16
 8006d78:	e033      	b.n	8006de2 <__gethex+0x3bc>
 8006d7a:	f04f 0a01 	mov.w	sl, #1
 8006d7e:	e7d0      	b.n	8006d22 <__gethex+0x2fc>
 8006d80:	2701      	movs	r7, #1
 8006d82:	e7e2      	b.n	8006d4a <__gethex+0x324>
 8006d84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d86:	f1c3 0301 	rsb	r3, r3, #1
 8006d8a:	9315      	str	r3, [sp, #84]	; 0x54
 8006d8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d0f0      	beq.n	8006d74 <__gethex+0x34e>
 8006d92:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8006d96:	f105 0314 	add.w	r3, r5, #20
 8006d9a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8006d9e:	eb03 010a 	add.w	r1, r3, sl
 8006da2:	f04f 0c00 	mov.w	ip, #0
 8006da6:	4618      	mov	r0, r3
 8006da8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dac:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006db0:	d01c      	beq.n	8006dec <__gethex+0x3c6>
 8006db2:	3201      	adds	r2, #1
 8006db4:	6002      	str	r2, [r0, #0]
 8006db6:	2f02      	cmp	r7, #2
 8006db8:	f105 0314 	add.w	r3, r5, #20
 8006dbc:	d138      	bne.n	8006e30 <__gethex+0x40a>
 8006dbe:	f8d8 2000 	ldr.w	r2, [r8]
 8006dc2:	3a01      	subs	r2, #1
 8006dc4:	42b2      	cmp	r2, r6
 8006dc6:	d10a      	bne.n	8006dde <__gethex+0x3b8>
 8006dc8:	1171      	asrs	r1, r6, #5
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f006 061f 	and.w	r6, r6, #31
 8006dd0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006dd4:	fa02 f606 	lsl.w	r6, r2, r6
 8006dd8:	421e      	tst	r6, r3
 8006dda:	bf18      	it	ne
 8006ddc:	4617      	movne	r7, r2
 8006dde:	f047 0720 	orr.w	r7, r7, #32
 8006de2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006de4:	601d      	str	r5, [r3, #0]
 8006de6:	9b06      	ldr	r3, [sp, #24]
 8006de8:	601c      	str	r4, [r3, #0]
 8006dea:	e6a4      	b.n	8006b36 <__gethex+0x110>
 8006dec:	4299      	cmp	r1, r3
 8006dee:	f843 cc04 	str.w	ip, [r3, #-4]
 8006df2:	d8d8      	bhi.n	8006da6 <__gethex+0x380>
 8006df4:	68ab      	ldr	r3, [r5, #8]
 8006df6:	4599      	cmp	r9, r3
 8006df8:	db12      	blt.n	8006e20 <__gethex+0x3fa>
 8006dfa:	6869      	ldr	r1, [r5, #4]
 8006dfc:	9802      	ldr	r0, [sp, #8]
 8006dfe:	3101      	adds	r1, #1
 8006e00:	f000 f907 	bl	8007012 <_Balloc>
 8006e04:	692a      	ldr	r2, [r5, #16]
 8006e06:	3202      	adds	r2, #2
 8006e08:	f105 010c 	add.w	r1, r5, #12
 8006e0c:	4683      	mov	fp, r0
 8006e0e:	0092      	lsls	r2, r2, #2
 8006e10:	300c      	adds	r0, #12
 8006e12:	f000 f8f3 	bl	8006ffc <memcpy>
 8006e16:	4629      	mov	r1, r5
 8006e18:	9802      	ldr	r0, [sp, #8]
 8006e1a:	f000 f92e 	bl	800707a <_Bfree>
 8006e1e:	465d      	mov	r5, fp
 8006e20:	692b      	ldr	r3, [r5, #16]
 8006e22:	1c5a      	adds	r2, r3, #1
 8006e24:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006e28:	612a      	str	r2, [r5, #16]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	615a      	str	r2, [r3, #20]
 8006e2e:	e7c2      	b.n	8006db6 <__gethex+0x390>
 8006e30:	692a      	ldr	r2, [r5, #16]
 8006e32:	454a      	cmp	r2, r9
 8006e34:	dd0b      	ble.n	8006e4e <__gethex+0x428>
 8006e36:	2101      	movs	r1, #1
 8006e38:	4628      	mov	r0, r5
 8006e3a:	f7ff fda5 	bl	8006988 <rshift>
 8006e3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006e42:	3401      	adds	r4, #1
 8006e44:	42a3      	cmp	r3, r4
 8006e46:	f6ff aed9 	blt.w	8006bfc <__gethex+0x1d6>
 8006e4a:	2701      	movs	r7, #1
 8006e4c:	e7c7      	b.n	8006dde <__gethex+0x3b8>
 8006e4e:	f016 061f 	ands.w	r6, r6, #31
 8006e52:	d0fa      	beq.n	8006e4a <__gethex+0x424>
 8006e54:	449a      	add	sl, r3
 8006e56:	f1c6 0620 	rsb	r6, r6, #32
 8006e5a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006e5e:	f000 f99c 	bl	800719a <__hi0bits>
 8006e62:	42b0      	cmp	r0, r6
 8006e64:	dbe7      	blt.n	8006e36 <__gethex+0x410>
 8006e66:	e7f0      	b.n	8006e4a <__gethex+0x424>

08006e68 <L_shift>:
 8006e68:	f1c2 0208 	rsb	r2, r2, #8
 8006e6c:	0092      	lsls	r2, r2, #2
 8006e6e:	b570      	push	{r4, r5, r6, lr}
 8006e70:	f1c2 0620 	rsb	r6, r2, #32
 8006e74:	6843      	ldr	r3, [r0, #4]
 8006e76:	6804      	ldr	r4, [r0, #0]
 8006e78:	fa03 f506 	lsl.w	r5, r3, r6
 8006e7c:	432c      	orrs	r4, r5
 8006e7e:	40d3      	lsrs	r3, r2
 8006e80:	6004      	str	r4, [r0, #0]
 8006e82:	f840 3f04 	str.w	r3, [r0, #4]!
 8006e86:	4288      	cmp	r0, r1
 8006e88:	d3f4      	bcc.n	8006e74 <L_shift+0xc>
 8006e8a:	bd70      	pop	{r4, r5, r6, pc}

08006e8c <__match>:
 8006e8c:	b530      	push	{r4, r5, lr}
 8006e8e:	6803      	ldr	r3, [r0, #0]
 8006e90:	3301      	adds	r3, #1
 8006e92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e96:	b914      	cbnz	r4, 8006e9e <__match+0x12>
 8006e98:	6003      	str	r3, [r0, #0]
 8006e9a:	2001      	movs	r0, #1
 8006e9c:	bd30      	pop	{r4, r5, pc}
 8006e9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ea2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006ea6:	2d19      	cmp	r5, #25
 8006ea8:	bf98      	it	ls
 8006eaa:	3220      	addls	r2, #32
 8006eac:	42a2      	cmp	r2, r4
 8006eae:	d0f0      	beq.n	8006e92 <__match+0x6>
 8006eb0:	2000      	movs	r0, #0
 8006eb2:	e7f3      	b.n	8006e9c <__match+0x10>

08006eb4 <__hexnan>:
 8006eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb8:	680b      	ldr	r3, [r1, #0]
 8006eba:	6801      	ldr	r1, [r0, #0]
 8006ebc:	115f      	asrs	r7, r3, #5
 8006ebe:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8006ec2:	f013 031f 	ands.w	r3, r3, #31
 8006ec6:	b087      	sub	sp, #28
 8006ec8:	bf18      	it	ne
 8006eca:	3704      	addne	r7, #4
 8006ecc:	2500      	movs	r5, #0
 8006ece:	1f3e      	subs	r6, r7, #4
 8006ed0:	4682      	mov	sl, r0
 8006ed2:	4690      	mov	r8, r2
 8006ed4:	9301      	str	r3, [sp, #4]
 8006ed6:	f847 5c04 	str.w	r5, [r7, #-4]
 8006eda:	46b1      	mov	r9, r6
 8006edc:	4634      	mov	r4, r6
 8006ede:	9502      	str	r5, [sp, #8]
 8006ee0:	46ab      	mov	fp, r5
 8006ee2:	784a      	ldrb	r2, [r1, #1]
 8006ee4:	1c4b      	adds	r3, r1, #1
 8006ee6:	9303      	str	r3, [sp, #12]
 8006ee8:	b342      	cbz	r2, 8006f3c <__hexnan+0x88>
 8006eea:	4610      	mov	r0, r2
 8006eec:	9105      	str	r1, [sp, #20]
 8006eee:	9204      	str	r2, [sp, #16]
 8006ef0:	f7ff fd84 	bl	80069fc <__hexdig_fun>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d143      	bne.n	8006f80 <__hexnan+0xcc>
 8006ef8:	9a04      	ldr	r2, [sp, #16]
 8006efa:	9905      	ldr	r1, [sp, #20]
 8006efc:	2a20      	cmp	r2, #32
 8006efe:	d818      	bhi.n	8006f32 <__hexnan+0x7e>
 8006f00:	9b02      	ldr	r3, [sp, #8]
 8006f02:	459b      	cmp	fp, r3
 8006f04:	dd13      	ble.n	8006f2e <__hexnan+0x7a>
 8006f06:	454c      	cmp	r4, r9
 8006f08:	d206      	bcs.n	8006f18 <__hexnan+0x64>
 8006f0a:	2d07      	cmp	r5, #7
 8006f0c:	dc04      	bgt.n	8006f18 <__hexnan+0x64>
 8006f0e:	462a      	mov	r2, r5
 8006f10:	4649      	mov	r1, r9
 8006f12:	4620      	mov	r0, r4
 8006f14:	f7ff ffa8 	bl	8006e68 <L_shift>
 8006f18:	4544      	cmp	r4, r8
 8006f1a:	d944      	bls.n	8006fa6 <__hexnan+0xf2>
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	f1a4 0904 	sub.w	r9, r4, #4
 8006f22:	f844 3c04 	str.w	r3, [r4, #-4]
 8006f26:	f8cd b008 	str.w	fp, [sp, #8]
 8006f2a:	464c      	mov	r4, r9
 8006f2c:	461d      	mov	r5, r3
 8006f2e:	9903      	ldr	r1, [sp, #12]
 8006f30:	e7d7      	b.n	8006ee2 <__hexnan+0x2e>
 8006f32:	2a29      	cmp	r2, #41	; 0x29
 8006f34:	d14a      	bne.n	8006fcc <__hexnan+0x118>
 8006f36:	3102      	adds	r1, #2
 8006f38:	f8ca 1000 	str.w	r1, [sl]
 8006f3c:	f1bb 0f00 	cmp.w	fp, #0
 8006f40:	d044      	beq.n	8006fcc <__hexnan+0x118>
 8006f42:	454c      	cmp	r4, r9
 8006f44:	d206      	bcs.n	8006f54 <__hexnan+0xa0>
 8006f46:	2d07      	cmp	r5, #7
 8006f48:	dc04      	bgt.n	8006f54 <__hexnan+0xa0>
 8006f4a:	462a      	mov	r2, r5
 8006f4c:	4649      	mov	r1, r9
 8006f4e:	4620      	mov	r0, r4
 8006f50:	f7ff ff8a 	bl	8006e68 <L_shift>
 8006f54:	4544      	cmp	r4, r8
 8006f56:	d928      	bls.n	8006faa <__hexnan+0xf6>
 8006f58:	4643      	mov	r3, r8
 8006f5a:	f854 2b04 	ldr.w	r2, [r4], #4
 8006f5e:	f843 2b04 	str.w	r2, [r3], #4
 8006f62:	42a6      	cmp	r6, r4
 8006f64:	d2f9      	bcs.n	8006f5a <__hexnan+0xa6>
 8006f66:	2200      	movs	r2, #0
 8006f68:	f843 2b04 	str.w	r2, [r3], #4
 8006f6c:	429e      	cmp	r6, r3
 8006f6e:	d2fb      	bcs.n	8006f68 <__hexnan+0xb4>
 8006f70:	6833      	ldr	r3, [r6, #0]
 8006f72:	b91b      	cbnz	r3, 8006f7c <__hexnan+0xc8>
 8006f74:	4546      	cmp	r6, r8
 8006f76:	d127      	bne.n	8006fc8 <__hexnan+0x114>
 8006f78:	2301      	movs	r3, #1
 8006f7a:	6033      	str	r3, [r6, #0]
 8006f7c:	2005      	movs	r0, #5
 8006f7e:	e026      	b.n	8006fce <__hexnan+0x11a>
 8006f80:	3501      	adds	r5, #1
 8006f82:	2d08      	cmp	r5, #8
 8006f84:	f10b 0b01 	add.w	fp, fp, #1
 8006f88:	dd06      	ble.n	8006f98 <__hexnan+0xe4>
 8006f8a:	4544      	cmp	r4, r8
 8006f8c:	d9cf      	bls.n	8006f2e <__hexnan+0x7a>
 8006f8e:	2300      	movs	r3, #0
 8006f90:	f844 3c04 	str.w	r3, [r4, #-4]
 8006f94:	2501      	movs	r5, #1
 8006f96:	3c04      	subs	r4, #4
 8006f98:	6822      	ldr	r2, [r4, #0]
 8006f9a:	f000 000f 	and.w	r0, r0, #15
 8006f9e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006fa2:	6020      	str	r0, [r4, #0]
 8006fa4:	e7c3      	b.n	8006f2e <__hexnan+0x7a>
 8006fa6:	2508      	movs	r5, #8
 8006fa8:	e7c1      	b.n	8006f2e <__hexnan+0x7a>
 8006faa:	9b01      	ldr	r3, [sp, #4]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d0df      	beq.n	8006f70 <__hexnan+0xbc>
 8006fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8006fb4:	f1c3 0320 	rsb	r3, r3, #32
 8006fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8006fbc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006fc0:	401a      	ands	r2, r3
 8006fc2:	f847 2c04 	str.w	r2, [r7, #-4]
 8006fc6:	e7d3      	b.n	8006f70 <__hexnan+0xbc>
 8006fc8:	3e04      	subs	r6, #4
 8006fca:	e7d1      	b.n	8006f70 <__hexnan+0xbc>
 8006fcc:	2004      	movs	r0, #4
 8006fce:	b007      	add	sp, #28
 8006fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006fd4 <__localeconv_l>:
 8006fd4:	30f0      	adds	r0, #240	; 0xf0
 8006fd6:	4770      	bx	lr

08006fd8 <__ascii_mbtowc>:
 8006fd8:	b082      	sub	sp, #8
 8006fda:	b901      	cbnz	r1, 8006fde <__ascii_mbtowc+0x6>
 8006fdc:	a901      	add	r1, sp, #4
 8006fde:	b142      	cbz	r2, 8006ff2 <__ascii_mbtowc+0x1a>
 8006fe0:	b14b      	cbz	r3, 8006ff6 <__ascii_mbtowc+0x1e>
 8006fe2:	7813      	ldrb	r3, [r2, #0]
 8006fe4:	600b      	str	r3, [r1, #0]
 8006fe6:	7812      	ldrb	r2, [r2, #0]
 8006fe8:	1c10      	adds	r0, r2, #0
 8006fea:	bf18      	it	ne
 8006fec:	2001      	movne	r0, #1
 8006fee:	b002      	add	sp, #8
 8006ff0:	4770      	bx	lr
 8006ff2:	4610      	mov	r0, r2
 8006ff4:	e7fb      	b.n	8006fee <__ascii_mbtowc+0x16>
 8006ff6:	f06f 0001 	mvn.w	r0, #1
 8006ffa:	e7f8      	b.n	8006fee <__ascii_mbtowc+0x16>

08006ffc <memcpy>:
 8006ffc:	b510      	push	{r4, lr}
 8006ffe:	1e43      	subs	r3, r0, #1
 8007000:	440a      	add	r2, r1
 8007002:	4291      	cmp	r1, r2
 8007004:	d100      	bne.n	8007008 <memcpy+0xc>
 8007006:	bd10      	pop	{r4, pc}
 8007008:	f811 4b01 	ldrb.w	r4, [r1], #1
 800700c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007010:	e7f7      	b.n	8007002 <memcpy+0x6>

08007012 <_Balloc>:
 8007012:	b570      	push	{r4, r5, r6, lr}
 8007014:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007016:	4604      	mov	r4, r0
 8007018:	460e      	mov	r6, r1
 800701a:	b93d      	cbnz	r5, 800702c <_Balloc+0x1a>
 800701c:	2010      	movs	r0, #16
 800701e:	f000 fc8f 	bl	8007940 <malloc>
 8007022:	6260      	str	r0, [r4, #36]	; 0x24
 8007024:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007028:	6005      	str	r5, [r0, #0]
 800702a:	60c5      	str	r5, [r0, #12]
 800702c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800702e:	68eb      	ldr	r3, [r5, #12]
 8007030:	b183      	cbz	r3, 8007054 <_Balloc+0x42>
 8007032:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800703a:	b9b8      	cbnz	r0, 800706c <_Balloc+0x5a>
 800703c:	2101      	movs	r1, #1
 800703e:	fa01 f506 	lsl.w	r5, r1, r6
 8007042:	1d6a      	adds	r2, r5, #5
 8007044:	0092      	lsls	r2, r2, #2
 8007046:	4620      	mov	r0, r4
 8007048:	f000 fbe1 	bl	800780e <_calloc_r>
 800704c:	b160      	cbz	r0, 8007068 <_Balloc+0x56>
 800704e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007052:	e00e      	b.n	8007072 <_Balloc+0x60>
 8007054:	2221      	movs	r2, #33	; 0x21
 8007056:	2104      	movs	r1, #4
 8007058:	4620      	mov	r0, r4
 800705a:	f000 fbd8 	bl	800780e <_calloc_r>
 800705e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007060:	60e8      	str	r0, [r5, #12]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1e4      	bne.n	8007032 <_Balloc+0x20>
 8007068:	2000      	movs	r0, #0
 800706a:	bd70      	pop	{r4, r5, r6, pc}
 800706c:	6802      	ldr	r2, [r0, #0]
 800706e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007072:	2300      	movs	r3, #0
 8007074:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007078:	e7f7      	b.n	800706a <_Balloc+0x58>

0800707a <_Bfree>:
 800707a:	b570      	push	{r4, r5, r6, lr}
 800707c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800707e:	4606      	mov	r6, r0
 8007080:	460d      	mov	r5, r1
 8007082:	b93c      	cbnz	r4, 8007094 <_Bfree+0x1a>
 8007084:	2010      	movs	r0, #16
 8007086:	f000 fc5b 	bl	8007940 <malloc>
 800708a:	6270      	str	r0, [r6, #36]	; 0x24
 800708c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007090:	6004      	str	r4, [r0, #0]
 8007092:	60c4      	str	r4, [r0, #12]
 8007094:	b13d      	cbz	r5, 80070a6 <_Bfree+0x2c>
 8007096:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007098:	686a      	ldr	r2, [r5, #4]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80070a0:	6029      	str	r1, [r5, #0]
 80070a2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80070a6:	bd70      	pop	{r4, r5, r6, pc}

080070a8 <__multadd>:
 80070a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070ac:	690d      	ldr	r5, [r1, #16]
 80070ae:	461f      	mov	r7, r3
 80070b0:	4606      	mov	r6, r0
 80070b2:	460c      	mov	r4, r1
 80070b4:	f101 0c14 	add.w	ip, r1, #20
 80070b8:	2300      	movs	r3, #0
 80070ba:	f8dc 0000 	ldr.w	r0, [ip]
 80070be:	b281      	uxth	r1, r0
 80070c0:	fb02 7101 	mla	r1, r2, r1, r7
 80070c4:	0c0f      	lsrs	r7, r1, #16
 80070c6:	0c00      	lsrs	r0, r0, #16
 80070c8:	fb02 7000 	mla	r0, r2, r0, r7
 80070cc:	b289      	uxth	r1, r1
 80070ce:	3301      	adds	r3, #1
 80070d0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80070d4:	429d      	cmp	r5, r3
 80070d6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80070da:	f84c 1b04 	str.w	r1, [ip], #4
 80070de:	dcec      	bgt.n	80070ba <__multadd+0x12>
 80070e0:	b1d7      	cbz	r7, 8007118 <__multadd+0x70>
 80070e2:	68a3      	ldr	r3, [r4, #8]
 80070e4:	42ab      	cmp	r3, r5
 80070e6:	dc12      	bgt.n	800710e <__multadd+0x66>
 80070e8:	6861      	ldr	r1, [r4, #4]
 80070ea:	4630      	mov	r0, r6
 80070ec:	3101      	adds	r1, #1
 80070ee:	f7ff ff90 	bl	8007012 <_Balloc>
 80070f2:	6922      	ldr	r2, [r4, #16]
 80070f4:	3202      	adds	r2, #2
 80070f6:	f104 010c 	add.w	r1, r4, #12
 80070fa:	4680      	mov	r8, r0
 80070fc:	0092      	lsls	r2, r2, #2
 80070fe:	300c      	adds	r0, #12
 8007100:	f7ff ff7c 	bl	8006ffc <memcpy>
 8007104:	4621      	mov	r1, r4
 8007106:	4630      	mov	r0, r6
 8007108:	f7ff ffb7 	bl	800707a <_Bfree>
 800710c:	4644      	mov	r4, r8
 800710e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007112:	3501      	adds	r5, #1
 8007114:	615f      	str	r7, [r3, #20]
 8007116:	6125      	str	r5, [r4, #16]
 8007118:	4620      	mov	r0, r4
 800711a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800711e <__s2b>:
 800711e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007122:	460c      	mov	r4, r1
 8007124:	4615      	mov	r5, r2
 8007126:	461f      	mov	r7, r3
 8007128:	2209      	movs	r2, #9
 800712a:	3308      	adds	r3, #8
 800712c:	4606      	mov	r6, r0
 800712e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007132:	2100      	movs	r1, #0
 8007134:	2201      	movs	r2, #1
 8007136:	429a      	cmp	r2, r3
 8007138:	db20      	blt.n	800717c <__s2b+0x5e>
 800713a:	4630      	mov	r0, r6
 800713c:	f7ff ff69 	bl	8007012 <_Balloc>
 8007140:	9b08      	ldr	r3, [sp, #32]
 8007142:	6143      	str	r3, [r0, #20]
 8007144:	2d09      	cmp	r5, #9
 8007146:	f04f 0301 	mov.w	r3, #1
 800714a:	6103      	str	r3, [r0, #16]
 800714c:	dd19      	ble.n	8007182 <__s2b+0x64>
 800714e:	f104 0809 	add.w	r8, r4, #9
 8007152:	46c1      	mov	r9, r8
 8007154:	442c      	add	r4, r5
 8007156:	f819 3b01 	ldrb.w	r3, [r9], #1
 800715a:	4601      	mov	r1, r0
 800715c:	3b30      	subs	r3, #48	; 0x30
 800715e:	220a      	movs	r2, #10
 8007160:	4630      	mov	r0, r6
 8007162:	f7ff ffa1 	bl	80070a8 <__multadd>
 8007166:	45a1      	cmp	r9, r4
 8007168:	d1f5      	bne.n	8007156 <__s2b+0x38>
 800716a:	eb08 0405 	add.w	r4, r8, r5
 800716e:	3c08      	subs	r4, #8
 8007170:	1b2d      	subs	r5, r5, r4
 8007172:	1963      	adds	r3, r4, r5
 8007174:	42bb      	cmp	r3, r7
 8007176:	db07      	blt.n	8007188 <__s2b+0x6a>
 8007178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800717c:	0052      	lsls	r2, r2, #1
 800717e:	3101      	adds	r1, #1
 8007180:	e7d9      	b.n	8007136 <__s2b+0x18>
 8007182:	340a      	adds	r4, #10
 8007184:	2509      	movs	r5, #9
 8007186:	e7f3      	b.n	8007170 <__s2b+0x52>
 8007188:	f814 3b01 	ldrb.w	r3, [r4], #1
 800718c:	4601      	mov	r1, r0
 800718e:	3b30      	subs	r3, #48	; 0x30
 8007190:	220a      	movs	r2, #10
 8007192:	4630      	mov	r0, r6
 8007194:	f7ff ff88 	bl	80070a8 <__multadd>
 8007198:	e7eb      	b.n	8007172 <__s2b+0x54>

0800719a <__hi0bits>:
 800719a:	0c02      	lsrs	r2, r0, #16
 800719c:	0412      	lsls	r2, r2, #16
 800719e:	4603      	mov	r3, r0
 80071a0:	b9b2      	cbnz	r2, 80071d0 <__hi0bits+0x36>
 80071a2:	0403      	lsls	r3, r0, #16
 80071a4:	2010      	movs	r0, #16
 80071a6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80071aa:	bf04      	itt	eq
 80071ac:	021b      	lsleq	r3, r3, #8
 80071ae:	3008      	addeq	r0, #8
 80071b0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80071b4:	bf04      	itt	eq
 80071b6:	011b      	lsleq	r3, r3, #4
 80071b8:	3004      	addeq	r0, #4
 80071ba:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80071be:	bf04      	itt	eq
 80071c0:	009b      	lsleq	r3, r3, #2
 80071c2:	3002      	addeq	r0, #2
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	db06      	blt.n	80071d6 <__hi0bits+0x3c>
 80071c8:	005b      	lsls	r3, r3, #1
 80071ca:	d503      	bpl.n	80071d4 <__hi0bits+0x3a>
 80071cc:	3001      	adds	r0, #1
 80071ce:	4770      	bx	lr
 80071d0:	2000      	movs	r0, #0
 80071d2:	e7e8      	b.n	80071a6 <__hi0bits+0xc>
 80071d4:	2020      	movs	r0, #32
 80071d6:	4770      	bx	lr

080071d8 <__lo0bits>:
 80071d8:	6803      	ldr	r3, [r0, #0]
 80071da:	f013 0207 	ands.w	r2, r3, #7
 80071de:	4601      	mov	r1, r0
 80071e0:	d00b      	beq.n	80071fa <__lo0bits+0x22>
 80071e2:	07da      	lsls	r2, r3, #31
 80071e4:	d423      	bmi.n	800722e <__lo0bits+0x56>
 80071e6:	0798      	lsls	r0, r3, #30
 80071e8:	bf49      	itett	mi
 80071ea:	085b      	lsrmi	r3, r3, #1
 80071ec:	089b      	lsrpl	r3, r3, #2
 80071ee:	2001      	movmi	r0, #1
 80071f0:	600b      	strmi	r3, [r1, #0]
 80071f2:	bf5c      	itt	pl
 80071f4:	600b      	strpl	r3, [r1, #0]
 80071f6:	2002      	movpl	r0, #2
 80071f8:	4770      	bx	lr
 80071fa:	b298      	uxth	r0, r3
 80071fc:	b9a8      	cbnz	r0, 800722a <__lo0bits+0x52>
 80071fe:	0c1b      	lsrs	r3, r3, #16
 8007200:	2010      	movs	r0, #16
 8007202:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007206:	bf04      	itt	eq
 8007208:	0a1b      	lsreq	r3, r3, #8
 800720a:	3008      	addeq	r0, #8
 800720c:	071a      	lsls	r2, r3, #28
 800720e:	bf04      	itt	eq
 8007210:	091b      	lsreq	r3, r3, #4
 8007212:	3004      	addeq	r0, #4
 8007214:	079a      	lsls	r2, r3, #30
 8007216:	bf04      	itt	eq
 8007218:	089b      	lsreq	r3, r3, #2
 800721a:	3002      	addeq	r0, #2
 800721c:	07da      	lsls	r2, r3, #31
 800721e:	d402      	bmi.n	8007226 <__lo0bits+0x4e>
 8007220:	085b      	lsrs	r3, r3, #1
 8007222:	d006      	beq.n	8007232 <__lo0bits+0x5a>
 8007224:	3001      	adds	r0, #1
 8007226:	600b      	str	r3, [r1, #0]
 8007228:	4770      	bx	lr
 800722a:	4610      	mov	r0, r2
 800722c:	e7e9      	b.n	8007202 <__lo0bits+0x2a>
 800722e:	2000      	movs	r0, #0
 8007230:	4770      	bx	lr
 8007232:	2020      	movs	r0, #32
 8007234:	4770      	bx	lr

08007236 <__i2b>:
 8007236:	b510      	push	{r4, lr}
 8007238:	460c      	mov	r4, r1
 800723a:	2101      	movs	r1, #1
 800723c:	f7ff fee9 	bl	8007012 <_Balloc>
 8007240:	2201      	movs	r2, #1
 8007242:	6144      	str	r4, [r0, #20]
 8007244:	6102      	str	r2, [r0, #16]
 8007246:	bd10      	pop	{r4, pc}

08007248 <__multiply>:
 8007248:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800724c:	4614      	mov	r4, r2
 800724e:	690a      	ldr	r2, [r1, #16]
 8007250:	6923      	ldr	r3, [r4, #16]
 8007252:	429a      	cmp	r2, r3
 8007254:	bfb8      	it	lt
 8007256:	460b      	movlt	r3, r1
 8007258:	4688      	mov	r8, r1
 800725a:	bfbc      	itt	lt
 800725c:	46a0      	movlt	r8, r4
 800725e:	461c      	movlt	r4, r3
 8007260:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007264:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007268:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800726c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007270:	eb07 0609 	add.w	r6, r7, r9
 8007274:	42b3      	cmp	r3, r6
 8007276:	bfb8      	it	lt
 8007278:	3101      	addlt	r1, #1
 800727a:	f7ff feca 	bl	8007012 <_Balloc>
 800727e:	f100 0514 	add.w	r5, r0, #20
 8007282:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007286:	462b      	mov	r3, r5
 8007288:	2200      	movs	r2, #0
 800728a:	4573      	cmp	r3, lr
 800728c:	d316      	bcc.n	80072bc <__multiply+0x74>
 800728e:	f104 0214 	add.w	r2, r4, #20
 8007292:	f108 0114 	add.w	r1, r8, #20
 8007296:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800729a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800729e:	9300      	str	r3, [sp, #0]
 80072a0:	9b00      	ldr	r3, [sp, #0]
 80072a2:	9201      	str	r2, [sp, #4]
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d80c      	bhi.n	80072c2 <__multiply+0x7a>
 80072a8:	2e00      	cmp	r6, #0
 80072aa:	dd03      	ble.n	80072b4 <__multiply+0x6c>
 80072ac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d05d      	beq.n	8007370 <__multiply+0x128>
 80072b4:	6106      	str	r6, [r0, #16]
 80072b6:	b003      	add	sp, #12
 80072b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072bc:	f843 2b04 	str.w	r2, [r3], #4
 80072c0:	e7e3      	b.n	800728a <__multiply+0x42>
 80072c2:	f8b2 b000 	ldrh.w	fp, [r2]
 80072c6:	f1bb 0f00 	cmp.w	fp, #0
 80072ca:	d023      	beq.n	8007314 <__multiply+0xcc>
 80072cc:	4689      	mov	r9, r1
 80072ce:	46ac      	mov	ip, r5
 80072d0:	f04f 0800 	mov.w	r8, #0
 80072d4:	f859 4b04 	ldr.w	r4, [r9], #4
 80072d8:	f8dc a000 	ldr.w	sl, [ip]
 80072dc:	b2a3      	uxth	r3, r4
 80072de:	fa1f fa8a 	uxth.w	sl, sl
 80072e2:	fb0b a303 	mla	r3, fp, r3, sl
 80072e6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80072ea:	f8dc 4000 	ldr.w	r4, [ip]
 80072ee:	4443      	add	r3, r8
 80072f0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80072f4:	fb0b 840a 	mla	r4, fp, sl, r8
 80072f8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80072fc:	46e2      	mov	sl, ip
 80072fe:	b29b      	uxth	r3, r3
 8007300:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007304:	454f      	cmp	r7, r9
 8007306:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800730a:	f84a 3b04 	str.w	r3, [sl], #4
 800730e:	d82b      	bhi.n	8007368 <__multiply+0x120>
 8007310:	f8cc 8004 	str.w	r8, [ip, #4]
 8007314:	9b01      	ldr	r3, [sp, #4]
 8007316:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800731a:	3204      	adds	r2, #4
 800731c:	f1ba 0f00 	cmp.w	sl, #0
 8007320:	d020      	beq.n	8007364 <__multiply+0x11c>
 8007322:	682b      	ldr	r3, [r5, #0]
 8007324:	4689      	mov	r9, r1
 8007326:	46a8      	mov	r8, r5
 8007328:	f04f 0b00 	mov.w	fp, #0
 800732c:	f8b9 c000 	ldrh.w	ip, [r9]
 8007330:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007334:	fb0a 440c 	mla	r4, sl, ip, r4
 8007338:	445c      	add	r4, fp
 800733a:	46c4      	mov	ip, r8
 800733c:	b29b      	uxth	r3, r3
 800733e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007342:	f84c 3b04 	str.w	r3, [ip], #4
 8007346:	f859 3b04 	ldr.w	r3, [r9], #4
 800734a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800734e:	0c1b      	lsrs	r3, r3, #16
 8007350:	fb0a b303 	mla	r3, sl, r3, fp
 8007354:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007358:	454f      	cmp	r7, r9
 800735a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800735e:	d805      	bhi.n	800736c <__multiply+0x124>
 8007360:	f8c8 3004 	str.w	r3, [r8, #4]
 8007364:	3504      	adds	r5, #4
 8007366:	e79b      	b.n	80072a0 <__multiply+0x58>
 8007368:	46d4      	mov	ip, sl
 800736a:	e7b3      	b.n	80072d4 <__multiply+0x8c>
 800736c:	46e0      	mov	r8, ip
 800736e:	e7dd      	b.n	800732c <__multiply+0xe4>
 8007370:	3e01      	subs	r6, #1
 8007372:	e799      	b.n	80072a8 <__multiply+0x60>

08007374 <__pow5mult>:
 8007374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007378:	4615      	mov	r5, r2
 800737a:	f012 0203 	ands.w	r2, r2, #3
 800737e:	4606      	mov	r6, r0
 8007380:	460f      	mov	r7, r1
 8007382:	d007      	beq.n	8007394 <__pow5mult+0x20>
 8007384:	3a01      	subs	r2, #1
 8007386:	4c21      	ldr	r4, [pc, #132]	; (800740c <__pow5mult+0x98>)
 8007388:	2300      	movs	r3, #0
 800738a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800738e:	f7ff fe8b 	bl	80070a8 <__multadd>
 8007392:	4607      	mov	r7, r0
 8007394:	10ad      	asrs	r5, r5, #2
 8007396:	d035      	beq.n	8007404 <__pow5mult+0x90>
 8007398:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800739a:	b93c      	cbnz	r4, 80073ac <__pow5mult+0x38>
 800739c:	2010      	movs	r0, #16
 800739e:	f000 facf 	bl	8007940 <malloc>
 80073a2:	6270      	str	r0, [r6, #36]	; 0x24
 80073a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80073a8:	6004      	str	r4, [r0, #0]
 80073aa:	60c4      	str	r4, [r0, #12]
 80073ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80073b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80073b4:	b94c      	cbnz	r4, 80073ca <__pow5mult+0x56>
 80073b6:	f240 2171 	movw	r1, #625	; 0x271
 80073ba:	4630      	mov	r0, r6
 80073bc:	f7ff ff3b 	bl	8007236 <__i2b>
 80073c0:	2300      	movs	r3, #0
 80073c2:	f8c8 0008 	str.w	r0, [r8, #8]
 80073c6:	4604      	mov	r4, r0
 80073c8:	6003      	str	r3, [r0, #0]
 80073ca:	f04f 0800 	mov.w	r8, #0
 80073ce:	07eb      	lsls	r3, r5, #31
 80073d0:	d50a      	bpl.n	80073e8 <__pow5mult+0x74>
 80073d2:	4639      	mov	r1, r7
 80073d4:	4622      	mov	r2, r4
 80073d6:	4630      	mov	r0, r6
 80073d8:	f7ff ff36 	bl	8007248 <__multiply>
 80073dc:	4639      	mov	r1, r7
 80073de:	4681      	mov	r9, r0
 80073e0:	4630      	mov	r0, r6
 80073e2:	f7ff fe4a 	bl	800707a <_Bfree>
 80073e6:	464f      	mov	r7, r9
 80073e8:	106d      	asrs	r5, r5, #1
 80073ea:	d00b      	beq.n	8007404 <__pow5mult+0x90>
 80073ec:	6820      	ldr	r0, [r4, #0]
 80073ee:	b938      	cbnz	r0, 8007400 <__pow5mult+0x8c>
 80073f0:	4622      	mov	r2, r4
 80073f2:	4621      	mov	r1, r4
 80073f4:	4630      	mov	r0, r6
 80073f6:	f7ff ff27 	bl	8007248 <__multiply>
 80073fa:	6020      	str	r0, [r4, #0]
 80073fc:	f8c0 8000 	str.w	r8, [r0]
 8007400:	4604      	mov	r4, r0
 8007402:	e7e4      	b.n	80073ce <__pow5mult+0x5a>
 8007404:	4638      	mov	r0, r7
 8007406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800740a:	bf00      	nop
 800740c:	08008b90 	.word	0x08008b90

08007410 <__lshift>:
 8007410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007414:	460c      	mov	r4, r1
 8007416:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800741a:	6923      	ldr	r3, [r4, #16]
 800741c:	6849      	ldr	r1, [r1, #4]
 800741e:	eb0a 0903 	add.w	r9, sl, r3
 8007422:	68a3      	ldr	r3, [r4, #8]
 8007424:	4607      	mov	r7, r0
 8007426:	4616      	mov	r6, r2
 8007428:	f109 0501 	add.w	r5, r9, #1
 800742c:	42ab      	cmp	r3, r5
 800742e:	db32      	blt.n	8007496 <__lshift+0x86>
 8007430:	4638      	mov	r0, r7
 8007432:	f7ff fdee 	bl	8007012 <_Balloc>
 8007436:	2300      	movs	r3, #0
 8007438:	4680      	mov	r8, r0
 800743a:	f100 0114 	add.w	r1, r0, #20
 800743e:	461a      	mov	r2, r3
 8007440:	4553      	cmp	r3, sl
 8007442:	db2b      	blt.n	800749c <__lshift+0x8c>
 8007444:	6920      	ldr	r0, [r4, #16]
 8007446:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800744a:	f104 0314 	add.w	r3, r4, #20
 800744e:	f016 021f 	ands.w	r2, r6, #31
 8007452:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007456:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800745a:	d025      	beq.n	80074a8 <__lshift+0x98>
 800745c:	f1c2 0e20 	rsb	lr, r2, #32
 8007460:	2000      	movs	r0, #0
 8007462:	681e      	ldr	r6, [r3, #0]
 8007464:	468a      	mov	sl, r1
 8007466:	4096      	lsls	r6, r2
 8007468:	4330      	orrs	r0, r6
 800746a:	f84a 0b04 	str.w	r0, [sl], #4
 800746e:	f853 0b04 	ldr.w	r0, [r3], #4
 8007472:	459c      	cmp	ip, r3
 8007474:	fa20 f00e 	lsr.w	r0, r0, lr
 8007478:	d814      	bhi.n	80074a4 <__lshift+0x94>
 800747a:	6048      	str	r0, [r1, #4]
 800747c:	b108      	cbz	r0, 8007482 <__lshift+0x72>
 800747e:	f109 0502 	add.w	r5, r9, #2
 8007482:	3d01      	subs	r5, #1
 8007484:	4638      	mov	r0, r7
 8007486:	f8c8 5010 	str.w	r5, [r8, #16]
 800748a:	4621      	mov	r1, r4
 800748c:	f7ff fdf5 	bl	800707a <_Bfree>
 8007490:	4640      	mov	r0, r8
 8007492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007496:	3101      	adds	r1, #1
 8007498:	005b      	lsls	r3, r3, #1
 800749a:	e7c7      	b.n	800742c <__lshift+0x1c>
 800749c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80074a0:	3301      	adds	r3, #1
 80074a2:	e7cd      	b.n	8007440 <__lshift+0x30>
 80074a4:	4651      	mov	r1, sl
 80074a6:	e7dc      	b.n	8007462 <__lshift+0x52>
 80074a8:	3904      	subs	r1, #4
 80074aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80074ae:	f841 2f04 	str.w	r2, [r1, #4]!
 80074b2:	459c      	cmp	ip, r3
 80074b4:	d8f9      	bhi.n	80074aa <__lshift+0x9a>
 80074b6:	e7e4      	b.n	8007482 <__lshift+0x72>

080074b8 <__mcmp>:
 80074b8:	6903      	ldr	r3, [r0, #16]
 80074ba:	690a      	ldr	r2, [r1, #16]
 80074bc:	1a9b      	subs	r3, r3, r2
 80074be:	b530      	push	{r4, r5, lr}
 80074c0:	d10c      	bne.n	80074dc <__mcmp+0x24>
 80074c2:	0092      	lsls	r2, r2, #2
 80074c4:	3014      	adds	r0, #20
 80074c6:	3114      	adds	r1, #20
 80074c8:	1884      	adds	r4, r0, r2
 80074ca:	4411      	add	r1, r2
 80074cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80074d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80074d4:	4295      	cmp	r5, r2
 80074d6:	d003      	beq.n	80074e0 <__mcmp+0x28>
 80074d8:	d305      	bcc.n	80074e6 <__mcmp+0x2e>
 80074da:	2301      	movs	r3, #1
 80074dc:	4618      	mov	r0, r3
 80074de:	bd30      	pop	{r4, r5, pc}
 80074e0:	42a0      	cmp	r0, r4
 80074e2:	d3f3      	bcc.n	80074cc <__mcmp+0x14>
 80074e4:	e7fa      	b.n	80074dc <__mcmp+0x24>
 80074e6:	f04f 33ff 	mov.w	r3, #4294967295
 80074ea:	e7f7      	b.n	80074dc <__mcmp+0x24>

080074ec <__mdiff>:
 80074ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074f0:	460d      	mov	r5, r1
 80074f2:	4607      	mov	r7, r0
 80074f4:	4611      	mov	r1, r2
 80074f6:	4628      	mov	r0, r5
 80074f8:	4614      	mov	r4, r2
 80074fa:	f7ff ffdd 	bl	80074b8 <__mcmp>
 80074fe:	1e06      	subs	r6, r0, #0
 8007500:	d108      	bne.n	8007514 <__mdiff+0x28>
 8007502:	4631      	mov	r1, r6
 8007504:	4638      	mov	r0, r7
 8007506:	f7ff fd84 	bl	8007012 <_Balloc>
 800750a:	2301      	movs	r3, #1
 800750c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007514:	bfa4      	itt	ge
 8007516:	4623      	movge	r3, r4
 8007518:	462c      	movge	r4, r5
 800751a:	4638      	mov	r0, r7
 800751c:	6861      	ldr	r1, [r4, #4]
 800751e:	bfa6      	itte	ge
 8007520:	461d      	movge	r5, r3
 8007522:	2600      	movge	r6, #0
 8007524:	2601      	movlt	r6, #1
 8007526:	f7ff fd74 	bl	8007012 <_Balloc>
 800752a:	692b      	ldr	r3, [r5, #16]
 800752c:	60c6      	str	r6, [r0, #12]
 800752e:	6926      	ldr	r6, [r4, #16]
 8007530:	f105 0914 	add.w	r9, r5, #20
 8007534:	f104 0214 	add.w	r2, r4, #20
 8007538:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800753c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007540:	f100 0514 	add.w	r5, r0, #20
 8007544:	f04f 0e00 	mov.w	lr, #0
 8007548:	f852 ab04 	ldr.w	sl, [r2], #4
 800754c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007550:	fa1e f18a 	uxtah	r1, lr, sl
 8007554:	b2a3      	uxth	r3, r4
 8007556:	1ac9      	subs	r1, r1, r3
 8007558:	0c23      	lsrs	r3, r4, #16
 800755a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800755e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007562:	b289      	uxth	r1, r1
 8007564:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007568:	45c8      	cmp	r8, r9
 800756a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800756e:	4694      	mov	ip, r2
 8007570:	f845 3b04 	str.w	r3, [r5], #4
 8007574:	d8e8      	bhi.n	8007548 <__mdiff+0x5c>
 8007576:	45bc      	cmp	ip, r7
 8007578:	d304      	bcc.n	8007584 <__mdiff+0x98>
 800757a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800757e:	b183      	cbz	r3, 80075a2 <__mdiff+0xb6>
 8007580:	6106      	str	r6, [r0, #16]
 8007582:	e7c5      	b.n	8007510 <__mdiff+0x24>
 8007584:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007588:	fa1e f381 	uxtah	r3, lr, r1
 800758c:	141a      	asrs	r2, r3, #16
 800758e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007592:	b29b      	uxth	r3, r3
 8007594:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007598:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800759c:	f845 3b04 	str.w	r3, [r5], #4
 80075a0:	e7e9      	b.n	8007576 <__mdiff+0x8a>
 80075a2:	3e01      	subs	r6, #1
 80075a4:	e7e9      	b.n	800757a <__mdiff+0x8e>
	...

080075a8 <__ulp>:
 80075a8:	4b12      	ldr	r3, [pc, #72]	; (80075f4 <__ulp+0x4c>)
 80075aa:	ee10 2a90 	vmov	r2, s1
 80075ae:	401a      	ands	r2, r3
 80075b0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	dd04      	ble.n	80075c2 <__ulp+0x1a>
 80075b8:	2000      	movs	r0, #0
 80075ba:	4619      	mov	r1, r3
 80075bc:	ec41 0b10 	vmov	d0, r0, r1
 80075c0:	4770      	bx	lr
 80075c2:	425b      	negs	r3, r3
 80075c4:	151b      	asrs	r3, r3, #20
 80075c6:	2b13      	cmp	r3, #19
 80075c8:	f04f 0000 	mov.w	r0, #0
 80075cc:	f04f 0100 	mov.w	r1, #0
 80075d0:	dc04      	bgt.n	80075dc <__ulp+0x34>
 80075d2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80075d6:	fa42 f103 	asr.w	r1, r2, r3
 80075da:	e7ef      	b.n	80075bc <__ulp+0x14>
 80075dc:	3b14      	subs	r3, #20
 80075de:	2b1e      	cmp	r3, #30
 80075e0:	f04f 0201 	mov.w	r2, #1
 80075e4:	bfda      	itte	le
 80075e6:	f1c3 031f 	rsble	r3, r3, #31
 80075ea:	fa02 f303 	lslle.w	r3, r2, r3
 80075ee:	4613      	movgt	r3, r2
 80075f0:	4618      	mov	r0, r3
 80075f2:	e7e3      	b.n	80075bc <__ulp+0x14>
 80075f4:	7ff00000 	.word	0x7ff00000

080075f8 <__b2d>:
 80075f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075fa:	6905      	ldr	r5, [r0, #16]
 80075fc:	f100 0714 	add.w	r7, r0, #20
 8007600:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007604:	1f2e      	subs	r6, r5, #4
 8007606:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800760a:	4620      	mov	r0, r4
 800760c:	f7ff fdc5 	bl	800719a <__hi0bits>
 8007610:	f1c0 0320 	rsb	r3, r0, #32
 8007614:	280a      	cmp	r0, #10
 8007616:	600b      	str	r3, [r1, #0]
 8007618:	f8df c074 	ldr.w	ip, [pc, #116]	; 8007690 <__b2d+0x98>
 800761c:	dc14      	bgt.n	8007648 <__b2d+0x50>
 800761e:	f1c0 0e0b 	rsb	lr, r0, #11
 8007622:	fa24 f10e 	lsr.w	r1, r4, lr
 8007626:	42b7      	cmp	r7, r6
 8007628:	ea41 030c 	orr.w	r3, r1, ip
 800762c:	bf34      	ite	cc
 800762e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007632:	2100      	movcs	r1, #0
 8007634:	3015      	adds	r0, #21
 8007636:	fa04 f000 	lsl.w	r0, r4, r0
 800763a:	fa21 f10e 	lsr.w	r1, r1, lr
 800763e:	ea40 0201 	orr.w	r2, r0, r1
 8007642:	ec43 2b10 	vmov	d0, r2, r3
 8007646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007648:	42b7      	cmp	r7, r6
 800764a:	bf3a      	itte	cc
 800764c:	f1a5 0608 	subcc.w	r6, r5, #8
 8007650:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007654:	2100      	movcs	r1, #0
 8007656:	380b      	subs	r0, #11
 8007658:	d015      	beq.n	8007686 <__b2d+0x8e>
 800765a:	4084      	lsls	r4, r0
 800765c:	f1c0 0520 	rsb	r5, r0, #32
 8007660:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8007664:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8007668:	42be      	cmp	r6, r7
 800766a:	fa21 fc05 	lsr.w	ip, r1, r5
 800766e:	ea44 030c 	orr.w	r3, r4, ip
 8007672:	bf8c      	ite	hi
 8007674:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007678:	2400      	movls	r4, #0
 800767a:	fa01 f000 	lsl.w	r0, r1, r0
 800767e:	40ec      	lsrs	r4, r5
 8007680:	ea40 0204 	orr.w	r2, r0, r4
 8007684:	e7dd      	b.n	8007642 <__b2d+0x4a>
 8007686:	ea44 030c 	orr.w	r3, r4, ip
 800768a:	460a      	mov	r2, r1
 800768c:	e7d9      	b.n	8007642 <__b2d+0x4a>
 800768e:	bf00      	nop
 8007690:	3ff00000 	.word	0x3ff00000

08007694 <__d2b>:
 8007694:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007698:	460e      	mov	r6, r1
 800769a:	2101      	movs	r1, #1
 800769c:	ec59 8b10 	vmov	r8, r9, d0
 80076a0:	4615      	mov	r5, r2
 80076a2:	f7ff fcb6 	bl	8007012 <_Balloc>
 80076a6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80076aa:	4607      	mov	r7, r0
 80076ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80076b0:	bb34      	cbnz	r4, 8007700 <__d2b+0x6c>
 80076b2:	9301      	str	r3, [sp, #4]
 80076b4:	f1b8 0300 	subs.w	r3, r8, #0
 80076b8:	d027      	beq.n	800770a <__d2b+0x76>
 80076ba:	a802      	add	r0, sp, #8
 80076bc:	f840 3d08 	str.w	r3, [r0, #-8]!
 80076c0:	f7ff fd8a 	bl	80071d8 <__lo0bits>
 80076c4:	9900      	ldr	r1, [sp, #0]
 80076c6:	b1f0      	cbz	r0, 8007706 <__d2b+0x72>
 80076c8:	9a01      	ldr	r2, [sp, #4]
 80076ca:	f1c0 0320 	rsb	r3, r0, #32
 80076ce:	fa02 f303 	lsl.w	r3, r2, r3
 80076d2:	430b      	orrs	r3, r1
 80076d4:	40c2      	lsrs	r2, r0
 80076d6:	617b      	str	r3, [r7, #20]
 80076d8:	9201      	str	r2, [sp, #4]
 80076da:	9b01      	ldr	r3, [sp, #4]
 80076dc:	61bb      	str	r3, [r7, #24]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	bf14      	ite	ne
 80076e2:	2102      	movne	r1, #2
 80076e4:	2101      	moveq	r1, #1
 80076e6:	6139      	str	r1, [r7, #16]
 80076e8:	b1c4      	cbz	r4, 800771c <__d2b+0x88>
 80076ea:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80076ee:	4404      	add	r4, r0
 80076f0:	6034      	str	r4, [r6, #0]
 80076f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80076f6:	6028      	str	r0, [r5, #0]
 80076f8:	4638      	mov	r0, r7
 80076fa:	b003      	add	sp, #12
 80076fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007700:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007704:	e7d5      	b.n	80076b2 <__d2b+0x1e>
 8007706:	6179      	str	r1, [r7, #20]
 8007708:	e7e7      	b.n	80076da <__d2b+0x46>
 800770a:	a801      	add	r0, sp, #4
 800770c:	f7ff fd64 	bl	80071d8 <__lo0bits>
 8007710:	9b01      	ldr	r3, [sp, #4]
 8007712:	617b      	str	r3, [r7, #20]
 8007714:	2101      	movs	r1, #1
 8007716:	6139      	str	r1, [r7, #16]
 8007718:	3020      	adds	r0, #32
 800771a:	e7e5      	b.n	80076e8 <__d2b+0x54>
 800771c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007720:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007724:	6030      	str	r0, [r6, #0]
 8007726:	6918      	ldr	r0, [r3, #16]
 8007728:	f7ff fd37 	bl	800719a <__hi0bits>
 800772c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007730:	e7e1      	b.n	80076f6 <__d2b+0x62>

08007732 <__ratio>:
 8007732:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007736:	4688      	mov	r8, r1
 8007738:	4669      	mov	r1, sp
 800773a:	4681      	mov	r9, r0
 800773c:	f7ff ff5c 	bl	80075f8 <__b2d>
 8007740:	a901      	add	r1, sp, #4
 8007742:	4640      	mov	r0, r8
 8007744:	ec57 6b10 	vmov	r6, r7, d0
 8007748:	f7ff ff56 	bl	80075f8 <__b2d>
 800774c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007750:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007754:	eba3 0c02 	sub.w	ip, r3, r2
 8007758:	e9dd 3200 	ldrd	r3, r2, [sp]
 800775c:	1a9b      	subs	r3, r3, r2
 800775e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007762:	ec5b ab10 	vmov	sl, fp, d0
 8007766:	2b00      	cmp	r3, #0
 8007768:	bfce      	itee	gt
 800776a:	463a      	movgt	r2, r7
 800776c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007770:	465a      	movle	r2, fp
 8007772:	4659      	mov	r1, fp
 8007774:	463d      	mov	r5, r7
 8007776:	bfd4      	ite	le
 8007778:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800777c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8007780:	4630      	mov	r0, r6
 8007782:	ee10 2a10 	vmov	r2, s0
 8007786:	460b      	mov	r3, r1
 8007788:	4629      	mov	r1, r5
 800778a:	f7f9 f80b 	bl	80007a4 <__aeabi_ddiv>
 800778e:	ec41 0b10 	vmov	d0, r0, r1
 8007792:	b003      	add	sp, #12
 8007794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007798 <__copybits>:
 8007798:	3901      	subs	r1, #1
 800779a:	b510      	push	{r4, lr}
 800779c:	1149      	asrs	r1, r1, #5
 800779e:	6914      	ldr	r4, [r2, #16]
 80077a0:	3101      	adds	r1, #1
 80077a2:	f102 0314 	add.w	r3, r2, #20
 80077a6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80077aa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80077ae:	42a3      	cmp	r3, r4
 80077b0:	4602      	mov	r2, r0
 80077b2:	d303      	bcc.n	80077bc <__copybits+0x24>
 80077b4:	2300      	movs	r3, #0
 80077b6:	428a      	cmp	r2, r1
 80077b8:	d305      	bcc.n	80077c6 <__copybits+0x2e>
 80077ba:	bd10      	pop	{r4, pc}
 80077bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80077c0:	f840 2b04 	str.w	r2, [r0], #4
 80077c4:	e7f3      	b.n	80077ae <__copybits+0x16>
 80077c6:	f842 3b04 	str.w	r3, [r2], #4
 80077ca:	e7f4      	b.n	80077b6 <__copybits+0x1e>

080077cc <__any_on>:
 80077cc:	f100 0214 	add.w	r2, r0, #20
 80077d0:	6900      	ldr	r0, [r0, #16]
 80077d2:	114b      	asrs	r3, r1, #5
 80077d4:	4298      	cmp	r0, r3
 80077d6:	b510      	push	{r4, lr}
 80077d8:	db11      	blt.n	80077fe <__any_on+0x32>
 80077da:	dd0a      	ble.n	80077f2 <__any_on+0x26>
 80077dc:	f011 011f 	ands.w	r1, r1, #31
 80077e0:	d007      	beq.n	80077f2 <__any_on+0x26>
 80077e2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80077e6:	fa24 f001 	lsr.w	r0, r4, r1
 80077ea:	fa00 f101 	lsl.w	r1, r0, r1
 80077ee:	428c      	cmp	r4, r1
 80077f0:	d10b      	bne.n	800780a <__any_on+0x3e>
 80077f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d803      	bhi.n	8007802 <__any_on+0x36>
 80077fa:	2000      	movs	r0, #0
 80077fc:	bd10      	pop	{r4, pc}
 80077fe:	4603      	mov	r3, r0
 8007800:	e7f7      	b.n	80077f2 <__any_on+0x26>
 8007802:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007806:	2900      	cmp	r1, #0
 8007808:	d0f5      	beq.n	80077f6 <__any_on+0x2a>
 800780a:	2001      	movs	r0, #1
 800780c:	e7f6      	b.n	80077fc <__any_on+0x30>

0800780e <_calloc_r>:
 800780e:	b538      	push	{r3, r4, r5, lr}
 8007810:	fb02 f401 	mul.w	r4, r2, r1
 8007814:	4621      	mov	r1, r4
 8007816:	f000 f809 	bl	800782c <_malloc_r>
 800781a:	4605      	mov	r5, r0
 800781c:	b118      	cbz	r0, 8007826 <_calloc_r+0x18>
 800781e:	4622      	mov	r2, r4
 8007820:	2100      	movs	r1, #0
 8007822:	f7fe fa83 	bl	8005d2c <memset>
 8007826:	4628      	mov	r0, r5
 8007828:	bd38      	pop	{r3, r4, r5, pc}
	...

0800782c <_malloc_r>:
 800782c:	b570      	push	{r4, r5, r6, lr}
 800782e:	1ccd      	adds	r5, r1, #3
 8007830:	f025 0503 	bic.w	r5, r5, #3
 8007834:	3508      	adds	r5, #8
 8007836:	2d0c      	cmp	r5, #12
 8007838:	bf38      	it	cc
 800783a:	250c      	movcc	r5, #12
 800783c:	2d00      	cmp	r5, #0
 800783e:	4606      	mov	r6, r0
 8007840:	db01      	blt.n	8007846 <_malloc_r+0x1a>
 8007842:	42a9      	cmp	r1, r5
 8007844:	d903      	bls.n	800784e <_malloc_r+0x22>
 8007846:	230c      	movs	r3, #12
 8007848:	6033      	str	r3, [r6, #0]
 800784a:	2000      	movs	r0, #0
 800784c:	bd70      	pop	{r4, r5, r6, pc}
 800784e:	f000 f87f 	bl	8007950 <__malloc_lock>
 8007852:	4a21      	ldr	r2, [pc, #132]	; (80078d8 <_malloc_r+0xac>)
 8007854:	6814      	ldr	r4, [r2, #0]
 8007856:	4621      	mov	r1, r4
 8007858:	b991      	cbnz	r1, 8007880 <_malloc_r+0x54>
 800785a:	4c20      	ldr	r4, [pc, #128]	; (80078dc <_malloc_r+0xb0>)
 800785c:	6823      	ldr	r3, [r4, #0]
 800785e:	b91b      	cbnz	r3, 8007868 <_malloc_r+0x3c>
 8007860:	4630      	mov	r0, r6
 8007862:	f000 f83d 	bl	80078e0 <_sbrk_r>
 8007866:	6020      	str	r0, [r4, #0]
 8007868:	4629      	mov	r1, r5
 800786a:	4630      	mov	r0, r6
 800786c:	f000 f838 	bl	80078e0 <_sbrk_r>
 8007870:	1c43      	adds	r3, r0, #1
 8007872:	d124      	bne.n	80078be <_malloc_r+0x92>
 8007874:	230c      	movs	r3, #12
 8007876:	6033      	str	r3, [r6, #0]
 8007878:	4630      	mov	r0, r6
 800787a:	f000 f86a 	bl	8007952 <__malloc_unlock>
 800787e:	e7e4      	b.n	800784a <_malloc_r+0x1e>
 8007880:	680b      	ldr	r3, [r1, #0]
 8007882:	1b5b      	subs	r3, r3, r5
 8007884:	d418      	bmi.n	80078b8 <_malloc_r+0x8c>
 8007886:	2b0b      	cmp	r3, #11
 8007888:	d90f      	bls.n	80078aa <_malloc_r+0x7e>
 800788a:	600b      	str	r3, [r1, #0]
 800788c:	50cd      	str	r5, [r1, r3]
 800788e:	18cc      	adds	r4, r1, r3
 8007890:	4630      	mov	r0, r6
 8007892:	f000 f85e 	bl	8007952 <__malloc_unlock>
 8007896:	f104 000b 	add.w	r0, r4, #11
 800789a:	1d23      	adds	r3, r4, #4
 800789c:	f020 0007 	bic.w	r0, r0, #7
 80078a0:	1ac3      	subs	r3, r0, r3
 80078a2:	d0d3      	beq.n	800784c <_malloc_r+0x20>
 80078a4:	425a      	negs	r2, r3
 80078a6:	50e2      	str	r2, [r4, r3]
 80078a8:	e7d0      	b.n	800784c <_malloc_r+0x20>
 80078aa:	428c      	cmp	r4, r1
 80078ac:	684b      	ldr	r3, [r1, #4]
 80078ae:	bf16      	itet	ne
 80078b0:	6063      	strne	r3, [r4, #4]
 80078b2:	6013      	streq	r3, [r2, #0]
 80078b4:	460c      	movne	r4, r1
 80078b6:	e7eb      	b.n	8007890 <_malloc_r+0x64>
 80078b8:	460c      	mov	r4, r1
 80078ba:	6849      	ldr	r1, [r1, #4]
 80078bc:	e7cc      	b.n	8007858 <_malloc_r+0x2c>
 80078be:	1cc4      	adds	r4, r0, #3
 80078c0:	f024 0403 	bic.w	r4, r4, #3
 80078c4:	42a0      	cmp	r0, r4
 80078c6:	d005      	beq.n	80078d4 <_malloc_r+0xa8>
 80078c8:	1a21      	subs	r1, r4, r0
 80078ca:	4630      	mov	r0, r6
 80078cc:	f000 f808 	bl	80078e0 <_sbrk_r>
 80078d0:	3001      	adds	r0, #1
 80078d2:	d0cf      	beq.n	8007874 <_malloc_r+0x48>
 80078d4:	6025      	str	r5, [r4, #0]
 80078d6:	e7db      	b.n	8007890 <_malloc_r+0x64>
 80078d8:	20000284 	.word	0x20000284
 80078dc:	20000288 	.word	0x20000288

080078e0 <_sbrk_r>:
 80078e0:	b538      	push	{r3, r4, r5, lr}
 80078e2:	4c06      	ldr	r4, [pc, #24]	; (80078fc <_sbrk_r+0x1c>)
 80078e4:	2300      	movs	r3, #0
 80078e6:	4605      	mov	r5, r0
 80078e8:	4608      	mov	r0, r1
 80078ea:	6023      	str	r3, [r4, #0]
 80078ec:	f7fa fdb8 	bl	8002460 <_sbrk>
 80078f0:	1c43      	adds	r3, r0, #1
 80078f2:	d102      	bne.n	80078fa <_sbrk_r+0x1a>
 80078f4:	6823      	ldr	r3, [r4, #0]
 80078f6:	b103      	cbz	r3, 80078fa <_sbrk_r+0x1a>
 80078f8:	602b      	str	r3, [r5, #0]
 80078fa:	bd38      	pop	{r3, r4, r5, pc}
 80078fc:	2000047c 	.word	0x2000047c

08007900 <strncmp>:
 8007900:	b510      	push	{r4, lr}
 8007902:	b16a      	cbz	r2, 8007920 <strncmp+0x20>
 8007904:	3901      	subs	r1, #1
 8007906:	1884      	adds	r4, r0, r2
 8007908:	f810 3b01 	ldrb.w	r3, [r0], #1
 800790c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007910:	4293      	cmp	r3, r2
 8007912:	d103      	bne.n	800791c <strncmp+0x1c>
 8007914:	42a0      	cmp	r0, r4
 8007916:	d001      	beq.n	800791c <strncmp+0x1c>
 8007918:	2b00      	cmp	r3, #0
 800791a:	d1f5      	bne.n	8007908 <strncmp+0x8>
 800791c:	1a98      	subs	r0, r3, r2
 800791e:	bd10      	pop	{r4, pc}
 8007920:	4610      	mov	r0, r2
 8007922:	e7fc      	b.n	800791e <strncmp+0x1e>

08007924 <__ascii_wctomb>:
 8007924:	b149      	cbz	r1, 800793a <__ascii_wctomb+0x16>
 8007926:	2aff      	cmp	r2, #255	; 0xff
 8007928:	bf85      	ittet	hi
 800792a:	238a      	movhi	r3, #138	; 0x8a
 800792c:	6003      	strhi	r3, [r0, #0]
 800792e:	700a      	strbls	r2, [r1, #0]
 8007930:	f04f 30ff 	movhi.w	r0, #4294967295
 8007934:	bf98      	it	ls
 8007936:	2001      	movls	r0, #1
 8007938:	4770      	bx	lr
 800793a:	4608      	mov	r0, r1
 800793c:	4770      	bx	lr
	...

08007940 <malloc>:
 8007940:	4b02      	ldr	r3, [pc, #8]	; (800794c <malloc+0xc>)
 8007942:	4601      	mov	r1, r0
 8007944:	6818      	ldr	r0, [r3, #0]
 8007946:	f7ff bf71 	b.w	800782c <_malloc_r>
 800794a:	bf00      	nop
 800794c:	20000010 	.word	0x20000010

08007950 <__malloc_lock>:
 8007950:	4770      	bx	lr

08007952 <__malloc_unlock>:
 8007952:	4770      	bx	lr

08007954 <pow>:
 8007954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007958:	ed2d 8b04 	vpush	{d8-d9}
 800795c:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8007c30 <pow+0x2dc>
 8007960:	b08d      	sub	sp, #52	; 0x34
 8007962:	ec57 6b10 	vmov	r6, r7, d0
 8007966:	ec55 4b11 	vmov	r4, r5, d1
 800796a:	f000 f965 	bl	8007c38 <__ieee754_pow>
 800796e:	f999 3000 	ldrsb.w	r3, [r9]
 8007972:	9300      	str	r3, [sp, #0]
 8007974:	3301      	adds	r3, #1
 8007976:	eeb0 8a40 	vmov.f32	s16, s0
 800797a:	eef0 8a60 	vmov.f32	s17, s1
 800797e:	46c8      	mov	r8, r9
 8007980:	d05f      	beq.n	8007a42 <pow+0xee>
 8007982:	4622      	mov	r2, r4
 8007984:	462b      	mov	r3, r5
 8007986:	4620      	mov	r0, r4
 8007988:	4629      	mov	r1, r5
 800798a:	f7f9 f87b 	bl	8000a84 <__aeabi_dcmpun>
 800798e:	4683      	mov	fp, r0
 8007990:	2800      	cmp	r0, #0
 8007992:	d156      	bne.n	8007a42 <pow+0xee>
 8007994:	4632      	mov	r2, r6
 8007996:	463b      	mov	r3, r7
 8007998:	4630      	mov	r0, r6
 800799a:	4639      	mov	r1, r7
 800799c:	f7f9 f872 	bl	8000a84 <__aeabi_dcmpun>
 80079a0:	9001      	str	r0, [sp, #4]
 80079a2:	b1e8      	cbz	r0, 80079e0 <pow+0x8c>
 80079a4:	2200      	movs	r2, #0
 80079a6:	2300      	movs	r3, #0
 80079a8:	4620      	mov	r0, r4
 80079aa:	4629      	mov	r1, r5
 80079ac:	f7f9 f838 	bl	8000a20 <__aeabi_dcmpeq>
 80079b0:	2800      	cmp	r0, #0
 80079b2:	d046      	beq.n	8007a42 <pow+0xee>
 80079b4:	2301      	movs	r3, #1
 80079b6:	9302      	str	r3, [sp, #8]
 80079b8:	4b96      	ldr	r3, [pc, #600]	; (8007c14 <pow+0x2c0>)
 80079ba:	9303      	str	r3, [sp, #12]
 80079bc:	4b96      	ldr	r3, [pc, #600]	; (8007c18 <pow+0x2c4>)
 80079be:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80079c2:	2200      	movs	r2, #0
 80079c4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80079c8:	9b00      	ldr	r3, [sp, #0]
 80079ca:	2b02      	cmp	r3, #2
 80079cc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80079d0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80079d4:	d033      	beq.n	8007a3e <pow+0xea>
 80079d6:	a802      	add	r0, sp, #8
 80079d8:	f000 fefd 	bl	80087d6 <matherr>
 80079dc:	bb48      	cbnz	r0, 8007a32 <pow+0xde>
 80079de:	e05d      	b.n	8007a9c <pow+0x148>
 80079e0:	f04f 0a00 	mov.w	sl, #0
 80079e4:	f04f 0b00 	mov.w	fp, #0
 80079e8:	4652      	mov	r2, sl
 80079ea:	465b      	mov	r3, fp
 80079ec:	4630      	mov	r0, r6
 80079ee:	4639      	mov	r1, r7
 80079f0:	f7f9 f816 	bl	8000a20 <__aeabi_dcmpeq>
 80079f4:	ec4b ab19 	vmov	d9, sl, fp
 80079f8:	2800      	cmp	r0, #0
 80079fa:	d054      	beq.n	8007aa6 <pow+0x152>
 80079fc:	4652      	mov	r2, sl
 80079fe:	465b      	mov	r3, fp
 8007a00:	4620      	mov	r0, r4
 8007a02:	4629      	mov	r1, r5
 8007a04:	f7f9 f80c 	bl	8000a20 <__aeabi_dcmpeq>
 8007a08:	4680      	mov	r8, r0
 8007a0a:	b318      	cbz	r0, 8007a54 <pow+0x100>
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	9302      	str	r3, [sp, #8]
 8007a10:	4b80      	ldr	r3, [pc, #512]	; (8007c14 <pow+0x2c0>)
 8007a12:	9303      	str	r3, [sp, #12]
 8007a14:	9b01      	ldr	r3, [sp, #4]
 8007a16:	930a      	str	r3, [sp, #40]	; 0x28
 8007a18:	9b00      	ldr	r3, [sp, #0]
 8007a1a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007a1e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007a22:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d0d5      	beq.n	80079d6 <pow+0x82>
 8007a2a:	4b7b      	ldr	r3, [pc, #492]	; (8007c18 <pow+0x2c4>)
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a34:	b11b      	cbz	r3, 8007a3e <pow+0xea>
 8007a36:	f7fe f94f 	bl	8005cd8 <__errno>
 8007a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a3c:	6003      	str	r3, [r0, #0]
 8007a3e:	ed9d 8b08 	vldr	d8, [sp, #32]
 8007a42:	eeb0 0a48 	vmov.f32	s0, s16
 8007a46:	eef0 0a68 	vmov.f32	s1, s17
 8007a4a:	b00d      	add	sp, #52	; 0x34
 8007a4c:	ecbd 8b04 	vpop	{d8-d9}
 8007a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a54:	ec45 4b10 	vmov	d0, r4, r5
 8007a58:	f000 feb5 	bl	80087c6 <finite>
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	d0f0      	beq.n	8007a42 <pow+0xee>
 8007a60:	4652      	mov	r2, sl
 8007a62:	465b      	mov	r3, fp
 8007a64:	4620      	mov	r0, r4
 8007a66:	4629      	mov	r1, r5
 8007a68:	f7f8 ffe4 	bl	8000a34 <__aeabi_dcmplt>
 8007a6c:	2800      	cmp	r0, #0
 8007a6e:	d0e8      	beq.n	8007a42 <pow+0xee>
 8007a70:	2301      	movs	r3, #1
 8007a72:	9302      	str	r3, [sp, #8]
 8007a74:	4b67      	ldr	r3, [pc, #412]	; (8007c14 <pow+0x2c0>)
 8007a76:	9303      	str	r3, [sp, #12]
 8007a78:	f999 3000 	ldrsb.w	r3, [r9]
 8007a7c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8007a80:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007a84:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007a88:	b913      	cbnz	r3, 8007a90 <pow+0x13c>
 8007a8a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007a8e:	e7a2      	b.n	80079d6 <pow+0x82>
 8007a90:	4962      	ldr	r1, [pc, #392]	; (8007c1c <pow+0x2c8>)
 8007a92:	2000      	movs	r0, #0
 8007a94:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007a98:	2b02      	cmp	r3, #2
 8007a9a:	d19c      	bne.n	80079d6 <pow+0x82>
 8007a9c:	f7fe f91c 	bl	8005cd8 <__errno>
 8007aa0:	2321      	movs	r3, #33	; 0x21
 8007aa2:	6003      	str	r3, [r0, #0]
 8007aa4:	e7c5      	b.n	8007a32 <pow+0xde>
 8007aa6:	eeb0 0a48 	vmov.f32	s0, s16
 8007aaa:	eef0 0a68 	vmov.f32	s1, s17
 8007aae:	f000 fe8a 	bl	80087c6 <finite>
 8007ab2:	9000      	str	r0, [sp, #0]
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	f040 8081 	bne.w	8007bbc <pow+0x268>
 8007aba:	ec47 6b10 	vmov	d0, r6, r7
 8007abe:	f000 fe82 	bl	80087c6 <finite>
 8007ac2:	2800      	cmp	r0, #0
 8007ac4:	d07a      	beq.n	8007bbc <pow+0x268>
 8007ac6:	ec45 4b10 	vmov	d0, r4, r5
 8007aca:	f000 fe7c 	bl	80087c6 <finite>
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	d074      	beq.n	8007bbc <pow+0x268>
 8007ad2:	ec53 2b18 	vmov	r2, r3, d8
 8007ad6:	ee18 0a10 	vmov	r0, s16
 8007ada:	4619      	mov	r1, r3
 8007adc:	f7f8 ffd2 	bl	8000a84 <__aeabi_dcmpun>
 8007ae0:	f999 9000 	ldrsb.w	r9, [r9]
 8007ae4:	4b4b      	ldr	r3, [pc, #300]	; (8007c14 <pow+0x2c0>)
 8007ae6:	b1b0      	cbz	r0, 8007b16 <pow+0x1c2>
 8007ae8:	2201      	movs	r2, #1
 8007aea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007aee:	9b00      	ldr	r3, [sp, #0]
 8007af0:	930a      	str	r3, [sp, #40]	; 0x28
 8007af2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007af6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007afa:	f1b9 0f00 	cmp.w	r9, #0
 8007afe:	d0c4      	beq.n	8007a8a <pow+0x136>
 8007b00:	4652      	mov	r2, sl
 8007b02:	465b      	mov	r3, fp
 8007b04:	4650      	mov	r0, sl
 8007b06:	4659      	mov	r1, fp
 8007b08:	f7f8 fe4c 	bl	80007a4 <__aeabi_ddiv>
 8007b0c:	f1b9 0f02 	cmp.w	r9, #2
 8007b10:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007b14:	e7c1      	b.n	8007a9a <pow+0x146>
 8007b16:	2203      	movs	r2, #3
 8007b18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b1c:	900a      	str	r0, [sp, #40]	; 0x28
 8007b1e:	4629      	mov	r1, r5
 8007b20:	4620      	mov	r0, r4
 8007b22:	2200      	movs	r2, #0
 8007b24:	4b3e      	ldr	r3, [pc, #248]	; (8007c20 <pow+0x2cc>)
 8007b26:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007b2a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007b2e:	f7f8 fd0f 	bl	8000550 <__aeabi_dmul>
 8007b32:	4604      	mov	r4, r0
 8007b34:	460d      	mov	r5, r1
 8007b36:	f1b9 0f00 	cmp.w	r9, #0
 8007b3a:	d124      	bne.n	8007b86 <pow+0x232>
 8007b3c:	4b39      	ldr	r3, [pc, #228]	; (8007c24 <pow+0x2d0>)
 8007b3e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007b42:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007b46:	4630      	mov	r0, r6
 8007b48:	4652      	mov	r2, sl
 8007b4a:	465b      	mov	r3, fp
 8007b4c:	4639      	mov	r1, r7
 8007b4e:	f7f8 ff71 	bl	8000a34 <__aeabi_dcmplt>
 8007b52:	2800      	cmp	r0, #0
 8007b54:	d056      	beq.n	8007c04 <pow+0x2b0>
 8007b56:	ec45 4b10 	vmov	d0, r4, r5
 8007b5a:	f000 fe49 	bl	80087f0 <rint>
 8007b5e:	4622      	mov	r2, r4
 8007b60:	462b      	mov	r3, r5
 8007b62:	ec51 0b10 	vmov	r0, r1, d0
 8007b66:	f7f8 ff5b 	bl	8000a20 <__aeabi_dcmpeq>
 8007b6a:	b920      	cbnz	r0, 8007b76 <pow+0x222>
 8007b6c:	4b2e      	ldr	r3, [pc, #184]	; (8007c28 <pow+0x2d4>)
 8007b6e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007b72:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007b76:	f998 3000 	ldrsb.w	r3, [r8]
 8007b7a:	2b02      	cmp	r3, #2
 8007b7c:	d142      	bne.n	8007c04 <pow+0x2b0>
 8007b7e:	f7fe f8ab 	bl	8005cd8 <__errno>
 8007b82:	2322      	movs	r3, #34	; 0x22
 8007b84:	e78d      	b.n	8007aa2 <pow+0x14e>
 8007b86:	4b29      	ldr	r3, [pc, #164]	; (8007c2c <pow+0x2d8>)
 8007b88:	2200      	movs	r2, #0
 8007b8a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007b8e:	4630      	mov	r0, r6
 8007b90:	4652      	mov	r2, sl
 8007b92:	465b      	mov	r3, fp
 8007b94:	4639      	mov	r1, r7
 8007b96:	f7f8 ff4d 	bl	8000a34 <__aeabi_dcmplt>
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	d0eb      	beq.n	8007b76 <pow+0x222>
 8007b9e:	ec45 4b10 	vmov	d0, r4, r5
 8007ba2:	f000 fe25 	bl	80087f0 <rint>
 8007ba6:	4622      	mov	r2, r4
 8007ba8:	462b      	mov	r3, r5
 8007baa:	ec51 0b10 	vmov	r0, r1, d0
 8007bae:	f7f8 ff37 	bl	8000a20 <__aeabi_dcmpeq>
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	d1df      	bne.n	8007b76 <pow+0x222>
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	4b18      	ldr	r3, [pc, #96]	; (8007c1c <pow+0x2c8>)
 8007bba:	e7da      	b.n	8007b72 <pow+0x21e>
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	ec51 0b18 	vmov	r0, r1, d8
 8007bc4:	f7f8 ff2c 	bl	8000a20 <__aeabi_dcmpeq>
 8007bc8:	2800      	cmp	r0, #0
 8007bca:	f43f af3a 	beq.w	8007a42 <pow+0xee>
 8007bce:	ec47 6b10 	vmov	d0, r6, r7
 8007bd2:	f000 fdf8 	bl	80087c6 <finite>
 8007bd6:	2800      	cmp	r0, #0
 8007bd8:	f43f af33 	beq.w	8007a42 <pow+0xee>
 8007bdc:	ec45 4b10 	vmov	d0, r4, r5
 8007be0:	f000 fdf1 	bl	80087c6 <finite>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	f43f af2c 	beq.w	8007a42 <pow+0xee>
 8007bea:	2304      	movs	r3, #4
 8007bec:	9302      	str	r3, [sp, #8]
 8007bee:	4b09      	ldr	r3, [pc, #36]	; (8007c14 <pow+0x2c0>)
 8007bf0:	9303      	str	r3, [sp, #12]
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	930a      	str	r3, [sp, #40]	; 0x28
 8007bf6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007bfa:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007bfe:	ed8d 9b08 	vstr	d9, [sp, #32]
 8007c02:	e7b8      	b.n	8007b76 <pow+0x222>
 8007c04:	a802      	add	r0, sp, #8
 8007c06:	f000 fde6 	bl	80087d6 <matherr>
 8007c0a:	2800      	cmp	r0, #0
 8007c0c:	f47f af11 	bne.w	8007a32 <pow+0xde>
 8007c10:	e7b5      	b.n	8007b7e <pow+0x22a>
 8007c12:	bf00      	nop
 8007c14:	08008c9d 	.word	0x08008c9d
 8007c18:	3ff00000 	.word	0x3ff00000
 8007c1c:	fff00000 	.word	0xfff00000
 8007c20:	3fe00000 	.word	0x3fe00000
 8007c24:	47efffff 	.word	0x47efffff
 8007c28:	c7efffff 	.word	0xc7efffff
 8007c2c:	7ff00000 	.word	0x7ff00000
 8007c30:	200001e0 	.word	0x200001e0
 8007c34:	00000000 	.word	0x00000000

08007c38 <__ieee754_pow>:
 8007c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c3c:	b091      	sub	sp, #68	; 0x44
 8007c3e:	ed8d 1b00 	vstr	d1, [sp]
 8007c42:	e9dd 2900 	ldrd	r2, r9, [sp]
 8007c46:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8007c4a:	ea58 0302 	orrs.w	r3, r8, r2
 8007c4e:	ec57 6b10 	vmov	r6, r7, d0
 8007c52:	f000 84be 	beq.w	80085d2 <__ieee754_pow+0x99a>
 8007c56:	4b7a      	ldr	r3, [pc, #488]	; (8007e40 <__ieee754_pow+0x208>)
 8007c58:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8007c5c:	429c      	cmp	r4, r3
 8007c5e:	463d      	mov	r5, r7
 8007c60:	ee10 aa10 	vmov	sl, s0
 8007c64:	dc09      	bgt.n	8007c7a <__ieee754_pow+0x42>
 8007c66:	d103      	bne.n	8007c70 <__ieee754_pow+0x38>
 8007c68:	b93e      	cbnz	r6, 8007c7a <__ieee754_pow+0x42>
 8007c6a:	45a0      	cmp	r8, r4
 8007c6c:	dc0d      	bgt.n	8007c8a <__ieee754_pow+0x52>
 8007c6e:	e001      	b.n	8007c74 <__ieee754_pow+0x3c>
 8007c70:	4598      	cmp	r8, r3
 8007c72:	dc02      	bgt.n	8007c7a <__ieee754_pow+0x42>
 8007c74:	4598      	cmp	r8, r3
 8007c76:	d10e      	bne.n	8007c96 <__ieee754_pow+0x5e>
 8007c78:	b16a      	cbz	r2, 8007c96 <__ieee754_pow+0x5e>
 8007c7a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007c7e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007c82:	ea54 030a 	orrs.w	r3, r4, sl
 8007c86:	f000 84a4 	beq.w	80085d2 <__ieee754_pow+0x99a>
 8007c8a:	486e      	ldr	r0, [pc, #440]	; (8007e44 <__ieee754_pow+0x20c>)
 8007c8c:	b011      	add	sp, #68	; 0x44
 8007c8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c92:	f000 bda5 	b.w	80087e0 <nan>
 8007c96:	2d00      	cmp	r5, #0
 8007c98:	da53      	bge.n	8007d42 <__ieee754_pow+0x10a>
 8007c9a:	4b6b      	ldr	r3, [pc, #428]	; (8007e48 <__ieee754_pow+0x210>)
 8007c9c:	4598      	cmp	r8, r3
 8007c9e:	dc4d      	bgt.n	8007d3c <__ieee754_pow+0x104>
 8007ca0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007ca4:	4598      	cmp	r8, r3
 8007ca6:	dd4c      	ble.n	8007d42 <__ieee754_pow+0x10a>
 8007ca8:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007cac:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007cb0:	2b14      	cmp	r3, #20
 8007cb2:	dd26      	ble.n	8007d02 <__ieee754_pow+0xca>
 8007cb4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007cb8:	fa22 f103 	lsr.w	r1, r2, r3
 8007cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d13e      	bne.n	8007d42 <__ieee754_pow+0x10a>
 8007cc4:	f001 0101 	and.w	r1, r1, #1
 8007cc8:	f1c1 0b02 	rsb	fp, r1, #2
 8007ccc:	2a00      	cmp	r2, #0
 8007cce:	d15b      	bne.n	8007d88 <__ieee754_pow+0x150>
 8007cd0:	4b5b      	ldr	r3, [pc, #364]	; (8007e40 <__ieee754_pow+0x208>)
 8007cd2:	4598      	cmp	r8, r3
 8007cd4:	d124      	bne.n	8007d20 <__ieee754_pow+0xe8>
 8007cd6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8007cda:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8007cde:	ea53 030a 	orrs.w	r3, r3, sl
 8007ce2:	f000 8476 	beq.w	80085d2 <__ieee754_pow+0x99a>
 8007ce6:	4b59      	ldr	r3, [pc, #356]	; (8007e4c <__ieee754_pow+0x214>)
 8007ce8:	429c      	cmp	r4, r3
 8007cea:	dd2d      	ble.n	8007d48 <__ieee754_pow+0x110>
 8007cec:	f1b9 0f00 	cmp.w	r9, #0
 8007cf0:	f280 8473 	bge.w	80085da <__ieee754_pow+0x9a2>
 8007cf4:	2000      	movs	r0, #0
 8007cf6:	2100      	movs	r1, #0
 8007cf8:	ec41 0b10 	vmov	d0, r0, r1
 8007cfc:	b011      	add	sp, #68	; 0x44
 8007cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d02:	2a00      	cmp	r2, #0
 8007d04:	d13e      	bne.n	8007d84 <__ieee754_pow+0x14c>
 8007d06:	f1c3 0314 	rsb	r3, r3, #20
 8007d0a:	fa48 f103 	asr.w	r1, r8, r3
 8007d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8007d12:	4543      	cmp	r3, r8
 8007d14:	f040 8469 	bne.w	80085ea <__ieee754_pow+0x9b2>
 8007d18:	f001 0101 	and.w	r1, r1, #1
 8007d1c:	f1c1 0b02 	rsb	fp, r1, #2
 8007d20:	4b4b      	ldr	r3, [pc, #300]	; (8007e50 <__ieee754_pow+0x218>)
 8007d22:	4598      	cmp	r8, r3
 8007d24:	d118      	bne.n	8007d58 <__ieee754_pow+0x120>
 8007d26:	f1b9 0f00 	cmp.w	r9, #0
 8007d2a:	f280 845a 	bge.w	80085e2 <__ieee754_pow+0x9aa>
 8007d2e:	4948      	ldr	r1, [pc, #288]	; (8007e50 <__ieee754_pow+0x218>)
 8007d30:	4632      	mov	r2, r6
 8007d32:	463b      	mov	r3, r7
 8007d34:	2000      	movs	r0, #0
 8007d36:	f7f8 fd35 	bl	80007a4 <__aeabi_ddiv>
 8007d3a:	e7dd      	b.n	8007cf8 <__ieee754_pow+0xc0>
 8007d3c:	f04f 0b02 	mov.w	fp, #2
 8007d40:	e7c4      	b.n	8007ccc <__ieee754_pow+0x94>
 8007d42:	f04f 0b00 	mov.w	fp, #0
 8007d46:	e7c1      	b.n	8007ccc <__ieee754_pow+0x94>
 8007d48:	f1b9 0f00 	cmp.w	r9, #0
 8007d4c:	dad2      	bge.n	8007cf4 <__ieee754_pow+0xbc>
 8007d4e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007d52:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007d56:	e7cf      	b.n	8007cf8 <__ieee754_pow+0xc0>
 8007d58:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007d5c:	d106      	bne.n	8007d6c <__ieee754_pow+0x134>
 8007d5e:	4632      	mov	r2, r6
 8007d60:	463b      	mov	r3, r7
 8007d62:	4610      	mov	r0, r2
 8007d64:	4619      	mov	r1, r3
 8007d66:	f7f8 fbf3 	bl	8000550 <__aeabi_dmul>
 8007d6a:	e7c5      	b.n	8007cf8 <__ieee754_pow+0xc0>
 8007d6c:	4b39      	ldr	r3, [pc, #228]	; (8007e54 <__ieee754_pow+0x21c>)
 8007d6e:	4599      	cmp	r9, r3
 8007d70:	d10a      	bne.n	8007d88 <__ieee754_pow+0x150>
 8007d72:	2d00      	cmp	r5, #0
 8007d74:	db08      	blt.n	8007d88 <__ieee754_pow+0x150>
 8007d76:	ec47 6b10 	vmov	d0, r6, r7
 8007d7a:	b011      	add	sp, #68	; 0x44
 8007d7c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d80:	f000 bc68 	b.w	8008654 <__ieee754_sqrt>
 8007d84:	f04f 0b00 	mov.w	fp, #0
 8007d88:	ec47 6b10 	vmov	d0, r6, r7
 8007d8c:	f000 fd12 	bl	80087b4 <fabs>
 8007d90:	ec51 0b10 	vmov	r0, r1, d0
 8007d94:	f1ba 0f00 	cmp.w	sl, #0
 8007d98:	d127      	bne.n	8007dea <__ieee754_pow+0x1b2>
 8007d9a:	b124      	cbz	r4, 8007da6 <__ieee754_pow+0x16e>
 8007d9c:	4b2c      	ldr	r3, [pc, #176]	; (8007e50 <__ieee754_pow+0x218>)
 8007d9e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d121      	bne.n	8007dea <__ieee754_pow+0x1b2>
 8007da6:	f1b9 0f00 	cmp.w	r9, #0
 8007daa:	da05      	bge.n	8007db8 <__ieee754_pow+0x180>
 8007dac:	4602      	mov	r2, r0
 8007dae:	460b      	mov	r3, r1
 8007db0:	2000      	movs	r0, #0
 8007db2:	4927      	ldr	r1, [pc, #156]	; (8007e50 <__ieee754_pow+0x218>)
 8007db4:	f7f8 fcf6 	bl	80007a4 <__aeabi_ddiv>
 8007db8:	2d00      	cmp	r5, #0
 8007dba:	da9d      	bge.n	8007cf8 <__ieee754_pow+0xc0>
 8007dbc:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007dc0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007dc4:	ea54 030b 	orrs.w	r3, r4, fp
 8007dc8:	d108      	bne.n	8007ddc <__ieee754_pow+0x1a4>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	460b      	mov	r3, r1
 8007dce:	4610      	mov	r0, r2
 8007dd0:	4619      	mov	r1, r3
 8007dd2:	f7f8 fa05 	bl	80001e0 <__aeabi_dsub>
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	460b      	mov	r3, r1
 8007dda:	e7ac      	b.n	8007d36 <__ieee754_pow+0xfe>
 8007ddc:	f1bb 0f01 	cmp.w	fp, #1
 8007de0:	d18a      	bne.n	8007cf8 <__ieee754_pow+0xc0>
 8007de2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007de6:	4619      	mov	r1, r3
 8007de8:	e786      	b.n	8007cf8 <__ieee754_pow+0xc0>
 8007dea:	0fed      	lsrs	r5, r5, #31
 8007dec:	1e6b      	subs	r3, r5, #1
 8007dee:	930d      	str	r3, [sp, #52]	; 0x34
 8007df0:	ea5b 0303 	orrs.w	r3, fp, r3
 8007df4:	d102      	bne.n	8007dfc <__ieee754_pow+0x1c4>
 8007df6:	4632      	mov	r2, r6
 8007df8:	463b      	mov	r3, r7
 8007dfa:	e7e8      	b.n	8007dce <__ieee754_pow+0x196>
 8007dfc:	4b16      	ldr	r3, [pc, #88]	; (8007e58 <__ieee754_pow+0x220>)
 8007dfe:	4598      	cmp	r8, r3
 8007e00:	f340 80fe 	ble.w	8008000 <__ieee754_pow+0x3c8>
 8007e04:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8007e08:	4598      	cmp	r8, r3
 8007e0a:	dd0a      	ble.n	8007e22 <__ieee754_pow+0x1ea>
 8007e0c:	4b0f      	ldr	r3, [pc, #60]	; (8007e4c <__ieee754_pow+0x214>)
 8007e0e:	429c      	cmp	r4, r3
 8007e10:	dc0d      	bgt.n	8007e2e <__ieee754_pow+0x1f6>
 8007e12:	f1b9 0f00 	cmp.w	r9, #0
 8007e16:	f6bf af6d 	bge.w	8007cf4 <__ieee754_pow+0xbc>
 8007e1a:	a307      	add	r3, pc, #28	; (adr r3, 8007e38 <__ieee754_pow+0x200>)
 8007e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e20:	e79f      	b.n	8007d62 <__ieee754_pow+0x12a>
 8007e22:	4b0e      	ldr	r3, [pc, #56]	; (8007e5c <__ieee754_pow+0x224>)
 8007e24:	429c      	cmp	r4, r3
 8007e26:	ddf4      	ble.n	8007e12 <__ieee754_pow+0x1da>
 8007e28:	4b09      	ldr	r3, [pc, #36]	; (8007e50 <__ieee754_pow+0x218>)
 8007e2a:	429c      	cmp	r4, r3
 8007e2c:	dd18      	ble.n	8007e60 <__ieee754_pow+0x228>
 8007e2e:	f1b9 0f00 	cmp.w	r9, #0
 8007e32:	dcf2      	bgt.n	8007e1a <__ieee754_pow+0x1e2>
 8007e34:	e75e      	b.n	8007cf4 <__ieee754_pow+0xbc>
 8007e36:	bf00      	nop
 8007e38:	8800759c 	.word	0x8800759c
 8007e3c:	7e37e43c 	.word	0x7e37e43c
 8007e40:	7ff00000 	.word	0x7ff00000
 8007e44:	08008a99 	.word	0x08008a99
 8007e48:	433fffff 	.word	0x433fffff
 8007e4c:	3fefffff 	.word	0x3fefffff
 8007e50:	3ff00000 	.word	0x3ff00000
 8007e54:	3fe00000 	.word	0x3fe00000
 8007e58:	41e00000 	.word	0x41e00000
 8007e5c:	3feffffe 	.word	0x3feffffe
 8007e60:	2200      	movs	r2, #0
 8007e62:	4b63      	ldr	r3, [pc, #396]	; (8007ff0 <__ieee754_pow+0x3b8>)
 8007e64:	f7f8 f9bc 	bl	80001e0 <__aeabi_dsub>
 8007e68:	a355      	add	r3, pc, #340	; (adr r3, 8007fc0 <__ieee754_pow+0x388>)
 8007e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6e:	4604      	mov	r4, r0
 8007e70:	460d      	mov	r5, r1
 8007e72:	f7f8 fb6d 	bl	8000550 <__aeabi_dmul>
 8007e76:	a354      	add	r3, pc, #336	; (adr r3, 8007fc8 <__ieee754_pow+0x390>)
 8007e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7c:	4606      	mov	r6, r0
 8007e7e:	460f      	mov	r7, r1
 8007e80:	4620      	mov	r0, r4
 8007e82:	4629      	mov	r1, r5
 8007e84:	f7f8 fb64 	bl	8000550 <__aeabi_dmul>
 8007e88:	2200      	movs	r2, #0
 8007e8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e8e:	4b59      	ldr	r3, [pc, #356]	; (8007ff4 <__ieee754_pow+0x3bc>)
 8007e90:	4620      	mov	r0, r4
 8007e92:	4629      	mov	r1, r5
 8007e94:	f7f8 fb5c 	bl	8000550 <__aeabi_dmul>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	460b      	mov	r3, r1
 8007e9c:	a14c      	add	r1, pc, #304	; (adr r1, 8007fd0 <__ieee754_pow+0x398>)
 8007e9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ea2:	f7f8 f99d 	bl	80001e0 <__aeabi_dsub>
 8007ea6:	4622      	mov	r2, r4
 8007ea8:	462b      	mov	r3, r5
 8007eaa:	f7f8 fb51 	bl	8000550 <__aeabi_dmul>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	2000      	movs	r0, #0
 8007eb4:	4950      	ldr	r1, [pc, #320]	; (8007ff8 <__ieee754_pow+0x3c0>)
 8007eb6:	f7f8 f993 	bl	80001e0 <__aeabi_dsub>
 8007eba:	4622      	mov	r2, r4
 8007ebc:	462b      	mov	r3, r5
 8007ebe:	4680      	mov	r8, r0
 8007ec0:	4689      	mov	r9, r1
 8007ec2:	4620      	mov	r0, r4
 8007ec4:	4629      	mov	r1, r5
 8007ec6:	f7f8 fb43 	bl	8000550 <__aeabi_dmul>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	460b      	mov	r3, r1
 8007ece:	4640      	mov	r0, r8
 8007ed0:	4649      	mov	r1, r9
 8007ed2:	f7f8 fb3d 	bl	8000550 <__aeabi_dmul>
 8007ed6:	a340      	add	r3, pc, #256	; (adr r3, 8007fd8 <__ieee754_pow+0x3a0>)
 8007ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007edc:	f7f8 fb38 	bl	8000550 <__aeabi_dmul>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ee8:	f7f8 f97a 	bl	80001e0 <__aeabi_dsub>
 8007eec:	4602      	mov	r2, r0
 8007eee:	460b      	mov	r3, r1
 8007ef0:	4604      	mov	r4, r0
 8007ef2:	460d      	mov	r5, r1
 8007ef4:	4630      	mov	r0, r6
 8007ef6:	4639      	mov	r1, r7
 8007ef8:	f7f8 f974 	bl	80001e4 <__adddf3>
 8007efc:	2000      	movs	r0, #0
 8007efe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f02:	4632      	mov	r2, r6
 8007f04:	463b      	mov	r3, r7
 8007f06:	f7f8 f96b 	bl	80001e0 <__aeabi_dsub>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	4620      	mov	r0, r4
 8007f10:	4629      	mov	r1, r5
 8007f12:	f7f8 f965 	bl	80001e0 <__aeabi_dsub>
 8007f16:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f18:	f10b 33ff 	add.w	r3, fp, #4294967295
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	4606      	mov	r6, r0
 8007f20:	460f      	mov	r7, r1
 8007f22:	f040 81eb 	bne.w	80082fc <__ieee754_pow+0x6c4>
 8007f26:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8007fe0 <__ieee754_pow+0x3a8>
 8007f2a:	e9dd 4500 	ldrd	r4, r5, [sp]
 8007f2e:	2400      	movs	r4, #0
 8007f30:	4622      	mov	r2, r4
 8007f32:	462b      	mov	r3, r5
 8007f34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f38:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007f3c:	f7f8 f950 	bl	80001e0 <__aeabi_dsub>
 8007f40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f44:	f7f8 fb04 	bl	8000550 <__aeabi_dmul>
 8007f48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f4c:	4680      	mov	r8, r0
 8007f4e:	4689      	mov	r9, r1
 8007f50:	4630      	mov	r0, r6
 8007f52:	4639      	mov	r1, r7
 8007f54:	f7f8 fafc 	bl	8000550 <__aeabi_dmul>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	460b      	mov	r3, r1
 8007f5c:	4640      	mov	r0, r8
 8007f5e:	4649      	mov	r1, r9
 8007f60:	f7f8 f940 	bl	80001e4 <__adddf3>
 8007f64:	4622      	mov	r2, r4
 8007f66:	462b      	mov	r3, r5
 8007f68:	4680      	mov	r8, r0
 8007f6a:	4689      	mov	r9, r1
 8007f6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f70:	f7f8 faee 	bl	8000550 <__aeabi_dmul>
 8007f74:	460b      	mov	r3, r1
 8007f76:	4604      	mov	r4, r0
 8007f78:	460d      	mov	r5, r1
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	4649      	mov	r1, r9
 8007f7e:	4640      	mov	r0, r8
 8007f80:	e9cd 4500 	strd	r4, r5, [sp]
 8007f84:	f7f8 f92e 	bl	80001e4 <__adddf3>
 8007f88:	4b1c      	ldr	r3, [pc, #112]	; (8007ffc <__ieee754_pow+0x3c4>)
 8007f8a:	4299      	cmp	r1, r3
 8007f8c:	4606      	mov	r6, r0
 8007f8e:	460f      	mov	r7, r1
 8007f90:	468b      	mov	fp, r1
 8007f92:	f340 82f7 	ble.w	8008584 <__ieee754_pow+0x94c>
 8007f96:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8007f9a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8007f9e:	4303      	orrs	r3, r0
 8007fa0:	f000 81ea 	beq.w	8008378 <__ieee754_pow+0x740>
 8007fa4:	a310      	add	r3, pc, #64	; (adr r3, 8007fe8 <__ieee754_pow+0x3b0>)
 8007fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007faa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fae:	f7f8 facf 	bl	8000550 <__aeabi_dmul>
 8007fb2:	a30d      	add	r3, pc, #52	; (adr r3, 8007fe8 <__ieee754_pow+0x3b0>)
 8007fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb8:	e6d5      	b.n	8007d66 <__ieee754_pow+0x12e>
 8007fba:	bf00      	nop
 8007fbc:	f3af 8000 	nop.w
 8007fc0:	60000000 	.word	0x60000000
 8007fc4:	3ff71547 	.word	0x3ff71547
 8007fc8:	f85ddf44 	.word	0xf85ddf44
 8007fcc:	3e54ae0b 	.word	0x3e54ae0b
 8007fd0:	55555555 	.word	0x55555555
 8007fd4:	3fd55555 	.word	0x3fd55555
 8007fd8:	652b82fe 	.word	0x652b82fe
 8007fdc:	3ff71547 	.word	0x3ff71547
 8007fe0:	00000000 	.word	0x00000000
 8007fe4:	bff00000 	.word	0xbff00000
 8007fe8:	8800759c 	.word	0x8800759c
 8007fec:	7e37e43c 	.word	0x7e37e43c
 8007ff0:	3ff00000 	.word	0x3ff00000
 8007ff4:	3fd00000 	.word	0x3fd00000
 8007ff8:	3fe00000 	.word	0x3fe00000
 8007ffc:	408fffff 	.word	0x408fffff
 8008000:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008004:	f04f 0200 	mov.w	r2, #0
 8008008:	da05      	bge.n	8008016 <__ieee754_pow+0x3de>
 800800a:	4bd3      	ldr	r3, [pc, #844]	; (8008358 <__ieee754_pow+0x720>)
 800800c:	f7f8 faa0 	bl	8000550 <__aeabi_dmul>
 8008010:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008014:	460c      	mov	r4, r1
 8008016:	1523      	asrs	r3, r4, #20
 8008018:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800801c:	4413      	add	r3, r2
 800801e:	9309      	str	r3, [sp, #36]	; 0x24
 8008020:	4bce      	ldr	r3, [pc, #824]	; (800835c <__ieee754_pow+0x724>)
 8008022:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008026:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800802a:	429c      	cmp	r4, r3
 800802c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008030:	dd08      	ble.n	8008044 <__ieee754_pow+0x40c>
 8008032:	4bcb      	ldr	r3, [pc, #812]	; (8008360 <__ieee754_pow+0x728>)
 8008034:	429c      	cmp	r4, r3
 8008036:	f340 815e 	ble.w	80082f6 <__ieee754_pow+0x6be>
 800803a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800803c:	3301      	adds	r3, #1
 800803e:	9309      	str	r3, [sp, #36]	; 0x24
 8008040:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008044:	f04f 0a00 	mov.w	sl, #0
 8008048:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800804c:	930c      	str	r3, [sp, #48]	; 0x30
 800804e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008050:	4bc4      	ldr	r3, [pc, #784]	; (8008364 <__ieee754_pow+0x72c>)
 8008052:	4413      	add	r3, r2
 8008054:	ed93 7b00 	vldr	d7, [r3]
 8008058:	4629      	mov	r1, r5
 800805a:	ec53 2b17 	vmov	r2, r3, d7
 800805e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008062:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008066:	f7f8 f8bb 	bl	80001e0 <__aeabi_dsub>
 800806a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800806e:	4606      	mov	r6, r0
 8008070:	460f      	mov	r7, r1
 8008072:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008076:	f7f8 f8b5 	bl	80001e4 <__adddf3>
 800807a:	4602      	mov	r2, r0
 800807c:	460b      	mov	r3, r1
 800807e:	2000      	movs	r0, #0
 8008080:	49b9      	ldr	r1, [pc, #740]	; (8008368 <__ieee754_pow+0x730>)
 8008082:	f7f8 fb8f 	bl	80007a4 <__aeabi_ddiv>
 8008086:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800808a:	4602      	mov	r2, r0
 800808c:	460b      	mov	r3, r1
 800808e:	4630      	mov	r0, r6
 8008090:	4639      	mov	r1, r7
 8008092:	f7f8 fa5d 	bl	8000550 <__aeabi_dmul>
 8008096:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800809a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800809e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80080a2:	2300      	movs	r3, #0
 80080a4:	9302      	str	r3, [sp, #8]
 80080a6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80080aa:	106d      	asrs	r5, r5, #1
 80080ac:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80080b0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80080b4:	2200      	movs	r2, #0
 80080b6:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80080ba:	4640      	mov	r0, r8
 80080bc:	4649      	mov	r1, r9
 80080be:	4614      	mov	r4, r2
 80080c0:	461d      	mov	r5, r3
 80080c2:	f7f8 fa45 	bl	8000550 <__aeabi_dmul>
 80080c6:	4602      	mov	r2, r0
 80080c8:	460b      	mov	r3, r1
 80080ca:	4630      	mov	r0, r6
 80080cc:	4639      	mov	r1, r7
 80080ce:	f7f8 f887 	bl	80001e0 <__aeabi_dsub>
 80080d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080d6:	4606      	mov	r6, r0
 80080d8:	460f      	mov	r7, r1
 80080da:	4620      	mov	r0, r4
 80080dc:	4629      	mov	r1, r5
 80080de:	f7f8 f87f 	bl	80001e0 <__aeabi_dsub>
 80080e2:	4602      	mov	r2, r0
 80080e4:	460b      	mov	r3, r1
 80080e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80080ea:	f7f8 f879 	bl	80001e0 <__aeabi_dsub>
 80080ee:	4642      	mov	r2, r8
 80080f0:	464b      	mov	r3, r9
 80080f2:	f7f8 fa2d 	bl	8000550 <__aeabi_dmul>
 80080f6:	4602      	mov	r2, r0
 80080f8:	460b      	mov	r3, r1
 80080fa:	4630      	mov	r0, r6
 80080fc:	4639      	mov	r1, r7
 80080fe:	f7f8 f86f 	bl	80001e0 <__aeabi_dsub>
 8008102:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008106:	f7f8 fa23 	bl	8000550 <__aeabi_dmul>
 800810a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800810e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008112:	4610      	mov	r0, r2
 8008114:	4619      	mov	r1, r3
 8008116:	f7f8 fa1b 	bl	8000550 <__aeabi_dmul>
 800811a:	a37b      	add	r3, pc, #492	; (adr r3, 8008308 <__ieee754_pow+0x6d0>)
 800811c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008120:	4604      	mov	r4, r0
 8008122:	460d      	mov	r5, r1
 8008124:	f7f8 fa14 	bl	8000550 <__aeabi_dmul>
 8008128:	a379      	add	r3, pc, #484	; (adr r3, 8008310 <__ieee754_pow+0x6d8>)
 800812a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812e:	f7f8 f859 	bl	80001e4 <__adddf3>
 8008132:	4622      	mov	r2, r4
 8008134:	462b      	mov	r3, r5
 8008136:	f7f8 fa0b 	bl	8000550 <__aeabi_dmul>
 800813a:	a377      	add	r3, pc, #476	; (adr r3, 8008318 <__ieee754_pow+0x6e0>)
 800813c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008140:	f7f8 f850 	bl	80001e4 <__adddf3>
 8008144:	4622      	mov	r2, r4
 8008146:	462b      	mov	r3, r5
 8008148:	f7f8 fa02 	bl	8000550 <__aeabi_dmul>
 800814c:	a374      	add	r3, pc, #464	; (adr r3, 8008320 <__ieee754_pow+0x6e8>)
 800814e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008152:	f7f8 f847 	bl	80001e4 <__adddf3>
 8008156:	4622      	mov	r2, r4
 8008158:	462b      	mov	r3, r5
 800815a:	f7f8 f9f9 	bl	8000550 <__aeabi_dmul>
 800815e:	a372      	add	r3, pc, #456	; (adr r3, 8008328 <__ieee754_pow+0x6f0>)
 8008160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008164:	f7f8 f83e 	bl	80001e4 <__adddf3>
 8008168:	4622      	mov	r2, r4
 800816a:	462b      	mov	r3, r5
 800816c:	f7f8 f9f0 	bl	8000550 <__aeabi_dmul>
 8008170:	a36f      	add	r3, pc, #444	; (adr r3, 8008330 <__ieee754_pow+0x6f8>)
 8008172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008176:	f7f8 f835 	bl	80001e4 <__adddf3>
 800817a:	4622      	mov	r2, r4
 800817c:	4606      	mov	r6, r0
 800817e:	460f      	mov	r7, r1
 8008180:	462b      	mov	r3, r5
 8008182:	4620      	mov	r0, r4
 8008184:	4629      	mov	r1, r5
 8008186:	f7f8 f9e3 	bl	8000550 <__aeabi_dmul>
 800818a:	4602      	mov	r2, r0
 800818c:	460b      	mov	r3, r1
 800818e:	4630      	mov	r0, r6
 8008190:	4639      	mov	r1, r7
 8008192:	f7f8 f9dd 	bl	8000550 <__aeabi_dmul>
 8008196:	4642      	mov	r2, r8
 8008198:	4604      	mov	r4, r0
 800819a:	460d      	mov	r5, r1
 800819c:	464b      	mov	r3, r9
 800819e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081a2:	f7f8 f81f 	bl	80001e4 <__adddf3>
 80081a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80081aa:	f7f8 f9d1 	bl	8000550 <__aeabi_dmul>
 80081ae:	4622      	mov	r2, r4
 80081b0:	462b      	mov	r3, r5
 80081b2:	f7f8 f817 	bl	80001e4 <__adddf3>
 80081b6:	4642      	mov	r2, r8
 80081b8:	4606      	mov	r6, r0
 80081ba:	460f      	mov	r7, r1
 80081bc:	464b      	mov	r3, r9
 80081be:	4640      	mov	r0, r8
 80081c0:	4649      	mov	r1, r9
 80081c2:	f7f8 f9c5 	bl	8000550 <__aeabi_dmul>
 80081c6:	2200      	movs	r2, #0
 80081c8:	4b68      	ldr	r3, [pc, #416]	; (800836c <__ieee754_pow+0x734>)
 80081ca:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80081ce:	f7f8 f809 	bl	80001e4 <__adddf3>
 80081d2:	4632      	mov	r2, r6
 80081d4:	463b      	mov	r3, r7
 80081d6:	f7f8 f805 	bl	80001e4 <__adddf3>
 80081da:	9802      	ldr	r0, [sp, #8]
 80081dc:	460d      	mov	r5, r1
 80081de:	4604      	mov	r4, r0
 80081e0:	4602      	mov	r2, r0
 80081e2:	460b      	mov	r3, r1
 80081e4:	4640      	mov	r0, r8
 80081e6:	4649      	mov	r1, r9
 80081e8:	f7f8 f9b2 	bl	8000550 <__aeabi_dmul>
 80081ec:	2200      	movs	r2, #0
 80081ee:	4680      	mov	r8, r0
 80081f0:	4689      	mov	r9, r1
 80081f2:	4b5e      	ldr	r3, [pc, #376]	; (800836c <__ieee754_pow+0x734>)
 80081f4:	4620      	mov	r0, r4
 80081f6:	4629      	mov	r1, r5
 80081f8:	f7f7 fff2 	bl	80001e0 <__aeabi_dsub>
 80081fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008200:	f7f7 ffee 	bl	80001e0 <__aeabi_dsub>
 8008204:	4602      	mov	r2, r0
 8008206:	460b      	mov	r3, r1
 8008208:	4630      	mov	r0, r6
 800820a:	4639      	mov	r1, r7
 800820c:	f7f7 ffe8 	bl	80001e0 <__aeabi_dsub>
 8008210:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008214:	f7f8 f99c 	bl	8000550 <__aeabi_dmul>
 8008218:	4622      	mov	r2, r4
 800821a:	4606      	mov	r6, r0
 800821c:	460f      	mov	r7, r1
 800821e:	462b      	mov	r3, r5
 8008220:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008224:	f7f8 f994 	bl	8000550 <__aeabi_dmul>
 8008228:	4602      	mov	r2, r0
 800822a:	460b      	mov	r3, r1
 800822c:	4630      	mov	r0, r6
 800822e:	4639      	mov	r1, r7
 8008230:	f7f7 ffd8 	bl	80001e4 <__adddf3>
 8008234:	4606      	mov	r6, r0
 8008236:	460f      	mov	r7, r1
 8008238:	4602      	mov	r2, r0
 800823a:	460b      	mov	r3, r1
 800823c:	4640      	mov	r0, r8
 800823e:	4649      	mov	r1, r9
 8008240:	f7f7 ffd0 	bl	80001e4 <__adddf3>
 8008244:	9802      	ldr	r0, [sp, #8]
 8008246:	a33c      	add	r3, pc, #240	; (adr r3, 8008338 <__ieee754_pow+0x700>)
 8008248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824c:	4604      	mov	r4, r0
 800824e:	460d      	mov	r5, r1
 8008250:	f7f8 f97e 	bl	8000550 <__aeabi_dmul>
 8008254:	4642      	mov	r2, r8
 8008256:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800825a:	464b      	mov	r3, r9
 800825c:	4620      	mov	r0, r4
 800825e:	4629      	mov	r1, r5
 8008260:	f7f7 ffbe 	bl	80001e0 <__aeabi_dsub>
 8008264:	4602      	mov	r2, r0
 8008266:	460b      	mov	r3, r1
 8008268:	4630      	mov	r0, r6
 800826a:	4639      	mov	r1, r7
 800826c:	f7f7 ffb8 	bl	80001e0 <__aeabi_dsub>
 8008270:	a333      	add	r3, pc, #204	; (adr r3, 8008340 <__ieee754_pow+0x708>)
 8008272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008276:	f7f8 f96b 	bl	8000550 <__aeabi_dmul>
 800827a:	a333      	add	r3, pc, #204	; (adr r3, 8008348 <__ieee754_pow+0x710>)
 800827c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008280:	4606      	mov	r6, r0
 8008282:	460f      	mov	r7, r1
 8008284:	4620      	mov	r0, r4
 8008286:	4629      	mov	r1, r5
 8008288:	f7f8 f962 	bl	8000550 <__aeabi_dmul>
 800828c:	4602      	mov	r2, r0
 800828e:	460b      	mov	r3, r1
 8008290:	4630      	mov	r0, r6
 8008292:	4639      	mov	r1, r7
 8008294:	f7f7 ffa6 	bl	80001e4 <__adddf3>
 8008298:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800829a:	4b35      	ldr	r3, [pc, #212]	; (8008370 <__ieee754_pow+0x738>)
 800829c:	4413      	add	r3, r2
 800829e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a2:	f7f7 ff9f 	bl	80001e4 <__adddf3>
 80082a6:	4604      	mov	r4, r0
 80082a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082aa:	460d      	mov	r5, r1
 80082ac:	f7f8 f8e6 	bl	800047c <__aeabi_i2d>
 80082b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082b2:	4b30      	ldr	r3, [pc, #192]	; (8008374 <__ieee754_pow+0x73c>)
 80082b4:	4413      	add	r3, r2
 80082b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80082ba:	4606      	mov	r6, r0
 80082bc:	460f      	mov	r7, r1
 80082be:	4622      	mov	r2, r4
 80082c0:	462b      	mov	r3, r5
 80082c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082c6:	f7f7 ff8d 	bl	80001e4 <__adddf3>
 80082ca:	4642      	mov	r2, r8
 80082cc:	464b      	mov	r3, r9
 80082ce:	f7f7 ff89 	bl	80001e4 <__adddf3>
 80082d2:	4632      	mov	r2, r6
 80082d4:	463b      	mov	r3, r7
 80082d6:	f7f7 ff85 	bl	80001e4 <__adddf3>
 80082da:	9802      	ldr	r0, [sp, #8]
 80082dc:	4632      	mov	r2, r6
 80082de:	463b      	mov	r3, r7
 80082e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082e4:	f7f7 ff7c 	bl	80001e0 <__aeabi_dsub>
 80082e8:	4642      	mov	r2, r8
 80082ea:	464b      	mov	r3, r9
 80082ec:	f7f7 ff78 	bl	80001e0 <__aeabi_dsub>
 80082f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082f4:	e607      	b.n	8007f06 <__ieee754_pow+0x2ce>
 80082f6:	f04f 0a01 	mov.w	sl, #1
 80082fa:	e6a5      	b.n	8008048 <__ieee754_pow+0x410>
 80082fc:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8008350 <__ieee754_pow+0x718>
 8008300:	e613      	b.n	8007f2a <__ieee754_pow+0x2f2>
 8008302:	bf00      	nop
 8008304:	f3af 8000 	nop.w
 8008308:	4a454eef 	.word	0x4a454eef
 800830c:	3fca7e28 	.word	0x3fca7e28
 8008310:	93c9db65 	.word	0x93c9db65
 8008314:	3fcd864a 	.word	0x3fcd864a
 8008318:	a91d4101 	.word	0xa91d4101
 800831c:	3fd17460 	.word	0x3fd17460
 8008320:	518f264d 	.word	0x518f264d
 8008324:	3fd55555 	.word	0x3fd55555
 8008328:	db6fabff 	.word	0xdb6fabff
 800832c:	3fdb6db6 	.word	0x3fdb6db6
 8008330:	33333303 	.word	0x33333303
 8008334:	3fe33333 	.word	0x3fe33333
 8008338:	e0000000 	.word	0xe0000000
 800833c:	3feec709 	.word	0x3feec709
 8008340:	dc3a03fd 	.word	0xdc3a03fd
 8008344:	3feec709 	.word	0x3feec709
 8008348:	145b01f5 	.word	0x145b01f5
 800834c:	be3e2fe0 	.word	0xbe3e2fe0
 8008350:	00000000 	.word	0x00000000
 8008354:	3ff00000 	.word	0x3ff00000
 8008358:	43400000 	.word	0x43400000
 800835c:	0003988e 	.word	0x0003988e
 8008360:	000bb679 	.word	0x000bb679
 8008364:	08008ca8 	.word	0x08008ca8
 8008368:	3ff00000 	.word	0x3ff00000
 800836c:	40080000 	.word	0x40080000
 8008370:	08008cc8 	.word	0x08008cc8
 8008374:	08008cb8 	.word	0x08008cb8
 8008378:	a3b4      	add	r3, pc, #720	; (adr r3, 800864c <__ieee754_pow+0xa14>)
 800837a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837e:	4640      	mov	r0, r8
 8008380:	4649      	mov	r1, r9
 8008382:	f7f7 ff2f 	bl	80001e4 <__adddf3>
 8008386:	4622      	mov	r2, r4
 8008388:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800838c:	462b      	mov	r3, r5
 800838e:	4630      	mov	r0, r6
 8008390:	4639      	mov	r1, r7
 8008392:	f7f7 ff25 	bl	80001e0 <__aeabi_dsub>
 8008396:	4602      	mov	r2, r0
 8008398:	460b      	mov	r3, r1
 800839a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800839e:	f7f8 fb67 	bl	8000a70 <__aeabi_dcmpgt>
 80083a2:	2800      	cmp	r0, #0
 80083a4:	f47f adfe 	bne.w	8007fa4 <__ieee754_pow+0x36c>
 80083a8:	4aa3      	ldr	r2, [pc, #652]	; (8008638 <__ieee754_pow+0xa00>)
 80083aa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80083ae:	4293      	cmp	r3, r2
 80083b0:	f340 810a 	ble.w	80085c8 <__ieee754_pow+0x990>
 80083b4:	151b      	asrs	r3, r3, #20
 80083b6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80083ba:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80083be:	fa4a f303 	asr.w	r3, sl, r3
 80083c2:	445b      	add	r3, fp
 80083c4:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80083c8:	4e9c      	ldr	r6, [pc, #624]	; (800863c <__ieee754_pow+0xa04>)
 80083ca:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80083ce:	4116      	asrs	r6, r2
 80083d0:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80083d4:	2000      	movs	r0, #0
 80083d6:	ea23 0106 	bic.w	r1, r3, r6
 80083da:	f1c2 0214 	rsb	r2, r2, #20
 80083de:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80083e2:	fa4a fa02 	asr.w	sl, sl, r2
 80083e6:	f1bb 0f00 	cmp.w	fp, #0
 80083ea:	4602      	mov	r2, r0
 80083ec:	460b      	mov	r3, r1
 80083ee:	4620      	mov	r0, r4
 80083f0:	4629      	mov	r1, r5
 80083f2:	bfb8      	it	lt
 80083f4:	f1ca 0a00 	rsblt	sl, sl, #0
 80083f8:	f7f7 fef2 	bl	80001e0 <__aeabi_dsub>
 80083fc:	e9cd 0100 	strd	r0, r1, [sp]
 8008400:	4642      	mov	r2, r8
 8008402:	464b      	mov	r3, r9
 8008404:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008408:	f7f7 feec 	bl	80001e4 <__adddf3>
 800840c:	2000      	movs	r0, #0
 800840e:	a378      	add	r3, pc, #480	; (adr r3, 80085f0 <__ieee754_pow+0x9b8>)
 8008410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008414:	4604      	mov	r4, r0
 8008416:	460d      	mov	r5, r1
 8008418:	f7f8 f89a 	bl	8000550 <__aeabi_dmul>
 800841c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008420:	4606      	mov	r6, r0
 8008422:	460f      	mov	r7, r1
 8008424:	4620      	mov	r0, r4
 8008426:	4629      	mov	r1, r5
 8008428:	f7f7 feda 	bl	80001e0 <__aeabi_dsub>
 800842c:	4602      	mov	r2, r0
 800842e:	460b      	mov	r3, r1
 8008430:	4640      	mov	r0, r8
 8008432:	4649      	mov	r1, r9
 8008434:	f7f7 fed4 	bl	80001e0 <__aeabi_dsub>
 8008438:	a36f      	add	r3, pc, #444	; (adr r3, 80085f8 <__ieee754_pow+0x9c0>)
 800843a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800843e:	f7f8 f887 	bl	8000550 <__aeabi_dmul>
 8008442:	a36f      	add	r3, pc, #444	; (adr r3, 8008600 <__ieee754_pow+0x9c8>)
 8008444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008448:	4680      	mov	r8, r0
 800844a:	4689      	mov	r9, r1
 800844c:	4620      	mov	r0, r4
 800844e:	4629      	mov	r1, r5
 8008450:	f7f8 f87e 	bl	8000550 <__aeabi_dmul>
 8008454:	4602      	mov	r2, r0
 8008456:	460b      	mov	r3, r1
 8008458:	4640      	mov	r0, r8
 800845a:	4649      	mov	r1, r9
 800845c:	f7f7 fec2 	bl	80001e4 <__adddf3>
 8008460:	4604      	mov	r4, r0
 8008462:	460d      	mov	r5, r1
 8008464:	4602      	mov	r2, r0
 8008466:	460b      	mov	r3, r1
 8008468:	4630      	mov	r0, r6
 800846a:	4639      	mov	r1, r7
 800846c:	f7f7 feba 	bl	80001e4 <__adddf3>
 8008470:	4632      	mov	r2, r6
 8008472:	463b      	mov	r3, r7
 8008474:	4680      	mov	r8, r0
 8008476:	4689      	mov	r9, r1
 8008478:	f7f7 feb2 	bl	80001e0 <__aeabi_dsub>
 800847c:	4602      	mov	r2, r0
 800847e:	460b      	mov	r3, r1
 8008480:	4620      	mov	r0, r4
 8008482:	4629      	mov	r1, r5
 8008484:	f7f7 feac 	bl	80001e0 <__aeabi_dsub>
 8008488:	4642      	mov	r2, r8
 800848a:	4606      	mov	r6, r0
 800848c:	460f      	mov	r7, r1
 800848e:	464b      	mov	r3, r9
 8008490:	4640      	mov	r0, r8
 8008492:	4649      	mov	r1, r9
 8008494:	f7f8 f85c 	bl	8000550 <__aeabi_dmul>
 8008498:	a35b      	add	r3, pc, #364	; (adr r3, 8008608 <__ieee754_pow+0x9d0>)
 800849a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849e:	4604      	mov	r4, r0
 80084a0:	460d      	mov	r5, r1
 80084a2:	f7f8 f855 	bl	8000550 <__aeabi_dmul>
 80084a6:	a35a      	add	r3, pc, #360	; (adr r3, 8008610 <__ieee754_pow+0x9d8>)
 80084a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ac:	f7f7 fe98 	bl	80001e0 <__aeabi_dsub>
 80084b0:	4622      	mov	r2, r4
 80084b2:	462b      	mov	r3, r5
 80084b4:	f7f8 f84c 	bl	8000550 <__aeabi_dmul>
 80084b8:	a357      	add	r3, pc, #348	; (adr r3, 8008618 <__ieee754_pow+0x9e0>)
 80084ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084be:	f7f7 fe91 	bl	80001e4 <__adddf3>
 80084c2:	4622      	mov	r2, r4
 80084c4:	462b      	mov	r3, r5
 80084c6:	f7f8 f843 	bl	8000550 <__aeabi_dmul>
 80084ca:	a355      	add	r3, pc, #340	; (adr r3, 8008620 <__ieee754_pow+0x9e8>)
 80084cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d0:	f7f7 fe86 	bl	80001e0 <__aeabi_dsub>
 80084d4:	4622      	mov	r2, r4
 80084d6:	462b      	mov	r3, r5
 80084d8:	f7f8 f83a 	bl	8000550 <__aeabi_dmul>
 80084dc:	a352      	add	r3, pc, #328	; (adr r3, 8008628 <__ieee754_pow+0x9f0>)
 80084de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e2:	f7f7 fe7f 	bl	80001e4 <__adddf3>
 80084e6:	4622      	mov	r2, r4
 80084e8:	462b      	mov	r3, r5
 80084ea:	f7f8 f831 	bl	8000550 <__aeabi_dmul>
 80084ee:	4602      	mov	r2, r0
 80084f0:	460b      	mov	r3, r1
 80084f2:	4640      	mov	r0, r8
 80084f4:	4649      	mov	r1, r9
 80084f6:	f7f7 fe73 	bl	80001e0 <__aeabi_dsub>
 80084fa:	4604      	mov	r4, r0
 80084fc:	460d      	mov	r5, r1
 80084fe:	4602      	mov	r2, r0
 8008500:	460b      	mov	r3, r1
 8008502:	4640      	mov	r0, r8
 8008504:	4649      	mov	r1, r9
 8008506:	f7f8 f823 	bl	8000550 <__aeabi_dmul>
 800850a:	2200      	movs	r2, #0
 800850c:	e9cd 0100 	strd	r0, r1, [sp]
 8008510:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008514:	4620      	mov	r0, r4
 8008516:	4629      	mov	r1, r5
 8008518:	f7f7 fe62 	bl	80001e0 <__aeabi_dsub>
 800851c:	4602      	mov	r2, r0
 800851e:	460b      	mov	r3, r1
 8008520:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008524:	f7f8 f93e 	bl	80007a4 <__aeabi_ddiv>
 8008528:	4632      	mov	r2, r6
 800852a:	4604      	mov	r4, r0
 800852c:	460d      	mov	r5, r1
 800852e:	463b      	mov	r3, r7
 8008530:	4640      	mov	r0, r8
 8008532:	4649      	mov	r1, r9
 8008534:	f7f8 f80c 	bl	8000550 <__aeabi_dmul>
 8008538:	4632      	mov	r2, r6
 800853a:	463b      	mov	r3, r7
 800853c:	f7f7 fe52 	bl	80001e4 <__adddf3>
 8008540:	4602      	mov	r2, r0
 8008542:	460b      	mov	r3, r1
 8008544:	4620      	mov	r0, r4
 8008546:	4629      	mov	r1, r5
 8008548:	f7f7 fe4a 	bl	80001e0 <__aeabi_dsub>
 800854c:	4642      	mov	r2, r8
 800854e:	464b      	mov	r3, r9
 8008550:	f7f7 fe46 	bl	80001e0 <__aeabi_dsub>
 8008554:	4602      	mov	r2, r0
 8008556:	460b      	mov	r3, r1
 8008558:	2000      	movs	r0, #0
 800855a:	4939      	ldr	r1, [pc, #228]	; (8008640 <__ieee754_pow+0xa08>)
 800855c:	f7f7 fe40 	bl	80001e0 <__aeabi_dsub>
 8008560:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8008564:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008568:	4602      	mov	r2, r0
 800856a:	460b      	mov	r3, r1
 800856c:	da2f      	bge.n	80085ce <__ieee754_pow+0x996>
 800856e:	4650      	mov	r0, sl
 8008570:	ec43 2b10 	vmov	d0, r2, r3
 8008574:	f000 f9c0 	bl	80088f8 <scalbn>
 8008578:	ec51 0b10 	vmov	r0, r1, d0
 800857c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008580:	f7ff bbf1 	b.w	8007d66 <__ieee754_pow+0x12e>
 8008584:	4b2f      	ldr	r3, [pc, #188]	; (8008644 <__ieee754_pow+0xa0c>)
 8008586:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800858a:	429e      	cmp	r6, r3
 800858c:	f77f af0c 	ble.w	80083a8 <__ieee754_pow+0x770>
 8008590:	4b2d      	ldr	r3, [pc, #180]	; (8008648 <__ieee754_pow+0xa10>)
 8008592:	440b      	add	r3, r1
 8008594:	4303      	orrs	r3, r0
 8008596:	d00b      	beq.n	80085b0 <__ieee754_pow+0x978>
 8008598:	a325      	add	r3, pc, #148	; (adr r3, 8008630 <__ieee754_pow+0x9f8>)
 800859a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800859e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085a2:	f7f7 ffd5 	bl	8000550 <__aeabi_dmul>
 80085a6:	a322      	add	r3, pc, #136	; (adr r3, 8008630 <__ieee754_pow+0x9f8>)
 80085a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ac:	f7ff bbdb 	b.w	8007d66 <__ieee754_pow+0x12e>
 80085b0:	4622      	mov	r2, r4
 80085b2:	462b      	mov	r3, r5
 80085b4:	f7f7 fe14 	bl	80001e0 <__aeabi_dsub>
 80085b8:	4642      	mov	r2, r8
 80085ba:	464b      	mov	r3, r9
 80085bc:	f7f8 fa4e 	bl	8000a5c <__aeabi_dcmpge>
 80085c0:	2800      	cmp	r0, #0
 80085c2:	f43f aef1 	beq.w	80083a8 <__ieee754_pow+0x770>
 80085c6:	e7e7      	b.n	8008598 <__ieee754_pow+0x960>
 80085c8:	f04f 0a00 	mov.w	sl, #0
 80085cc:	e718      	b.n	8008400 <__ieee754_pow+0x7c8>
 80085ce:	4621      	mov	r1, r4
 80085d0:	e7d4      	b.n	800857c <__ieee754_pow+0x944>
 80085d2:	2000      	movs	r0, #0
 80085d4:	491a      	ldr	r1, [pc, #104]	; (8008640 <__ieee754_pow+0xa08>)
 80085d6:	f7ff bb8f 	b.w	8007cf8 <__ieee754_pow+0xc0>
 80085da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80085de:	f7ff bb8b 	b.w	8007cf8 <__ieee754_pow+0xc0>
 80085e2:	4630      	mov	r0, r6
 80085e4:	4639      	mov	r1, r7
 80085e6:	f7ff bb87 	b.w	8007cf8 <__ieee754_pow+0xc0>
 80085ea:	4693      	mov	fp, r2
 80085ec:	f7ff bb98 	b.w	8007d20 <__ieee754_pow+0xe8>
 80085f0:	00000000 	.word	0x00000000
 80085f4:	3fe62e43 	.word	0x3fe62e43
 80085f8:	fefa39ef 	.word	0xfefa39ef
 80085fc:	3fe62e42 	.word	0x3fe62e42
 8008600:	0ca86c39 	.word	0x0ca86c39
 8008604:	be205c61 	.word	0xbe205c61
 8008608:	72bea4d0 	.word	0x72bea4d0
 800860c:	3e663769 	.word	0x3e663769
 8008610:	c5d26bf1 	.word	0xc5d26bf1
 8008614:	3ebbbd41 	.word	0x3ebbbd41
 8008618:	af25de2c 	.word	0xaf25de2c
 800861c:	3f11566a 	.word	0x3f11566a
 8008620:	16bebd93 	.word	0x16bebd93
 8008624:	3f66c16c 	.word	0x3f66c16c
 8008628:	5555553e 	.word	0x5555553e
 800862c:	3fc55555 	.word	0x3fc55555
 8008630:	c2f8f359 	.word	0xc2f8f359
 8008634:	01a56e1f 	.word	0x01a56e1f
 8008638:	3fe00000 	.word	0x3fe00000
 800863c:	000fffff 	.word	0x000fffff
 8008640:	3ff00000 	.word	0x3ff00000
 8008644:	4090cbff 	.word	0x4090cbff
 8008648:	3f6f3400 	.word	0x3f6f3400
 800864c:	652b82fe 	.word	0x652b82fe
 8008650:	3c971547 	.word	0x3c971547

08008654 <__ieee754_sqrt>:
 8008654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008658:	4955      	ldr	r1, [pc, #340]	; (80087b0 <__ieee754_sqrt+0x15c>)
 800865a:	ec55 4b10 	vmov	r4, r5, d0
 800865e:	43a9      	bics	r1, r5
 8008660:	462b      	mov	r3, r5
 8008662:	462a      	mov	r2, r5
 8008664:	d112      	bne.n	800868c <__ieee754_sqrt+0x38>
 8008666:	ee10 2a10 	vmov	r2, s0
 800866a:	ee10 0a10 	vmov	r0, s0
 800866e:	4629      	mov	r1, r5
 8008670:	f7f7 ff6e 	bl	8000550 <__aeabi_dmul>
 8008674:	4602      	mov	r2, r0
 8008676:	460b      	mov	r3, r1
 8008678:	4620      	mov	r0, r4
 800867a:	4629      	mov	r1, r5
 800867c:	f7f7 fdb2 	bl	80001e4 <__adddf3>
 8008680:	4604      	mov	r4, r0
 8008682:	460d      	mov	r5, r1
 8008684:	ec45 4b10 	vmov	d0, r4, r5
 8008688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800868c:	2d00      	cmp	r5, #0
 800868e:	ee10 0a10 	vmov	r0, s0
 8008692:	4621      	mov	r1, r4
 8008694:	dc0f      	bgt.n	80086b6 <__ieee754_sqrt+0x62>
 8008696:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800869a:	4330      	orrs	r0, r6
 800869c:	d0f2      	beq.n	8008684 <__ieee754_sqrt+0x30>
 800869e:	b155      	cbz	r5, 80086b6 <__ieee754_sqrt+0x62>
 80086a0:	ee10 2a10 	vmov	r2, s0
 80086a4:	4620      	mov	r0, r4
 80086a6:	4629      	mov	r1, r5
 80086a8:	f7f7 fd9a 	bl	80001e0 <__aeabi_dsub>
 80086ac:	4602      	mov	r2, r0
 80086ae:	460b      	mov	r3, r1
 80086b0:	f7f8 f878 	bl	80007a4 <__aeabi_ddiv>
 80086b4:	e7e4      	b.n	8008680 <__ieee754_sqrt+0x2c>
 80086b6:	151b      	asrs	r3, r3, #20
 80086b8:	d073      	beq.n	80087a2 <__ieee754_sqrt+0x14e>
 80086ba:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80086be:	07dd      	lsls	r5, r3, #31
 80086c0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80086c4:	bf48      	it	mi
 80086c6:	0fc8      	lsrmi	r0, r1, #31
 80086c8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80086cc:	bf44      	itt	mi
 80086ce:	0049      	lslmi	r1, r1, #1
 80086d0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80086d4:	2500      	movs	r5, #0
 80086d6:	1058      	asrs	r0, r3, #1
 80086d8:	0fcb      	lsrs	r3, r1, #31
 80086da:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80086de:	0049      	lsls	r1, r1, #1
 80086e0:	2316      	movs	r3, #22
 80086e2:	462c      	mov	r4, r5
 80086e4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80086e8:	19a7      	adds	r7, r4, r6
 80086ea:	4297      	cmp	r7, r2
 80086ec:	bfde      	ittt	le
 80086ee:	19bc      	addle	r4, r7, r6
 80086f0:	1bd2      	suble	r2, r2, r7
 80086f2:	19ad      	addle	r5, r5, r6
 80086f4:	0fcf      	lsrs	r7, r1, #31
 80086f6:	3b01      	subs	r3, #1
 80086f8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80086fc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008700:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008704:	d1f0      	bne.n	80086e8 <__ieee754_sqrt+0x94>
 8008706:	f04f 0c20 	mov.w	ip, #32
 800870a:	469e      	mov	lr, r3
 800870c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008710:	42a2      	cmp	r2, r4
 8008712:	eb06 070e 	add.w	r7, r6, lr
 8008716:	dc02      	bgt.n	800871e <__ieee754_sqrt+0xca>
 8008718:	d112      	bne.n	8008740 <__ieee754_sqrt+0xec>
 800871a:	428f      	cmp	r7, r1
 800871c:	d810      	bhi.n	8008740 <__ieee754_sqrt+0xec>
 800871e:	2f00      	cmp	r7, #0
 8008720:	eb07 0e06 	add.w	lr, r7, r6
 8008724:	da42      	bge.n	80087ac <__ieee754_sqrt+0x158>
 8008726:	f1be 0f00 	cmp.w	lr, #0
 800872a:	db3f      	blt.n	80087ac <__ieee754_sqrt+0x158>
 800872c:	f104 0801 	add.w	r8, r4, #1
 8008730:	1b12      	subs	r2, r2, r4
 8008732:	428f      	cmp	r7, r1
 8008734:	bf88      	it	hi
 8008736:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800873a:	1bc9      	subs	r1, r1, r7
 800873c:	4433      	add	r3, r6
 800873e:	4644      	mov	r4, r8
 8008740:	0052      	lsls	r2, r2, #1
 8008742:	f1bc 0c01 	subs.w	ip, ip, #1
 8008746:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800874a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800874e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008752:	d1dd      	bne.n	8008710 <__ieee754_sqrt+0xbc>
 8008754:	430a      	orrs	r2, r1
 8008756:	d006      	beq.n	8008766 <__ieee754_sqrt+0x112>
 8008758:	1c5c      	adds	r4, r3, #1
 800875a:	bf13      	iteet	ne
 800875c:	3301      	addne	r3, #1
 800875e:	3501      	addeq	r5, #1
 8008760:	4663      	moveq	r3, ip
 8008762:	f023 0301 	bicne.w	r3, r3, #1
 8008766:	106a      	asrs	r2, r5, #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	07e9      	lsls	r1, r5, #31
 800876c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8008770:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8008774:	bf48      	it	mi
 8008776:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800877a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800877e:	461c      	mov	r4, r3
 8008780:	e780      	b.n	8008684 <__ieee754_sqrt+0x30>
 8008782:	0aca      	lsrs	r2, r1, #11
 8008784:	3815      	subs	r0, #21
 8008786:	0549      	lsls	r1, r1, #21
 8008788:	2a00      	cmp	r2, #0
 800878a:	d0fa      	beq.n	8008782 <__ieee754_sqrt+0x12e>
 800878c:	02d6      	lsls	r6, r2, #11
 800878e:	d50a      	bpl.n	80087a6 <__ieee754_sqrt+0x152>
 8008790:	f1c3 0420 	rsb	r4, r3, #32
 8008794:	fa21 f404 	lsr.w	r4, r1, r4
 8008798:	1e5d      	subs	r5, r3, #1
 800879a:	4099      	lsls	r1, r3
 800879c:	4322      	orrs	r2, r4
 800879e:	1b43      	subs	r3, r0, r5
 80087a0:	e78b      	b.n	80086ba <__ieee754_sqrt+0x66>
 80087a2:	4618      	mov	r0, r3
 80087a4:	e7f0      	b.n	8008788 <__ieee754_sqrt+0x134>
 80087a6:	0052      	lsls	r2, r2, #1
 80087a8:	3301      	adds	r3, #1
 80087aa:	e7ef      	b.n	800878c <__ieee754_sqrt+0x138>
 80087ac:	46a0      	mov	r8, r4
 80087ae:	e7bf      	b.n	8008730 <__ieee754_sqrt+0xdc>
 80087b0:	7ff00000 	.word	0x7ff00000

080087b4 <fabs>:
 80087b4:	ec51 0b10 	vmov	r0, r1, d0
 80087b8:	ee10 2a10 	vmov	r2, s0
 80087bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80087c0:	ec43 2b10 	vmov	d0, r2, r3
 80087c4:	4770      	bx	lr

080087c6 <finite>:
 80087c6:	ee10 3a90 	vmov	r3, s1
 80087ca:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80087ce:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80087d2:	0fc0      	lsrs	r0, r0, #31
 80087d4:	4770      	bx	lr

080087d6 <matherr>:
 80087d6:	2000      	movs	r0, #0
 80087d8:	4770      	bx	lr
 80087da:	0000      	movs	r0, r0
 80087dc:	0000      	movs	r0, r0
	...

080087e0 <nan>:
 80087e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80087e8 <nan+0x8>
 80087e4:	4770      	bx	lr
 80087e6:	bf00      	nop
 80087e8:	00000000 	.word	0x00000000
 80087ec:	7ff80000 	.word	0x7ff80000

080087f0 <rint>:
 80087f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087f2:	ec51 0b10 	vmov	r0, r1, d0
 80087f6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80087fa:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80087fe:	2e13      	cmp	r6, #19
 8008800:	460b      	mov	r3, r1
 8008802:	ee10 4a10 	vmov	r4, s0
 8008806:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800880a:	dc56      	bgt.n	80088ba <rint+0xca>
 800880c:	2e00      	cmp	r6, #0
 800880e:	da2b      	bge.n	8008868 <rint+0x78>
 8008810:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8008814:	4302      	orrs	r2, r0
 8008816:	d023      	beq.n	8008860 <rint+0x70>
 8008818:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800881c:	4302      	orrs	r2, r0
 800881e:	4254      	negs	r4, r2
 8008820:	4314      	orrs	r4, r2
 8008822:	0c4b      	lsrs	r3, r1, #17
 8008824:	0b24      	lsrs	r4, r4, #12
 8008826:	045b      	lsls	r3, r3, #17
 8008828:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800882c:	ea44 0103 	orr.w	r1, r4, r3
 8008830:	460b      	mov	r3, r1
 8008832:	492f      	ldr	r1, [pc, #188]	; (80088f0 <rint+0x100>)
 8008834:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8008838:	e9d1 6700 	ldrd	r6, r7, [r1]
 800883c:	4602      	mov	r2, r0
 800883e:	4639      	mov	r1, r7
 8008840:	4630      	mov	r0, r6
 8008842:	f7f7 fccf 	bl	80001e4 <__adddf3>
 8008846:	e9cd 0100 	strd	r0, r1, [sp]
 800884a:	463b      	mov	r3, r7
 800884c:	4632      	mov	r2, r6
 800884e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008852:	f7f7 fcc5 	bl	80001e0 <__aeabi_dsub>
 8008856:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800885a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800885e:	4639      	mov	r1, r7
 8008860:	ec41 0b10 	vmov	d0, r0, r1
 8008864:	b003      	add	sp, #12
 8008866:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008868:	4a22      	ldr	r2, [pc, #136]	; (80088f4 <rint+0x104>)
 800886a:	4132      	asrs	r2, r6
 800886c:	ea01 0702 	and.w	r7, r1, r2
 8008870:	4307      	orrs	r7, r0
 8008872:	d0f5      	beq.n	8008860 <rint+0x70>
 8008874:	0852      	lsrs	r2, r2, #1
 8008876:	4011      	ands	r1, r2
 8008878:	430c      	orrs	r4, r1
 800887a:	d00b      	beq.n	8008894 <rint+0xa4>
 800887c:	ea23 0202 	bic.w	r2, r3, r2
 8008880:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008884:	2e13      	cmp	r6, #19
 8008886:	fa43 f306 	asr.w	r3, r3, r6
 800888a:	bf0c      	ite	eq
 800888c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8008890:	2400      	movne	r4, #0
 8008892:	4313      	orrs	r3, r2
 8008894:	4916      	ldr	r1, [pc, #88]	; (80088f0 <rint+0x100>)
 8008896:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800889a:	4622      	mov	r2, r4
 800889c:	e9d5 4500 	ldrd	r4, r5, [r5]
 80088a0:	4620      	mov	r0, r4
 80088a2:	4629      	mov	r1, r5
 80088a4:	f7f7 fc9e 	bl	80001e4 <__adddf3>
 80088a8:	e9cd 0100 	strd	r0, r1, [sp]
 80088ac:	4622      	mov	r2, r4
 80088ae:	462b      	mov	r3, r5
 80088b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088b4:	f7f7 fc94 	bl	80001e0 <__aeabi_dsub>
 80088b8:	e7d2      	b.n	8008860 <rint+0x70>
 80088ba:	2e33      	cmp	r6, #51	; 0x33
 80088bc:	dd07      	ble.n	80088ce <rint+0xde>
 80088be:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80088c2:	d1cd      	bne.n	8008860 <rint+0x70>
 80088c4:	ee10 2a10 	vmov	r2, s0
 80088c8:	f7f7 fc8c 	bl	80001e4 <__adddf3>
 80088cc:	e7c8      	b.n	8008860 <rint+0x70>
 80088ce:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80088d2:	f04f 32ff 	mov.w	r2, #4294967295
 80088d6:	40f2      	lsrs	r2, r6
 80088d8:	4210      	tst	r0, r2
 80088da:	d0c1      	beq.n	8008860 <rint+0x70>
 80088dc:	0852      	lsrs	r2, r2, #1
 80088de:	4210      	tst	r0, r2
 80088e0:	bf1f      	itttt	ne
 80088e2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80088e6:	ea20 0202 	bicne.w	r2, r0, r2
 80088ea:	4134      	asrne	r4, r6
 80088ec:	4314      	orrne	r4, r2
 80088ee:	e7d1      	b.n	8008894 <rint+0xa4>
 80088f0:	08008cd8 	.word	0x08008cd8
 80088f4:	000fffff 	.word	0x000fffff

080088f8 <scalbn>:
 80088f8:	b570      	push	{r4, r5, r6, lr}
 80088fa:	ec55 4b10 	vmov	r4, r5, d0
 80088fe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008902:	4606      	mov	r6, r0
 8008904:	462b      	mov	r3, r5
 8008906:	b9aa      	cbnz	r2, 8008934 <scalbn+0x3c>
 8008908:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800890c:	4323      	orrs	r3, r4
 800890e:	d03b      	beq.n	8008988 <scalbn+0x90>
 8008910:	4b31      	ldr	r3, [pc, #196]	; (80089d8 <scalbn+0xe0>)
 8008912:	4629      	mov	r1, r5
 8008914:	2200      	movs	r2, #0
 8008916:	ee10 0a10 	vmov	r0, s0
 800891a:	f7f7 fe19 	bl	8000550 <__aeabi_dmul>
 800891e:	4b2f      	ldr	r3, [pc, #188]	; (80089dc <scalbn+0xe4>)
 8008920:	429e      	cmp	r6, r3
 8008922:	4604      	mov	r4, r0
 8008924:	460d      	mov	r5, r1
 8008926:	da12      	bge.n	800894e <scalbn+0x56>
 8008928:	a327      	add	r3, pc, #156	; (adr r3, 80089c8 <scalbn+0xd0>)
 800892a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800892e:	f7f7 fe0f 	bl	8000550 <__aeabi_dmul>
 8008932:	e009      	b.n	8008948 <scalbn+0x50>
 8008934:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008938:	428a      	cmp	r2, r1
 800893a:	d10c      	bne.n	8008956 <scalbn+0x5e>
 800893c:	ee10 2a10 	vmov	r2, s0
 8008940:	4620      	mov	r0, r4
 8008942:	4629      	mov	r1, r5
 8008944:	f7f7 fc4e 	bl	80001e4 <__adddf3>
 8008948:	4604      	mov	r4, r0
 800894a:	460d      	mov	r5, r1
 800894c:	e01c      	b.n	8008988 <scalbn+0x90>
 800894e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008952:	460b      	mov	r3, r1
 8008954:	3a36      	subs	r2, #54	; 0x36
 8008956:	4432      	add	r2, r6
 8008958:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800895c:	428a      	cmp	r2, r1
 800895e:	dd0b      	ble.n	8008978 <scalbn+0x80>
 8008960:	ec45 4b11 	vmov	d1, r4, r5
 8008964:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80089d0 <scalbn+0xd8>
 8008968:	f000 f83c 	bl	80089e4 <copysign>
 800896c:	a318      	add	r3, pc, #96	; (adr r3, 80089d0 <scalbn+0xd8>)
 800896e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008972:	ec51 0b10 	vmov	r0, r1, d0
 8008976:	e7da      	b.n	800892e <scalbn+0x36>
 8008978:	2a00      	cmp	r2, #0
 800897a:	dd08      	ble.n	800898e <scalbn+0x96>
 800897c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008980:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008984:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008988:	ec45 4b10 	vmov	d0, r4, r5
 800898c:	bd70      	pop	{r4, r5, r6, pc}
 800898e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008992:	da0d      	bge.n	80089b0 <scalbn+0xb8>
 8008994:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008998:	429e      	cmp	r6, r3
 800899a:	ec45 4b11 	vmov	d1, r4, r5
 800899e:	dce1      	bgt.n	8008964 <scalbn+0x6c>
 80089a0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80089c8 <scalbn+0xd0>
 80089a4:	f000 f81e 	bl	80089e4 <copysign>
 80089a8:	a307      	add	r3, pc, #28	; (adr r3, 80089c8 <scalbn+0xd0>)
 80089aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ae:	e7e0      	b.n	8008972 <scalbn+0x7a>
 80089b0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80089b4:	3236      	adds	r2, #54	; 0x36
 80089b6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80089ba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80089be:	4620      	mov	r0, r4
 80089c0:	4629      	mov	r1, r5
 80089c2:	2200      	movs	r2, #0
 80089c4:	4b06      	ldr	r3, [pc, #24]	; (80089e0 <scalbn+0xe8>)
 80089c6:	e7b2      	b.n	800892e <scalbn+0x36>
 80089c8:	c2f8f359 	.word	0xc2f8f359
 80089cc:	01a56e1f 	.word	0x01a56e1f
 80089d0:	8800759c 	.word	0x8800759c
 80089d4:	7e37e43c 	.word	0x7e37e43c
 80089d8:	43500000 	.word	0x43500000
 80089dc:	ffff3cb0 	.word	0xffff3cb0
 80089e0:	3c900000 	.word	0x3c900000

080089e4 <copysign>:
 80089e4:	ec51 0b10 	vmov	r0, r1, d0
 80089e8:	ee11 0a90 	vmov	r0, s3
 80089ec:	ee10 2a10 	vmov	r2, s0
 80089f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80089f4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80089f8:	ea41 0300 	orr.w	r3, r1, r0
 80089fc:	ec43 2b10 	vmov	d0, r2, r3
 8008a00:	4770      	bx	lr
	...

08008a04 <_init>:
 8008a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a06:	bf00      	nop
 8008a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a0a:	bc08      	pop	{r3}
 8008a0c:	469e      	mov	lr, r3
 8008a0e:	4770      	bx	lr

08008a10 <_fini>:
 8008a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a12:	bf00      	nop
 8008a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a16:	bc08      	pop	{r3}
 8008a18:	469e      	mov	lr, r3
 8008a1a:	4770      	bx	lr
