// Generated by CIRCT unknown git version

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Queue2_BranchPredictionUpdate(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input          clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input          reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input          io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [7:0]   io_enq_bits_btb_mispredicts,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [39:0]  io_enq_bits_pc,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [63:0]  io_enq_bits_ghist_old_history,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input          io_enq_bits_ghist_current_saw_branch_not_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input          io_enq_bits_ghist_new_saw_branch_not_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input          io_enq_bits_ghist_new_saw_branch_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [4:0]   io_enq_bits_ghist_ras_idx,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input          io_enq_bits_lhist_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input          io_enq_bits_lhist_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [119:0] io_enq_bits_meta_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [119:0] io_enq_bits_meta_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input          io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output         io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output         io_deq_bits_is_mispredict_update,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output         io_deq_bits_is_repair_update,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [7:0]   io_deq_bits_btb_mispredicts,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [39:0]  io_deq_bits_pc,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [7:0]   io_deq_bits_br_mask,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output         io_deq_bits_cfi_idx_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [2:0]   io_deq_bits_cfi_idx_bits,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output         io_deq_bits_cfi_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output         io_deq_bits_cfi_mispredicted,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output         io_deq_bits_cfi_is_br,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output         io_deq_bits_cfi_is_jal,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [63:0]  io_deq_bits_ghist_old_history,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output         io_deq_bits_ghist_new_saw_branch_not_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output         io_deq_bits_ghist_new_saw_branch_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [39:0]  io_deq_bits_target,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [119:0] io_deq_bits_meta_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [119:0] io_deq_bits_meta_1	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire         io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:286:19]
  wire [411:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg          wrap;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg          wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg          maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire         ptr_match = wrap == wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire         empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire         do_enq = io_enq_ready & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:19]
  assign io_enq_ready = ~(ptr_match & maybe_full);	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:19]
  wire         do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap_1 <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap <= wrap - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap_1 <= wrap_1 - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x412 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (wrap_1),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_meta_1, io_enq_bits_meta_0, 40'h0, io_enq_bits_ghist_new_saw_branch_taken, io_enq_bits_ghist_new_saw_branch_not_taken, io_enq_bits_ghist_old_history, 16'h0, io_enq_bits_pc, io_enq_bits_btb_mispredicts, 2'h0})	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14, :256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_is_mispredict_update = _ram_ext_R0_data[0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_is_repair_update = _ram_ext_R0_data[1];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_btb_mispredicts = _ram_ext_R0_data[9:2];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_pc = _ram_ext_R0_data[49:10];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_br_mask = _ram_ext_R0_data[57:50];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cfi_idx_valid = _ram_ext_R0_data[58];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cfi_idx_bits = _ram_ext_R0_data[61:59];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cfi_taken = _ram_ext_R0_data[62];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cfi_mispredicted = _ram_ext_R0_data[63];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cfi_is_br = _ram_ext_R0_data[64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cfi_is_jal = _ram_ext_R0_data[65];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ghist_old_history = _ram_ext_R0_data[129:66];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ghist_new_saw_branch_not_taken = _ram_ext_R0_data[130];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ghist_new_saw_branch_taken = _ram_ext_R0_data[131];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_target = _ram_ext_R0_data[171:132];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_meta_0 = _ram_ext_R0_data[291:172];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_meta_1 = _ram_ext_R0_data[411:292];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

