T. Adler , J. Scheible, An interactive router for analog IC design, Proceedings of the conference on Design, automation and test in Europe, p.414-421, February 23-26, 1998, Le Palais des CongrÃ©s de Paris, France
Arai, K. and Kikuchi, H. 2005. Basic cell of gate array semiconductor device, gate array semiconductor device, and layout method for gate array semiconductor device. United States Patent No. US 6842886 B2.
R. Jacob Baker, CMOS Circuit Design, Layout, and Simulation, Wiley-IEEE Press, 2010
Bell, P. J., Hoivik, N. D., Saravanan, R. A., Ehsan, N., Bright, V. M., and Popovic, Z. 2007. Flip-chip-assembled air-suspended inductors. IEEE Trans. Adv. Packag. 30, 1, 148--154.
J. L. Bentley , T. A. Ottmann, Algorithms for Reporting and Counting Geometric Intersections, IEEE Transactions on Computers, v.28 n.9, p.643-647, September 1979[doi>10.1109/TC.1979.1675432]
Mark de Berg , Marc van Kreveld , Mark Overmars , Otfried Schwarzkopf, Computational geometry: algorithms and applications, Springer-Verlag New York, Inc., Secaucus, NJ, 1997
Blaschke, V. and Victory, J. 2006. A scalable model methodology for octagonal differential and single-ended inductors. In Proceedings of IEEE Custom Integrated Circuits Conference. 717--720.
R. Castro-Lopez , O. Guerra , E. Roca , F. V. Fernandez, An Integrated Layout-Synthesis Approach for Analog ICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.7, p.1179-1189, July 2008[doi>10.1109/TCAD.2008.923417]
Barbara Chapman , Gabriele Jost , Ruud van der Pas, Using OpenMP: Portable Shared Memory Parallel Programming (Scientific and Engineering Computation), The MIT Press, 2007
Thomas H. Cormen , Charles E. Leiserson , Ronald L. Rivest , Clifford Stein, Introduction to Algorithms, Third Edition, The MIT Press, 2009
Feng, W. S., Yang, W. T., and Hsieh, M. Y. 1993. Computer-aided design on the VLSI 45<sup>&cir;</sup>-mask compaction. In Proceedings of the IEEE Region 10 Conference. 750--753.
S Fortune, A sweepline algorithm for Voronoi diagrams, Proceedings of the second annual symposium on Computational geometry, p.313-322, June 02-04, 1986, Yorktown Heights, New York, USA[doi>10.1145/10515.10549]
Kevin Gourley , Douglas Green, A Polygon-to-Rectangle Conversion Algorithm, IEEE Computer Graphics and Applications, v.3 n.1, p.31-36, January 1983[doi>10.1109/MCG.1983.262975]
Gordon T. Hamachi , John K. Ousterhout, A switchbox router with obstacle avoidance, Proceedings of the 21st Design Automation Conference, p.173-179, June 25-27, 1984, Albuquerque, New Mexico, USA
Kumar, S., Carothers, J. D., Newbould, R. D., and Krishnan, B. V. 2003. Candidate generation for 45 degree routing for mixed-signal layout. In Proceedings of the IEEE Southwest Symposium on Mixed-Signal Design. 233--236.
Qiao Li , Sung-Mo Kang, Efficient algorithms for polygon to trapezoid decomposition and trapezoid corner stitching, Proceedings of the 10th Great Lakes symposium on VLSI, p.183-188, March 02-04, 2000, Chicago, Illinois, USA[doi>10.1145/330855.331038]
D. Marple , M. Smulders , H. Hegen, Tailor: a layout system based on trapezoidal corner stitching, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.9 n.1, p.66-90, November 2006[doi>10.1109/43.45858]
Mark McKenney , Tynan McGuire, A parallel plane sweep algorithm for multi-core systems, Proceedings of the 17th ACM SIGSPATIAL International Conference on Advances in Geographic Information Systems, November 04-06, 2009, Seattle, Washington[doi>10.1145/1653771.1653827]
Mohan, S. S., Hershenson, M. D. M., Boyd, S. P., and Lee, T. H. 1999. Simple accurate expressions for planar spiral inductances. IEEE J. Solid-State Circuits. 1419--1424.
S. Nahar , S. Sahni, Fast algorithm for polygon decomposition, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.7 n.4, p.473-483, November 2006[doi>10.1109/43.3182]
Onodera, H., Kanbara, H., and Tamaru, K. 1990. Operational-amplifier compilation with performance optimization. IEEE J. Solid-State Circuits 25, 2, 466--473.
Ottmann, T., Widmayer, P., and Wood, D. 1985. A fast algorithm for the Boolean masking problem. Comput. Vision Graphics Image Process. 30, 3, 249--268.
Hung-Chih Ou , Hsing-Chih Chang Chien , Yao-Wen Chang, Non-uniform multilevel analog routing with matching constraints, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228458]
J. K. Ousterhout, Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.3 n.1, p.87-100, November 2006[doi>10.1109/TCAD.1984.1270061]
John K. Ousterhout , Gordon T. Hamachi , Robert N. Mayo , Walter S. Scott , George S. Taylor, Magic: A VLSI layout system, Proceedings of the 21st Design Automation Conference, p.152-159, June 25-27, 1984, Albuquerque, New Mexico, USA
Walter S. Scott , John K. Ousterhout, Plowing: Interactive stretching and compaction in magic, Proceedings of the 21st Design Automation Conference, p.166-172, June 25-27, 1984, Albuquerque, New Mexico, USA
Walter S Scott , John K. Ousterhout, Magic's circuit extractor, Proceedings of the 22nd ACM/IEEE Design Automation Conference, p.286-292, June 1985, Las Vegas, Nevada, USA
Mircea R. Stan , Fatih Hamzaoglu , David Garrett, Non-Manhattan maze routing, Proceedings of the 17th symposium on Integrated circuits and system design, September 07-11, 2004, Pernambuco, Brazil[doi>10.1145/1016568.1016637]
George S. Taylor , John K. Ousterhout, Magic's incremental design-rule checker, Proceedings of the 21st Design Automation Conference, p.160-165, June 25-27, 1984, Albuquerque, New Mexico, USA
Tseng, I.-L., Lee, C.-I., and Chen, H.-W. 2010. Efficient partitioning of parameterized 45-degree polygons with mixed ILP. In Proceedings of the IEEE Region 10 Conference. 1531--1534.
I-Lun Tseng , Adam Postula, An efficient algorithm for partitioning parameterized polygons into rectangles, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127992]
I-Lun Tseng , Adam Postula, Partitioning parameterized 45-degree polygons with constraint programming, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-29, July 2008[doi>10.1145/1367045.1367061]
Wang, Z.-W., Tseng, I.-L., and Postula, A. 2013. Design and representation of parameterized layouts for octagonal spiral inductors. In Proceedings of the IEEE International Symposium on Next-Generation Electronics. 333--336.
