

================================================================
== Vivado HLS Report for 'tri_intersect'
================================================================
* Date:           Fri May 06 00:51:11 2016

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        triangle_intersect
* Solution:       tri_intersect
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      2.44|        0.63|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      2|
|Register         |        -|      -|      35|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      35|     34|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |outs_TDATA    |     +    |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |   1|          3|    1|          3|
    |ap_sig_ioackin_outs_TREADY  |   1|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |   2|          5|    2|          5|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   2|   0|    2|          0|
    |ap_reg_ioackin_outs_TREADY  |   1|   0|    1|          0|
    |ins_data_V_val_reg_132      |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  35|   0|   35|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-------------+-----+-----+--------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_none | tri_intersect | return value |
|ap_rst_n     |  in |    1| ap_ctrl_none | tri_intersect | return value |
|ins_TDATA    |  in |   32|     axis     |   ins_data_V  |    pointer   |
|ins_TVALID   |  in |    1|     axis     |   ins_data_V  |    pointer   |
|ins_TREADY   | out |    1|     axis     |   ins_dest_V  |    pointer   |
|ins_TDEST    |  in |    6|     axis     |   ins_dest_V  |    pointer   |
|ins_TKEEP    |  in |    4|     axis     |   ins_keep_V  |    pointer   |
|ins_TSTRB    |  in |    4|     axis     |   ins_strb_V  |    pointer   |
|ins_TUSER    |  in |    2|     axis     |   ins_user_V  |    pointer   |
|ins_TLAST    |  in |    1|     axis     |   ins_last_V  |    pointer   |
|ins_TID      |  in |    5|     axis     |    ins_id_V   |    pointer   |
|outs_TDATA   | out |   32|     axis     |  outs_data_V  |    pointer   |
|outs_TVALID  | out |    1|     axis     |  outs_dest_V  |    pointer   |
|outs_TREADY  |  in |    1|     axis     |  outs_dest_V  |    pointer   |
|outs_TDEST   | out |    6|     axis     |  outs_dest_V  |    pointer   |
|outs_TKEEP   | out |    4|     axis     |  outs_keep_V  |    pointer   |
|outs_TSTRB   | out |    4|     axis     |  outs_strb_V  |    pointer   |
|outs_TUSER   | out |    2|     axis     |  outs_user_V  |    pointer   |
|outs_TLAST   | out |    1|     axis     |  outs_last_V  |    pointer   |
|outs_TID     | out |    5|     axis     |   outs_id_V   |    pointer   |
+-------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: empty [1/1] 0.00ns
:18  %empty = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %ins_data_V, i4* %ins_keep_V, i4* %ins_strb_V, i2* %ins_user_V, i1* %ins_last_V, i5* %ins_id_V, i6* %ins_dest_V)

ST_1: ins_data_V_val [1/1] 0.00ns
:19  %ins_data_V_val = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 0


 <State 2>: 2.44ns
ST_2: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ins_data_V), !map !7

ST_2: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ins_keep_V), !map !13

ST_2: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ins_strb_V), !map !17

ST_2: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %ins_user_V), !map !21

ST_2: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ins_last_V), !map !25

ST_2: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %ins_id_V), !map !29

ST_2: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %ins_dest_V), !map !33

ST_2: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outs_data_V), !map !37

ST_2: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outs_keep_V), !map !41

ST_2: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outs_strb_V), !map !45

ST_2: stg_15 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outs_user_V), !map !49

ST_2: stg_16 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outs_last_V), !map !53

ST_2: stg_17 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outs_id_V), !map !57

ST_2: stg_18 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outs_dest_V), !map !61

ST_2: stg_19 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @str) nounwind

ST_2: stg_20 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i32* %outs_data_V, i4* %outs_keep_V, i4* %outs_strb_V, i2* %outs_user_V, i1* %outs_last_V, i5* %outs_id_V, i6* %outs_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_21 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i32* %ins_data_V, i4* %ins_keep_V, i4* %ins_strb_V, i2* %ins_user_V, i1* %ins_last_V, i5* %ins_id_V, i6* %ins_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_22 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: empty_2 [1/1] 0.00ns
:20  %empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %ins_data_V, i4* %ins_keep_V, i4* %ins_strb_V, i2* %ins_user_V, i1* %ins_last_V, i5* %ins_id_V, i6* %ins_dest_V)

ST_2: ins_data_V_val1 [1/1] 0.00ns
:21  %ins_data_V_val1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 0

ST_2: outs_keep_V_tmp [1/1] 0.00ns
:22  %outs_keep_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 1

ST_2: outs_strb_V_tmp [1/1] 0.00ns
:23  %outs_strb_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 2

ST_2: outs_user_V_tmp [1/1] 0.00ns
:24  %outs_user_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 3

ST_2: outs_last_V_tmp [1/1] 0.00ns
:25  %outs_last_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 4

ST_2: outs_id_V_tmp [1/1] 0.00ns
:26  %outs_id_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 5

ST_2: outs_dest_V_tmp [1/1] 0.00ns
:27  %outs_dest_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 6

ST_2: outs_data_V_tmp [1/1] 2.44ns
:28  %outs_data_V_tmp = add nsw i32 %ins_data_V_val1, %ins_data_V_val

ST_2: stg_32 [1/1] 0.00ns
:29  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outs_data_V, i4* %outs_keep_V, i4* %outs_strb_V, i2* %outs_user_V, i1* %outs_last_V, i5* %outs_id_V, i6* %outs_dest_V, i32 %outs_data_V_tmp, i4 %outs_keep_V_tmp, i4 %outs_strb_V_tmp, i2 %outs_user_V_tmp, i1 %outs_last_V_tmp, i5 %outs_id_V_tmp, i6 %outs_dest_V_tmp)

ST_2: stg_33 [1/1] 0.00ns
:30  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ ins_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x15714b23380; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ins_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x15714b23410; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ins_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x15714b234a0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ins_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x15714b00810; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ins_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x15714b006f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ins_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1571719e0d0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ins_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1571719eca0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outs_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1571719e160; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outs_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1571719e1f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outs_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1571719eaf0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outs_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1571719e280; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outs_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1571719e310; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outs_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1571719e550; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outs_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1571719e790; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty           (read         ) [ 000]
ins_data_V_val  (extractvalue ) [ 001]
stg_5           (specbitsmap  ) [ 000]
stg_6           (specbitsmap  ) [ 000]
stg_7           (specbitsmap  ) [ 000]
stg_8           (specbitsmap  ) [ 000]
stg_9           (specbitsmap  ) [ 000]
stg_10          (specbitsmap  ) [ 000]
stg_11          (specbitsmap  ) [ 000]
stg_12          (specbitsmap  ) [ 000]
stg_13          (specbitsmap  ) [ 000]
stg_14          (specbitsmap  ) [ 000]
stg_15          (specbitsmap  ) [ 000]
stg_16          (specbitsmap  ) [ 000]
stg_17          (specbitsmap  ) [ 000]
stg_18          (specbitsmap  ) [ 000]
stg_19          (spectopmodule) [ 000]
stg_20          (specinterface) [ 000]
stg_21          (specinterface) [ 000]
stg_22          (specinterface) [ 000]
empty_2         (read         ) [ 000]
ins_data_V_val1 (extractvalue ) [ 000]
outs_keep_V_tmp (extractvalue ) [ 000]
outs_strb_V_tmp (extractvalue ) [ 000]
outs_user_V_tmp (extractvalue ) [ 000]
outs_last_V_tmp (extractvalue ) [ 000]
outs_id_V_tmp   (extractvalue ) [ 000]
outs_dest_V_tmp (extractvalue ) [ 000]
outs_data_V_tmp (add          ) [ 000]
stg_32          (write        ) [ 000]
stg_33          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ins_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ins_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ins_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ins_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ins_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ins_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ins_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ins_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ins_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ins_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ins_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ins_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ins_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ins_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outs_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outs_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outs_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outs_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outs_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outs_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outs_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outs_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outs_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outs_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outs_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outs_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outs_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outs_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="grp_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="54" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="0" index="3" bw="4" slack="0"/>
<pin id="53" dir="0" index="4" bw="2" slack="0"/>
<pin id="54" dir="0" index="5" bw="1" slack="0"/>
<pin id="55" dir="0" index="6" bw="5" slack="0"/>
<pin id="56" dir="0" index="7" bw="6" slack="0"/>
<pin id="57" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_2/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="stg_32_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="0" index="3" bw="4" slack="0"/>
<pin id="71" dir="0" index="4" bw="2" slack="0"/>
<pin id="72" dir="0" index="5" bw="1" slack="0"/>
<pin id="73" dir="0" index="6" bw="5" slack="0"/>
<pin id="74" dir="0" index="7" bw="6" slack="0"/>
<pin id="75" dir="0" index="8" bw="32" slack="0"/>
<pin id="76" dir="0" index="9" bw="4" slack="0"/>
<pin id="77" dir="0" index="10" bw="4" slack="0"/>
<pin id="78" dir="0" index="11" bw="2" slack="0"/>
<pin id="79" dir="0" index="12" bw="1" slack="0"/>
<pin id="80" dir="0" index="13" bw="5" slack="0"/>
<pin id="81" dir="0" index="14" bw="6" slack="0"/>
<pin id="82" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_32/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="54" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ins_data_V_val/1 ins_data_V_val1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="outs_keep_V_tmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="54" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outs_keep_V_tmp/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="outs_strb_V_tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="54" slack="0"/>
<pin id="103" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outs_strb_V_tmp/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="outs_user_V_tmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="54" slack="0"/>
<pin id="108" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outs_user_V_tmp/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="outs_last_V_tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="54" slack="0"/>
<pin id="113" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outs_last_V_tmp/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="outs_id_V_tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="54" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outs_id_V_tmp/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="outs_dest_V_tmp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="54" slack="0"/>
<pin id="123" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outs_dest_V_tmp/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="outs_data_V_tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outs_data_V_tmp/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="ins_data_V_val_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ins_data_V_val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="48" pin=5"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="48" pin=6"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="48" pin=7"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="66" pin=6"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="66" pin=7"/></net>

<net id="95"><net_src comp="48" pin="8"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="48" pin="8"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="66" pin=9"/></net>

<net id="104"><net_src comp="48" pin="8"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="66" pin=10"/></net>

<net id="109"><net_src comp="48" pin="8"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="66" pin=11"/></net>

<net id="114"><net_src comp="48" pin="8"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="66" pin=12"/></net>

<net id="119"><net_src comp="48" pin="8"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="66" pin=13"/></net>

<net id="124"><net_src comp="48" pin="8"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="66" pin=14"/></net>

<net id="130"><net_src comp="92" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="126" pin="2"/><net_sink comp="66" pin=8"/></net>

<net id="135"><net_src comp="92" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outs_data_V | {2 }
	Port: outs_keep_V | {2 }
	Port: outs_strb_V | {2 }
	Port: outs_user_V | {2 }
	Port: outs_last_V | {2 }
	Port: outs_id_V | {2 }
	Port: outs_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		outs_data_V_tmp : 1
		stg_32 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   | outs_data_V_tmp_fu_126 |    0    |    32   |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_48     |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |   stg_32_write_fu_66   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        grp_fu_92       |    0    |    0    |
|          |  outs_keep_V_tmp_fu_96 |    0    |    0    |
|          | outs_strb_V_tmp_fu_101 |    0    |    0    |
|extractvalue| outs_user_V_tmp_fu_106 |    0    |    0    |
|          | outs_last_V_tmp_fu_111 |    0    |    0    |
|          |  outs_id_V_tmp_fu_116  |    0    |    0    |
|          | outs_dest_V_tmp_fu_121 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    32   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|ins_data_V_val_reg_132|   32   |
+----------------------+--------+
|         Total        |   32   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   32   |
+-----------+--------+--------+
