// Seed: 1259544476
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3;
  ;
  always_ff if (1) id_3 = "";
  assign id_3 = ~-1;
  wire id_4, id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  assign id_3 = id_1;
  wire id_10;
  wire _id_11, id_12;
  wire id_13;
  assign id_6[-1] = -1;
  wire id_14, id_15, id_16;
  parameter [-1 : -1] id_17[1 'b0 !=  -1 : 1 'b0] = 1;
  module_0 modCall_1 (
      id_17,
      id_12
  );
  logic [7:0][id_11] id_18;
  ;
endmodule
