/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_3.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2021                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_3_H_
#define __p10_scom_proc_3_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [INT_CQ_NVPG_BAR]
static const uint64_t INT_CQ_NVPG_BAR = 0x0201080cull;

static const uint32_t INT_CQ_NVPG_BAR_VALID = 0;
static const uint32_t INT_CQ_NVPG_BAR_PAGE_SIZE_64K = 1;
static const uint32_t INT_CQ_NVPG_BAR_ADDR_8_39 = 8;
static const uint32_t INT_CQ_NVPG_BAR_ADDR_8_39_LEN = 32;
static const uint32_t INT_CQ_NVPG_BAR_SET_DIV_SEL_0_2 = 56;
static const uint32_t INT_CQ_NVPG_BAR_SET_DIV_SEL_0_2_LEN = 3;
static const uint32_t INT_CQ_NVPG_BAR_RANGE_0_4 = 59;
static const uint32_t INT_CQ_NVPG_BAR_RANGE_0_4_LEN = 5;
//<< [INT_CQ_NVPG_BAR]
// proc/reg00015.H

//>> [INT_CQ_RST_CTL]
static const uint64_t INT_CQ_RST_CTL = 0x02010812ull;

static const uint32_t INT_CQ_RST_CTL_SYNC_RESET = 0;
static const uint32_t INT_CQ_RST_CTL_QUIESCE_PB = 1;
static const uint32_t INT_CQ_RST_CTL_MASTER_IDLE = 2;
static const uint32_t INT_CQ_RST_CTL_SLAVE_IDLE = 3;
static const uint32_t INT_CQ_RST_CTL_PB_BAR_RESET = 4;
static const uint32_t INT_CQ_RST_CTL_RESERVED_5_7 = 5;
static const uint32_t INT_CQ_RST_CTL_RESERVED_5_7_LEN = 3;
//<< [INT_CQ_RST_CTL]
// proc/reg00015.H

//>> [MCD_BANK0_BOT]
static const uint64_t MCD_BANK0_BOT = 0x0301080cull;

static const uint32_t MCD_BANK0_BOT_BANK0_MCD_BOT_VALID = 0;
static const uint32_t MCD_BANK0_BOT_BANK0_MCD_BOT_CPG = 1;
static const uint32_t MCD_BANK0_BOT_BANK0_MCD_BOT_GRP_MBR_ID = 2;
static const uint32_t MCD_BANK0_BOT_BANK0_MCD_BOT_ALWAYS_RTY = 3;
static const uint32_t MCD_BANK0_BOT_MCD_BOT_SMF_ENABLE = 4;
static const uint32_t MCD_BANK0_BOT_BANK0_MCD_BOT_SMF_ENABLE = 6;
static const uint32_t MCD_BANK0_BOT_BANK0_MCD_BOT_GRP_SIZE = 11;
static const uint32_t MCD_BANK0_BOT_BANK0_MCD_BOT_GRP_SIZE_LEN = 19;
static const uint32_t MCD_BANK0_BOT_BANK0_MCD_BOT_GRP_BASE = 33;
static const uint32_t MCD_BANK0_BOT_BANK0_MCD_BOT_GRP_BASE_LEN = 31;
//<< [MCD_BANK0_BOT]
// proc/reg00015.H

//>> [PB_BRIDGE_NHTM_SC_HTM1_LAST]
static const uint64_t PB_BRIDGE_NHTM_SC_HTM1_LAST = 0x03011c84ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM1_LAST_HTM1_LAST_ADDRESS = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM1_LAST_HTM1_LAST_ADDRESS_LEN = 49;
//<< [PB_BRIDGE_NHTM_SC_HTM1_LAST]
// proc/reg00015.H

//>> [PB_BRIDGE_NHTM_SC_HTM_MODE]
static const uint64_t PB_BRIDGE_NHTM_SC_HTM_MODE = 0x03011c80ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_HTM_ENABLE = 0;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_CONTENT_SEL = 1;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_CONTENT_SEL_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_W511975_CHICKENSW = 3;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_CAPTURE = 4;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_CAPTURE_LEN = 9;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_WRAP = 13;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_DIS_TSTAMP = 14;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_SINGLE_TSTAMP = 15;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_SPARE16 = 16;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_MARKERS_ONLY = 17;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_DIS_FORCE_GROUP_SCOPE = 18;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_SYNC_STAMP_FORCE = 19;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_SYNC_STAMP_FORCE_LEN = 3;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_WRITETOIO = 22;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_SPARE23 = 23;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_VGTARGET = 24;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_VGTARGET_LEN = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_SPARE4043 = 32;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MODE_TMSC_MODE_SPARE4043_LEN = 12;
//<< [PB_BRIDGE_NHTM_SC_HTM_MODE]
// proc/reg00015.H

//>> [PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR]
static const uint64_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR = 0x0301100eull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_EN_CURR_EQ0 = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_EN_CURR_EQ0 = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_EN_CURR_EQ0 = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_EN_CURR_EQ0 = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_EN_CURR_EQ0 = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_EN_CURR_EQ0 = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_EN_CURR_EQ0 = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_EN_CURR_EQ0 = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ADDR_DIS_CURR_EQ0 = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ADDR_DIS_CURR_EQ0 = 9;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ADDR_DIS_CURR_EQ0 = 10;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ADDR_DIS_CURR_EQ0 = 11;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ADDR_DIS_CURR_EQ0 = 12;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ADDR_DIS_CURR_EQ0 = 13;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ADDR_DIS_CURR_EQ0 = 14;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ADDR_DIS_CURR_EQ0 = 15;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_MODE_CURR_EQ0 = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ID_CURR_EQ0 = 17;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ID_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_MODE_CURR_EQ0 = 20;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ID_CURR_EQ0 = 21;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ID_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_MODE_CURR_EQ0 = 24;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ID_CURR_EQ0 = 25;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ID_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_MODE_CURR_EQ0 = 28;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ID_CURR_EQ0 = 29;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ID_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_MODE_CURR_EQ0 = 32;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ID_CURR_EQ0 = 33;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ID_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_MODE_CURR_EQ0 = 36;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ID_CURR_EQ0 = 37;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ID_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_MODE_CURR_EQ0 = 40;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ID_CURR_EQ0 = 41;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ID_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_MODE_CURR_EQ0 = 44;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ID_CURR_EQ0 = 45;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ID_CURR_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_SPARE = 48;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR_PB_CFG_SPARE_LEN = 16;
//<< [PB_COM_SCOM_EQ0_STATION_HP_MODE2_CURR]
// proc/reg00015.H

//>> [PB_PTLSCOM10_FM0123_ERR]
static const uint64_t PB_PTLSCOM10_FM0123_ERR = 0x10011827ull;

static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_CONTROL_ERROR = 0;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_ADDR_PERR = 1;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_CC0_CREDITERR = 2;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_CC1_CREDITERR = 3;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_CC2_CREDITERR = 4;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_CC3_CREDITERR = 5;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_DAT_HI_PERR = 6;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_DAT_LO_PERR = 7;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_FRAME_CREDITERR = 8;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_INTERNAL_ERR = 9;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_PRSP_PTYERR = 10;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_TTAG_PERR = 11;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_VC0_CREDITERR = 12;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_VC1_CREDITERR = 13;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_RTAG_PTYERR = 14;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_0_RTAG_MISC_PTY = 15;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_CONTROL_ERROR = 16;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_ADDR_PERR = 17;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_CC0_CREDITERR = 18;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_CC1_CREDITERR = 19;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_CC2_CREDITERR = 20;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_CC3_CREDITERR = 21;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_DAT_HI_PERR = 22;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_DAT_LO_PERR = 23;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_FRAME_CREDITERR = 24;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_INTERNAL_ERR = 25;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_PRSP_PTYERR = 26;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_TTAG_PERR = 27;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_VC0_CREDITERR = 28;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_VC1_CREDITERR = 29;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_RTAG_PTYERR = 30;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_1_RTAG_MISC_PTY = 31;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_CONTROL_ERROR = 32;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_ADDR_PERR = 33;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_CC0_CREDITERR = 34;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_CC1_CREDITERR = 35;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_CC2_CREDITERR = 36;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_CC3_CREDITERR = 37;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_DAT_HI_PERR = 38;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_DAT_LO_PERR = 39;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_FRAME_CREDITERR = 40;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_INTERNAL_ERR = 41;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_PRSP_PTYERR = 42;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_TTAG_PERR = 43;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_VC0_CREDITERR = 44;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_VC1_CREDITERR = 45;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_RTAG_PTYERR = 46;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_2_RTAG_MISC_PTY = 47;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_CONTROL_ERROR = 48;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_ADDR_PERR = 49;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_CC0_CREDITERR = 50;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_CC1_CREDITERR = 51;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_CC2_CREDITERR = 52;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_CC3_CREDITERR = 53;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_DAT_HI_PERR = 54;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_DAT_LO_PERR = 55;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_FRAME_CREDITERR = 56;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_INTERNAL_ERR = 57;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_PRSP_PTYERR = 58;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_TTAG_PERR = 59;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_VC0_CREDITERR = 60;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_VC1_CREDITERR = 61;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_RTAG_PTYERR = 62;
static const uint32_t PB_PTLSCOM10_FM0123_ERR_3_RTAG_MISC_PTY = 63;
//<< [PB_PTLSCOM10_FM0123_ERR]
// proc/reg00016.H

//>> [TP_TCN1_N1_CPLT_CONF1]
static const uint64_t TP_TCN1_N1_CPLT_CONF1_RW = 0x03000009ull;
static const uint64_t TP_TCN1_N1_CPLT_CONF1_WO_CLEAR = 0x03000029ull;
static const uint64_t TP_TCN1_N1_CPLT_CONF1_WO_OR = 0x03000019ull;

static const uint32_t TP_TCN1_N1_CPLT_CONF1_C_ANES_AMUX_VSEL_ES_EQ_DC = 0;
static const uint32_t TP_TCN1_N1_CPLT_CONF1_C_ANES_AMUX_VSEL_ES_EQ_DC_LEN = 2;
static const uint32_t TP_TCN1_N1_CPLT_CONF1_C_ANES_AMUX_VSEL_ES_EQALL_DC = 2;
static const uint32_t TP_TCN1_N1_CPLT_CONF1_C_ANES_AMUX_VSEL_ES_EQALL_DC_LEN = 3;
static const uint32_t TP_TCN1_N1_CPLT_CONF1_C_ANES_AMUX_VSEL_ES_VDN_DC = 5;
static const uint32_t TP_TCN1_N1_CPLT_CONF1_C_ANES_AMUX_VSEL_ES_VDN_DC_LEN = 3;
static const uint32_t TP_TCN1_N1_CPLT_CONF1_P_N1_PSI_IOVALID_DC = 10;
static const uint32_t TP_TCN1_N1_CPLT_CONF1_C_LP_RESET = 12;
//<< [TP_TCN1_N1_CPLT_CONF1]
// proc/reg00016.H

//>> [TP_TPBR_AD_ALTD_STATUS_REG]
static const uint64_t TP_TPBR_AD_ALTD_STATUS_REG = 0x00090003ull;

static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_BUSY = 0;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_WAIT_CMD_ARBIT = 1;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_ADDR_DONE = 2;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_DATA_DONE = 3;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_WAIT_RESP = 4;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_OVERRUN_ERROR = 5;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_AUTOINC_ERROR = 6;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_COMMAND_ERROR = 7;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_ADDRESS_ERROR = 8;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_PB_OP_HANG_ERR = 9;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_PB_DATA_HANG_ERR = 10;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_PB_UNEXPECT_CRESP_ERR = 11;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_PB_UNEXPECT_DATA_ERR = 12;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_PBINIT_MISSING = 15;
// ERROR Duplicate Dial         static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_PBINIT_MISSING = 15;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_WAIT_PIB_DIRECT = 16;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_PIB_DIRECT_DONE = 17;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_COPY_OF_ALTD_PBINIT_MISSING = 18;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_PIB_ERROR = 33;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_PIB_ERROR_LEN = 5;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_ECC_CE = 48;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_ECC_UE = 49;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_ECC_SUE = 50;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_CRESP_VALUE = 59;
static const uint32_t TP_TPBR_AD_ALTD_STATUS_REG_FBC_ALTD_CRESP_VALUE_LEN = 5;
//<< [TP_TPBR_AD_ALTD_STATUS_REG]
// proc/reg00017.H

//>> [TP_TPBR_PBA_PBAO_PBABAR1]
static const uint64_t TP_TPBR_PBA_PBAO_PBABAR1 = 0x01010cdbull;

static const uint32_t TP_TPBR_PBA_PBAO_PBABAR1_CMD_SCOPE = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR1_CMD_SCOPE_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR1_RESERVED_3 = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR1_ADDR = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR1_ADDR_LEN = 36;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR1_VTARGET = 48;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR1_VTARGET_LEN = 16;
//<< [TP_TPBR_PBA_PBAO_PBABAR1]
// proc/reg00017.H

//>> [TP_TPBR_PBA_PBAO_PBABARMSK0]
static const uint64_t TP_TPBR_PBA_PBAO_PBABARMSK0 = 0x01010cdeull;

static const uint32_t TP_TPBR_PBA_PBAO_PBABARMSK0_PBABARMSK0_MSK = 23;
static const uint32_t TP_TPBR_PBA_PBAO_PBABARMSK0_PBABARMSK0_MSK_LEN = 21;
//<< [TP_TPBR_PBA_PBAO_PBABARMSK0]
// proc/reg00017.H

//>> [TP_TPBR_PBA_PBAO_PBARBUFVAL1]
static const uint64_t TP_TPBR_PBA_PBAO_PBARBUFVAL1 = 0x01010cd1ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL1_RD_SLVNUM = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL1_RD_SLVNUM_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL1_CUR_RD_ADDR = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL1_CUR_RD_ADDR_LEN = 23;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL1_PREFETCH = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL1_ABORT = 31;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL1_BUFFER_STATUS = 33;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL1_BUFFER_STATUS_LEN = 7;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL1_MASTERID = 41;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL1_MASTERID_LEN = 3;
//<< [TP_TPBR_PBA_PBAO_PBARBUFVAL1]
// proc/reg00017.H

//>> [TP_TPBR_PBA_PBAO_PBAXSHBR0]
static const uint64_t TP_TPBR_PBA_PBAO_PBAXSHBR0 = 0x00068026ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHBR0_PUSH_START = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHBR0_PUSH_START_LEN = 29;
//<< [TP_TPBR_PBA_PBAO_PBAXSHBR0]
// proc/reg00017.H

//>> [TP_TPBR_PBA_PBAO_PBAXSHCS1]
static const uint64_t TP_TPBR_PBA_PBAO_PBAXSHCS1 = 0x0006802bull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_PUSH_FULL = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_PUSH_EMPTY = 1;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_RESERVED_2_3 = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_RESERVED_2_3_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_PUSH_INTR_ACTION_0_1 = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_PUSH_INTR_ACTION_0_1_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_PUSH_LENGTH = 6;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_PUSH_LENGTH_LEN = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_PUSH_WRITE_PTR = 13;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_PUSH_WRITE_PTR_LEN = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_PUSH_READ_PTR = 21;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_PUSH_READ_PTR_LEN = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBAXSHCS1_PUSH_ENABLE = 31;
//<< [TP_TPBR_PBA_PBAO_PBAXSHCS1]
// proc/reg00017.H

//>> [TP_TPBR_PSI_WRAP_TX_CH_MISC_REG]
static const uint64_t TP_TPBR_PSI_WRAP_TX_CH_MISC_REG = 0x03011c13ull;

static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_MISC_REG_FSM = 0;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_MISC_REG_FSM_LEN = 4;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_MISC_REG_TFRAMESIZE = 7;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_MISC_REG_TFRAMESIZE_LEN = 5;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_MISC_REG_WEN0 = 12;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_MISC_REG_WEN1 = 13;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_MISC_REG_WEN2 = 14;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_MISC_REG_DATA_REQ = 15;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_MISC_REG_START_TRANS = 16;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_MISC_REG_GXDATAAVAIL_Q = 17;
//<< [TP_TPBR_PSI_WRAP_TX_CH_MISC_REG]
// proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPETSEL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPETSEL = 0x00064000ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPETSEL_WATCHDOG_SEL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPETSEL_WATCHDOG_SEL_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPETSEL_FIT_SEL = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPETSEL_FIT_SEL_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPETSEL]
// proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISRR0]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISRR0 = 0x00064030ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISRR0_OCB_OCI_GPEXIDBGINF_SRR0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISRR0_OCB_OCI_GPEXIDBGINF_SRR0_LEN = 30;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISRR0]
// proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SST0A]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SST0A = 0x0006c706ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0A_ONGOING_0A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0A_ST0A_RESERVED_1_4 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0A_ST0A_RESERVED_1_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0A_WRITE_WHILE_BRIDGE_BUSY_ERR_0A = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0A_ST0A_RESERVED_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0A_FSM_ERR_0A = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SST0A]
// proc/reg00018.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBLWCR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR1 = 0x0006c218ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR1_LINEAR_WINDOW_ENABLE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR1_SPARE_0 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR1_SPARE_0_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR1_LINEAR_WINDOW_BAR = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR1_LINEAR_WINDOW_BAR_LEN = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR1_LINEAR_WINDOW_MASK = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR1_LINEAR_WINDOW_MASK_LEN = 12;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBLWCR1]
// proc/reg00018.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBLWSR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR1 = 0x0006c21aull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR1_LINEAR_WINDOW_SCRESP = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR1_LINEAR_WINDOW_SCRESP_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR1_SPARE0 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR1_SPARE0_LEN = 5;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBLWSR1]
// proc/reg00018.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSLBR2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR2 = 0x0006c220ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR2_OCI_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR2_OCI_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR2_START = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR2_START_LEN = 26;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSLBR2]
// proc/reg00018.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3 = 0x0006c231ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_PULL_FULL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_PULL_EMPTY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_SPARE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_PULL_INTR_ACTION_0_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_PULL_INTR_ACTION_0_1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_PULL_LENGTH = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_PULL_LENGTH_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_PULL_WRITE_PTR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_PULL_WRITE_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_PULL_READ_PTR = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_PULL_READ_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3_PULL_ENABLE = 31;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSLCS3]
// proc/reg00018.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCCS3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCS3_RW = 0x0006c0a9ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCS3_WO_CLEAR = 0x0006c0aaull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCS3_WO_OR = 0x0006c0abull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCS3_OCB_OCI_OCCS3_OCC_SCRATCH_3 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCS3_OCB_OCI_OCCS3_OCC_SCRATCH_3_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCCS3]
// proc/reg00018.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_RO = 0x0006d071ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_WO_CLEAR = 0x0006d072ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_WO_OR = 0x0006d073ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_PULL_READ_UNDERFLOW = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_PUSH_WRITE_OVERFLOW = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_PULL_READ_UNDERFLOW_EN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_PUSH_WRITE_OVERFLOW_EN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_OCB_STREAM_MODE = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_OCB_STREAM_TYPE = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_SPARE0 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_SPARE0_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_OCB_OCI_TIMEOUT = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_OCB_OCI_READ_DATA_PARITY = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_OCB_OCI_SLAVE_ERROR = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_OCB_PIB_ADDR_PARITY_ERR = 11;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_OCB_PIB_DATA_PARITY_ERR = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_SPARE1 = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_SPARE_3 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3_SPARE2 = 15;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR3]
// proc/reg00018.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR2 = 0x0006d055ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR2_OCB_PIB_OCBDR2_DATA = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR2_OCB_PIB_OCBDR2_DATA_LEN = 64;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR2]
// proc/reg00018.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR1 = 0x0006d034ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR1_OCB_PIB_OCBESR1_ERROR_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR1_OCB_PIB_OCBESR1_ERROR_ADDR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR1]
// proc/reg00018.H

//>> [TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL = 0x0006c780ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_LINK_ENABLE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_LINK_RESET = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_CPOL = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_CPHA = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_CLOCK_DIVIDER = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_CLOCK_DIVIDER_LEN = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_RESERVED_14 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_WRAP_ENABLE = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_INTERFACE_ENABLE_NORTH = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_INTERFACE_ENABLE_SOUTH = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_SYNC_EN = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_RESERVED_19 = 19;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_ECC_GEN_EN = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_ECC_CHECK_EN = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_RX_FSM_FREEZE_ON_UE = 22;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL_INTERCHIP_RESET_ECC_ERR = 23;
//<< [TP_TPCHIP_OCC_OCI_OCB_WOFICCTRL]
// proc/reg00018.H

//>> [TP_TPCHIP_OCC_SRAM_CTL_SRBV1]
static const uint64_t TP_TPCHIP_OCC_SRAM_CTL_SRBV1 = 0x0006a005ull;

static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRBV1_SRAM_SRBV1_BOOT_VECTOR_WORD1 = 0;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRBV1_SRAM_SRBV1_BOOT_VECTOR_WORD1_LEN = 32;
//<< [TP_TPCHIP_OCC_SRAM_CTL_SRBV1]
// proc/reg00018.H

//>> [TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER]
static const uint64_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER = 0x00010002ull;

static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_ADDR_NVLD = 0;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_WRITE_NVLD = 1;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_READ_NVLD = 2;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_INVLD_CMD_ERR = 3;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_CORR_ERR = 4;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_UNCORR_ERROR = 5;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_DATA_REG_0_31 = 6;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_DATA_REG_0_31_LEN = 32;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_CTRL_BUSY = 44;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_DCOMP_ERR = 45;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_INVLD_PRGM_ERR = 46;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_COMMAND_COMPLETE = 52;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_RDWR_OP_BUSY = 54;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_DCOMP_ENGINE_BUSY = 55;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_RD_DATA_COUNT = 56;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER_RD_DATA_COUNT_LEN = 8;
//<< [TP_TPCHIP_PIB_OTP_OTPC_M_STATUS_REGISTER]
// proc/reg00019.H

//>> [TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XISGB]
static const uint64_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XISGB = 0x000e0008ull;

static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XISGB_SGB_STORE_ADDRESS = 0;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XISGB_SGB_STORE_ADDRESS_LEN = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XISGB_MEM_IMPRECISE_ERROR_PENDING = 35;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XISGB_SGB_BYTE_VALID = 36;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XISGB_SGB_BYTE_VALID_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XISGB_SGB_FLUSH_PENDING = 63;
//<< [TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_MIB_XISGB]
// proc/reg00019.H

//>> [TP_TPVSB_FSI_W_FSI2PIB_TRUE_MASK]
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_TRUE_MASK_FSI = 0x0000100dull;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_TRUE_MASK_FSI_BYTE = 0x00001034ull;

static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_TRUE_MASK_TRUE_MASK_REG = 0;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_TRUE_MASK_TRUE_MASK_REG_LEN = 32;
//<< [TP_TPVSB_FSI_W_FSI2PIB_TRUE_MASK]
// proc/reg00019.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL = 0x00050003ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_FSI = 0x00002803ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_FSI_BYTE = 0x0000280cull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_ENVSTAT_CHANGE = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_ENVSTAT_CHANGE_LEN = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_PGOOD_DROP_DURING_CBS = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_PGOOD_DROP_AFTER_CBS = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_CTRL_WRITE_DURING_CBS = 18;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_INVALID_STATE = 19;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_PGOOD_LOW_WHILE_UNFENCED = 24;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL]
// proc/reg00019.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_FSI = 0x0000281bull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_FSI_BYTE = 0x0000286cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_RW = 0x0005001bull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_PERV_CTRL1_0_RESERVED = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_TP_CHIPLET_CLK_DCC_BYPASS_EN_DC = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_TP_CHIPLET_CLK_PDLY_BYPASS_EN_DC = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_PERV_CTRL1_3_15_RESERVED = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_PERV_CTRL1_3_15_RESERVED_LEN = 13;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_TP_SEC_BUF_DRV_STRENGTH_DC = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_TP_SEC_BUF_DRV_STRENGTH_DC_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_PERV_CTRL1_20_31_RESERVED = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_PERV_CTRL1_20_31_RESERVED_LEN = 12;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1]
// proc/reg00019.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_FSI = 0x00002811ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_FSI_BYTE = 0x00002844ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_RW = 0x00050011ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE0_SEL_DC = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE0_SEL_DC_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE1_SEL_DC = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE1_SEL_DC_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE_MESH_SEL_DC = 8;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE_DRV_EN_DC = 9;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_10_SPARE = 10;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_FSI_PROBE_SEL_DC = 11;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_FSI_PROBE_SEL_DC_LEN = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_AN_PROBE_DRVR_MCPRECOMP0_DC = 13;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_AN_PROBE_DRVR_MCPRECOMP1_DC = 14;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_AN_PROBE_DRVR_MCPRECOMP2_DC = 15;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_IDDQ_DC = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_SPARE_RI_CONTROL = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_SPARE_DI_CONTROL = 18;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_RI_DC_B = 19;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_DI1_DC_B = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_DI2_DC_B = 21;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_TPM_DI1_DC_B = 22;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_23_SPARE_TEST = 23;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_TEST_BURNIN_MODE_DC = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TPFSI_ARRAY_SET_VBL_TO_VDD_DC = 25;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TPFSI_TP_GLB_PERST_OVR_DC = 26;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_27_SPARE = 27;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_28_SPARE_TEST_CONTROL = 28;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_29_SPARE_TEST_CONTROL = 29;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_30_SPARE_TEST_CONTROL = 30;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_31_SPARE_TEST_CONTROL = 31;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1]
// proc/reg00019.H

//>> [TP_TPVSB_FSI_W_SHIFT_DMA_ERROR_PTR_REGISTER]
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_ERROR_PTR_REGISTER_FSI = 0x00000c21ull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_ERROR_PTR_REGISTER_FSI_BYTE = 0x00000c84ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_ERROR_PTR_REGISTER_DMA_ERROR_PTR_REG = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_ERROR_PTR_REGISTER_DMA_ERROR_PTR_REG_LEN = 32;
//<< [TP_TPVSB_FSI_W_SHIFT_DMA_ERROR_PTR_REGISTER]
// proc/reg00019.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00015.H"
#include "proc/reg00016.H"
#include "proc/reg00017.H"
#include "proc/reg00018.H"
#include "proc/reg00019.H"
#include "proc/reg00020.H"
#endif
#endif
