Library ieee;
Use ieee.std_logic_1164.all;

ENTITY Partb IS
 generic (n: integer := 16);
PORT (  sel: IN std_logic_vector(1 downto 0);
        inpA,inpB: IN std_logic_vector(n-1 downto 0);
        cout :OUT std_logic;    
        OUT1 : OUT std_logic_vector(n-1 downto 0)
);
END ENTITY Partb;

ARCHITECTURE PartbImp OF Partb IS
BEGIN
    OUT1 <= inpA or inpB WHEN sel(0) = '0' AND sel(1) ='0'
    ELSE inpA and inpB  WHEN sel(1) = '0' AND sel(0) ='1'
    ELSE inpA nor inpB  WHEN sel(0) = '0' AND sel(1) ='1'
    ELSE not inpA;
    cout <= '0';
END PartbImp;