

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Sat Dec 28 18:44:05 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  50191|  50191|  50191|  50191|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  50189|  50189|        18|          4|          1|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    428|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     664|    158|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    200|    -|
|Register         |        0|      -|     565|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|    1229|    850|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |network_add_23ns_23s_23_2_1_U135  |network_add_23ns_23s_23_2_1  |        0|      0|  153|   37|    0|
    |network_mux_164_16_4_1_x_U134     |network_mux_164_16_4_1_x     |        0|      0|  511|  121|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                             |                             |        0|      0|  664|  158|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +---------------------------------------------+----------------------------------------+--------------+
    |                   Instance                  |                 Module                 |  Expression  |
    +---------------------------------------------+----------------------------------------+--------------+
    |network_mac_muladd_11ns_5ns_11s_15_1_1_U136  |network_mac_muladd_11ns_5ns_11s_15_1_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_16s_32_1_1_U137          |network_mul_mul_16s_16s_32_1_1          |    i0 * i1   |
    +---------------------------------------------+----------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln20_1_fu_239_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln21_fu_256_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln29_2_fu_441_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln29_fu_307_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln34_1_fu_577_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln34_2_fu_312_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln34_fu_525_p2       |     +    |      0|  0|  15|           5|           5|
    |in_d_fu_509_p2           |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_324_p2          |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_417_p2          |     +    |      0|  0|  15|           1|           5|
    |sub_ln29_1_fu_372_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln29_fu_286_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln29_fu_388_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_1_fu_339_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln34_2_fu_299_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_637_p2       |    and   |      0|  0|  16|          16|          16|
    |icmp_ln20_fu_233_p2      |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln21_fu_250_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln24_1_fu_520_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln24_fu_318_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln34_fu_227_p2      |   icmp   |      0|  0|  13|          14|          13|
    |or_ln24_1_fu_426_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln24_fu_422_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln29_1_fu_383_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_329_p2        |    or    |      0|  0|   2|           1|           1|
    |out_d_0_mid2_fu_490_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln20_1_fu_333_p3  |  select  |      0|  0|  14|           1|           1|
    |select_ln20_fu_394_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln21_9_fu_399_p3  |  select  |      0|  0|  10|           1|           1|
    |select_ln21_fu_446_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln24_1_fu_431_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln24_2_fu_503_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln24_fu_582_p3    |  select  |      0|  0|  23|           1|          15|
    |select_ln29_1_fu_411_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln29_2_fu_497_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln29_fu_343_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln33_fu_629_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln34_1_fu_461_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln34_2_fu_469_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln34_3_fu_477_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln34_4_fu_405_p3  |  select  |      0|  0|  11|           1|           1|
    |select_ln34_5_fu_484_p3  |  select  |      0|  0|  11|           1|           1|
    |select_ln34_fu_292_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |out_d_fu_455_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_378_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln33_fu_623_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_245_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 428|         197|         239|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_buffer_0_phi_fu_207_p4          |   9|          2|   23|         46|
    |ap_phi_mux_in_d_0_phi_fu_219_p4            |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten18_phi_fu_150_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten59_phi_fu_138_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten_phi_fu_161_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_183_p4           |   9|          2|    1|          2|
    |ap_phi_mux_out_h_0_phi_fu_172_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_195_p4           |   9|          2|    5|         10|
    |buffer_0_reg_203                           |   9|          2|   23|         46|
    |in_d_0_reg_215                             |   9|          2|    5|         10|
    |indvar_flatten18_reg_146                   |   9|          2|   14|         28|
    |indvar_flatten59_reg_134                   |   9|          2|   14|         28|
    |indvar_flatten_reg_157                     |   9|          2|   10|         20|
    |out_d_0_reg_179                            |   9|          2|    1|          2|
    |out_h_0_reg_168                            |   9|          2|    5|         10|
    |out_w_0_reg_191                            |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 200|         43|  157|        319|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln20_1_reg_683                |  14|   0|   14|          0|
    |add_ln21_reg_700                  |  10|   0|   10|          0|
    |add_ln29_1_reg_849                |  15|   0|   15|          0|
    |add_ln29_2_reg_812                |  11|   0|   11|          0|
    |add_ln29_reg_726                  |  11|   0|   11|          0|
    |add_ln34_1_reg_868                |  11|   0|   11|          0|
    |add_ln34_1_reg_868_pp0_iter3_reg  |  11|   0|   11|          0|
    |add_ln34_2_reg_731                |  14|   0|   14|          0|
    |add_ln34_reg_858                  |   5|   0|    5|          0|
    |and_ln29_reg_771                  |   1|   0|    1|          0|
    |and_ln34_2_reg_717                |   1|   0|    1|          0|
    |and_ln34_2_reg_717_pp0_iter1_reg  |   1|   0|    1|          0|
    |and_ln34_reg_905                  |  16|   0|   16|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |buffer_0_reg_203                  |  23|   0|   23|          0|
    |buffer_reg_898                    |  23|   0|   23|          0|
    |icmp_ln20_reg_669                 |   1|   0|    1|          0|
    |icmp_ln20_reg_669_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln21_reg_694                 |   1|   0|    1|          0|
    |icmp_ln24_1_reg_854               |   1|   0|    1|          0|
    |icmp_ln24_reg_736                 |   1|   0|    1|          0|
    |icmp_ln34_reg_665                 |   1|   0|    1|          0|
    |in_d_0_reg_215                    |   5|   0|    5|          0|
    |in_d_reg_843                      |   5|   0|    5|          0|
    |indvar_flatten18_reg_146          |  14|   0|   14|          0|
    |indvar_flatten59_reg_134          |  14|   0|   14|          0|
    |indvar_flatten_reg_157            |  10|   0|   10|          0|
    |input_load_reg_873                |  16|   0|   16|          0|
    |mul_ln29_reg_888                  |  32|   0|   32|          0|
    |or_ln24_1_reg_800                 |   1|   0|    1|          0|
    |or_ln24_1_reg_800_pp0_iter2_reg   |   1|   0|    1|          0|
    |or_ln29_reg_748                   |   1|   0|    1|          0|
    |out_d_0_mid2_reg_833              |   1|   0|    1|          0|
    |out_d_0_reg_179                   |   1|   0|    1|          0|
    |out_h_0_reg_168                   |   5|   0|    5|          0|
    |out_h_reg_741                     |   5|   0|    5|          0|
    |out_w_0_reg_191                   |   5|   0|    5|          0|
    |out_w_reg_794                     |   5|   0|    5|          0|
    |select_ln20_1_reg_754             |  14|   0|   14|          0|
    |select_ln20_reg_778               |   5|   0|    5|          0|
    |select_ln21_9_reg_783             |  10|   0|   10|          0|
    |select_ln21_reg_817               |   5|   0|    5|          0|
    |select_ln24_1_reg_806             |   5|   0|    5|          0|
    |select_ln24_2_reg_838             |  11|   0|   11|          0|
    |select_ln24_reg_878               |  23|   0|   23|          0|
    |select_ln29_1_reg_788             |   9|   0|   11|          2|
    |select_ln29_reg_759               |   5|   0|    5|          0|
    |select_ln34_3_reg_828             |   1|   0|    5|          4|
    |select_ln34_reg_711               |   5|   0|    5|          0|
    |sub_ln29_1_reg_765                |   9|   0|   11|          2|
    |sub_ln29_reg_705                  |   9|   0|   11|          2|
    |tmp_4_reg_883                     |  16|   0|   16|          0|
    |trunc_ln29_reg_823                |   4|   0|    4|          0|
    |xor_ln34_reg_688                  |   1|   0|    1|          0|
    |icmp_ln24_1_reg_854               |  64|  32|    1|          0|
    |icmp_ln34_reg_665                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 565|  64|  449|         10|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 4, D = 18, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 20 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 21 [1/1] (0.66ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.66>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i14 [ 0, %0 ], [ %add_ln34_2, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 22 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i14 [ 0, %0 ], [ %select_ln20_1, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 23 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.20ns)   --->   "%icmp_ln34 = icmp eq i14 %indvar_flatten59, -3840" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 24 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.20ns)   --->   "%icmp_ln20 = icmp eq i14 %indvar_flatten18, -3840" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 25 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln34)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.81ns)   --->   "%add_ln20_1 = add i14 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 26 'add' 'add_ln20_1' <Predicate = (!icmp_ln34)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln21_9, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.97ns)   --->   "%xor_ln34 = xor i1 %icmp_ln20, true" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 28 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.77ns)   --->   "%icmp_ln21 = icmp eq i10 %indvar_flatten, 448" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 29 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln34)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln21 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 30 'add' 'add_ln21' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln20, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 31 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 33 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln29_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 34 'bitconcatenate' 'shl_ln29_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i7 %shl_ln29_7 to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 35 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.73ns)   --->   "%sub_ln29 = sub i11 %zext_ln29, %zext_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 36 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.21ns)   --->   "%select_ln34 = select i1 %icmp_ln20, i5 0, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 37 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.97ns)   --->   "%and_ln34_2 = and i1 %icmp_ln21, %xor_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 38 'and' 'and_ln34_2' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%out_d_0 = phi i1 [ false, %0 ], [ %out_d_0_mid2, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 39 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %select_ln21, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 40 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ -10739, %0 ], [ %buffer, %ifFalse ]"   --->   Operation 41 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ 0, %0 ], [ %in_d, %ifFalse ]"   --->   Operation 42 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 43 'zext' 'zext_ln24' <Predicate = (!icmp_ln20 & !and_ln34_2)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.63ns)   --->   "%add_ln29 = add i11 %sub_ln29, %zext_ln24" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 44 'add' 'add_ln29' <Predicate = (!icmp_ln20 & !and_ln34_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (1.81ns)   --->   "%add_ln34_2 = add i14 %indvar_flatten59, 1" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 45 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %2, label %hls_label_0" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 47 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln34)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %select_ln34" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 48 'add' 'out_h' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.97ns)   --->   "%or_ln29 = or i1 %and_ln34_2, %icmp_ln20" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 49 'or' 'or_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.70ns)   --->   "%select_ln20_1 = select i1 %icmp_ln20, i14 1, i14 %add_ln20_1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 50 'select' 'select_ln20_1' <Predicate = (!icmp_ln34)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.73>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%and_ln34_1 = and i1 %icmp_ln24, %xor_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 51 'and' 'and_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (1.21ns)   --->   "%select_ln29 = select i1 %or_ln29, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 52 'select' 'select_ln29' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln29_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 53 'bitconcatenate' 'shl_ln29_mid1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i10 %shl_ln29_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 54 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln29_7_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 55 'bitconcatenate' 'shl_ln29_7_mid1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i7 %shl_ln29_7_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 56 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.73ns)   --->   "%sub_ln29_1 = sub i11 %zext_ln29_2, %zext_ln29_3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 57 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln21, true" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 58 'xor' 'xor_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%or_ln29_1 = or i1 %icmp_ln20, %xor_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 59 'or' 'or_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %and_ln34_1, %or_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 60 'and' 'and_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.21ns)   --->   "%select_ln20 = select i1 %and_ln34_2, i5 %out_h, i5 %select_ln34" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 61 'select' 'select_ln20' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.68ns)   --->   "%select_ln21_9 = select i1 %or_ln29, i10 1, i10 %add_ln21" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 62 'select' 'select_ln21_9' <Predicate = (!icmp_ln34)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.78>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%select_ln34_4 = select i1 %icmp_ln20, i11 0, i11 %sub_ln29" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 63 'select' 'select_ln34_4' <Predicate = (!icmp_ln34 & !and_ln34_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln34_2, i11 %sub_ln29_1, i11 %select_ln34_4" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 64 'select' 'select_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln29" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 65 'add' 'out_w' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%or_ln24 = or i1 %and_ln29, %and_ln34_2" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 66 'or' 'or_ln24' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln24_1 = or i1 %or_ln24, %icmp_ln20" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 67 'or' 'or_ln24_1' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.63>
ST_8 : Operation 68 [1/1] (1.21ns)   --->   "%select_ln24_1 = select i1 %or_ln24_1, i5 0, i5 %in_d_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 68 'select' 'select_ln24_1' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i5 %out_w to i11" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 69 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln34 & and_ln29)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (1.63ns)   --->   "%add_ln29_2 = add i11 %zext_ln24_1, %select_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 70 'add' 'add_ln29_2' <Predicate = (!icmp_ln34 & and_ln29)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (1.21ns)   --->   "%select_ln21 = select i1 %and_ln29, i5 %out_w, i5 %select_ln29" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 71 'select' 'select_ln21' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i5 %select_ln24_1 to i4" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 72 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.14>
ST_9 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node out_d_0_mid2)   --->   "%out_d = xor i1 %out_d_0, true" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 73 'xor' 'out_d' <Predicate = (!icmp_ln34 & icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%select_ln34_1 = select i1 %out_d_0, i5 0, i5 -16" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 74 'select' 'select_ln34_1' <Predicate = (!icmp_ln34 & icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%select_ln34_2 = select i1 %out_d_0, i5 -16, i5 0" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 75 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %icmp_ln20, i5 %select_ln34_1, i5 %select_ln34_2" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 76 'select' 'select_ln34_3' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%select_ln34_5 = select i1 %icmp_ln20, i11 0, i11 %add_ln29" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 77 'select' 'select_ln34_5' <Predicate = (!icmp_ln34 & !and_ln34_2 & !and_ln29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.99ns) (out node of the LUT)   --->   "%out_d_0_mid2 = select i1 %icmp_ln20, i1 %out_d, i1 %out_d_0" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 78 'select' 'out_d_0_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%select_ln29_2 = select i1 %and_ln34_2, i11 %sub_ln29_1, i11 %select_ln34_5" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 79 'select' 'select_ln29_2' <Predicate = (!icmp_ln34 & !and_ln29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_2 = select i1 %and_ln29, i11 %add_ln29_2, i11 %select_ln29_2" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 80 'select' 'select_ln24_2' <Predicate = (!icmp_ln34)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (1.78ns)   --->   "%in_d = add i5 1, %select_ln24_1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 81 'add' 'in_d' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i11 %select_ln24_2 to i15" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 82 'sext' 'sext_ln24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i5 %select_ln24_1 to i15" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 83 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (3.36ns) (grouped into DSP with root node add_ln29_1)   --->   "%mul_ln29_1 = mul i15 784, %zext_ln29_4" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 84 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 85 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln29_1 = add i15 %mul_ln29_1, %sext_ln24" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 85 'add' 'add_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 86 [1/1] (1.36ns)   --->   "%icmp_ln24_1 = icmp eq i5 %in_d, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 86 'icmp' 'icmp_ln24_1' <Predicate = (!icmp_ln34)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 87 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (1.78ns)   --->   "%add_ln34 = add i5 %select_ln34_3, %select_ln21" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 88 'add' 'add_ln34' <Predicate = (icmp_ln24_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.68>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i15 %add_ln29_1 to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 89 'sext' 'sext_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i32 %sext_ln29 to i64" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 90 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_5" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 91 'getelementptr' 'input_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 92 [3/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 92 'load' 'input_load' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 93 [4/4] (1.65ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln29)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 93 'mux' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 1.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i5 %add_ln34 to i11" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 94 'zext' 'zext_ln34_1' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (1.63ns)   --->   "%add_ln34_1 = add i11 %zext_ln34_1, %select_ln29_1" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 95 'add' 'add_ln34_1' <Predicate = (icmp_ln24_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.68>
ST_12 : Operation 96 [2/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 96 'load' 'input_load' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 97 [3/4] (1.65ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln29)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 97 'mux' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 1.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.68>
ST_13 : Operation 98 [1/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 98 'load' 'input_load' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 99 [2/4] (1.65ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln29)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 99 'mux' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 1.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.65>
ST_14 : Operation 100 [1/1] (0.69ns)   --->   "%select_ln24 = select i1 %or_ln24_1, i23 -10739, i23 %buffer_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 100 'select' 'select_ln24' <Predicate = (!icmp_ln34)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 101 [1/4] (1.65ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln29)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 101 'mux' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 1.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 102 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i16 %tmp_4 to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 103 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln29 = mul nsw i32 %sext_ln29_1, %sext_ln29_2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 104 'mul' 'mul_ln29' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.17>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln29, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 105 'partselect' 'trunc_ln29_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i18 %trunc_ln29_2 to i23" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 106 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 107 [2/2] (2.17ns)   --->   "%buffer = add i23 %select_ln24, %sext_ln29_3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 107 'add' 'buffer' <Predicate = (!icmp_ln34)> <Delay = 2.17> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.17>
ST_17 : Operation 108 [1/2] (2.17ns)   --->   "%buffer = add i23 %select_ln24, %sext_ln29_3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 108 'add' 'buffer' <Predicate = (!icmp_ln34)> <Delay = 2.17> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.99>
ST_18 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 15)" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 109 'bitselect' 'tmp_1' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%trunc_ln33 = trunc i23 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 110 'trunc' 'trunc_ln33' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln33 = xor i1 %tmp_1, true" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 111 'xor' 'xor_ln33' <Predicate = (icmp_ln24_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%select_ln33 = select i1 %xor_ln33, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 112 'select' 'select_ln33' <Predicate = (icmp_ln24_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 113 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln34 = and i16 %select_ln33, %trunc_ln33" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 113 'and' 'and_ln34' <Predicate = (icmp_ln24_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.68>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 114 'speclooptripcount' 'empty' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str223)" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 115 'specregionbegin' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 116 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str223, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 117 'specregionend' 'empty_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i11 %add_ln34_1 to i32" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 118 'sext' 'sext_ln34' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %sext_ln34 to i64" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 119 'zext' 'zext_ln34' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 120 'getelementptr' 'output_addr' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (1.68ns)   --->   "store i16 %and_ln34, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 121 'store' <Predicate = (icmp_ln24_1)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 122 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 123 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 124 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln19           (br               ) [ 011111111111111111110]
indvar_flatten59  (phi              ) [ 001111000000000000000]
indvar_flatten18  (phi              ) [ 001000000000000000000]
icmp_ln34         (icmp             ) [ 001111111111111111110]
icmp_ln20         (icmp             ) [ 001111111100000000000]
add_ln20_1        (add              ) [ 000111000000000000000]
indvar_flatten    (phi              ) [ 001100000000000000000]
xor_ln34          (xor              ) [ 001011100000000000000]
icmp_ln21         (icmp             ) [ 001011100000000000000]
add_ln21          (add              ) [ 001011100000000000000]
out_h_0           (phi              ) [ 001110000000000000000]
shl_ln            (bitconcatenate   ) [ 000000000000000000000]
zext_ln29         (zext             ) [ 000000000000000000000]
shl_ln29_7        (bitconcatenate   ) [ 000000000000000000000]
zext_ln29_1       (zext             ) [ 000000000000000000000]
sub_ln29          (sub              ) [ 001101110000000000000]
select_ln34       (select           ) [ 001001100000000000000]
and_ln34_2        (and              ) [ 001111111100000000000]
out_d_0           (phi              ) [ 001111111100000000000]
out_w_0           (phi              ) [ 001111100000000000000]
buffer_0          (phi              ) [ 001111111111111000000]
in_d_0            (phi              ) [ 001111111000000000000]
zext_ln24         (zext             ) [ 000000000000000000000]
add_ln29          (add              ) [ 001111111100000000000]
add_ln34_2        (add              ) [ 011111111111111111110]
br_ln34           (br               ) [ 000000000000000000000]
icmp_ln24         (icmp             ) [ 001000100000000000000]
out_h             (add              ) [ 001000100000000000000]
or_ln29           (or               ) [ 001000100000000000000]
select_ln20_1     (select           ) [ 011111111111111111110]
and_ln34_1        (and              ) [ 000000000000000000000]
select_ln29       (select           ) [ 000110011000000000000]
shl_ln29_mid1     (bitconcatenate   ) [ 000000000000000000000]
zext_ln29_2       (zext             ) [ 000000000000000000000]
shl_ln29_7_mid1   (bitconcatenate   ) [ 000000000000000000000]
zext_ln29_3       (zext             ) [ 000000000000000000000]
sub_ln29_1        (sub              ) [ 000111011100000000000]
xor_ln29          (xor              ) [ 000000000000000000000]
or_ln29_1         (or               ) [ 000000000000000000000]
and_ln29          (and              ) [ 000111011100000000000]
select_ln20       (select           ) [ 011111011111111111110]
select_ln21_9     (select           ) [ 011111011111111111110]
select_ln34_4     (select           ) [ 000000000000000000000]
select_ln29_1     (select           ) [ 001111001111000000000]
out_w             (add              ) [ 000010001000000000000]
or_ln24           (or               ) [ 000000000000000000000]
or_ln24_1         (or               ) [ 001111001111111000000]
select_ln24_1     (select           ) [ 001001000110000000000]
zext_ln24_1       (zext             ) [ 000000000000000000000]
add_ln29_2        (add              ) [ 000001000100000000000]
select_ln21       (select           ) [ 011111000111111111110]
trunc_ln29        (trunc            ) [ 001111000111111000000]
out_d             (xor              ) [ 000000000000000000000]
select_ln34_1     (select           ) [ 000000000000000000000]
select_ln34_2     (select           ) [ 000000000000000000000]
select_ln34_3     (select           ) [ 001000000010000000000]
select_ln34_5     (select           ) [ 000000000000000000000]
out_d_0_mid2      (select           ) [ 011111000011111111110]
select_ln29_2     (select           ) [ 000000000000000000000]
select_ln24_2     (select           ) [ 001000000010000000000]
in_d              (add              ) [ 011111000011111111110]
sext_ln24         (sext             ) [ 000000000000000000000]
zext_ln29_4       (zext             ) [ 000000000000000000000]
mul_ln29_1        (mul              ) [ 000000000000000000000]
add_ln29_1        (add              ) [ 000100000001000000000]
icmp_ln24_1       (icmp             ) [ 001111111111111111110]
br_ln24           (br               ) [ 000000000000000000000]
add_ln34          (add              ) [ 000100000001000000000]
sext_ln29         (sext             ) [ 000000000000000000000]
zext_ln29_5       (zext             ) [ 000000000000000000000]
input_addr        (getelementptr    ) [ 000011000000110000000]
zext_ln34_1       (zext             ) [ 000000000000000000000]
add_ln34_1        (add              ) [ 001111000000111111110]
input_load        (load             ) [ 001100000000001100000]
select_ln24       (select           ) [ 000111000000000111000]
tmp_4             (mux              ) [ 000100000000000100000]
sext_ln29_1       (sext             ) [ 000000000000000000000]
sext_ln29_2       (sext             ) [ 000000000000000000000]
mul_ln29          (mul              ) [ 000010000000000010000]
trunc_ln29_2      (partselect       ) [ 000000000000000000000]
sext_ln29_3       (sext             ) [ 000001000000000001000]
buffer            (add              ) [ 011111000000000000110]
tmp_1             (bitselect        ) [ 000000000000000000000]
trunc_ln33        (trunc            ) [ 000000000000000000000]
xor_ln33          (xor              ) [ 000000000000000000000]
select_ln33       (select           ) [ 000000000000000000000]
and_ln34          (and              ) [ 000100000000000000010]
empty             (speclooptripcount) [ 000000000000000000000]
tmp               (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln26 (specpipeline     ) [ 000000000000000000000]
empty_14          (specregionend    ) [ 000000000000000000000]
sext_ln34         (sext             ) [ 000000000000000000000]
zext_ln34         (zext             ) [ 000000000000000000000]
output_addr       (getelementptr    ) [ 000000000000000000000]
store_ln34        (store            ) [ 000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000]
br_ln0            (br               ) [ 011111111111111111110]
ret_ln0           (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="input_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/11 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/11 "/>
</bind>
</comp>

<comp id="121" class="1004" name="output_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/19 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln34_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="1"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/19 "/>
</bind>
</comp>

<comp id="134" class="1005" name="indvar_flatten59_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="1"/>
<pin id="136" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten59_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="14" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="indvar_flatten18_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="1"/>
<pin id="148" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten18_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="14" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="indvar_flatten_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="2"/>
<pin id="159" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="indvar_flatten_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="2"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="10" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="out_h_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="3"/>
<pin id="170" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="out_h_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="3"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="5" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="out_d_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="4"/>
<pin id="181" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="out_d_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="4"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="out_w_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="out_w_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="4"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="5" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="buffer_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="23" slack="4"/>
<pin id="205" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="buffer_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="15" slack="4"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="23" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="23" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/5 "/>
</bind>
</comp>

<comp id="215" class="1005" name="in_d_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="3"/>
<pin id="217" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="in_d_0_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="4"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="5" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln34_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="14" slack="0"/>
<pin id="229" dir="0" index="1" bw="14" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln20_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="0"/>
<pin id="235" dir="0" index="1" bw="14" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln20_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="14" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="xor_ln34_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln21_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="10" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln21_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="shl_ln_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln29_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="shl_ln29_7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_7/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln29_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sub_ln29_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln34_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="2"/>
<pin id="294" dir="0" index="1" bw="5" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="and_ln34_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="1" slack="1"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln24_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln29_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="1"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln34_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="14" slack="3"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln24_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="5" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="out_h_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="1"/>
<pin id="327" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln29_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="1" slack="3"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln20_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="3"/>
<pin id="335" dir="0" index="1" bw="14" slack="0"/>
<pin id="336" dir="0" index="2" bw="14" slack="3"/>
<pin id="337" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="and_ln34_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="1" slack="3"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_1/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln29_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="1"/>
<pin id="347" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln29_mid1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="1"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_mid1/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln29_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="shl_ln29_7_mid1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="1"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_7_mid1/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln29_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sub_ln29_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="7" slack="0"/>
<pin id="375" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="xor_ln29_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="3"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="or_ln29_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="4"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="and_ln29_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln20_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="2"/>
<pin id="396" dir="0" index="1" bw="5" slack="1"/>
<pin id="397" dir="0" index="2" bw="5" slack="2"/>
<pin id="398" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln21_9_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="0" index="2" bw="10" slack="3"/>
<pin id="403" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_9/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln34_4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="5"/>
<pin id="407" dir="0" index="1" bw="11" slack="0"/>
<pin id="408" dir="0" index="2" bw="11" slack="3"/>
<pin id="409" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_4/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln29_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="3"/>
<pin id="413" dir="0" index="1" bw="11" slack="1"/>
<pin id="414" dir="0" index="2" bw="11" slack="0"/>
<pin id="415" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="out_w_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="1"/>
<pin id="420" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln24_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="1" slack="3"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="or_ln24_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="5"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_1/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln24_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="0" index="2" bw="5" slack="3"/>
<pin id="435" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln24_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="1"/>
<pin id="440" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln29_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="11" slack="1"/>
<pin id="444" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln21_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="2"/>
<pin id="448" dir="0" index="1" bw="5" slack="1"/>
<pin id="449" dir="0" index="2" bw="5" slack="2"/>
<pin id="450" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="trunc_ln29_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="out_d_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="4"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="out_d/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln34_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="4"/>
<pin id="463" dir="0" index="1" bw="5" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln34_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="4"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln34_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="7"/>
<pin id="479" dir="0" index="1" bw="5" slack="0"/>
<pin id="480" dir="0" index="2" bw="5" slack="0"/>
<pin id="481" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln34_5_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="7"/>
<pin id="486" dir="0" index="1" bw="11" slack="0"/>
<pin id="487" dir="0" index="2" bw="11" slack="4"/>
<pin id="488" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_5/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="out_d_0_mid2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="7"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="4"/>
<pin id="494" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_d_0_mid2/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln29_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="5"/>
<pin id="499" dir="0" index="1" bw="11" slack="3"/>
<pin id="500" dir="0" index="2" bw="11" slack="0"/>
<pin id="501" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/9 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln24_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="3"/>
<pin id="505" dir="0" index="1" bw="11" slack="1"/>
<pin id="506" dir="0" index="2" bw="11" slack="0"/>
<pin id="507" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/9 "/>
</bind>
</comp>

<comp id="509" class="1004" name="in_d_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="5" slack="1"/>
<pin id="512" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln24_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="1"/>
<pin id="516" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln29_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="2"/>
<pin id="519" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/10 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln24_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="1"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln34_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="1"/>
<pin id="527" dir="0" index="1" bw="5" slack="2"/>
<pin id="528" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln29_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="15" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln29_5_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="15" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_5/11 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="14" slack="0"/>
<pin id="540" dir="0" index="2" bw="15" slack="0"/>
<pin id="541" dir="0" index="3" bw="14" slack="0"/>
<pin id="542" dir="0" index="4" bw="12" slack="0"/>
<pin id="543" dir="0" index="5" bw="13" slack="0"/>
<pin id="544" dir="0" index="6" bw="13" slack="0"/>
<pin id="545" dir="0" index="7" bw="7" slack="0"/>
<pin id="546" dir="0" index="8" bw="10" slack="0"/>
<pin id="547" dir="0" index="9" bw="11" slack="0"/>
<pin id="548" dir="0" index="10" bw="14" slack="0"/>
<pin id="549" dir="0" index="11" bw="14" slack="0"/>
<pin id="550" dir="0" index="12" bw="13" slack="0"/>
<pin id="551" dir="0" index="13" bw="15" slack="0"/>
<pin id="552" dir="0" index="14" bw="14" slack="0"/>
<pin id="553" dir="0" index="15" bw="14" slack="0"/>
<pin id="554" dir="0" index="16" bw="15" slack="0"/>
<pin id="555" dir="0" index="17" bw="4" slack="3"/>
<pin id="556" dir="1" index="18" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln34_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="1"/>
<pin id="576" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/11 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln34_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="0" index="1" bw="11" slack="4"/>
<pin id="580" dir="1" index="2" bw="11" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln24_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="7"/>
<pin id="584" dir="0" index="1" bw="23" slack="0"/>
<pin id="585" dir="0" index="2" bw="23" slack="9"/>
<pin id="586" dir="1" index="3" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/14 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln29_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="2"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/15 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sext_ln29_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_2/15 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln29_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="18" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="1"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29_2/16 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sext_ln29_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="18" slack="0"/>
<pin id="606" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_3/16 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="23" slack="2"/>
<pin id="610" dir="0" index="1" bw="18" slack="0"/>
<pin id="611" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/16 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="23" slack="1"/>
<pin id="616" dir="0" index="2" bw="5" slack="0"/>
<pin id="617" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/18 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln33_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="23" slack="1"/>
<pin id="622" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/18 "/>
</bind>
</comp>

<comp id="623" class="1004" name="xor_ln33_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/18 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln33_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="16" slack="0"/>
<pin id="632" dir="0" index="2" bw="16" slack="0"/>
<pin id="633" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/18 "/>
</bind>
</comp>

<comp id="637" class="1004" name="and_ln34_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="16" slack="0"/>
<pin id="640" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/18 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sext_ln34_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="8"/>
<pin id="645" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/19 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln34_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="11" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/19 "/>
</bind>
</comp>

<comp id="651" class="1007" name="grp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="15" slack="0"/>
<pin id="653" dir="0" index="1" bw="5" slack="0"/>
<pin id="654" dir="0" index="2" bw="11" slack="0"/>
<pin id="655" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln29_1/10 add_ln29_1/10 "/>
</bind>
</comp>

<comp id="659" class="1007" name="mul_ln29_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="0"/>
<pin id="661" dir="0" index="1" bw="16" slack="0"/>
<pin id="662" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/15 "/>
</bind>
</comp>

<comp id="665" class="1005" name="icmp_ln34_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="669" class="1005" name="icmp_ln20_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="683" class="1005" name="add_ln20_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="14" slack="3"/>
<pin id="685" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="xor_ln34_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln34 "/>
</bind>
</comp>

<comp id="694" class="1005" name="icmp_ln21_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln21_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="3"/>
<pin id="702" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="705" class="1005" name="sub_ln29_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="11" slack="1"/>
<pin id="707" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln29 "/>
</bind>
</comp>

<comp id="711" class="1005" name="select_ln34_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="1"/>
<pin id="713" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="717" class="1005" name="and_ln34_2_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln34_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="add_ln29_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="11" slack="4"/>
<pin id="728" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="731" class="1005" name="add_ln34_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="14" slack="1"/>
<pin id="733" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="icmp_ln24_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="741" class="1005" name="out_h_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="1"/>
<pin id="743" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="748" class="1005" name="or_ln29_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln29 "/>
</bind>
</comp>

<comp id="754" class="1005" name="select_ln20_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="14" slack="1"/>
<pin id="756" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="select_ln29_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="1"/>
<pin id="761" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="765" class="1005" name="sub_ln29_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="11" slack="1"/>
<pin id="767" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln29_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="and_ln29_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29 "/>
</bind>
</comp>

<comp id="778" class="1005" name="select_ln20_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="1"/>
<pin id="780" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="783" class="1005" name="select_ln21_9_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="1"/>
<pin id="785" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21_9 "/>
</bind>
</comp>

<comp id="788" class="1005" name="select_ln29_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="11" slack="1"/>
<pin id="790" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="out_w_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="5" slack="1"/>
<pin id="796" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="800" class="1005" name="or_ln24_1_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln24_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="select_ln24_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="5" slack="1"/>
<pin id="808" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="812" class="1005" name="add_ln29_2_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="11" slack="1"/>
<pin id="814" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_2 "/>
</bind>
</comp>

<comp id="817" class="1005" name="select_ln21_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="1"/>
<pin id="819" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="823" class="1005" name="trunc_ln29_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="3"/>
<pin id="825" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="828" class="1005" name="select_ln34_3_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="5" slack="1"/>
<pin id="830" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34_3 "/>
</bind>
</comp>

<comp id="833" class="1005" name="out_d_0_mid2_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0_mid2 "/>
</bind>
</comp>

<comp id="838" class="1005" name="select_ln24_2_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="11" slack="1"/>
<pin id="840" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_2 "/>
</bind>
</comp>

<comp id="843" class="1005" name="in_d_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="5" slack="1"/>
<pin id="845" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln29_1_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="15" slack="1"/>
<pin id="851" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_1 "/>
</bind>
</comp>

<comp id="854" class="1005" name="icmp_ln24_1_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="add_ln34_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="1"/>
<pin id="860" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="863" class="1005" name="input_addr_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="14" slack="1"/>
<pin id="865" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="868" class="1005" name="add_ln34_1_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="11" slack="8"/>
<pin id="870" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="add_ln34_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="input_load_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="2"/>
<pin id="875" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="878" class="1005" name="select_ln24_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="23" slack="2"/>
<pin id="880" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_4_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="1"/>
<pin id="885" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="888" class="1005" name="mul_ln29_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29 "/>
</bind>
</comp>

<comp id="893" class="1005" name="sext_ln29_3_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="23" slack="1"/>
<pin id="895" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln29_3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="buffer_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="23" slack="1"/>
<pin id="900" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="905" class="1005" name="and_ln34_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="1"/>
<pin id="907" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="and_ln34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="231"><net_src comp="138" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="150" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="150" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="161" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="161" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="172" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="172" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="270" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="172" pin="4"/><net_sink comp="292" pin=2"/></net>

<net id="306"><net_src comp="195" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="134" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="8" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="219" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="30" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="338"><net_src comp="8" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="191" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="20" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="18" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="350" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="22" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="357" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="12" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="339" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="383" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="404"><net_src comp="16" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="34" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="32" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="430"><net_src comp="422" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="18" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="215" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="454"><net_src comp="431" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="179" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="12" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="179" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="18" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="30" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="179" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="30" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="18" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="482"><net_src comp="461" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="469" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="34" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="455" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="496"><net_src comp="179" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="484" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="503" pin=2"/></net>

<net id="513"><net_src comp="32" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="524"><net_src comp="30" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="557"><net_src comp="40" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="558"><net_src comp="42" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="559"><net_src comp="44" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="560"><net_src comp="46" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="561"><net_src comp="48" pin="0"/><net_sink comp="537" pin=4"/></net>

<net id="562"><net_src comp="50" pin="0"/><net_sink comp="537" pin=5"/></net>

<net id="563"><net_src comp="52" pin="0"/><net_sink comp="537" pin=6"/></net>

<net id="564"><net_src comp="54" pin="0"/><net_sink comp="537" pin=7"/></net>

<net id="565"><net_src comp="56" pin="0"/><net_sink comp="537" pin=8"/></net>

<net id="566"><net_src comp="58" pin="0"/><net_sink comp="537" pin=9"/></net>

<net id="567"><net_src comp="60" pin="0"/><net_sink comp="537" pin=10"/></net>

<net id="568"><net_src comp="62" pin="0"/><net_sink comp="537" pin=11"/></net>

<net id="569"><net_src comp="64" pin="0"/><net_sink comp="537" pin=12"/></net>

<net id="570"><net_src comp="66" pin="0"/><net_sink comp="537" pin=13"/></net>

<net id="571"><net_src comp="68" pin="0"/><net_sink comp="537" pin=14"/></net>

<net id="572"><net_src comp="70" pin="0"/><net_sink comp="537" pin=15"/></net>

<net id="573"><net_src comp="72" pin="0"/><net_sink comp="537" pin=16"/></net>

<net id="581"><net_src comp="574" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="28" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="588"><net_src comp="203" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="601"><net_src comp="74" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="76" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="603"><net_src comp="78" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="607"><net_src comp="595" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="80" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="82" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="627"><net_src comp="613" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="12" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="84" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="86" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="620" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="656"><net_src comp="36" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="517" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="514" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="589" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="592" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="227" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="233" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="676"><net_src comp="669" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="677"><net_src comp="669" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="678"><net_src comp="669" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="679"><net_src comp="669" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="680"><net_src comp="669" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="681"><net_src comp="669" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="682"><net_src comp="669" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="686"><net_src comp="239" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="691"><net_src comp="245" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="697"><net_src comp="250" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="703"><net_src comp="256" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="708"><net_src comp="286" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="714"><net_src comp="292" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="720"><net_src comp="299" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="729"><net_src comp="307" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="734"><net_src comp="312" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="739"><net_src comp="318" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="744"><net_src comp="324" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="751"><net_src comp="329" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="757"><net_src comp="333" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="762"><net_src comp="343" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="768"><net_src comp="372" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="774"><net_src comp="388" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="781"><net_src comp="394" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="786"><net_src comp="399" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="791"><net_src comp="411" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="797"><net_src comp="417" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="803"><net_src comp="426" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="809"><net_src comp="431" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="815"><net_src comp="441" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="820"><net_src comp="446" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="826"><net_src comp="451" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="537" pin=17"/></net>

<net id="831"><net_src comp="477" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="836"><net_src comp="490" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="841"><net_src comp="503" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="846"><net_src comp="509" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="852"><net_src comp="651" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="857"><net_src comp="520" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="525" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="866"><net_src comp="108" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="871"><net_src comp="577" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="876"><net_src comp="115" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="881"><net_src comp="582" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="886"><net_src comp="537" pin="18"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="891"><net_src comp="659" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="896"><net_src comp="604" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="901"><net_src comp="608" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="904"><net_src comp="898" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="908"><net_src comp="637" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="128" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {19 }
 - Input state : 
	Port: pointwise_conv2d_fix.4 : input_r | {11 12 13 }
  - Chain level:
	State 1
	State 2
		icmp_ln34 : 1
		icmp_ln20 : 1
		add_ln20_1 : 1
	State 3
		icmp_ln21 : 1
		add_ln21 : 1
	State 4
		shl_ln : 1
		zext_ln29 : 2
		shl_ln29_7 : 1
		zext_ln29_1 : 2
		sub_ln29 : 3
		select_ln34 : 1
	State 5
		zext_ln24 : 1
		add_ln29 : 2
		icmp_ln24 : 1
	State 6
		zext_ln29_2 : 1
		zext_ln29_3 : 1
		sub_ln29_1 : 2
	State 7
		select_ln29_1 : 1
	State 8
		add_ln29_2 : 1
		trunc_ln29 : 1
	State 9
		select_ln34_3 : 1
		select_ln29_2 : 1
		select_ln24_2 : 2
	State 10
		mul_ln29_1 : 1
		add_ln29_1 : 2
		br_ln24 : 1
	State 11
		zext_ln29_5 : 1
		input_addr : 2
		input_load : 3
		add_ln34_1 : 1
	State 12
	State 13
	State 14
	State 15
		mul_ln29 : 1
	State 16
		sext_ln29_3 : 1
		buffer : 2
	State 17
	State 18
		xor_ln33 : 1
		select_ln33 : 1
		and_ln34 : 2
	State 19
		empty_14 : 1
		zext_ln34 : 1
		output_addr : 2
		store_ln34 : 3
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mux   |       grp_fu_537       |    0    |   511   |   121   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln20_1_fu_239   |    0    |    0    |    19   |
|          |     add_ln21_fu_256    |    0    |    0    |    14   |
|          |     add_ln29_fu_307    |    0    |    0    |    13   |
|          |    add_ln34_2_fu_312   |    0    |    0    |    19   |
|          |      out_h_fu_324      |    0    |    0    |    15   |
|    add   |      out_w_fu_417      |    0    |    0    |    15   |
|          |    add_ln29_2_fu_441   |    0    |    0    |    13   |
|          |       in_d_fu_509      |    0    |    0    |    15   |
|          |     add_ln34_fu_525    |    0    |    0    |    15   |
|          |    add_ln34_1_fu_577   |    0    |    0    |    13   |
|          |       grp_fu_608       |    0    |   153   |    37   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln34_fu_292   |    0    |    0    |    5    |
|          |  select_ln20_1_fu_333  |    0    |    0    |    14   |
|          |   select_ln29_fu_343   |    0    |    0    |    5    |
|          |   select_ln20_fu_394   |    0    |    0    |    5    |
|          |  select_ln21_9_fu_399  |    0    |    0    |    10   |
|          |  select_ln34_4_fu_405  |    0    |    0    |    11   |
|          |  select_ln29_1_fu_411  |    0    |    0    |    11   |
|          |  select_ln24_1_fu_431  |    0    |    0    |    5    |
|  select  |   select_ln21_fu_446   |    0    |    0    |    5    |
|          |  select_ln34_1_fu_461  |    0    |    0    |    5    |
|          |  select_ln34_2_fu_469  |    0    |    0    |    5    |
|          |  select_ln34_3_fu_477  |    0    |    0    |    5    |
|          |  select_ln34_5_fu_484  |    0    |    0    |    11   |
|          |   out_d_0_mid2_fu_490  |    0    |    0    |    2    |
|          |  select_ln29_2_fu_497  |    0    |    0    |    11   |
|          |  select_ln24_2_fu_503  |    0    |    0    |    11   |
|          |   select_ln24_fu_582   |    0    |    0    |    23   |
|          |   select_ln33_fu_629   |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln34_fu_227    |    0    |    0    |    13   |
|          |    icmp_ln20_fu_233    |    0    |    0    |    13   |
|   icmp   |    icmp_ln21_fu_250    |    0    |    0    |    13   |
|          |    icmp_ln24_fu_318    |    0    |    0    |    11   |
|          |   icmp_ln24_1_fu_520   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln29_fu_286    |    0    |    0    |    14   |
|          |    sub_ln29_1_fu_372   |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln34_2_fu_299   |    0    |    0    |    2    |
|    and   |    and_ln34_1_fu_339   |    0    |    0    |    2    |
|          |     and_ln29_fu_388    |    0    |    0    |    2    |
|          |     and_ln34_fu_637    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |     xor_ln34_fu_245    |    0    |    0    |    2    |
|    xor   |     xor_ln29_fu_378    |    0    |    0    |    2    |
|          |      out_d_fu_455      |    0    |    0    |    2    |
|          |     xor_ln33_fu_623    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln29_fu_329     |    0    |    0    |    2    |
|    or    |    or_ln29_1_fu_383    |    0    |    0    |    2    |
|          |     or_ln24_fu_422     |    0    |    0    |    2    |
|          |    or_ln24_1_fu_426    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_651       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln29_fu_659    |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_262     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln29_7_fu_274   |    0    |    0    |    0    |
|          |  shl_ln29_mid1_fu_350  |    0    |    0    |    0    |
|          | shl_ln29_7_mid1_fu_361 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln29_fu_270    |    0    |    0    |    0    |
|          |   zext_ln29_1_fu_282   |    0    |    0    |    0    |
|          |    zext_ln24_fu_303    |    0    |    0    |    0    |
|          |   zext_ln29_2_fu_357   |    0    |    0    |    0    |
|   zext   |   zext_ln29_3_fu_368   |    0    |    0    |    0    |
|          |   zext_ln24_1_fu_438   |    0    |    0    |    0    |
|          |   zext_ln29_4_fu_517   |    0    |    0    |    0    |
|          |   zext_ln29_5_fu_532   |    0    |    0    |    0    |
|          |   zext_ln34_1_fu_574   |    0    |    0    |    0    |
|          |    zext_ln34_fu_646    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln29_fu_451   |    0    |    0    |    0    |
|          |    trunc_ln33_fu_620   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln24_fu_514    |    0    |    0    |    0    |
|          |    sext_ln29_fu_529    |    0    |    0    |    0    |
|   sext   |   sext_ln29_1_fu_589   |    0    |    0    |    0    |
|          |   sext_ln29_2_fu_592   |    0    |    0    |    0    |
|          |   sext_ln29_3_fu_604   |    0    |    0    |    0    |
|          |    sext_ln34_fu_643    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|   trunc_ln29_2_fu_595  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_1_fu_613      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |   664   |   596   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln20_1_reg_683   |   14   |
|    add_ln21_reg_700    |   10   |
|   add_ln29_1_reg_849   |   15   |
|   add_ln29_2_reg_812   |   11   |
|    add_ln29_reg_726    |   11   |
|   add_ln34_1_reg_868   |   11   |
|   add_ln34_2_reg_731   |   14   |
|    add_ln34_reg_858    |    5   |
|    and_ln29_reg_771    |    1   |
|   and_ln34_2_reg_717   |    1   |
|    and_ln34_reg_905    |   16   |
|    buffer_0_reg_203    |   23   |
|     buffer_reg_898     |   23   |
|    icmp_ln20_reg_669   |    1   |
|    icmp_ln21_reg_694   |    1   |
|   icmp_ln24_1_reg_854  |    1   |
|    icmp_ln24_reg_736   |    1   |
|    icmp_ln34_reg_665   |    1   |
|     in_d_0_reg_215     |    5   |
|      in_d_reg_843      |    5   |
|indvar_flatten18_reg_146|   14   |
|indvar_flatten59_reg_134|   14   |
| indvar_flatten_reg_157 |   10   |
|   input_addr_reg_863   |   14   |
|   input_load_reg_873   |   16   |
|    mul_ln29_reg_888    |   32   |
|    or_ln24_1_reg_800   |    1   |
|     or_ln29_reg_748    |    1   |
|  out_d_0_mid2_reg_833  |    1   |
|     out_d_0_reg_179    |    1   |
|     out_h_0_reg_168    |    5   |
|      out_h_reg_741     |    5   |
|     out_w_0_reg_191    |    5   |
|      out_w_reg_794     |    5   |
|  select_ln20_1_reg_754 |   14   |
|   select_ln20_reg_778  |    5   |
|  select_ln21_9_reg_783 |   10   |
|   select_ln21_reg_817  |    5   |
|  select_ln24_1_reg_806 |    5   |
|  select_ln24_2_reg_838 |   11   |
|   select_ln24_reg_878  |   23   |
|  select_ln29_1_reg_788 |   11   |
|   select_ln29_reg_759  |    5   |
|  select_ln34_3_reg_828 |    5   |
|   select_ln34_reg_711  |    5   |
|   sext_ln29_3_reg_893  |   23   |
|   sub_ln29_1_reg_765   |   11   |
|    sub_ln29_reg_705    |   11   |
|      tmp_4_reg_883     |   16   |
|   trunc_ln29_reg_823   |    4   |
|    xor_ln34_reg_688    |    1   |
+------------------------+--------+
|          Total         |   459  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_115    |  p0  |   2  |  14  |   28   ||    9    |
| indvar_flatten59_reg_134 |  p0  |   2  |  14  |   28   ||    9    |
|      out_d_0_reg_179     |  p0  |   2  |   1  |    2   ||    9    |
|      out_w_0_reg_191     |  p0  |   2  |   5  |   10   ||    9    |
|     buffer_0_reg_203     |  p0  |   2  |  23  |   46   ||    9    |
|      in_d_0_reg_215      |  p0  |   2  |   5  |   10   ||    9    |
|        grp_fu_608        |  p1  |   2  |  18  |   36   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   160  ||  12.383 ||    63   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   664  |   596  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   459  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   12   |  1123  |   659  |
+-----------+--------+--------+--------+--------+
