// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 20.4 (Release Build #72)
// 
// Legal Notice: Copyright 2020 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from k0_ZTS6MMstv2_i_sfc_logic_s_c0_in_crit_e000045267_k0_zts6mmstv20
// SystemVerilog created on Sun Jul 25 22:10:31 2021


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k0_ZTS6MMstv2_i_sfc_logic_s_c0_in_crit_e000045267_k0_zts6mmstv20 (
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [63:0] in_arg1,
    input wire [63:0] in_arg5,
    output wire [0:0] out_c0_exi25496_0_tpl,
    output wire [0:0] out_c0_exi25496_1_tpl,
    output wire [0:0] out_c0_exi25496_2_tpl,
    output wire [63:0] out_c0_exi25496_3_tpl,
    output wire [63:0] out_c0_exi25496_4_tpl,
    output wire [63:0] out_c0_exi25496_5_tpl,
    output wire [63:0] out_c0_exi25496_6_tpl,
    output wire [63:0] out_c0_exi25496_7_tpl,
    output wire [63:0] out_c0_exi25496_8_tpl,
    output wire [63:0] out_c0_exi25496_9_tpl,
    output wire [63:0] out_c0_exi25496_10_tpl,
    output wire [63:0] out_c0_exi25496_11_tpl,
    output wire [63:0] out_c0_exi25496_12_tpl,
    output wire [63:0] out_c0_exi25496_13_tpl,
    output wire [63:0] out_c0_exi25496_14_tpl,
    output wire [0:0] out_c0_exi25496_15_tpl,
    output wire [0:0] out_c0_exi25496_16_tpl,
    output wire [0:0] out_c0_exi25496_17_tpl,
    output wire [63:0] out_c0_exi25496_18_tpl,
    output wire [63:0] out_c0_exi25496_19_tpl,
    output wire [63:0] out_c0_exi25496_20_tpl,
    output wire [63:0] out_c0_exi25496_21_tpl,
    output wire [63:0] out_c0_exi25496_22_tpl,
    output wire [63:0] out_c0_exi25496_23_tpl,
    output wire [0:0] out_c0_exi25496_24_tpl,
    output wire [0:0] out_c0_exi25496_25_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_k0_ZTS6MMstv212,
    input wire [0:0] in_c0_eni19451_0_tpl,
    input wire [0:0] in_c0_eni19451_1_tpl,
    input wire [63:0] in_c0_eni19451_2_tpl,
    input wire [63:0] in_c0_eni19451_3_tpl,
    input wire [63:0] in_c0_eni19451_4_tpl,
    input wire [63:0] in_c0_eni19451_5_tpl,
    input wire [63:0] in_c0_eni19451_6_tpl,
    input wire [63:0] in_c0_eni19451_7_tpl,
    input wire [63:0] in_c0_eni19451_8_tpl,
    input wire [63:0] in_c0_eni19451_9_tpl,
    input wire [63:0] in_c0_eni19451_10_tpl,
    input wire [0:0] in_c0_eni19451_11_tpl,
    input wire [0:0] in_c0_eni19451_12_tpl,
    input wire [63:0] in_c0_eni19451_13_tpl,
    input wire [63:0] in_c0_eni19451_14_tpl,
    input wire [63:0] in_c0_eni19451_15_tpl,
    input wire [63:0] in_c0_eni19451_16_tpl,
    input wire [63:0] in_c0_eni19451_17_tpl,
    input wire [63:0] in_c0_eni19451_18_tpl,
    input wire [0:0] in_c0_eni19451_19_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [10:0] c_i11_1150_q;
    wire [10:0] c_i11_798148_q;
    wire [1:0] c_i2_1143_q;
    wire [63:0] c_i64_0146_q;
    wire [63:0] c_i64_1147_q;
    wire [63:0] c_i64_2145_q;
    wire [1:0] i_cleanups_shl48_k0_zts6mmstv28_vt_join_q;
    wire [0:0] i_cleanups_shl48_k0_zts6mmstv28_vt_select_1_b;
    wire [64:0] i_decomposed619_k0_zts6mmstv227_a;
    wire [64:0] i_decomposed619_k0_zts6mmstv227_b;
    logic [64:0] i_decomposed619_k0_zts6mmstv227_o;
    wire [64:0] i_decomposed619_k0_zts6mmstv227_q;
    wire [0:0] i_first_cleanup_xor50_k0_zts6mmstv27_q;
    wire [11:0] i_fpga_indvars_iv_next47_k0_zts6mmstv271_a;
    wire [11:0] i_fpga_indvars_iv_next47_k0_zts6mmstv271_b;
    logic [11:0] i_fpga_indvars_iv_next47_k0_zts6mmstv271_o;
    wire [11:0] i_fpga_indvars_iv_next47_k0_zts6mmstv271_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor692_k0_zts6mmstv22_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor_k0_zts6mmstv212_q;
    wire [0:0] i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_initeration_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_pipeline_valid_out;
    wire [10:0] i_llvm_fpga_pop_i11_fpga_indvars_iv46_pop51_k0_zts6mmstv263_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i11_fpga_indvars_iv46_pop51_k0_zts6mmstv263_out_feedback_stall_out_51;
    wire [0:0] i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_feedback_stall_out_56;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_feedback_stall_out_65;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_feedback_stall_out_57;
    wire [1:0] i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25_out_feedback_stall_out_55;
    wire [1:0] i_llvm_fpga_pop_i2_initerations42_pop54_k0_zts6mmstv213_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i2_initerations42_pop54_k0_zts6mmstv213_out_feedback_stall_out_54;
    wire [63:0] i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_feedback_stall_out_58;
    wire [63:0] i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_feedback_stall_out_52;
    wire [63:0] i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_feedback_stall_out_73;
    wire [63:0] i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_feedback_stall_out_72;
    wire [63:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_feedback_stall_out_66;
    wire [63:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_feedback_stall_out_61;
    wire [63:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_feedback_stall_out_64;
    wire [63:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_feedback_stall_out_71;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_feedback_stall_out_67;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_feedback_stall_out_60;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_feedback_stall_out_63;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_feedback_stall_out_70;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_feedback_stall_out_68;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_feedback_stall_out_59;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_feedback_stall_out_62;
    wire [63:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_feedback_stall_out_69;
    wire [15:0] i_llvm_fpga_push_i11_fpga_indvars_iv46_push51_k0_zts6mmstv272_out_feedback_out_51;
    wire [0:0] i_llvm_fpga_push_i11_fpga_indvars_iv46_push51_k0_zts6mmstv272_out_feedback_valid_out_51;
    wire [0:0] i_llvm_fpga_push_i1_exitcond5499_push56_k0_zts6mmstv275_out_feedback_out_56;
    wire [0:0] i_llvm_fpga_push_i1_exitcond5499_push56_k0_zts6mmstv275_out_feedback_valid_out_56;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration46_k0_zts6mmstv217_out_feedback_out_3;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration46_k0_zts6mmstv217_out_feedback_valid_out_3;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi41_pop15130_push65_k0_zts6mmstv291_out_feedback_out_65;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi41_pop15130_push65_k0_zts6mmstv291_out_feedback_valid_out_65;
    wire [0:0] i_llvm_fpga_push_i1_notcmp88103_push57_k0_zts6mmstv277_out_feedback_out_57;
    wire [0:0] i_llvm_fpga_push_i1_notcmp88103_push57_k0_zts6mmstv277_out_feedback_valid_out_57;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond54_k0_zts6mmstv267_out_feedback_out_4;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond54_k0_zts6mmstv267_out_feedback_valid_out_4;
    wire [7:0] i_llvm_fpga_push_i2_cleanups47_push55_k0_zts6mmstv270_out_feedback_out_55;
    wire [0:0] i_llvm_fpga_push_i2_cleanups47_push55_k0_zts6mmstv270_out_feedback_valid_out_55;
    wire [7:0] i_llvm_fpga_push_i2_initerations42_push54_k0_zts6mmstv215_out_feedback_out_54;
    wire [0:0] i_llvm_fpga_push_i2_initerations42_push54_k0_zts6mmstv215_out_feedback_valid_out_54;
    wire [63:0] i_llvm_fpga_push_i64_acl_080_i285_pop12107_push58_k0_zts6mmstv219_out_feedback_out_58;
    wire [0:0] i_llvm_fpga_push_i64_acl_080_i285_pop12107_push58_k0_zts6mmstv219_out_feedback_valid_out_58;
    wire [63:0] i_llvm_fpga_push_i64_acl_0_i280_2_push52_k0_zts6mmstv262_out_feedback_out_52;
    wire [0:0] i_llvm_fpga_push_i64_acl_0_i280_2_push52_k0_zts6mmstv262_out_feedback_valid_out_52;
    wire [63:0] i_llvm_fpga_push_i64_arg0_sync_buffer1152_push73_k0_zts6mmstv225_out_feedback_out_73;
    wire [0:0] i_llvm_fpga_push_i64_arg0_sync_buffer1152_push73_k0_zts6mmstv225_out_feedback_valid_out_73;
    wire [63:0] i_llvm_fpga_push_i64_arg0_sync_buffer5151_push72_k0_zts6mmstv222_out_feedback_out_72;
    wire [0:0] i_llvm_fpga_push_i64_arg0_sync_buffer5151_push72_k0_zts6mmstv222_out_feedback_valid_out_72;
    wire [63:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i104134_push66_k0_zts6mmstv232_out_feedback_out_66;
    wire [0:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i104134_push66_k0_zts6mmstv232_out_feedback_valid_out_66;
    wire [63:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i117_push61_k0_zts6mmstv283_out_feedback_out_61;
    wire [0:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i117_push61_k0_zts6mmstv283_out_feedback_valid_out_61;
    wire [63:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i71126_push64_k0_zts6mmstv289_out_feedback_out_64;
    wire [0:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i71126_push64_k0_zts6mmstv289_out_feedback_valid_out_64;
    wire [63:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i87149_push71_k0_zts6mmstv247_out_feedback_out_71;
    wire [0:0] i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i87149_push71_k0_zts6mmstv247_out_feedback_valid_out_71;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i107137_push67_k0_zts6mmstv229_out_feedback_out_67;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i107137_push67_k0_zts6mmstv229_out_feedback_valid_out_67;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i114_push60_k0_zts6mmstv281_out_feedback_out_60;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i114_push60_k0_zts6mmstv281_out_feedback_valid_out_60;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i74123_push63_k0_zts6mmstv287_out_feedback_out_63;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i74123_push63_k0_zts6mmstv287_out_feedback_valid_out_63;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i90146_push70_k0_zts6mmstv244_out_feedback_out_70;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i90146_push70_k0_zts6mmstv244_out_feedback_valid_out_70;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i109140_push68_k0_zts6mmstv235_out_feedback_out_68;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i109140_push68_k0_zts6mmstv235_out_feedback_valid_out_68;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i111_push59_k0_zts6mmstv279_out_feedback_out_59;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i111_push59_k0_zts6mmstv279_out_feedback_valid_out_59;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i76120_push62_k0_zts6mmstv285_out_feedback_out_62;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i76120_push62_k0_zts6mmstv285_out_feedback_valid_out_62;
    wire [63:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i92143_push69_k0_zts6mmstv250_out_feedback_out_69;
    wire [0:0] i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i92143_push69_k0_zts6mmstv250_out_feedback_valid_out_69;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_out_buffer_out;
    wire [9:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_const_9_q;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259_vt_select_63_b;
    wire [0:0] i_masked53_k0_zts6mmstv273_qi;
    reg [0:0] i_masked53_k0_zts6mmstv273_q;
    wire [1:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_const_1_q;
    wire [63:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_join_q;
    wire [61:0] i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_select_63_b;
    wire [0:0] i_next_cleanups52_k0_zts6mmstv269_s;
    reg [1:0] i_next_cleanups52_k0_zts6mmstv269_q;
    wire [1:0] i_next_initerations43_k0_zts6mmstv214_vt_join_q;
    wire [0:0] i_next_initerations43_k0_zts6mmstv214_vt_select_0_b;
    wire [0:0] i_notcmp40_k0_zts6mmstv266_q;
    wire [0:0] i_or51_k0_zts6mmstv268_q;
    wire [63:0] i_unnamed_k0_zts6mmstv220_q;
    wire [63:0] i_unnamed_k0_zts6mmstv220_vt_join_q;
    wire [64:0] i_unnamed_k0_zts6mmstv230_a;
    wire [64:0] i_unnamed_k0_zts6mmstv230_b;
    logic [64:0] i_unnamed_k0_zts6mmstv230_o;
    wire [64:0] i_unnamed_k0_zts6mmstv230_q;
    wire [64:0] i_unnamed_k0_zts6mmstv236_a;
    wire [64:0] i_unnamed_k0_zts6mmstv236_b;
    logic [64:0] i_unnamed_k0_zts6mmstv236_o;
    wire [64:0] i_unnamed_k0_zts6mmstv236_q;
    wire [64:0] i_unnamed_k0_zts6mmstv238_a;
    wire [64:0] i_unnamed_k0_zts6mmstv238_b;
    logic [64:0] i_unnamed_k0_zts6mmstv238_o;
    wire [64:0] i_unnamed_k0_zts6mmstv238_q;
    wire [63:0] i_unnamed_k0_zts6mmstv240_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv240_vt_select_63_b;
    wire [63:0] i_unnamed_k0_zts6mmstv241_q;
    wire [63:0] i_unnamed_k0_zts6mmstv241_vt_join_q;
    wire [62:0] i_unnamed_k0_zts6mmstv241_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv245_a;
    wire [64:0] i_unnamed_k0_zts6mmstv245_b;
    logic [64:0] i_unnamed_k0_zts6mmstv245_o;
    wire [64:0] i_unnamed_k0_zts6mmstv245_q;
    wire [64:0] i_unnamed_k0_zts6mmstv251_a;
    wire [64:0] i_unnamed_k0_zts6mmstv251_b;
    logic [64:0] i_unnamed_k0_zts6mmstv251_o;
    wire [64:0] i_unnamed_k0_zts6mmstv251_q;
    wire [64:0] i_unnamed_k0_zts6mmstv252_a;
    wire [64:0] i_unnamed_k0_zts6mmstv252_b;
    logic [64:0] i_unnamed_k0_zts6mmstv252_o;
    wire [64:0] i_unnamed_k0_zts6mmstv252_q;
    wire [63:0] i_unnamed_k0_zts6mmstv254_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv254_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv255_a;
    wire [64:0] i_unnamed_k0_zts6mmstv255_b;
    logic [64:0] i_unnamed_k0_zts6mmstv255_o;
    wire [64:0] i_unnamed_k0_zts6mmstv255_q;
    wire [64:0] i_unnamed_k0_zts6mmstv257_a;
    wire [64:0] i_unnamed_k0_zts6mmstv257_b;
    logic [64:0] i_unnamed_k0_zts6mmstv257_o;
    wire [64:0] i_unnamed_k0_zts6mmstv257_q;
    wire [64:0] i_unnamed_k0_zts6mmstv258_a;
    wire [64:0] i_unnamed_k0_zts6mmstv258_b;
    logic [64:0] i_unnamed_k0_zts6mmstv258_o;
    wire [64:0] i_unnamed_k0_zts6mmstv258_q;
    wire [63:0] i_unnamed_k0_zts6mmstv260_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv260_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv261_a;
    wire [64:0] i_unnamed_k0_zts6mmstv261_b;
    logic [64:0] i_unnamed_k0_zts6mmstv261_o;
    wire [64:0] i_unnamed_k0_zts6mmstv261_q;
    wire [63:0] bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b;
    wire [10:0] bgTrunc_i_fpga_indvars_iv_next47_k0_zts6mmstv271_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv236_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv245_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv251_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv257_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv261_sel_x_b;
    wire [0:0] i_first_cleanup49_k0_zts6mmstv26_sel_x_b;
    wire [0:0] i_last_initeration45_k0_zts6mmstv216_sel_x_b;
    wire [64:0] dupName_9_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_9_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_9_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_9_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_9_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_9_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_10_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_10_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_10_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_10_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_10_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_10_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_11_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_11_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_11_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_11_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_11_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_11_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] lshl1_uid249_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] dSubChunkLow63_uid250_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] dSubChunkLow63_uid250_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] nSubChunkLow63_uid251_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] nSubChunkLow63_uid251_i_unnamed_k0_zts6mmstv223_b;
    wire [1:0] r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_a;
    wire [1:0] r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_b;
    logic [1:0] r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_o;
    wire [1:0] r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_q;
    wire [62:0] topBitsDOR63_uid253_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid254_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond63_uid255_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond63_uid255_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign63_uid256_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl63_uid257_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl63_uid257_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] r0SubRangeLeft63_uid258_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] r0SubRangeLeft63_uid258_i_unnamed_k0_zts6mmstv223_b;
    wire [62:0] cstZ63_uid259_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst63_uid260_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r63_uid261_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r63_uid261_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q63_uid262_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q63_uid262_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid264_i_unnamed_k0_zts6mmstv223_q;
    wire [1:0] dSubChunkLow62_uid265_i_unnamed_k0_zts6mmstv223_in;
    wire [1:0] dSubChunkLow62_uid265_i_unnamed_k0_zts6mmstv223_b;
    wire [1:0] nSubChunkLow62_uid266_i_unnamed_k0_zts6mmstv223_in;
    wire [1:0] nSubChunkLow62_uid266_i_unnamed_k0_zts6mmstv223_b;
    wire [2:0] r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_a;
    wire [2:0] r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_b;
    logic [2:0] r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_o;
    wire [2:0] r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_q;
    wire [61:0] topBitsDOR62_uid268_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid269_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond62_uid270_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond62_uid270_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign62_uid271_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl62_uid272_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl62_uid272_i_unnamed_k0_zts6mmstv223_b;
    wire [1:0] r0SubRangeLeft62_uid273_i_unnamed_k0_zts6mmstv223_in;
    wire [1:0] r0SubRangeLeft62_uid273_i_unnamed_k0_zts6mmstv223_b;
    wire [61:0] cstZ62_uid274_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst62_uid275_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r62_uid276_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r62_uid276_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q62_uid277_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q62_uid277_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid279_i_unnamed_k0_zts6mmstv223_q;
    wire [2:0] dSubChunkLow61_uid280_i_unnamed_k0_zts6mmstv223_in;
    wire [2:0] dSubChunkLow61_uid280_i_unnamed_k0_zts6mmstv223_b;
    wire [2:0] nSubChunkLow61_uid281_i_unnamed_k0_zts6mmstv223_in;
    wire [2:0] nSubChunkLow61_uid281_i_unnamed_k0_zts6mmstv223_b;
    wire [3:0] r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_a;
    wire [3:0] r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_b;
    logic [3:0] r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_o;
    wire [3:0] r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_q;
    wire [60:0] topBitsDOR61_uid283_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid284_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond61_uid285_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond61_uid285_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign61_uid286_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl61_uid287_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl61_uid287_i_unnamed_k0_zts6mmstv223_b;
    wire [2:0] r0SubRangeLeft61_uid288_i_unnamed_k0_zts6mmstv223_in;
    wire [2:0] r0SubRangeLeft61_uid288_i_unnamed_k0_zts6mmstv223_b;
    wire [60:0] cstZ61_uid289_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst61_uid290_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r61_uid291_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r61_uid291_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q61_uid292_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q61_uid292_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid294_i_unnamed_k0_zts6mmstv223_q;
    wire [3:0] dSubChunkLow60_uid295_i_unnamed_k0_zts6mmstv223_in;
    wire [3:0] dSubChunkLow60_uid295_i_unnamed_k0_zts6mmstv223_b;
    wire [3:0] nSubChunkLow60_uid296_i_unnamed_k0_zts6mmstv223_in;
    wire [3:0] nSubChunkLow60_uid296_i_unnamed_k0_zts6mmstv223_b;
    wire [4:0] r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_a;
    wire [4:0] r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_b;
    logic [4:0] r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_o;
    wire [4:0] r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_q;
    wire [59:0] topBitsDOR60_uid298_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid299_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond60_uid300_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond60_uid300_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign60_uid301_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl60_uid302_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl60_uid302_i_unnamed_k0_zts6mmstv223_b;
    wire [3:0] r0SubRangeLeft60_uid303_i_unnamed_k0_zts6mmstv223_in;
    wire [3:0] r0SubRangeLeft60_uid303_i_unnamed_k0_zts6mmstv223_b;
    wire [59:0] cstZ60_uid304_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst60_uid305_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r60_uid306_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r60_uid306_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q60_uid307_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q60_uid307_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid309_i_unnamed_k0_zts6mmstv223_q;
    wire [4:0] dSubChunkLow59_uid310_i_unnamed_k0_zts6mmstv223_in;
    wire [4:0] dSubChunkLow59_uid310_i_unnamed_k0_zts6mmstv223_b;
    wire [4:0] nSubChunkLow59_uid311_i_unnamed_k0_zts6mmstv223_in;
    wire [4:0] nSubChunkLow59_uid311_i_unnamed_k0_zts6mmstv223_b;
    wire [5:0] r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_a;
    wire [5:0] r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_b;
    logic [5:0] r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_o;
    wire [5:0] r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_q;
    wire [58:0] topBitsDOR59_uid313_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid314_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond59_uid315_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond59_uid315_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign59_uid316_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl59_uid317_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl59_uid317_i_unnamed_k0_zts6mmstv223_b;
    wire [4:0] r0SubRangeLeft59_uid318_i_unnamed_k0_zts6mmstv223_in;
    wire [4:0] r0SubRangeLeft59_uid318_i_unnamed_k0_zts6mmstv223_b;
    wire [58:0] cstZ59_uid319_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst59_uid320_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r59_uid321_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r59_uid321_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q59_uid322_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q59_uid322_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid324_i_unnamed_k0_zts6mmstv223_q;
    wire [5:0] dSubChunkLow58_uid325_i_unnamed_k0_zts6mmstv223_in;
    wire [5:0] dSubChunkLow58_uid325_i_unnamed_k0_zts6mmstv223_b;
    wire [5:0] nSubChunkLow58_uid326_i_unnamed_k0_zts6mmstv223_in;
    wire [5:0] nSubChunkLow58_uid326_i_unnamed_k0_zts6mmstv223_b;
    wire [6:0] r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_a;
    wire [6:0] r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_b;
    logic [6:0] r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_o;
    wire [6:0] r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_q;
    wire [57:0] topBitsDOR58_uid328_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid329_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond58_uid330_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond58_uid330_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign58_uid331_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl58_uid332_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl58_uid332_i_unnamed_k0_zts6mmstv223_b;
    wire [5:0] r0SubRangeLeft58_uid333_i_unnamed_k0_zts6mmstv223_in;
    wire [5:0] r0SubRangeLeft58_uid333_i_unnamed_k0_zts6mmstv223_b;
    wire [57:0] cstZ58_uid334_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst58_uid335_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r58_uid336_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r58_uid336_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q58_uid337_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q58_uid337_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid339_i_unnamed_k0_zts6mmstv223_q;
    wire [6:0] dSubChunkLow57_uid340_i_unnamed_k0_zts6mmstv223_in;
    wire [6:0] dSubChunkLow57_uid340_i_unnamed_k0_zts6mmstv223_b;
    wire [6:0] nSubChunkLow57_uid341_i_unnamed_k0_zts6mmstv223_in;
    wire [6:0] nSubChunkLow57_uid341_i_unnamed_k0_zts6mmstv223_b;
    wire [7:0] r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_a;
    wire [7:0] r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_b;
    logic [7:0] r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_o;
    wire [7:0] r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_q;
    wire [56:0] topBitsDOR57_uid343_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid344_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond57_uid345_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond57_uid345_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign57_uid346_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl57_uid347_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl57_uid347_i_unnamed_k0_zts6mmstv223_b;
    wire [6:0] r0SubRangeLeft57_uid348_i_unnamed_k0_zts6mmstv223_in;
    wire [6:0] r0SubRangeLeft57_uid348_i_unnamed_k0_zts6mmstv223_b;
    wire [56:0] cstZ57_uid349_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst57_uid350_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r57_uid351_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r57_uid351_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q57_uid352_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q57_uid352_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid354_i_unnamed_k0_zts6mmstv223_q;
    wire [7:0] dSubChunkLow56_uid355_i_unnamed_k0_zts6mmstv223_in;
    wire [7:0] dSubChunkLow56_uid355_i_unnamed_k0_zts6mmstv223_b;
    wire [7:0] nSubChunkLow56_uid356_i_unnamed_k0_zts6mmstv223_in;
    wire [7:0] nSubChunkLow56_uid356_i_unnamed_k0_zts6mmstv223_b;
    wire [8:0] r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_a;
    wire [8:0] r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_b;
    logic [8:0] r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_o;
    wire [8:0] r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_q;
    wire [55:0] topBitsDOR56_uid358_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid359_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond56_uid360_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond56_uid360_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign56_uid361_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl56_uid362_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl56_uid362_i_unnamed_k0_zts6mmstv223_b;
    wire [7:0] r0SubRangeLeft56_uid363_i_unnamed_k0_zts6mmstv223_in;
    wire [7:0] r0SubRangeLeft56_uid363_i_unnamed_k0_zts6mmstv223_b;
    wire [55:0] cstZ56_uid364_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst56_uid365_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r56_uid366_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r56_uid366_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q56_uid367_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q56_uid367_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid369_i_unnamed_k0_zts6mmstv223_q;
    wire [8:0] dSubChunkLow55_uid370_i_unnamed_k0_zts6mmstv223_in;
    wire [8:0] dSubChunkLow55_uid370_i_unnamed_k0_zts6mmstv223_b;
    wire [8:0] nSubChunkLow55_uid371_i_unnamed_k0_zts6mmstv223_in;
    wire [8:0] nSubChunkLow55_uid371_i_unnamed_k0_zts6mmstv223_b;
    wire [9:0] r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_a;
    wire [9:0] r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_b;
    logic [9:0] r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_o;
    wire [9:0] r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_q;
    wire [54:0] topBitsDOR55_uid373_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid374_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond55_uid375_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond55_uid375_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign55_uid376_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl55_uid377_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl55_uid377_i_unnamed_k0_zts6mmstv223_b;
    wire [8:0] r0SubRangeLeft55_uid378_i_unnamed_k0_zts6mmstv223_in;
    wire [8:0] r0SubRangeLeft55_uid378_i_unnamed_k0_zts6mmstv223_b;
    wire [54:0] cstZ55_uid379_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst55_uid380_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r55_uid381_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r55_uid381_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q55_uid382_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q55_uid382_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid384_i_unnamed_k0_zts6mmstv223_q;
    wire [9:0] dSubChunkLow54_uid385_i_unnamed_k0_zts6mmstv223_in;
    wire [9:0] dSubChunkLow54_uid385_i_unnamed_k0_zts6mmstv223_b;
    wire [9:0] nSubChunkLow54_uid386_i_unnamed_k0_zts6mmstv223_in;
    wire [9:0] nSubChunkLow54_uid386_i_unnamed_k0_zts6mmstv223_b;
    wire [10:0] r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_a;
    wire [10:0] r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_b;
    logic [10:0] r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_o;
    wire [10:0] r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_q;
    wire [53:0] topBitsDOR54_uid388_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid389_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond54_uid390_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond54_uid390_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign54_uid391_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl54_uid392_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl54_uid392_i_unnamed_k0_zts6mmstv223_b;
    wire [9:0] r0SubRangeLeft54_uid393_i_unnamed_k0_zts6mmstv223_in;
    wire [9:0] r0SubRangeLeft54_uid393_i_unnamed_k0_zts6mmstv223_b;
    wire [53:0] cstZ54_uid394_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst54_uid395_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r54_uid396_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r54_uid396_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q54_uid397_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q54_uid397_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid399_i_unnamed_k0_zts6mmstv223_q;
    wire [10:0] dSubChunkLow53_uid400_i_unnamed_k0_zts6mmstv223_in;
    wire [10:0] dSubChunkLow53_uid400_i_unnamed_k0_zts6mmstv223_b;
    wire [10:0] nSubChunkLow53_uid401_i_unnamed_k0_zts6mmstv223_in;
    wire [10:0] nSubChunkLow53_uid401_i_unnamed_k0_zts6mmstv223_b;
    wire [11:0] r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_a;
    wire [11:0] r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_b;
    logic [11:0] r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_o;
    wire [11:0] r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_q;
    wire [52:0] topBitsDOR53_uid403_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid404_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond53_uid405_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond53_uid405_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign53_uid406_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl53_uid407_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl53_uid407_i_unnamed_k0_zts6mmstv223_b;
    wire [10:0] r0SubRangeLeft53_uid408_i_unnamed_k0_zts6mmstv223_in;
    wire [10:0] r0SubRangeLeft53_uid408_i_unnamed_k0_zts6mmstv223_b;
    wire [52:0] cstZ53_uid409_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst53_uid410_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r53_uid411_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r53_uid411_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q53_uid412_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q53_uid412_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid414_i_unnamed_k0_zts6mmstv223_q;
    wire [11:0] dSubChunkLow52_uid415_i_unnamed_k0_zts6mmstv223_in;
    wire [11:0] dSubChunkLow52_uid415_i_unnamed_k0_zts6mmstv223_b;
    wire [11:0] nSubChunkLow52_uid416_i_unnamed_k0_zts6mmstv223_in;
    wire [11:0] nSubChunkLow52_uid416_i_unnamed_k0_zts6mmstv223_b;
    wire [12:0] r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_a;
    wire [12:0] r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_b;
    logic [12:0] r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_o;
    wire [12:0] r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_q;
    wire [51:0] topBitsDOR52_uid418_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid419_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond52_uid420_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond52_uid420_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign52_uid421_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl52_uid422_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl52_uid422_i_unnamed_k0_zts6mmstv223_b;
    wire [11:0] r0SubRangeLeft52_uid423_i_unnamed_k0_zts6mmstv223_in;
    wire [11:0] r0SubRangeLeft52_uid423_i_unnamed_k0_zts6mmstv223_b;
    wire [51:0] cstZ52_uid424_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst52_uid425_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r52_uid426_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r52_uid426_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q52_uid427_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q52_uid427_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid429_i_unnamed_k0_zts6mmstv223_q;
    wire [12:0] dSubChunkLow51_uid430_i_unnamed_k0_zts6mmstv223_in;
    wire [12:0] dSubChunkLow51_uid430_i_unnamed_k0_zts6mmstv223_b;
    wire [12:0] nSubChunkLow51_uid431_i_unnamed_k0_zts6mmstv223_in;
    wire [12:0] nSubChunkLow51_uid431_i_unnamed_k0_zts6mmstv223_b;
    wire [13:0] r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_a;
    wire [13:0] r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_b;
    logic [13:0] r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_o;
    wire [13:0] r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_q;
    wire [50:0] topBitsDOR51_uid433_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid434_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond51_uid435_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond51_uid435_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign51_uid436_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl51_uid437_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl51_uid437_i_unnamed_k0_zts6mmstv223_b;
    wire [12:0] r0SubRangeLeft51_uid438_i_unnamed_k0_zts6mmstv223_in;
    wire [12:0] r0SubRangeLeft51_uid438_i_unnamed_k0_zts6mmstv223_b;
    wire [50:0] cstZ51_uid439_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst51_uid440_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r51_uid441_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r51_uid441_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q51_uid442_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q51_uid442_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid444_i_unnamed_k0_zts6mmstv223_q;
    wire [13:0] dSubChunkLow50_uid445_i_unnamed_k0_zts6mmstv223_in;
    wire [13:0] dSubChunkLow50_uid445_i_unnamed_k0_zts6mmstv223_b;
    wire [13:0] nSubChunkLow50_uid446_i_unnamed_k0_zts6mmstv223_in;
    wire [13:0] nSubChunkLow50_uid446_i_unnamed_k0_zts6mmstv223_b;
    wire [14:0] r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_a;
    wire [14:0] r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_b;
    logic [14:0] r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_o;
    wire [14:0] r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_q;
    wire [49:0] topBitsDOR50_uid448_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid449_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond50_uid450_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond50_uid450_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign50_uid451_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl50_uid452_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl50_uid452_i_unnamed_k0_zts6mmstv223_b;
    wire [13:0] r0SubRangeLeft50_uid453_i_unnamed_k0_zts6mmstv223_in;
    wire [13:0] r0SubRangeLeft50_uid453_i_unnamed_k0_zts6mmstv223_b;
    wire [49:0] cstZ50_uid454_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst50_uid455_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r50_uid456_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r50_uid456_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q50_uid457_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q50_uid457_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid459_i_unnamed_k0_zts6mmstv223_q;
    wire [14:0] dSubChunkLow49_uid460_i_unnamed_k0_zts6mmstv223_in;
    wire [14:0] dSubChunkLow49_uid460_i_unnamed_k0_zts6mmstv223_b;
    wire [14:0] nSubChunkLow49_uid461_i_unnamed_k0_zts6mmstv223_in;
    wire [14:0] nSubChunkLow49_uid461_i_unnamed_k0_zts6mmstv223_b;
    wire [15:0] r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_a;
    wire [15:0] r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_b;
    logic [15:0] r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_o;
    wire [15:0] r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_q;
    wire [48:0] topBitsDOR49_uid463_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid464_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond49_uid465_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond49_uid465_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign49_uid466_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl49_uid467_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl49_uid467_i_unnamed_k0_zts6mmstv223_b;
    wire [14:0] r0SubRangeLeft49_uid468_i_unnamed_k0_zts6mmstv223_in;
    wire [14:0] r0SubRangeLeft49_uid468_i_unnamed_k0_zts6mmstv223_b;
    wire [48:0] cstZ49_uid469_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst49_uid470_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r49_uid471_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r49_uid471_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q49_uid472_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q49_uid472_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid474_i_unnamed_k0_zts6mmstv223_q;
    wire [15:0] dSubChunkLow48_uid475_i_unnamed_k0_zts6mmstv223_in;
    wire [15:0] dSubChunkLow48_uid475_i_unnamed_k0_zts6mmstv223_b;
    wire [15:0] nSubChunkLow48_uid476_i_unnamed_k0_zts6mmstv223_in;
    wire [15:0] nSubChunkLow48_uid476_i_unnamed_k0_zts6mmstv223_b;
    wire [16:0] r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_a;
    wire [16:0] r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_b;
    logic [16:0] r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_o;
    wire [16:0] r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_q;
    wire [47:0] topBitsDOR48_uid478_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid479_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond48_uid480_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond48_uid480_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign48_uid481_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl48_uid482_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl48_uid482_i_unnamed_k0_zts6mmstv223_b;
    wire [15:0] r0SubRangeLeft48_uid483_i_unnamed_k0_zts6mmstv223_in;
    wire [15:0] r0SubRangeLeft48_uid483_i_unnamed_k0_zts6mmstv223_b;
    wire [47:0] cstZ48_uid484_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst48_uid485_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r48_uid486_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r48_uid486_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q48_uid487_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q48_uid487_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid489_i_unnamed_k0_zts6mmstv223_q;
    wire [16:0] dSubChunkLow47_uid490_i_unnamed_k0_zts6mmstv223_in;
    wire [16:0] dSubChunkLow47_uid490_i_unnamed_k0_zts6mmstv223_b;
    wire [16:0] nSubChunkLow47_uid491_i_unnamed_k0_zts6mmstv223_in;
    wire [16:0] nSubChunkLow47_uid491_i_unnamed_k0_zts6mmstv223_b;
    wire [17:0] r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_a;
    wire [17:0] r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_b;
    logic [17:0] r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_o;
    wire [17:0] r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_q;
    wire [46:0] topBitsDOR47_uid493_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid494_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond47_uid495_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond47_uid495_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign47_uid496_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl47_uid497_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl47_uid497_i_unnamed_k0_zts6mmstv223_b;
    wire [16:0] r0SubRangeLeft47_uid498_i_unnamed_k0_zts6mmstv223_in;
    wire [16:0] r0SubRangeLeft47_uid498_i_unnamed_k0_zts6mmstv223_b;
    wire [46:0] cstZ47_uid499_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst47_uid500_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r47_uid501_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r47_uid501_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q47_uid502_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q47_uid502_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid504_i_unnamed_k0_zts6mmstv223_q;
    wire [17:0] dSubChunkLow46_uid505_i_unnamed_k0_zts6mmstv223_in;
    wire [17:0] dSubChunkLow46_uid505_i_unnamed_k0_zts6mmstv223_b;
    wire [17:0] nSubChunkLow46_uid506_i_unnamed_k0_zts6mmstv223_in;
    wire [17:0] nSubChunkLow46_uid506_i_unnamed_k0_zts6mmstv223_b;
    wire [18:0] r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_a;
    wire [18:0] r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_b;
    logic [18:0] r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_o;
    wire [18:0] r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_q;
    wire [45:0] topBitsDOR46_uid508_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid509_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond46_uid510_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond46_uid510_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign46_uid511_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl46_uid512_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl46_uid512_i_unnamed_k0_zts6mmstv223_b;
    wire [17:0] r0SubRangeLeft46_uid513_i_unnamed_k0_zts6mmstv223_in;
    wire [17:0] r0SubRangeLeft46_uid513_i_unnamed_k0_zts6mmstv223_b;
    wire [45:0] cstZ46_uid514_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst46_uid515_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r46_uid516_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r46_uid516_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q46_uid517_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q46_uid517_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid519_i_unnamed_k0_zts6mmstv223_q;
    wire [18:0] dSubChunkLow45_uid520_i_unnamed_k0_zts6mmstv223_in;
    wire [18:0] dSubChunkLow45_uid520_i_unnamed_k0_zts6mmstv223_b;
    wire [18:0] nSubChunkLow45_uid521_i_unnamed_k0_zts6mmstv223_in;
    wire [18:0] nSubChunkLow45_uid521_i_unnamed_k0_zts6mmstv223_b;
    wire [19:0] r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_a;
    wire [19:0] r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_b;
    logic [19:0] r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_o;
    wire [19:0] r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_q;
    wire [44:0] topBitsDOR45_uid523_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid524_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond45_uid525_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond45_uid525_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign45_uid526_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl45_uid527_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl45_uid527_i_unnamed_k0_zts6mmstv223_b;
    wire [18:0] r0SubRangeLeft45_uid528_i_unnamed_k0_zts6mmstv223_in;
    wire [18:0] r0SubRangeLeft45_uid528_i_unnamed_k0_zts6mmstv223_b;
    wire [44:0] cstZ45_uid529_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst45_uid530_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r45_uid531_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r45_uid531_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q45_uid532_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q45_uid532_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid534_i_unnamed_k0_zts6mmstv223_q;
    wire [19:0] dSubChunkLow44_uid535_i_unnamed_k0_zts6mmstv223_in;
    wire [19:0] dSubChunkLow44_uid535_i_unnamed_k0_zts6mmstv223_b;
    wire [19:0] nSubChunkLow44_uid536_i_unnamed_k0_zts6mmstv223_in;
    wire [19:0] nSubChunkLow44_uid536_i_unnamed_k0_zts6mmstv223_b;
    wire [20:0] r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_a;
    wire [20:0] r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_b;
    logic [20:0] r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_o;
    wire [20:0] r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_q;
    wire [43:0] topBitsDOR44_uid538_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid539_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond44_uid540_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond44_uid540_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign44_uid541_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl44_uid542_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl44_uid542_i_unnamed_k0_zts6mmstv223_b;
    wire [19:0] r0SubRangeLeft44_uid543_i_unnamed_k0_zts6mmstv223_in;
    wire [19:0] r0SubRangeLeft44_uid543_i_unnamed_k0_zts6mmstv223_b;
    wire [43:0] cstZ44_uid544_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst44_uid545_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r44_uid546_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r44_uid546_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q44_uid547_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q44_uid547_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid549_i_unnamed_k0_zts6mmstv223_q;
    wire [20:0] dSubChunkLow43_uid550_i_unnamed_k0_zts6mmstv223_in;
    wire [20:0] dSubChunkLow43_uid550_i_unnamed_k0_zts6mmstv223_b;
    wire [20:0] nSubChunkLow43_uid551_i_unnamed_k0_zts6mmstv223_in;
    wire [20:0] nSubChunkLow43_uid551_i_unnamed_k0_zts6mmstv223_b;
    wire [21:0] r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_a;
    wire [21:0] r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_b;
    logic [21:0] r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_o;
    wire [21:0] r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_q;
    wire [42:0] topBitsDOR43_uid553_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid554_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond43_uid555_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond43_uid555_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign43_uid556_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl43_uid557_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl43_uid557_i_unnamed_k0_zts6mmstv223_b;
    wire [20:0] r0SubRangeLeft43_uid558_i_unnamed_k0_zts6mmstv223_in;
    wire [20:0] r0SubRangeLeft43_uid558_i_unnamed_k0_zts6mmstv223_b;
    wire [42:0] cstZ43_uid559_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst43_uid560_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r43_uid561_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r43_uid561_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q43_uid562_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q43_uid562_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid564_i_unnamed_k0_zts6mmstv223_q;
    wire [21:0] dSubChunkLow42_uid565_i_unnamed_k0_zts6mmstv223_in;
    wire [21:0] dSubChunkLow42_uid565_i_unnamed_k0_zts6mmstv223_b;
    wire [21:0] nSubChunkLow42_uid566_i_unnamed_k0_zts6mmstv223_in;
    wire [21:0] nSubChunkLow42_uid566_i_unnamed_k0_zts6mmstv223_b;
    wire [22:0] r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_a;
    wire [22:0] r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_b;
    logic [22:0] r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_o;
    wire [22:0] r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_q;
    wire [41:0] topBitsDOR42_uid568_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid569_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond42_uid570_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond42_uid570_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign42_uid571_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl42_uid572_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl42_uid572_i_unnamed_k0_zts6mmstv223_b;
    wire [21:0] r0SubRangeLeft42_uid573_i_unnamed_k0_zts6mmstv223_in;
    wire [21:0] r0SubRangeLeft42_uid573_i_unnamed_k0_zts6mmstv223_b;
    wire [41:0] cstZ42_uid574_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst42_uid575_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r42_uid576_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r42_uid576_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q42_uid577_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q42_uid577_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid579_i_unnamed_k0_zts6mmstv223_q;
    wire [22:0] dSubChunkLow41_uid580_i_unnamed_k0_zts6mmstv223_in;
    wire [22:0] dSubChunkLow41_uid580_i_unnamed_k0_zts6mmstv223_b;
    wire [22:0] nSubChunkLow41_uid581_i_unnamed_k0_zts6mmstv223_in;
    wire [22:0] nSubChunkLow41_uid581_i_unnamed_k0_zts6mmstv223_b;
    wire [23:0] r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_a;
    wire [23:0] r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_b;
    logic [23:0] r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_o;
    wire [23:0] r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_q;
    wire [40:0] topBitsDOR41_uid583_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid584_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond41_uid585_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond41_uid585_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign41_uid586_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl41_uid587_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl41_uid587_i_unnamed_k0_zts6mmstv223_b;
    wire [22:0] r0SubRangeLeft41_uid588_i_unnamed_k0_zts6mmstv223_in;
    wire [22:0] r0SubRangeLeft41_uid588_i_unnamed_k0_zts6mmstv223_b;
    wire [40:0] cstZ41_uid589_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst41_uid590_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r41_uid591_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r41_uid591_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q41_uid592_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q41_uid592_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid594_i_unnamed_k0_zts6mmstv223_q;
    wire [23:0] dSubChunkLow40_uid595_i_unnamed_k0_zts6mmstv223_in;
    wire [23:0] dSubChunkLow40_uid595_i_unnamed_k0_zts6mmstv223_b;
    wire [23:0] nSubChunkLow40_uid596_i_unnamed_k0_zts6mmstv223_in;
    wire [23:0] nSubChunkLow40_uid596_i_unnamed_k0_zts6mmstv223_b;
    wire [24:0] r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_a;
    wire [24:0] r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_b;
    logic [24:0] r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_o;
    wire [24:0] r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_q;
    wire [39:0] topBitsDOR40_uid598_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid599_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond40_uid600_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond40_uid600_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign40_uid601_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl40_uid602_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl40_uid602_i_unnamed_k0_zts6mmstv223_b;
    wire [23:0] r0SubRangeLeft40_uid603_i_unnamed_k0_zts6mmstv223_in;
    wire [23:0] r0SubRangeLeft40_uid603_i_unnamed_k0_zts6mmstv223_b;
    wire [39:0] cstZ40_uid604_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst40_uid605_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r40_uid606_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r40_uid606_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q40_uid607_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q40_uid607_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid609_i_unnamed_k0_zts6mmstv223_q;
    wire [24:0] dSubChunkLow39_uid610_i_unnamed_k0_zts6mmstv223_in;
    wire [24:0] dSubChunkLow39_uid610_i_unnamed_k0_zts6mmstv223_b;
    wire [24:0] nSubChunkLow39_uid611_i_unnamed_k0_zts6mmstv223_in;
    wire [24:0] nSubChunkLow39_uid611_i_unnamed_k0_zts6mmstv223_b;
    wire [25:0] r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_a;
    wire [25:0] r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_b;
    logic [25:0] r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_o;
    wire [25:0] r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_q;
    wire [38:0] topBitsDOR39_uid613_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid614_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond39_uid615_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond39_uid615_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign39_uid616_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl39_uid617_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl39_uid617_i_unnamed_k0_zts6mmstv223_b;
    wire [24:0] r0SubRangeLeft39_uid618_i_unnamed_k0_zts6mmstv223_in;
    wire [24:0] r0SubRangeLeft39_uid618_i_unnamed_k0_zts6mmstv223_b;
    wire [38:0] cstZ39_uid619_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst39_uid620_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r39_uid621_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r39_uid621_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q39_uid622_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q39_uid622_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid624_i_unnamed_k0_zts6mmstv223_q;
    wire [25:0] dSubChunkLow38_uid625_i_unnamed_k0_zts6mmstv223_in;
    wire [25:0] dSubChunkLow38_uid625_i_unnamed_k0_zts6mmstv223_b;
    wire [25:0] nSubChunkLow38_uid626_i_unnamed_k0_zts6mmstv223_in;
    wire [25:0] nSubChunkLow38_uid626_i_unnamed_k0_zts6mmstv223_b;
    wire [26:0] r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_a;
    wire [26:0] r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_b;
    logic [26:0] r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_o;
    wire [26:0] r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_q;
    wire [37:0] topBitsDOR38_uid628_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid629_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond38_uid630_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond38_uid630_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign38_uid631_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl38_uid632_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl38_uid632_i_unnamed_k0_zts6mmstv223_b;
    wire [25:0] r0SubRangeLeft38_uid633_i_unnamed_k0_zts6mmstv223_in;
    wire [25:0] r0SubRangeLeft38_uid633_i_unnamed_k0_zts6mmstv223_b;
    wire [37:0] cstZ38_uid634_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst38_uid635_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r38_uid636_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r38_uid636_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q38_uid637_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q38_uid637_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid639_i_unnamed_k0_zts6mmstv223_q;
    wire [26:0] dSubChunkLow37_uid640_i_unnamed_k0_zts6mmstv223_in;
    wire [26:0] dSubChunkLow37_uid640_i_unnamed_k0_zts6mmstv223_b;
    wire [26:0] nSubChunkLow37_uid641_i_unnamed_k0_zts6mmstv223_in;
    wire [26:0] nSubChunkLow37_uid641_i_unnamed_k0_zts6mmstv223_b;
    wire [27:0] r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_a;
    wire [27:0] r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_b;
    logic [27:0] r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_o;
    wire [27:0] r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_q;
    wire [36:0] topBitsDOR37_uid643_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid644_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond37_uid645_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond37_uid645_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign37_uid646_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl37_uid647_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl37_uid647_i_unnamed_k0_zts6mmstv223_b;
    wire [26:0] r0SubRangeLeft37_uid648_i_unnamed_k0_zts6mmstv223_in;
    wire [26:0] r0SubRangeLeft37_uid648_i_unnamed_k0_zts6mmstv223_b;
    wire [36:0] cstZ37_uid649_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst37_uid650_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r37_uid651_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r37_uid651_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q37_uid652_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q37_uid652_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid654_i_unnamed_k0_zts6mmstv223_q;
    wire [27:0] dSubChunkLow36_uid655_i_unnamed_k0_zts6mmstv223_in;
    wire [27:0] dSubChunkLow36_uid655_i_unnamed_k0_zts6mmstv223_b;
    wire [27:0] nSubChunkLow36_uid656_i_unnamed_k0_zts6mmstv223_in;
    wire [27:0] nSubChunkLow36_uid656_i_unnamed_k0_zts6mmstv223_b;
    wire [28:0] r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_a;
    wire [28:0] r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_b;
    logic [28:0] r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_o;
    wire [28:0] r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_q;
    wire [35:0] topBitsDOR36_uid658_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid659_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond36_uid660_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond36_uid660_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign36_uid661_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl36_uid662_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl36_uid662_i_unnamed_k0_zts6mmstv223_b;
    wire [27:0] r0SubRangeLeft36_uid663_i_unnamed_k0_zts6mmstv223_in;
    wire [27:0] r0SubRangeLeft36_uid663_i_unnamed_k0_zts6mmstv223_b;
    wire [35:0] cstZ36_uid664_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst36_uid665_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r36_uid666_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r36_uid666_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q36_uid667_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q36_uid667_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid669_i_unnamed_k0_zts6mmstv223_q;
    wire [28:0] dSubChunkLow35_uid670_i_unnamed_k0_zts6mmstv223_in;
    wire [28:0] dSubChunkLow35_uid670_i_unnamed_k0_zts6mmstv223_b;
    wire [28:0] nSubChunkLow35_uid671_i_unnamed_k0_zts6mmstv223_in;
    wire [28:0] nSubChunkLow35_uid671_i_unnamed_k0_zts6mmstv223_b;
    wire [29:0] r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_a;
    wire [29:0] r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_b;
    logic [29:0] r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_o;
    wire [29:0] r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_q;
    wire [34:0] topBitsDOR35_uid673_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid674_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond35_uid675_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond35_uid675_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign35_uid676_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl35_uid677_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl35_uid677_i_unnamed_k0_zts6mmstv223_b;
    wire [28:0] r0SubRangeLeft35_uid678_i_unnamed_k0_zts6mmstv223_in;
    wire [28:0] r0SubRangeLeft35_uid678_i_unnamed_k0_zts6mmstv223_b;
    wire [34:0] cstZ35_uid679_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst35_uid680_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r35_uid681_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r35_uid681_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q35_uid682_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q35_uid682_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid684_i_unnamed_k0_zts6mmstv223_q;
    wire [29:0] dSubChunkLow34_uid685_i_unnamed_k0_zts6mmstv223_in;
    wire [29:0] dSubChunkLow34_uid685_i_unnamed_k0_zts6mmstv223_b;
    wire [29:0] nSubChunkLow34_uid686_i_unnamed_k0_zts6mmstv223_in;
    wire [29:0] nSubChunkLow34_uid686_i_unnamed_k0_zts6mmstv223_b;
    wire [30:0] r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_a;
    wire [30:0] r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_b;
    logic [30:0] r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_o;
    wire [30:0] r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_q;
    wire [33:0] topBitsDOR34_uid688_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid689_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond34_uid690_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond34_uid690_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign34_uid691_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl34_uid692_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl34_uid692_i_unnamed_k0_zts6mmstv223_b;
    wire [29:0] r0SubRangeLeft34_uid693_i_unnamed_k0_zts6mmstv223_in;
    wire [29:0] r0SubRangeLeft34_uid693_i_unnamed_k0_zts6mmstv223_b;
    wire [33:0] cstZ34_uid694_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst34_uid695_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r34_uid696_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r34_uid696_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q34_uid697_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q34_uid697_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid699_i_unnamed_k0_zts6mmstv223_q;
    wire [30:0] dSubChunkLow33_uid700_i_unnamed_k0_zts6mmstv223_in;
    wire [30:0] dSubChunkLow33_uid700_i_unnamed_k0_zts6mmstv223_b;
    wire [30:0] nSubChunkLow33_uid701_i_unnamed_k0_zts6mmstv223_in;
    wire [30:0] nSubChunkLow33_uid701_i_unnamed_k0_zts6mmstv223_b;
    wire [31:0] r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_a;
    wire [31:0] r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_b;
    logic [31:0] r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_o;
    wire [31:0] r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_q;
    wire [32:0] topBitsDOR33_uid703_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid704_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond33_uid705_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond33_uid705_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign33_uid706_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl33_uid707_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl33_uid707_i_unnamed_k0_zts6mmstv223_b;
    wire [30:0] r0SubRangeLeft33_uid708_i_unnamed_k0_zts6mmstv223_in;
    wire [30:0] r0SubRangeLeft33_uid708_i_unnamed_k0_zts6mmstv223_b;
    wire [32:0] cstZ33_uid709_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst33_uid710_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r33_uid711_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r33_uid711_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q33_uid712_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q33_uid712_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid714_i_unnamed_k0_zts6mmstv223_q;
    wire [31:0] dSubChunkLow32_uid715_i_unnamed_k0_zts6mmstv223_in;
    wire [31:0] dSubChunkLow32_uid715_i_unnamed_k0_zts6mmstv223_b;
    wire [31:0] nSubChunkLow32_uid716_i_unnamed_k0_zts6mmstv223_in;
    wire [31:0] nSubChunkLow32_uid716_i_unnamed_k0_zts6mmstv223_b;
    wire [32:0] r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_a;
    wire [32:0] r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_b;
    logic [32:0] r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_o;
    wire [32:0] r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_q;
    wire [31:0] topBitsDOR32_uid718_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid719_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond32_uid720_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond32_uid720_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign32_uid721_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl32_uid722_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl32_uid722_i_unnamed_k0_zts6mmstv223_b;
    wire [31:0] r0SubRangeLeft32_uid723_i_unnamed_k0_zts6mmstv223_in;
    wire [31:0] r0SubRangeLeft32_uid723_i_unnamed_k0_zts6mmstv223_b;
    wire [31:0] cstZ32_uid724_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst32_uid725_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r32_uid726_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r32_uid726_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q32_uid727_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q32_uid727_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid729_i_unnamed_k0_zts6mmstv223_q;
    wire [32:0] dSubChunkLow31_uid730_i_unnamed_k0_zts6mmstv223_in;
    wire [32:0] dSubChunkLow31_uid730_i_unnamed_k0_zts6mmstv223_b;
    wire [32:0] nSubChunkLow31_uid731_i_unnamed_k0_zts6mmstv223_in;
    wire [32:0] nSubChunkLow31_uid731_i_unnamed_k0_zts6mmstv223_b;
    wire [33:0] r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_a;
    wire [33:0] r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_b;
    logic [33:0] r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_o;
    wire [33:0] r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_q;
    wire [30:0] topBitsDOR31_uid733_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid734_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond31_uid735_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond31_uid735_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign31_uid736_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl31_uid737_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl31_uid737_i_unnamed_k0_zts6mmstv223_b;
    wire [32:0] r0SubRangeLeft31_uid738_i_unnamed_k0_zts6mmstv223_in;
    wire [32:0] r0SubRangeLeft31_uid738_i_unnamed_k0_zts6mmstv223_b;
    wire [30:0] cstZ31_uid739_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst31_uid740_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r31_uid741_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r31_uid741_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q31_uid742_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q31_uid742_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid744_i_unnamed_k0_zts6mmstv223_q;
    wire [33:0] dSubChunkLow30_uid745_i_unnamed_k0_zts6mmstv223_in;
    wire [33:0] dSubChunkLow30_uid745_i_unnamed_k0_zts6mmstv223_b;
    wire [33:0] nSubChunkLow30_uid746_i_unnamed_k0_zts6mmstv223_in;
    wire [33:0] nSubChunkLow30_uid746_i_unnamed_k0_zts6mmstv223_b;
    wire [34:0] r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_a;
    wire [34:0] r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_b;
    logic [34:0] r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_o;
    wire [34:0] r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_q;
    wire [29:0] topBitsDOR30_uid748_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid749_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond30_uid750_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond30_uid750_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign30_uid751_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl30_uid752_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl30_uid752_i_unnamed_k0_zts6mmstv223_b;
    wire [33:0] r0SubRangeLeft30_uid753_i_unnamed_k0_zts6mmstv223_in;
    wire [33:0] r0SubRangeLeft30_uid753_i_unnamed_k0_zts6mmstv223_b;
    wire [29:0] cstZ30_uid754_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst30_uid755_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r30_uid756_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r30_uid756_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q30_uid757_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q30_uid757_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid759_i_unnamed_k0_zts6mmstv223_q;
    wire [34:0] dSubChunkLow29_uid760_i_unnamed_k0_zts6mmstv223_in;
    wire [34:0] dSubChunkLow29_uid760_i_unnamed_k0_zts6mmstv223_b;
    wire [34:0] nSubChunkLow29_uid761_i_unnamed_k0_zts6mmstv223_in;
    wire [34:0] nSubChunkLow29_uid761_i_unnamed_k0_zts6mmstv223_b;
    wire [35:0] r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_a;
    wire [35:0] r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_b;
    logic [35:0] r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_o;
    wire [35:0] r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_q;
    wire [28:0] topBitsDOR29_uid763_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid764_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond29_uid765_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond29_uid765_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign29_uid766_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl29_uid767_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl29_uid767_i_unnamed_k0_zts6mmstv223_b;
    wire [34:0] r0SubRangeLeft29_uid768_i_unnamed_k0_zts6mmstv223_in;
    wire [34:0] r0SubRangeLeft29_uid768_i_unnamed_k0_zts6mmstv223_b;
    wire [28:0] cstZ29_uid769_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst29_uid770_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r29_uid771_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r29_uid771_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q29_uid772_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q29_uid772_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid774_i_unnamed_k0_zts6mmstv223_q;
    wire [35:0] dSubChunkLow28_uid775_i_unnamed_k0_zts6mmstv223_in;
    wire [35:0] dSubChunkLow28_uid775_i_unnamed_k0_zts6mmstv223_b;
    wire [35:0] nSubChunkLow28_uid776_i_unnamed_k0_zts6mmstv223_in;
    wire [35:0] nSubChunkLow28_uid776_i_unnamed_k0_zts6mmstv223_b;
    wire [36:0] r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_a;
    wire [36:0] r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_b;
    logic [36:0] r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_o;
    wire [36:0] r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_q;
    wire [27:0] topBitsDOR28_uid778_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid779_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond28_uid780_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond28_uid780_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign28_uid781_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl28_uid782_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl28_uid782_i_unnamed_k0_zts6mmstv223_b;
    wire [35:0] r0SubRangeLeft28_uid783_i_unnamed_k0_zts6mmstv223_in;
    wire [35:0] r0SubRangeLeft28_uid783_i_unnamed_k0_zts6mmstv223_b;
    wire [27:0] cstZ28_uid784_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst28_uid785_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r28_uid786_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r28_uid786_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q28_uid787_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q28_uid787_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid789_i_unnamed_k0_zts6mmstv223_q;
    wire [36:0] dSubChunkLow27_uid790_i_unnamed_k0_zts6mmstv223_in;
    wire [36:0] dSubChunkLow27_uid790_i_unnamed_k0_zts6mmstv223_b;
    wire [36:0] nSubChunkLow27_uid791_i_unnamed_k0_zts6mmstv223_in;
    wire [36:0] nSubChunkLow27_uid791_i_unnamed_k0_zts6mmstv223_b;
    wire [37:0] r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_a;
    wire [37:0] r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_b;
    logic [37:0] r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_o;
    wire [37:0] r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_q;
    wire [26:0] topBitsDOR27_uid793_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid794_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond27_uid795_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond27_uid795_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign27_uid796_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl27_uid797_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl27_uid797_i_unnamed_k0_zts6mmstv223_b;
    wire [36:0] r0SubRangeLeft27_uid798_i_unnamed_k0_zts6mmstv223_in;
    wire [36:0] r0SubRangeLeft27_uid798_i_unnamed_k0_zts6mmstv223_b;
    wire [26:0] cstZ27_uid799_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst27_uid800_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r27_uid801_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r27_uid801_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q27_uid802_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q27_uid802_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid804_i_unnamed_k0_zts6mmstv223_q;
    wire [37:0] dSubChunkLow26_uid805_i_unnamed_k0_zts6mmstv223_in;
    wire [37:0] dSubChunkLow26_uid805_i_unnamed_k0_zts6mmstv223_b;
    wire [37:0] nSubChunkLow26_uid806_i_unnamed_k0_zts6mmstv223_in;
    wire [37:0] nSubChunkLow26_uid806_i_unnamed_k0_zts6mmstv223_b;
    wire [38:0] r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_a;
    wire [38:0] r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_b;
    logic [38:0] r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_o;
    wire [38:0] r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_q;
    wire [25:0] topBitsDOR26_uid808_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid809_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond26_uid810_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond26_uid810_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign26_uid811_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl26_uid812_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl26_uid812_i_unnamed_k0_zts6mmstv223_b;
    wire [37:0] r0SubRangeLeft26_uid813_i_unnamed_k0_zts6mmstv223_in;
    wire [37:0] r0SubRangeLeft26_uid813_i_unnamed_k0_zts6mmstv223_b;
    wire [25:0] cstZ26_uid814_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst26_uid815_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r26_uid816_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r26_uid816_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q26_uid817_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q26_uid817_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid819_i_unnamed_k0_zts6mmstv223_q;
    wire [38:0] dSubChunkLow25_uid820_i_unnamed_k0_zts6mmstv223_in;
    wire [38:0] dSubChunkLow25_uid820_i_unnamed_k0_zts6mmstv223_b;
    wire [38:0] nSubChunkLow25_uid821_i_unnamed_k0_zts6mmstv223_in;
    wire [38:0] nSubChunkLow25_uid821_i_unnamed_k0_zts6mmstv223_b;
    wire [39:0] r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_a;
    wire [39:0] r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_b;
    logic [39:0] r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_o;
    wire [39:0] r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_q;
    wire [24:0] topBitsDOR25_uid823_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid824_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond25_uid825_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond25_uid825_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign25_uid826_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl25_uid827_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl25_uid827_i_unnamed_k0_zts6mmstv223_b;
    wire [38:0] r0SubRangeLeft25_uid828_i_unnamed_k0_zts6mmstv223_in;
    wire [38:0] r0SubRangeLeft25_uid828_i_unnamed_k0_zts6mmstv223_b;
    wire [24:0] cstZ25_uid829_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst25_uid830_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r25_uid831_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r25_uid831_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q25_uid832_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q25_uid832_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid834_i_unnamed_k0_zts6mmstv223_q;
    wire [39:0] dSubChunkLow24_uid835_i_unnamed_k0_zts6mmstv223_in;
    wire [39:0] dSubChunkLow24_uid835_i_unnamed_k0_zts6mmstv223_b;
    wire [39:0] nSubChunkLow24_uid836_i_unnamed_k0_zts6mmstv223_in;
    wire [39:0] nSubChunkLow24_uid836_i_unnamed_k0_zts6mmstv223_b;
    wire [40:0] r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_a;
    wire [40:0] r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_b;
    logic [40:0] r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_o;
    wire [40:0] r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_q;
    wire [23:0] topBitsDOR24_uid838_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid839_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond24_uid840_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond24_uid840_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign24_uid841_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl24_uid842_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl24_uid842_i_unnamed_k0_zts6mmstv223_b;
    wire [39:0] r0SubRangeLeft24_uid843_i_unnamed_k0_zts6mmstv223_in;
    wire [39:0] r0SubRangeLeft24_uid843_i_unnamed_k0_zts6mmstv223_b;
    wire [23:0] cstZ24_uid844_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst24_uid845_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r24_uid846_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r24_uid846_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q24_uid847_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q24_uid847_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid849_i_unnamed_k0_zts6mmstv223_q;
    wire [40:0] dSubChunkLow23_uid850_i_unnamed_k0_zts6mmstv223_in;
    wire [40:0] dSubChunkLow23_uid850_i_unnamed_k0_zts6mmstv223_b;
    wire [40:0] nSubChunkLow23_uid851_i_unnamed_k0_zts6mmstv223_in;
    wire [40:0] nSubChunkLow23_uid851_i_unnamed_k0_zts6mmstv223_b;
    wire [41:0] r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_a;
    wire [41:0] r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_b;
    logic [41:0] r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_o;
    wire [41:0] r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_q;
    wire [22:0] topBitsDOR23_uid853_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid854_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond23_uid855_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond23_uid855_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign23_uid856_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl23_uid857_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl23_uid857_i_unnamed_k0_zts6mmstv223_b;
    wire [40:0] r0SubRangeLeft23_uid858_i_unnamed_k0_zts6mmstv223_in;
    wire [40:0] r0SubRangeLeft23_uid858_i_unnamed_k0_zts6mmstv223_b;
    wire [22:0] cstZ23_uid859_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst23_uid860_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r23_uid861_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r23_uid861_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q23_uid862_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q23_uid862_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid864_i_unnamed_k0_zts6mmstv223_q;
    wire [41:0] dSubChunkLow22_uid865_i_unnamed_k0_zts6mmstv223_in;
    wire [41:0] dSubChunkLow22_uid865_i_unnamed_k0_zts6mmstv223_b;
    wire [41:0] nSubChunkLow22_uid866_i_unnamed_k0_zts6mmstv223_in;
    wire [41:0] nSubChunkLow22_uid866_i_unnamed_k0_zts6mmstv223_b;
    wire [42:0] r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_a;
    wire [42:0] r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_b;
    logic [42:0] r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_o;
    wire [42:0] r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_q;
    wire [21:0] topBitsDOR22_uid868_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid869_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond22_uid870_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond22_uid870_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign22_uid871_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl22_uid872_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl22_uid872_i_unnamed_k0_zts6mmstv223_b;
    wire [41:0] r0SubRangeLeft22_uid873_i_unnamed_k0_zts6mmstv223_in;
    wire [41:0] r0SubRangeLeft22_uid873_i_unnamed_k0_zts6mmstv223_b;
    wire [21:0] cstZ22_uid874_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst22_uid875_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r22_uid876_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r22_uid876_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q22_uid877_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q22_uid877_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid879_i_unnamed_k0_zts6mmstv223_q;
    wire [42:0] dSubChunkLow21_uid880_i_unnamed_k0_zts6mmstv223_in;
    wire [42:0] dSubChunkLow21_uid880_i_unnamed_k0_zts6mmstv223_b;
    wire [42:0] nSubChunkLow21_uid881_i_unnamed_k0_zts6mmstv223_in;
    wire [42:0] nSubChunkLow21_uid881_i_unnamed_k0_zts6mmstv223_b;
    wire [43:0] r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_a;
    wire [43:0] r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_b;
    logic [43:0] r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_o;
    wire [43:0] r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_q;
    wire [20:0] topBitsDOR21_uid883_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid884_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond21_uid885_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond21_uid885_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign21_uid886_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl21_uid887_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl21_uid887_i_unnamed_k0_zts6mmstv223_b;
    wire [42:0] r0SubRangeLeft21_uid888_i_unnamed_k0_zts6mmstv223_in;
    wire [42:0] r0SubRangeLeft21_uid888_i_unnamed_k0_zts6mmstv223_b;
    wire [20:0] cstZ21_uid889_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst21_uid890_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r21_uid891_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r21_uid891_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q21_uid892_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q21_uid892_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid894_i_unnamed_k0_zts6mmstv223_q;
    wire [43:0] dSubChunkLow20_uid895_i_unnamed_k0_zts6mmstv223_in;
    wire [43:0] dSubChunkLow20_uid895_i_unnamed_k0_zts6mmstv223_b;
    wire [43:0] nSubChunkLow20_uid896_i_unnamed_k0_zts6mmstv223_in;
    wire [43:0] nSubChunkLow20_uid896_i_unnamed_k0_zts6mmstv223_b;
    wire [44:0] r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_a;
    wire [44:0] r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_b;
    logic [44:0] r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_o;
    wire [44:0] r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_q;
    wire [19:0] topBitsDOR20_uid898_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid899_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond20_uid900_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond20_uid900_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign20_uid901_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl20_uid902_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl20_uid902_i_unnamed_k0_zts6mmstv223_b;
    wire [43:0] r0SubRangeLeft20_uid903_i_unnamed_k0_zts6mmstv223_in;
    wire [43:0] r0SubRangeLeft20_uid903_i_unnamed_k0_zts6mmstv223_b;
    wire [19:0] cstZ20_uid904_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst20_uid905_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r20_uid906_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r20_uid906_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q20_uid907_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q20_uid907_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid909_i_unnamed_k0_zts6mmstv223_q;
    wire [44:0] dSubChunkLow19_uid910_i_unnamed_k0_zts6mmstv223_in;
    wire [44:0] dSubChunkLow19_uid910_i_unnamed_k0_zts6mmstv223_b;
    wire [44:0] nSubChunkLow19_uid911_i_unnamed_k0_zts6mmstv223_in;
    wire [44:0] nSubChunkLow19_uid911_i_unnamed_k0_zts6mmstv223_b;
    wire [45:0] r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_a;
    wire [45:0] r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_b;
    logic [45:0] r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_o;
    wire [45:0] r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_q;
    wire [18:0] topBitsDOR19_uid913_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid914_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond19_uid915_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond19_uid915_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign19_uid916_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl19_uid917_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl19_uid917_i_unnamed_k0_zts6mmstv223_b;
    wire [44:0] r0SubRangeLeft19_uid918_i_unnamed_k0_zts6mmstv223_in;
    wire [44:0] r0SubRangeLeft19_uid918_i_unnamed_k0_zts6mmstv223_b;
    wire [18:0] cstZ19_uid919_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst19_uid920_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r19_uid921_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r19_uid921_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q19_uid922_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q19_uid922_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid924_i_unnamed_k0_zts6mmstv223_q;
    wire [45:0] dSubChunkLow18_uid925_i_unnamed_k0_zts6mmstv223_in;
    wire [45:0] dSubChunkLow18_uid925_i_unnamed_k0_zts6mmstv223_b;
    wire [45:0] nSubChunkLow18_uid926_i_unnamed_k0_zts6mmstv223_in;
    wire [45:0] nSubChunkLow18_uid926_i_unnamed_k0_zts6mmstv223_b;
    wire [46:0] r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_a;
    wire [46:0] r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_b;
    logic [46:0] r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_o;
    wire [46:0] r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_q;
    wire [17:0] topBitsDOR18_uid928_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid929_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond18_uid930_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond18_uid930_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign18_uid931_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl18_uid932_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl18_uid932_i_unnamed_k0_zts6mmstv223_b;
    wire [45:0] r0SubRangeLeft18_uid933_i_unnamed_k0_zts6mmstv223_in;
    wire [45:0] r0SubRangeLeft18_uid933_i_unnamed_k0_zts6mmstv223_b;
    wire [17:0] cstZ18_uid934_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst18_uid935_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r18_uid936_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r18_uid936_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q18_uid937_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q18_uid937_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid939_i_unnamed_k0_zts6mmstv223_q;
    wire [46:0] dSubChunkLow17_uid940_i_unnamed_k0_zts6mmstv223_in;
    wire [46:0] dSubChunkLow17_uid940_i_unnamed_k0_zts6mmstv223_b;
    wire [46:0] nSubChunkLow17_uid941_i_unnamed_k0_zts6mmstv223_in;
    wire [46:0] nSubChunkLow17_uid941_i_unnamed_k0_zts6mmstv223_b;
    wire [47:0] r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_a;
    wire [47:0] r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_b;
    logic [47:0] r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_o;
    wire [47:0] r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_q;
    wire [16:0] topBitsDOR17_uid943_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid944_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond17_uid945_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond17_uid945_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign17_uid946_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl17_uid947_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl17_uid947_i_unnamed_k0_zts6mmstv223_b;
    wire [46:0] r0SubRangeLeft17_uid948_i_unnamed_k0_zts6mmstv223_in;
    wire [46:0] r0SubRangeLeft17_uid948_i_unnamed_k0_zts6mmstv223_b;
    wire [16:0] cstZ17_uid949_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst17_uid950_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r17_uid951_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r17_uid951_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q17_uid952_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q17_uid952_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid954_i_unnamed_k0_zts6mmstv223_q;
    wire [47:0] dSubChunkLow16_uid955_i_unnamed_k0_zts6mmstv223_in;
    wire [47:0] dSubChunkLow16_uid955_i_unnamed_k0_zts6mmstv223_b;
    wire [47:0] nSubChunkLow16_uid956_i_unnamed_k0_zts6mmstv223_in;
    wire [47:0] nSubChunkLow16_uid956_i_unnamed_k0_zts6mmstv223_b;
    wire [48:0] r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_a;
    wire [48:0] r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_b;
    logic [48:0] r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_o;
    wire [48:0] r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_q;
    wire [15:0] topBitsDOR16_uid958_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid959_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond16_uid960_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond16_uid960_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign16_uid961_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl16_uid962_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl16_uid962_i_unnamed_k0_zts6mmstv223_b;
    wire [47:0] r0SubRangeLeft16_uid963_i_unnamed_k0_zts6mmstv223_in;
    wire [47:0] r0SubRangeLeft16_uid963_i_unnamed_k0_zts6mmstv223_b;
    wire [15:0] cstZ16_uid964_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst16_uid965_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r16_uid966_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r16_uid966_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q16_uid967_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q16_uid967_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid969_i_unnamed_k0_zts6mmstv223_q;
    wire [48:0] dSubChunkLow15_uid970_i_unnamed_k0_zts6mmstv223_in;
    wire [48:0] dSubChunkLow15_uid970_i_unnamed_k0_zts6mmstv223_b;
    wire [48:0] nSubChunkLow15_uid971_i_unnamed_k0_zts6mmstv223_in;
    wire [48:0] nSubChunkLow15_uid971_i_unnamed_k0_zts6mmstv223_b;
    wire [49:0] r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_a;
    wire [49:0] r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_b;
    logic [49:0] r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_o;
    wire [49:0] r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_q;
    wire [14:0] topBitsDOR15_uid973_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid974_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond15_uid975_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond15_uid975_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign15_uid976_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl15_uid977_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl15_uid977_i_unnamed_k0_zts6mmstv223_b;
    wire [48:0] r0SubRangeLeft15_uid978_i_unnamed_k0_zts6mmstv223_in;
    wire [48:0] r0SubRangeLeft15_uid978_i_unnamed_k0_zts6mmstv223_b;
    wire [14:0] cstZ15_uid979_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst15_uid980_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r15_uid981_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r15_uid981_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q15_uid982_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q15_uid982_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid984_i_unnamed_k0_zts6mmstv223_q;
    wire [49:0] dSubChunkLow14_uid985_i_unnamed_k0_zts6mmstv223_in;
    wire [49:0] dSubChunkLow14_uid985_i_unnamed_k0_zts6mmstv223_b;
    wire [49:0] nSubChunkLow14_uid986_i_unnamed_k0_zts6mmstv223_in;
    wire [49:0] nSubChunkLow14_uid986_i_unnamed_k0_zts6mmstv223_b;
    wire [50:0] r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_a;
    wire [50:0] r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_b;
    logic [50:0] r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_o;
    wire [50:0] r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_q;
    wire [13:0] topBitsDOR14_uid988_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid989_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond14_uid990_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond14_uid990_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign14_uid991_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl14_uid992_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl14_uid992_i_unnamed_k0_zts6mmstv223_b;
    wire [49:0] r0SubRangeLeft14_uid993_i_unnamed_k0_zts6mmstv223_in;
    wire [49:0] r0SubRangeLeft14_uid993_i_unnamed_k0_zts6mmstv223_b;
    wire [13:0] cstZ14_uid994_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst14_uid995_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r14_uid996_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r14_uid996_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q14_uid997_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q14_uid997_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid999_i_unnamed_k0_zts6mmstv223_q;
    wire [50:0] dSubChunkLow13_uid1000_i_unnamed_k0_zts6mmstv223_in;
    wire [50:0] dSubChunkLow13_uid1000_i_unnamed_k0_zts6mmstv223_b;
    wire [50:0] nSubChunkLow13_uid1001_i_unnamed_k0_zts6mmstv223_in;
    wire [50:0] nSubChunkLow13_uid1001_i_unnamed_k0_zts6mmstv223_b;
    wire [51:0] r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_a;
    wire [51:0] r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_b;
    logic [51:0] r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_o;
    wire [51:0] r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_q;
    wire [12:0] topBitsDOR13_uid1003_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1004_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond13_uid1005_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond13_uid1005_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign13_uid1006_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl13_uid1007_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl13_uid1007_i_unnamed_k0_zts6mmstv223_b;
    wire [50:0] r0SubRangeLeft13_uid1008_i_unnamed_k0_zts6mmstv223_in;
    wire [50:0] r0SubRangeLeft13_uid1008_i_unnamed_k0_zts6mmstv223_b;
    wire [12:0] cstZ13_uid1009_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst13_uid1010_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r13_uid1011_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r13_uid1011_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q13_uid1012_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1014_i_unnamed_k0_zts6mmstv223_q;
    wire [51:0] dSubChunkLow12_uid1015_i_unnamed_k0_zts6mmstv223_in;
    wire [51:0] dSubChunkLow12_uid1015_i_unnamed_k0_zts6mmstv223_b;
    wire [51:0] nSubChunkLow12_uid1016_i_unnamed_k0_zts6mmstv223_in;
    wire [51:0] nSubChunkLow12_uid1016_i_unnamed_k0_zts6mmstv223_b;
    wire [52:0] r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_a;
    wire [52:0] r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_b;
    logic [52:0] r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_o;
    wire [52:0] r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_q;
    wire [11:0] topBitsDOR12_uid1018_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1019_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond12_uid1020_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond12_uid1020_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign12_uid1021_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl12_uid1022_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl12_uid1022_i_unnamed_k0_zts6mmstv223_b;
    wire [51:0] r0SubRangeLeft12_uid1023_i_unnamed_k0_zts6mmstv223_in;
    wire [51:0] r0SubRangeLeft12_uid1023_i_unnamed_k0_zts6mmstv223_b;
    wire [11:0] cstZ12_uid1024_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst12_uid1025_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r12_uid1026_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r12_uid1026_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q12_uid1027_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1029_i_unnamed_k0_zts6mmstv223_q;
    wire [52:0] dSubChunkLow11_uid1030_i_unnamed_k0_zts6mmstv223_in;
    wire [52:0] dSubChunkLow11_uid1030_i_unnamed_k0_zts6mmstv223_b;
    wire [52:0] nSubChunkLow11_uid1031_i_unnamed_k0_zts6mmstv223_in;
    wire [52:0] nSubChunkLow11_uid1031_i_unnamed_k0_zts6mmstv223_b;
    wire [53:0] r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_a;
    wire [53:0] r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_b;
    logic [53:0] r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_o;
    wire [53:0] r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_q;
    wire [10:0] topBitsDOR11_uid1033_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1034_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond11_uid1035_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond11_uid1035_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign11_uid1036_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl11_uid1037_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl11_uid1037_i_unnamed_k0_zts6mmstv223_b;
    wire [52:0] r0SubRangeLeft11_uid1038_i_unnamed_k0_zts6mmstv223_in;
    wire [52:0] r0SubRangeLeft11_uid1038_i_unnamed_k0_zts6mmstv223_b;
    wire [10:0] cstZ11_uid1039_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst11_uid1040_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r11_uid1041_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r11_uid1041_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q11_uid1042_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1044_i_unnamed_k0_zts6mmstv223_q;
    wire [53:0] dSubChunkLow10_uid1045_i_unnamed_k0_zts6mmstv223_in;
    wire [53:0] dSubChunkLow10_uid1045_i_unnamed_k0_zts6mmstv223_b;
    wire [53:0] nSubChunkLow10_uid1046_i_unnamed_k0_zts6mmstv223_in;
    wire [53:0] nSubChunkLow10_uid1046_i_unnamed_k0_zts6mmstv223_b;
    wire [54:0] r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_a;
    wire [54:0] r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_b;
    logic [54:0] r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_o;
    wire [54:0] r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_q;
    wire [9:0] topBitsDOR10_uid1048_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1049_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond10_uid1050_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond10_uid1050_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign10_uid1051_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl10_uid1052_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl10_uid1052_i_unnamed_k0_zts6mmstv223_b;
    wire [53:0] r0SubRangeLeft10_uid1053_i_unnamed_k0_zts6mmstv223_in;
    wire [53:0] r0SubRangeLeft10_uid1053_i_unnamed_k0_zts6mmstv223_b;
    wire [63:0] rIteriMuxFirst10_uid1055_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r10_uid1056_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r10_uid1056_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q10_uid1057_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1059_i_unnamed_k0_zts6mmstv223_q;
    wire [54:0] dSubChunkLow9_uid1060_i_unnamed_k0_zts6mmstv223_in;
    wire [54:0] dSubChunkLow9_uid1060_i_unnamed_k0_zts6mmstv223_b;
    wire [54:0] nSubChunkLow9_uid1061_i_unnamed_k0_zts6mmstv223_in;
    wire [54:0] nSubChunkLow9_uid1061_i_unnamed_k0_zts6mmstv223_b;
    wire [55:0] r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_a;
    wire [55:0] r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_b;
    logic [55:0] r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_o;
    wire [55:0] r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_q;
    wire [8:0] topBitsDOR9_uid1063_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1064_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond9_uid1065_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond9_uid1065_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign9_uid1066_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl9_uid1067_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl9_uid1067_i_unnamed_k0_zts6mmstv223_b;
    wire [54:0] r0SubRangeLeft9_uid1068_i_unnamed_k0_zts6mmstv223_in;
    wire [54:0] r0SubRangeLeft9_uid1068_i_unnamed_k0_zts6mmstv223_b;
    wire [8:0] cstZ9_uid1069_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst9_uid1070_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r9_uid1071_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r9_uid1071_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q9_uid1072_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1074_i_unnamed_k0_zts6mmstv223_q;
    wire [55:0] dSubChunkLow8_uid1075_i_unnamed_k0_zts6mmstv223_in;
    wire [55:0] dSubChunkLow8_uid1075_i_unnamed_k0_zts6mmstv223_b;
    wire [55:0] nSubChunkLow8_uid1076_i_unnamed_k0_zts6mmstv223_in;
    wire [55:0] nSubChunkLow8_uid1076_i_unnamed_k0_zts6mmstv223_b;
    wire [56:0] r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_a;
    wire [56:0] r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_b;
    logic [56:0] r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_o;
    wire [56:0] r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_q;
    wire [7:0] topBitsDOR8_uid1078_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1079_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond8_uid1080_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond8_uid1080_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign8_uid1081_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl8_uid1082_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl8_uid1082_i_unnamed_k0_zts6mmstv223_b;
    wire [55:0] r0SubRangeLeft8_uid1083_i_unnamed_k0_zts6mmstv223_in;
    wire [55:0] r0SubRangeLeft8_uid1083_i_unnamed_k0_zts6mmstv223_b;
    wire [7:0] cstZ8_uid1084_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst8_uid1085_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r8_uid1086_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r8_uid1086_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q8_uid1087_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1089_i_unnamed_k0_zts6mmstv223_q;
    wire [56:0] dSubChunkLow7_uid1090_i_unnamed_k0_zts6mmstv223_in;
    wire [56:0] dSubChunkLow7_uid1090_i_unnamed_k0_zts6mmstv223_b;
    wire [56:0] nSubChunkLow7_uid1091_i_unnamed_k0_zts6mmstv223_in;
    wire [56:0] nSubChunkLow7_uid1091_i_unnamed_k0_zts6mmstv223_b;
    wire [57:0] r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_a;
    wire [57:0] r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_b;
    logic [57:0] r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_o;
    wire [57:0] r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_q;
    wire [6:0] topBitsDOR7_uid1093_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1094_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond7_uid1095_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond7_uid1095_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign7_uid1096_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl7_uid1097_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl7_uid1097_i_unnamed_k0_zts6mmstv223_b;
    wire [56:0] r0SubRangeLeft7_uid1098_i_unnamed_k0_zts6mmstv223_in;
    wire [56:0] r0SubRangeLeft7_uid1098_i_unnamed_k0_zts6mmstv223_b;
    wire [6:0] cstZ7_uid1099_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst7_uid1100_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r7_uid1101_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r7_uid1101_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q7_uid1102_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1104_i_unnamed_k0_zts6mmstv223_q;
    wire [57:0] dSubChunkLow6_uid1105_i_unnamed_k0_zts6mmstv223_in;
    wire [57:0] dSubChunkLow6_uid1105_i_unnamed_k0_zts6mmstv223_b;
    wire [57:0] nSubChunkLow6_uid1106_i_unnamed_k0_zts6mmstv223_in;
    wire [57:0] nSubChunkLow6_uid1106_i_unnamed_k0_zts6mmstv223_b;
    wire [58:0] r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_a;
    wire [58:0] r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_b;
    logic [58:0] r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_o;
    wire [58:0] r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_q;
    wire [5:0] topBitsDOR6_uid1108_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1109_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond6_uid1110_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond6_uid1110_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign6_uid1111_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl6_uid1112_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl6_uid1112_i_unnamed_k0_zts6mmstv223_b;
    wire [57:0] r0SubRangeLeft6_uid1113_i_unnamed_k0_zts6mmstv223_in;
    wire [57:0] r0SubRangeLeft6_uid1113_i_unnamed_k0_zts6mmstv223_b;
    wire [5:0] cstZ6_uid1114_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst6_uid1115_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r6_uid1116_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r6_uid1116_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q6_uid1117_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1119_i_unnamed_k0_zts6mmstv223_q;
    wire [58:0] dSubChunkLow5_uid1120_i_unnamed_k0_zts6mmstv223_in;
    wire [58:0] dSubChunkLow5_uid1120_i_unnamed_k0_zts6mmstv223_b;
    wire [58:0] nSubChunkLow5_uid1121_i_unnamed_k0_zts6mmstv223_in;
    wire [58:0] nSubChunkLow5_uid1121_i_unnamed_k0_zts6mmstv223_b;
    wire [59:0] r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_a;
    wire [59:0] r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_b;
    logic [59:0] r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_o;
    wire [59:0] r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_q;
    wire [4:0] topBitsDOR5_uid1123_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1124_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond5_uid1125_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond5_uid1125_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl5_uid1127_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl5_uid1127_i_unnamed_k0_zts6mmstv223_b;
    wire [58:0] r0SubRangeLeft5_uid1128_i_unnamed_k0_zts6mmstv223_in;
    wire [58:0] r0SubRangeLeft5_uid1128_i_unnamed_k0_zts6mmstv223_b;
    wire [4:0] cstZ5_uid1129_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst5_uid1130_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r5_uid1131_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r5_uid1131_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q5_uid1132_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1134_i_unnamed_k0_zts6mmstv223_q;
    wire [59:0] dSubChunkLow4_uid1135_i_unnamed_k0_zts6mmstv223_in;
    wire [59:0] dSubChunkLow4_uid1135_i_unnamed_k0_zts6mmstv223_b;
    wire [59:0] nSubChunkLow4_uid1136_i_unnamed_k0_zts6mmstv223_in;
    wire [59:0] nSubChunkLow4_uid1136_i_unnamed_k0_zts6mmstv223_b;
    wire [60:0] r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_a;
    wire [60:0] r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_b;
    logic [60:0] r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_o;
    wire [60:0] r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_q;
    wire [3:0] topBitsDOR4_uid1138_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1139_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond4_uid1140_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond4_uid1140_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl4_uid1142_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl4_uid1142_i_unnamed_k0_zts6mmstv223_b;
    wire [59:0] r0SubRangeLeft4_uid1143_i_unnamed_k0_zts6mmstv223_in;
    wire [59:0] r0SubRangeLeft4_uid1143_i_unnamed_k0_zts6mmstv223_b;
    wire [3:0] cstZ4_uid1144_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst4_uid1145_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r4_uid1146_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r4_uid1146_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q4_uid1147_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1149_i_unnamed_k0_zts6mmstv223_q;
    wire [60:0] dSubChunkLow3_uid1150_i_unnamed_k0_zts6mmstv223_in;
    wire [60:0] dSubChunkLow3_uid1150_i_unnamed_k0_zts6mmstv223_b;
    wire [60:0] nSubChunkLow3_uid1151_i_unnamed_k0_zts6mmstv223_in;
    wire [60:0] nSubChunkLow3_uid1151_i_unnamed_k0_zts6mmstv223_b;
    wire [61:0] r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_a;
    wire [61:0] r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_b;
    logic [61:0] r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_o;
    wire [61:0] r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_q;
    wire [2:0] topBitsDOR3_uid1153_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1154_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond3_uid1155_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond3_uid1155_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl3_uid1157_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl3_uid1157_i_unnamed_k0_zts6mmstv223_b;
    wire [60:0] r0SubRangeLeft3_uid1158_i_unnamed_k0_zts6mmstv223_in;
    wire [60:0] r0SubRangeLeft3_uid1158_i_unnamed_k0_zts6mmstv223_b;
    wire [2:0] cstZ3_uid1159_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst3_uid1160_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r3_uid1161_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r3_uid1161_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q3_uid1162_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1164_i_unnamed_k0_zts6mmstv223_q;
    wire [61:0] dSubChunkLow2_uid1165_i_unnamed_k0_zts6mmstv223_in;
    wire [61:0] dSubChunkLow2_uid1165_i_unnamed_k0_zts6mmstv223_b;
    wire [61:0] nSubChunkLow2_uid1166_i_unnamed_k0_zts6mmstv223_in;
    wire [61:0] nSubChunkLow2_uid1166_i_unnamed_k0_zts6mmstv223_b;
    wire [62:0] r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_a;
    wire [62:0] r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_b;
    logic [62:0] r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_o;
    wire [62:0] r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_q;
    wire [1:0] topBitsDOR2_uid1168_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1169_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond2_uid1170_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond2_uid1170_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl2_uid1172_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl2_uid1172_i_unnamed_k0_zts6mmstv223_b;
    wire [61:0] r0SubRangeLeft2_uid1173_i_unnamed_k0_zts6mmstv223_in;
    wire [61:0] r0SubRangeLeft2_uid1173_i_unnamed_k0_zts6mmstv223_b;
    wire [63:0] rIteriMuxFirst2_uid1175_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r2_uid1176_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r2_uid1176_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q2_uid1177_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1179_i_unnamed_k0_zts6mmstv223_q;
    wire [62:0] dSubChunkLow1_uid1180_i_unnamed_k0_zts6mmstv223_in;
    wire [62:0] dSubChunkLow1_uid1180_i_unnamed_k0_zts6mmstv223_b;
    wire [62:0] nSubChunkLow1_uid1181_i_unnamed_k0_zts6mmstv223_in;
    wire [62:0] nSubChunkLow1_uid1181_i_unnamed_k0_zts6mmstv223_b;
    wire [63:0] r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_a;
    wire [63:0] r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_b;
    logic [63:0] r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_o;
    wire [63:0] r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] topBitsDOR1_uid1183_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1184_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond1_uid1185_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond1_uid1185_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign1_uid1186_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl1_uid1187_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl1_uid1187_i_unnamed_k0_zts6mmstv223_b;
    wire [62:0] r0SubRangeLeft1_uid1188_i_unnamed_k0_zts6mmstv223_in;
    wire [62:0] r0SubRangeLeft1_uid1188_i_unnamed_k0_zts6mmstv223_b;
    wire [63:0] rIteriMuxFirst1_uid1190_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r1_uid1191_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r1_uid1191_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q1_uid1192_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q1_uid1192_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1194_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223_b;
    wire [64:0] r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_a;
    wire [64:0] r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_b;
    logic [64:0] r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_o;
    wire [64:0] r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] cond0_uid1198_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] q0_uid1202_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg1_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg2_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg3_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg4_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg5_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg6_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg7_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg8_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg9_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg10_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg11_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg12_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg13_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg14_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg15_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg16_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg17_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg18_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg19_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg20_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg21_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg22_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg23_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg24_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg25_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg26_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg27_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg28_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg29_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg30_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg31_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg32_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg33_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg34_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg35_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg36_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg37_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg38_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg39_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg40_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg41_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg42_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg43_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg44_q;
    wire [0:0] i_exitcond48_k0_zts6mmstv264_cmp_nsign_q;
    wire [45:0] i_unnamed_k0_zts6mmstv226_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv226_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv226_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv226_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv226_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv226_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv226_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv226_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv226_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv226_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv226_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv226_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv226_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv226_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv226_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv233_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv233_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv233_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv233_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv233_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv233_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv233_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv233_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv233_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv233_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv233_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv233_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv233_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv233_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv233_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv248_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv248_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv248_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv248_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv248_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv248_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv248_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv248_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv248_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv248_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv248_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv248_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv248_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv248_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv248_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv256_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv256_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv256_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv256_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv256_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv256_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv256_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv256_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv256_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv256_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv256_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv256_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv256_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv256_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv256_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_q;
    wire [0:0] leftShiftStage0Idx1Rng1_uid1491_i_cleanups_shl48_k0_zts6mmstv20_shift_x_in;
    wire [0:0] leftShiftStage0Idx1Rng1_uid1491_i_cleanups_shl48_k0_zts6mmstv20_shift_x_b;
    wire [1:0] leftShiftStage0Idx1_uid1492_i_cleanups_shl48_k0_zts6mmstv20_shift_x_q;
    wire [0:0] leftShiftStage0_uid1494_i_cleanups_shl48_k0_zts6mmstv20_shift_x_s;
    reg [1:0] leftShiftStage0_uid1494_i_cleanups_shl48_k0_zts6mmstv20_shift_x_q;
    wire [0:0] rightShiftStage0Idx1Rng1_uid1498_i_next_initerations43_k0_zts6mmstv20_shift_x_b;
    wire [1:0] rightShiftStage0Idx1_uid1500_i_next_initerations43_k0_zts6mmstv20_shift_x_q;
    wire [0:0] rightShiftStage0_uid1502_i_next_initerations43_k0_zts6mmstv20_shift_x_s;
    reg [1:0] rightShiftStage0_uid1502_i_next_initerations43_k0_zts6mmstv20_shift_x_q;
    wire i_unnamed_k0_zts6mmstv226_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv226_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv226_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv226_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv226_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv226_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv226_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv226_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv226_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv226_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv226_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv226_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv226_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv226_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv226_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv226_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv226_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv226_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv226_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv226_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv226_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv226_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv226_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv226_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv226_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv226_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv226_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv226_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv226_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv226_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv226_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv226_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv226_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv226_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv226_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv226_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv233_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv233_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv233_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv233_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv233_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv233_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv233_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv233_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv233_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv233_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv233_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv233_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv233_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv233_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv233_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv233_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv233_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv233_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv233_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv233_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv233_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv233_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv233_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv233_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv233_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv233_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv233_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv233_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv233_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv233_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv233_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv233_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv233_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv233_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv233_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv233_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv248_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv248_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv248_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv248_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv248_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv248_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv248_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv248_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv248_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv248_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv248_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv248_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv248_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv248_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv248_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv248_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv248_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv248_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv248_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv248_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv248_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv248_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv248_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv248_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv248_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv248_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv248_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv248_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv248_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv248_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv248_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv248_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv248_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv248_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv248_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv248_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv256_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv256_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv256_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv256_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv256_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv256_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv256_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv256_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv256_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv256_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv256_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv256_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv256_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv256_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv256_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv256_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv256_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv256_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv256_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv256_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv256_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv256_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv256_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv256_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv256_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv256_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv256_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv256_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv256_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv256_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv256_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv256_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv256_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv256_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv256_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv256_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv226_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv226_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv226_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv226_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv226_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv226_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv226_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv226_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv226_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv226_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv226_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv226_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv226_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv226_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv226_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv226_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv226_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv226_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv226_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv226_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv226_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv226_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv226_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv226_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv226_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv226_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv226_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv226_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv226_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv226_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv226_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv226_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv226_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv226_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv226_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv226_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv226_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv226_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv226_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv233_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv233_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv233_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv233_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv233_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv233_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv233_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv233_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv233_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv233_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv233_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv233_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv233_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv233_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv233_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv233_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv233_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv233_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv233_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv233_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv233_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv233_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv233_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv233_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv233_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv233_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv233_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv233_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv233_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv233_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv233_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv233_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv233_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv233_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv233_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv233_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv233_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv233_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv233_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv248_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv248_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv248_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv248_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv248_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv248_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv248_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv248_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv248_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv248_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv248_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv248_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv248_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv248_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv248_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv248_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv248_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv248_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv248_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv248_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv248_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv248_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv248_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv248_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv248_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv248_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv248_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv248_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv248_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv248_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv248_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv248_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv248_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv248_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv248_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv248_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv248_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv248_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv248_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv256_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv256_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv256_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv256_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv256_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv256_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv256_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv256_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv256_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv256_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv256_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv256_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv256_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv256_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv256_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv256_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv256_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv256_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv256_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv256_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv256_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv256_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv256_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv256_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv256_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv256_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv256_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv256_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv256_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv256_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv256_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv256_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv256_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv256_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv256_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv256_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv256_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv256_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv256_ma33_cma_ena2;
    wire [9:0] i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_e;
    wire [0:0] i_unnamed_k0_zts6mmstv220_vt_select_0_merged_bit_select_b;
    wire [61:0] i_unnamed_k0_zts6mmstv220_vt_select_0_merged_bit_select_c;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_b;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_c;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_h;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_i;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_j;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_k;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_l;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_m;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_n;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_p;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_q;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_r;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_s;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_t;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_u;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_v;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_w;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_x;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_y;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_z;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_1;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_2;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_3;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_4;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_5;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_6;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_7;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_8;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_9;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62;
    wire [0:0] x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63;
    wire [9:0] i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_e;
    reg [0:0] redist0_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_c_1_q;
    reg [0:0] redist1_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_q;
    reg [0:0] redist1_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_delay_0;
    reg [0:0] redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_q;
    reg [0:0] redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_0;
    reg [0:0] redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_1;
    reg [0:0] redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_q;
    reg [0:0] redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_0;
    reg [0:0] redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_1;
    reg [0:0] redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_2;
    reg [0:0] redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_q;
    reg [0:0] redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_0;
    reg [0:0] redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_1;
    reg [0:0] redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_2;
    reg [0:0] redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_3;
    reg [0:0] redist5_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_h_6_q;
    reg [0:0] redist6_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_i_7_q;
    reg [0:0] redist7_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_j_8_q;
    reg [0:0] redist8_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_k_9_q;
    reg [0:0] redist9_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_l_10_q;
    reg [0:0] redist10_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_m_11_q;
    reg [0:0] redist11_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_n_12_q;
    reg [0:0] redist12_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o_13_q;
    reg [0:0] redist13_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_p_14_q;
    reg [0:0] redist14_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_q_15_q;
    reg [0:0] redist15_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_r_16_q;
    reg [0:0] redist16_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_s_17_q;
    reg [0:0] redist17_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_t_18_q;
    reg [0:0] redist18_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_u_19_q;
    reg [0:0] redist19_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_v_20_q;
    reg [0:0] redist20_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_w_21_q;
    reg [0:0] redist21_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_x_22_q;
    reg [0:0] redist22_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_y_23_q;
    reg [0:0] redist23_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_z_24_q;
    reg [0:0] redist24_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa_25_q;
    reg [0:0] redist25_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb_26_q;
    reg [0:0] redist26_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc_27_q;
    reg [0:0] redist27_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd_28_q;
    reg [0:0] redist28_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee_29_q;
    reg [0:0] redist29_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff_30_q;
    reg [0:0] redist30_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_q;
    reg [0:0] redist33_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj_34_q;
    reg [0:0] redist34_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk_35_q;
    reg [0:0] redist35_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll_36_q;
    reg [0:0] redist36_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm_37_q;
    reg [0:0] redist37_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn_38_q;
    reg [0:0] redist38_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo_39_q;
    reg [0:0] redist39_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp_40_q;
    reg [0:0] redist40_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq_41_q;
    reg [0:0] redist41_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr_42_q;
    reg [0:0] redist42_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss_43_q;
    reg [0:0] redist43_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt_44_q;
    reg [0:0] redist44_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu_45_q;
    reg [0:0] redist45_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv_46_q;
    reg [0:0] redist46_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww_47_q;
    reg [0:0] redist47_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx_48_q;
    reg [0:0] redist48_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy_49_q;
    reg [0:0] redist49_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz_50_q;
    reg [0:0] redist50_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_1_51_q;
    reg [0:0] redist51_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_2_52_q;
    reg [0:0] redist52_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_3_53_q;
    reg [0:0] redist53_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_4_54_q;
    reg [0:0] redist54_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_5_55_q;
    reg [0:0] redist55_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_6_56_q;
    reg [0:0] redist56_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_7_57_q;
    reg [0:0] redist57_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_8_58_q;
    reg [0:0] redist58_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_9_59_q;
    reg [0:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_q;
    reg [0:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_q;
    reg [0:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_q;
    reg [0:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_q;
    reg [63:0] redist63_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_1_q;
    reg [63:0] redist65_nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223_b_1_q;
    reg [0:0] redist66_opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q_2_q;
    reg [0:0] redist66_opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q_2_delay_0;
    reg [0:0] redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_q;
    reg [0:0] redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_delay_0;
    reg [0:0] redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_delay_1;
    reg [0:0] redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_q;
    reg [0:0] redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_0;
    reg [0:0] redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_1;
    reg [0:0] redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_2;
    reg [0:0] redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_q;
    reg [0:0] redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_0;
    reg [0:0] redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_1;
    reg [0:0] redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_2;
    reg [0:0] redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_3;
    reg [0:0] redist70_opSign6_uid1111_i_unnamed_k0_zts6mmstv223_q_6_q;
    reg [0:0] redist71_opSign7_uid1096_i_unnamed_k0_zts6mmstv223_q_7_q;
    reg [0:0] redist72_opSign8_uid1081_i_unnamed_k0_zts6mmstv223_q_8_q;
    reg [0:0] redist73_opSign9_uid1066_i_unnamed_k0_zts6mmstv223_q_9_q;
    reg [0:0] redist74_opSign10_uid1051_i_unnamed_k0_zts6mmstv223_q_10_q;
    reg [0:0] redist75_opSign11_uid1036_i_unnamed_k0_zts6mmstv223_q_11_q;
    reg [0:0] redist76_opSign12_uid1021_i_unnamed_k0_zts6mmstv223_q_12_q;
    reg [0:0] redist77_opSign13_uid1006_i_unnamed_k0_zts6mmstv223_q_13_q;
    reg [0:0] redist78_q14_uid997_i_unnamed_k0_zts6mmstv223_q_14_q;
    reg [0:0] redist79_q15_uid982_i_unnamed_k0_zts6mmstv223_q_15_q;
    reg [0:0] redist80_q16_uid967_i_unnamed_k0_zts6mmstv223_q_16_q;
    reg [0:0] redist81_q17_uid952_i_unnamed_k0_zts6mmstv223_q_17_q;
    reg [0:0] redist82_q18_uid937_i_unnamed_k0_zts6mmstv223_q_18_q;
    reg [0:0] redist83_q19_uid922_i_unnamed_k0_zts6mmstv223_q_19_q;
    reg [0:0] redist84_q20_uid907_i_unnamed_k0_zts6mmstv223_q_20_q;
    reg [0:0] redist85_q21_uid892_i_unnamed_k0_zts6mmstv223_q_21_q;
    reg [0:0] redist86_q22_uid877_i_unnamed_k0_zts6mmstv223_q_22_q;
    reg [0:0] redist87_q23_uid862_i_unnamed_k0_zts6mmstv223_q_23_q;
    reg [0:0] redist88_q24_uid847_i_unnamed_k0_zts6mmstv223_q_24_q;
    reg [0:0] redist89_q25_uid832_i_unnamed_k0_zts6mmstv223_q_25_q;
    reg [0:0] redist90_q26_uid817_i_unnamed_k0_zts6mmstv223_q_26_q;
    reg [0:0] redist91_q27_uid802_i_unnamed_k0_zts6mmstv223_q_27_q;
    reg [0:0] redist92_q28_uid787_i_unnamed_k0_zts6mmstv223_q_28_q;
    reg [0:0] redist93_q29_uid772_i_unnamed_k0_zts6mmstv223_q_29_q;
    reg [0:0] redist94_q30_uid757_i_unnamed_k0_zts6mmstv223_q_30_q;
    reg [0:0] redist95_q31_uid742_i_unnamed_k0_zts6mmstv223_q_31_q;
    reg [0:0] redist99_q35_uid682_i_unnamed_k0_zts6mmstv223_q_35_q;
    reg [0:0] redist100_q36_uid667_i_unnamed_k0_zts6mmstv223_q_36_q;
    reg [0:0] redist101_q37_uid652_i_unnamed_k0_zts6mmstv223_q_37_q;
    reg [0:0] redist102_q38_uid637_i_unnamed_k0_zts6mmstv223_q_38_q;
    reg [0:0] redist103_q39_uid622_i_unnamed_k0_zts6mmstv223_q_39_q;
    reg [0:0] redist104_q40_uid607_i_unnamed_k0_zts6mmstv223_q_40_q;
    reg [0:0] redist105_q41_uid592_i_unnamed_k0_zts6mmstv223_q_41_q;
    reg [0:0] redist106_q42_uid577_i_unnamed_k0_zts6mmstv223_q_42_q;
    reg [0:0] redist107_q43_uid562_i_unnamed_k0_zts6mmstv223_q_43_q;
    reg [0:0] redist108_q44_uid547_i_unnamed_k0_zts6mmstv223_q_44_q;
    reg [0:0] redist109_q45_uid532_i_unnamed_k0_zts6mmstv223_q_45_q;
    reg [0:0] redist110_q46_uid517_i_unnamed_k0_zts6mmstv223_q_46_q;
    reg [0:0] redist111_q47_uid502_i_unnamed_k0_zts6mmstv223_q_47_q;
    reg [0:0] redist112_q48_uid487_i_unnamed_k0_zts6mmstv223_q_48_q;
    reg [0:0] redist113_q49_uid472_i_unnamed_k0_zts6mmstv223_q_49_q;
    reg [0:0] redist114_q50_uid457_i_unnamed_k0_zts6mmstv223_q_50_q;
    reg [0:0] redist115_q51_uid442_i_unnamed_k0_zts6mmstv223_q_51_q;
    reg [0:0] redist116_q52_uid427_i_unnamed_k0_zts6mmstv223_q_52_q;
    reg [0:0] redist117_q53_uid412_i_unnamed_k0_zts6mmstv223_q_53_q;
    reg [0:0] redist118_q54_uid397_i_unnamed_k0_zts6mmstv223_q_54_q;
    reg [0:0] redist119_q55_uid382_i_unnamed_k0_zts6mmstv223_q_55_q;
    reg [0:0] redist120_q56_uid367_i_unnamed_k0_zts6mmstv223_q_56_q;
    reg [0:0] redist121_q57_uid352_i_unnamed_k0_zts6mmstv223_q_57_q;
    reg [0:0] redist122_q58_uid337_i_unnamed_k0_zts6mmstv223_q_58_q;
    reg [0:0] redist123_q59_uid322_i_unnamed_k0_zts6mmstv223_q_59_q;
    reg [0:0] redist124_q60_uid307_i_unnamed_k0_zts6mmstv223_q_60_q;
    reg [0:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_q;
    reg [0:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_q;
    reg [0:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_q;
    reg [61:0] redist128_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q;
    reg [61:0] redist129_dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q;
    reg [61:0] redist130_dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q;
    reg [0:0] redist131_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_27_q;
    reg [0:0] redist132_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_28_q;
    reg [0:0] redist133_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_55_q;
    reg [0:0] redist134_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_71_q;
    reg [63:0] redist135_sync_together202_aunroll_x_in_c0_eni19451_2_tpl_1_q;
    reg [63:0] redist136_sync_together202_aunroll_x_in_c0_eni19451_3_tpl_1_q;
    reg [63:0] redist137_sync_together202_aunroll_x_in_c0_eni19451_4_tpl_1_q;
    reg [0:0] redist152_sync_together202_aunroll_x_in_c0_eni19451_19_tpl_29_q;
    reg [0:0] redist153_sync_together202_aunroll_x_in_i_valid_27_q;
    reg [0:0] redist154_sync_together202_aunroll_x_in_i_valid_28_q;
    reg [0:0] redist155_sync_together202_aunroll_x_in_i_valid_54_q;
    reg [0:0] redist156_sync_together202_aunroll_x_in_i_valid_55_q;
    reg [0:0] redist157_sync_together202_aunroll_x_in_i_valid_56_q;
    reg [0:0] redist158_sync_together202_aunroll_x_in_i_valid_64_q;
    reg [0:0] redist159_sync_together202_aunroll_x_in_i_valid_70_q;
    reg [63:0] redist160_bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x_b_1_q;
    reg [63:0] redist161_bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b_1_q;
    reg [63:0] redist162_bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_b_1_q;
    reg [63:0] redist163_bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x_b_1_q;
    reg [63:0] redist164_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_1_q;
    reg [63:0] redist165_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_2_q;
    reg [0:0] redist167_i_masked53_k0_zts6mmstv273_q_16_q;
    reg [63:0] redist169_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_42_q;
    reg [63:0] redist173_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_42_q;
    reg [63:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_q;
    reg [63:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_delay_0;
    reg [63:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_q;
    reg [63:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_delay_0;
    reg [63:0] redist188_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_1_q;
    reg [63:0] redist189_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_2_q;
    reg [63:0] redist190_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_3_q;
    reg [63:0] redist191_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_4_q;
    reg [63:0] redist192_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_5_q;
    reg [63:0] redist193_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_6_q;
    reg [63:0] redist194_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_7_q;
    reg [63:0] redist195_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_8_q;
    reg [63:0] redist196_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_9_q;
    reg [63:0] redist197_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_10_q;
    reg [63:0] redist198_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_11_q;
    reg [63:0] redist199_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_12_q;
    reg [63:0] redist200_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_13_q;
    reg [63:0] redist201_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_14_q;
    reg [63:0] redist202_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_15_q;
    reg [63:0] redist203_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_16_q;
    reg [63:0] redist204_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_17_q;
    reg [63:0] redist205_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_18_q;
    reg [63:0] redist206_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_19_q;
    reg [63:0] redist207_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_20_q;
    reg [63:0] redist208_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_21_q;
    reg [63:0] redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_22_q;
    reg [63:0] redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_23_q;
    reg [63:0] redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_24_q;
    reg [63:0] redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_25_q;
    reg [63:0] redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_26_q;
    reg [63:0] redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_27_q;
    reg [63:0] redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_28_q;
    reg [63:0] redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_29_q;
    reg [63:0] redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_30_q;
    reg [63:0] redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_31_q;
    reg [63:0] redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_32_q;
    reg [63:0] redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_33_q;
    reg [63:0] redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_34_q;
    reg [63:0] redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_35_q;
    reg [63:0] redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_36_q;
    reg [63:0] redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_37_q;
    reg [63:0] redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_38_q;
    reg [63:0] redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_39_q;
    reg [63:0] redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_40_q;
    reg [63:0] redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_41_q;
    reg [63:0] redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_42_q;
    reg [63:0] redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_43_q;
    reg [63:0] redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_44_q;
    reg [63:0] redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_45_q;
    reg [63:0] redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_46_q;
    reg [63:0] redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_47_q;
    reg [63:0] redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_48_q;
    reg [63:0] redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_49_q;
    reg [63:0] redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_50_q;
    reg [63:0] redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_51_q;
    reg [63:0] redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_52_q;
    reg [63:0] redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_53_q;
    reg [63:0] redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_54_q;
    reg [63:0] redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_55_q;
    reg [63:0] redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_56_q;
    reg [63:0] redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_57_q;
    reg [63:0] redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_58_q;
    reg [63:0] redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_59_q;
    reg [63:0] redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_60_q;
    reg [63:0] redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_61_q;
    reg [63:0] redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_62_q;
    reg [63:0] redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_63_q;
    reg [63:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_q;
    reg [63:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_delay_0;
    reg [0:0] redist256_i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_data_out_6_q;
    reg [0:0] redist257_i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out_28_q;
    reg [0:0] redist258_i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out_42_q;
    reg [0:0] redist259_i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_data_out_6_q;
    reg [0:0] redist260_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_1_q;
    reg [0:0] redist261_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_28_q;
    reg [0:0] redist262_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_29_q;
    reg [0:0] redist263_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_44_q;
    reg [0:0] redist264_i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q_36_q;
    reg [0:0] redist265_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_56_q;
    reg [0:0] redist266_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_64_q;
    reg [0:0] redist267_i_first_cleanup_xor50_k0_zts6mmstv27_q_16_q;
    reg [0:0] redist30_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_outputreg0_q;
    reg [0:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_outputreg0_q;
    wire redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_reset0;
    wire [0:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ia;
    wire [4:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_aa;
    wire [4:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ab;
    wire [0:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_iq;
    wire [0:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_q;
    wire [4:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_q;
    (* preserve *) reg [4:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i;
    (* preserve *) reg redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_eq;
    reg [4:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_wraddr_q;
    wire [5:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_last_q;
    wire [5:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_b;
    wire [0:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_q;
    (* dont_merge *) reg [0:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmpReg_q;
    wire [0:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_notEnable_q;
    wire [0:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_nor_q;
    (* dont_merge *) reg [0:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena_q;
    wire [0:0] redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_enaAnd_q;
    reg [0:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_outputreg0_q;
    wire redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_reset0;
    wire [0:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ia;
    wire [4:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_aa;
    wire [4:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ab;
    wire [0:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_iq;
    wire [0:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_q;
    wire [4:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_q;
    (* preserve *) reg [4:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i;
    (* preserve *) reg redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_eq;
    reg [4:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_wraddr_q;
    wire [5:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_last_q;
    wire [5:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_b;
    wire [0:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_q;
    (* dont_merge *) reg [0:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmpReg_q;
    wire [0:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_notEnable_q;
    wire [0:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_nor_q;
    (* dont_merge *) reg [0:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena_q;
    wire [0:0] redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_enaAnd_q;
    wire redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_reset0;
    wire [63:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_ia;
    wire [2:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_aa;
    wire [2:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_ab;
    wire [63:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_iq;
    wire [63:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_q;
    wire [2:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_q;
    (* preserve *) reg [2:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_i;
    (* preserve *) reg redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_eq;
    reg [2:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_wraddr_q;
    wire [2:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_last_q;
    wire [0:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_cmp_q;
    (* dont_merge *) reg [0:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_cmpReg_q;
    wire [0:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_notEnable_q;
    wire [0:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_nor_q;
    (* dont_merge *) reg [0:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_sticky_ena_q;
    wire [0:0] redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_enaAnd_q;
    wire redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_reset0;
    wire [0:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_ia;
    wire [4:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_aa;
    wire [4:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_ab;
    wire [0:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_iq;
    wire [0:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_q;
    wire [4:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_q;
    (* preserve *) reg [4:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_i;
    (* preserve *) reg redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_eq;
    reg [4:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_wraddr_q;
    wire [5:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_last_q;
    wire [5:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmp_b;
    wire [0:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmp_q;
    (* dont_merge *) reg [0:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmpReg_q;
    wire [0:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_notEnable_q;
    wire [0:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_nor_q;
    (* dont_merge *) reg [0:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_sticky_ena_q;
    wire [0:0] redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_enaAnd_q;
    wire redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_reset0;
    wire [0:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_ia;
    wire [4:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_aa;
    wire [4:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_ab;
    wire [0:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_iq;
    wire [0:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_q;
    wire [4:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_q;
    (* preserve *) reg [4:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i;
    (* preserve *) reg redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_eq;
    reg [4:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_wraddr_q;
    wire [5:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_last_q;
    wire [5:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmp_b;
    wire [0:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmp_q;
    (* dont_merge *) reg [0:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmpReg_q;
    wire [0:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_notEnable_q;
    wire [0:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_nor_q;
    (* dont_merge *) reg [0:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena_q;
    wire [0:0] redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_enaAnd_q;
    wire redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_reset0;
    wire [0:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_ia;
    wire [4:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_aa;
    wire [4:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_ab;
    wire [0:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_iq;
    wire [0:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_q;
    wire [4:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_q;
    (* preserve *) reg [4:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i;
    reg [4:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_wraddr_q;
    wire [5:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_last_q;
    wire [5:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmp_b;
    wire [0:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmp_q;
    (* dont_merge *) reg [0:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmpReg_q;
    wire [0:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_notEnable_q;
    wire [0:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_nor_q;
    (* dont_merge *) reg [0:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena_q;
    wire [0:0] redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_enaAnd_q;
    wire redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_reset0;
    wire [63:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_ia;
    wire [4:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_aa;
    wire [4:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_ab;
    wire [63:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_iq;
    wire [63:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_q;
    wire [4:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_q;
    (* preserve *) reg [4:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_i;
    (* preserve *) reg redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_eq;
    reg [4:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_wraddr_q;
    wire [5:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_last_q;
    wire [5:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmp_b;
    wire [0:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmp_q;
    (* dont_merge *) reg [0:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmpReg_q;
    wire [0:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_notEnable_q;
    wire [0:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_nor_q;
    (* dont_merge *) reg [0:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_sticky_ena_q;
    wire [0:0] redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_enaAnd_q;
    wire redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_reset0;
    wire [63:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_ia;
    wire [4:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_aa;
    wire [4:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_ab;
    wire [63:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_iq;
    wire [63:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_q;
    wire [4:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_q;
    (* preserve *) reg [4:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_i;
    (* preserve *) reg redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_eq;
    reg [4:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_wraddr_q;
    wire [5:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_last_q;
    wire [5:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmp_b;
    wire [0:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmp_q;
    (* dont_merge *) reg [0:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmpReg_q;
    wire [0:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_notEnable_q;
    wire [0:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_nor_q;
    (* dont_merge *) reg [0:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_sticky_ena_q;
    wire [0:0] redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_enaAnd_q;
    wire redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_reset0;
    wire [63:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_ia;
    wire [4:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_aa;
    wire [4:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_ab;
    wire [63:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_iq;
    wire [63:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_q;
    wire [4:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_q;
    (* preserve *) reg [4:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_i;
    (* preserve *) reg redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_eq;
    reg [4:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_wraddr_q;
    wire [5:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_last_q;
    wire [5:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmp_b;
    wire [0:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmp_q;
    (* dont_merge *) reg [0:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmpReg_q;
    wire [0:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_notEnable_q;
    wire [0:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_nor_q;
    (* dont_merge *) reg [0:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_sticky_ena_q;
    wire [0:0] redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_enaAnd_q;
    wire redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_reset0;
    wire [63:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_ia;
    wire [4:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_aa;
    wire [4:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_ab;
    wire [63:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_iq;
    wire [63:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_q;
    wire [4:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_q;
    (* preserve *) reg [4:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_i;
    (* preserve *) reg redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_eq;
    reg [4:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_wraddr_q;
    wire [5:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_last_q;
    wire [5:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmp_b;
    wire [0:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmp_q;
    (* dont_merge *) reg [0:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmpReg_q;
    wire [0:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_notEnable_q;
    wire [0:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_nor_q;
    (* dont_merge *) reg [0:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_sticky_ena_q;
    wire [0:0] redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_enaAnd_q;
    wire redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_reset0;
    wire [63:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_ia;
    wire [4:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_aa;
    wire [4:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_ab;
    wire [63:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_iq;
    wire [63:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_q;
    wire [4:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_q;
    (* preserve *) reg [4:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_i;
    (* preserve *) reg redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_eq;
    reg [4:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_wraddr_q;
    wire [5:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_last_q;
    wire [5:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmp_b;
    wire [0:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmp_q;
    (* dont_merge *) reg [0:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmpReg_q;
    wire [0:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_notEnable_q;
    wire [0:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_nor_q;
    (* dont_merge *) reg [0:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_sticky_ena_q;
    wire [0:0] redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_enaAnd_q;
    wire redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_reset0;
    wire [63:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_ia;
    wire [4:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_aa;
    wire [4:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_ab;
    wire [63:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_iq;
    wire [63:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_q;
    wire [4:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_q;
    (* preserve *) reg [4:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_i;
    (* preserve *) reg redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_eq;
    reg [4:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_wraddr_q;
    wire [5:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_last_q;
    wire [5:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmp_b;
    wire [0:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmp_q;
    (* dont_merge *) reg [0:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmpReg_q;
    wire [0:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_notEnable_q;
    wire [0:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_nor_q;
    (* dont_merge *) reg [0:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_sticky_ena_q;
    wire [0:0] redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_enaAnd_q;
    wire redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_reset0;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_ia;
    wire [4:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_aa;
    wire [4:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_ab;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_iq;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_q;
    wire [4:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_q;
    (* preserve *) reg [4:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_i;
    (* preserve *) reg redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_eq;
    reg [4:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_wraddr_q;
    wire [5:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_last_q;
    wire [5:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmp_b;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmp_q;
    (* dont_merge *) reg [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmpReg_q;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_notEnable_q;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_nor_q;
    (* dont_merge *) reg [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_sticky_ena_q;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_enaAnd_q;
    wire redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_reset0;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_ia;
    wire [4:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_aa;
    wire [4:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_ab;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_iq;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_q;
    wire [4:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_q;
    (* preserve *) reg [4:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_i;
    (* preserve *) reg redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_eq;
    reg [4:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_wraddr_q;
    wire [5:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_last_q;
    wire [5:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmp_b;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmp_q;
    (* dont_merge *) reg [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmpReg_q;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_notEnable_q;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_nor_q;
    (* dont_merge *) reg [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_sticky_ena_q;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_enaAnd_q;
    wire redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_reset0;
    wire [63:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_ia;
    wire [5:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_aa;
    wire [5:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_ab;
    wire [63:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_iq;
    wire [63:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_q;
    wire [5:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_q;
    (* preserve *) reg [5:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_i;
    (* preserve *) reg redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_eq;
    reg [5:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_wraddr_q;
    wire [6:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_last_q;
    wire [6:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmp_b;
    wire [0:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmp_q;
    reg [0:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmpReg_q;
    wire [0:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_notEnable_q;
    wire [0:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_nor_q;
    reg [0:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_sticky_ena_q;
    wire [0:0] redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_enaAnd_q;
    wire redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_reset0;
    wire [63:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_ia;
    wire [5:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_aa;
    wire [5:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_ab;
    wire [63:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_iq;
    wire [63:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_q;
    wire [5:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_q;
    (* preserve *) reg [5:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_i;
    (* preserve *) reg redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_eq;
    reg [5:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_wraddr_q;
    wire [6:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_last_q;
    wire [6:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmp_b;
    wire [0:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmp_q;
    reg [0:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmpReg_q;
    wire [0:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_notEnable_q;
    wire [0:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_nor_q;
    reg [0:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_sticky_ena_q;
    wire [0:0] redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_enaAnd_q;
    wire redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_reset0;
    wire [63:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_ia;
    wire [5:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_aa;
    wire [5:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_ab;
    wire [63:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_iq;
    wire [63:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_q;
    wire [5:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_q;
    (* preserve *) reg [5:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_i;
    (* preserve *) reg redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_eq;
    reg [5:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_wraddr_q;
    wire [6:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_last_q;
    wire [6:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmp_b;
    wire [0:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmp_q;
    reg [0:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmpReg_q;
    wire [0:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_notEnable_q;
    wire [0:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_nor_q;
    reg [0:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_sticky_ena_q;
    wire [0:0] redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_enaAnd_q;
    wire redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_reset0;
    wire [63:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_ia;
    wire [5:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_aa;
    wire [5:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_ab;
    wire [63:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_iq;
    wire [63:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_q;
    wire [5:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_q;
    (* preserve *) reg [5:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_i;
    (* preserve *) reg redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_eq;
    reg [5:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_wraddr_q;
    wire [6:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_last_q;
    wire [6:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmp_b;
    wire [0:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmp_q;
    reg [0:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmpReg_q;
    wire [0:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_notEnable_q;
    wire [0:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_nor_q;
    reg [0:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_sticky_ena_q;
    wire [0:0] redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_enaAnd_q;
    wire redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_reset0;
    wire [63:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_ia;
    wire [5:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_aa;
    wire [5:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_ab;
    wire [63:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_iq;
    wire [63:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_q;
    wire [5:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_q;
    (* preserve *) reg [5:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_i;
    (* preserve *) reg redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_eq;
    reg [5:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_wraddr_q;
    wire [6:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_last_q;
    wire [6:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmp_b;
    wire [0:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmp_q;
    reg [0:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmpReg_q;
    wire [0:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_notEnable_q;
    wire [0:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_nor_q;
    reg [0:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_sticky_ena_q;
    wire [0:0] redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_enaAnd_q;
    wire redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_reset0;
    wire [63:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_ia;
    wire [4:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_aa;
    wire [4:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_ab;
    wire [63:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_iq;
    wire [63:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_q;
    wire [4:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_q;
    (* preserve *) reg [4:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_i;
    (* preserve *) reg redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_eq;
    reg [4:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_wraddr_q;
    wire [5:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_last_q;
    wire [5:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmp_b;
    wire [0:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmp_q;
    (* dont_merge *) reg [0:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmpReg_q;
    wire [0:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_notEnable_q;
    wire [0:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_nor_q;
    (* dont_merge *) reg [0:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_sticky_ena_q;
    wire [0:0] redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_enaAnd_q;
    reg [63:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_outputreg0_q;
    wire redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_reset0;
    wire [63:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_ia;
    wire [6:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_aa;
    wire [6:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_ab;
    wire [63:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_iq;
    wire [63:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_q;
    wire [6:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_q;
    (* preserve *) reg [6:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_i;
    (* preserve *) reg redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_eq;
    reg [6:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_wraddr_q;
    wire [7:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_last_q;
    wire [7:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmp_b;
    wire [0:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmp_q;
    reg [0:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmpReg_q;
    wire [0:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_notEnable_q;
    wire [0:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_nor_q;
    reg [0:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_sticky_ena_q;
    wire [0:0] redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_enaAnd_q;
    reg [63:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_outputreg0_q;
    wire redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_reset0;
    wire [63:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_ia;
    wire [2:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_aa;
    wire [2:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_ab;
    wire [63:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_iq;
    wire [63:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_q;
    wire [2:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_q;
    (* preserve *) reg [2:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_i;
    (* preserve *) reg redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_eq;
    reg [2:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_wraddr_q;
    wire [3:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_last_q;
    wire [3:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmp_b;
    wire [0:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmp_q;
    (* dont_merge *) reg [0:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmpReg_q;
    wire [0:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_notEnable_q;
    wire [0:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_nor_q;
    (* dont_merge *) reg [0:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_sticky_ena_q;
    wire [0:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_enaAnd_q;
    wire redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_reset0;
    wire [63:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_ia;
    wire [3:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_aa;
    wire [3:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_ab;
    wire [63:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_iq;
    wire [63:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_q;
    wire [3:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_q;
    (* preserve *) reg [3:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_i;
    (* preserve *) reg redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_eq;
    reg [3:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_wraddr_q;
    wire [4:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_last_q;
    wire [4:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmp_b;
    wire [0:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmp_q;
    (* dont_merge *) reg [0:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmpReg_q;
    wire [0:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_notEnable_q;
    wire [0:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_nor_q;
    (* dont_merge *) reg [0:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_sticky_ena_q;
    wire [0:0] redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_enaAnd_q;
    wire redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_reset0;
    wire [63:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_ia;
    wire [3:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_aa;
    wire [3:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_ab;
    wire [63:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_iq;
    wire [63:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_q;
    wire [3:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_q;
    (* preserve *) reg [3:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_i;
    (* preserve *) reg redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_eq;
    reg [3:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_wraddr_q;
    wire [4:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_last_q;
    wire [4:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmp_b;
    wire [0:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmp_q;
    (* dont_merge *) reg [0:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmpReg_q;
    wire [0:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_notEnable_q;
    wire [0:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_nor_q;
    (* dont_merge *) reg [0:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_sticky_ena_q;
    wire [0:0] redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_enaAnd_q;
    reg [63:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_outputreg0_q;
    wire redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_reset0;
    wire [63:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_ia;
    wire [2:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_aa;
    wire [2:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_ab;
    wire [63:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_iq;
    wire [63:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_q;
    wire [2:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_q;
    (* preserve *) reg [2:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_i;
    (* preserve *) reg redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_eq;
    reg [2:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_wraddr_q;
    wire [3:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_last_q;
    wire [3:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmp_b;
    wire [0:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmp_q;
    (* dont_merge *) reg [0:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmpReg_q;
    wire [0:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_notEnable_q;
    wire [0:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_nor_q;
    (* dont_merge *) reg [0:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_sticky_ena_q;
    wire [0:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_enaAnd_q;
    reg [63:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_outputreg0_q;
    wire redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_reset0;
    wire [63:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_ia;
    wire [2:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_aa;
    wire [2:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_ab;
    wire [63:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_iq;
    wire [63:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_q;
    wire [2:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_q;
    (* preserve *) reg [2:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_i;
    (* preserve *) reg redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_eq;
    reg [2:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_wraddr_q;
    wire [2:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_last_q;
    wire [0:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_cmp_q;
    (* dont_merge *) reg [0:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_cmpReg_q;
    wire [0:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_notEnable_q;
    wire [0:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_nor_q;
    (* dont_merge *) reg [0:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_sticky_ena_q;
    wire [0:0] redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_enaAnd_q;
    wire redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_reset0;
    wire [63:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_ia;
    wire [3:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_aa;
    wire [3:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_ab;
    wire [63:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_iq;
    wire [63:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_q;
    wire [3:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_q;
    (* preserve *) reg [3:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_i;
    (* preserve *) reg redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_eq;
    reg [3:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_wraddr_q;
    wire [4:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_last_q;
    wire [4:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmp_b;
    wire [0:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmp_q;
    (* dont_merge *) reg [0:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmpReg_q;
    wire [0:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_notEnable_q;
    wire [0:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_nor_q;
    (* dont_merge *) reg [0:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_sticky_ena_q;
    wire [0:0] redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_enaAnd_q;
    wire redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_reset0;
    wire [63:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_ia;
    wire [3:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_aa;
    wire [3:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_ab;
    wire [63:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_iq;
    wire [63:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_q;
    wire [3:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_q;
    (* preserve *) reg [3:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_i;
    (* preserve *) reg redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_eq;
    reg [3:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_wraddr_q;
    wire [4:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_last_q;
    wire [4:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmp_b;
    wire [0:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmp_q;
    (* dont_merge *) reg [0:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmpReg_q;
    wire [0:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_notEnable_q;
    wire [0:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_nor_q;
    (* dont_merge *) reg [0:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_sticky_ena_q;
    wire [0:0] redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_enaAnd_q;
    reg [63:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_outputreg0_q;
    wire redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_reset0;
    wire [63:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_ia;
    wire [2:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_aa;
    wire [2:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_ab;
    wire [63:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_iq;
    wire [63:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_q;
    wire [2:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_q;
    (* preserve *) reg [2:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_i;
    (* preserve *) reg redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_eq;
    reg [2:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_wraddr_q;
    wire [2:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_last_q;
    wire [0:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_cmp_q;
    (* dont_merge *) reg [0:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_cmpReg_q;
    wire [0:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_notEnable_q;
    wire [0:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_nor_q;
    (* dont_merge *) reg [0:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_sticky_ena_q;
    wire [0:0] redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_enaAnd_q;
    wire redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_reset0;
    wire [63:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_ia;
    wire [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_aa;
    wire [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_ab;
    wire [63:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_iq;
    wire [63:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_q;
    wire [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_rdcnt_q;
    (* preserve *) reg [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_rdcnt_i;
    reg [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_wraddr_q;
    (* dont_merge *) reg [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_cmpReg_q;
    wire [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_notEnable_q;
    wire [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_nor_q;
    (* dont_merge *) reg [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_sticky_ena_q;
    wire [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_enaAnd_q;
    wire redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_reset0;
    wire [63:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_ia;
    wire [2:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_aa;
    wire [2:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_ab;
    wire [63:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_iq;
    wire [63:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_q;
    wire [2:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_q;
    (* preserve *) reg [2:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_i;
    (* preserve *) reg redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_eq;
    reg [2:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_wraddr_q;
    wire [2:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_last_q;
    wire [0:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_cmp_q;
    (* dont_merge *) reg [0:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_cmpReg_q;
    wire [0:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_notEnable_q;
    wire [0:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_nor_q;
    (* dont_merge *) reg [0:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_sticky_ena_q;
    wire [0:0] redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_enaAnd_q;
    wire redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_reset0;
    wire [63:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_ia;
    wire [4:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_aa;
    wire [4:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_ab;
    wire [63:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_iq;
    wire [63:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_q;
    wire [4:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_eq;
    reg [4:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_wraddr_q;
    wire [5:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_last_q;
    wire [5:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmp_b;
    wire [0:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmpReg_q;
    wire [0:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_notEnable_q;
    wire [0:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_sticky_ena_q;
    wire [0:0] redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_enaAnd_q;
    wire redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_reset0;
    wire [63:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_ia;
    wire [3:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_aa;
    wire [3:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_ab;
    wire [63:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_iq;
    wire [63:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_q;
    wire [3:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_q;
    (* preserve *) reg [3:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_i;
    (* preserve *) reg redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_eq;
    reg [3:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_wraddr_q;
    wire [4:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_last_q;
    wire [4:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmp_b;
    wire [0:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmp_q;
    (* dont_merge *) reg [0:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmpReg_q;
    wire [0:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_notEnable_q;
    wire [0:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_nor_q;
    (* dont_merge *) reg [0:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_sticky_ena_q;
    wire [0:0] redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_enaAnd_q;
    wire redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_reset0;
    wire [63:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_ia;
    wire [3:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_aa;
    wire [3:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_ab;
    wire [63:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_iq;
    wire [63:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_q;
    wire [3:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_q;
    (* preserve *) reg [3:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_i;
    (* preserve *) reg redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_eq;
    reg [3:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_wraddr_q;
    wire [4:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_last_q;
    wire [4:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmp_b;
    wire [0:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmp_q;
    (* dont_merge *) reg [0:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmpReg_q;
    wire [0:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_notEnable_q;
    wire [0:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_nor_q;
    (* dont_merge *) reg [0:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_sticky_ena_q;
    wire [0:0] redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_enaAnd_q;
    wire redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_reset0;
    wire [63:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_ia;
    wire [4:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_aa;
    wire [4:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_ab;
    wire [63:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_iq;
    wire [63:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_q;
    wire [4:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_eq;
    reg [4:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_wraddr_q;
    wire [5:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_last_q;
    wire [5:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmp_b;
    wire [0:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmpReg_q;
    wire [0:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_notEnable_q;
    wire [0:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_sticky_ena_q;
    wire [0:0] redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_enaAnd_q;
    wire redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_reset0;
    wire [63:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_ia;
    wire [2:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_aa;
    wire [2:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_ab;
    wire [63:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_iq;
    wire [63:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_q;
    wire [2:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_q;
    (* preserve *) reg [2:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_i;
    (* preserve *) reg redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_eq;
    reg [2:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_wraddr_q;
    wire [3:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_last_q;
    wire [3:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmp_b;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmp_q;
    (* dont_merge *) reg [0:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmpReg_q;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_notEnable_q;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_nor_q;
    (* dont_merge *) reg [0:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_sticky_ena_q;
    wire [0:0] redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_enaAnd_q;
    wire redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_reset0;
    wire [63:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_ia;
    wire [2:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_aa;
    wire [2:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_ab;
    wire [63:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_iq;
    wire [63:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_q;
    wire [2:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_q;
    (* preserve *) reg [2:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_i;
    (* preserve *) reg redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_eq;
    reg [2:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_wraddr_q;
    wire [2:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_last_q;
    wire [0:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_cmp_q;
    (* dont_merge *) reg [0:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_cmpReg_q;
    wire [0:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_notEnable_q;
    wire [0:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_nor_q;
    (* dont_merge *) reg [0:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_sticky_ena_q;
    wire [0:0] redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_enaAnd_q;
    wire redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_reset0;
    wire [63:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_ia;
    wire [4:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_aa;
    wire [4:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_ab;
    wire [63:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_iq;
    wire [63:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_q;
    wire [4:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_eq;
    reg [4:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_wraddr_q;
    wire [5:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_last_q;
    wire [5:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmp_b;
    wire [0:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmpReg_q;
    wire [0:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_notEnable_q;
    wire [0:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_sticky_ena_q;
    wire [0:0] redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_enaAnd_q;
    reg [63:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_inputreg0_q;
    reg [63:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_outputreg0_q;
    wire redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_reset0;
    wire [63:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_ia;
    wire [0:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_aa;
    wire [0:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_ab;
    wire [63:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_iq;
    wire [63:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_q;
    wire [0:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_rdcnt_q;
    (* preserve *) reg [0:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_rdcnt_i;
    reg [0:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_wraddr_q;
    (* dont_merge *) reg [0:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_cmpReg_q;
    wire [0:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_notEnable_q;
    wire [0:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_nor_q;
    (* dont_merge *) reg [0:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_sticky_ena_q;
    wire [0:0] redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_enaAnd_q;
    wire redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_reset0;
    wire [63:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_ia;
    wire [4:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_aa;
    wire [4:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_ab;
    wire [63:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_iq;
    wire [63:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_q;
    wire [4:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_q;
    (* preserve *) reg [4:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_i;
    (* preserve *) reg redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_eq;
    reg [4:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_wraddr_q;
    wire [5:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_last_q;
    wire [5:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmp_b;
    wire [0:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmp_q;
    (* dont_merge *) reg [0:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmpReg_q;
    wire [0:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_notEnable_q;
    wire [0:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_nor_q;
    (* dont_merge *) reg [0:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_sticky_ena_q;
    wire [0:0] redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_enaAnd_q;
    wire redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_reset0;
    wire [63:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_ia;
    wire [5:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_aa;
    wire [5:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_ab;
    wire [63:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_iq;
    wire [63:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_q;
    wire [5:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_q;
    (* preserve *) reg [5:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_i;
    (* preserve *) reg redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_eq;
    reg [5:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_wraddr_q;
    wire [6:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_last_q;
    wire [6:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmp_b;
    wire [0:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmp_q;
    reg [0:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmpReg_q;
    wire [0:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_notEnable_q;
    wire [0:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_nor_q;
    reg [0:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_sticky_ena_q;
    wire [0:0] redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_enaAnd_q;
    wire redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_reset0;
    wire [0:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ia;
    wire [4:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_aa;
    wire [4:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ab;
    wire [0:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_iq;
    wire [0:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_q;
    wire [4:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i;
    reg [4:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_wraddr_q;
    wire [5:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_last_q;
    wire [5:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_b;
    wire [0:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmpReg_q;
    wire [0:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_notEnable_q;
    wire [0:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena_q;
    wire [0:0] redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_enaAnd_q;
    wire redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_reset0;
    wire [0:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ia;
    wire [4:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_aa;
    wire [4:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ab;
    wire [0:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_iq;
    wire [0:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_q;
    wire [4:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i;
    reg [4:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_wraddr_q;
    wire [5:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_last_q;
    wire [5:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_b;
    wire [0:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmpReg_q;
    wire [0:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_notEnable_q;
    wire [0:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena_q;
    wire [0:0] redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_enaAnd_q;
    wire redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_reset0;
    wire [0:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ia;
    wire [4:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_aa;
    wire [4:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ab;
    wire [0:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_iq;
    wire [0:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_q;
    wire [4:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i;
    reg [4:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_wraddr_q;
    wire [5:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_last_q;
    wire [5:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_b;
    wire [0:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmpReg_q;
    wire [0:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_notEnable_q;
    wire [0:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena_q;
    wire [0:0] redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_enaAnd_q;
    wire redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_reset0;
    wire [0:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ia;
    wire [4:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_aa;
    wire [4:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ab;
    wire [0:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_iq;
    wire [0:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_q;
    wire [4:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i;
    reg [4:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_wraddr_q;
    wire [5:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_last_q;
    wire [5:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_b;
    wire [0:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmpReg_q;
    wire [0:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_notEnable_q;
    wire [0:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena_q;
    wire [0:0] redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_enaAnd_q;
    wire redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_reset0;
    wire [0:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ia;
    wire [4:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_aa;
    wire [4:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ab;
    wire [0:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_iq;
    wire [0:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_q;
    wire [4:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_i;
    reg [4:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_wraddr_q;
    wire [5:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_last_q;
    wire [5:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_b;
    wire [0:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmpReg_q;
    wire [0:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_notEnable_q;
    wire [0:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena_q;
    wire [0:0] redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_enaAnd_q;
    wire redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_reset0;
    wire [0:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ia;
    wire [4:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_aa;
    wire [4:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ab;
    wire [0:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_iq;
    wire [0:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_q;
    wire [4:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_i;
    reg [4:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_wraddr_q;
    wire [5:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_last_q;
    wire [5:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_b;
    wire [0:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmpReg_q;
    wire [0:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_notEnable_q;
    wire [0:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena_q;
    wire [0:0] redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_enaAnd_q;
    wire redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_reset0;
    wire [0:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ia;
    wire [4:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_aa;
    wire [4:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ab;
    wire [0:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_iq;
    wire [0:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_q;
    wire [4:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_i;
    reg [4:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_wraddr_q;
    wire [5:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_last_q;
    wire [5:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_b;
    wire [0:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmpReg_q;
    wire [0:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_notEnable_q;
    wire [0:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena_q;
    wire [0:0] redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_enaAnd_q;
    wire redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_reset0;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_ia;
    wire [4:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_aa;
    wire [4:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_ab;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_iq;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_q;
    wire [4:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_rdcnt_i;
    reg [4:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_wraddr_q;
    wire [5:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_last_q;
    wire [5:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmp_b;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmpReg_q;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_sticky_ena_q;
    wire [0:0] redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_enaAnd_q;
    wire redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_reset0;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_ia;
    wire [4:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_aa;
    wire [4:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_ab;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_iq;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_q;
    wire [4:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_rdcnt_i;
    reg [4:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_wraddr_q;
    wire [5:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_last_q;
    wire [5:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmp_b;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmpReg_q;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_sticky_ena_q;
    wire [0:0] redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_enaAnd_q;
    wire redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_reset0;
    wire [63:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_ia;
    wire [4:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_aa;
    wire [4:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_ab;
    wire [63:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_iq;
    wire [63:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_q;
    wire [4:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_rdcnt_i;
    reg [4:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_wraddr_q;
    wire [5:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_last_q;
    wire [5:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmp_b;
    wire [0:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmpReg_q;
    wire [0:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_notEnable_q;
    wire [0:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_sticky_ena_q;
    wire [0:0] redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_enaAnd_q;
    wire redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_reset0;
    wire [63:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_ia;
    wire [4:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_aa;
    wire [4:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_ab;
    wire [63:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_iq;
    wire [63:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_q;
    wire [4:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_rdcnt_i;
    reg [4:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_wraddr_q;
    wire [5:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_last_q;
    wire [5:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmp_b;
    wire [0:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmpReg_q;
    wire [0:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_notEnable_q;
    wire [0:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_sticky_ena_q;
    wire [0:0] redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_enaAnd_q;
    wire redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_reset0;
    wire [63:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_ia;
    wire [4:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_aa;
    wire [4:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_ab;
    wire [63:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_iq;
    wire [63:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_q;
    wire [4:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_rdcnt_i;
    reg [4:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_wraddr_q;
    wire [5:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_last_q;
    wire [5:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmp_b;
    wire [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmpReg_q;
    wire [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_sticky_ena_q;
    wire [0:0] redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_enaAnd_q;
    wire redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_reset0;
    wire [63:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_ia;
    wire [4:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_aa;
    wire [4:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_ab;
    wire [63:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_iq;
    wire [63:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_q;
    wire [4:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_rdcnt_i;
    reg [4:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_wraddr_q;
    wire [5:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_last_q;
    wire [5:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmp_b;
    wire [0:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmpReg_q;
    wire [0:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_notEnable_q;
    wire [0:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_sticky_ena_q;
    wire [0:0] redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_enaAnd_q;
    wire redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_reset0;
    wire [63:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_ia;
    wire [4:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_aa;
    wire [4:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_ab;
    wire [63:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_iq;
    wire [63:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_q;
    wire [4:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_rdcnt_i;
    reg [4:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_wraddr_q;
    wire [5:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_last_q;
    wire [5:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmp_b;
    wire [0:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmpReg_q;
    wire [0:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_sticky_ena_q;
    wire [0:0] redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_enaAnd_q;
    wire redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_reset0;
    wire [63:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_ia;
    wire [4:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_aa;
    wire [4:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_ab;
    wire [63:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_iq;
    wire [63:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_q;
    wire [4:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_rdcnt_i;
    reg [4:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_wraddr_q;
    wire [5:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_last_q;
    wire [5:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmp_b;
    wire [0:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmpReg_q;
    wire [0:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_sticky_ena_q;
    wire [0:0] redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_enaAnd_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // redist153_sync_together202_aunroll_x_in_i_valid_27(DELAY,1701)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist153_sync_together202_aunroll_x_in_i_valid_27 ( .xin(in_i_valid), .xout(redist153_sync_together202_aunroll_x_in_i_valid_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // redist154_sync_together202_aunroll_x_in_i_valid_28(DELAY,1702)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist154_sync_together202_aunroll_x_in_i_valid_28_q <= '0;
        end
        else
        begin
            redist154_sync_together202_aunroll_x_in_i_valid_28_q <= $unsigned(redist153_sync_together202_aunroll_x_in_i_valid_27_q);
        end
    end

    // redist155_sync_together202_aunroll_x_in_i_valid_54(DELAY,1703)
    dspba_delay_ver #( .width(1), .depth(26), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist155_sync_together202_aunroll_x_in_i_valid_54 ( .xin(redist154_sync_together202_aunroll_x_in_i_valid_28_q), .xout(redist155_sync_together202_aunroll_x_in_i_valid_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist156_sync_together202_aunroll_x_in_i_valid_55(DELAY,1704)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist156_sync_together202_aunroll_x_in_i_valid_55_q <= '0;
        end
        else
        begin
            redist156_sync_together202_aunroll_x_in_i_valid_55_q <= $unsigned(redist155_sync_together202_aunroll_x_in_i_valid_54_q);
        end
    end

    // redist260_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_1(DELAY,1808)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist260_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_1_q <= '0;
        end
        else
        begin
            redist260_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_1_q <= $unsigned(i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out);
        end
    end

    // redist261_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_28(DELAY,1809)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist261_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_28 ( .xin(redist260_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_1_q), .xout(redist261_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // leftShiftStage0Idx1Rng1_uid1491_i_cleanups_shl48_k0_zts6mmstv20_shift_x(BITSELECT,1490)@56
    assign leftShiftStage0Idx1Rng1_uid1491_i_cleanups_shl48_k0_zts6mmstv20_shift_x_in = i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25_out_data_out[0:0];
    assign leftShiftStage0Idx1Rng1_uid1491_i_cleanups_shl48_k0_zts6mmstv20_shift_x_b = leftShiftStage0Idx1Rng1_uid1491_i_cleanups_shl48_k0_zts6mmstv20_shift_x_in[0:0];

    // leftShiftStage0Idx1_uid1492_i_cleanups_shl48_k0_zts6mmstv20_shift_x(BITJOIN,1491)@56
    assign leftShiftStage0Idx1_uid1492_i_cleanups_shl48_k0_zts6mmstv20_shift_x_q = {leftShiftStage0Idx1Rng1_uid1491_i_cleanups_shl48_k0_zts6mmstv20_shift_x_b, GND_q};

    // leftShiftStage0_uid1494_i_cleanups_shl48_k0_zts6mmstv20_shift_x(MUX,1493)@56
    assign leftShiftStage0_uid1494_i_cleanups_shl48_k0_zts6mmstv20_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid1494_i_cleanups_shl48_k0_zts6mmstv20_shift_x_s or i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25_out_data_out or leftShiftStage0Idx1_uid1492_i_cleanups_shl48_k0_zts6mmstv20_shift_x_q)
    begin
        unique case (leftShiftStage0_uid1494_i_cleanups_shl48_k0_zts6mmstv20_shift_x_s)
            1'b0 : leftShiftStage0_uid1494_i_cleanups_shl48_k0_zts6mmstv20_shift_x_q = i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25_out_data_out;
            1'b1 : leftShiftStage0_uid1494_i_cleanups_shl48_k0_zts6mmstv20_shift_x_q = leftShiftStage0Idx1_uid1492_i_cleanups_shl48_k0_zts6mmstv20_shift_x_q;
            default : leftShiftStage0_uid1494_i_cleanups_shl48_k0_zts6mmstv20_shift_x_q = 2'b0;
        endcase
    end

    // i_cleanups_shl48_k0_zts6mmstv28_vt_select_1(BITSELECT,78)@56
    assign i_cleanups_shl48_k0_zts6mmstv28_vt_select_1_b = leftShiftStage0_uid1494_i_cleanups_shl48_k0_zts6mmstv20_shift_x_q[1:1];

    // i_cleanups_shl48_k0_zts6mmstv28_vt_join(BITJOIN,77)@56
    assign i_cleanups_shl48_k0_zts6mmstv28_vt_join_q = {i_cleanups_shl48_k0_zts6mmstv28_vt_select_1_b, GND_q};

    // i_first_cleanup_xor50_k0_zts6mmstv27(LOGICAL,82)@56
    assign i_first_cleanup_xor50_k0_zts6mmstv27_q = i_first_cleanup49_k0_zts6mmstv26_sel_x_b ^ VCC_q;

    // i_notcmp40_k0_zts6mmstv266(LOGICAL,158)@56
    assign i_notcmp40_k0_zts6mmstv266_q = i_exitcond48_k0_zts6mmstv264_cmp_nsign_q ^ VCC_q;

    // i_or51_k0_zts6mmstv268(LOGICAL,159)@56
    assign i_or51_k0_zts6mmstv268_q = i_notcmp40_k0_zts6mmstv266_q | i_first_cleanup_xor50_k0_zts6mmstv27_q;

    // i_next_cleanups52_k0_zts6mmstv269(MUX,154)@56
    assign i_next_cleanups52_k0_zts6mmstv269_s = i_or51_k0_zts6mmstv268_q;
    always @(i_next_cleanups52_k0_zts6mmstv269_s or i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25_out_data_out or i_cleanups_shl48_k0_zts6mmstv28_vt_join_q)
    begin
        unique case (i_next_cleanups52_k0_zts6mmstv269_s)
            1'b0 : i_next_cleanups52_k0_zts6mmstv269_q = i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25_out_data_out;
            1'b1 : i_next_cleanups52_k0_zts6mmstv269_q = i_cleanups_shl48_k0_zts6mmstv28_vt_join_q;
            default : i_next_cleanups52_k0_zts6mmstv269_q = 2'b0;
        endcase
    end

    // i_llvm_fpga_push_i2_cleanups47_push55_k0_zts6mmstv270(BLACKBOX,120)@56
    // out out_feedback_out_55@20000000
    // out out_feedback_valid_out_55@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i2_cleanu0000ush55_k0_zts6mmstv20 thei_llvm_fpga_push_i2_cleanups47_push55_k0_zts6mmstv270 (
        .in_data_in(i_next_cleanups52_k0_zts6mmstv269_q),
        .in_feedback_stall_in_55(i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25_out_feedback_stall_out_55),
        .in_keep_going44(redist261_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_28_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist156_sync_together202_aunroll_x_in_i_valid_55_q),
        .out_data_out(),
        .out_feedback_out_55(i_llvm_fpga_push_i2_cleanups47_push55_k0_zts6mmstv270_out_feedback_out_55),
        .out_feedback_valid_out_55(i_llvm_fpga_push_i2_cleanups47_push55_k0_zts6mmstv270_out_feedback_valid_out_55),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist132_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_28(DELAY,1680)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist132_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_28_q <= '0;
        end
        else
        begin
            redist132_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_28_q <= $unsigned(redist131_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_27_q);
        end
    end

    // redist133_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_55(DELAY,1681)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist133_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_55 ( .xin(redist132_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_28_q), .xout(redist133_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // c_i2_1143(CONSTANT,71)
    assign c_i2_1143_q = $unsigned(2'b01);

    // i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25(BLACKBOX,96)@56
    // out out_feedback_stall_out_55@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv20 thei_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25 (
        .in_data_in(c_i2_1143_q),
        .in_dir(redist133_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_55_q),
        .in_feedback_in_55(i_llvm_fpga_push_i2_cleanups47_push55_k0_zts6mmstv270_out_feedback_out_55),
        .in_feedback_valid_in_55(i_llvm_fpga_push_i2_cleanups47_push55_k0_zts6mmstv270_out_feedback_valid_out_55),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist156_sync_together202_aunroll_x_in_i_valid_55_q),
        .out_data_out(i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25_out_data_out),
        .out_feedback_stall_out_55(i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25_out_feedback_stall_out_55),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_first_cleanup49_k0_zts6mmstv26_sel_x(BITSELECT,220)@56
    assign i_first_cleanup49_k0_zts6mmstv26_sel_x_b = i_llvm_fpga_pop_i2_cleanups47_pop55_k0_zts6mmstv25_out_data_out[0:0];

    // c_i11_1150(CONSTANT,18)
    assign c_i11_1150_q = $unsigned(11'b11111111111);

    // i_fpga_indvars_iv_next47_k0_zts6mmstv271(ADD,83)@56
    assign i_fpga_indvars_iv_next47_k0_zts6mmstv271_a = {1'b0, i_llvm_fpga_pop_i11_fpga_indvars_iv46_pop51_k0_zts6mmstv263_out_data_out};
    assign i_fpga_indvars_iv_next47_k0_zts6mmstv271_b = {1'b0, c_i11_1150_q};
    assign i_fpga_indvars_iv_next47_k0_zts6mmstv271_o = $unsigned(i_fpga_indvars_iv_next47_k0_zts6mmstv271_a) + $unsigned(i_fpga_indvars_iv_next47_k0_zts6mmstv271_b);
    assign i_fpga_indvars_iv_next47_k0_zts6mmstv271_q = i_fpga_indvars_iv_next47_k0_zts6mmstv271_o[11:0];

    // bgTrunc_i_fpga_indvars_iv_next47_k0_zts6mmstv271_sel_x(BITSELECT,200)@56
    assign bgTrunc_i_fpga_indvars_iv_next47_k0_zts6mmstv271_sel_x_b = i_fpga_indvars_iv_next47_k0_zts6mmstv271_q[10:0];

    // i_llvm_fpga_push_i11_fpga_indvars_iv46_push51_k0_zts6mmstv272(BLACKBOX,114)@56
    // out out_feedback_out_51@20000000
    // out out_feedback_valid_out_51@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i11_fpga_0000ush51_k0_zts6mmstv20 thei_llvm_fpga_push_i11_fpga_indvars_iv46_push51_k0_zts6mmstv272 (
        .in_data_in(bgTrunc_i_fpga_indvars_iv_next47_k0_zts6mmstv271_sel_x_b),
        .in_feedback_stall_in_51(i_llvm_fpga_pop_i11_fpga_indvars_iv46_pop51_k0_zts6mmstv263_out_feedback_stall_out_51),
        .in_keep_going44(redist261_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_28_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist156_sync_together202_aunroll_x_in_i_valid_55_q),
        .out_data_out(),
        .out_feedback_out_51(i_llvm_fpga_push_i11_fpga_indvars_iv46_push51_k0_zts6mmstv272_out_feedback_out_51),
        .out_feedback_valid_out_51(i_llvm_fpga_push_i11_fpga_indvars_iv46_push51_k0_zts6mmstv272_out_feedback_valid_out_51),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i11_798148(CONSTANT,19)
    assign c_i11_798148_q = $unsigned(11'b01100011110);

    // i_llvm_fpga_pop_i11_fpga_indvars_iv46_pop51_k0_zts6mmstv263(BLACKBOX,92)@56
    // out out_feedback_stall_out_51@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i11_fpga_i0000pop51_k0_zts6mmstv20 thei_llvm_fpga_pop_i11_fpga_indvars_iv46_pop51_k0_zts6mmstv263 (
        .in_data_in(c_i11_798148_q),
        .in_dir(redist133_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_55_q),
        .in_feedback_in_51(i_llvm_fpga_push_i11_fpga_indvars_iv46_push51_k0_zts6mmstv272_out_feedback_out_51),
        .in_feedback_valid_in_51(i_llvm_fpga_push_i11_fpga_indvars_iv46_push51_k0_zts6mmstv272_out_feedback_valid_out_51),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist156_sync_together202_aunroll_x_in_i_valid_55_q),
        .out_data_out(i_llvm_fpga_pop_i11_fpga_indvars_iv46_pop51_k0_zts6mmstv263_out_data_out),
        .out_feedback_stall_out_51(i_llvm_fpga_pop_i11_fpga_indvars_iv46_pop51_k0_zts6mmstv263_out_feedback_stall_out_51),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_exitcond48_k0_zts6mmstv264_cmp_nsign(LOGICAL,1270)@56
    assign i_exitcond48_k0_zts6mmstv264_cmp_nsign_q = $unsigned(~ (i_llvm_fpga_pop_i11_fpga_indvars_iv46_pop51_k0_zts6mmstv263_out_data_out[10:10]));

    // i_llvm_fpga_push_i1_notexitcond54_k0_zts6mmstv267(BLACKBOX,119)@56
    // out out_feedback_out_4@20000000
    // out out_feedback_valid_out_4@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i1_notexitcond54_k0_zts6mmstv20 thei_llvm_fpga_push_i1_notexitcond54_k0_zts6mmstv267 (
        .in_data_in(i_exitcond48_k0_zts6mmstv264_cmp_nsign_q),
        .in_feedback_stall_in_4(i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_not_exitcond_stall_out),
        .in_first_cleanup49(i_first_cleanup49_k0_zts6mmstv26_sel_x_b),
        .in_stall_in(GND_q),
        .in_valid_in(redist156_sync_together202_aunroll_x_in_i_valid_55_q),
        .out_data_out(),
        .out_feedback_out_4(i_llvm_fpga_push_i1_notexitcond54_k0_zts6mmstv267_out_feedback_out_4),
        .out_feedback_valid_out_4(i_llvm_fpga_push_i1_notexitcond54_k0_zts6mmstv267_out_feedback_valid_out_4),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg3(REG,1207)@55 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg3_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg3_q <= $unsigned(redist155_sync_together202_aunroll_x_in_i_valid_54_q);
        end
    end

    // rightShiftStage0Idx1Rng1_uid1498_i_next_initerations43_k0_zts6mmstv20_shift_x(BITSELECT,1497)@56
    assign rightShiftStage0Idx1Rng1_uid1498_i_next_initerations43_k0_zts6mmstv20_shift_x_b = i_llvm_fpga_pop_i2_initerations42_pop54_k0_zts6mmstv213_out_data_out[1:1];

    // rightShiftStage0Idx1_uid1500_i_next_initerations43_k0_zts6mmstv20_shift_x(BITJOIN,1499)@56
    assign rightShiftStage0Idx1_uid1500_i_next_initerations43_k0_zts6mmstv20_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid1498_i_next_initerations43_k0_zts6mmstv20_shift_x_b};

    // valid_fanout_reg1(REG,1205)@55 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg1_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg1_q <= $unsigned(redist155_sync_together202_aunroll_x_in_i_valid_54_q);
        end
    end

    // valid_fanout_reg2(REG,1206)@55 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg2_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg2_q <= $unsigned(redist155_sync_together202_aunroll_x_in_i_valid_54_q);
        end
    end

    // i_llvm_fpga_push_i2_initerations42_push54_k0_zts6mmstv215(BLACKBOX,121)@56
    // out out_feedback_out_54@20000000
    // out out_feedback_valid_out_54@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i2_initer0000ush54_k0_zts6mmstv20 thei_llvm_fpga_push_i2_initerations42_push54_k0_zts6mmstv215 (
        .in_data_in(i_next_initerations43_k0_zts6mmstv214_vt_join_q),
        .in_feedback_stall_in_54(i_llvm_fpga_pop_i2_initerations42_pop54_k0_zts6mmstv213_out_feedback_stall_out_54),
        .in_keep_going44(redist261_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_28_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .out_data_out(),
        .out_feedback_out_54(i_llvm_fpga_push_i2_initerations42_push54_k0_zts6mmstv215_out_feedback_out_54),
        .out_feedback_valid_out_54(i_llvm_fpga_push_i2_initerations42_push54_k0_zts6mmstv215_out_feedback_valid_out_54),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i2_initerations42_pop54_k0_zts6mmstv213(BLACKBOX,97)@56
    // out out_feedback_stall_out_54@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i2_initera0000pop54_k0_zts6mmstv20 thei_llvm_fpga_pop_i2_initerations42_pop54_k0_zts6mmstv213 (
        .in_data_in(c_i2_1143_q),
        .in_dir(redist133_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_55_q),
        .in_feedback_in_54(i_llvm_fpga_push_i2_initerations42_push54_k0_zts6mmstv215_out_feedback_out_54),
        .in_feedback_valid_in_54(i_llvm_fpga_push_i2_initerations42_push54_k0_zts6mmstv215_out_feedback_valid_out_54),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg1_q),
        .out_data_out(i_llvm_fpga_pop_i2_initerations42_pop54_k0_zts6mmstv213_out_data_out),
        .out_feedback_stall_out_54(i_llvm_fpga_pop_i2_initerations42_pop54_k0_zts6mmstv213_out_feedback_stall_out_54),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // rightShiftStage0_uid1502_i_next_initerations43_k0_zts6mmstv20_shift_x(MUX,1501)@56
    assign rightShiftStage0_uid1502_i_next_initerations43_k0_zts6mmstv20_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid1502_i_next_initerations43_k0_zts6mmstv20_shift_x_s or i_llvm_fpga_pop_i2_initerations42_pop54_k0_zts6mmstv213_out_data_out or rightShiftStage0Idx1_uid1500_i_next_initerations43_k0_zts6mmstv20_shift_x_q)
    begin
        unique case (rightShiftStage0_uid1502_i_next_initerations43_k0_zts6mmstv20_shift_x_s)
            1'b0 : rightShiftStage0_uid1502_i_next_initerations43_k0_zts6mmstv20_shift_x_q = i_llvm_fpga_pop_i2_initerations42_pop54_k0_zts6mmstv213_out_data_out;
            1'b1 : rightShiftStage0_uid1502_i_next_initerations43_k0_zts6mmstv20_shift_x_q = rightShiftStage0Idx1_uid1500_i_next_initerations43_k0_zts6mmstv20_shift_x_q;
            default : rightShiftStage0_uid1502_i_next_initerations43_k0_zts6mmstv20_shift_x_q = 2'b0;
        endcase
    end

    // i_next_initerations43_k0_zts6mmstv214_vt_select_0(BITSELECT,157)@56
    assign i_next_initerations43_k0_zts6mmstv214_vt_select_0_b = rightShiftStage0_uid1502_i_next_initerations43_k0_zts6mmstv20_shift_x_q[0:0];

    // i_next_initerations43_k0_zts6mmstv214_vt_join(BITJOIN,156)@56
    assign i_next_initerations43_k0_zts6mmstv214_vt_join_q = {GND_q, i_next_initerations43_k0_zts6mmstv214_vt_select_0_b};

    // i_last_initeration45_k0_zts6mmstv216_sel_x(BITSELECT,221)@56
    assign i_last_initeration45_k0_zts6mmstv216_sel_x_b = i_next_initerations43_k0_zts6mmstv214_vt_join_q[0:0];

    // i_llvm_fpga_push_i1_lastiniteration46_k0_zts6mmstv217(BLACKBOX,116)@56
    // out out_feedback_out_3@20000000
    // out out_feedback_valid_out_3@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i1_lastin0000ion46_k0_zts6mmstv20 thei_llvm_fpga_push_i1_lastiniteration46_k0_zts6mmstv217 (
        .in_data_in(i_last_initeration45_k0_zts6mmstv216_sel_x_b),
        .in_feedback_stall_in_3(i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_initeration_stall_out),
        .in_keep_going44(redist261_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_28_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg3_q),
        .out_data_out(),
        .out_feedback_out_3(i_llvm_fpga_push_i1_lastiniteration46_k0_zts6mmstv217_out_feedback_out_3),
        .out_feedback_valid_out_3(i_llvm_fpga_push_i1_lastiniteration46_k0_zts6mmstv217_out_feedback_valid_out_3),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist131_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_27(DELAY,1679)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist131_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_27 ( .xin(in_c0_eni19451_1_tpl), .xout(redist131_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29(BLACKBOX,91)@28
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv20 thei_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29 (
        .in_data_in(redist131_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_27_q),
        .in_initeration_in(i_llvm_fpga_push_i1_lastiniteration46_k0_zts6mmstv217_out_feedback_out_3),
        .in_initeration_valid_in(i_llvm_fpga_push_i1_lastiniteration46_k0_zts6mmstv217_out_feedback_valid_out_3),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond54_k0_zts6mmstv267_out_feedback_out_4),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond54_k0_zts6mmstv267_out_feedback_valid_out_4),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(GND_q),
        .in_valid_in(redist153_sync_together202_aunroll_x_in_i_valid_27_q),
        .out_data_out(i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_exiting_valid_out),
        .out_initeration_stall_out(i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_initeration_stall_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_pipeline_valid_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,75)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_exiting_valid_out = i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_exiting_stall_out = i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,195)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_pipeline_valid_out;

    // redist157_sync_together202_aunroll_x_in_i_valid_56(DELAY,1705)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist157_sync_together202_aunroll_x_in_i_valid_56_q <= '0;
        end
        else
        begin
            redist157_sync_together202_aunroll_x_in_i_valid_56_q <= $unsigned(redist156_sync_together202_aunroll_x_in_i_valid_55_q);
        end
    end

    // redist158_sync_together202_aunroll_x_in_i_valid_64(DELAY,1706)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist158_sync_together202_aunroll_x_in_i_valid_64 ( .xin(redist157_sync_together202_aunroll_x_in_i_valid_56_q), .xout(redist158_sync_together202_aunroll_x_in_i_valid_64_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist159_sync_together202_aunroll_x_in_i_valid_70(DELAY,1707)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist159_sync_together202_aunroll_x_in_i_valid_70 ( .xin(redist158_sync_together202_aunroll_x_in_i_valid_64_q), .xout(redist159_sync_together202_aunroll_x_in_i_valid_70_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg0(REG,1204)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist159_sync_together202_aunroll_x_in_i_valid_70_q);
        end
    end

    // redist134_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_71(DELAY,1682)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist134_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_71 ( .xin(redist133_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_55_q), .xout(redist134_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_71_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg43(REG,1247)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg43_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg43_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // valid_fanout_reg44(REG,1248)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg44_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg44_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // redist262_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_29(DELAY,1810)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist262_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_29_q <= '0;
        end
        else
        begin
            redist262_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_29_q <= $unsigned(redist261_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_28_q);
        end
    end

    // i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211(REG,88)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211_q <= redist262_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_29_q;
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi41_pop15130_push65_k0_zts6mmstv291(BLACKBOX,117)@58
    // out out_feedback_out_65@20000000
    // out out_feedback_valid_out_65@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i1_memdep0000ush65_k0_zts6mmstv20 thei_llvm_fpga_push_i1_memdep_phi41_pop15130_push65_k0_zts6mmstv291 (
        .in_data_in(redist257_i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out_28_q),
        .in_feedback_stall_in_65(i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_feedback_stall_out_65),
        .in_keep_going44_fanout_adaptor693(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg44_q),
        .out_data_out(),
        .out_feedback_out_65(i_llvm_fpga_push_i1_memdep_phi41_pop15130_push65_k0_zts6mmstv291_out_feedback_out_65),
        .out_feedback_valid_out_65(i_llvm_fpga_push_i1_memdep_phi41_pop15130_push65_k0_zts6mmstv291_out_feedback_valid_out_65),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23(REG,85)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23_q <= redist132_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_28_q;
        end
    end

    // redist152_sync_together202_aunroll_x_in_c0_eni19451_19_tpl_29(DELAY,1700)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist152_sync_together202_aunroll_x_in_c0_eni19451_19_tpl_29 ( .xin(in_c0_eni19451_19_tpl), .xout(redist152_sync_together202_aunroll_x_in_c0_eni19451_19_tpl_29_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290(BLACKBOX,94)@30
    // out out_feedback_stall_out_65@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i1_memdep_0000pop65_k0_zts6mmstv20 thei_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290 (
        .in_data_in(redist152_sync_together202_aunroll_x_in_c0_eni19451_19_tpl_29_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23_q),
        .in_feedback_in_65(i_llvm_fpga_push_i1_memdep_phi41_pop15130_push65_k0_zts6mmstv291_out_feedback_out_65),
        .in_feedback_valid_in_65(i_llvm_fpga_push_i1_memdep_phi41_pop15130_push65_k0_zts6mmstv291_out_feedback_valid_out_65),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg43_q),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out),
        .out_feedback_stall_out_65(i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_feedback_stall_out_65),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist257_i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out_28(DELAY,1805)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist257_i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out_28 ( .xin(i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out), .xout(redist257_i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist258_i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out_42(DELAY,1806)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist258_i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out_42 ( .xin(redist257_i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out_28_q), .xout(redist258_i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_notEnable(LOGICAL,2163)
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_nor(LOGICAL,2164)
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_nor_q = ~ (redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_notEnable_q | redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_sticky_ena_q);

    // redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_last(CONSTANT,2160)
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_last_q = $unsigned(5'b01011);

    // redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmp(LOGICAL,2161)
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmp_b = {1'b0, redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_q};
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmp_q = $unsigned(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_last_q == redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmp_b ? 1'b1 : 1'b0);

    // redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmpReg(REG,2162)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmpReg_q <= $unsigned(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmp_q);
        end
    end

    // redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_sticky_ena(REG,2165)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_nor_q == 1'b1)
        begin
            redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_sticky_ena_q <= $unsigned(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_cmpReg_q);
        end
    end

    // redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_enaAnd(LOGICAL,2166)
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_enaAnd_q = redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_sticky_ena_q & VCC_q;

    // redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt(COUNTER,2158)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_i <= 4'd0;
            redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_i == 4'd11)
            begin
                redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_eq <= 1'b0;
            end
            if (redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_eq == 1'b1)
            begin
                redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_i <= $unsigned(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_i <= $unsigned(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_q = redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_i[3:0];

    // redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_notEnable(LOGICAL,2153)
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_nor(LOGICAL,2154)
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_nor_q = ~ (redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_notEnable_q | redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_sticky_ena_q);

    // redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_last(CONSTANT,2150)
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmp(LOGICAL,2151)
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmp_b = {1'b0, redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_q};
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmp_q = $unsigned(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_last_q == redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmpReg(REG,2152)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmpReg_q <= $unsigned(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmp_q);
        end
    end

    // redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_sticky_ena(REG,2155)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_nor_q == 1'b1)
        begin
            redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_sticky_ena_q <= $unsigned(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_cmpReg_q);
        end
    end

    // redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_enaAnd(LOGICAL,2156)
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_enaAnd_q = redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_sticky_ena_q & VCC_q;

    // redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt(COUNTER,2148)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_i <= 5'd0;
            redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_i <= $unsigned(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_i <= $unsigned(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_q = redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg41(REG,1245)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg41_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg41_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // valid_fanout_reg42(REG,1246)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg42_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg42_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i71126_push64_k0_zts6mmstv289(BLACKBOX,128)@58
    // out out_feedback_out_64@20000000
    // out out_feedback_valid_out_64@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg3_0000ush64_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i71126_push64_k0_zts6mmstv289 (
        .in_data_in(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_q),
        .in_feedback_stall_in_64(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_feedback_stall_out_64),
        .in_keep_going44_fanout_adaptor693(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg42_q),
        .out_data_out(),
        .out_feedback_out_64(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i71126_push64_k0_zts6mmstv289_out_feedback_out_64),
        .out_feedback_valid_out_64(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i71126_push64_k0_zts6mmstv289_out_feedback_valid_out_64),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_notEnable(LOGICAL,2028)
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_notEnable_q = $unsigned(~ (VCC_q));

    // redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_nor(LOGICAL,2029)
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_nor_q = ~ (redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_notEnable_q | redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_sticky_ena_q);

    // redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_last(CONSTANT,2025)
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_last_q = $unsigned(6'b011010);

    // redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmp(LOGICAL,2026)
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmp_b = {1'b0, redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_q};
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmp_q = $unsigned(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_last_q == redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmp_b ? 1'b1 : 1'b0);

    // redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmpReg(REG,2027)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmpReg_q <= $unsigned(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmp_q);
        end
    end

    // redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_sticky_ena(REG,2030)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_nor_q == 1'b1)
        begin
            redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_sticky_ena_q <= $unsigned(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_cmpReg_q);
        end
    end

    // redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_enaAnd(LOGICAL,2031)
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_enaAnd_q = redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_sticky_ena_q & VCC_q;

    // redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt(COUNTER,2023)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_i <= 5'd0;
            redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_i == 5'd26)
            begin
                redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_eq <= 1'b0;
            end
            if (redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_eq == 1'b1)
            begin
                redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_i <= $unsigned(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_i <= $unsigned(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_q = redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_i[4:0];

    // redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_wraddr(REG,2024)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_wraddr_q <= $unsigned(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_q);
        end
    end

    // redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem(DUALMEM,2022)
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_ia = $unsigned(in_c0_eni19451_18_tpl);
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_aa = redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_wraddr_q;
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_ab = redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_rdcnt_q;
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_dmem (
        .clocken1(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_reset0),
        .clock1(clock),
        .address_a(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_aa),
        .data_a(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_ab),
        .q_b(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_q = redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288(BLACKBOX,104)@30
    // out out_feedback_stall_out_64@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg3_f0000pop64_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288 (
        .in_data_in(redist151_sync_together202_aunroll_x_in_c0_eni19451_18_tpl_29_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23_q),
        .in_feedback_in_64(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i71126_push64_k0_zts6mmstv289_out_feedback_out_64),
        .in_feedback_valid_in_64(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i71126_push64_k0_zts6mmstv289_out_feedback_valid_out_64),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg41_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out),
        .out_feedback_stall_out_64(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_feedback_stall_out_64),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_wraddr(REG,2149)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_wraddr_q <= $unsigned(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_q);
        end
    end

    // redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem(DUALMEM,2147)
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out);
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_aa = redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_wraddr_q;
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_ab = redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_rdcnt_q;
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_dmem (
        .clocken1(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_aa),
        .data_a(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_ab),
        .q_b(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_q = redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_iq[63:0];

    // redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_wraddr(REG,2159)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_wraddr_q <= $unsigned(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_q);
        end
    end

    // redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem(DUALMEM,2157)
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_ia = $unsigned(redist182_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_28_mem_q);
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_aa = redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_wraddr_q;
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_ab = redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_rdcnt_q;
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_dmem (
        .clocken1(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_reset0),
        .clock1(clock),
        .address_a(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_aa),
        .data_a(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_ab),
        .q_b(redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_q = redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_iq[63:0];

    // redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_notEnable(LOGICAL,2104)
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_nor(LOGICAL,2105)
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_nor_q = ~ (redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_notEnable_q | redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_sticky_ena_q);

    // redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_last(CONSTANT,2101)
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_last_q = $unsigned(5'b01011);

    // redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmp(LOGICAL,2102)
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmp_b = {1'b0, redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_q};
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmp_q = $unsigned(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_last_q == redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmp_b ? 1'b1 : 1'b0);

    // redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmpReg(REG,2103)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmpReg_q <= $unsigned(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmp_q);
        end
    end

    // redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_sticky_ena(REG,2106)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_nor_q == 1'b1)
        begin
            redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_sticky_ena_q <= $unsigned(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_cmpReg_q);
        end
    end

    // redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_enaAnd(LOGICAL,2107)
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_enaAnd_q = redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_sticky_ena_q & VCC_q;

    // redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt(COUNTER,2099)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_i <= 4'd0;
            redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_i == 4'd11)
            begin
                redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_eq <= 1'b0;
            end
            if (redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_eq == 1'b1)
            begin
                redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_i <= $unsigned(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_i <= $unsigned(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_q = redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_i[3:0];

    // valid_fanout_reg39(REG,1243)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg39_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg39_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // valid_fanout_reg40(REG,1244)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg40_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg40_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i74123_push63_k0_zts6mmstv287(BLACKBOX,132)@58
    // out out_feedback_out_63@20000000
    // out out_feedback_valid_out_63@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush63_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i74123_push63_k0_zts6mmstv287 (
        .in_data_in(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out),
        .in_feedback_stall_in_63(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_feedback_stall_out_63),
        .in_keep_going44_fanout_adaptor693(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg40_q),
        .out_data_out(),
        .out_feedback_out_63(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i74123_push63_k0_zts6mmstv287_out_feedback_out_63),
        .out_feedback_valid_out_63(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i74123_push63_k0_zts6mmstv287_out_feedback_valid_out_63),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24(REG,87)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q <= in_c0_eni19451_1_tpl;
        end
    end

    // redist265_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_56(DELAY,1813)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist265_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_56 ( .xin(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q), .xout(redist265_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_56_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_notEnable(LOGICAL,2018)
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_notEnable_q = $unsigned(~ (VCC_q));

    // redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_nor(LOGICAL,2019)
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_nor_q = ~ (redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_notEnable_q | redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_sticky_ena_q);

    // redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_last(CONSTANT,2015)
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_last_q = $unsigned(7'b0110110);

    // redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmp(LOGICAL,2016)
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmp_b = {1'b0, redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_q};
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmp_q = $unsigned(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_last_q == redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmp_b ? 1'b1 : 1'b0);

    // redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmpReg(REG,2017)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmpReg_q <= $unsigned(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmp_q);
        end
    end

    // redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_sticky_ena(REG,2020)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_nor_q == 1'b1)
        begin
            redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_sticky_ena_q <= $unsigned(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_cmpReg_q);
        end
    end

    // redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_enaAnd(LOGICAL,2021)
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_enaAnd_q = redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_sticky_ena_q & VCC_q;

    // redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt(COUNTER,2013)
    // low=0, high=55, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_i <= 6'd0;
            redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_i == 6'd54)
            begin
                redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_eq <= 1'b0;
            end
            if (redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_eq == 1'b1)
            begin
                redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_i <= $unsigned(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_i) + $unsigned(6'd9);
            end
            else
            begin
                redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_i <= $unsigned(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_q = redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_i[5:0];

    // redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_wraddr(REG,2014)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_wraddr_q <= $unsigned(6'b110111);
        end
        else
        begin
            redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_wraddr_q <= $unsigned(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_q);
        end
    end

    // redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem(DUALMEM,2012)
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_ia = $unsigned(in_c0_eni19451_17_tpl);
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_aa = redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_wraddr_q;
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_ab = redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_rdcnt_q;
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(56),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(56),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_dmem (
        .clocken1(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_reset0),
        .clock1(clock),
        .address_a(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_aa),
        .data_a(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_ab),
        .q_b(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_q = redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286(BLACKBOX,108)@58
    // out out_feedback_stall_out_63@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop63_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286 (
        .in_data_in(redist150_sync_together202_aunroll_x_in_c0_eni19451_17_tpl_57_mem_q),
        .in_dir(redist265_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_56_q),
        .in_feedback_in_63(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i74123_push63_k0_zts6mmstv287_out_feedback_out_63),
        .in_feedback_valid_in_63(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i74123_push63_k0_zts6mmstv287_out_feedback_valid_out_63),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg39_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out),
        .out_feedback_stall_out_63(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_feedback_stall_out_63),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_wraddr(REG,2100)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_wraddr_q <= $unsigned(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_q);
        end
    end

    // redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem(DUALMEM,2098)
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out);
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_aa = redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_wraddr_q;
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_ab = redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_rdcnt_q;
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_dmem (
        .clocken1(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_reset0),
        .clock1(clock),
        .address_a(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_aa),
        .data_a(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_ab),
        .q_b(redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_q = redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_iq[63:0];

    // redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_notEnable(LOGICAL,2061)
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_nor(LOGICAL,2062)
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_nor_q = ~ (redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_notEnable_q | redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_sticky_ena_q);

    // redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_last(CONSTANT,2058)
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_last_q = $unsigned(5'b01011);

    // redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmp(LOGICAL,2059)
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmp_b = {1'b0, redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_q};
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmp_q = $unsigned(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_last_q == redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmp_b ? 1'b1 : 1'b0);

    // redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmpReg(REG,2060)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmpReg_q <= $unsigned(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmp_q);
        end
    end

    // redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_sticky_ena(REG,2063)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_nor_q == 1'b1)
        begin
            redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_sticky_ena_q <= $unsigned(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_cmpReg_q);
        end
    end

    // redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_enaAnd(LOGICAL,2064)
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_enaAnd_q = redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_sticky_ena_q & VCC_q;

    // redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt(COUNTER,2056)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_i <= 4'd0;
            redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_i == 4'd11)
            begin
                redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_eq <= 1'b0;
            end
            if (redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_eq == 1'b1)
            begin
                redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_i <= $unsigned(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_i <= $unsigned(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_q = redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_i[3:0];

    // valid_fanout_reg37(REG,1241)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg37_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg37_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // valid_fanout_reg38(REG,1242)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg38_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg38_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i76120_push62_k0_zts6mmstv285(BLACKBOX,136)@58
    // out out_feedback_out_62@20000000
    // out out_feedback_valid_out_62@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush62_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i76120_push62_k0_zts6mmstv285 (
        .in_data_in(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out),
        .in_feedback_stall_in_62(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_feedback_stall_out_62),
        .in_keep_going44_fanout_adaptor693(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg38_q),
        .out_data_out(),
        .out_feedback_out_62(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i76120_push62_k0_zts6mmstv285_out_feedback_out_62),
        .out_feedback_valid_out_62(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i76120_push62_k0_zts6mmstv285_out_feedback_valid_out_62),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_notEnable(LOGICAL,2008)
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_notEnable_q = $unsigned(~ (VCC_q));

    // redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_nor(LOGICAL,2009)
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_nor_q = ~ (redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_notEnable_q | redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_sticky_ena_q);

    // redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_last(CONSTANT,2005)
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_last_q = $unsigned(7'b0110110);

    // redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmp(LOGICAL,2006)
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmp_b = {1'b0, redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_q};
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmp_q = $unsigned(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_last_q == redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmp_b ? 1'b1 : 1'b0);

    // redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmpReg(REG,2007)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmpReg_q <= $unsigned(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmp_q);
        end
    end

    // redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_sticky_ena(REG,2010)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_nor_q == 1'b1)
        begin
            redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_sticky_ena_q <= $unsigned(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_cmpReg_q);
        end
    end

    // redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_enaAnd(LOGICAL,2011)
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_enaAnd_q = redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_sticky_ena_q & VCC_q;

    // redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt(COUNTER,2003)
    // low=0, high=55, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_i <= 6'd0;
            redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_i == 6'd54)
            begin
                redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_eq <= 1'b0;
            end
            if (redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_eq == 1'b1)
            begin
                redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_i <= $unsigned(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_i) + $unsigned(6'd9);
            end
            else
            begin
                redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_i <= $unsigned(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_q = redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_i[5:0];

    // redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_wraddr(REG,2004)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_wraddr_q <= $unsigned(6'b110111);
        end
        else
        begin
            redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_wraddr_q <= $unsigned(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_q);
        end
    end

    // redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem(DUALMEM,2002)
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_ia = $unsigned(in_c0_eni19451_16_tpl);
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_aa = redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_wraddr_q;
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_ab = redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_rdcnt_q;
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(56),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(56),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_dmem (
        .clocken1(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_reset0),
        .clock1(clock),
        .address_a(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_aa),
        .data_a(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_ab),
        .q_b(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_q = redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284(BLACKBOX,112)@58
    // out out_feedback_stall_out_62@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop62_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284 (
        .in_data_in(redist149_sync_together202_aunroll_x_in_c0_eni19451_16_tpl_57_mem_q),
        .in_dir(redist265_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_56_q),
        .in_feedback_in_62(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i76120_push62_k0_zts6mmstv285_out_feedback_out_62),
        .in_feedback_valid_in_62(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i76120_push62_k0_zts6mmstv285_out_feedback_valid_out_62),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg37_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out),
        .out_feedback_stall_out_62(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_feedback_stall_out_62),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_wraddr(REG,2057)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_wraddr_q <= $unsigned(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_q);
        end
    end

    // redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem(DUALMEM,2055)
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out);
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_aa = redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_wraddr_q;
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_ab = redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_rdcnt_q;
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_dmem (
        .clocken1(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_reset0),
        .clock1(clock),
        .address_a(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_aa),
        .data_a(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_ab),
        .q_b(redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_q = redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_iq[63:0];

    // redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_notEnable(LOGICAL,2173)
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_nor(LOGICAL,2174)
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_nor_q = ~ (redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_notEnable_q | redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_sticky_ena_q);

    // redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_last(CONSTANT,2170)
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_last_q = $unsigned(5'b01011);

    // redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmp(LOGICAL,2171)
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmp_b = {1'b0, redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_q};
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmp_q = $unsigned(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_last_q == redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmp_b ? 1'b1 : 1'b0);

    // redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmpReg(REG,2172)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmpReg_q <= $unsigned(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmp_q);
        end
    end

    // redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_sticky_ena(REG,2175)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_nor_q == 1'b1)
        begin
            redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_sticky_ena_q <= $unsigned(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_cmpReg_q);
        end
    end

    // redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_enaAnd(LOGICAL,2176)
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_enaAnd_q = redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_sticky_ena_q & VCC_q;

    // redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt(COUNTER,2168)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_i <= 4'd0;
            redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_i == 4'd11)
            begin
                redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_eq <= 1'b0;
            end
            if (redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_eq == 1'b1)
            begin
                redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_i <= $unsigned(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_i <= $unsigned(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_q = redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_i[3:0];

    // valid_fanout_reg35(REG,1239)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg35_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg35_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // valid_fanout_reg36(REG,1240)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg36_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg36_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i117_push61_k0_zts6mmstv283(BLACKBOX,127)@58
    // out out_feedback_out_61@20000000
    // out out_feedback_valid_out_61@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg3_0000ush61_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i117_push61_k0_zts6mmstv283 (
        .in_data_in(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out),
        .in_feedback_stall_in_61(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_feedback_stall_out_61),
        .in_keep_going44_fanout_adaptor693(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg36_q),
        .out_data_out(),
        .out_feedback_out_61(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i117_push61_k0_zts6mmstv283_out_feedback_out_61),
        .out_feedback_valid_out_61(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i117_push61_k0_zts6mmstv283_out_feedback_valid_out_61),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_notEnable(LOGICAL,1998)
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_notEnable_q = $unsigned(~ (VCC_q));

    // redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_nor(LOGICAL,1999)
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_nor_q = ~ (redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_notEnable_q | redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_sticky_ena_q);

    // redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_last(CONSTANT,1995)
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_last_q = $unsigned(7'b0110110);

    // redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmp(LOGICAL,1996)
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmp_b = {1'b0, redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_q};
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmp_q = $unsigned(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_last_q == redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmp_b ? 1'b1 : 1'b0);

    // redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmpReg(REG,1997)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmpReg_q <= $unsigned(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmp_q);
        end
    end

    // redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_sticky_ena(REG,2000)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_nor_q == 1'b1)
        begin
            redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_sticky_ena_q <= $unsigned(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_cmpReg_q);
        end
    end

    // redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_enaAnd(LOGICAL,2001)
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_enaAnd_q = redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_sticky_ena_q & VCC_q;

    // redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt(COUNTER,1993)
    // low=0, high=55, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_i <= 6'd0;
            redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_i == 6'd54)
            begin
                redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_eq <= 1'b0;
            end
            if (redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_eq == 1'b1)
            begin
                redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_i <= $unsigned(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_i) + $unsigned(6'd9);
            end
            else
            begin
                redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_i <= $unsigned(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_q = redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_i[5:0];

    // redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_wraddr(REG,1994)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_wraddr_q <= $unsigned(6'b110111);
        end
        else
        begin
            redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_wraddr_q <= $unsigned(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_q);
        end
    end

    // redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem(DUALMEM,1992)
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_ia = $unsigned(in_c0_eni19451_15_tpl);
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_aa = redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_wraddr_q;
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_ab = redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_rdcnt_q;
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(56),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(56),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_dmem (
        .clocken1(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_reset0),
        .clock1(clock),
        .address_a(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_aa),
        .data_a(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_ab),
        .q_b(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_q = redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282(BLACKBOX,103)@58
    // out out_feedback_stall_out_61@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg3_f0000pop61_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282 (
        .in_data_in(redist148_sync_together202_aunroll_x_in_c0_eni19451_15_tpl_57_mem_q),
        .in_dir(redist265_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_56_q),
        .in_feedback_in_61(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i117_push61_k0_zts6mmstv283_out_feedback_out_61),
        .in_feedback_valid_in_61(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i117_push61_k0_zts6mmstv283_out_feedback_valid_out_61),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg35_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out),
        .out_feedback_stall_out_61(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_feedback_stall_out_61),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_wraddr(REG,2169)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_wraddr_q <= $unsigned(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_q);
        end
    end

    // redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem(DUALMEM,2167)
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out);
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_aa = redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_wraddr_q;
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_ab = redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_rdcnt_q;
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_dmem (
        .clocken1(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_reset0),
        .clock1(clock),
        .address_a(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_aa),
        .data_a(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_ab),
        .q_b(redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_q = redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_iq[63:0];

    // redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_notEnable(LOGICAL,2114)
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_nor(LOGICAL,2115)
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_nor_q = ~ (redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_notEnable_q | redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_sticky_ena_q);

    // redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_last(CONSTANT,2111)
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_last_q = $unsigned(5'b01011);

    // redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmp(LOGICAL,2112)
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmp_b = {1'b0, redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_q};
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmp_q = $unsigned(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_last_q == redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmp_b ? 1'b1 : 1'b0);

    // redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmpReg(REG,2113)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmpReg_q <= $unsigned(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmp_q);
        end
    end

    // redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_sticky_ena(REG,2116)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_nor_q == 1'b1)
        begin
            redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_sticky_ena_q <= $unsigned(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_cmpReg_q);
        end
    end

    // redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_enaAnd(LOGICAL,2117)
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_enaAnd_q = redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_sticky_ena_q & VCC_q;

    // redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt(COUNTER,2109)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_i <= 4'd0;
            redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_i == 4'd11)
            begin
                redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_eq <= 1'b0;
            end
            if (redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_eq == 1'b1)
            begin
                redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_i <= $unsigned(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_i <= $unsigned(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_q = redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_i[3:0];

    // valid_fanout_reg33(REG,1237)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg33_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg33_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // valid_fanout_reg34(REG,1238)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg34_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg34_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i114_push60_k0_zts6mmstv281(BLACKBOX,131)@58
    // out out_feedback_out_60@20000000
    // out out_feedback_valid_out_60@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush60_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i114_push60_k0_zts6mmstv281 (
        .in_data_in(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out),
        .in_feedback_stall_in_60(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_feedback_stall_out_60),
        .in_keep_going44_fanout_adaptor693(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg34_q),
        .out_data_out(),
        .out_feedback_out_60(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i114_push60_k0_zts6mmstv281_out_feedback_out_60),
        .out_feedback_valid_out_60(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i114_push60_k0_zts6mmstv281_out_feedback_valid_out_60),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_notEnable(LOGICAL,1988)
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_notEnable_q = $unsigned(~ (VCC_q));

    // redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_nor(LOGICAL,1989)
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_nor_q = ~ (redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_notEnable_q | redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_sticky_ena_q);

    // redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_last(CONSTANT,1985)
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_last_q = $unsigned(7'b0110110);

    // redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmp(LOGICAL,1986)
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmp_b = {1'b0, redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_q};
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmp_q = $unsigned(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_last_q == redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmp_b ? 1'b1 : 1'b0);

    // redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmpReg(REG,1987)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmpReg_q <= $unsigned(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmp_q);
        end
    end

    // redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_sticky_ena(REG,1990)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_nor_q == 1'b1)
        begin
            redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_sticky_ena_q <= $unsigned(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_cmpReg_q);
        end
    end

    // redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_enaAnd(LOGICAL,1991)
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_enaAnd_q = redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_sticky_ena_q & VCC_q;

    // redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt(COUNTER,1983)
    // low=0, high=55, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_i <= 6'd0;
            redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_i == 6'd54)
            begin
                redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_eq <= 1'b0;
            end
            if (redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_eq == 1'b1)
            begin
                redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_i <= $unsigned(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_i) + $unsigned(6'd9);
            end
            else
            begin
                redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_i <= $unsigned(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_q = redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_i[5:0];

    // redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_wraddr(REG,1984)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_wraddr_q <= $unsigned(6'b110111);
        end
        else
        begin
            redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_wraddr_q <= $unsigned(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_q);
        end
    end

    // redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem(DUALMEM,1982)
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_ia = $unsigned(in_c0_eni19451_14_tpl);
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_aa = redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_wraddr_q;
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_ab = redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_rdcnt_q;
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(56),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(56),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_dmem (
        .clocken1(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_reset0),
        .clock1(clock),
        .address_a(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_aa),
        .data_a(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_ab),
        .q_b(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_q = redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280(BLACKBOX,107)@58
    // out out_feedback_stall_out_60@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop60_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280 (
        .in_data_in(redist147_sync_together202_aunroll_x_in_c0_eni19451_14_tpl_57_mem_q),
        .in_dir(redist265_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_56_q),
        .in_feedback_in_60(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i114_push60_k0_zts6mmstv281_out_feedback_out_60),
        .in_feedback_valid_in_60(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i114_push60_k0_zts6mmstv281_out_feedback_valid_out_60),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg33_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out),
        .out_feedback_stall_out_60(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_feedback_stall_out_60),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_wraddr(REG,2110)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_wraddr_q <= $unsigned(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_q);
        end
    end

    // redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem(DUALMEM,2108)
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out);
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_aa = redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_wraddr_q;
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_ab = redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_rdcnt_q;
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_dmem (
        .clocken1(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_reset0),
        .clock1(clock),
        .address_a(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_aa),
        .data_a(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_ab),
        .q_b(redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_q = redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_iq[63:0];

    // redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_notEnable(LOGICAL,2071)
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_nor(LOGICAL,2072)
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_nor_q = ~ (redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_notEnable_q | redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_sticky_ena_q);

    // redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_last(CONSTANT,2068)
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_last_q = $unsigned(5'b01011);

    // redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmp(LOGICAL,2069)
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmp_b = {1'b0, redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_q};
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmp_q = $unsigned(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_last_q == redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmp_b ? 1'b1 : 1'b0);

    // redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmpReg(REG,2070)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmpReg_q <= $unsigned(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmp_q);
        end
    end

    // redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_sticky_ena(REG,2073)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_nor_q == 1'b1)
        begin
            redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_sticky_ena_q <= $unsigned(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_cmpReg_q);
        end
    end

    // redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_enaAnd(LOGICAL,2074)
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_enaAnd_q = redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_sticky_ena_q & VCC_q;

    // redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt(COUNTER,2066)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_i <= 4'd0;
            redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_i == 4'd11)
            begin
                redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_eq <= 1'b0;
            end
            if (redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_eq == 1'b1)
            begin
                redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_i <= $unsigned(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_i <= $unsigned(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_q = redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_i[3:0];

    // valid_fanout_reg31(REG,1235)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg31_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg31_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // valid_fanout_reg32(REG,1236)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg32_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg32_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i111_push59_k0_zts6mmstv279(BLACKBOX,135)@58
    // out out_feedback_out_59@20000000
    // out out_feedback_valid_out_59@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush59_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i111_push59_k0_zts6mmstv279 (
        .in_data_in(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out),
        .in_feedback_stall_in_59(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_feedback_stall_out_59),
        .in_keep_going44_fanout_adaptor693(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg32_q),
        .out_data_out(),
        .out_feedback_out_59(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i111_push59_k0_zts6mmstv279_out_feedback_out_59),
        .out_feedback_valid_out_59(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i111_push59_k0_zts6mmstv279_out_feedback_valid_out_59),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_notEnable(LOGICAL,1978)
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_notEnable_q = $unsigned(~ (VCC_q));

    // redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_nor(LOGICAL,1979)
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_nor_q = ~ (redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_notEnable_q | redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_sticky_ena_q);

    // redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_last(CONSTANT,1975)
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_last_q = $unsigned(7'b0110110);

    // redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmp(LOGICAL,1976)
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmp_b = {1'b0, redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_q};
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmp_q = $unsigned(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_last_q == redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmp_b ? 1'b1 : 1'b0);

    // redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmpReg(REG,1977)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmpReg_q <= $unsigned(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmp_q);
        end
    end

    // redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_sticky_ena(REG,1980)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_nor_q == 1'b1)
        begin
            redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_sticky_ena_q <= $unsigned(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_cmpReg_q);
        end
    end

    // redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_enaAnd(LOGICAL,1981)
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_enaAnd_q = redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_sticky_ena_q & VCC_q;

    // redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt(COUNTER,1973)
    // low=0, high=55, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_i <= 6'd0;
            redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_i == 6'd54)
            begin
                redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_eq <= 1'b0;
            end
            if (redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_eq == 1'b1)
            begin
                redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_i <= $unsigned(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_i) + $unsigned(6'd9);
            end
            else
            begin
                redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_i <= $unsigned(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_q = redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_i[5:0];

    // redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_wraddr(REG,1974)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_wraddr_q <= $unsigned(6'b110111);
        end
        else
        begin
            redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_wraddr_q <= $unsigned(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_q);
        end
    end

    // redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem(DUALMEM,1972)
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_ia = $unsigned(in_c0_eni19451_13_tpl);
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_aa = redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_wraddr_q;
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_ab = redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_rdcnt_q;
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(56),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(56),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_dmem (
        .clocken1(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_reset0),
        .clock1(clock),
        .address_a(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_aa),
        .data_a(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_ab),
        .q_b(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_q = redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278(BLACKBOX,111)@58
    // out out_feedback_stall_out_59@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop59_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278 (
        .in_data_in(redist146_sync_together202_aunroll_x_in_c0_eni19451_13_tpl_57_mem_q),
        .in_dir(redist265_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_56_q),
        .in_feedback_in_59(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i111_push59_k0_zts6mmstv279_out_feedback_out_59),
        .in_feedback_valid_in_59(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i111_push59_k0_zts6mmstv279_out_feedback_valid_out_59),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg31_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out),
        .out_feedback_stall_out_59(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_feedback_stall_out_59),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_wraddr(REG,2067)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_wraddr_q <= $unsigned(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_q);
        end
    end

    // redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem(DUALMEM,2065)
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out);
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_aa = redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_wraddr_q;
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_ab = redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_rdcnt_q;
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_dmem (
        .clocken1(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_reset0),
        .clock1(clock),
        .address_a(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_aa),
        .data_a(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_ab),
        .q_b(redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_q = redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_iq[63:0];

    // valid_fanout_reg29(REG,1233)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg29_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg29_q <= $unsigned(redist158_sync_together202_aunroll_x_in_i_valid_64_q);
        end
    end

    // valid_fanout_reg30(REG,1234)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg30_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg30_q <= $unsigned(redist158_sync_together202_aunroll_x_in_i_valid_64_q);
        end
    end

    // i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210(REG,89)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q <= redist260_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_1_q;
        end
    end

    // redist264_i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q_36(DELAY,1812)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist264_i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q_36 ( .xin(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q), .xout(redist264_i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_push_i1_notcmp88103_push57_k0_zts6mmstv277(BLACKBOX,118)@66
    // out out_feedback_out_57@20000000
    // out out_feedback_valid_out_57@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i1_notcmp0000ush57_k0_zts6mmstv20 thei_llvm_fpga_push_i1_notcmp88103_push57_k0_zts6mmstv277 (
        .in_data_in(i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_data_out),
        .in_feedback_stall_in_57(i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_feedback_stall_out_57),
        .in_keep_going44_fanout_adaptor694(redist264_i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q_36_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg30_q),
        .out_data_out(),
        .out_feedback_out_57(i_llvm_fpga_push_i1_notcmp88103_push57_k0_zts6mmstv277_out_feedback_out_57),
        .out_feedback_valid_out_57(i_llvm_fpga_push_i1_notcmp88103_push57_k0_zts6mmstv277_out_feedback_valid_out_57),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist266_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_64(DELAY,1814)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist266_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_64 ( .xin(redist265_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_56_q), .xout(redist266_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_64_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_notEnable(LOGICAL,1968)
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_notEnable_q = $unsigned(~ (VCC_q));

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_nor(LOGICAL,1969)
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_nor_q = ~ (redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_notEnable_q | redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_sticky_ena_q);

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_last(CONSTANT,1965)
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_last_q = $unsigned(6'b011101);

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmp(LOGICAL,1966)
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmp_b = {1'b0, redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_q};
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmp_q = $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_last_q == redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmp_b ? 1'b1 : 1'b0);

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmpReg(REG,1967)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmpReg_q <= $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmp_q);
        end
    end

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_sticky_ena(REG,1970)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_nor_q == 1'b1)
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_sticky_ena_q <= $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_cmpReg_q);
        end
    end

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_enaAnd(LOGICAL,1971)
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_enaAnd_q = redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_sticky_ena_q & VCC_q;

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt(COUNTER,1963)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_i <= 5'd0;
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_i == 5'd29)
            begin
                redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_eq <= 1'b0;
            end
            if (redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_eq == 1'b1)
            begin
                redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_i <= $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_i <= $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_q = redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_i[4:0];

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_nor(LOGICAL,2334)
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_nor_q = ~ (redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_notEnable_q | redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_sticky_ena_q);

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_last(CONSTANT,2330)
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_last_q = $unsigned(6'b011110);

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmp(LOGICAL,2331)
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmp_b = {1'b0, redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_rdcnt_q};
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmp_q = $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_last_q == redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmpReg(REG,2332)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmpReg_q <= $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmp_q);
        end
    end

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_sticky_ena(REG,2335)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_nor_q == 1'b1)
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_sticky_ena_q <= $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_cmpReg_q);
        end
    end

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_enaAnd(LOGICAL,2336)
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_enaAnd_q = redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_sticky_ena_q & VCC_q;

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_rdcnt(COUNTER,2328)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_rdcnt_i <= $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_rdcnt_q = redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_rdcnt_i[4:0];

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_wraddr(REG,2329)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_wraddr_q <= $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_rdcnt_q);
        end
    end

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem(DUALMEM,2327)
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_ia = $unsigned(in_c0_eni19451_12_tpl);
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_aa = redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_wraddr_q;
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_ab = redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_rdcnt_q;
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_dmem (
        .clocken1(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_aa),
        .data_a(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_ab),
        .q_b(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_q = redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_iq[0:0];

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_wraddr(REG,1964)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_wraddr_q <= $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_q);
        end
    end

    // redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem(DUALMEM,1962)
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_ia = $unsigned(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_split_0_mem_q);
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_aa = redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_wraddr_q;
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_ab = redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_rdcnt_q;
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_dmem (
        .clocken1(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_reset0),
        .clock1(clock),
        .address_a(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_aa),
        .data_a(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_ab),
        .q_b(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_q = redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_iq[0:0];

    // i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276(BLACKBOX,95)@66
    // out out_feedback_stall_out_57@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i1_notcmp80000pop57_k0_zts6mmstv20 thei_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276 (
        .in_data_in(redist145_sync_together202_aunroll_x_in_c0_eni19451_12_tpl_65_mem_q),
        .in_dir(redist266_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_64_q),
        .in_feedback_in_57(i_llvm_fpga_push_i1_notcmp88103_push57_k0_zts6mmstv277_out_feedback_out_57),
        .in_feedback_valid_in_57(i_llvm_fpga_push_i1_notcmp88103_push57_k0_zts6mmstv277_out_feedback_valid_out_57),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg29_q),
        .out_data_out(i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_data_out),
        .out_feedback_stall_out_57(i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_feedback_stall_out_57),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist256_i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_data_out_6(DELAY,1804)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist256_i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_data_out_6 ( .xin(i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_data_out), .xout(redist256_i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_data_out_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg27(REG,1231)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg27_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg27_q <= $unsigned(redist158_sync_together202_aunroll_x_in_i_valid_64_q);
        end
    end

    // valid_fanout_reg28(REG,1232)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg28_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg28_q <= $unsigned(redist158_sync_together202_aunroll_x_in_i_valid_64_q);
        end
    end

    // i_llvm_fpga_push_i1_exitcond5499_push56_k0_zts6mmstv275(BLACKBOX,115)@66
    // out out_feedback_out_56@20000000
    // out out_feedback_valid_out_56@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i1_exitco0000ush56_k0_zts6mmstv20 thei_llvm_fpga_push_i1_exitcond5499_push56_k0_zts6mmstv275 (
        .in_data_in(i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_data_out),
        .in_feedback_stall_in_56(i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_feedback_stall_out_56),
        .in_keep_going44_fanout_adaptor694(redist264_i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q_36_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg28_q),
        .out_data_out(),
        .out_feedback_out_56(i_llvm_fpga_push_i1_exitcond5499_push56_k0_zts6mmstv275_out_feedback_out_56),
        .out_feedback_valid_out_56(i_llvm_fpga_push_i1_exitcond5499_push56_k0_zts6mmstv275_out_feedback_valid_out_56),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_notEnable(LOGICAL,1958)
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_notEnable_q = $unsigned(~ (VCC_q));

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_nor(LOGICAL,1959)
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_nor_q = ~ (redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_notEnable_q | redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_sticky_ena_q);

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_last(CONSTANT,1955)
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_last_q = $unsigned(6'b011101);

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmp(LOGICAL,1956)
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmp_b = {1'b0, redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_q};
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmp_q = $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_last_q == redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmp_b ? 1'b1 : 1'b0);

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmpReg(REG,1957)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmpReg_q <= $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmp_q);
        end
    end

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_sticky_ena(REG,1960)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_nor_q == 1'b1)
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_sticky_ena_q <= $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_cmpReg_q);
        end
    end

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_enaAnd(LOGICAL,1961)
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_enaAnd_q = redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_sticky_ena_q & VCC_q;

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt(COUNTER,1953)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_i <= 5'd0;
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_i == 5'd29)
            begin
                redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_eq <= 1'b0;
            end
            if (redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_eq == 1'b1)
            begin
                redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_i <= $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_i <= $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_q = redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_i[4:0];

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_nor(LOGICAL,2324)
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_nor_q = ~ (redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_notEnable_q | redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_sticky_ena_q);

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_last(CONSTANT,2320)
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_last_q = $unsigned(6'b011110);

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmp(LOGICAL,2321)
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmp_b = {1'b0, redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_rdcnt_q};
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmp_q = $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_last_q == redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmpReg(REG,2322)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmpReg_q <= $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmp_q);
        end
    end

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_sticky_ena(REG,2325)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_nor_q == 1'b1)
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_sticky_ena_q <= $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_cmpReg_q);
        end
    end

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_enaAnd(LOGICAL,2326)
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_enaAnd_q = redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_sticky_ena_q & VCC_q;

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_rdcnt(COUNTER,2318)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_rdcnt_i <= $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_rdcnt_q = redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_rdcnt_i[4:0];

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_wraddr(REG,2319)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_wraddr_q <= $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_rdcnt_q);
        end
    end

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem(DUALMEM,2317)
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_ia = $unsigned(in_c0_eni19451_11_tpl);
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_aa = redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_wraddr_q;
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_ab = redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_rdcnt_q;
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_dmem (
        .clocken1(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_aa),
        .data_a(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_ab),
        .q_b(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_q = redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_iq[0:0];

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_wraddr(REG,1954)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_wraddr_q <= $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_q);
        end
    end

    // redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem(DUALMEM,1952)
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_ia = $unsigned(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_split_0_mem_q);
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_aa = redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_wraddr_q;
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_ab = redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_rdcnt_q;
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_dmem (
        .clocken1(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_reset0),
        .clock1(clock),
        .address_a(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_aa),
        .data_a(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_ab),
        .q_b(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_q = redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_iq[0:0];

    // i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274(BLACKBOX,93)@66
    // out out_feedback_stall_out_56@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i1_exitcon0000pop56_k0_zts6mmstv20 thei_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274 (
        .in_data_in(redist144_sync_together202_aunroll_x_in_c0_eni19451_11_tpl_65_mem_q),
        .in_dir(redist266_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_64_q),
        .in_feedback_in_56(i_llvm_fpga_push_i1_exitcond5499_push56_k0_zts6mmstv275_out_feedback_out_56),
        .in_feedback_valid_in_56(i_llvm_fpga_push_i1_exitcond5499_push56_k0_zts6mmstv275_out_feedback_valid_out_56),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg27_q),
        .out_data_out(i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_data_out),
        .out_feedback_stall_out_56(i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_feedback_stall_out_56),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist259_i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_data_out_6(DELAY,1807)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist259_i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_data_out_6 ( .xin(i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_data_out), .xout(redist259_i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_data_out_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_masked53_k0_zts6mmstv273(LOGICAL,150)@56 + 1
    assign i_masked53_k0_zts6mmstv273_qi = i_notcmp40_k0_zts6mmstv266_q & i_first_cleanup49_k0_zts6mmstv26_sel_x_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_masked53_k0_zts6mmstv273_delay ( .xin(i_masked53_k0_zts6mmstv273_qi), .xout(i_masked53_k0_zts6mmstv273_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist167_i_masked53_k0_zts6mmstv273_q_16(DELAY,1715)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist167_i_masked53_k0_zts6mmstv273_q_16 ( .xin(i_masked53_k0_zts6mmstv273_q), .xout(redist167_i_masked53_k0_zts6mmstv273_q_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_notEnable(LOGICAL,2373)
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_nor(LOGICAL,2374)
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_nor_q = ~ (redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_notEnable_q | redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_sticky_ena_q);

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_last(CONSTANT,2370)
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_last_q = $unsigned(6'b011110);

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmp(LOGICAL,2371)
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmp_b = {1'b0, redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_rdcnt_q};
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmp_q = $unsigned(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_last_q == redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmpReg(REG,2372)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmpReg_q <= $unsigned(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmp_q);
        end
    end

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_sticky_ena(REG,2375)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_nor_q == 1'b1)
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_sticky_ena_q <= $unsigned(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_cmpReg_q);
        end
    end

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_enaAnd(LOGICAL,2376)
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_enaAnd_q = redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_sticky_ena_q & VCC_q;

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_rdcnt(COUNTER,2368)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_rdcnt_i <= $unsigned(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_rdcnt_q = redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_rdcnt_i[4:0];

    // redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_notEnable(LOGICAL,2213)
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_nor(LOGICAL,2214)
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_nor_q = ~ (redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_notEnable_q | redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_sticky_ena_q);

    // redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_last(CONSTANT,2210)
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmp(LOGICAL,2211)
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmp_b = {1'b0, redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_q};
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmp_q = $unsigned(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_last_q == redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmpReg(REG,2212)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmpReg_q <= $unsigned(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmp_q);
        end
    end

    // redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_sticky_ena(REG,2215)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_nor_q == 1'b1)
        begin
            redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_sticky_ena_q <= $unsigned(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_cmpReg_q);
        end
    end

    // redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_enaAnd(LOGICAL,2216)
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_enaAnd_q = redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_sticky_ena_q & VCC_q;

    // redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt(COUNTER,2208)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_i <= 5'd0;
            redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_i <= $unsigned(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_i <= $unsigned(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_q = redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg8(REG,1212)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg8_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg8_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg9(REG,1213)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg9_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg9_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor_k0_zts6mmstv212(REG,90)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor_k0_zts6mmstv212_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor_k0_zts6mmstv212_q <= redist260_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_1_q;
        end
    end

    // i_llvm_fpga_push_i64_arg0_sync_buffer1152_push73_k0_zts6mmstv225(BLACKBOX,124)@30
    // out out_feedback_out_73@20000000
    // out out_feedback_valid_out_73@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg0_0000ush73_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg0_sync_buffer1152_push73_k0_zts6mmstv225 (
        .in_data_in(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_q),
        .in_feedback_stall_in_73(i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_feedback_stall_out_73),
        .in_keep_going44_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor_k0_zts6mmstv212_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg9_q),
        .out_data_out(),
        .out_feedback_out_73(i_llvm_fpga_push_i64_arg0_sync_buffer1152_push73_k0_zts6mmstv225_out_feedback_out_73),
        .out_feedback_valid_out_73(i_llvm_fpga_push_i64_arg0_sync_buffer1152_push73_k0_zts6mmstv225_out_feedback_valid_out_73),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor692_k0_zts6mmstv22(REG,86)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor692_k0_zts6mmstv22_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor692_k0_zts6mmstv22_q <= in_c0_eni19451_1_tpl;
        end
    end

    // redist137_sync_together202_aunroll_x_in_c0_eni19451_4_tpl_1(DELAY,1685)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist137_sync_together202_aunroll_x_in_c0_eni19451_4_tpl_1_q <= '0;
        end
        else
        begin
            redist137_sync_together202_aunroll_x_in_c0_eni19451_4_tpl_1_q <= $unsigned(in_c0_eni19451_4_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224(BLACKBOX,100)@2
    // out out_feedback_stall_out_73@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg0_s0000pop73_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224 (
        .in_data_in(redist137_sync_together202_aunroll_x_in_c0_eni19451_4_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor692_k0_zts6mmstv22_q),
        .in_feedback_in_73(i_llvm_fpga_push_i64_arg0_sync_buffer1152_push73_k0_zts6mmstv225_out_feedback_out_73),
        .in_feedback_valid_in_73(i_llvm_fpga_push_i64_arg0_sync_buffer1152_push73_k0_zts6mmstv225_out_feedback_valid_out_73),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg8_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out),
        .out_feedback_stall_out_73(i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_feedback_stall_out_73),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_wraddr(REG,2209)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_wraddr_q <= $unsigned(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_q);
        end
    end

    // redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem(DUALMEM,2207)
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out);
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_aa = redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_wraddr_q;
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_ab = redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_rdcnt_q;
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_dmem (
        .clocken1(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_aa),
        .data_a(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_ab),
        .q_b(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_q = redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_iq[63:0];

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_wraddr(REG,2369)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_wraddr_q <= $unsigned(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_rdcnt_q);
        end
    end

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem(DUALMEM,2367)
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_ia = $unsigned(redist251_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_28_mem_q);
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_aa = redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_wraddr_q;
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_ab = redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_rdcnt_q;
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_dmem (
        .clocken1(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_aa),
        .data_a(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_ab),
        .q_b(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_q = redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_iq[63:0];

    // redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63(DELAY,1800)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_delay_0 <= '0;
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_q <= '0;
        end
        else
        begin
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_delay_0 <= $unsigned(redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_split_0_mem_q);
            redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_q <= redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_delay_0;
        end
    end

    // i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select(BITSELECT,1539)@65
    assign i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_b = redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_q[63:54];
    assign i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_c = redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_q[53:36];
    assign i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_d = redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_q[35:18];
    assign i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_e = redist252_i_llvm_fpga_pop_i64_arg0_sync_buffer1152_pop73_k0_zts6mmstv224_out_data_out_63_q[17:0];

    // redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_notEnable(LOGICAL,2313)
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_nor(LOGICAL,2314)
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_nor_q = ~ (redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_notEnable_q | redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena_q);

    // redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_last(CONSTANT,2310)
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_last_q = $unsigned(6'b011110);

    // redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp(LOGICAL,2311)
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_b = {1'b0, redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_q};
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_q = $unsigned(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_last_q == redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmpReg(REG,2312)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmpReg_q <= $unsigned(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_q);
        end
    end

    // redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena(REG,2315)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_nor_q == 1'b1)
        begin
            redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena_q <= $unsigned(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmpReg_q);
        end
    end

    // redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_enaAnd(LOGICAL,2316)
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_enaAnd_q = redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena_q & VCC_q;

    // redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt(COUNTER,2308)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_i <= $unsigned(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_q = redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_i[4:0];

    // valid_fanout_reg6(REG,1210)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg6_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg6_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg7(REG,1211)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg7_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg7_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // redist188_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_1(DELAY,1736)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist188_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_1_q <= '0;
        end
        else
        begin
            redist188_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_1_q <= $unsigned(i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out);
        end
    end

    // redist189_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_2(DELAY,1737)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist189_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_2_q <= '0;
        end
        else
        begin
            redist189_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_2_q <= $unsigned(redist188_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_1_q);
        end
    end

    // redist190_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_3(DELAY,1738)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_3_q <= '0;
        end
        else
        begin
            redist190_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_3_q <= $unsigned(redist189_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_2_q);
        end
    end

    // redist191_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_4(DELAY,1739)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist191_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_4_q <= '0;
        end
        else
        begin
            redist191_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_4_q <= $unsigned(redist190_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_3_q);
        end
    end

    // redist192_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_5(DELAY,1740)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_5_q <= '0;
        end
        else
        begin
            redist192_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_5_q <= $unsigned(redist191_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_4_q);
        end
    end

    // redist193_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_6(DELAY,1741)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_6_q <= '0;
        end
        else
        begin
            redist193_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_6_q <= $unsigned(redist192_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_5_q);
        end
    end

    // redist194_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_7(DELAY,1742)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_7_q <= '0;
        end
        else
        begin
            redist194_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_7_q <= $unsigned(redist193_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_6_q);
        end
    end

    // redist195_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_8(DELAY,1743)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_8_q <= '0;
        end
        else
        begin
            redist195_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_8_q <= $unsigned(redist194_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_7_q);
        end
    end

    // redist196_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_9(DELAY,1744)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist196_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_9_q <= '0;
        end
        else
        begin
            redist196_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_9_q <= $unsigned(redist195_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_8_q);
        end
    end

    // redist197_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_10(DELAY,1745)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist197_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_10_q <= '0;
        end
        else
        begin
            redist197_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_10_q <= $unsigned(redist196_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_9_q);
        end
    end

    // redist198_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_11(DELAY,1746)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist198_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_11_q <= '0;
        end
        else
        begin
            redist198_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_11_q <= $unsigned(redist197_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_10_q);
        end
    end

    // redist199_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_12(DELAY,1747)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_12_q <= '0;
        end
        else
        begin
            redist199_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_12_q <= $unsigned(redist198_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_11_q);
        end
    end

    // redist200_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_13(DELAY,1748)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist200_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_13_q <= '0;
        end
        else
        begin
            redist200_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_13_q <= $unsigned(redist199_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_12_q);
        end
    end

    // redist201_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_14(DELAY,1749)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist201_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_14_q <= '0;
        end
        else
        begin
            redist201_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_14_q <= $unsigned(redist200_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_13_q);
        end
    end

    // redist202_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_15(DELAY,1750)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist202_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_15_q <= '0;
        end
        else
        begin
            redist202_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_15_q <= $unsigned(redist201_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_14_q);
        end
    end

    // redist203_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_16(DELAY,1751)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_16_q <= '0;
        end
        else
        begin
            redist203_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_16_q <= $unsigned(redist202_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_15_q);
        end
    end

    // redist204_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_17(DELAY,1752)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_17_q <= '0;
        end
        else
        begin
            redist204_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_17_q <= $unsigned(redist203_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_16_q);
        end
    end

    // redist205_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_18(DELAY,1753)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist205_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_18_q <= '0;
        end
        else
        begin
            redist205_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_18_q <= $unsigned(redist204_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_17_q);
        end
    end

    // redist206_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_19(DELAY,1754)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist206_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_19_q <= '0;
        end
        else
        begin
            redist206_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_19_q <= $unsigned(redist205_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_18_q);
        end
    end

    // redist207_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_20(DELAY,1755)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist207_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_20_q <= '0;
        end
        else
        begin
            redist207_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_20_q <= $unsigned(redist206_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_19_q);
        end
    end

    // redist208_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_21(DELAY,1756)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_21_q <= '0;
        end
        else
        begin
            redist208_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_21_q <= $unsigned(redist207_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_20_q);
        end
    end

    // redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_22(DELAY,1757)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_22_q <= '0;
        end
        else
        begin
            redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_22_q <= $unsigned(redist208_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_21_q);
        end
    end

    // redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_23(DELAY,1758)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_23_q <= '0;
        end
        else
        begin
            redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_23_q <= $unsigned(redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_22_q);
        end
    end

    // redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_24(DELAY,1759)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_24_q <= '0;
        end
        else
        begin
            redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_24_q <= $unsigned(redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_23_q);
        end
    end

    // redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_25(DELAY,1760)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_25_q <= '0;
        end
        else
        begin
            redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_25_q <= $unsigned(redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_24_q);
        end
    end

    // redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_26(DELAY,1761)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_26_q <= '0;
        end
        else
        begin
            redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_26_q <= $unsigned(redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_25_q);
        end
    end

    // redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_27(DELAY,1762)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_27_q <= '0;
        end
        else
        begin
            redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_27_q <= $unsigned(redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_26_q);
        end
    end

    // redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_28(DELAY,1763)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_28_q <= '0;
        end
        else
        begin
            redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_28_q <= $unsigned(redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_27_q);
        end
    end

    // i_llvm_fpga_push_i64_arg0_sync_buffer5151_push72_k0_zts6mmstv222(BLACKBOX,125)@30
    // out out_feedback_out_72@20000000
    // out out_feedback_valid_out_72@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg0_0000ush72_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg0_sync_buffer5151_push72_k0_zts6mmstv222 (
        .in_data_in(redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_28_q),
        .in_feedback_stall_in_72(i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_feedback_stall_out_72),
        .in_keep_going44_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor_k0_zts6mmstv212_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg7_q),
        .out_data_out(),
        .out_feedback_out_72(i_llvm_fpga_push_i64_arg0_sync_buffer5151_push72_k0_zts6mmstv222_out_feedback_out_72),
        .out_feedback_valid_out_72(i_llvm_fpga_push_i64_arg0_sync_buffer5151_push72_k0_zts6mmstv222_out_feedback_valid_out_72),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist136_sync_together202_aunroll_x_in_c0_eni19451_3_tpl_1(DELAY,1684)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_sync_together202_aunroll_x_in_c0_eni19451_3_tpl_1_q <= '0;
        end
        else
        begin
            redist136_sync_together202_aunroll_x_in_c0_eni19451_3_tpl_1_q <= $unsigned(in_c0_eni19451_3_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221(BLACKBOX,101)@2
    // out out_feedback_stall_out_72@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg0_s0000pop72_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221 (
        .in_data_in(redist136_sync_together202_aunroll_x_in_c0_eni19451_3_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor692_k0_zts6mmstv22_q),
        .in_feedback_in_72(i_llvm_fpga_push_i64_arg0_sync_buffer5151_push72_k0_zts6mmstv222_out_feedback_out_72),
        .in_feedback_valid_in_72(i_llvm_fpga_push_i64_arg0_sync_buffer5151_push72_k0_zts6mmstv222_out_feedback_valid_out_72),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg6_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out),
        .out_feedback_stall_out_72(i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_feedback_stall_out_72),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // topBitsDOR63_uid253_i_unnamed_k0_zts6mmstv223(BITSELECT,252)@2
    assign topBitsDOR63_uid253_i_unnamed_k0_zts6mmstv223_b = i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out[63:1];

    // topBitsDOR_uid254_i_unnamed_k0_zts6mmstv223(LOGICAL,253)@2
    assign topBitsDOR_uid254_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR63_uid253_i_unnamed_k0_zts6mmstv223_b != 63'b000000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow63_uid250_i_unnamed_k0_zts6mmstv223(BITSELECT,249)@2
    assign dSubChunkLow63_uid250_i_unnamed_k0_zts6mmstv223_in = i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out[0:0];
    assign dSubChunkLow63_uid250_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow63_uid250_i_unnamed_k0_zts6mmstv223_in[0:0];

    // c_i64_0146(CONSTANT,72)
    assign c_i64_0146_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);

    // c_i64_2145(CONSTANT,74)
    assign c_i64_2145_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000010);

    // valid_fanout_reg4(REG,1208)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg4_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg4_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg5(REG,1209)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg5_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg5_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_notEnable(LOGICAL,2233)
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_nor(LOGICAL,2234)
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_nor_q = ~ (redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_notEnable_q | redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_sticky_ena_q);

    // redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_last(CONSTANT,2230)
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmp(LOGICAL,2231)
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmp_b = {1'b0, redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_q};
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmp_q = $unsigned(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_last_q == redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmpReg(REG,2232)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmpReg_q <= $unsigned(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmp_q);
        end
    end

    // redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_sticky_ena(REG,2235)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_nor_q == 1'b1)
        begin
            redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_sticky_ena_q <= $unsigned(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_cmpReg_q);
        end
    end

    // redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_enaAnd(LOGICAL,2236)
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_enaAnd_q = redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_sticky_ena_q & VCC_q;

    // redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt(COUNTER,2228)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_i <= 5'd0;
            redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_i <= $unsigned(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_i <= $unsigned(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_q = redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_i[4:0];

    // redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_wraddr(REG,2229)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_wraddr_q <= $unsigned(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_q);
        end
    end

    // redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem(DUALMEM,2227)
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out);
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_aa = redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_wraddr_q;
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_ab = redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_rdcnt_q;
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_dmem (
        .clocken1(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_aa),
        .data_a(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_ab),
        .q_b(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_q = redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_iq[63:0];

    // i_llvm_fpga_push_i64_acl_080_i285_pop12107_push58_k0_zts6mmstv219(BLACKBOX,122)@30
    // out out_feedback_out_58@20000000
    // out out_feedback_valid_out_58@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_acl_00000ush58_k0_zts6mmstv20 thei_llvm_fpga_push_i64_acl_080_i285_pop12107_push58_k0_zts6mmstv219 (
        .in_data_in(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_q),
        .in_feedback_stall_in_58(i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_feedback_stall_out_58),
        .in_keep_going44_fanout_adaptor694(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg5_q),
        .out_data_out(),
        .out_feedback_out_58(i_llvm_fpga_push_i64_acl_080_i285_pop12107_push58_k0_zts6mmstv219_out_feedback_out_58),
        .out_feedback_valid_out_58(i_llvm_fpga_push_i64_acl_080_i285_pop12107_push58_k0_zts6mmstv219_out_feedback_valid_out_58),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist135_sync_together202_aunroll_x_in_c0_eni19451_2_tpl_1(DELAY,1683)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_sync_together202_aunroll_x_in_c0_eni19451_2_tpl_1_q <= '0;
        end
        else
        begin
            redist135_sync_together202_aunroll_x_in_c0_eni19451_2_tpl_1_q <= $unsigned(in_c0_eni19451_2_tpl);
        end
    end

    // i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218(BLACKBOX,98)@2
    // out out_feedback_stall_out_58@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_acl_080000pop58_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218 (
        .in_data_in(redist135_sync_together202_aunroll_x_in_c0_eni19451_2_tpl_1_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q),
        .in_feedback_in_58(i_llvm_fpga_push_i64_acl_080_i285_pop12107_push58_k0_zts6mmstv219_out_feedback_out_58),
        .in_feedback_valid_in_58(i_llvm_fpga_push_i64_acl_080_i285_pop12107_push58_k0_zts6mmstv219_out_feedback_valid_out_58),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg4_q),
        .out_data_out(i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out),
        .out_feedback_stall_out_58(i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_feedback_stall_out_58),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv220(LOGICAL,160)@2
    assign i_unnamed_k0_zts6mmstv220_q = i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out | c_i64_2145_q;

    // i_unnamed_k0_zts6mmstv220_vt_select_0_merged_bit_select(BITSELECT,1542)@2
    assign i_unnamed_k0_zts6mmstv220_vt_select_0_merged_bit_select_b = i_unnamed_k0_zts6mmstv220_q[0:0];
    assign i_unnamed_k0_zts6mmstv220_vt_select_0_merged_bit_select_c = i_unnamed_k0_zts6mmstv220_q[63:2];

    // i_unnamed_k0_zts6mmstv220_vt_join(BITJOIN,162)@2
    assign i_unnamed_k0_zts6mmstv220_vt_join_q = {i_unnamed_k0_zts6mmstv220_vt_select_0_merged_bit_select_c, VCC_q, i_unnamed_k0_zts6mmstv220_vt_select_0_merged_bit_select_b};

    // x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select(BITSELECT,1543)@2
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_b = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[63:63]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_c = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[62:62]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[61:61]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[60:60]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[59:59]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[58:58]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_h = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[57:57]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_i = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[56:56]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_j = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[55:55]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_k = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[54:54]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_l = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[53:53]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_m = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[52:52]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_n = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[51:51]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[50:50]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_p = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[49:49]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_q = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[48:48]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_r = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[47:47]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_s = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[46:46]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_t = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[45:45]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_u = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[44:44]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_v = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[43:43]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_w = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[42:42]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_x = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[41:41]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_y = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[40:40]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_z = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[39:39]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[38:38]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[37:37]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[36:36]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[35:35]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[34:34]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[33:33]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[32:32]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[31:31]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[30:30]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[29:29]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[28:28]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[27:27]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[26:26]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[25:25]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[24:24]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[23:23]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[22:22]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[21:21]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[20:20]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[19:19]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[18:18]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[17:17]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[16:16]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[15:15]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[14:14]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[13:13]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_1 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[12:12]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_2 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[11:11]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_3 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[10:10]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_4 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[9:9]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_5 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[8:8]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_6 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[7:7]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_7 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[6:6]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_8 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[5:5]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_9 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[4:4]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[3:3]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[2:2]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[1:1]);
    assign x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63 = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q[0:0]);

    // lshl1_uid249_i_unnamed_k0_zts6mmstv223(BITJOIN,248)@2
    assign lshl1_uid249_i_unnamed_k0_zts6mmstv223_q = {c_i64_0146_q, x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_b};

    // nSubChunkLow63_uid251_i_unnamed_k0_zts6mmstv223(BITSELECT,250)@2
    assign nSubChunkLow63_uid251_i_unnamed_k0_zts6mmstv223_in = lshl1_uid249_i_unnamed_k0_zts6mmstv223_q[0:0];
    assign nSubChunkLow63_uid251_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow63_uid251_i_unnamed_k0_zts6mmstv223_in[0:0];

    // r0Sub63_uid252_i_unnamed_k0_zts6mmstv223(SUB,251)@2
    assign r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow63_uid251_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow63_uid250_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_q = r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_o[1:0];

    // cond63_uid255_i_unnamed_k0_zts6mmstv223(BITSELECT,254)@2
    assign cond63_uid255_i_unnamed_k0_zts6mmstv223_in = $unsigned({{63{r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_q[1]}}, r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_q});
    assign cond63_uid255_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond63_uid255_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign63_uid256_i_unnamed_k0_zts6mmstv223(LOGICAL,255)@2
    assign opSign63_uid256_i_unnamed_k0_zts6mmstv223_q = cond63_uid255_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid254_i_unnamed_k0_zts6mmstv223_q;

    // q63_uid262_i_unnamed_k0_zts6mmstv223(LOGICAL,261)@2 + 1
    assign q63_uid262_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign63_uid256_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q63_uid262_i_unnamed_k0_zts6mmstv223_delay ( .xin(q63_uid262_i_unnamed_k0_zts6mmstv223_qi), .xout(q63_uid262_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_wraddr(REG,2309)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_wraddr_q <= $unsigned(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_q);
        end
    end

    // redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem(DUALMEM,2307)
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ia = $unsigned(q63_uid262_i_unnamed_k0_zts6mmstv223_q);
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_aa = redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_wraddr_q;
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ab = redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_q;
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_dmem (
        .clocken1(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_aa),
        .data_a(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ab),
        .q_b(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_q = redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_iq[0:0];

    // redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63(DELAY,1675)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63 ( .xin(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_q), .xout(redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_notEnable(LOGICAL,2303)
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_nor(LOGICAL,2304)
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_nor_q = ~ (redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_notEnable_q | redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena_q);

    // redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_last(CONSTANT,2300)
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_last_q = $unsigned(6'b011110);

    // redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp(LOGICAL,2301)
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_b = {1'b0, redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_q};
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_q = $unsigned(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_last_q == redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmpReg(REG,2302)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmpReg_q <= $unsigned(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_q);
        end
    end

    // redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena(REG,2305)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_nor_q == 1'b1)
        begin
            redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena_q <= $unsigned(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmpReg_q);
        end
    end

    // redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_enaAnd(LOGICAL,2306)
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_enaAnd_q = redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena_q & VCC_q;

    // redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt(COUNTER,2298)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_i <= $unsigned(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_q = redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_i[4:0];

    // topBitsDOR62_uid268_i_unnamed_k0_zts6mmstv223(BITSELECT,267)@3
    assign topBitsDOR62_uid268_i_unnamed_k0_zts6mmstv223_b = redist188_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_1_q[63:2];

    // topBitsDOR_uid269_i_unnamed_k0_zts6mmstv223(LOGICAL,268)@3
    assign topBitsDOR_uid269_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR62_uid268_i_unnamed_k0_zts6mmstv223_b != 62'b00000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow62_uid265_i_unnamed_k0_zts6mmstv223(BITSELECT,264)@3
    assign dSubChunkLow62_uid265_i_unnamed_k0_zts6mmstv223_in = redist188_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_1_q[1:0];
    assign dSubChunkLow62_uid265_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow62_uid265_i_unnamed_k0_zts6mmstv223_in[1:0];

    // lshl63_uid257_i_unnamed_k0_zts6mmstv223(BITSELECT,256)@2
    assign lshl63_uid257_i_unnamed_k0_zts6mmstv223_in = lshl1_uid249_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl63_uid257_i_unnamed_k0_zts6mmstv223_b = lshl63_uid257_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ63_uid259_i_unnamed_k0_zts6mmstv223(CONSTANT,258)
    assign cstZ63_uid259_i_unnamed_k0_zts6mmstv223_q = $unsigned(63'b000000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft63_uid258_i_unnamed_k0_zts6mmstv223(BITSELECT,257)@2
    assign r0SubRangeLeft63_uid258_i_unnamed_k0_zts6mmstv223_in = r0Sub63_uid252_i_unnamed_k0_zts6mmstv223_q[0:0];
    assign r0SubRangeLeft63_uid258_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft63_uid258_i_unnamed_k0_zts6mmstv223_in[0:0];

    // rIteriMuxFirst63_uid260_i_unnamed_k0_zts6mmstv223(BITJOIN,259)@2
    assign rIteriMuxFirst63_uid260_i_unnamed_k0_zts6mmstv223_q = {cstZ63_uid259_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft63_uid258_i_unnamed_k0_zts6mmstv223_b};

    // r63_uid261_i_unnamed_k0_zts6mmstv223(MUX,260)@2 + 1
    assign r63_uid261_i_unnamed_k0_zts6mmstv223_s = opSign63_uid256_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r63_uid261_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r63_uid261_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r63_uid261_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst63_uid260_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r63_uid261_i_unnamed_k0_zts6mmstv223_q <= lshl63_uid257_i_unnamed_k0_zts6mmstv223_b;
                default : r63_uid261_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist0_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_c_1(DELAY,1548)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_c_1_q <= '0;
        end
        else
        begin
            redist0_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_c_1_q <= $unsigned(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_c);
        end
    end

    // lshl1_uid264_i_unnamed_k0_zts6mmstv223(BITJOIN,263)@3
    assign lshl1_uid264_i_unnamed_k0_zts6mmstv223_q = {r63_uid261_i_unnamed_k0_zts6mmstv223_q, redist0_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_c_1_q};

    // nSubChunkLow62_uid266_i_unnamed_k0_zts6mmstv223(BITSELECT,265)@3
    assign nSubChunkLow62_uid266_i_unnamed_k0_zts6mmstv223_in = lshl1_uid264_i_unnamed_k0_zts6mmstv223_q[1:0];
    assign nSubChunkLow62_uid266_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow62_uid266_i_unnamed_k0_zts6mmstv223_in[1:0];

    // r0Sub62_uid267_i_unnamed_k0_zts6mmstv223(SUB,266)@3
    assign r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow62_uid266_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow62_uid265_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_q = r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_o[2:0];

    // cond62_uid270_i_unnamed_k0_zts6mmstv223(BITSELECT,269)@3
    assign cond62_uid270_i_unnamed_k0_zts6mmstv223_in = $unsigned({{62{r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_q[2]}}, r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_q});
    assign cond62_uid270_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond62_uid270_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign62_uid271_i_unnamed_k0_zts6mmstv223(LOGICAL,270)@3
    assign opSign62_uid271_i_unnamed_k0_zts6mmstv223_q = cond62_uid270_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid269_i_unnamed_k0_zts6mmstv223_q;

    // q62_uid277_i_unnamed_k0_zts6mmstv223(LOGICAL,276)@3 + 1
    assign q62_uid277_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign62_uid271_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q62_uid277_i_unnamed_k0_zts6mmstv223_delay ( .xin(q62_uid277_i_unnamed_k0_zts6mmstv223_qi), .xout(q62_uid277_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_wraddr(REG,2299)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_wraddr_q <= $unsigned(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_q);
        end
    end

    // redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem(DUALMEM,2297)
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ia = $unsigned(q62_uid277_i_unnamed_k0_zts6mmstv223_q);
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_aa = redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_wraddr_q;
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ab = redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_q;
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_dmem (
        .clocken1(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_aa),
        .data_a(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ab),
        .q_b(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_q = redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_iq[0:0];

    // redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62(DELAY,1674)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62 ( .xin(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_q), .xout(redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_notEnable(LOGICAL,2293)
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_nor(LOGICAL,2294)
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_nor_q = ~ (redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_notEnable_q | redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena_q);

    // redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_last(CONSTANT,2290)
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_last_q = $unsigned(6'b011110);

    // redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp(LOGICAL,2291)
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_b = {1'b0, redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_q};
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_q = $unsigned(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_last_q == redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmpReg(REG,2292)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmpReg_q <= $unsigned(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_q);
        end
    end

    // redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena(REG,2295)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_nor_q == 1'b1)
        begin
            redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena_q <= $unsigned(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmpReg_q);
        end
    end

    // redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_enaAnd(LOGICAL,2296)
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_enaAnd_q = redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena_q & VCC_q;

    // redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt(COUNTER,2288)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_i <= $unsigned(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_q = redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_i[4:0];

    // topBitsDOR61_uid283_i_unnamed_k0_zts6mmstv223(BITSELECT,282)@4
    assign topBitsDOR61_uid283_i_unnamed_k0_zts6mmstv223_b = redist189_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_2_q[63:3];

    // topBitsDOR_uid284_i_unnamed_k0_zts6mmstv223(LOGICAL,283)@4
    assign topBitsDOR_uid284_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR61_uid283_i_unnamed_k0_zts6mmstv223_b != 61'b0000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow61_uid280_i_unnamed_k0_zts6mmstv223(BITSELECT,279)@4
    assign dSubChunkLow61_uid280_i_unnamed_k0_zts6mmstv223_in = redist189_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_2_q[2:0];
    assign dSubChunkLow61_uid280_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow61_uid280_i_unnamed_k0_zts6mmstv223_in[2:0];

    // lshl62_uid272_i_unnamed_k0_zts6mmstv223(BITSELECT,271)@3
    assign lshl62_uid272_i_unnamed_k0_zts6mmstv223_in = lshl1_uid264_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl62_uid272_i_unnamed_k0_zts6mmstv223_b = lshl62_uid272_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ62_uid274_i_unnamed_k0_zts6mmstv223(CONSTANT,273)
    assign cstZ62_uid274_i_unnamed_k0_zts6mmstv223_q = $unsigned(62'b00000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft62_uid273_i_unnamed_k0_zts6mmstv223(BITSELECT,272)@3
    assign r0SubRangeLeft62_uid273_i_unnamed_k0_zts6mmstv223_in = r0Sub62_uid267_i_unnamed_k0_zts6mmstv223_q[1:0];
    assign r0SubRangeLeft62_uid273_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft62_uid273_i_unnamed_k0_zts6mmstv223_in[1:0];

    // rIteriMuxFirst62_uid275_i_unnamed_k0_zts6mmstv223(BITJOIN,274)@3
    assign rIteriMuxFirst62_uid275_i_unnamed_k0_zts6mmstv223_q = {cstZ62_uid274_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft62_uid273_i_unnamed_k0_zts6mmstv223_b};

    // r62_uid276_i_unnamed_k0_zts6mmstv223(MUX,275)@3 + 1
    assign r62_uid276_i_unnamed_k0_zts6mmstv223_s = opSign62_uid271_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r62_uid276_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r62_uid276_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r62_uid276_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst62_uid275_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r62_uid276_i_unnamed_k0_zts6mmstv223_q <= lshl62_uid272_i_unnamed_k0_zts6mmstv223_b;
                default : r62_uid276_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist1_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2(DELAY,1549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_delay_0 <= '0;
            redist1_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_q <= '0;
        end
        else
        begin
            redist1_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_delay_0 <= $unsigned(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d);
            redist1_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_q <= redist1_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_delay_0;
        end
    end

    // lshl1_uid279_i_unnamed_k0_zts6mmstv223(BITJOIN,278)@4
    assign lshl1_uid279_i_unnamed_k0_zts6mmstv223_q = {r62_uid276_i_unnamed_k0_zts6mmstv223_q, redist1_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_q};

    // nSubChunkLow61_uid281_i_unnamed_k0_zts6mmstv223(BITSELECT,280)@4
    assign nSubChunkLow61_uid281_i_unnamed_k0_zts6mmstv223_in = lshl1_uid279_i_unnamed_k0_zts6mmstv223_q[2:0];
    assign nSubChunkLow61_uid281_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow61_uid281_i_unnamed_k0_zts6mmstv223_in[2:0];

    // r0Sub61_uid282_i_unnamed_k0_zts6mmstv223(SUB,281)@4
    assign r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow61_uid281_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow61_uid280_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_q = r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_o[3:0];

    // cond61_uid285_i_unnamed_k0_zts6mmstv223(BITSELECT,284)@4
    assign cond61_uid285_i_unnamed_k0_zts6mmstv223_in = $unsigned({{61{r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_q[3]}}, r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_q});
    assign cond61_uid285_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond61_uid285_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign61_uid286_i_unnamed_k0_zts6mmstv223(LOGICAL,285)@4
    assign opSign61_uid286_i_unnamed_k0_zts6mmstv223_q = cond61_uid285_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid284_i_unnamed_k0_zts6mmstv223_q;

    // q61_uid292_i_unnamed_k0_zts6mmstv223(LOGICAL,291)@4 + 1
    assign q61_uid292_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign61_uid286_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q61_uid292_i_unnamed_k0_zts6mmstv223_delay ( .xin(q61_uid292_i_unnamed_k0_zts6mmstv223_qi), .xout(q61_uid292_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_wraddr(REG,2289)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_wraddr_q <= $unsigned(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_q);
        end
    end

    // redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem(DUALMEM,2287)
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ia = $unsigned(q61_uid292_i_unnamed_k0_zts6mmstv223_q);
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_aa = redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_wraddr_q;
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ab = redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_q;
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_dmem (
        .clocken1(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_aa),
        .data_a(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ab),
        .q_b(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_q = redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_iq[0:0];

    // redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61(DELAY,1673)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61 ( .xin(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_q), .xout(redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR60_uid298_i_unnamed_k0_zts6mmstv223(BITSELECT,297)@5
    assign topBitsDOR60_uid298_i_unnamed_k0_zts6mmstv223_b = redist190_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_3_q[63:4];

    // topBitsDOR_uid299_i_unnamed_k0_zts6mmstv223(LOGICAL,298)@5
    assign topBitsDOR_uid299_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR60_uid298_i_unnamed_k0_zts6mmstv223_b != 60'b000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow60_uid295_i_unnamed_k0_zts6mmstv223(BITSELECT,294)@5
    assign dSubChunkLow60_uid295_i_unnamed_k0_zts6mmstv223_in = redist190_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_3_q[3:0];
    assign dSubChunkLow60_uid295_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow60_uid295_i_unnamed_k0_zts6mmstv223_in[3:0];

    // lshl61_uid287_i_unnamed_k0_zts6mmstv223(BITSELECT,286)@4
    assign lshl61_uid287_i_unnamed_k0_zts6mmstv223_in = lshl1_uid279_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl61_uid287_i_unnamed_k0_zts6mmstv223_b = lshl61_uid287_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ61_uid289_i_unnamed_k0_zts6mmstv223(CONSTANT,288)
    assign cstZ61_uid289_i_unnamed_k0_zts6mmstv223_q = $unsigned(61'b0000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft61_uid288_i_unnamed_k0_zts6mmstv223(BITSELECT,287)@4
    assign r0SubRangeLeft61_uid288_i_unnamed_k0_zts6mmstv223_in = r0Sub61_uid282_i_unnamed_k0_zts6mmstv223_q[2:0];
    assign r0SubRangeLeft61_uid288_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft61_uid288_i_unnamed_k0_zts6mmstv223_in[2:0];

    // rIteriMuxFirst61_uid290_i_unnamed_k0_zts6mmstv223(BITJOIN,289)@4
    assign rIteriMuxFirst61_uid290_i_unnamed_k0_zts6mmstv223_q = {cstZ61_uid289_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft61_uid288_i_unnamed_k0_zts6mmstv223_b};

    // r61_uid291_i_unnamed_k0_zts6mmstv223(MUX,290)@4 + 1
    assign r61_uid291_i_unnamed_k0_zts6mmstv223_s = opSign61_uid286_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r61_uid291_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r61_uid291_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r61_uid291_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst61_uid290_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r61_uid291_i_unnamed_k0_zts6mmstv223_q <= lshl61_uid287_i_unnamed_k0_zts6mmstv223_b;
                default : r61_uid291_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3(DELAY,1550)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_0 <= '0;
            redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_1 <= '0;
            redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_q <= '0;
        end
        else
        begin
            redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_0 <= $unsigned(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e);
            redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_1 <= redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_0;
            redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_q <= redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_1;
        end
    end

    // lshl1_uid294_i_unnamed_k0_zts6mmstv223(BITJOIN,293)@5
    assign lshl1_uid294_i_unnamed_k0_zts6mmstv223_q = {r61_uid291_i_unnamed_k0_zts6mmstv223_q, redist2_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_q};

    // nSubChunkLow60_uid296_i_unnamed_k0_zts6mmstv223(BITSELECT,295)@5
    assign nSubChunkLow60_uid296_i_unnamed_k0_zts6mmstv223_in = lshl1_uid294_i_unnamed_k0_zts6mmstv223_q[3:0];
    assign nSubChunkLow60_uid296_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow60_uid296_i_unnamed_k0_zts6mmstv223_in[3:0];

    // r0Sub60_uid297_i_unnamed_k0_zts6mmstv223(SUB,296)@5
    assign r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow60_uid296_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow60_uid295_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_q = r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_o[4:0];

    // cond60_uid300_i_unnamed_k0_zts6mmstv223(BITSELECT,299)@5
    assign cond60_uid300_i_unnamed_k0_zts6mmstv223_in = $unsigned({{60{r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_q[4]}}, r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_q});
    assign cond60_uid300_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond60_uid300_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign60_uid301_i_unnamed_k0_zts6mmstv223(LOGICAL,300)@5
    assign opSign60_uid301_i_unnamed_k0_zts6mmstv223_q = cond60_uid300_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid299_i_unnamed_k0_zts6mmstv223_q;

    // q60_uid307_i_unnamed_k0_zts6mmstv223(LOGICAL,306)@5 + 1
    assign q60_uid307_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign60_uid301_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q60_uid307_i_unnamed_k0_zts6mmstv223_delay ( .xin(q60_uid307_i_unnamed_k0_zts6mmstv223_qi), .xout(q60_uid307_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist124_q60_uid307_i_unnamed_k0_zts6mmstv223_q_60(DELAY,1672)
    dspba_delay_ver #( .width(1), .depth(59), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist124_q60_uid307_i_unnamed_k0_zts6mmstv223_q_60 ( .xin(q60_uid307_i_unnamed_k0_zts6mmstv223_q), .xout(redist124_q60_uid307_i_unnamed_k0_zts6mmstv223_q_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR59_uid313_i_unnamed_k0_zts6mmstv223(BITSELECT,312)@6
    assign topBitsDOR59_uid313_i_unnamed_k0_zts6mmstv223_b = redist191_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_4_q[63:5];

    // topBitsDOR_uid314_i_unnamed_k0_zts6mmstv223(LOGICAL,313)@6
    assign topBitsDOR_uid314_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR59_uid313_i_unnamed_k0_zts6mmstv223_b != 59'b00000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow59_uid310_i_unnamed_k0_zts6mmstv223(BITSELECT,309)@6
    assign dSubChunkLow59_uid310_i_unnamed_k0_zts6mmstv223_in = redist191_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_4_q[4:0];
    assign dSubChunkLow59_uid310_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow59_uid310_i_unnamed_k0_zts6mmstv223_in[4:0];

    // lshl60_uid302_i_unnamed_k0_zts6mmstv223(BITSELECT,301)@5
    assign lshl60_uid302_i_unnamed_k0_zts6mmstv223_in = lshl1_uid294_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl60_uid302_i_unnamed_k0_zts6mmstv223_b = lshl60_uid302_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ60_uid304_i_unnamed_k0_zts6mmstv223(CONSTANT,303)
    assign cstZ60_uid304_i_unnamed_k0_zts6mmstv223_q = $unsigned(60'b000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft60_uid303_i_unnamed_k0_zts6mmstv223(BITSELECT,302)@5
    assign r0SubRangeLeft60_uid303_i_unnamed_k0_zts6mmstv223_in = r0Sub60_uid297_i_unnamed_k0_zts6mmstv223_q[3:0];
    assign r0SubRangeLeft60_uid303_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft60_uid303_i_unnamed_k0_zts6mmstv223_in[3:0];

    // rIteriMuxFirst60_uid305_i_unnamed_k0_zts6mmstv223(BITJOIN,304)@5
    assign rIteriMuxFirst60_uid305_i_unnamed_k0_zts6mmstv223_q = {cstZ60_uid304_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft60_uid303_i_unnamed_k0_zts6mmstv223_b};

    // r60_uid306_i_unnamed_k0_zts6mmstv223(MUX,305)@5 + 1
    assign r60_uid306_i_unnamed_k0_zts6mmstv223_s = opSign60_uid301_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r60_uid306_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r60_uid306_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r60_uid306_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst60_uid305_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r60_uid306_i_unnamed_k0_zts6mmstv223_q <= lshl60_uid302_i_unnamed_k0_zts6mmstv223_b;
                default : r60_uid306_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4(DELAY,1551)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_0 <= '0;
            redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_1 <= '0;
            redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_2 <= '0;
            redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_q <= '0;
        end
        else
        begin
            redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_0 <= $unsigned(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f);
            redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_1 <= redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_0;
            redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_2 <= redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_1;
            redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_q <= redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_2;
        end
    end

    // lshl1_uid309_i_unnamed_k0_zts6mmstv223(BITJOIN,308)@6
    assign lshl1_uid309_i_unnamed_k0_zts6mmstv223_q = {r60_uid306_i_unnamed_k0_zts6mmstv223_q, redist3_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_q};

    // nSubChunkLow59_uid311_i_unnamed_k0_zts6mmstv223(BITSELECT,310)@6
    assign nSubChunkLow59_uid311_i_unnamed_k0_zts6mmstv223_in = lshl1_uid309_i_unnamed_k0_zts6mmstv223_q[4:0];
    assign nSubChunkLow59_uid311_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow59_uid311_i_unnamed_k0_zts6mmstv223_in[4:0];

    // r0Sub59_uid312_i_unnamed_k0_zts6mmstv223(SUB,311)@6
    assign r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow59_uid311_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow59_uid310_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_q = r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_o[5:0];

    // cond59_uid315_i_unnamed_k0_zts6mmstv223(BITSELECT,314)@6
    assign cond59_uid315_i_unnamed_k0_zts6mmstv223_in = $unsigned({{59{r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_q[5]}}, r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_q});
    assign cond59_uid315_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond59_uid315_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign59_uid316_i_unnamed_k0_zts6mmstv223(LOGICAL,315)@6
    assign opSign59_uid316_i_unnamed_k0_zts6mmstv223_q = cond59_uid315_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid314_i_unnamed_k0_zts6mmstv223_q;

    // q59_uid322_i_unnamed_k0_zts6mmstv223(LOGICAL,321)@6 + 1
    assign q59_uid322_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign59_uid316_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q59_uid322_i_unnamed_k0_zts6mmstv223_delay ( .xin(q59_uid322_i_unnamed_k0_zts6mmstv223_qi), .xout(q59_uid322_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist123_q59_uid322_i_unnamed_k0_zts6mmstv223_q_59(DELAY,1671)
    dspba_delay_ver #( .width(1), .depth(58), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist123_q59_uid322_i_unnamed_k0_zts6mmstv223_q_59 ( .xin(q59_uid322_i_unnamed_k0_zts6mmstv223_q), .xout(redist123_q59_uid322_i_unnamed_k0_zts6mmstv223_q_59_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR58_uid328_i_unnamed_k0_zts6mmstv223(BITSELECT,327)@7
    assign topBitsDOR58_uid328_i_unnamed_k0_zts6mmstv223_b = redist192_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_5_q[63:6];

    // topBitsDOR_uid329_i_unnamed_k0_zts6mmstv223(LOGICAL,328)@7
    assign topBitsDOR_uid329_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR58_uid328_i_unnamed_k0_zts6mmstv223_b != 58'b0000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow58_uid325_i_unnamed_k0_zts6mmstv223(BITSELECT,324)@7
    assign dSubChunkLow58_uid325_i_unnamed_k0_zts6mmstv223_in = redist192_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_5_q[5:0];
    assign dSubChunkLow58_uid325_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow58_uid325_i_unnamed_k0_zts6mmstv223_in[5:0];

    // lshl59_uid317_i_unnamed_k0_zts6mmstv223(BITSELECT,316)@6
    assign lshl59_uid317_i_unnamed_k0_zts6mmstv223_in = lshl1_uid309_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl59_uid317_i_unnamed_k0_zts6mmstv223_b = lshl59_uid317_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ59_uid319_i_unnamed_k0_zts6mmstv223(CONSTANT,318)
    assign cstZ59_uid319_i_unnamed_k0_zts6mmstv223_q = $unsigned(59'b00000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft59_uid318_i_unnamed_k0_zts6mmstv223(BITSELECT,317)@6
    assign r0SubRangeLeft59_uid318_i_unnamed_k0_zts6mmstv223_in = r0Sub59_uid312_i_unnamed_k0_zts6mmstv223_q[4:0];
    assign r0SubRangeLeft59_uid318_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft59_uid318_i_unnamed_k0_zts6mmstv223_in[4:0];

    // rIteriMuxFirst59_uid320_i_unnamed_k0_zts6mmstv223(BITJOIN,319)@6
    assign rIteriMuxFirst59_uid320_i_unnamed_k0_zts6mmstv223_q = {cstZ59_uid319_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft59_uid318_i_unnamed_k0_zts6mmstv223_b};

    // r59_uid321_i_unnamed_k0_zts6mmstv223(MUX,320)@6 + 1
    assign r59_uid321_i_unnamed_k0_zts6mmstv223_s = opSign59_uid316_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r59_uid321_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r59_uid321_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r59_uid321_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst59_uid320_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r59_uid321_i_unnamed_k0_zts6mmstv223_q <= lshl59_uid317_i_unnamed_k0_zts6mmstv223_b;
                default : r59_uid321_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5(DELAY,1552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_0 <= '0;
            redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_1 <= '0;
            redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_2 <= '0;
            redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_3 <= '0;
            redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_q <= '0;
        end
        else
        begin
            redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_0 <= $unsigned(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g);
            redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_1 <= redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_0;
            redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_2 <= redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_1;
            redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_3 <= redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_2;
            redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_q <= redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_3;
        end
    end

    // lshl1_uid324_i_unnamed_k0_zts6mmstv223(BITJOIN,323)@7
    assign lshl1_uid324_i_unnamed_k0_zts6mmstv223_q = {r59_uid321_i_unnamed_k0_zts6mmstv223_q, redist4_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_q};

    // nSubChunkLow58_uid326_i_unnamed_k0_zts6mmstv223(BITSELECT,325)@7
    assign nSubChunkLow58_uid326_i_unnamed_k0_zts6mmstv223_in = lshl1_uid324_i_unnamed_k0_zts6mmstv223_q[5:0];
    assign nSubChunkLow58_uid326_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow58_uid326_i_unnamed_k0_zts6mmstv223_in[5:0];

    // r0Sub58_uid327_i_unnamed_k0_zts6mmstv223(SUB,326)@7
    assign r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow58_uid326_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow58_uid325_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_q = r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_o[6:0];

    // cond58_uid330_i_unnamed_k0_zts6mmstv223(BITSELECT,329)@7
    assign cond58_uid330_i_unnamed_k0_zts6mmstv223_in = $unsigned({{58{r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_q[6]}}, r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_q});
    assign cond58_uid330_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond58_uid330_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign58_uid331_i_unnamed_k0_zts6mmstv223(LOGICAL,330)@7
    assign opSign58_uid331_i_unnamed_k0_zts6mmstv223_q = cond58_uid330_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid329_i_unnamed_k0_zts6mmstv223_q;

    // q58_uid337_i_unnamed_k0_zts6mmstv223(LOGICAL,336)@7 + 1
    assign q58_uid337_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign58_uid331_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q58_uid337_i_unnamed_k0_zts6mmstv223_delay ( .xin(q58_uid337_i_unnamed_k0_zts6mmstv223_qi), .xout(q58_uid337_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist122_q58_uid337_i_unnamed_k0_zts6mmstv223_q_58(DELAY,1670)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist122_q58_uid337_i_unnamed_k0_zts6mmstv223_q_58 ( .xin(q58_uid337_i_unnamed_k0_zts6mmstv223_q), .xout(redist122_q58_uid337_i_unnamed_k0_zts6mmstv223_q_58_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR57_uid343_i_unnamed_k0_zts6mmstv223(BITSELECT,342)@8
    assign topBitsDOR57_uid343_i_unnamed_k0_zts6mmstv223_b = redist193_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_6_q[63:7];

    // topBitsDOR_uid344_i_unnamed_k0_zts6mmstv223(LOGICAL,343)@8
    assign topBitsDOR_uid344_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR57_uid343_i_unnamed_k0_zts6mmstv223_b != 57'b000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow57_uid340_i_unnamed_k0_zts6mmstv223(BITSELECT,339)@8
    assign dSubChunkLow57_uid340_i_unnamed_k0_zts6mmstv223_in = redist193_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_6_q[6:0];
    assign dSubChunkLow57_uid340_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow57_uid340_i_unnamed_k0_zts6mmstv223_in[6:0];

    // lshl58_uid332_i_unnamed_k0_zts6mmstv223(BITSELECT,331)@7
    assign lshl58_uid332_i_unnamed_k0_zts6mmstv223_in = lshl1_uid324_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl58_uid332_i_unnamed_k0_zts6mmstv223_b = lshl58_uid332_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ58_uid334_i_unnamed_k0_zts6mmstv223(CONSTANT,333)
    assign cstZ58_uid334_i_unnamed_k0_zts6mmstv223_q = $unsigned(58'b0000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft58_uid333_i_unnamed_k0_zts6mmstv223(BITSELECT,332)@7
    assign r0SubRangeLeft58_uid333_i_unnamed_k0_zts6mmstv223_in = r0Sub58_uid327_i_unnamed_k0_zts6mmstv223_q[5:0];
    assign r0SubRangeLeft58_uid333_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft58_uid333_i_unnamed_k0_zts6mmstv223_in[5:0];

    // rIteriMuxFirst58_uid335_i_unnamed_k0_zts6mmstv223(BITJOIN,334)@7
    assign rIteriMuxFirst58_uid335_i_unnamed_k0_zts6mmstv223_q = {cstZ58_uid334_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft58_uid333_i_unnamed_k0_zts6mmstv223_b};

    // r58_uid336_i_unnamed_k0_zts6mmstv223(MUX,335)@7 + 1
    assign r58_uid336_i_unnamed_k0_zts6mmstv223_s = opSign58_uid331_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r58_uid336_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r58_uid336_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r58_uid336_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst58_uid335_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r58_uid336_i_unnamed_k0_zts6mmstv223_q <= lshl58_uid332_i_unnamed_k0_zts6mmstv223_b;
                default : r58_uid336_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist5_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_h_6(DELAY,1553)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist5_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_h_6 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_h), .xout(redist5_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_h_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid339_i_unnamed_k0_zts6mmstv223(BITJOIN,338)@8
    assign lshl1_uid339_i_unnamed_k0_zts6mmstv223_q = {r58_uid336_i_unnamed_k0_zts6mmstv223_q, redist5_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_h_6_q};

    // nSubChunkLow57_uid341_i_unnamed_k0_zts6mmstv223(BITSELECT,340)@8
    assign nSubChunkLow57_uid341_i_unnamed_k0_zts6mmstv223_in = lshl1_uid339_i_unnamed_k0_zts6mmstv223_q[6:0];
    assign nSubChunkLow57_uid341_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow57_uid341_i_unnamed_k0_zts6mmstv223_in[6:0];

    // r0Sub57_uid342_i_unnamed_k0_zts6mmstv223(SUB,341)@8
    assign r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow57_uid341_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow57_uid340_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_q = r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_o[7:0];

    // cond57_uid345_i_unnamed_k0_zts6mmstv223(BITSELECT,344)@8
    assign cond57_uid345_i_unnamed_k0_zts6mmstv223_in = $unsigned({{57{r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_q[7]}}, r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_q});
    assign cond57_uid345_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond57_uid345_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign57_uid346_i_unnamed_k0_zts6mmstv223(LOGICAL,345)@8
    assign opSign57_uid346_i_unnamed_k0_zts6mmstv223_q = cond57_uid345_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid344_i_unnamed_k0_zts6mmstv223_q;

    // q57_uid352_i_unnamed_k0_zts6mmstv223(LOGICAL,351)@8 + 1
    assign q57_uid352_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign57_uid346_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q57_uid352_i_unnamed_k0_zts6mmstv223_delay ( .xin(q57_uid352_i_unnamed_k0_zts6mmstv223_qi), .xout(q57_uid352_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist121_q57_uid352_i_unnamed_k0_zts6mmstv223_q_57(DELAY,1669)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist121_q57_uid352_i_unnamed_k0_zts6mmstv223_q_57 ( .xin(q57_uid352_i_unnamed_k0_zts6mmstv223_q), .xout(redist121_q57_uid352_i_unnamed_k0_zts6mmstv223_q_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR56_uid358_i_unnamed_k0_zts6mmstv223(BITSELECT,357)@9
    assign topBitsDOR56_uid358_i_unnamed_k0_zts6mmstv223_b = redist194_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_7_q[63:8];

    // topBitsDOR_uid359_i_unnamed_k0_zts6mmstv223(LOGICAL,358)@9
    assign topBitsDOR_uid359_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR56_uid358_i_unnamed_k0_zts6mmstv223_b != 56'b00000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow56_uid355_i_unnamed_k0_zts6mmstv223(BITSELECT,354)@9
    assign dSubChunkLow56_uid355_i_unnamed_k0_zts6mmstv223_in = redist194_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_7_q[7:0];
    assign dSubChunkLow56_uid355_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow56_uid355_i_unnamed_k0_zts6mmstv223_in[7:0];

    // lshl57_uid347_i_unnamed_k0_zts6mmstv223(BITSELECT,346)@8
    assign lshl57_uid347_i_unnamed_k0_zts6mmstv223_in = lshl1_uid339_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl57_uid347_i_unnamed_k0_zts6mmstv223_b = lshl57_uid347_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ57_uid349_i_unnamed_k0_zts6mmstv223(CONSTANT,348)
    assign cstZ57_uid349_i_unnamed_k0_zts6mmstv223_q = $unsigned(57'b000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft57_uid348_i_unnamed_k0_zts6mmstv223(BITSELECT,347)@8
    assign r0SubRangeLeft57_uid348_i_unnamed_k0_zts6mmstv223_in = r0Sub57_uid342_i_unnamed_k0_zts6mmstv223_q[6:0];
    assign r0SubRangeLeft57_uid348_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft57_uid348_i_unnamed_k0_zts6mmstv223_in[6:0];

    // rIteriMuxFirst57_uid350_i_unnamed_k0_zts6mmstv223(BITJOIN,349)@8
    assign rIteriMuxFirst57_uid350_i_unnamed_k0_zts6mmstv223_q = {cstZ57_uid349_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft57_uid348_i_unnamed_k0_zts6mmstv223_b};

    // r57_uid351_i_unnamed_k0_zts6mmstv223(MUX,350)@8 + 1
    assign r57_uid351_i_unnamed_k0_zts6mmstv223_s = opSign57_uid346_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r57_uid351_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r57_uid351_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r57_uid351_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst57_uid350_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r57_uid351_i_unnamed_k0_zts6mmstv223_q <= lshl57_uid347_i_unnamed_k0_zts6mmstv223_b;
                default : r57_uid351_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist6_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_i_7(DELAY,1554)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist6_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_i_7 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_i), .xout(redist6_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_i_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid354_i_unnamed_k0_zts6mmstv223(BITJOIN,353)@9
    assign lshl1_uid354_i_unnamed_k0_zts6mmstv223_q = {r57_uid351_i_unnamed_k0_zts6mmstv223_q, redist6_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_i_7_q};

    // nSubChunkLow56_uid356_i_unnamed_k0_zts6mmstv223(BITSELECT,355)@9
    assign nSubChunkLow56_uid356_i_unnamed_k0_zts6mmstv223_in = lshl1_uid354_i_unnamed_k0_zts6mmstv223_q[7:0];
    assign nSubChunkLow56_uid356_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow56_uid356_i_unnamed_k0_zts6mmstv223_in[7:0];

    // r0Sub56_uid357_i_unnamed_k0_zts6mmstv223(SUB,356)@9
    assign r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow56_uid356_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow56_uid355_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_q = r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_o[8:0];

    // cond56_uid360_i_unnamed_k0_zts6mmstv223(BITSELECT,359)@9
    assign cond56_uid360_i_unnamed_k0_zts6mmstv223_in = $unsigned({{56{r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_q[8]}}, r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_q});
    assign cond56_uid360_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond56_uid360_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign56_uid361_i_unnamed_k0_zts6mmstv223(LOGICAL,360)@9
    assign opSign56_uid361_i_unnamed_k0_zts6mmstv223_q = cond56_uid360_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid359_i_unnamed_k0_zts6mmstv223_q;

    // q56_uid367_i_unnamed_k0_zts6mmstv223(LOGICAL,366)@9 + 1
    assign q56_uid367_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign56_uid361_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q56_uid367_i_unnamed_k0_zts6mmstv223_delay ( .xin(q56_uid367_i_unnamed_k0_zts6mmstv223_qi), .xout(q56_uid367_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist120_q56_uid367_i_unnamed_k0_zts6mmstv223_q_56(DELAY,1668)
    dspba_delay_ver #( .width(1), .depth(55), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist120_q56_uid367_i_unnamed_k0_zts6mmstv223_q_56 ( .xin(q56_uid367_i_unnamed_k0_zts6mmstv223_q), .xout(redist120_q56_uid367_i_unnamed_k0_zts6mmstv223_q_56_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR55_uid373_i_unnamed_k0_zts6mmstv223(BITSELECT,372)@10
    assign topBitsDOR55_uid373_i_unnamed_k0_zts6mmstv223_b = redist195_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_8_q[63:9];

    // topBitsDOR_uid374_i_unnamed_k0_zts6mmstv223(LOGICAL,373)@10
    assign topBitsDOR_uid374_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR55_uid373_i_unnamed_k0_zts6mmstv223_b != 55'b0000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow55_uid370_i_unnamed_k0_zts6mmstv223(BITSELECT,369)@10
    assign dSubChunkLow55_uid370_i_unnamed_k0_zts6mmstv223_in = redist195_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_8_q[8:0];
    assign dSubChunkLow55_uid370_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow55_uid370_i_unnamed_k0_zts6mmstv223_in[8:0];

    // lshl56_uid362_i_unnamed_k0_zts6mmstv223(BITSELECT,361)@9
    assign lshl56_uid362_i_unnamed_k0_zts6mmstv223_in = lshl1_uid354_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl56_uid362_i_unnamed_k0_zts6mmstv223_b = lshl56_uid362_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ56_uid364_i_unnamed_k0_zts6mmstv223(CONSTANT,363)
    assign cstZ56_uid364_i_unnamed_k0_zts6mmstv223_q = $unsigned(56'b00000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft56_uid363_i_unnamed_k0_zts6mmstv223(BITSELECT,362)@9
    assign r0SubRangeLeft56_uid363_i_unnamed_k0_zts6mmstv223_in = r0Sub56_uid357_i_unnamed_k0_zts6mmstv223_q[7:0];
    assign r0SubRangeLeft56_uid363_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft56_uid363_i_unnamed_k0_zts6mmstv223_in[7:0];

    // rIteriMuxFirst56_uid365_i_unnamed_k0_zts6mmstv223(BITJOIN,364)@9
    assign rIteriMuxFirst56_uid365_i_unnamed_k0_zts6mmstv223_q = {cstZ56_uid364_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft56_uid363_i_unnamed_k0_zts6mmstv223_b};

    // r56_uid366_i_unnamed_k0_zts6mmstv223(MUX,365)@9 + 1
    assign r56_uid366_i_unnamed_k0_zts6mmstv223_s = opSign56_uid361_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r56_uid366_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r56_uid366_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r56_uid366_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst56_uid365_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r56_uid366_i_unnamed_k0_zts6mmstv223_q <= lshl56_uid362_i_unnamed_k0_zts6mmstv223_b;
                default : r56_uid366_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist7_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_j_8(DELAY,1555)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist7_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_j_8 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_j), .xout(redist7_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_j_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid369_i_unnamed_k0_zts6mmstv223(BITJOIN,368)@10
    assign lshl1_uid369_i_unnamed_k0_zts6mmstv223_q = {r56_uid366_i_unnamed_k0_zts6mmstv223_q, redist7_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_j_8_q};

    // nSubChunkLow55_uid371_i_unnamed_k0_zts6mmstv223(BITSELECT,370)@10
    assign nSubChunkLow55_uid371_i_unnamed_k0_zts6mmstv223_in = lshl1_uid369_i_unnamed_k0_zts6mmstv223_q[8:0];
    assign nSubChunkLow55_uid371_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow55_uid371_i_unnamed_k0_zts6mmstv223_in[8:0];

    // r0Sub55_uid372_i_unnamed_k0_zts6mmstv223(SUB,371)@10
    assign r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow55_uid371_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow55_uid370_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_q = r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_o[9:0];

    // cond55_uid375_i_unnamed_k0_zts6mmstv223(BITSELECT,374)@10
    assign cond55_uid375_i_unnamed_k0_zts6mmstv223_in = $unsigned({{55{r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_q[9]}}, r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_q});
    assign cond55_uid375_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond55_uid375_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign55_uid376_i_unnamed_k0_zts6mmstv223(LOGICAL,375)@10
    assign opSign55_uid376_i_unnamed_k0_zts6mmstv223_q = cond55_uid375_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid374_i_unnamed_k0_zts6mmstv223_q;

    // q55_uid382_i_unnamed_k0_zts6mmstv223(LOGICAL,381)@10 + 1
    assign q55_uid382_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign55_uid376_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q55_uid382_i_unnamed_k0_zts6mmstv223_delay ( .xin(q55_uid382_i_unnamed_k0_zts6mmstv223_qi), .xout(q55_uid382_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist119_q55_uid382_i_unnamed_k0_zts6mmstv223_q_55(DELAY,1667)
    dspba_delay_ver #( .width(1), .depth(54), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist119_q55_uid382_i_unnamed_k0_zts6mmstv223_q_55 ( .xin(q55_uid382_i_unnamed_k0_zts6mmstv223_q), .xout(redist119_q55_uid382_i_unnamed_k0_zts6mmstv223_q_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR54_uid388_i_unnamed_k0_zts6mmstv223(BITSELECT,387)@11
    assign topBitsDOR54_uid388_i_unnamed_k0_zts6mmstv223_b = redist196_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_9_q[63:10];

    // topBitsDOR_uid389_i_unnamed_k0_zts6mmstv223(LOGICAL,388)@11
    assign topBitsDOR_uid389_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR54_uid388_i_unnamed_k0_zts6mmstv223_b != 54'b000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow54_uid385_i_unnamed_k0_zts6mmstv223(BITSELECT,384)@11
    assign dSubChunkLow54_uid385_i_unnamed_k0_zts6mmstv223_in = redist196_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_9_q[9:0];
    assign dSubChunkLow54_uid385_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow54_uid385_i_unnamed_k0_zts6mmstv223_in[9:0];

    // lshl55_uid377_i_unnamed_k0_zts6mmstv223(BITSELECT,376)@10
    assign lshl55_uid377_i_unnamed_k0_zts6mmstv223_in = lshl1_uid369_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl55_uid377_i_unnamed_k0_zts6mmstv223_b = lshl55_uid377_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ55_uid379_i_unnamed_k0_zts6mmstv223(CONSTANT,378)
    assign cstZ55_uid379_i_unnamed_k0_zts6mmstv223_q = $unsigned(55'b0000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft55_uid378_i_unnamed_k0_zts6mmstv223(BITSELECT,377)@10
    assign r0SubRangeLeft55_uid378_i_unnamed_k0_zts6mmstv223_in = r0Sub55_uid372_i_unnamed_k0_zts6mmstv223_q[8:0];
    assign r0SubRangeLeft55_uid378_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft55_uid378_i_unnamed_k0_zts6mmstv223_in[8:0];

    // rIteriMuxFirst55_uid380_i_unnamed_k0_zts6mmstv223(BITJOIN,379)@10
    assign rIteriMuxFirst55_uid380_i_unnamed_k0_zts6mmstv223_q = {cstZ55_uid379_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft55_uid378_i_unnamed_k0_zts6mmstv223_b};

    // r55_uid381_i_unnamed_k0_zts6mmstv223(MUX,380)@10 + 1
    assign r55_uid381_i_unnamed_k0_zts6mmstv223_s = opSign55_uid376_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r55_uid381_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r55_uid381_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r55_uid381_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst55_uid380_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r55_uid381_i_unnamed_k0_zts6mmstv223_q <= lshl55_uid377_i_unnamed_k0_zts6mmstv223_b;
                default : r55_uid381_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist8_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_k_9(DELAY,1556)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist8_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_k_9 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_k), .xout(redist8_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_k_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid384_i_unnamed_k0_zts6mmstv223(BITJOIN,383)@11
    assign lshl1_uid384_i_unnamed_k0_zts6mmstv223_q = {r55_uid381_i_unnamed_k0_zts6mmstv223_q, redist8_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_k_9_q};

    // nSubChunkLow54_uid386_i_unnamed_k0_zts6mmstv223(BITSELECT,385)@11
    assign nSubChunkLow54_uid386_i_unnamed_k0_zts6mmstv223_in = lshl1_uid384_i_unnamed_k0_zts6mmstv223_q[9:0];
    assign nSubChunkLow54_uid386_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow54_uid386_i_unnamed_k0_zts6mmstv223_in[9:0];

    // r0Sub54_uid387_i_unnamed_k0_zts6mmstv223(SUB,386)@11
    assign r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow54_uid386_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow54_uid385_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_q = r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_o[10:0];

    // cond54_uid390_i_unnamed_k0_zts6mmstv223(BITSELECT,389)@11
    assign cond54_uid390_i_unnamed_k0_zts6mmstv223_in = $unsigned({{54{r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_q[10]}}, r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_q});
    assign cond54_uid390_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond54_uid390_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign54_uid391_i_unnamed_k0_zts6mmstv223(LOGICAL,390)@11
    assign opSign54_uid391_i_unnamed_k0_zts6mmstv223_q = cond54_uid390_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid389_i_unnamed_k0_zts6mmstv223_q;

    // q54_uid397_i_unnamed_k0_zts6mmstv223(LOGICAL,396)@11 + 1
    assign q54_uid397_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign54_uid391_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q54_uid397_i_unnamed_k0_zts6mmstv223_delay ( .xin(q54_uid397_i_unnamed_k0_zts6mmstv223_qi), .xout(q54_uid397_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist118_q54_uid397_i_unnamed_k0_zts6mmstv223_q_54(DELAY,1666)
    dspba_delay_ver #( .width(1), .depth(53), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist118_q54_uid397_i_unnamed_k0_zts6mmstv223_q_54 ( .xin(q54_uid397_i_unnamed_k0_zts6mmstv223_q), .xout(redist118_q54_uid397_i_unnamed_k0_zts6mmstv223_q_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR53_uid403_i_unnamed_k0_zts6mmstv223(BITSELECT,402)@12
    assign topBitsDOR53_uid403_i_unnamed_k0_zts6mmstv223_b = redist197_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_10_q[63:11];

    // topBitsDOR_uid404_i_unnamed_k0_zts6mmstv223(LOGICAL,403)@12
    assign topBitsDOR_uid404_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR53_uid403_i_unnamed_k0_zts6mmstv223_b != 53'b00000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow53_uid400_i_unnamed_k0_zts6mmstv223(BITSELECT,399)@12
    assign dSubChunkLow53_uid400_i_unnamed_k0_zts6mmstv223_in = redist197_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_10_q[10:0];
    assign dSubChunkLow53_uid400_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow53_uid400_i_unnamed_k0_zts6mmstv223_in[10:0];

    // lshl54_uid392_i_unnamed_k0_zts6mmstv223(BITSELECT,391)@11
    assign lshl54_uid392_i_unnamed_k0_zts6mmstv223_in = lshl1_uid384_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl54_uid392_i_unnamed_k0_zts6mmstv223_b = lshl54_uid392_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ54_uid394_i_unnamed_k0_zts6mmstv223(CONSTANT,393)
    assign cstZ54_uid394_i_unnamed_k0_zts6mmstv223_q = $unsigned(54'b000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft54_uid393_i_unnamed_k0_zts6mmstv223(BITSELECT,392)@11
    assign r0SubRangeLeft54_uid393_i_unnamed_k0_zts6mmstv223_in = r0Sub54_uid387_i_unnamed_k0_zts6mmstv223_q[9:0];
    assign r0SubRangeLeft54_uid393_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft54_uid393_i_unnamed_k0_zts6mmstv223_in[9:0];

    // rIteriMuxFirst54_uid395_i_unnamed_k0_zts6mmstv223(BITJOIN,394)@11
    assign rIteriMuxFirst54_uid395_i_unnamed_k0_zts6mmstv223_q = {cstZ54_uid394_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft54_uid393_i_unnamed_k0_zts6mmstv223_b};

    // r54_uid396_i_unnamed_k0_zts6mmstv223(MUX,395)@11 + 1
    assign r54_uid396_i_unnamed_k0_zts6mmstv223_s = opSign54_uid391_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r54_uid396_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r54_uid396_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r54_uid396_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst54_uid395_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r54_uid396_i_unnamed_k0_zts6mmstv223_q <= lshl54_uid392_i_unnamed_k0_zts6mmstv223_b;
                default : r54_uid396_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist9_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_l_10(DELAY,1557)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist9_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_l_10 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_l), .xout(redist9_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_l_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid399_i_unnamed_k0_zts6mmstv223(BITJOIN,398)@12
    assign lshl1_uid399_i_unnamed_k0_zts6mmstv223_q = {r54_uid396_i_unnamed_k0_zts6mmstv223_q, redist9_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_l_10_q};

    // nSubChunkLow53_uid401_i_unnamed_k0_zts6mmstv223(BITSELECT,400)@12
    assign nSubChunkLow53_uid401_i_unnamed_k0_zts6mmstv223_in = lshl1_uid399_i_unnamed_k0_zts6mmstv223_q[10:0];
    assign nSubChunkLow53_uid401_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow53_uid401_i_unnamed_k0_zts6mmstv223_in[10:0];

    // r0Sub53_uid402_i_unnamed_k0_zts6mmstv223(SUB,401)@12
    assign r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow53_uid401_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow53_uid400_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_q = r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_o[11:0];

    // cond53_uid405_i_unnamed_k0_zts6mmstv223(BITSELECT,404)@12
    assign cond53_uid405_i_unnamed_k0_zts6mmstv223_in = $unsigned({{53{r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_q[11]}}, r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_q});
    assign cond53_uid405_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond53_uid405_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign53_uid406_i_unnamed_k0_zts6mmstv223(LOGICAL,405)@12
    assign opSign53_uid406_i_unnamed_k0_zts6mmstv223_q = cond53_uid405_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid404_i_unnamed_k0_zts6mmstv223_q;

    // q53_uid412_i_unnamed_k0_zts6mmstv223(LOGICAL,411)@12 + 1
    assign q53_uid412_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign53_uid406_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q53_uid412_i_unnamed_k0_zts6mmstv223_delay ( .xin(q53_uid412_i_unnamed_k0_zts6mmstv223_qi), .xout(q53_uid412_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist117_q53_uid412_i_unnamed_k0_zts6mmstv223_q_53(DELAY,1665)
    dspba_delay_ver #( .width(1), .depth(52), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist117_q53_uid412_i_unnamed_k0_zts6mmstv223_q_53 ( .xin(q53_uid412_i_unnamed_k0_zts6mmstv223_q), .xout(redist117_q53_uid412_i_unnamed_k0_zts6mmstv223_q_53_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR52_uid418_i_unnamed_k0_zts6mmstv223(BITSELECT,417)@13
    assign topBitsDOR52_uid418_i_unnamed_k0_zts6mmstv223_b = redist198_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_11_q[63:12];

    // topBitsDOR_uid419_i_unnamed_k0_zts6mmstv223(LOGICAL,418)@13
    assign topBitsDOR_uid419_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR52_uid418_i_unnamed_k0_zts6mmstv223_b != 52'b0000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow52_uid415_i_unnamed_k0_zts6mmstv223(BITSELECT,414)@13
    assign dSubChunkLow52_uid415_i_unnamed_k0_zts6mmstv223_in = redist198_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_11_q[11:0];
    assign dSubChunkLow52_uid415_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow52_uid415_i_unnamed_k0_zts6mmstv223_in[11:0];

    // lshl53_uid407_i_unnamed_k0_zts6mmstv223(BITSELECT,406)@12
    assign lshl53_uid407_i_unnamed_k0_zts6mmstv223_in = lshl1_uid399_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl53_uid407_i_unnamed_k0_zts6mmstv223_b = lshl53_uid407_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ53_uid409_i_unnamed_k0_zts6mmstv223(CONSTANT,408)
    assign cstZ53_uid409_i_unnamed_k0_zts6mmstv223_q = $unsigned(53'b00000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft53_uid408_i_unnamed_k0_zts6mmstv223(BITSELECT,407)@12
    assign r0SubRangeLeft53_uid408_i_unnamed_k0_zts6mmstv223_in = r0Sub53_uid402_i_unnamed_k0_zts6mmstv223_q[10:0];
    assign r0SubRangeLeft53_uid408_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft53_uid408_i_unnamed_k0_zts6mmstv223_in[10:0];

    // rIteriMuxFirst53_uid410_i_unnamed_k0_zts6mmstv223(BITJOIN,409)@12
    assign rIteriMuxFirst53_uid410_i_unnamed_k0_zts6mmstv223_q = {cstZ53_uid409_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft53_uid408_i_unnamed_k0_zts6mmstv223_b};

    // r53_uid411_i_unnamed_k0_zts6mmstv223(MUX,410)@12 + 1
    assign r53_uid411_i_unnamed_k0_zts6mmstv223_s = opSign53_uid406_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r53_uid411_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r53_uid411_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r53_uid411_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst53_uid410_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r53_uid411_i_unnamed_k0_zts6mmstv223_q <= lshl53_uid407_i_unnamed_k0_zts6mmstv223_b;
                default : r53_uid411_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist10_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_m_11(DELAY,1558)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist10_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_m_11 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_m), .xout(redist10_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_m_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid414_i_unnamed_k0_zts6mmstv223(BITJOIN,413)@13
    assign lshl1_uid414_i_unnamed_k0_zts6mmstv223_q = {r53_uid411_i_unnamed_k0_zts6mmstv223_q, redist10_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_m_11_q};

    // nSubChunkLow52_uid416_i_unnamed_k0_zts6mmstv223(BITSELECT,415)@13
    assign nSubChunkLow52_uid416_i_unnamed_k0_zts6mmstv223_in = lshl1_uid414_i_unnamed_k0_zts6mmstv223_q[11:0];
    assign nSubChunkLow52_uid416_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow52_uid416_i_unnamed_k0_zts6mmstv223_in[11:0];

    // r0Sub52_uid417_i_unnamed_k0_zts6mmstv223(SUB,416)@13
    assign r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow52_uid416_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow52_uid415_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_q = r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_o[12:0];

    // cond52_uid420_i_unnamed_k0_zts6mmstv223(BITSELECT,419)@13
    assign cond52_uid420_i_unnamed_k0_zts6mmstv223_in = $unsigned({{52{r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_q[12]}}, r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_q});
    assign cond52_uid420_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond52_uid420_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign52_uid421_i_unnamed_k0_zts6mmstv223(LOGICAL,420)@13
    assign opSign52_uid421_i_unnamed_k0_zts6mmstv223_q = cond52_uid420_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid419_i_unnamed_k0_zts6mmstv223_q;

    // q52_uid427_i_unnamed_k0_zts6mmstv223(LOGICAL,426)@13 + 1
    assign q52_uid427_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign52_uid421_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q52_uid427_i_unnamed_k0_zts6mmstv223_delay ( .xin(q52_uid427_i_unnamed_k0_zts6mmstv223_qi), .xout(q52_uid427_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist116_q52_uid427_i_unnamed_k0_zts6mmstv223_q_52(DELAY,1664)
    dspba_delay_ver #( .width(1), .depth(51), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist116_q52_uid427_i_unnamed_k0_zts6mmstv223_q_52 ( .xin(q52_uid427_i_unnamed_k0_zts6mmstv223_q), .xout(redist116_q52_uid427_i_unnamed_k0_zts6mmstv223_q_52_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR51_uid433_i_unnamed_k0_zts6mmstv223(BITSELECT,432)@14
    assign topBitsDOR51_uid433_i_unnamed_k0_zts6mmstv223_b = redist199_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_12_q[63:13];

    // topBitsDOR_uid434_i_unnamed_k0_zts6mmstv223(LOGICAL,433)@14
    assign topBitsDOR_uid434_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR51_uid433_i_unnamed_k0_zts6mmstv223_b != 51'b000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow51_uid430_i_unnamed_k0_zts6mmstv223(BITSELECT,429)@14
    assign dSubChunkLow51_uid430_i_unnamed_k0_zts6mmstv223_in = redist199_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_12_q[12:0];
    assign dSubChunkLow51_uid430_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow51_uid430_i_unnamed_k0_zts6mmstv223_in[12:0];

    // lshl52_uid422_i_unnamed_k0_zts6mmstv223(BITSELECT,421)@13
    assign lshl52_uid422_i_unnamed_k0_zts6mmstv223_in = lshl1_uid414_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl52_uid422_i_unnamed_k0_zts6mmstv223_b = lshl52_uid422_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ52_uid424_i_unnamed_k0_zts6mmstv223(CONSTANT,423)
    assign cstZ52_uid424_i_unnamed_k0_zts6mmstv223_q = $unsigned(52'b0000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft52_uid423_i_unnamed_k0_zts6mmstv223(BITSELECT,422)@13
    assign r0SubRangeLeft52_uid423_i_unnamed_k0_zts6mmstv223_in = r0Sub52_uid417_i_unnamed_k0_zts6mmstv223_q[11:0];
    assign r0SubRangeLeft52_uid423_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft52_uid423_i_unnamed_k0_zts6mmstv223_in[11:0];

    // rIteriMuxFirst52_uid425_i_unnamed_k0_zts6mmstv223(BITJOIN,424)@13
    assign rIteriMuxFirst52_uid425_i_unnamed_k0_zts6mmstv223_q = {cstZ52_uid424_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft52_uid423_i_unnamed_k0_zts6mmstv223_b};

    // r52_uid426_i_unnamed_k0_zts6mmstv223(MUX,425)@13 + 1
    assign r52_uid426_i_unnamed_k0_zts6mmstv223_s = opSign52_uid421_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r52_uid426_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r52_uid426_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r52_uid426_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst52_uid425_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r52_uid426_i_unnamed_k0_zts6mmstv223_q <= lshl52_uid422_i_unnamed_k0_zts6mmstv223_b;
                default : r52_uid426_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist11_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_n_12(DELAY,1559)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist11_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_n_12 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_n), .xout(redist11_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_n_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid429_i_unnamed_k0_zts6mmstv223(BITJOIN,428)@14
    assign lshl1_uid429_i_unnamed_k0_zts6mmstv223_q = {r52_uid426_i_unnamed_k0_zts6mmstv223_q, redist11_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_n_12_q};

    // nSubChunkLow51_uid431_i_unnamed_k0_zts6mmstv223(BITSELECT,430)@14
    assign nSubChunkLow51_uid431_i_unnamed_k0_zts6mmstv223_in = lshl1_uid429_i_unnamed_k0_zts6mmstv223_q[12:0];
    assign nSubChunkLow51_uid431_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow51_uid431_i_unnamed_k0_zts6mmstv223_in[12:0];

    // r0Sub51_uid432_i_unnamed_k0_zts6mmstv223(SUB,431)@14
    assign r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow51_uid431_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow51_uid430_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_q = r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_o[13:0];

    // cond51_uid435_i_unnamed_k0_zts6mmstv223(BITSELECT,434)@14
    assign cond51_uid435_i_unnamed_k0_zts6mmstv223_in = $unsigned({{51{r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_q[13]}}, r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_q});
    assign cond51_uid435_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond51_uid435_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign51_uid436_i_unnamed_k0_zts6mmstv223(LOGICAL,435)@14
    assign opSign51_uid436_i_unnamed_k0_zts6mmstv223_q = cond51_uid435_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid434_i_unnamed_k0_zts6mmstv223_q;

    // q51_uid442_i_unnamed_k0_zts6mmstv223(LOGICAL,441)@14 + 1
    assign q51_uid442_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign51_uid436_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q51_uid442_i_unnamed_k0_zts6mmstv223_delay ( .xin(q51_uid442_i_unnamed_k0_zts6mmstv223_qi), .xout(q51_uid442_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist115_q51_uid442_i_unnamed_k0_zts6mmstv223_q_51(DELAY,1663)
    dspba_delay_ver #( .width(1), .depth(50), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist115_q51_uid442_i_unnamed_k0_zts6mmstv223_q_51 ( .xin(q51_uid442_i_unnamed_k0_zts6mmstv223_q), .xout(redist115_q51_uid442_i_unnamed_k0_zts6mmstv223_q_51_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR50_uid448_i_unnamed_k0_zts6mmstv223(BITSELECT,447)@15
    assign topBitsDOR50_uid448_i_unnamed_k0_zts6mmstv223_b = redist200_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_13_q[63:14];

    // topBitsDOR_uid449_i_unnamed_k0_zts6mmstv223(LOGICAL,448)@15
    assign topBitsDOR_uid449_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR50_uid448_i_unnamed_k0_zts6mmstv223_b != 50'b00000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow50_uid445_i_unnamed_k0_zts6mmstv223(BITSELECT,444)@15
    assign dSubChunkLow50_uid445_i_unnamed_k0_zts6mmstv223_in = redist200_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_13_q[13:0];
    assign dSubChunkLow50_uid445_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow50_uid445_i_unnamed_k0_zts6mmstv223_in[13:0];

    // lshl51_uid437_i_unnamed_k0_zts6mmstv223(BITSELECT,436)@14
    assign lshl51_uid437_i_unnamed_k0_zts6mmstv223_in = lshl1_uid429_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl51_uid437_i_unnamed_k0_zts6mmstv223_b = lshl51_uid437_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ51_uid439_i_unnamed_k0_zts6mmstv223(CONSTANT,438)
    assign cstZ51_uid439_i_unnamed_k0_zts6mmstv223_q = $unsigned(51'b000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft51_uid438_i_unnamed_k0_zts6mmstv223(BITSELECT,437)@14
    assign r0SubRangeLeft51_uid438_i_unnamed_k0_zts6mmstv223_in = r0Sub51_uid432_i_unnamed_k0_zts6mmstv223_q[12:0];
    assign r0SubRangeLeft51_uid438_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft51_uid438_i_unnamed_k0_zts6mmstv223_in[12:0];

    // rIteriMuxFirst51_uid440_i_unnamed_k0_zts6mmstv223(BITJOIN,439)@14
    assign rIteriMuxFirst51_uid440_i_unnamed_k0_zts6mmstv223_q = {cstZ51_uid439_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft51_uid438_i_unnamed_k0_zts6mmstv223_b};

    // r51_uid441_i_unnamed_k0_zts6mmstv223(MUX,440)@14 + 1
    assign r51_uid441_i_unnamed_k0_zts6mmstv223_s = opSign51_uid436_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r51_uid441_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r51_uid441_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r51_uid441_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst51_uid440_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r51_uid441_i_unnamed_k0_zts6mmstv223_q <= lshl51_uid437_i_unnamed_k0_zts6mmstv223_b;
                default : r51_uid441_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist12_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o_13(DELAY,1560)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist12_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o_13 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o), .xout(redist12_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid444_i_unnamed_k0_zts6mmstv223(BITJOIN,443)@15
    assign lshl1_uid444_i_unnamed_k0_zts6mmstv223_q = {r51_uid441_i_unnamed_k0_zts6mmstv223_q, redist12_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o_13_q};

    // nSubChunkLow50_uid446_i_unnamed_k0_zts6mmstv223(BITSELECT,445)@15
    assign nSubChunkLow50_uid446_i_unnamed_k0_zts6mmstv223_in = lshl1_uid444_i_unnamed_k0_zts6mmstv223_q[13:0];
    assign nSubChunkLow50_uid446_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow50_uid446_i_unnamed_k0_zts6mmstv223_in[13:0];

    // r0Sub50_uid447_i_unnamed_k0_zts6mmstv223(SUB,446)@15
    assign r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow50_uid446_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow50_uid445_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_q = r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_o[14:0];

    // cond50_uid450_i_unnamed_k0_zts6mmstv223(BITSELECT,449)@15
    assign cond50_uid450_i_unnamed_k0_zts6mmstv223_in = $unsigned({{50{r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_q[14]}}, r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_q});
    assign cond50_uid450_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond50_uid450_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign50_uid451_i_unnamed_k0_zts6mmstv223(LOGICAL,450)@15
    assign opSign50_uid451_i_unnamed_k0_zts6mmstv223_q = cond50_uid450_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid449_i_unnamed_k0_zts6mmstv223_q;

    // q50_uid457_i_unnamed_k0_zts6mmstv223(LOGICAL,456)@15 + 1
    assign q50_uid457_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign50_uid451_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q50_uid457_i_unnamed_k0_zts6mmstv223_delay ( .xin(q50_uid457_i_unnamed_k0_zts6mmstv223_qi), .xout(q50_uid457_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist114_q50_uid457_i_unnamed_k0_zts6mmstv223_q_50(DELAY,1662)
    dspba_delay_ver #( .width(1), .depth(49), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist114_q50_uid457_i_unnamed_k0_zts6mmstv223_q_50 ( .xin(q50_uid457_i_unnamed_k0_zts6mmstv223_q), .xout(redist114_q50_uid457_i_unnamed_k0_zts6mmstv223_q_50_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR49_uid463_i_unnamed_k0_zts6mmstv223(BITSELECT,462)@16
    assign topBitsDOR49_uid463_i_unnamed_k0_zts6mmstv223_b = redist201_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_14_q[63:15];

    // topBitsDOR_uid464_i_unnamed_k0_zts6mmstv223(LOGICAL,463)@16
    assign topBitsDOR_uid464_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR49_uid463_i_unnamed_k0_zts6mmstv223_b != 49'b0000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow49_uid460_i_unnamed_k0_zts6mmstv223(BITSELECT,459)@16
    assign dSubChunkLow49_uid460_i_unnamed_k0_zts6mmstv223_in = redist201_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_14_q[14:0];
    assign dSubChunkLow49_uid460_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow49_uid460_i_unnamed_k0_zts6mmstv223_in[14:0];

    // lshl50_uid452_i_unnamed_k0_zts6mmstv223(BITSELECT,451)@15
    assign lshl50_uid452_i_unnamed_k0_zts6mmstv223_in = lshl1_uid444_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl50_uid452_i_unnamed_k0_zts6mmstv223_b = lshl50_uid452_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ50_uid454_i_unnamed_k0_zts6mmstv223(CONSTANT,453)
    assign cstZ50_uid454_i_unnamed_k0_zts6mmstv223_q = $unsigned(50'b00000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft50_uid453_i_unnamed_k0_zts6mmstv223(BITSELECT,452)@15
    assign r0SubRangeLeft50_uid453_i_unnamed_k0_zts6mmstv223_in = r0Sub50_uid447_i_unnamed_k0_zts6mmstv223_q[13:0];
    assign r0SubRangeLeft50_uid453_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft50_uid453_i_unnamed_k0_zts6mmstv223_in[13:0];

    // rIteriMuxFirst50_uid455_i_unnamed_k0_zts6mmstv223(BITJOIN,454)@15
    assign rIteriMuxFirst50_uid455_i_unnamed_k0_zts6mmstv223_q = {cstZ50_uid454_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft50_uid453_i_unnamed_k0_zts6mmstv223_b};

    // r50_uid456_i_unnamed_k0_zts6mmstv223(MUX,455)@15 + 1
    assign r50_uid456_i_unnamed_k0_zts6mmstv223_s = opSign50_uid451_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r50_uid456_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r50_uid456_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r50_uid456_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst50_uid455_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r50_uid456_i_unnamed_k0_zts6mmstv223_q <= lshl50_uid452_i_unnamed_k0_zts6mmstv223_b;
                default : r50_uid456_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist13_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_p_14(DELAY,1561)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist13_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_p_14 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_p), .xout(redist13_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_p_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid459_i_unnamed_k0_zts6mmstv223(BITJOIN,458)@16
    assign lshl1_uid459_i_unnamed_k0_zts6mmstv223_q = {r50_uid456_i_unnamed_k0_zts6mmstv223_q, redist13_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_p_14_q};

    // nSubChunkLow49_uid461_i_unnamed_k0_zts6mmstv223(BITSELECT,460)@16
    assign nSubChunkLow49_uid461_i_unnamed_k0_zts6mmstv223_in = lshl1_uid459_i_unnamed_k0_zts6mmstv223_q[14:0];
    assign nSubChunkLow49_uid461_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow49_uid461_i_unnamed_k0_zts6mmstv223_in[14:0];

    // r0Sub49_uid462_i_unnamed_k0_zts6mmstv223(SUB,461)@16
    assign r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow49_uid461_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow49_uid460_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_q = r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_o[15:0];

    // cond49_uid465_i_unnamed_k0_zts6mmstv223(BITSELECT,464)@16
    assign cond49_uid465_i_unnamed_k0_zts6mmstv223_in = $unsigned({{49{r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_q[15]}}, r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_q});
    assign cond49_uid465_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond49_uid465_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign49_uid466_i_unnamed_k0_zts6mmstv223(LOGICAL,465)@16
    assign opSign49_uid466_i_unnamed_k0_zts6mmstv223_q = cond49_uid465_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid464_i_unnamed_k0_zts6mmstv223_q;

    // q49_uid472_i_unnamed_k0_zts6mmstv223(LOGICAL,471)@16 + 1
    assign q49_uid472_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign49_uid466_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q49_uid472_i_unnamed_k0_zts6mmstv223_delay ( .xin(q49_uid472_i_unnamed_k0_zts6mmstv223_qi), .xout(q49_uid472_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist113_q49_uid472_i_unnamed_k0_zts6mmstv223_q_49(DELAY,1661)
    dspba_delay_ver #( .width(1), .depth(48), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist113_q49_uid472_i_unnamed_k0_zts6mmstv223_q_49 ( .xin(q49_uid472_i_unnamed_k0_zts6mmstv223_q), .xout(redist113_q49_uid472_i_unnamed_k0_zts6mmstv223_q_49_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR48_uid478_i_unnamed_k0_zts6mmstv223(BITSELECT,477)@17
    assign topBitsDOR48_uid478_i_unnamed_k0_zts6mmstv223_b = redist202_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_15_q[63:16];

    // topBitsDOR_uid479_i_unnamed_k0_zts6mmstv223(LOGICAL,478)@17
    assign topBitsDOR_uid479_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR48_uid478_i_unnamed_k0_zts6mmstv223_b != 48'b000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow48_uid475_i_unnamed_k0_zts6mmstv223(BITSELECT,474)@17
    assign dSubChunkLow48_uid475_i_unnamed_k0_zts6mmstv223_in = redist202_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_15_q[15:0];
    assign dSubChunkLow48_uid475_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow48_uid475_i_unnamed_k0_zts6mmstv223_in[15:0];

    // lshl49_uid467_i_unnamed_k0_zts6mmstv223(BITSELECT,466)@16
    assign lshl49_uid467_i_unnamed_k0_zts6mmstv223_in = lshl1_uid459_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl49_uid467_i_unnamed_k0_zts6mmstv223_b = lshl49_uid467_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ49_uid469_i_unnamed_k0_zts6mmstv223(CONSTANT,468)
    assign cstZ49_uid469_i_unnamed_k0_zts6mmstv223_q = $unsigned(49'b0000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft49_uid468_i_unnamed_k0_zts6mmstv223(BITSELECT,467)@16
    assign r0SubRangeLeft49_uid468_i_unnamed_k0_zts6mmstv223_in = r0Sub49_uid462_i_unnamed_k0_zts6mmstv223_q[14:0];
    assign r0SubRangeLeft49_uid468_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft49_uid468_i_unnamed_k0_zts6mmstv223_in[14:0];

    // rIteriMuxFirst49_uid470_i_unnamed_k0_zts6mmstv223(BITJOIN,469)@16
    assign rIteriMuxFirst49_uid470_i_unnamed_k0_zts6mmstv223_q = {cstZ49_uid469_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft49_uid468_i_unnamed_k0_zts6mmstv223_b};

    // r49_uid471_i_unnamed_k0_zts6mmstv223(MUX,470)@16 + 1
    assign r49_uid471_i_unnamed_k0_zts6mmstv223_s = opSign49_uid466_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r49_uid471_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r49_uid471_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r49_uid471_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst49_uid470_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r49_uid471_i_unnamed_k0_zts6mmstv223_q <= lshl49_uid467_i_unnamed_k0_zts6mmstv223_b;
                default : r49_uid471_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist14_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_q_15(DELAY,1562)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist14_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_q_15 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_q), .xout(redist14_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_q_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid474_i_unnamed_k0_zts6mmstv223(BITJOIN,473)@17
    assign lshl1_uid474_i_unnamed_k0_zts6mmstv223_q = {r49_uid471_i_unnamed_k0_zts6mmstv223_q, redist14_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_q_15_q};

    // nSubChunkLow48_uid476_i_unnamed_k0_zts6mmstv223(BITSELECT,475)@17
    assign nSubChunkLow48_uid476_i_unnamed_k0_zts6mmstv223_in = lshl1_uid474_i_unnamed_k0_zts6mmstv223_q[15:0];
    assign nSubChunkLow48_uid476_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow48_uid476_i_unnamed_k0_zts6mmstv223_in[15:0];

    // r0Sub48_uid477_i_unnamed_k0_zts6mmstv223(SUB,476)@17
    assign r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow48_uid476_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow48_uid475_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_q = r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_o[16:0];

    // cond48_uid480_i_unnamed_k0_zts6mmstv223(BITSELECT,479)@17
    assign cond48_uid480_i_unnamed_k0_zts6mmstv223_in = $unsigned({{48{r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_q[16]}}, r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_q});
    assign cond48_uid480_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond48_uid480_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign48_uid481_i_unnamed_k0_zts6mmstv223(LOGICAL,480)@17
    assign opSign48_uid481_i_unnamed_k0_zts6mmstv223_q = cond48_uid480_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid479_i_unnamed_k0_zts6mmstv223_q;

    // q48_uid487_i_unnamed_k0_zts6mmstv223(LOGICAL,486)@17 + 1
    assign q48_uid487_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign48_uid481_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q48_uid487_i_unnamed_k0_zts6mmstv223_delay ( .xin(q48_uid487_i_unnamed_k0_zts6mmstv223_qi), .xout(q48_uid487_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist112_q48_uid487_i_unnamed_k0_zts6mmstv223_q_48(DELAY,1660)
    dspba_delay_ver #( .width(1), .depth(47), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist112_q48_uid487_i_unnamed_k0_zts6mmstv223_q_48 ( .xin(q48_uid487_i_unnamed_k0_zts6mmstv223_q), .xout(redist112_q48_uid487_i_unnamed_k0_zts6mmstv223_q_48_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR47_uid493_i_unnamed_k0_zts6mmstv223(BITSELECT,492)@18
    assign topBitsDOR47_uid493_i_unnamed_k0_zts6mmstv223_b = redist203_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_16_q[63:17];

    // topBitsDOR_uid494_i_unnamed_k0_zts6mmstv223(LOGICAL,493)@18
    assign topBitsDOR_uid494_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR47_uid493_i_unnamed_k0_zts6mmstv223_b != 47'b00000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow47_uid490_i_unnamed_k0_zts6mmstv223(BITSELECT,489)@18
    assign dSubChunkLow47_uid490_i_unnamed_k0_zts6mmstv223_in = redist203_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_16_q[16:0];
    assign dSubChunkLow47_uid490_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow47_uid490_i_unnamed_k0_zts6mmstv223_in[16:0];

    // lshl48_uid482_i_unnamed_k0_zts6mmstv223(BITSELECT,481)@17
    assign lshl48_uid482_i_unnamed_k0_zts6mmstv223_in = lshl1_uid474_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl48_uid482_i_unnamed_k0_zts6mmstv223_b = lshl48_uid482_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ48_uid484_i_unnamed_k0_zts6mmstv223(CONSTANT,483)
    assign cstZ48_uid484_i_unnamed_k0_zts6mmstv223_q = $unsigned(48'b000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft48_uid483_i_unnamed_k0_zts6mmstv223(BITSELECT,482)@17
    assign r0SubRangeLeft48_uid483_i_unnamed_k0_zts6mmstv223_in = r0Sub48_uid477_i_unnamed_k0_zts6mmstv223_q[15:0];
    assign r0SubRangeLeft48_uid483_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft48_uid483_i_unnamed_k0_zts6mmstv223_in[15:0];

    // rIteriMuxFirst48_uid485_i_unnamed_k0_zts6mmstv223(BITJOIN,484)@17
    assign rIteriMuxFirst48_uid485_i_unnamed_k0_zts6mmstv223_q = {cstZ48_uid484_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft48_uid483_i_unnamed_k0_zts6mmstv223_b};

    // r48_uid486_i_unnamed_k0_zts6mmstv223(MUX,485)@17 + 1
    assign r48_uid486_i_unnamed_k0_zts6mmstv223_s = opSign48_uid481_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r48_uid486_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r48_uid486_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r48_uid486_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst48_uid485_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r48_uid486_i_unnamed_k0_zts6mmstv223_q <= lshl48_uid482_i_unnamed_k0_zts6mmstv223_b;
                default : r48_uid486_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist15_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_r_16(DELAY,1563)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist15_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_r_16 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_r), .xout(redist15_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_r_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid489_i_unnamed_k0_zts6mmstv223(BITJOIN,488)@18
    assign lshl1_uid489_i_unnamed_k0_zts6mmstv223_q = {r48_uid486_i_unnamed_k0_zts6mmstv223_q, redist15_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_r_16_q};

    // nSubChunkLow47_uid491_i_unnamed_k0_zts6mmstv223(BITSELECT,490)@18
    assign nSubChunkLow47_uid491_i_unnamed_k0_zts6mmstv223_in = lshl1_uid489_i_unnamed_k0_zts6mmstv223_q[16:0];
    assign nSubChunkLow47_uid491_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow47_uid491_i_unnamed_k0_zts6mmstv223_in[16:0];

    // r0Sub47_uid492_i_unnamed_k0_zts6mmstv223(SUB,491)@18
    assign r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow47_uid491_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow47_uid490_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_q = r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_o[17:0];

    // cond47_uid495_i_unnamed_k0_zts6mmstv223(BITSELECT,494)@18
    assign cond47_uid495_i_unnamed_k0_zts6mmstv223_in = $unsigned({{47{r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_q[17]}}, r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_q});
    assign cond47_uid495_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond47_uid495_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign47_uid496_i_unnamed_k0_zts6mmstv223(LOGICAL,495)@18
    assign opSign47_uid496_i_unnamed_k0_zts6mmstv223_q = cond47_uid495_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid494_i_unnamed_k0_zts6mmstv223_q;

    // q47_uid502_i_unnamed_k0_zts6mmstv223(LOGICAL,501)@18 + 1
    assign q47_uid502_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign47_uid496_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q47_uid502_i_unnamed_k0_zts6mmstv223_delay ( .xin(q47_uid502_i_unnamed_k0_zts6mmstv223_qi), .xout(q47_uid502_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist111_q47_uid502_i_unnamed_k0_zts6mmstv223_q_47(DELAY,1659)
    dspba_delay_ver #( .width(1), .depth(46), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist111_q47_uid502_i_unnamed_k0_zts6mmstv223_q_47 ( .xin(q47_uid502_i_unnamed_k0_zts6mmstv223_q), .xout(redist111_q47_uid502_i_unnamed_k0_zts6mmstv223_q_47_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR46_uid508_i_unnamed_k0_zts6mmstv223(BITSELECT,507)@19
    assign topBitsDOR46_uid508_i_unnamed_k0_zts6mmstv223_b = redist204_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_17_q[63:18];

    // topBitsDOR_uid509_i_unnamed_k0_zts6mmstv223(LOGICAL,508)@19
    assign topBitsDOR_uid509_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR46_uid508_i_unnamed_k0_zts6mmstv223_b != 46'b0000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow46_uid505_i_unnamed_k0_zts6mmstv223(BITSELECT,504)@19
    assign dSubChunkLow46_uid505_i_unnamed_k0_zts6mmstv223_in = redist204_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_17_q[17:0];
    assign dSubChunkLow46_uid505_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow46_uid505_i_unnamed_k0_zts6mmstv223_in[17:0];

    // lshl47_uid497_i_unnamed_k0_zts6mmstv223(BITSELECT,496)@18
    assign lshl47_uid497_i_unnamed_k0_zts6mmstv223_in = lshl1_uid489_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl47_uid497_i_unnamed_k0_zts6mmstv223_b = lshl47_uid497_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ47_uid499_i_unnamed_k0_zts6mmstv223(CONSTANT,498)
    assign cstZ47_uid499_i_unnamed_k0_zts6mmstv223_q = $unsigned(47'b00000000000000000000000000000000000000000000000);

    // r0SubRangeLeft47_uid498_i_unnamed_k0_zts6mmstv223(BITSELECT,497)@18
    assign r0SubRangeLeft47_uid498_i_unnamed_k0_zts6mmstv223_in = r0Sub47_uid492_i_unnamed_k0_zts6mmstv223_q[16:0];
    assign r0SubRangeLeft47_uid498_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft47_uid498_i_unnamed_k0_zts6mmstv223_in[16:0];

    // rIteriMuxFirst47_uid500_i_unnamed_k0_zts6mmstv223(BITJOIN,499)@18
    assign rIteriMuxFirst47_uid500_i_unnamed_k0_zts6mmstv223_q = {cstZ47_uid499_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft47_uid498_i_unnamed_k0_zts6mmstv223_b};

    // r47_uid501_i_unnamed_k0_zts6mmstv223(MUX,500)@18 + 1
    assign r47_uid501_i_unnamed_k0_zts6mmstv223_s = opSign47_uid496_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r47_uid501_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r47_uid501_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r47_uid501_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst47_uid500_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r47_uid501_i_unnamed_k0_zts6mmstv223_q <= lshl47_uid497_i_unnamed_k0_zts6mmstv223_b;
                default : r47_uid501_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist16_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_s_17(DELAY,1564)
    dspba_delay_ver #( .width(1), .depth(17), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist16_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_s_17 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_s), .xout(redist16_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_s_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid504_i_unnamed_k0_zts6mmstv223(BITJOIN,503)@19
    assign lshl1_uid504_i_unnamed_k0_zts6mmstv223_q = {r47_uid501_i_unnamed_k0_zts6mmstv223_q, redist16_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_s_17_q};

    // nSubChunkLow46_uid506_i_unnamed_k0_zts6mmstv223(BITSELECT,505)@19
    assign nSubChunkLow46_uid506_i_unnamed_k0_zts6mmstv223_in = lshl1_uid504_i_unnamed_k0_zts6mmstv223_q[17:0];
    assign nSubChunkLow46_uid506_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow46_uid506_i_unnamed_k0_zts6mmstv223_in[17:0];

    // r0Sub46_uid507_i_unnamed_k0_zts6mmstv223(SUB,506)@19
    assign r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow46_uid506_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow46_uid505_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_q = r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_o[18:0];

    // cond46_uid510_i_unnamed_k0_zts6mmstv223(BITSELECT,509)@19
    assign cond46_uid510_i_unnamed_k0_zts6mmstv223_in = $unsigned({{46{r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_q[18]}}, r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_q});
    assign cond46_uid510_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond46_uid510_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign46_uid511_i_unnamed_k0_zts6mmstv223(LOGICAL,510)@19
    assign opSign46_uid511_i_unnamed_k0_zts6mmstv223_q = cond46_uid510_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid509_i_unnamed_k0_zts6mmstv223_q;

    // q46_uid517_i_unnamed_k0_zts6mmstv223(LOGICAL,516)@19 + 1
    assign q46_uid517_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign46_uid511_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q46_uid517_i_unnamed_k0_zts6mmstv223_delay ( .xin(q46_uid517_i_unnamed_k0_zts6mmstv223_qi), .xout(q46_uid517_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist110_q46_uid517_i_unnamed_k0_zts6mmstv223_q_46(DELAY,1658)
    dspba_delay_ver #( .width(1), .depth(45), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist110_q46_uid517_i_unnamed_k0_zts6mmstv223_q_46 ( .xin(q46_uid517_i_unnamed_k0_zts6mmstv223_q), .xout(redist110_q46_uid517_i_unnamed_k0_zts6mmstv223_q_46_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR45_uid523_i_unnamed_k0_zts6mmstv223(BITSELECT,522)@20
    assign topBitsDOR45_uid523_i_unnamed_k0_zts6mmstv223_b = redist205_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_18_q[63:19];

    // topBitsDOR_uid524_i_unnamed_k0_zts6mmstv223(LOGICAL,523)@20
    assign topBitsDOR_uid524_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR45_uid523_i_unnamed_k0_zts6mmstv223_b != 45'b000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow45_uid520_i_unnamed_k0_zts6mmstv223(BITSELECT,519)@20
    assign dSubChunkLow45_uid520_i_unnamed_k0_zts6mmstv223_in = redist205_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_18_q[18:0];
    assign dSubChunkLow45_uid520_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow45_uid520_i_unnamed_k0_zts6mmstv223_in[18:0];

    // lshl46_uid512_i_unnamed_k0_zts6mmstv223(BITSELECT,511)@19
    assign lshl46_uid512_i_unnamed_k0_zts6mmstv223_in = lshl1_uid504_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl46_uid512_i_unnamed_k0_zts6mmstv223_b = lshl46_uid512_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ46_uid514_i_unnamed_k0_zts6mmstv223(CONSTANT,513)
    assign cstZ46_uid514_i_unnamed_k0_zts6mmstv223_q = $unsigned(46'b0000000000000000000000000000000000000000000000);

    // r0SubRangeLeft46_uid513_i_unnamed_k0_zts6mmstv223(BITSELECT,512)@19
    assign r0SubRangeLeft46_uid513_i_unnamed_k0_zts6mmstv223_in = r0Sub46_uid507_i_unnamed_k0_zts6mmstv223_q[17:0];
    assign r0SubRangeLeft46_uid513_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft46_uid513_i_unnamed_k0_zts6mmstv223_in[17:0];

    // rIteriMuxFirst46_uid515_i_unnamed_k0_zts6mmstv223(BITJOIN,514)@19
    assign rIteriMuxFirst46_uid515_i_unnamed_k0_zts6mmstv223_q = {cstZ46_uid514_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft46_uid513_i_unnamed_k0_zts6mmstv223_b};

    // r46_uid516_i_unnamed_k0_zts6mmstv223(MUX,515)@19 + 1
    assign r46_uid516_i_unnamed_k0_zts6mmstv223_s = opSign46_uid511_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r46_uid516_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r46_uid516_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r46_uid516_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst46_uid515_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r46_uid516_i_unnamed_k0_zts6mmstv223_q <= lshl46_uid512_i_unnamed_k0_zts6mmstv223_b;
                default : r46_uid516_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist17_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_t_18(DELAY,1565)
    dspba_delay_ver #( .width(1), .depth(18), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist17_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_t_18 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_t), .xout(redist17_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_t_18_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid519_i_unnamed_k0_zts6mmstv223(BITJOIN,518)@20
    assign lshl1_uid519_i_unnamed_k0_zts6mmstv223_q = {r46_uid516_i_unnamed_k0_zts6mmstv223_q, redist17_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_t_18_q};

    // nSubChunkLow45_uid521_i_unnamed_k0_zts6mmstv223(BITSELECT,520)@20
    assign nSubChunkLow45_uid521_i_unnamed_k0_zts6mmstv223_in = lshl1_uid519_i_unnamed_k0_zts6mmstv223_q[18:0];
    assign nSubChunkLow45_uid521_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow45_uid521_i_unnamed_k0_zts6mmstv223_in[18:0];

    // r0Sub45_uid522_i_unnamed_k0_zts6mmstv223(SUB,521)@20
    assign r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow45_uid521_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow45_uid520_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_q = r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_o[19:0];

    // cond45_uid525_i_unnamed_k0_zts6mmstv223(BITSELECT,524)@20
    assign cond45_uid525_i_unnamed_k0_zts6mmstv223_in = $unsigned({{45{r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_q[19]}}, r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_q});
    assign cond45_uid525_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond45_uid525_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign45_uid526_i_unnamed_k0_zts6mmstv223(LOGICAL,525)@20
    assign opSign45_uid526_i_unnamed_k0_zts6mmstv223_q = cond45_uid525_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid524_i_unnamed_k0_zts6mmstv223_q;

    // q45_uid532_i_unnamed_k0_zts6mmstv223(LOGICAL,531)@20 + 1
    assign q45_uid532_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign45_uid526_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q45_uid532_i_unnamed_k0_zts6mmstv223_delay ( .xin(q45_uid532_i_unnamed_k0_zts6mmstv223_qi), .xout(q45_uid532_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist109_q45_uid532_i_unnamed_k0_zts6mmstv223_q_45(DELAY,1657)
    dspba_delay_ver #( .width(1), .depth(44), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist109_q45_uid532_i_unnamed_k0_zts6mmstv223_q_45 ( .xin(q45_uid532_i_unnamed_k0_zts6mmstv223_q), .xout(redist109_q45_uid532_i_unnamed_k0_zts6mmstv223_q_45_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR44_uid538_i_unnamed_k0_zts6mmstv223(BITSELECT,537)@21
    assign topBitsDOR44_uid538_i_unnamed_k0_zts6mmstv223_b = redist206_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_19_q[63:20];

    // topBitsDOR_uid539_i_unnamed_k0_zts6mmstv223(LOGICAL,538)@21
    assign topBitsDOR_uid539_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR44_uid538_i_unnamed_k0_zts6mmstv223_b != 44'b00000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow44_uid535_i_unnamed_k0_zts6mmstv223(BITSELECT,534)@21
    assign dSubChunkLow44_uid535_i_unnamed_k0_zts6mmstv223_in = redist206_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_19_q[19:0];
    assign dSubChunkLow44_uid535_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow44_uid535_i_unnamed_k0_zts6mmstv223_in[19:0];

    // lshl45_uid527_i_unnamed_k0_zts6mmstv223(BITSELECT,526)@20
    assign lshl45_uid527_i_unnamed_k0_zts6mmstv223_in = lshl1_uid519_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl45_uid527_i_unnamed_k0_zts6mmstv223_b = lshl45_uid527_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ45_uid529_i_unnamed_k0_zts6mmstv223(CONSTANT,528)
    assign cstZ45_uid529_i_unnamed_k0_zts6mmstv223_q = $unsigned(45'b000000000000000000000000000000000000000000000);

    // r0SubRangeLeft45_uid528_i_unnamed_k0_zts6mmstv223(BITSELECT,527)@20
    assign r0SubRangeLeft45_uid528_i_unnamed_k0_zts6mmstv223_in = r0Sub45_uid522_i_unnamed_k0_zts6mmstv223_q[18:0];
    assign r0SubRangeLeft45_uid528_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft45_uid528_i_unnamed_k0_zts6mmstv223_in[18:0];

    // rIteriMuxFirst45_uid530_i_unnamed_k0_zts6mmstv223(BITJOIN,529)@20
    assign rIteriMuxFirst45_uid530_i_unnamed_k0_zts6mmstv223_q = {cstZ45_uid529_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft45_uid528_i_unnamed_k0_zts6mmstv223_b};

    // r45_uid531_i_unnamed_k0_zts6mmstv223(MUX,530)@20 + 1
    assign r45_uid531_i_unnamed_k0_zts6mmstv223_s = opSign45_uid526_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r45_uid531_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r45_uid531_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r45_uid531_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst45_uid530_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r45_uid531_i_unnamed_k0_zts6mmstv223_q <= lshl45_uid527_i_unnamed_k0_zts6mmstv223_b;
                default : r45_uid531_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist18_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_u_19(DELAY,1566)
    dspba_delay_ver #( .width(1), .depth(19), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist18_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_u_19 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_u), .xout(redist18_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_u_19_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid534_i_unnamed_k0_zts6mmstv223(BITJOIN,533)@21
    assign lshl1_uid534_i_unnamed_k0_zts6mmstv223_q = {r45_uid531_i_unnamed_k0_zts6mmstv223_q, redist18_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_u_19_q};

    // nSubChunkLow44_uid536_i_unnamed_k0_zts6mmstv223(BITSELECT,535)@21
    assign nSubChunkLow44_uid536_i_unnamed_k0_zts6mmstv223_in = lshl1_uid534_i_unnamed_k0_zts6mmstv223_q[19:0];
    assign nSubChunkLow44_uid536_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow44_uid536_i_unnamed_k0_zts6mmstv223_in[19:0];

    // r0Sub44_uid537_i_unnamed_k0_zts6mmstv223(SUB,536)@21
    assign r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow44_uid536_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow44_uid535_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_q = r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_o[20:0];

    // cond44_uid540_i_unnamed_k0_zts6mmstv223(BITSELECT,539)@21
    assign cond44_uid540_i_unnamed_k0_zts6mmstv223_in = $unsigned({{44{r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_q[20]}}, r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_q});
    assign cond44_uid540_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond44_uid540_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign44_uid541_i_unnamed_k0_zts6mmstv223(LOGICAL,540)@21
    assign opSign44_uid541_i_unnamed_k0_zts6mmstv223_q = cond44_uid540_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid539_i_unnamed_k0_zts6mmstv223_q;

    // q44_uid547_i_unnamed_k0_zts6mmstv223(LOGICAL,546)@21 + 1
    assign q44_uid547_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign44_uid541_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q44_uid547_i_unnamed_k0_zts6mmstv223_delay ( .xin(q44_uid547_i_unnamed_k0_zts6mmstv223_qi), .xout(q44_uid547_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist108_q44_uid547_i_unnamed_k0_zts6mmstv223_q_44(DELAY,1656)
    dspba_delay_ver #( .width(1), .depth(43), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist108_q44_uid547_i_unnamed_k0_zts6mmstv223_q_44 ( .xin(q44_uid547_i_unnamed_k0_zts6mmstv223_q), .xout(redist108_q44_uid547_i_unnamed_k0_zts6mmstv223_q_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR43_uid553_i_unnamed_k0_zts6mmstv223(BITSELECT,552)@22
    assign topBitsDOR43_uid553_i_unnamed_k0_zts6mmstv223_b = redist207_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_20_q[63:21];

    // topBitsDOR_uid554_i_unnamed_k0_zts6mmstv223(LOGICAL,553)@22
    assign topBitsDOR_uid554_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR43_uid553_i_unnamed_k0_zts6mmstv223_b != 43'b0000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow43_uid550_i_unnamed_k0_zts6mmstv223(BITSELECT,549)@22
    assign dSubChunkLow43_uid550_i_unnamed_k0_zts6mmstv223_in = redist207_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_20_q[20:0];
    assign dSubChunkLow43_uid550_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow43_uid550_i_unnamed_k0_zts6mmstv223_in[20:0];

    // lshl44_uid542_i_unnamed_k0_zts6mmstv223(BITSELECT,541)@21
    assign lshl44_uid542_i_unnamed_k0_zts6mmstv223_in = lshl1_uid534_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl44_uid542_i_unnamed_k0_zts6mmstv223_b = lshl44_uid542_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ44_uid544_i_unnamed_k0_zts6mmstv223(CONSTANT,543)
    assign cstZ44_uid544_i_unnamed_k0_zts6mmstv223_q = $unsigned(44'b00000000000000000000000000000000000000000000);

    // r0SubRangeLeft44_uid543_i_unnamed_k0_zts6mmstv223(BITSELECT,542)@21
    assign r0SubRangeLeft44_uid543_i_unnamed_k0_zts6mmstv223_in = r0Sub44_uid537_i_unnamed_k0_zts6mmstv223_q[19:0];
    assign r0SubRangeLeft44_uid543_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft44_uid543_i_unnamed_k0_zts6mmstv223_in[19:0];

    // rIteriMuxFirst44_uid545_i_unnamed_k0_zts6mmstv223(BITJOIN,544)@21
    assign rIteriMuxFirst44_uid545_i_unnamed_k0_zts6mmstv223_q = {cstZ44_uid544_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft44_uid543_i_unnamed_k0_zts6mmstv223_b};

    // r44_uid546_i_unnamed_k0_zts6mmstv223(MUX,545)@21 + 1
    assign r44_uid546_i_unnamed_k0_zts6mmstv223_s = opSign44_uid541_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r44_uid546_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r44_uid546_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r44_uid546_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst44_uid545_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r44_uid546_i_unnamed_k0_zts6mmstv223_q <= lshl44_uid542_i_unnamed_k0_zts6mmstv223_b;
                default : r44_uid546_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist19_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_v_20(DELAY,1567)
    dspba_delay_ver #( .width(1), .depth(20), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist19_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_v_20 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_v), .xout(redist19_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_v_20_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid549_i_unnamed_k0_zts6mmstv223(BITJOIN,548)@22
    assign lshl1_uid549_i_unnamed_k0_zts6mmstv223_q = {r44_uid546_i_unnamed_k0_zts6mmstv223_q, redist19_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_v_20_q};

    // nSubChunkLow43_uid551_i_unnamed_k0_zts6mmstv223(BITSELECT,550)@22
    assign nSubChunkLow43_uid551_i_unnamed_k0_zts6mmstv223_in = lshl1_uid549_i_unnamed_k0_zts6mmstv223_q[20:0];
    assign nSubChunkLow43_uid551_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow43_uid551_i_unnamed_k0_zts6mmstv223_in[20:0];

    // r0Sub43_uid552_i_unnamed_k0_zts6mmstv223(SUB,551)@22
    assign r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow43_uid551_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow43_uid550_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_q = r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_o[21:0];

    // cond43_uid555_i_unnamed_k0_zts6mmstv223(BITSELECT,554)@22
    assign cond43_uid555_i_unnamed_k0_zts6mmstv223_in = $unsigned({{43{r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_q[21]}}, r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_q});
    assign cond43_uid555_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond43_uid555_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign43_uid556_i_unnamed_k0_zts6mmstv223(LOGICAL,555)@22
    assign opSign43_uid556_i_unnamed_k0_zts6mmstv223_q = cond43_uid555_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid554_i_unnamed_k0_zts6mmstv223_q;

    // q43_uid562_i_unnamed_k0_zts6mmstv223(LOGICAL,561)@22 + 1
    assign q43_uid562_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign43_uid556_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q43_uid562_i_unnamed_k0_zts6mmstv223_delay ( .xin(q43_uid562_i_unnamed_k0_zts6mmstv223_qi), .xout(q43_uid562_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist107_q43_uid562_i_unnamed_k0_zts6mmstv223_q_43(DELAY,1655)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist107_q43_uid562_i_unnamed_k0_zts6mmstv223_q_43 ( .xin(q43_uid562_i_unnamed_k0_zts6mmstv223_q), .xout(redist107_q43_uid562_i_unnamed_k0_zts6mmstv223_q_43_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR42_uid568_i_unnamed_k0_zts6mmstv223(BITSELECT,567)@23
    assign topBitsDOR42_uid568_i_unnamed_k0_zts6mmstv223_b = redist208_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_21_q[63:22];

    // topBitsDOR_uid569_i_unnamed_k0_zts6mmstv223(LOGICAL,568)@23
    assign topBitsDOR_uid569_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR42_uid568_i_unnamed_k0_zts6mmstv223_b != 42'b000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow42_uid565_i_unnamed_k0_zts6mmstv223(BITSELECT,564)@23
    assign dSubChunkLow42_uid565_i_unnamed_k0_zts6mmstv223_in = redist208_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_21_q[21:0];
    assign dSubChunkLow42_uid565_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow42_uid565_i_unnamed_k0_zts6mmstv223_in[21:0];

    // lshl43_uid557_i_unnamed_k0_zts6mmstv223(BITSELECT,556)@22
    assign lshl43_uid557_i_unnamed_k0_zts6mmstv223_in = lshl1_uid549_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl43_uid557_i_unnamed_k0_zts6mmstv223_b = lshl43_uid557_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ43_uid559_i_unnamed_k0_zts6mmstv223(CONSTANT,558)
    assign cstZ43_uid559_i_unnamed_k0_zts6mmstv223_q = $unsigned(43'b0000000000000000000000000000000000000000000);

    // r0SubRangeLeft43_uid558_i_unnamed_k0_zts6mmstv223(BITSELECT,557)@22
    assign r0SubRangeLeft43_uid558_i_unnamed_k0_zts6mmstv223_in = r0Sub43_uid552_i_unnamed_k0_zts6mmstv223_q[20:0];
    assign r0SubRangeLeft43_uid558_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft43_uid558_i_unnamed_k0_zts6mmstv223_in[20:0];

    // rIteriMuxFirst43_uid560_i_unnamed_k0_zts6mmstv223(BITJOIN,559)@22
    assign rIteriMuxFirst43_uid560_i_unnamed_k0_zts6mmstv223_q = {cstZ43_uid559_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft43_uid558_i_unnamed_k0_zts6mmstv223_b};

    // r43_uid561_i_unnamed_k0_zts6mmstv223(MUX,560)@22 + 1
    assign r43_uid561_i_unnamed_k0_zts6mmstv223_s = opSign43_uid556_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r43_uid561_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r43_uid561_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r43_uid561_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst43_uid560_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r43_uid561_i_unnamed_k0_zts6mmstv223_q <= lshl43_uid557_i_unnamed_k0_zts6mmstv223_b;
                default : r43_uid561_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist20_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_w_21(DELAY,1568)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist20_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_w_21 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_w), .xout(redist20_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_w_21_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid564_i_unnamed_k0_zts6mmstv223(BITJOIN,563)@23
    assign lshl1_uid564_i_unnamed_k0_zts6mmstv223_q = {r43_uid561_i_unnamed_k0_zts6mmstv223_q, redist20_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_w_21_q};

    // nSubChunkLow42_uid566_i_unnamed_k0_zts6mmstv223(BITSELECT,565)@23
    assign nSubChunkLow42_uid566_i_unnamed_k0_zts6mmstv223_in = lshl1_uid564_i_unnamed_k0_zts6mmstv223_q[21:0];
    assign nSubChunkLow42_uid566_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow42_uid566_i_unnamed_k0_zts6mmstv223_in[21:0];

    // r0Sub42_uid567_i_unnamed_k0_zts6mmstv223(SUB,566)@23
    assign r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow42_uid566_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow42_uid565_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_q = r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_o[22:0];

    // cond42_uid570_i_unnamed_k0_zts6mmstv223(BITSELECT,569)@23
    assign cond42_uid570_i_unnamed_k0_zts6mmstv223_in = $unsigned({{42{r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_q[22]}}, r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_q});
    assign cond42_uid570_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond42_uid570_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign42_uid571_i_unnamed_k0_zts6mmstv223(LOGICAL,570)@23
    assign opSign42_uid571_i_unnamed_k0_zts6mmstv223_q = cond42_uid570_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid569_i_unnamed_k0_zts6mmstv223_q;

    // q42_uid577_i_unnamed_k0_zts6mmstv223(LOGICAL,576)@23 + 1
    assign q42_uid577_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign42_uid571_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q42_uid577_i_unnamed_k0_zts6mmstv223_delay ( .xin(q42_uid577_i_unnamed_k0_zts6mmstv223_qi), .xout(q42_uid577_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist106_q42_uid577_i_unnamed_k0_zts6mmstv223_q_42(DELAY,1654)
    dspba_delay_ver #( .width(1), .depth(41), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist106_q42_uid577_i_unnamed_k0_zts6mmstv223_q_42 ( .xin(q42_uid577_i_unnamed_k0_zts6mmstv223_q), .xout(redist106_q42_uid577_i_unnamed_k0_zts6mmstv223_q_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR41_uid583_i_unnamed_k0_zts6mmstv223(BITSELECT,582)@24
    assign topBitsDOR41_uid583_i_unnamed_k0_zts6mmstv223_b = redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_22_q[63:23];

    // topBitsDOR_uid584_i_unnamed_k0_zts6mmstv223(LOGICAL,583)@24
    assign topBitsDOR_uid584_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR41_uid583_i_unnamed_k0_zts6mmstv223_b != 41'b00000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow41_uid580_i_unnamed_k0_zts6mmstv223(BITSELECT,579)@24
    assign dSubChunkLow41_uid580_i_unnamed_k0_zts6mmstv223_in = redist209_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_22_q[22:0];
    assign dSubChunkLow41_uid580_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow41_uid580_i_unnamed_k0_zts6mmstv223_in[22:0];

    // lshl42_uid572_i_unnamed_k0_zts6mmstv223(BITSELECT,571)@23
    assign lshl42_uid572_i_unnamed_k0_zts6mmstv223_in = lshl1_uid564_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl42_uid572_i_unnamed_k0_zts6mmstv223_b = lshl42_uid572_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ42_uid574_i_unnamed_k0_zts6mmstv223(CONSTANT,573)
    assign cstZ42_uid574_i_unnamed_k0_zts6mmstv223_q = $unsigned(42'b000000000000000000000000000000000000000000);

    // r0SubRangeLeft42_uid573_i_unnamed_k0_zts6mmstv223(BITSELECT,572)@23
    assign r0SubRangeLeft42_uid573_i_unnamed_k0_zts6mmstv223_in = r0Sub42_uid567_i_unnamed_k0_zts6mmstv223_q[21:0];
    assign r0SubRangeLeft42_uid573_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft42_uid573_i_unnamed_k0_zts6mmstv223_in[21:0];

    // rIteriMuxFirst42_uid575_i_unnamed_k0_zts6mmstv223(BITJOIN,574)@23
    assign rIteriMuxFirst42_uid575_i_unnamed_k0_zts6mmstv223_q = {cstZ42_uid574_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft42_uid573_i_unnamed_k0_zts6mmstv223_b};

    // r42_uid576_i_unnamed_k0_zts6mmstv223(MUX,575)@23 + 1
    assign r42_uid576_i_unnamed_k0_zts6mmstv223_s = opSign42_uid571_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r42_uid576_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r42_uid576_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r42_uid576_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst42_uid575_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r42_uid576_i_unnamed_k0_zts6mmstv223_q <= lshl42_uid572_i_unnamed_k0_zts6mmstv223_b;
                default : r42_uid576_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist21_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_x_22(DELAY,1569)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist21_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_x_22 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_x), .xout(redist21_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_x_22_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid579_i_unnamed_k0_zts6mmstv223(BITJOIN,578)@24
    assign lshl1_uid579_i_unnamed_k0_zts6mmstv223_q = {r42_uid576_i_unnamed_k0_zts6mmstv223_q, redist21_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_x_22_q};

    // nSubChunkLow41_uid581_i_unnamed_k0_zts6mmstv223(BITSELECT,580)@24
    assign nSubChunkLow41_uid581_i_unnamed_k0_zts6mmstv223_in = lshl1_uid579_i_unnamed_k0_zts6mmstv223_q[22:0];
    assign nSubChunkLow41_uid581_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow41_uid581_i_unnamed_k0_zts6mmstv223_in[22:0];

    // r0Sub41_uid582_i_unnamed_k0_zts6mmstv223(SUB,581)@24
    assign r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow41_uid581_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow41_uid580_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_q = r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_o[23:0];

    // cond41_uid585_i_unnamed_k0_zts6mmstv223(BITSELECT,584)@24
    assign cond41_uid585_i_unnamed_k0_zts6mmstv223_in = $unsigned({{41{r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_q[23]}}, r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_q});
    assign cond41_uid585_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond41_uid585_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign41_uid586_i_unnamed_k0_zts6mmstv223(LOGICAL,585)@24
    assign opSign41_uid586_i_unnamed_k0_zts6mmstv223_q = cond41_uid585_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid584_i_unnamed_k0_zts6mmstv223_q;

    // q41_uid592_i_unnamed_k0_zts6mmstv223(LOGICAL,591)@24 + 1
    assign q41_uid592_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign41_uid586_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q41_uid592_i_unnamed_k0_zts6mmstv223_delay ( .xin(q41_uid592_i_unnamed_k0_zts6mmstv223_qi), .xout(q41_uid592_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist105_q41_uid592_i_unnamed_k0_zts6mmstv223_q_41(DELAY,1653)
    dspba_delay_ver #( .width(1), .depth(40), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist105_q41_uid592_i_unnamed_k0_zts6mmstv223_q_41 ( .xin(q41_uid592_i_unnamed_k0_zts6mmstv223_q), .xout(redist105_q41_uid592_i_unnamed_k0_zts6mmstv223_q_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR40_uid598_i_unnamed_k0_zts6mmstv223(BITSELECT,597)@25
    assign topBitsDOR40_uid598_i_unnamed_k0_zts6mmstv223_b = redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_23_q[63:24];

    // topBitsDOR_uid599_i_unnamed_k0_zts6mmstv223(LOGICAL,598)@25
    assign topBitsDOR_uid599_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR40_uid598_i_unnamed_k0_zts6mmstv223_b != 40'b0000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow40_uid595_i_unnamed_k0_zts6mmstv223(BITSELECT,594)@25
    assign dSubChunkLow40_uid595_i_unnamed_k0_zts6mmstv223_in = redist210_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_23_q[23:0];
    assign dSubChunkLow40_uid595_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow40_uid595_i_unnamed_k0_zts6mmstv223_in[23:0];

    // lshl41_uid587_i_unnamed_k0_zts6mmstv223(BITSELECT,586)@24
    assign lshl41_uid587_i_unnamed_k0_zts6mmstv223_in = lshl1_uid579_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl41_uid587_i_unnamed_k0_zts6mmstv223_b = lshl41_uid587_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ41_uid589_i_unnamed_k0_zts6mmstv223(CONSTANT,588)
    assign cstZ41_uid589_i_unnamed_k0_zts6mmstv223_q = $unsigned(41'b00000000000000000000000000000000000000000);

    // r0SubRangeLeft41_uid588_i_unnamed_k0_zts6mmstv223(BITSELECT,587)@24
    assign r0SubRangeLeft41_uid588_i_unnamed_k0_zts6mmstv223_in = r0Sub41_uid582_i_unnamed_k0_zts6mmstv223_q[22:0];
    assign r0SubRangeLeft41_uid588_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft41_uid588_i_unnamed_k0_zts6mmstv223_in[22:0];

    // rIteriMuxFirst41_uid590_i_unnamed_k0_zts6mmstv223(BITJOIN,589)@24
    assign rIteriMuxFirst41_uid590_i_unnamed_k0_zts6mmstv223_q = {cstZ41_uid589_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft41_uid588_i_unnamed_k0_zts6mmstv223_b};

    // r41_uid591_i_unnamed_k0_zts6mmstv223(MUX,590)@24 + 1
    assign r41_uid591_i_unnamed_k0_zts6mmstv223_s = opSign41_uid586_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r41_uid591_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r41_uid591_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r41_uid591_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst41_uid590_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r41_uid591_i_unnamed_k0_zts6mmstv223_q <= lshl41_uid587_i_unnamed_k0_zts6mmstv223_b;
                default : r41_uid591_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist22_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_y_23(DELAY,1570)
    dspba_delay_ver #( .width(1), .depth(23), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist22_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_y_23 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_y), .xout(redist22_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_y_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid594_i_unnamed_k0_zts6mmstv223(BITJOIN,593)@25
    assign lshl1_uid594_i_unnamed_k0_zts6mmstv223_q = {r41_uid591_i_unnamed_k0_zts6mmstv223_q, redist22_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_y_23_q};

    // nSubChunkLow40_uid596_i_unnamed_k0_zts6mmstv223(BITSELECT,595)@25
    assign nSubChunkLow40_uid596_i_unnamed_k0_zts6mmstv223_in = lshl1_uid594_i_unnamed_k0_zts6mmstv223_q[23:0];
    assign nSubChunkLow40_uid596_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow40_uid596_i_unnamed_k0_zts6mmstv223_in[23:0];

    // r0Sub40_uid597_i_unnamed_k0_zts6mmstv223(SUB,596)@25
    assign r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow40_uid596_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow40_uid595_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_q = r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_o[24:0];

    // cond40_uid600_i_unnamed_k0_zts6mmstv223(BITSELECT,599)@25
    assign cond40_uid600_i_unnamed_k0_zts6mmstv223_in = $unsigned({{40{r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_q[24]}}, r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_q});
    assign cond40_uid600_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond40_uid600_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign40_uid601_i_unnamed_k0_zts6mmstv223(LOGICAL,600)@25
    assign opSign40_uid601_i_unnamed_k0_zts6mmstv223_q = cond40_uid600_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid599_i_unnamed_k0_zts6mmstv223_q;

    // q40_uid607_i_unnamed_k0_zts6mmstv223(LOGICAL,606)@25 + 1
    assign q40_uid607_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign40_uid601_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q40_uid607_i_unnamed_k0_zts6mmstv223_delay ( .xin(q40_uid607_i_unnamed_k0_zts6mmstv223_qi), .xout(q40_uid607_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist104_q40_uid607_i_unnamed_k0_zts6mmstv223_q_40(DELAY,1652)
    dspba_delay_ver #( .width(1), .depth(39), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist104_q40_uid607_i_unnamed_k0_zts6mmstv223_q_40 ( .xin(q40_uid607_i_unnamed_k0_zts6mmstv223_q), .xout(redist104_q40_uid607_i_unnamed_k0_zts6mmstv223_q_40_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR39_uid613_i_unnamed_k0_zts6mmstv223(BITSELECT,612)@26
    assign topBitsDOR39_uid613_i_unnamed_k0_zts6mmstv223_b = redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_24_q[63:25];

    // topBitsDOR_uid614_i_unnamed_k0_zts6mmstv223(LOGICAL,613)@26
    assign topBitsDOR_uid614_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR39_uid613_i_unnamed_k0_zts6mmstv223_b != 39'b000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow39_uid610_i_unnamed_k0_zts6mmstv223(BITSELECT,609)@26
    assign dSubChunkLow39_uid610_i_unnamed_k0_zts6mmstv223_in = redist211_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_24_q[24:0];
    assign dSubChunkLow39_uid610_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow39_uid610_i_unnamed_k0_zts6mmstv223_in[24:0];

    // lshl40_uid602_i_unnamed_k0_zts6mmstv223(BITSELECT,601)@25
    assign lshl40_uid602_i_unnamed_k0_zts6mmstv223_in = lshl1_uid594_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl40_uid602_i_unnamed_k0_zts6mmstv223_b = lshl40_uid602_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ40_uid604_i_unnamed_k0_zts6mmstv223(CONSTANT,603)
    assign cstZ40_uid604_i_unnamed_k0_zts6mmstv223_q = $unsigned(40'b0000000000000000000000000000000000000000);

    // r0SubRangeLeft40_uid603_i_unnamed_k0_zts6mmstv223(BITSELECT,602)@25
    assign r0SubRangeLeft40_uid603_i_unnamed_k0_zts6mmstv223_in = r0Sub40_uid597_i_unnamed_k0_zts6mmstv223_q[23:0];
    assign r0SubRangeLeft40_uid603_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft40_uid603_i_unnamed_k0_zts6mmstv223_in[23:0];

    // rIteriMuxFirst40_uid605_i_unnamed_k0_zts6mmstv223(BITJOIN,604)@25
    assign rIteriMuxFirst40_uid605_i_unnamed_k0_zts6mmstv223_q = {cstZ40_uid604_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft40_uid603_i_unnamed_k0_zts6mmstv223_b};

    // r40_uid606_i_unnamed_k0_zts6mmstv223(MUX,605)@25 + 1
    assign r40_uid606_i_unnamed_k0_zts6mmstv223_s = opSign40_uid601_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r40_uid606_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r40_uid606_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r40_uid606_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst40_uid605_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r40_uid606_i_unnamed_k0_zts6mmstv223_q <= lshl40_uid602_i_unnamed_k0_zts6mmstv223_b;
                default : r40_uid606_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist23_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_z_24(DELAY,1571)
    dspba_delay_ver #( .width(1), .depth(24), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist23_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_z_24 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_z), .xout(redist23_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_z_24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid609_i_unnamed_k0_zts6mmstv223(BITJOIN,608)@26
    assign lshl1_uid609_i_unnamed_k0_zts6mmstv223_q = {r40_uid606_i_unnamed_k0_zts6mmstv223_q, redist23_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_z_24_q};

    // nSubChunkLow39_uid611_i_unnamed_k0_zts6mmstv223(BITSELECT,610)@26
    assign nSubChunkLow39_uid611_i_unnamed_k0_zts6mmstv223_in = lshl1_uid609_i_unnamed_k0_zts6mmstv223_q[24:0];
    assign nSubChunkLow39_uid611_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow39_uid611_i_unnamed_k0_zts6mmstv223_in[24:0];

    // r0Sub39_uid612_i_unnamed_k0_zts6mmstv223(SUB,611)@26
    assign r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow39_uid611_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow39_uid610_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_q = r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_o[25:0];

    // cond39_uid615_i_unnamed_k0_zts6mmstv223(BITSELECT,614)@26
    assign cond39_uid615_i_unnamed_k0_zts6mmstv223_in = $unsigned({{39{r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_q[25]}}, r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_q});
    assign cond39_uid615_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond39_uid615_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign39_uid616_i_unnamed_k0_zts6mmstv223(LOGICAL,615)@26
    assign opSign39_uid616_i_unnamed_k0_zts6mmstv223_q = cond39_uid615_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid614_i_unnamed_k0_zts6mmstv223_q;

    // q39_uid622_i_unnamed_k0_zts6mmstv223(LOGICAL,621)@26 + 1
    assign q39_uid622_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign39_uid616_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q39_uid622_i_unnamed_k0_zts6mmstv223_delay ( .xin(q39_uid622_i_unnamed_k0_zts6mmstv223_qi), .xout(q39_uid622_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist103_q39_uid622_i_unnamed_k0_zts6mmstv223_q_39(DELAY,1651)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist103_q39_uid622_i_unnamed_k0_zts6mmstv223_q_39 ( .xin(q39_uid622_i_unnamed_k0_zts6mmstv223_q), .xout(redist103_q39_uid622_i_unnamed_k0_zts6mmstv223_q_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR38_uid628_i_unnamed_k0_zts6mmstv223(BITSELECT,627)@27
    assign topBitsDOR38_uid628_i_unnamed_k0_zts6mmstv223_b = redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_25_q[63:26];

    // topBitsDOR_uid629_i_unnamed_k0_zts6mmstv223(LOGICAL,628)@27
    assign topBitsDOR_uid629_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR38_uid628_i_unnamed_k0_zts6mmstv223_b != 38'b00000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow38_uid625_i_unnamed_k0_zts6mmstv223(BITSELECT,624)@27
    assign dSubChunkLow38_uid625_i_unnamed_k0_zts6mmstv223_in = redist212_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_25_q[25:0];
    assign dSubChunkLow38_uid625_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow38_uid625_i_unnamed_k0_zts6mmstv223_in[25:0];

    // lshl39_uid617_i_unnamed_k0_zts6mmstv223(BITSELECT,616)@26
    assign lshl39_uid617_i_unnamed_k0_zts6mmstv223_in = lshl1_uid609_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl39_uid617_i_unnamed_k0_zts6mmstv223_b = lshl39_uid617_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ39_uid619_i_unnamed_k0_zts6mmstv223(CONSTANT,618)
    assign cstZ39_uid619_i_unnamed_k0_zts6mmstv223_q = $unsigned(39'b000000000000000000000000000000000000000);

    // r0SubRangeLeft39_uid618_i_unnamed_k0_zts6mmstv223(BITSELECT,617)@26
    assign r0SubRangeLeft39_uid618_i_unnamed_k0_zts6mmstv223_in = r0Sub39_uid612_i_unnamed_k0_zts6mmstv223_q[24:0];
    assign r0SubRangeLeft39_uid618_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft39_uid618_i_unnamed_k0_zts6mmstv223_in[24:0];

    // rIteriMuxFirst39_uid620_i_unnamed_k0_zts6mmstv223(BITJOIN,619)@26
    assign rIteriMuxFirst39_uid620_i_unnamed_k0_zts6mmstv223_q = {cstZ39_uid619_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft39_uid618_i_unnamed_k0_zts6mmstv223_b};

    // r39_uid621_i_unnamed_k0_zts6mmstv223(MUX,620)@26 + 1
    assign r39_uid621_i_unnamed_k0_zts6mmstv223_s = opSign39_uid616_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r39_uid621_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r39_uid621_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r39_uid621_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst39_uid620_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r39_uid621_i_unnamed_k0_zts6mmstv223_q <= lshl39_uid617_i_unnamed_k0_zts6mmstv223_b;
                default : r39_uid621_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist24_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa_25(DELAY,1572)
    dspba_delay_ver #( .width(1), .depth(25), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist24_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa_25 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa), .xout(redist24_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid624_i_unnamed_k0_zts6mmstv223(BITJOIN,623)@27
    assign lshl1_uid624_i_unnamed_k0_zts6mmstv223_q = {r39_uid621_i_unnamed_k0_zts6mmstv223_q, redist24_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa_25_q};

    // nSubChunkLow38_uid626_i_unnamed_k0_zts6mmstv223(BITSELECT,625)@27
    assign nSubChunkLow38_uid626_i_unnamed_k0_zts6mmstv223_in = lshl1_uid624_i_unnamed_k0_zts6mmstv223_q[25:0];
    assign nSubChunkLow38_uid626_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow38_uid626_i_unnamed_k0_zts6mmstv223_in[25:0];

    // r0Sub38_uid627_i_unnamed_k0_zts6mmstv223(SUB,626)@27
    assign r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow38_uid626_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow38_uid625_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_q = r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_o[26:0];

    // cond38_uid630_i_unnamed_k0_zts6mmstv223(BITSELECT,629)@27
    assign cond38_uid630_i_unnamed_k0_zts6mmstv223_in = $unsigned({{38{r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_q[26]}}, r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_q});
    assign cond38_uid630_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond38_uid630_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign38_uid631_i_unnamed_k0_zts6mmstv223(LOGICAL,630)@27
    assign opSign38_uid631_i_unnamed_k0_zts6mmstv223_q = cond38_uid630_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid629_i_unnamed_k0_zts6mmstv223_q;

    // q38_uid637_i_unnamed_k0_zts6mmstv223(LOGICAL,636)@27 + 1
    assign q38_uid637_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign38_uid631_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q38_uid637_i_unnamed_k0_zts6mmstv223_delay ( .xin(q38_uid637_i_unnamed_k0_zts6mmstv223_qi), .xout(q38_uid637_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist102_q38_uid637_i_unnamed_k0_zts6mmstv223_q_38(DELAY,1650)
    dspba_delay_ver #( .width(1), .depth(37), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist102_q38_uid637_i_unnamed_k0_zts6mmstv223_q_38 ( .xin(q38_uid637_i_unnamed_k0_zts6mmstv223_q), .xout(redist102_q38_uid637_i_unnamed_k0_zts6mmstv223_q_38_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR37_uid643_i_unnamed_k0_zts6mmstv223(BITSELECT,642)@28
    assign topBitsDOR37_uid643_i_unnamed_k0_zts6mmstv223_b = redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_26_q[63:27];

    // topBitsDOR_uid644_i_unnamed_k0_zts6mmstv223(LOGICAL,643)@28
    assign topBitsDOR_uid644_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR37_uid643_i_unnamed_k0_zts6mmstv223_b != 37'b0000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow37_uid640_i_unnamed_k0_zts6mmstv223(BITSELECT,639)@28
    assign dSubChunkLow37_uid640_i_unnamed_k0_zts6mmstv223_in = redist213_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_26_q[26:0];
    assign dSubChunkLow37_uid640_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow37_uid640_i_unnamed_k0_zts6mmstv223_in[26:0];

    // lshl38_uid632_i_unnamed_k0_zts6mmstv223(BITSELECT,631)@27
    assign lshl38_uid632_i_unnamed_k0_zts6mmstv223_in = lshl1_uid624_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl38_uid632_i_unnamed_k0_zts6mmstv223_b = lshl38_uid632_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ38_uid634_i_unnamed_k0_zts6mmstv223(CONSTANT,633)
    assign cstZ38_uid634_i_unnamed_k0_zts6mmstv223_q = $unsigned(38'b00000000000000000000000000000000000000);

    // r0SubRangeLeft38_uid633_i_unnamed_k0_zts6mmstv223(BITSELECT,632)@27
    assign r0SubRangeLeft38_uid633_i_unnamed_k0_zts6mmstv223_in = r0Sub38_uid627_i_unnamed_k0_zts6mmstv223_q[25:0];
    assign r0SubRangeLeft38_uid633_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft38_uid633_i_unnamed_k0_zts6mmstv223_in[25:0];

    // rIteriMuxFirst38_uid635_i_unnamed_k0_zts6mmstv223(BITJOIN,634)@27
    assign rIteriMuxFirst38_uid635_i_unnamed_k0_zts6mmstv223_q = {cstZ38_uid634_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft38_uid633_i_unnamed_k0_zts6mmstv223_b};

    // r38_uid636_i_unnamed_k0_zts6mmstv223(MUX,635)@27 + 1
    assign r38_uid636_i_unnamed_k0_zts6mmstv223_s = opSign38_uid631_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r38_uid636_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r38_uid636_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r38_uid636_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst38_uid635_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r38_uid636_i_unnamed_k0_zts6mmstv223_q <= lshl38_uid632_i_unnamed_k0_zts6mmstv223_b;
                default : r38_uid636_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist25_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb_26(DELAY,1573)
    dspba_delay_ver #( .width(1), .depth(26), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist25_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb_26 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb), .xout(redist25_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb_26_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid639_i_unnamed_k0_zts6mmstv223(BITJOIN,638)@28
    assign lshl1_uid639_i_unnamed_k0_zts6mmstv223_q = {r38_uid636_i_unnamed_k0_zts6mmstv223_q, redist25_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb_26_q};

    // nSubChunkLow37_uid641_i_unnamed_k0_zts6mmstv223(BITSELECT,640)@28
    assign nSubChunkLow37_uid641_i_unnamed_k0_zts6mmstv223_in = lshl1_uid639_i_unnamed_k0_zts6mmstv223_q[26:0];
    assign nSubChunkLow37_uid641_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow37_uid641_i_unnamed_k0_zts6mmstv223_in[26:0];

    // r0Sub37_uid642_i_unnamed_k0_zts6mmstv223(SUB,641)@28
    assign r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow37_uid641_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow37_uid640_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_q = r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_o[27:0];

    // cond37_uid645_i_unnamed_k0_zts6mmstv223(BITSELECT,644)@28
    assign cond37_uid645_i_unnamed_k0_zts6mmstv223_in = $unsigned({{37{r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_q[27]}}, r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_q});
    assign cond37_uid645_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond37_uid645_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign37_uid646_i_unnamed_k0_zts6mmstv223(LOGICAL,645)@28
    assign opSign37_uid646_i_unnamed_k0_zts6mmstv223_q = cond37_uid645_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid644_i_unnamed_k0_zts6mmstv223_q;

    // q37_uid652_i_unnamed_k0_zts6mmstv223(LOGICAL,651)@28 + 1
    assign q37_uid652_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign37_uid646_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q37_uid652_i_unnamed_k0_zts6mmstv223_delay ( .xin(q37_uid652_i_unnamed_k0_zts6mmstv223_qi), .xout(q37_uid652_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist101_q37_uid652_i_unnamed_k0_zts6mmstv223_q_37(DELAY,1649)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist101_q37_uid652_i_unnamed_k0_zts6mmstv223_q_37 ( .xin(q37_uid652_i_unnamed_k0_zts6mmstv223_q), .xout(redist101_q37_uid652_i_unnamed_k0_zts6mmstv223_q_37_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR36_uid658_i_unnamed_k0_zts6mmstv223(BITSELECT,657)@29
    assign topBitsDOR36_uid658_i_unnamed_k0_zts6mmstv223_b = redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_27_q[63:28];

    // topBitsDOR_uid659_i_unnamed_k0_zts6mmstv223(LOGICAL,658)@29
    assign topBitsDOR_uid659_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR36_uid658_i_unnamed_k0_zts6mmstv223_b != 36'b000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow36_uid655_i_unnamed_k0_zts6mmstv223(BITSELECT,654)@29
    assign dSubChunkLow36_uid655_i_unnamed_k0_zts6mmstv223_in = redist214_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_27_q[27:0];
    assign dSubChunkLow36_uid655_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow36_uid655_i_unnamed_k0_zts6mmstv223_in[27:0];

    // lshl37_uid647_i_unnamed_k0_zts6mmstv223(BITSELECT,646)@28
    assign lshl37_uid647_i_unnamed_k0_zts6mmstv223_in = lshl1_uid639_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl37_uid647_i_unnamed_k0_zts6mmstv223_b = lshl37_uid647_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ37_uid649_i_unnamed_k0_zts6mmstv223(CONSTANT,648)
    assign cstZ37_uid649_i_unnamed_k0_zts6mmstv223_q = $unsigned(37'b0000000000000000000000000000000000000);

    // r0SubRangeLeft37_uid648_i_unnamed_k0_zts6mmstv223(BITSELECT,647)@28
    assign r0SubRangeLeft37_uid648_i_unnamed_k0_zts6mmstv223_in = r0Sub37_uid642_i_unnamed_k0_zts6mmstv223_q[26:0];
    assign r0SubRangeLeft37_uid648_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft37_uid648_i_unnamed_k0_zts6mmstv223_in[26:0];

    // rIteriMuxFirst37_uid650_i_unnamed_k0_zts6mmstv223(BITJOIN,649)@28
    assign rIteriMuxFirst37_uid650_i_unnamed_k0_zts6mmstv223_q = {cstZ37_uid649_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft37_uid648_i_unnamed_k0_zts6mmstv223_b};

    // r37_uid651_i_unnamed_k0_zts6mmstv223(MUX,650)@28 + 1
    assign r37_uid651_i_unnamed_k0_zts6mmstv223_s = opSign37_uid646_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r37_uid651_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r37_uid651_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r37_uid651_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst37_uid650_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r37_uid651_i_unnamed_k0_zts6mmstv223_q <= lshl37_uid647_i_unnamed_k0_zts6mmstv223_b;
                default : r37_uid651_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist26_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc_27(DELAY,1574)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist26_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc_27 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc), .xout(redist26_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid654_i_unnamed_k0_zts6mmstv223(BITJOIN,653)@29
    assign lshl1_uid654_i_unnamed_k0_zts6mmstv223_q = {r37_uid651_i_unnamed_k0_zts6mmstv223_q, redist26_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc_27_q};

    // nSubChunkLow36_uid656_i_unnamed_k0_zts6mmstv223(BITSELECT,655)@29
    assign nSubChunkLow36_uid656_i_unnamed_k0_zts6mmstv223_in = lshl1_uid654_i_unnamed_k0_zts6mmstv223_q[27:0];
    assign nSubChunkLow36_uid656_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow36_uid656_i_unnamed_k0_zts6mmstv223_in[27:0];

    // r0Sub36_uid657_i_unnamed_k0_zts6mmstv223(SUB,656)@29
    assign r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow36_uid656_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow36_uid655_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_q = r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_o[28:0];

    // cond36_uid660_i_unnamed_k0_zts6mmstv223(BITSELECT,659)@29
    assign cond36_uid660_i_unnamed_k0_zts6mmstv223_in = $unsigned({{36{r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_q[28]}}, r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_q});
    assign cond36_uid660_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond36_uid660_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign36_uid661_i_unnamed_k0_zts6mmstv223(LOGICAL,660)@29
    assign opSign36_uid661_i_unnamed_k0_zts6mmstv223_q = cond36_uid660_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid659_i_unnamed_k0_zts6mmstv223_q;

    // q36_uid667_i_unnamed_k0_zts6mmstv223(LOGICAL,666)@29 + 1
    assign q36_uid667_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign36_uid661_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q36_uid667_i_unnamed_k0_zts6mmstv223_delay ( .xin(q36_uid667_i_unnamed_k0_zts6mmstv223_qi), .xout(q36_uid667_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist100_q36_uid667_i_unnamed_k0_zts6mmstv223_q_36(DELAY,1648)
    dspba_delay_ver #( .width(1), .depth(35), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist100_q36_uid667_i_unnamed_k0_zts6mmstv223_q_36 ( .xin(q36_uid667_i_unnamed_k0_zts6mmstv223_q), .xout(redist100_q36_uid667_i_unnamed_k0_zts6mmstv223_q_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // topBitsDOR35_uid673_i_unnamed_k0_zts6mmstv223(BITSELECT,672)@30
    assign topBitsDOR35_uid673_i_unnamed_k0_zts6mmstv223_b = redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_28_q[63:29];

    // topBitsDOR_uid674_i_unnamed_k0_zts6mmstv223(LOGICAL,673)@30
    assign topBitsDOR_uid674_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR35_uid673_i_unnamed_k0_zts6mmstv223_b != 35'b00000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow35_uid670_i_unnamed_k0_zts6mmstv223(BITSELECT,669)@30
    assign dSubChunkLow35_uid670_i_unnamed_k0_zts6mmstv223_in = redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_28_q[28:0];
    assign dSubChunkLow35_uid670_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow35_uid670_i_unnamed_k0_zts6mmstv223_in[28:0];

    // lshl36_uid662_i_unnamed_k0_zts6mmstv223(BITSELECT,661)@29
    assign lshl36_uid662_i_unnamed_k0_zts6mmstv223_in = lshl1_uid654_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl36_uid662_i_unnamed_k0_zts6mmstv223_b = lshl36_uid662_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ36_uid664_i_unnamed_k0_zts6mmstv223(CONSTANT,663)
    assign cstZ36_uid664_i_unnamed_k0_zts6mmstv223_q = $unsigned(36'b000000000000000000000000000000000000);

    // r0SubRangeLeft36_uid663_i_unnamed_k0_zts6mmstv223(BITSELECT,662)@29
    assign r0SubRangeLeft36_uid663_i_unnamed_k0_zts6mmstv223_in = r0Sub36_uid657_i_unnamed_k0_zts6mmstv223_q[27:0];
    assign r0SubRangeLeft36_uid663_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft36_uid663_i_unnamed_k0_zts6mmstv223_in[27:0];

    // rIteriMuxFirst36_uid665_i_unnamed_k0_zts6mmstv223(BITJOIN,664)@29
    assign rIteriMuxFirst36_uid665_i_unnamed_k0_zts6mmstv223_q = {cstZ36_uid664_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft36_uid663_i_unnamed_k0_zts6mmstv223_b};

    // r36_uid666_i_unnamed_k0_zts6mmstv223(MUX,665)@29 + 1
    assign r36_uid666_i_unnamed_k0_zts6mmstv223_s = opSign36_uid661_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r36_uid666_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r36_uid666_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r36_uid666_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst36_uid665_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r36_uid666_i_unnamed_k0_zts6mmstv223_q <= lshl36_uid662_i_unnamed_k0_zts6mmstv223_b;
                default : r36_uid666_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist27_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd_28(DELAY,1575)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist27_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd_28 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd), .xout(redist27_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid669_i_unnamed_k0_zts6mmstv223(BITJOIN,668)@30
    assign lshl1_uid669_i_unnamed_k0_zts6mmstv223_q = {r36_uid666_i_unnamed_k0_zts6mmstv223_q, redist27_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd_28_q};

    // nSubChunkLow35_uid671_i_unnamed_k0_zts6mmstv223(BITSELECT,670)@30
    assign nSubChunkLow35_uid671_i_unnamed_k0_zts6mmstv223_in = lshl1_uid669_i_unnamed_k0_zts6mmstv223_q[28:0];
    assign nSubChunkLow35_uid671_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow35_uid671_i_unnamed_k0_zts6mmstv223_in[28:0];

    // r0Sub35_uid672_i_unnamed_k0_zts6mmstv223(SUB,671)@30
    assign r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow35_uid671_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow35_uid670_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_q = r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_o[29:0];

    // cond35_uid675_i_unnamed_k0_zts6mmstv223(BITSELECT,674)@30
    assign cond35_uid675_i_unnamed_k0_zts6mmstv223_in = $unsigned({{35{r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_q[29]}}, r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_q});
    assign cond35_uid675_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond35_uid675_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign35_uid676_i_unnamed_k0_zts6mmstv223(LOGICAL,675)@30
    assign opSign35_uid676_i_unnamed_k0_zts6mmstv223_q = cond35_uid675_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid674_i_unnamed_k0_zts6mmstv223_q;

    // q35_uid682_i_unnamed_k0_zts6mmstv223(LOGICAL,681)@30 + 1
    assign q35_uid682_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign35_uid676_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q35_uid682_i_unnamed_k0_zts6mmstv223_delay ( .xin(q35_uid682_i_unnamed_k0_zts6mmstv223_qi), .xout(q35_uid682_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist99_q35_uid682_i_unnamed_k0_zts6mmstv223_q_35(DELAY,1647)
    dspba_delay_ver #( .width(1), .depth(34), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist99_q35_uid682_i_unnamed_k0_zts6mmstv223_q_35 ( .xin(q35_uid682_i_unnamed_k0_zts6mmstv223_q), .xout(redist99_q35_uid682_i_unnamed_k0_zts6mmstv223_q_35_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_notEnable(LOGICAL,1888)
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_notEnable_q = $unsigned(~ (VCC_q));

    // redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_nor(LOGICAL,1889)
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_nor_q = ~ (redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_notEnable_q | redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena_q);

    // redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_last(CONSTANT,1885)
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_last_q = $unsigned(6'b011110);

    // redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmp(LOGICAL,1886)
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmp_b = {1'b0, redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_q};
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmp_q = $unsigned(redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_last_q == redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmp_b ? 1'b1 : 1'b0);

    // redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmpReg(REG,1887)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmpReg_q <= $unsigned(redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmp_q);
        end
    end

    // redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena(REG,1890)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_nor_q == 1'b1)
        begin
            redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena_q <= $unsigned(redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_cmpReg_q);
        end
    end

    // redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_enaAnd(LOGICAL,1891)
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_enaAnd_q = redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena_q & VCC_q;

    // redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_rdcnt(COUNTER,1883)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i <= $unsigned(redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_q = redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i[4:0];

    // redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_29(DELAY,1764)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_29_q <= '0;
        end
        else
        begin
            redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_29_q <= $unsigned(redist215_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_28_q);
        end
    end

    // topBitsDOR34_uid688_i_unnamed_k0_zts6mmstv223(BITSELECT,687)@31
    assign topBitsDOR34_uid688_i_unnamed_k0_zts6mmstv223_b = redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_29_q[63:30];

    // topBitsDOR_uid689_i_unnamed_k0_zts6mmstv223(LOGICAL,688)@31
    assign topBitsDOR_uid689_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR34_uid688_i_unnamed_k0_zts6mmstv223_b != 34'b0000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow34_uid685_i_unnamed_k0_zts6mmstv223(BITSELECT,684)@31
    assign dSubChunkLow34_uid685_i_unnamed_k0_zts6mmstv223_in = redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_29_q[29:0];
    assign dSubChunkLow34_uid685_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow34_uid685_i_unnamed_k0_zts6mmstv223_in[29:0];

    // lshl35_uid677_i_unnamed_k0_zts6mmstv223(BITSELECT,676)@30
    assign lshl35_uid677_i_unnamed_k0_zts6mmstv223_in = lshl1_uid669_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl35_uid677_i_unnamed_k0_zts6mmstv223_b = lshl35_uid677_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ35_uid679_i_unnamed_k0_zts6mmstv223(CONSTANT,678)
    assign cstZ35_uid679_i_unnamed_k0_zts6mmstv223_q = $unsigned(35'b00000000000000000000000000000000000);

    // r0SubRangeLeft35_uid678_i_unnamed_k0_zts6mmstv223(BITSELECT,677)@30
    assign r0SubRangeLeft35_uid678_i_unnamed_k0_zts6mmstv223_in = r0Sub35_uid672_i_unnamed_k0_zts6mmstv223_q[28:0];
    assign r0SubRangeLeft35_uid678_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft35_uid678_i_unnamed_k0_zts6mmstv223_in[28:0];

    // rIteriMuxFirst35_uid680_i_unnamed_k0_zts6mmstv223(BITJOIN,679)@30
    assign rIteriMuxFirst35_uid680_i_unnamed_k0_zts6mmstv223_q = {cstZ35_uid679_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft35_uid678_i_unnamed_k0_zts6mmstv223_b};

    // r35_uid681_i_unnamed_k0_zts6mmstv223(MUX,680)@30 + 1
    assign r35_uid681_i_unnamed_k0_zts6mmstv223_s = opSign35_uid676_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r35_uid681_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r35_uid681_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r35_uid681_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst35_uid680_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r35_uid681_i_unnamed_k0_zts6mmstv223_q <= lshl35_uid677_i_unnamed_k0_zts6mmstv223_b;
                default : r35_uid681_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist28_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee_29(DELAY,1576)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist28_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee_29 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee), .xout(redist28_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee_29_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid684_i_unnamed_k0_zts6mmstv223(BITJOIN,683)@31
    assign lshl1_uid684_i_unnamed_k0_zts6mmstv223_q = {r35_uid681_i_unnamed_k0_zts6mmstv223_q, redist28_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee_29_q};

    // nSubChunkLow34_uid686_i_unnamed_k0_zts6mmstv223(BITSELECT,685)@31
    assign nSubChunkLow34_uid686_i_unnamed_k0_zts6mmstv223_in = lshl1_uid684_i_unnamed_k0_zts6mmstv223_q[29:0];
    assign nSubChunkLow34_uid686_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow34_uid686_i_unnamed_k0_zts6mmstv223_in[29:0];

    // r0Sub34_uid687_i_unnamed_k0_zts6mmstv223(SUB,686)@31
    assign r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow34_uid686_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow34_uid685_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_q = r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_o[30:0];

    // cond34_uid690_i_unnamed_k0_zts6mmstv223(BITSELECT,689)@31
    assign cond34_uid690_i_unnamed_k0_zts6mmstv223_in = $unsigned({{34{r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_q[30]}}, r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_q});
    assign cond34_uid690_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond34_uid690_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign34_uid691_i_unnamed_k0_zts6mmstv223(LOGICAL,690)@31
    assign opSign34_uid691_i_unnamed_k0_zts6mmstv223_q = cond34_uid690_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid689_i_unnamed_k0_zts6mmstv223_q;

    // q34_uid697_i_unnamed_k0_zts6mmstv223(LOGICAL,696)@31 + 1
    assign q34_uid697_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign34_uid691_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q34_uid697_i_unnamed_k0_zts6mmstv223_delay ( .xin(q34_uid697_i_unnamed_k0_zts6mmstv223_qi), .xout(q34_uid697_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_wraddr(REG,1884)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_wraddr_q <= $unsigned(redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_q);
        end
    end

    // redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem(DUALMEM,1882)
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_ia = $unsigned(q34_uid697_i_unnamed_k0_zts6mmstv223_q);
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_aa = redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_wraddr_q;
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_ab = redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_q;
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_dmem (
        .clocken1(redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_reset0),
        .clock1(clock),
        .address_a(redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_aa),
        .data_a(redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_ab),
        .q_b(redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_q = redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_iq[0:0];

    // redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_notEnable(LOGICAL,1878)
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_nor(LOGICAL,1879)
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_nor_q = ~ (redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_notEnable_q | redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena_q);

    // redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_last(CONSTANT,1875)
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_last_q = $unsigned(6'b011101);

    // redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmp(LOGICAL,1876)
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmp_b = {1'b0, redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_q};
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmp_q = $unsigned(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_last_q == redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmp_b ? 1'b1 : 1'b0);

    // redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmpReg(REG,1877)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmpReg_q <= $unsigned(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmp_q);
        end
    end

    // redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena(REG,1880)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_nor_q == 1'b1)
        begin
            redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena_q <= $unsigned(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_cmpReg_q);
        end
    end

    // redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_enaAnd(LOGICAL,1881)
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_enaAnd_q = redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena_q & VCC_q;

    // redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt(COUNTER,1873)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i <= 5'd0;
            redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i == 5'd29)
            begin
                redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_eq <= 1'b0;
            end
            if (redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_eq == 1'b1)
            begin
                redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i <= $unsigned(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i <= $unsigned(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_q = redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i[4:0];

    // redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_30(DELAY,1765)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_30_q <= '0;
        end
        else
        begin
            redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_30_q <= $unsigned(redist216_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_29_q);
        end
    end

    // topBitsDOR33_uid703_i_unnamed_k0_zts6mmstv223(BITSELECT,702)@32
    assign topBitsDOR33_uid703_i_unnamed_k0_zts6mmstv223_b = redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_30_q[63:31];

    // topBitsDOR_uid704_i_unnamed_k0_zts6mmstv223(LOGICAL,703)@32
    assign topBitsDOR_uid704_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR33_uid703_i_unnamed_k0_zts6mmstv223_b != 33'b000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow33_uid700_i_unnamed_k0_zts6mmstv223(BITSELECT,699)@32
    assign dSubChunkLow33_uid700_i_unnamed_k0_zts6mmstv223_in = redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_30_q[30:0];
    assign dSubChunkLow33_uid700_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow33_uid700_i_unnamed_k0_zts6mmstv223_in[30:0];

    // lshl34_uid692_i_unnamed_k0_zts6mmstv223(BITSELECT,691)@31
    assign lshl34_uid692_i_unnamed_k0_zts6mmstv223_in = lshl1_uid684_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl34_uid692_i_unnamed_k0_zts6mmstv223_b = lshl34_uid692_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ34_uid694_i_unnamed_k0_zts6mmstv223(CONSTANT,693)
    assign cstZ34_uid694_i_unnamed_k0_zts6mmstv223_q = $unsigned(34'b0000000000000000000000000000000000);

    // r0SubRangeLeft34_uid693_i_unnamed_k0_zts6mmstv223(BITSELECT,692)@31
    assign r0SubRangeLeft34_uid693_i_unnamed_k0_zts6mmstv223_in = r0Sub34_uid687_i_unnamed_k0_zts6mmstv223_q[29:0];
    assign r0SubRangeLeft34_uid693_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft34_uid693_i_unnamed_k0_zts6mmstv223_in[29:0];

    // rIteriMuxFirst34_uid695_i_unnamed_k0_zts6mmstv223(BITJOIN,694)@31
    assign rIteriMuxFirst34_uid695_i_unnamed_k0_zts6mmstv223_q = {cstZ34_uid694_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft34_uid693_i_unnamed_k0_zts6mmstv223_b};

    // r34_uid696_i_unnamed_k0_zts6mmstv223(MUX,695)@31 + 1
    assign r34_uid696_i_unnamed_k0_zts6mmstv223_s = opSign34_uid691_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r34_uid696_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r34_uid696_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r34_uid696_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst34_uid695_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r34_uid696_i_unnamed_k0_zts6mmstv223_q <= lshl34_uid692_i_unnamed_k0_zts6mmstv223_b;
                default : r34_uid696_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist29_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff_30(DELAY,1577)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist29_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff_30 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff), .xout(redist29_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff_30_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid699_i_unnamed_k0_zts6mmstv223(BITJOIN,698)@32
    assign lshl1_uid699_i_unnamed_k0_zts6mmstv223_q = {r34_uid696_i_unnamed_k0_zts6mmstv223_q, redist29_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff_30_q};

    // nSubChunkLow33_uid701_i_unnamed_k0_zts6mmstv223(BITSELECT,700)@32
    assign nSubChunkLow33_uid701_i_unnamed_k0_zts6mmstv223_in = lshl1_uid699_i_unnamed_k0_zts6mmstv223_q[30:0];
    assign nSubChunkLow33_uid701_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow33_uid701_i_unnamed_k0_zts6mmstv223_in[30:0];

    // r0Sub33_uid702_i_unnamed_k0_zts6mmstv223(SUB,701)@32
    assign r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow33_uid701_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow33_uid700_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_q = r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_o[31:0];

    // cond33_uid705_i_unnamed_k0_zts6mmstv223(BITSELECT,704)@32
    assign cond33_uid705_i_unnamed_k0_zts6mmstv223_in = $unsigned({{33{r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_q[31]}}, r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_q});
    assign cond33_uid705_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond33_uid705_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign33_uid706_i_unnamed_k0_zts6mmstv223(LOGICAL,705)@32
    assign opSign33_uid706_i_unnamed_k0_zts6mmstv223_q = cond33_uid705_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid704_i_unnamed_k0_zts6mmstv223_q;

    // q33_uid712_i_unnamed_k0_zts6mmstv223(LOGICAL,711)@32 + 1
    assign q33_uid712_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign33_uid706_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q33_uid712_i_unnamed_k0_zts6mmstv223_delay ( .xin(q33_uid712_i_unnamed_k0_zts6mmstv223_qi), .xout(q33_uid712_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_wraddr(REG,1874)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_wraddr_q <= $unsigned(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_q);
        end
    end

    // redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem(DUALMEM,1872)
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_ia = $unsigned(q33_uid712_i_unnamed_k0_zts6mmstv223_q);
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_aa = redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_wraddr_q;
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_ab = redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_q;
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_dmem (
        .clocken1(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_reset0),
        .clock1(clock),
        .address_a(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_aa),
        .data_a(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_ab),
        .q_b(redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_q = redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_iq[0:0];

    // redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_notEnable(LOGICAL,1868)
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_notEnable_q = $unsigned(~ (VCC_q));

    // redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_nor(LOGICAL,1869)
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_nor_q = ~ (redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_notEnable_q | redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_sticky_ena_q);

    // redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_last(CONSTANT,1865)
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_last_q = $unsigned(6'b011100);

    // redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmp(LOGICAL,1866)
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmp_b = {1'b0, redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_q};
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmp_q = $unsigned(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_last_q == redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmp_b ? 1'b1 : 1'b0);

    // redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmpReg(REG,1867)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmpReg_q <= $unsigned(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmp_q);
        end
    end

    // redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_sticky_ena(REG,1870)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_nor_q == 1'b1)
        begin
            redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_sticky_ena_q <= $unsigned(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_cmpReg_q);
        end
    end

    // redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_enaAnd(LOGICAL,1871)
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_enaAnd_q = redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_sticky_ena_q & VCC_q;

    // redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt(COUNTER,1863)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_i <= 5'd0;
            redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_i == 5'd28)
            begin
                redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_eq <= 1'b0;
            end
            if (redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_eq == 1'b1)
            begin
                redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_i <= $unsigned(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_i <= $unsigned(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_q = redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_i[4:0];

    // redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_31(DELAY,1766)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_31_q <= '0;
        end
        else
        begin
            redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_31_q <= $unsigned(redist217_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_30_q);
        end
    end

    // topBitsDOR32_uid718_i_unnamed_k0_zts6mmstv223(BITSELECT,717)@33
    assign topBitsDOR32_uid718_i_unnamed_k0_zts6mmstv223_b = redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_31_q[63:32];

    // topBitsDOR_uid719_i_unnamed_k0_zts6mmstv223(LOGICAL,718)@33
    assign topBitsDOR_uid719_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR32_uid718_i_unnamed_k0_zts6mmstv223_b != 32'b00000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow32_uid715_i_unnamed_k0_zts6mmstv223(BITSELECT,714)@33
    assign dSubChunkLow32_uid715_i_unnamed_k0_zts6mmstv223_in = redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_31_q[31:0];
    assign dSubChunkLow32_uid715_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow32_uid715_i_unnamed_k0_zts6mmstv223_in[31:0];

    // lshl33_uid707_i_unnamed_k0_zts6mmstv223(BITSELECT,706)@32
    assign lshl33_uid707_i_unnamed_k0_zts6mmstv223_in = lshl1_uid699_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl33_uid707_i_unnamed_k0_zts6mmstv223_b = lshl33_uid707_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ33_uid709_i_unnamed_k0_zts6mmstv223(CONSTANT,708)
    assign cstZ33_uid709_i_unnamed_k0_zts6mmstv223_q = $unsigned(33'b000000000000000000000000000000000);

    // r0SubRangeLeft33_uid708_i_unnamed_k0_zts6mmstv223(BITSELECT,707)@32
    assign r0SubRangeLeft33_uid708_i_unnamed_k0_zts6mmstv223_in = r0Sub33_uid702_i_unnamed_k0_zts6mmstv223_q[30:0];
    assign r0SubRangeLeft33_uid708_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft33_uid708_i_unnamed_k0_zts6mmstv223_in[30:0];

    // rIteriMuxFirst33_uid710_i_unnamed_k0_zts6mmstv223(BITJOIN,709)@32
    assign rIteriMuxFirst33_uid710_i_unnamed_k0_zts6mmstv223_q = {cstZ33_uid709_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft33_uid708_i_unnamed_k0_zts6mmstv223_b};

    // r33_uid711_i_unnamed_k0_zts6mmstv223(MUX,710)@32 + 1
    assign r33_uid711_i_unnamed_k0_zts6mmstv223_s = opSign33_uid706_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r33_uid711_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r33_uid711_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r33_uid711_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst33_uid710_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r33_uid711_i_unnamed_k0_zts6mmstv223_q <= lshl33_uid707_i_unnamed_k0_zts6mmstv223_b;
                default : r33_uid711_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist30_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31(DELAY,1578)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist30_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg), .xout(redist30_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist30_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_outputreg0(DELAY,1829)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_outputreg0_q <= '0;
        end
        else
        begin
            redist30_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_outputreg0_q <= $unsigned(redist30_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_q);
        end
    end

    // lshl1_uid714_i_unnamed_k0_zts6mmstv223(BITJOIN,713)@33
    assign lshl1_uid714_i_unnamed_k0_zts6mmstv223_q = {r33_uid711_i_unnamed_k0_zts6mmstv223_q, redist30_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_outputreg0_q};

    // nSubChunkLow32_uid716_i_unnamed_k0_zts6mmstv223(BITSELECT,715)@33
    assign nSubChunkLow32_uid716_i_unnamed_k0_zts6mmstv223_in = lshl1_uid714_i_unnamed_k0_zts6mmstv223_q[31:0];
    assign nSubChunkLow32_uid716_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow32_uid716_i_unnamed_k0_zts6mmstv223_in[31:0];

    // r0Sub32_uid717_i_unnamed_k0_zts6mmstv223(SUB,716)@33
    assign r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow32_uid716_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow32_uid715_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_q = r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_o[32:0];

    // cond32_uid720_i_unnamed_k0_zts6mmstv223(BITSELECT,719)@33
    assign cond32_uid720_i_unnamed_k0_zts6mmstv223_in = $unsigned({{32{r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_q[32]}}, r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_q});
    assign cond32_uid720_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond32_uid720_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign32_uid721_i_unnamed_k0_zts6mmstv223(LOGICAL,720)@33
    assign opSign32_uid721_i_unnamed_k0_zts6mmstv223_q = cond32_uid720_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid719_i_unnamed_k0_zts6mmstv223_q;

    // q32_uid727_i_unnamed_k0_zts6mmstv223(LOGICAL,726)@33 + 1
    assign q32_uid727_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign32_uid721_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q32_uid727_i_unnamed_k0_zts6mmstv223_delay ( .xin(q32_uid727_i_unnamed_k0_zts6mmstv223_qi), .xout(q32_uid727_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_wraddr(REG,1864)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_wraddr_q <= $unsigned(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_q);
        end
    end

    // redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem(DUALMEM,1862)
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_ia = $unsigned(q32_uid727_i_unnamed_k0_zts6mmstv223_q);
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_aa = redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_wraddr_q;
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_ab = redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_rdcnt_q;
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_dmem (
        .clocken1(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_reset0),
        .clock1(clock),
        .address_a(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_aa),
        .data_a(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_ab),
        .q_b(redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_q = redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_iq[0:0];

    // redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_32(DELAY,1767)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_32_q <= '0;
        end
        else
        begin
            redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_32_q <= $unsigned(redist218_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_31_q);
        end
    end

    // topBitsDOR31_uid733_i_unnamed_k0_zts6mmstv223(BITSELECT,732)@34
    assign topBitsDOR31_uid733_i_unnamed_k0_zts6mmstv223_b = redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_32_q[63:33];

    // topBitsDOR_uid734_i_unnamed_k0_zts6mmstv223(LOGICAL,733)@34
    assign topBitsDOR_uid734_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR31_uid733_i_unnamed_k0_zts6mmstv223_b != 31'b0000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow31_uid730_i_unnamed_k0_zts6mmstv223(BITSELECT,729)@34
    assign dSubChunkLow31_uid730_i_unnamed_k0_zts6mmstv223_in = redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_32_q[32:0];
    assign dSubChunkLow31_uid730_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow31_uid730_i_unnamed_k0_zts6mmstv223_in[32:0];

    // lshl32_uid722_i_unnamed_k0_zts6mmstv223(BITSELECT,721)@33
    assign lshl32_uid722_i_unnamed_k0_zts6mmstv223_in = lshl1_uid714_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl32_uid722_i_unnamed_k0_zts6mmstv223_b = lshl32_uid722_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ32_uid724_i_unnamed_k0_zts6mmstv223(CONSTANT,723)
    assign cstZ32_uid724_i_unnamed_k0_zts6mmstv223_q = $unsigned(32'b00000000000000000000000000000000);

    // r0SubRangeLeft32_uid723_i_unnamed_k0_zts6mmstv223(BITSELECT,722)@33
    assign r0SubRangeLeft32_uid723_i_unnamed_k0_zts6mmstv223_in = r0Sub32_uid717_i_unnamed_k0_zts6mmstv223_q[31:0];
    assign r0SubRangeLeft32_uid723_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft32_uid723_i_unnamed_k0_zts6mmstv223_in[31:0];

    // rIteriMuxFirst32_uid725_i_unnamed_k0_zts6mmstv223(BITJOIN,724)@33
    assign rIteriMuxFirst32_uid725_i_unnamed_k0_zts6mmstv223_q = {cstZ32_uid724_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft32_uid723_i_unnamed_k0_zts6mmstv223_b};

    // r32_uid726_i_unnamed_k0_zts6mmstv223(MUX,725)@33 + 1
    assign r32_uid726_i_unnamed_k0_zts6mmstv223_s = opSign32_uid721_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r32_uid726_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r32_uid726_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r32_uid726_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst32_uid725_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r32_uid726_i_unnamed_k0_zts6mmstv223_q <= lshl32_uid722_i_unnamed_k0_zts6mmstv223_b;
                default : r32_uid726_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_notEnable(LOGICAL,1837)
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_notEnable_q = $unsigned(~ (VCC_q));

    // redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_nor(LOGICAL,1838)
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_nor_q = ~ (redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_notEnable_q | redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena_q);

    // redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_last(CONSTANT,1834)
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_last_q = $unsigned(6'b011100);

    // redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp(LOGICAL,1835)
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_b = {1'b0, redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_q};
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_q = $unsigned(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_last_q == redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_b ? 1'b1 : 1'b0);

    // redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmpReg(REG,1836)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmpReg_q <= $unsigned(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_q);
        end
    end

    // redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena(REG,1839)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_nor_q == 1'b1)
        begin
            redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena_q <= $unsigned(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmpReg_q);
        end
    end

    // redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_enaAnd(LOGICAL,1840)
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_enaAnd_q = redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena_q & VCC_q;

    // redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt(COUNTER,1832)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i <= 5'd0;
            redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i == 5'd28)
            begin
                redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_eq <= 1'b0;
            end
            if (redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_eq == 1'b1)
            begin
                redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i <= $unsigned(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i <= $unsigned(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_q = redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i[4:0];

    // redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_wraddr(REG,1833)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_wraddr_q <= $unsigned(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_q);
        end
    end

    // redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem(DUALMEM,1831)
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ia = $unsigned(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh);
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_aa = redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_wraddr_q;
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ab = redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_q;
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_dmem (
        .clocken1(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_reset0),
        .clock1(clock),
        .address_a(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_aa),
        .data_a(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ab),
        .q_b(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_q = redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_iq[0:0];

    // redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_outputreg0(DELAY,1830)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_outputreg0_q <= '0;
        end
        else
        begin
            redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_outputreg0_q <= $unsigned(redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_q);
        end
    end

    // lshl1_uid729_i_unnamed_k0_zts6mmstv223(BITJOIN,728)@34
    assign lshl1_uid729_i_unnamed_k0_zts6mmstv223_q = {r32_uid726_i_unnamed_k0_zts6mmstv223_q, redist31_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_outputreg0_q};

    // nSubChunkLow31_uid731_i_unnamed_k0_zts6mmstv223(BITSELECT,730)@34
    assign nSubChunkLow31_uid731_i_unnamed_k0_zts6mmstv223_in = lshl1_uid729_i_unnamed_k0_zts6mmstv223_q[32:0];
    assign nSubChunkLow31_uid731_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow31_uid731_i_unnamed_k0_zts6mmstv223_in[32:0];

    // r0Sub31_uid732_i_unnamed_k0_zts6mmstv223(SUB,731)@34
    assign r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow31_uid731_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow31_uid730_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_q = r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_o[33:0];

    // cond31_uid735_i_unnamed_k0_zts6mmstv223(BITSELECT,734)@34
    assign cond31_uid735_i_unnamed_k0_zts6mmstv223_in = $unsigned({{31{r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_q[33]}}, r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_q});
    assign cond31_uid735_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond31_uid735_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign31_uid736_i_unnamed_k0_zts6mmstv223(LOGICAL,735)@34
    assign opSign31_uid736_i_unnamed_k0_zts6mmstv223_q = cond31_uid735_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid734_i_unnamed_k0_zts6mmstv223_q;

    // q31_uid742_i_unnamed_k0_zts6mmstv223(LOGICAL,741)@34 + 1
    assign q31_uid742_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign31_uid736_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q31_uid742_i_unnamed_k0_zts6mmstv223_delay ( .xin(q31_uid742_i_unnamed_k0_zts6mmstv223_qi), .xout(q31_uid742_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist95_q31_uid742_i_unnamed_k0_zts6mmstv223_q_31(DELAY,1643)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist95_q31_uid742_i_unnamed_k0_zts6mmstv223_q_31 ( .xin(q31_uid742_i_unnamed_k0_zts6mmstv223_q), .xout(redist95_q31_uid742_i_unnamed_k0_zts6mmstv223_q_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_33(DELAY,1768)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_33_q <= '0;
        end
        else
        begin
            redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_33_q <= $unsigned(redist219_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_32_q);
        end
    end

    // topBitsDOR30_uid748_i_unnamed_k0_zts6mmstv223(BITSELECT,747)@35
    assign topBitsDOR30_uid748_i_unnamed_k0_zts6mmstv223_b = redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_33_q[63:34];

    // topBitsDOR_uid749_i_unnamed_k0_zts6mmstv223(LOGICAL,748)@35
    assign topBitsDOR_uid749_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR30_uid748_i_unnamed_k0_zts6mmstv223_b != 30'b000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow30_uid745_i_unnamed_k0_zts6mmstv223(BITSELECT,744)@35
    assign dSubChunkLow30_uid745_i_unnamed_k0_zts6mmstv223_in = redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_33_q[33:0];
    assign dSubChunkLow30_uid745_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow30_uid745_i_unnamed_k0_zts6mmstv223_in[33:0];

    // lshl31_uid737_i_unnamed_k0_zts6mmstv223(BITSELECT,736)@34
    assign lshl31_uid737_i_unnamed_k0_zts6mmstv223_in = lshl1_uid729_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl31_uid737_i_unnamed_k0_zts6mmstv223_b = lshl31_uid737_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ31_uid739_i_unnamed_k0_zts6mmstv223(CONSTANT,738)
    assign cstZ31_uid739_i_unnamed_k0_zts6mmstv223_q = $unsigned(31'b0000000000000000000000000000000);

    // r0SubRangeLeft31_uid738_i_unnamed_k0_zts6mmstv223(BITSELECT,737)@34
    assign r0SubRangeLeft31_uid738_i_unnamed_k0_zts6mmstv223_in = r0Sub31_uid732_i_unnamed_k0_zts6mmstv223_q[32:0];
    assign r0SubRangeLeft31_uid738_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft31_uid738_i_unnamed_k0_zts6mmstv223_in[32:0];

    // rIteriMuxFirst31_uid740_i_unnamed_k0_zts6mmstv223(BITJOIN,739)@34
    assign rIteriMuxFirst31_uid740_i_unnamed_k0_zts6mmstv223_q = {cstZ31_uid739_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft31_uid738_i_unnamed_k0_zts6mmstv223_b};

    // r31_uid741_i_unnamed_k0_zts6mmstv223(MUX,740)@34 + 1
    assign r31_uid741_i_unnamed_k0_zts6mmstv223_s = opSign31_uid736_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r31_uid741_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r31_uid741_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r31_uid741_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst31_uid740_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r31_uid741_i_unnamed_k0_zts6mmstv223_q <= lshl31_uid737_i_unnamed_k0_zts6mmstv223_b;
                default : r31_uid741_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_notEnable(LOGICAL,1848)
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_nor(LOGICAL,1849)
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_nor_q = ~ (redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_notEnable_q | redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena_q);

    // redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_last(CONSTANT,1845)
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_last_q = $unsigned(6'b011101);

    // redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp(LOGICAL,1846)
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_b = {1'b0, redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_q};
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_q = $unsigned(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_last_q == redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_b ? 1'b1 : 1'b0);

    // redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmpReg(REG,1847)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmpReg_q <= $unsigned(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_q);
        end
    end

    // redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena(REG,1850)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_nor_q == 1'b1)
        begin
            redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena_q <= $unsigned(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmpReg_q);
        end
    end

    // redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_enaAnd(LOGICAL,1851)
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_enaAnd_q = redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena_q & VCC_q;

    // redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt(COUNTER,1843)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i <= 5'd0;
            redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i == 5'd29)
            begin
                redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_eq <= 1'b0;
            end
            if (redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_eq == 1'b1)
            begin
                redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i <= $unsigned(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i <= $unsigned(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_q = redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i[4:0];

    // redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_wraddr(REG,1844)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_wraddr_q <= $unsigned(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_q);
        end
    end

    // redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem(DUALMEM,1842)
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ia = $unsigned(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii);
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_aa = redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_wraddr_q;
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ab = redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_q;
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_dmem (
        .clocken1(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_reset0),
        .clock1(clock),
        .address_a(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_aa),
        .data_a(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ab),
        .q_b(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_q = redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_iq[0:0];

    // redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_outputreg0(DELAY,1841)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_outputreg0_q <= '0;
        end
        else
        begin
            redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_outputreg0_q <= $unsigned(redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_q);
        end
    end

    // lshl1_uid744_i_unnamed_k0_zts6mmstv223(BITJOIN,743)@35
    assign lshl1_uid744_i_unnamed_k0_zts6mmstv223_q = {r31_uid741_i_unnamed_k0_zts6mmstv223_q, redist32_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_outputreg0_q};

    // nSubChunkLow30_uid746_i_unnamed_k0_zts6mmstv223(BITSELECT,745)@35
    assign nSubChunkLow30_uid746_i_unnamed_k0_zts6mmstv223_in = lshl1_uid744_i_unnamed_k0_zts6mmstv223_q[33:0];
    assign nSubChunkLow30_uid746_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow30_uid746_i_unnamed_k0_zts6mmstv223_in[33:0];

    // r0Sub30_uid747_i_unnamed_k0_zts6mmstv223(SUB,746)@35
    assign r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow30_uid746_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow30_uid745_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_q = r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_o[34:0];

    // cond30_uid750_i_unnamed_k0_zts6mmstv223(BITSELECT,749)@35
    assign cond30_uid750_i_unnamed_k0_zts6mmstv223_in = $unsigned({{30{r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_q[34]}}, r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_q});
    assign cond30_uid750_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond30_uid750_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign30_uid751_i_unnamed_k0_zts6mmstv223(LOGICAL,750)@35
    assign opSign30_uid751_i_unnamed_k0_zts6mmstv223_q = cond30_uid750_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid749_i_unnamed_k0_zts6mmstv223_q;

    // q30_uid757_i_unnamed_k0_zts6mmstv223(LOGICAL,756)@35 + 1
    assign q30_uid757_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign30_uid751_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q30_uid757_i_unnamed_k0_zts6mmstv223_delay ( .xin(q30_uid757_i_unnamed_k0_zts6mmstv223_qi), .xout(q30_uid757_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist94_q30_uid757_i_unnamed_k0_zts6mmstv223_q_30(DELAY,1642)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist94_q30_uid757_i_unnamed_k0_zts6mmstv223_q_30 ( .xin(q30_uid757_i_unnamed_k0_zts6mmstv223_q), .xout(redist94_q30_uid757_i_unnamed_k0_zts6mmstv223_q_30_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_34(DELAY,1769)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_34_q <= '0;
        end
        else
        begin
            redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_34_q <= $unsigned(redist220_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_33_q);
        end
    end

    // topBitsDOR29_uid763_i_unnamed_k0_zts6mmstv223(BITSELECT,762)@36
    assign topBitsDOR29_uid763_i_unnamed_k0_zts6mmstv223_b = redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_34_q[63:35];

    // topBitsDOR_uid764_i_unnamed_k0_zts6mmstv223(LOGICAL,763)@36
    assign topBitsDOR_uid764_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR29_uid763_i_unnamed_k0_zts6mmstv223_b != 29'b00000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow29_uid760_i_unnamed_k0_zts6mmstv223(BITSELECT,759)@36
    assign dSubChunkLow29_uid760_i_unnamed_k0_zts6mmstv223_in = redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_34_q[34:0];
    assign dSubChunkLow29_uid760_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow29_uid760_i_unnamed_k0_zts6mmstv223_in[34:0];

    // lshl30_uid752_i_unnamed_k0_zts6mmstv223(BITSELECT,751)@35
    assign lshl30_uid752_i_unnamed_k0_zts6mmstv223_in = lshl1_uid744_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl30_uid752_i_unnamed_k0_zts6mmstv223_b = lshl30_uid752_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ30_uid754_i_unnamed_k0_zts6mmstv223(CONSTANT,753)
    assign cstZ30_uid754_i_unnamed_k0_zts6mmstv223_q = $unsigned(30'b000000000000000000000000000000);

    // r0SubRangeLeft30_uid753_i_unnamed_k0_zts6mmstv223(BITSELECT,752)@35
    assign r0SubRangeLeft30_uid753_i_unnamed_k0_zts6mmstv223_in = r0Sub30_uid747_i_unnamed_k0_zts6mmstv223_q[33:0];
    assign r0SubRangeLeft30_uid753_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft30_uid753_i_unnamed_k0_zts6mmstv223_in[33:0];

    // rIteriMuxFirst30_uid755_i_unnamed_k0_zts6mmstv223(BITJOIN,754)@35
    assign rIteriMuxFirst30_uid755_i_unnamed_k0_zts6mmstv223_q = {cstZ30_uid754_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft30_uid753_i_unnamed_k0_zts6mmstv223_b};

    // r30_uid756_i_unnamed_k0_zts6mmstv223(MUX,755)@35 + 1
    assign r30_uid756_i_unnamed_k0_zts6mmstv223_s = opSign30_uid751_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r30_uid756_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r30_uid756_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r30_uid756_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst30_uid755_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r30_uid756_i_unnamed_k0_zts6mmstv223_q <= lshl30_uid752_i_unnamed_k0_zts6mmstv223_b;
                default : r30_uid756_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist33_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj_34(DELAY,1581)
    dspba_delay_ver #( .width(1), .depth(34), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist33_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj_34 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj), .xout(redist33_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj_34_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid759_i_unnamed_k0_zts6mmstv223(BITJOIN,758)@36
    assign lshl1_uid759_i_unnamed_k0_zts6mmstv223_q = {r30_uid756_i_unnamed_k0_zts6mmstv223_q, redist33_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj_34_q};

    // nSubChunkLow29_uid761_i_unnamed_k0_zts6mmstv223(BITSELECT,760)@36
    assign nSubChunkLow29_uid761_i_unnamed_k0_zts6mmstv223_in = lshl1_uid759_i_unnamed_k0_zts6mmstv223_q[34:0];
    assign nSubChunkLow29_uid761_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow29_uid761_i_unnamed_k0_zts6mmstv223_in[34:0];

    // r0Sub29_uid762_i_unnamed_k0_zts6mmstv223(SUB,761)@36
    assign r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow29_uid761_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow29_uid760_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_q = r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_o[35:0];

    // cond29_uid765_i_unnamed_k0_zts6mmstv223(BITSELECT,764)@36
    assign cond29_uid765_i_unnamed_k0_zts6mmstv223_in = $unsigned({{29{r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_q[35]}}, r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_q});
    assign cond29_uid765_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond29_uid765_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign29_uid766_i_unnamed_k0_zts6mmstv223(LOGICAL,765)@36
    assign opSign29_uid766_i_unnamed_k0_zts6mmstv223_q = cond29_uid765_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid764_i_unnamed_k0_zts6mmstv223_q;

    // q29_uid772_i_unnamed_k0_zts6mmstv223(LOGICAL,771)@36 + 1
    assign q29_uid772_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign29_uid766_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q29_uid772_i_unnamed_k0_zts6mmstv223_delay ( .xin(q29_uid772_i_unnamed_k0_zts6mmstv223_qi), .xout(q29_uid772_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist93_q29_uid772_i_unnamed_k0_zts6mmstv223_q_29(DELAY,1641)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist93_q29_uid772_i_unnamed_k0_zts6mmstv223_q_29 ( .xin(q29_uid772_i_unnamed_k0_zts6mmstv223_q), .xout(redist93_q29_uid772_i_unnamed_k0_zts6mmstv223_q_29_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_35(DELAY,1770)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_35_q <= '0;
        end
        else
        begin
            redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_35_q <= $unsigned(redist221_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_34_q);
        end
    end

    // topBitsDOR28_uid778_i_unnamed_k0_zts6mmstv223(BITSELECT,777)@37
    assign topBitsDOR28_uid778_i_unnamed_k0_zts6mmstv223_b = redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_35_q[63:36];

    // topBitsDOR_uid779_i_unnamed_k0_zts6mmstv223(LOGICAL,778)@37
    assign topBitsDOR_uid779_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR28_uid778_i_unnamed_k0_zts6mmstv223_b != 28'b0000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow28_uid775_i_unnamed_k0_zts6mmstv223(BITSELECT,774)@37
    assign dSubChunkLow28_uid775_i_unnamed_k0_zts6mmstv223_in = redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_35_q[35:0];
    assign dSubChunkLow28_uid775_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow28_uid775_i_unnamed_k0_zts6mmstv223_in[35:0];

    // lshl29_uid767_i_unnamed_k0_zts6mmstv223(BITSELECT,766)@36
    assign lshl29_uid767_i_unnamed_k0_zts6mmstv223_in = lshl1_uid759_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl29_uid767_i_unnamed_k0_zts6mmstv223_b = lshl29_uid767_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ29_uid769_i_unnamed_k0_zts6mmstv223(CONSTANT,768)
    assign cstZ29_uid769_i_unnamed_k0_zts6mmstv223_q = $unsigned(29'b00000000000000000000000000000);

    // r0SubRangeLeft29_uid768_i_unnamed_k0_zts6mmstv223(BITSELECT,767)@36
    assign r0SubRangeLeft29_uid768_i_unnamed_k0_zts6mmstv223_in = r0Sub29_uid762_i_unnamed_k0_zts6mmstv223_q[34:0];
    assign r0SubRangeLeft29_uid768_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft29_uid768_i_unnamed_k0_zts6mmstv223_in[34:0];

    // rIteriMuxFirst29_uid770_i_unnamed_k0_zts6mmstv223(BITJOIN,769)@36
    assign rIteriMuxFirst29_uid770_i_unnamed_k0_zts6mmstv223_q = {cstZ29_uid769_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft29_uid768_i_unnamed_k0_zts6mmstv223_b};

    // r29_uid771_i_unnamed_k0_zts6mmstv223(MUX,770)@36 + 1
    assign r29_uid771_i_unnamed_k0_zts6mmstv223_s = opSign29_uid766_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r29_uid771_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r29_uid771_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r29_uid771_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst29_uid770_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r29_uid771_i_unnamed_k0_zts6mmstv223_q <= lshl29_uid767_i_unnamed_k0_zts6mmstv223_b;
                default : r29_uid771_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist34_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk_35(DELAY,1582)
    dspba_delay_ver #( .width(1), .depth(35), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist34_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk_35 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk), .xout(redist34_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk_35_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid774_i_unnamed_k0_zts6mmstv223(BITJOIN,773)@37
    assign lshl1_uid774_i_unnamed_k0_zts6mmstv223_q = {r29_uid771_i_unnamed_k0_zts6mmstv223_q, redist34_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk_35_q};

    // nSubChunkLow28_uid776_i_unnamed_k0_zts6mmstv223(BITSELECT,775)@37
    assign nSubChunkLow28_uid776_i_unnamed_k0_zts6mmstv223_in = lshl1_uid774_i_unnamed_k0_zts6mmstv223_q[35:0];
    assign nSubChunkLow28_uid776_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow28_uid776_i_unnamed_k0_zts6mmstv223_in[35:0];

    // r0Sub28_uid777_i_unnamed_k0_zts6mmstv223(SUB,776)@37
    assign r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow28_uid776_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow28_uid775_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_q = r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_o[36:0];

    // cond28_uid780_i_unnamed_k0_zts6mmstv223(BITSELECT,779)@37
    assign cond28_uid780_i_unnamed_k0_zts6mmstv223_in = $unsigned({{28{r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_q[36]}}, r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_q});
    assign cond28_uid780_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond28_uid780_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign28_uid781_i_unnamed_k0_zts6mmstv223(LOGICAL,780)@37
    assign opSign28_uid781_i_unnamed_k0_zts6mmstv223_q = cond28_uid780_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid779_i_unnamed_k0_zts6mmstv223_q;

    // q28_uid787_i_unnamed_k0_zts6mmstv223(LOGICAL,786)@37 + 1
    assign q28_uid787_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign28_uid781_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q28_uid787_i_unnamed_k0_zts6mmstv223_delay ( .xin(q28_uid787_i_unnamed_k0_zts6mmstv223_qi), .xout(q28_uid787_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist92_q28_uid787_i_unnamed_k0_zts6mmstv223_q_28(DELAY,1640)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist92_q28_uid787_i_unnamed_k0_zts6mmstv223_q_28 ( .xin(q28_uid787_i_unnamed_k0_zts6mmstv223_q), .xout(redist92_q28_uid787_i_unnamed_k0_zts6mmstv223_q_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_36(DELAY,1771)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_36_q <= '0;
        end
        else
        begin
            redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_36_q <= $unsigned(redist222_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_35_q);
        end
    end

    // topBitsDOR27_uid793_i_unnamed_k0_zts6mmstv223(BITSELECT,792)@38
    assign topBitsDOR27_uid793_i_unnamed_k0_zts6mmstv223_b = redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_36_q[63:37];

    // topBitsDOR_uid794_i_unnamed_k0_zts6mmstv223(LOGICAL,793)@38
    assign topBitsDOR_uid794_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR27_uid793_i_unnamed_k0_zts6mmstv223_b != 27'b000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow27_uid790_i_unnamed_k0_zts6mmstv223(BITSELECT,789)@38
    assign dSubChunkLow27_uid790_i_unnamed_k0_zts6mmstv223_in = redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_36_q[36:0];
    assign dSubChunkLow27_uid790_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow27_uid790_i_unnamed_k0_zts6mmstv223_in[36:0];

    // lshl28_uid782_i_unnamed_k0_zts6mmstv223(BITSELECT,781)@37
    assign lshl28_uid782_i_unnamed_k0_zts6mmstv223_in = lshl1_uid774_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl28_uid782_i_unnamed_k0_zts6mmstv223_b = lshl28_uid782_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ28_uid784_i_unnamed_k0_zts6mmstv223(CONSTANT,783)
    assign cstZ28_uid784_i_unnamed_k0_zts6mmstv223_q = $unsigned(28'b0000000000000000000000000000);

    // r0SubRangeLeft28_uid783_i_unnamed_k0_zts6mmstv223(BITSELECT,782)@37
    assign r0SubRangeLeft28_uid783_i_unnamed_k0_zts6mmstv223_in = r0Sub28_uid777_i_unnamed_k0_zts6mmstv223_q[35:0];
    assign r0SubRangeLeft28_uid783_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft28_uid783_i_unnamed_k0_zts6mmstv223_in[35:0];

    // rIteriMuxFirst28_uid785_i_unnamed_k0_zts6mmstv223(BITJOIN,784)@37
    assign rIteriMuxFirst28_uid785_i_unnamed_k0_zts6mmstv223_q = {cstZ28_uid784_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft28_uid783_i_unnamed_k0_zts6mmstv223_b};

    // r28_uid786_i_unnamed_k0_zts6mmstv223(MUX,785)@37 + 1
    assign r28_uid786_i_unnamed_k0_zts6mmstv223_s = opSign28_uid781_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r28_uid786_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r28_uid786_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r28_uid786_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst28_uid785_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r28_uid786_i_unnamed_k0_zts6mmstv223_q <= lshl28_uid782_i_unnamed_k0_zts6mmstv223_b;
                default : r28_uid786_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist35_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll_36(DELAY,1583)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist35_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll_36 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll), .xout(redist35_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid789_i_unnamed_k0_zts6mmstv223(BITJOIN,788)@38
    assign lshl1_uid789_i_unnamed_k0_zts6mmstv223_q = {r28_uid786_i_unnamed_k0_zts6mmstv223_q, redist35_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll_36_q};

    // nSubChunkLow27_uid791_i_unnamed_k0_zts6mmstv223(BITSELECT,790)@38
    assign nSubChunkLow27_uid791_i_unnamed_k0_zts6mmstv223_in = lshl1_uid789_i_unnamed_k0_zts6mmstv223_q[36:0];
    assign nSubChunkLow27_uid791_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow27_uid791_i_unnamed_k0_zts6mmstv223_in[36:0];

    // r0Sub27_uid792_i_unnamed_k0_zts6mmstv223(SUB,791)@38
    assign r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow27_uid791_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow27_uid790_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_q = r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_o[37:0];

    // cond27_uid795_i_unnamed_k0_zts6mmstv223(BITSELECT,794)@38
    assign cond27_uid795_i_unnamed_k0_zts6mmstv223_in = $unsigned({{27{r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_q[37]}}, r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_q});
    assign cond27_uid795_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond27_uid795_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign27_uid796_i_unnamed_k0_zts6mmstv223(LOGICAL,795)@38
    assign opSign27_uid796_i_unnamed_k0_zts6mmstv223_q = cond27_uid795_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid794_i_unnamed_k0_zts6mmstv223_q;

    // q27_uid802_i_unnamed_k0_zts6mmstv223(LOGICAL,801)@38 + 1
    assign q27_uid802_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign27_uid796_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q27_uid802_i_unnamed_k0_zts6mmstv223_delay ( .xin(q27_uid802_i_unnamed_k0_zts6mmstv223_qi), .xout(q27_uid802_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist91_q27_uid802_i_unnamed_k0_zts6mmstv223_q_27(DELAY,1639)
    dspba_delay_ver #( .width(1), .depth(26), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist91_q27_uid802_i_unnamed_k0_zts6mmstv223_q_27 ( .xin(q27_uid802_i_unnamed_k0_zts6mmstv223_q), .xout(redist91_q27_uid802_i_unnamed_k0_zts6mmstv223_q_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_37(DELAY,1772)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_37_q <= '0;
        end
        else
        begin
            redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_37_q <= $unsigned(redist223_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_36_q);
        end
    end

    // topBitsDOR26_uid808_i_unnamed_k0_zts6mmstv223(BITSELECT,807)@39
    assign topBitsDOR26_uid808_i_unnamed_k0_zts6mmstv223_b = redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_37_q[63:38];

    // topBitsDOR_uid809_i_unnamed_k0_zts6mmstv223(LOGICAL,808)@39
    assign topBitsDOR_uid809_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR26_uid808_i_unnamed_k0_zts6mmstv223_b != 26'b00000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow26_uid805_i_unnamed_k0_zts6mmstv223(BITSELECT,804)@39
    assign dSubChunkLow26_uid805_i_unnamed_k0_zts6mmstv223_in = redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_37_q[37:0];
    assign dSubChunkLow26_uid805_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow26_uid805_i_unnamed_k0_zts6mmstv223_in[37:0];

    // lshl27_uid797_i_unnamed_k0_zts6mmstv223(BITSELECT,796)@38
    assign lshl27_uid797_i_unnamed_k0_zts6mmstv223_in = lshl1_uid789_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl27_uid797_i_unnamed_k0_zts6mmstv223_b = lshl27_uid797_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ27_uid799_i_unnamed_k0_zts6mmstv223(CONSTANT,798)
    assign cstZ27_uid799_i_unnamed_k0_zts6mmstv223_q = $unsigned(27'b000000000000000000000000000);

    // r0SubRangeLeft27_uid798_i_unnamed_k0_zts6mmstv223(BITSELECT,797)@38
    assign r0SubRangeLeft27_uid798_i_unnamed_k0_zts6mmstv223_in = r0Sub27_uid792_i_unnamed_k0_zts6mmstv223_q[36:0];
    assign r0SubRangeLeft27_uid798_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft27_uid798_i_unnamed_k0_zts6mmstv223_in[36:0];

    // rIteriMuxFirst27_uid800_i_unnamed_k0_zts6mmstv223(BITJOIN,799)@38
    assign rIteriMuxFirst27_uid800_i_unnamed_k0_zts6mmstv223_q = {cstZ27_uid799_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft27_uid798_i_unnamed_k0_zts6mmstv223_b};

    // r27_uid801_i_unnamed_k0_zts6mmstv223(MUX,800)@38 + 1
    assign r27_uid801_i_unnamed_k0_zts6mmstv223_s = opSign27_uid796_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r27_uid801_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r27_uid801_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r27_uid801_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst27_uid800_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r27_uid801_i_unnamed_k0_zts6mmstv223_q <= lshl27_uid797_i_unnamed_k0_zts6mmstv223_b;
                default : r27_uid801_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist36_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm_37(DELAY,1584)
    dspba_delay_ver #( .width(1), .depth(37), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist36_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm_37 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm), .xout(redist36_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm_37_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid804_i_unnamed_k0_zts6mmstv223(BITJOIN,803)@39
    assign lshl1_uid804_i_unnamed_k0_zts6mmstv223_q = {r27_uid801_i_unnamed_k0_zts6mmstv223_q, redist36_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm_37_q};

    // nSubChunkLow26_uid806_i_unnamed_k0_zts6mmstv223(BITSELECT,805)@39
    assign nSubChunkLow26_uid806_i_unnamed_k0_zts6mmstv223_in = lshl1_uid804_i_unnamed_k0_zts6mmstv223_q[37:0];
    assign nSubChunkLow26_uid806_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow26_uid806_i_unnamed_k0_zts6mmstv223_in[37:0];

    // r0Sub26_uid807_i_unnamed_k0_zts6mmstv223(SUB,806)@39
    assign r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow26_uid806_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow26_uid805_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_q = r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_o[38:0];

    // cond26_uid810_i_unnamed_k0_zts6mmstv223(BITSELECT,809)@39
    assign cond26_uid810_i_unnamed_k0_zts6mmstv223_in = $unsigned({{26{r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_q[38]}}, r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_q});
    assign cond26_uid810_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond26_uid810_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign26_uid811_i_unnamed_k0_zts6mmstv223(LOGICAL,810)@39
    assign opSign26_uid811_i_unnamed_k0_zts6mmstv223_q = cond26_uid810_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid809_i_unnamed_k0_zts6mmstv223_q;

    // q26_uid817_i_unnamed_k0_zts6mmstv223(LOGICAL,816)@39 + 1
    assign q26_uid817_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign26_uid811_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q26_uid817_i_unnamed_k0_zts6mmstv223_delay ( .xin(q26_uid817_i_unnamed_k0_zts6mmstv223_qi), .xout(q26_uid817_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist90_q26_uid817_i_unnamed_k0_zts6mmstv223_q_26(DELAY,1638)
    dspba_delay_ver #( .width(1), .depth(25), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist90_q26_uid817_i_unnamed_k0_zts6mmstv223_q_26 ( .xin(q26_uid817_i_unnamed_k0_zts6mmstv223_q), .xout(redist90_q26_uid817_i_unnamed_k0_zts6mmstv223_q_26_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_38(DELAY,1773)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_38_q <= '0;
        end
        else
        begin
            redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_38_q <= $unsigned(redist224_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_37_q);
        end
    end

    // topBitsDOR25_uid823_i_unnamed_k0_zts6mmstv223(BITSELECT,822)@40
    assign topBitsDOR25_uid823_i_unnamed_k0_zts6mmstv223_b = redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_38_q[63:39];

    // topBitsDOR_uid824_i_unnamed_k0_zts6mmstv223(LOGICAL,823)@40
    assign topBitsDOR_uid824_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR25_uid823_i_unnamed_k0_zts6mmstv223_b != 25'b0000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow25_uid820_i_unnamed_k0_zts6mmstv223(BITSELECT,819)@40
    assign dSubChunkLow25_uid820_i_unnamed_k0_zts6mmstv223_in = redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_38_q[38:0];
    assign dSubChunkLow25_uid820_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow25_uid820_i_unnamed_k0_zts6mmstv223_in[38:0];

    // lshl26_uid812_i_unnamed_k0_zts6mmstv223(BITSELECT,811)@39
    assign lshl26_uid812_i_unnamed_k0_zts6mmstv223_in = lshl1_uid804_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl26_uid812_i_unnamed_k0_zts6mmstv223_b = lshl26_uid812_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ26_uid814_i_unnamed_k0_zts6mmstv223(CONSTANT,813)
    assign cstZ26_uid814_i_unnamed_k0_zts6mmstv223_q = $unsigned(26'b00000000000000000000000000);

    // r0SubRangeLeft26_uid813_i_unnamed_k0_zts6mmstv223(BITSELECT,812)@39
    assign r0SubRangeLeft26_uid813_i_unnamed_k0_zts6mmstv223_in = r0Sub26_uid807_i_unnamed_k0_zts6mmstv223_q[37:0];
    assign r0SubRangeLeft26_uid813_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft26_uid813_i_unnamed_k0_zts6mmstv223_in[37:0];

    // rIteriMuxFirst26_uid815_i_unnamed_k0_zts6mmstv223(BITJOIN,814)@39
    assign rIteriMuxFirst26_uid815_i_unnamed_k0_zts6mmstv223_q = {cstZ26_uid814_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft26_uid813_i_unnamed_k0_zts6mmstv223_b};

    // r26_uid816_i_unnamed_k0_zts6mmstv223(MUX,815)@39 + 1
    assign r26_uid816_i_unnamed_k0_zts6mmstv223_s = opSign26_uid811_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r26_uid816_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r26_uid816_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r26_uid816_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst26_uid815_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r26_uid816_i_unnamed_k0_zts6mmstv223_q <= lshl26_uid812_i_unnamed_k0_zts6mmstv223_b;
                default : r26_uid816_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist37_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn_38(DELAY,1585)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist37_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn_38 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn), .xout(redist37_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn_38_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid819_i_unnamed_k0_zts6mmstv223(BITJOIN,818)@40
    assign lshl1_uid819_i_unnamed_k0_zts6mmstv223_q = {r26_uid816_i_unnamed_k0_zts6mmstv223_q, redist37_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn_38_q};

    // nSubChunkLow25_uid821_i_unnamed_k0_zts6mmstv223(BITSELECT,820)@40
    assign nSubChunkLow25_uid821_i_unnamed_k0_zts6mmstv223_in = lshl1_uid819_i_unnamed_k0_zts6mmstv223_q[38:0];
    assign nSubChunkLow25_uid821_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow25_uid821_i_unnamed_k0_zts6mmstv223_in[38:0];

    // r0Sub25_uid822_i_unnamed_k0_zts6mmstv223(SUB,821)@40
    assign r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow25_uid821_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow25_uid820_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_q = r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_o[39:0];

    // cond25_uid825_i_unnamed_k0_zts6mmstv223(BITSELECT,824)@40
    assign cond25_uid825_i_unnamed_k0_zts6mmstv223_in = $unsigned({{25{r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_q[39]}}, r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_q});
    assign cond25_uid825_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond25_uid825_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign25_uid826_i_unnamed_k0_zts6mmstv223(LOGICAL,825)@40
    assign opSign25_uid826_i_unnamed_k0_zts6mmstv223_q = cond25_uid825_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid824_i_unnamed_k0_zts6mmstv223_q;

    // q25_uid832_i_unnamed_k0_zts6mmstv223(LOGICAL,831)@40 + 1
    assign q25_uid832_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign25_uid826_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q25_uid832_i_unnamed_k0_zts6mmstv223_delay ( .xin(q25_uid832_i_unnamed_k0_zts6mmstv223_qi), .xout(q25_uid832_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist89_q25_uid832_i_unnamed_k0_zts6mmstv223_q_25(DELAY,1637)
    dspba_delay_ver #( .width(1), .depth(24), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist89_q25_uid832_i_unnamed_k0_zts6mmstv223_q_25 ( .xin(q25_uid832_i_unnamed_k0_zts6mmstv223_q), .xout(redist89_q25_uid832_i_unnamed_k0_zts6mmstv223_q_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_39(DELAY,1774)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_39_q <= '0;
        end
        else
        begin
            redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_39_q <= $unsigned(redist225_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_38_q);
        end
    end

    // topBitsDOR24_uid838_i_unnamed_k0_zts6mmstv223(BITSELECT,837)@41
    assign topBitsDOR24_uid838_i_unnamed_k0_zts6mmstv223_b = redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_39_q[63:40];

    // topBitsDOR_uid839_i_unnamed_k0_zts6mmstv223(LOGICAL,838)@41
    assign topBitsDOR_uid839_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR24_uid838_i_unnamed_k0_zts6mmstv223_b != 24'b000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow24_uid835_i_unnamed_k0_zts6mmstv223(BITSELECT,834)@41
    assign dSubChunkLow24_uid835_i_unnamed_k0_zts6mmstv223_in = redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_39_q[39:0];
    assign dSubChunkLow24_uid835_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow24_uid835_i_unnamed_k0_zts6mmstv223_in[39:0];

    // lshl25_uid827_i_unnamed_k0_zts6mmstv223(BITSELECT,826)@40
    assign lshl25_uid827_i_unnamed_k0_zts6mmstv223_in = lshl1_uid819_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl25_uid827_i_unnamed_k0_zts6mmstv223_b = lshl25_uid827_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ25_uid829_i_unnamed_k0_zts6mmstv223(CONSTANT,828)
    assign cstZ25_uid829_i_unnamed_k0_zts6mmstv223_q = $unsigned(25'b0000000000000000000000000);

    // r0SubRangeLeft25_uid828_i_unnamed_k0_zts6mmstv223(BITSELECT,827)@40
    assign r0SubRangeLeft25_uid828_i_unnamed_k0_zts6mmstv223_in = r0Sub25_uid822_i_unnamed_k0_zts6mmstv223_q[38:0];
    assign r0SubRangeLeft25_uid828_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft25_uid828_i_unnamed_k0_zts6mmstv223_in[38:0];

    // rIteriMuxFirst25_uid830_i_unnamed_k0_zts6mmstv223(BITJOIN,829)@40
    assign rIteriMuxFirst25_uid830_i_unnamed_k0_zts6mmstv223_q = {cstZ25_uid829_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft25_uid828_i_unnamed_k0_zts6mmstv223_b};

    // r25_uid831_i_unnamed_k0_zts6mmstv223(MUX,830)@40 + 1
    assign r25_uid831_i_unnamed_k0_zts6mmstv223_s = opSign25_uid826_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r25_uid831_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r25_uid831_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r25_uid831_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst25_uid830_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r25_uid831_i_unnamed_k0_zts6mmstv223_q <= lshl25_uid827_i_unnamed_k0_zts6mmstv223_b;
                default : r25_uid831_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist38_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo_39(DELAY,1586)
    dspba_delay_ver #( .width(1), .depth(39), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist38_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo_39 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo), .xout(redist38_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid834_i_unnamed_k0_zts6mmstv223(BITJOIN,833)@41
    assign lshl1_uid834_i_unnamed_k0_zts6mmstv223_q = {r25_uid831_i_unnamed_k0_zts6mmstv223_q, redist38_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo_39_q};

    // nSubChunkLow24_uid836_i_unnamed_k0_zts6mmstv223(BITSELECT,835)@41
    assign nSubChunkLow24_uid836_i_unnamed_k0_zts6mmstv223_in = lshl1_uid834_i_unnamed_k0_zts6mmstv223_q[39:0];
    assign nSubChunkLow24_uid836_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow24_uid836_i_unnamed_k0_zts6mmstv223_in[39:0];

    // r0Sub24_uid837_i_unnamed_k0_zts6mmstv223(SUB,836)@41
    assign r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow24_uid836_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow24_uid835_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_q = r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_o[40:0];

    // cond24_uid840_i_unnamed_k0_zts6mmstv223(BITSELECT,839)@41
    assign cond24_uid840_i_unnamed_k0_zts6mmstv223_in = $unsigned({{24{r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_q[40]}}, r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_q});
    assign cond24_uid840_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond24_uid840_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign24_uid841_i_unnamed_k0_zts6mmstv223(LOGICAL,840)@41
    assign opSign24_uid841_i_unnamed_k0_zts6mmstv223_q = cond24_uid840_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid839_i_unnamed_k0_zts6mmstv223_q;

    // q24_uid847_i_unnamed_k0_zts6mmstv223(LOGICAL,846)@41 + 1
    assign q24_uid847_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign24_uid841_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q24_uid847_i_unnamed_k0_zts6mmstv223_delay ( .xin(q24_uid847_i_unnamed_k0_zts6mmstv223_qi), .xout(q24_uid847_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist88_q24_uid847_i_unnamed_k0_zts6mmstv223_q_24(DELAY,1636)
    dspba_delay_ver #( .width(1), .depth(23), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist88_q24_uid847_i_unnamed_k0_zts6mmstv223_q_24 ( .xin(q24_uid847_i_unnamed_k0_zts6mmstv223_q), .xout(redist88_q24_uid847_i_unnamed_k0_zts6mmstv223_q_24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_40(DELAY,1775)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_40_q <= '0;
        end
        else
        begin
            redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_40_q <= $unsigned(redist226_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_39_q);
        end
    end

    // topBitsDOR23_uid853_i_unnamed_k0_zts6mmstv223(BITSELECT,852)@42
    assign topBitsDOR23_uid853_i_unnamed_k0_zts6mmstv223_b = redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_40_q[63:41];

    // topBitsDOR_uid854_i_unnamed_k0_zts6mmstv223(LOGICAL,853)@42
    assign topBitsDOR_uid854_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR23_uid853_i_unnamed_k0_zts6mmstv223_b != 23'b00000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow23_uid850_i_unnamed_k0_zts6mmstv223(BITSELECT,849)@42
    assign dSubChunkLow23_uid850_i_unnamed_k0_zts6mmstv223_in = redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_40_q[40:0];
    assign dSubChunkLow23_uid850_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow23_uid850_i_unnamed_k0_zts6mmstv223_in[40:0];

    // lshl24_uid842_i_unnamed_k0_zts6mmstv223(BITSELECT,841)@41
    assign lshl24_uid842_i_unnamed_k0_zts6mmstv223_in = lshl1_uid834_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl24_uid842_i_unnamed_k0_zts6mmstv223_b = lshl24_uid842_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ24_uid844_i_unnamed_k0_zts6mmstv223(CONSTANT,843)
    assign cstZ24_uid844_i_unnamed_k0_zts6mmstv223_q = $unsigned(24'b000000000000000000000000);

    // r0SubRangeLeft24_uid843_i_unnamed_k0_zts6mmstv223(BITSELECT,842)@41
    assign r0SubRangeLeft24_uid843_i_unnamed_k0_zts6mmstv223_in = r0Sub24_uid837_i_unnamed_k0_zts6mmstv223_q[39:0];
    assign r0SubRangeLeft24_uid843_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft24_uid843_i_unnamed_k0_zts6mmstv223_in[39:0];

    // rIteriMuxFirst24_uid845_i_unnamed_k0_zts6mmstv223(BITJOIN,844)@41
    assign rIteriMuxFirst24_uid845_i_unnamed_k0_zts6mmstv223_q = {cstZ24_uid844_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft24_uid843_i_unnamed_k0_zts6mmstv223_b};

    // r24_uid846_i_unnamed_k0_zts6mmstv223(MUX,845)@41 + 1
    assign r24_uid846_i_unnamed_k0_zts6mmstv223_s = opSign24_uid841_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r24_uid846_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r24_uid846_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r24_uid846_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst24_uid845_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r24_uid846_i_unnamed_k0_zts6mmstv223_q <= lshl24_uid842_i_unnamed_k0_zts6mmstv223_b;
                default : r24_uid846_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist39_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp_40(DELAY,1587)
    dspba_delay_ver #( .width(1), .depth(40), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist39_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp_40 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp), .xout(redist39_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp_40_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid849_i_unnamed_k0_zts6mmstv223(BITJOIN,848)@42
    assign lshl1_uid849_i_unnamed_k0_zts6mmstv223_q = {r24_uid846_i_unnamed_k0_zts6mmstv223_q, redist39_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp_40_q};

    // nSubChunkLow23_uid851_i_unnamed_k0_zts6mmstv223(BITSELECT,850)@42
    assign nSubChunkLow23_uid851_i_unnamed_k0_zts6mmstv223_in = lshl1_uid849_i_unnamed_k0_zts6mmstv223_q[40:0];
    assign nSubChunkLow23_uid851_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow23_uid851_i_unnamed_k0_zts6mmstv223_in[40:0];

    // r0Sub23_uid852_i_unnamed_k0_zts6mmstv223(SUB,851)@42
    assign r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow23_uid851_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow23_uid850_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_q = r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_o[41:0];

    // cond23_uid855_i_unnamed_k0_zts6mmstv223(BITSELECT,854)@42
    assign cond23_uid855_i_unnamed_k0_zts6mmstv223_in = $unsigned({{23{r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_q[41]}}, r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_q});
    assign cond23_uid855_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond23_uid855_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign23_uid856_i_unnamed_k0_zts6mmstv223(LOGICAL,855)@42
    assign opSign23_uid856_i_unnamed_k0_zts6mmstv223_q = cond23_uid855_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid854_i_unnamed_k0_zts6mmstv223_q;

    // q23_uid862_i_unnamed_k0_zts6mmstv223(LOGICAL,861)@42 + 1
    assign q23_uid862_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign23_uid856_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q23_uid862_i_unnamed_k0_zts6mmstv223_delay ( .xin(q23_uid862_i_unnamed_k0_zts6mmstv223_qi), .xout(q23_uid862_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist87_q23_uid862_i_unnamed_k0_zts6mmstv223_q_23(DELAY,1635)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist87_q23_uid862_i_unnamed_k0_zts6mmstv223_q_23 ( .xin(q23_uid862_i_unnamed_k0_zts6mmstv223_q), .xout(redist87_q23_uid862_i_unnamed_k0_zts6mmstv223_q_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_41(DELAY,1776)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_41_q <= '0;
        end
        else
        begin
            redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_41_q <= $unsigned(redist227_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_40_q);
        end
    end

    // topBitsDOR22_uid868_i_unnamed_k0_zts6mmstv223(BITSELECT,867)@43
    assign topBitsDOR22_uid868_i_unnamed_k0_zts6mmstv223_b = redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_41_q[63:42];

    // topBitsDOR_uid869_i_unnamed_k0_zts6mmstv223(LOGICAL,868)@43
    assign topBitsDOR_uid869_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR22_uid868_i_unnamed_k0_zts6mmstv223_b != 22'b0000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow22_uid865_i_unnamed_k0_zts6mmstv223(BITSELECT,864)@43
    assign dSubChunkLow22_uid865_i_unnamed_k0_zts6mmstv223_in = redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_41_q[41:0];
    assign dSubChunkLow22_uid865_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow22_uid865_i_unnamed_k0_zts6mmstv223_in[41:0];

    // lshl23_uid857_i_unnamed_k0_zts6mmstv223(BITSELECT,856)@42
    assign lshl23_uid857_i_unnamed_k0_zts6mmstv223_in = lshl1_uid849_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl23_uid857_i_unnamed_k0_zts6mmstv223_b = lshl23_uid857_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ23_uid859_i_unnamed_k0_zts6mmstv223(CONSTANT,858)
    assign cstZ23_uid859_i_unnamed_k0_zts6mmstv223_q = $unsigned(23'b00000000000000000000000);

    // r0SubRangeLeft23_uid858_i_unnamed_k0_zts6mmstv223(BITSELECT,857)@42
    assign r0SubRangeLeft23_uid858_i_unnamed_k0_zts6mmstv223_in = r0Sub23_uid852_i_unnamed_k0_zts6mmstv223_q[40:0];
    assign r0SubRangeLeft23_uid858_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft23_uid858_i_unnamed_k0_zts6mmstv223_in[40:0];

    // rIteriMuxFirst23_uid860_i_unnamed_k0_zts6mmstv223(BITJOIN,859)@42
    assign rIteriMuxFirst23_uid860_i_unnamed_k0_zts6mmstv223_q = {cstZ23_uid859_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft23_uid858_i_unnamed_k0_zts6mmstv223_b};

    // r23_uid861_i_unnamed_k0_zts6mmstv223(MUX,860)@42 + 1
    assign r23_uid861_i_unnamed_k0_zts6mmstv223_s = opSign23_uid856_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r23_uid861_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r23_uid861_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r23_uid861_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst23_uid860_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r23_uid861_i_unnamed_k0_zts6mmstv223_q <= lshl23_uid857_i_unnamed_k0_zts6mmstv223_b;
                default : r23_uid861_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist40_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq_41(DELAY,1588)
    dspba_delay_ver #( .width(1), .depth(41), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist40_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq_41 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq), .xout(redist40_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid864_i_unnamed_k0_zts6mmstv223(BITJOIN,863)@43
    assign lshl1_uid864_i_unnamed_k0_zts6mmstv223_q = {r23_uid861_i_unnamed_k0_zts6mmstv223_q, redist40_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq_41_q};

    // nSubChunkLow22_uid866_i_unnamed_k0_zts6mmstv223(BITSELECT,865)@43
    assign nSubChunkLow22_uid866_i_unnamed_k0_zts6mmstv223_in = lshl1_uid864_i_unnamed_k0_zts6mmstv223_q[41:0];
    assign nSubChunkLow22_uid866_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow22_uid866_i_unnamed_k0_zts6mmstv223_in[41:0];

    // r0Sub22_uid867_i_unnamed_k0_zts6mmstv223(SUB,866)@43
    assign r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow22_uid866_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow22_uid865_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_q = r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_o[42:0];

    // cond22_uid870_i_unnamed_k0_zts6mmstv223(BITSELECT,869)@43
    assign cond22_uid870_i_unnamed_k0_zts6mmstv223_in = $unsigned({{22{r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_q[42]}}, r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_q});
    assign cond22_uid870_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond22_uid870_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign22_uid871_i_unnamed_k0_zts6mmstv223(LOGICAL,870)@43
    assign opSign22_uid871_i_unnamed_k0_zts6mmstv223_q = cond22_uid870_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid869_i_unnamed_k0_zts6mmstv223_q;

    // q22_uid877_i_unnamed_k0_zts6mmstv223(LOGICAL,876)@43 + 1
    assign q22_uid877_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign22_uid871_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q22_uid877_i_unnamed_k0_zts6mmstv223_delay ( .xin(q22_uid877_i_unnamed_k0_zts6mmstv223_qi), .xout(q22_uid877_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist86_q22_uid877_i_unnamed_k0_zts6mmstv223_q_22(DELAY,1634)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist86_q22_uid877_i_unnamed_k0_zts6mmstv223_q_22 ( .xin(q22_uid877_i_unnamed_k0_zts6mmstv223_q), .xout(redist86_q22_uid877_i_unnamed_k0_zts6mmstv223_q_22_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_42(DELAY,1777)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_42_q <= '0;
        end
        else
        begin
            redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_42_q <= $unsigned(redist228_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_41_q);
        end
    end

    // topBitsDOR21_uid883_i_unnamed_k0_zts6mmstv223(BITSELECT,882)@44
    assign topBitsDOR21_uid883_i_unnamed_k0_zts6mmstv223_b = redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_42_q[63:43];

    // topBitsDOR_uid884_i_unnamed_k0_zts6mmstv223(LOGICAL,883)@44
    assign topBitsDOR_uid884_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR21_uid883_i_unnamed_k0_zts6mmstv223_b != 21'b000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow21_uid880_i_unnamed_k0_zts6mmstv223(BITSELECT,879)@44
    assign dSubChunkLow21_uid880_i_unnamed_k0_zts6mmstv223_in = redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_42_q[42:0];
    assign dSubChunkLow21_uid880_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow21_uid880_i_unnamed_k0_zts6mmstv223_in[42:0];

    // lshl22_uid872_i_unnamed_k0_zts6mmstv223(BITSELECT,871)@43
    assign lshl22_uid872_i_unnamed_k0_zts6mmstv223_in = lshl1_uid864_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl22_uid872_i_unnamed_k0_zts6mmstv223_b = lshl22_uid872_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ22_uid874_i_unnamed_k0_zts6mmstv223(CONSTANT,873)
    assign cstZ22_uid874_i_unnamed_k0_zts6mmstv223_q = $unsigned(22'b0000000000000000000000);

    // r0SubRangeLeft22_uid873_i_unnamed_k0_zts6mmstv223(BITSELECT,872)@43
    assign r0SubRangeLeft22_uid873_i_unnamed_k0_zts6mmstv223_in = r0Sub22_uid867_i_unnamed_k0_zts6mmstv223_q[41:0];
    assign r0SubRangeLeft22_uid873_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft22_uid873_i_unnamed_k0_zts6mmstv223_in[41:0];

    // rIteriMuxFirst22_uid875_i_unnamed_k0_zts6mmstv223(BITJOIN,874)@43
    assign rIteriMuxFirst22_uid875_i_unnamed_k0_zts6mmstv223_q = {cstZ22_uid874_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft22_uid873_i_unnamed_k0_zts6mmstv223_b};

    // r22_uid876_i_unnamed_k0_zts6mmstv223(MUX,875)@43 + 1
    assign r22_uid876_i_unnamed_k0_zts6mmstv223_s = opSign22_uid871_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r22_uid876_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r22_uid876_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r22_uid876_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst22_uid875_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r22_uid876_i_unnamed_k0_zts6mmstv223_q <= lshl22_uid872_i_unnamed_k0_zts6mmstv223_b;
                default : r22_uid876_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist41_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr_42(DELAY,1589)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist41_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr_42 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr), .xout(redist41_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid879_i_unnamed_k0_zts6mmstv223(BITJOIN,878)@44
    assign lshl1_uid879_i_unnamed_k0_zts6mmstv223_q = {r22_uid876_i_unnamed_k0_zts6mmstv223_q, redist41_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr_42_q};

    // nSubChunkLow21_uid881_i_unnamed_k0_zts6mmstv223(BITSELECT,880)@44
    assign nSubChunkLow21_uid881_i_unnamed_k0_zts6mmstv223_in = lshl1_uid879_i_unnamed_k0_zts6mmstv223_q[42:0];
    assign nSubChunkLow21_uid881_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow21_uid881_i_unnamed_k0_zts6mmstv223_in[42:0];

    // r0Sub21_uid882_i_unnamed_k0_zts6mmstv223(SUB,881)@44
    assign r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow21_uid881_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow21_uid880_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_q = r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_o[43:0];

    // cond21_uid885_i_unnamed_k0_zts6mmstv223(BITSELECT,884)@44
    assign cond21_uid885_i_unnamed_k0_zts6mmstv223_in = $unsigned({{21{r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_q[43]}}, r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_q});
    assign cond21_uid885_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond21_uid885_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign21_uid886_i_unnamed_k0_zts6mmstv223(LOGICAL,885)@44
    assign opSign21_uid886_i_unnamed_k0_zts6mmstv223_q = cond21_uid885_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid884_i_unnamed_k0_zts6mmstv223_q;

    // q21_uid892_i_unnamed_k0_zts6mmstv223(LOGICAL,891)@44 + 1
    assign q21_uid892_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign21_uid886_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q21_uid892_i_unnamed_k0_zts6mmstv223_delay ( .xin(q21_uid892_i_unnamed_k0_zts6mmstv223_qi), .xout(q21_uid892_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist85_q21_uid892_i_unnamed_k0_zts6mmstv223_q_21(DELAY,1633)
    dspba_delay_ver #( .width(1), .depth(20), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist85_q21_uid892_i_unnamed_k0_zts6mmstv223_q_21 ( .xin(q21_uid892_i_unnamed_k0_zts6mmstv223_q), .xout(redist85_q21_uid892_i_unnamed_k0_zts6mmstv223_q_21_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_43(DELAY,1778)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_43_q <= '0;
        end
        else
        begin
            redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_43_q <= $unsigned(redist229_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_42_q);
        end
    end

    // topBitsDOR20_uid898_i_unnamed_k0_zts6mmstv223(BITSELECT,897)@45
    assign topBitsDOR20_uid898_i_unnamed_k0_zts6mmstv223_b = redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_43_q[63:44];

    // topBitsDOR_uid899_i_unnamed_k0_zts6mmstv223(LOGICAL,898)@45
    assign topBitsDOR_uid899_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR20_uid898_i_unnamed_k0_zts6mmstv223_b != 20'b00000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow20_uid895_i_unnamed_k0_zts6mmstv223(BITSELECT,894)@45
    assign dSubChunkLow20_uid895_i_unnamed_k0_zts6mmstv223_in = redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_43_q[43:0];
    assign dSubChunkLow20_uid895_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow20_uid895_i_unnamed_k0_zts6mmstv223_in[43:0];

    // lshl21_uid887_i_unnamed_k0_zts6mmstv223(BITSELECT,886)@44
    assign lshl21_uid887_i_unnamed_k0_zts6mmstv223_in = lshl1_uid879_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl21_uid887_i_unnamed_k0_zts6mmstv223_b = lshl21_uid887_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ21_uid889_i_unnamed_k0_zts6mmstv223(CONSTANT,888)
    assign cstZ21_uid889_i_unnamed_k0_zts6mmstv223_q = $unsigned(21'b000000000000000000000);

    // r0SubRangeLeft21_uid888_i_unnamed_k0_zts6mmstv223(BITSELECT,887)@44
    assign r0SubRangeLeft21_uid888_i_unnamed_k0_zts6mmstv223_in = r0Sub21_uid882_i_unnamed_k0_zts6mmstv223_q[42:0];
    assign r0SubRangeLeft21_uid888_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft21_uid888_i_unnamed_k0_zts6mmstv223_in[42:0];

    // rIteriMuxFirst21_uid890_i_unnamed_k0_zts6mmstv223(BITJOIN,889)@44
    assign rIteriMuxFirst21_uid890_i_unnamed_k0_zts6mmstv223_q = {cstZ21_uid889_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft21_uid888_i_unnamed_k0_zts6mmstv223_b};

    // r21_uid891_i_unnamed_k0_zts6mmstv223(MUX,890)@44 + 1
    assign r21_uid891_i_unnamed_k0_zts6mmstv223_s = opSign21_uid886_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r21_uid891_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r21_uid891_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r21_uid891_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst21_uid890_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r21_uid891_i_unnamed_k0_zts6mmstv223_q <= lshl21_uid887_i_unnamed_k0_zts6mmstv223_b;
                default : r21_uid891_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist42_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss_43(DELAY,1590)
    dspba_delay_ver #( .width(1), .depth(43), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist42_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss_43 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss), .xout(redist42_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss_43_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid894_i_unnamed_k0_zts6mmstv223(BITJOIN,893)@45
    assign lshl1_uid894_i_unnamed_k0_zts6mmstv223_q = {r21_uid891_i_unnamed_k0_zts6mmstv223_q, redist42_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss_43_q};

    // nSubChunkLow20_uid896_i_unnamed_k0_zts6mmstv223(BITSELECT,895)@45
    assign nSubChunkLow20_uid896_i_unnamed_k0_zts6mmstv223_in = lshl1_uid894_i_unnamed_k0_zts6mmstv223_q[43:0];
    assign nSubChunkLow20_uid896_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow20_uid896_i_unnamed_k0_zts6mmstv223_in[43:0];

    // r0Sub20_uid897_i_unnamed_k0_zts6mmstv223(SUB,896)@45
    assign r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow20_uid896_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow20_uid895_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_q = r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_o[44:0];

    // cond20_uid900_i_unnamed_k0_zts6mmstv223(BITSELECT,899)@45
    assign cond20_uid900_i_unnamed_k0_zts6mmstv223_in = $unsigned({{20{r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_q[44]}}, r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_q});
    assign cond20_uid900_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond20_uid900_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign20_uid901_i_unnamed_k0_zts6mmstv223(LOGICAL,900)@45
    assign opSign20_uid901_i_unnamed_k0_zts6mmstv223_q = cond20_uid900_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid899_i_unnamed_k0_zts6mmstv223_q;

    // q20_uid907_i_unnamed_k0_zts6mmstv223(LOGICAL,906)@45 + 1
    assign q20_uid907_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign20_uid901_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q20_uid907_i_unnamed_k0_zts6mmstv223_delay ( .xin(q20_uid907_i_unnamed_k0_zts6mmstv223_qi), .xout(q20_uid907_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist84_q20_uid907_i_unnamed_k0_zts6mmstv223_q_20(DELAY,1632)
    dspba_delay_ver #( .width(1), .depth(19), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist84_q20_uid907_i_unnamed_k0_zts6mmstv223_q_20 ( .xin(q20_uid907_i_unnamed_k0_zts6mmstv223_q), .xout(redist84_q20_uid907_i_unnamed_k0_zts6mmstv223_q_20_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_44(DELAY,1779)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_44_q <= '0;
        end
        else
        begin
            redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_44_q <= $unsigned(redist230_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_43_q);
        end
    end

    // topBitsDOR19_uid913_i_unnamed_k0_zts6mmstv223(BITSELECT,912)@46
    assign topBitsDOR19_uid913_i_unnamed_k0_zts6mmstv223_b = redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_44_q[63:45];

    // topBitsDOR_uid914_i_unnamed_k0_zts6mmstv223(LOGICAL,913)@46
    assign topBitsDOR_uid914_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR19_uid913_i_unnamed_k0_zts6mmstv223_b != 19'b0000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow19_uid910_i_unnamed_k0_zts6mmstv223(BITSELECT,909)@46
    assign dSubChunkLow19_uid910_i_unnamed_k0_zts6mmstv223_in = redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_44_q[44:0];
    assign dSubChunkLow19_uid910_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow19_uid910_i_unnamed_k0_zts6mmstv223_in[44:0];

    // lshl20_uid902_i_unnamed_k0_zts6mmstv223(BITSELECT,901)@45
    assign lshl20_uid902_i_unnamed_k0_zts6mmstv223_in = lshl1_uid894_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl20_uid902_i_unnamed_k0_zts6mmstv223_b = lshl20_uid902_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ20_uid904_i_unnamed_k0_zts6mmstv223(CONSTANT,903)
    assign cstZ20_uid904_i_unnamed_k0_zts6mmstv223_q = $unsigned(20'b00000000000000000000);

    // r0SubRangeLeft20_uid903_i_unnamed_k0_zts6mmstv223(BITSELECT,902)@45
    assign r0SubRangeLeft20_uid903_i_unnamed_k0_zts6mmstv223_in = r0Sub20_uid897_i_unnamed_k0_zts6mmstv223_q[43:0];
    assign r0SubRangeLeft20_uid903_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft20_uid903_i_unnamed_k0_zts6mmstv223_in[43:0];

    // rIteriMuxFirst20_uid905_i_unnamed_k0_zts6mmstv223(BITJOIN,904)@45
    assign rIteriMuxFirst20_uid905_i_unnamed_k0_zts6mmstv223_q = {cstZ20_uid904_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft20_uid903_i_unnamed_k0_zts6mmstv223_b};

    // r20_uid906_i_unnamed_k0_zts6mmstv223(MUX,905)@45 + 1
    assign r20_uid906_i_unnamed_k0_zts6mmstv223_s = opSign20_uid901_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r20_uid906_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r20_uid906_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r20_uid906_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst20_uid905_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r20_uid906_i_unnamed_k0_zts6mmstv223_q <= lshl20_uid902_i_unnamed_k0_zts6mmstv223_b;
                default : r20_uid906_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist43_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt_44(DELAY,1591)
    dspba_delay_ver #( .width(1), .depth(44), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist43_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt_44 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt), .xout(redist43_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid909_i_unnamed_k0_zts6mmstv223(BITJOIN,908)@46
    assign lshl1_uid909_i_unnamed_k0_zts6mmstv223_q = {r20_uid906_i_unnamed_k0_zts6mmstv223_q, redist43_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt_44_q};

    // nSubChunkLow19_uid911_i_unnamed_k0_zts6mmstv223(BITSELECT,910)@46
    assign nSubChunkLow19_uid911_i_unnamed_k0_zts6mmstv223_in = lshl1_uid909_i_unnamed_k0_zts6mmstv223_q[44:0];
    assign nSubChunkLow19_uid911_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow19_uid911_i_unnamed_k0_zts6mmstv223_in[44:0];

    // r0Sub19_uid912_i_unnamed_k0_zts6mmstv223(SUB,911)@46
    assign r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow19_uid911_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow19_uid910_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_q = r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_o[45:0];

    // cond19_uid915_i_unnamed_k0_zts6mmstv223(BITSELECT,914)@46
    assign cond19_uid915_i_unnamed_k0_zts6mmstv223_in = $unsigned({{19{r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_q[45]}}, r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_q});
    assign cond19_uid915_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond19_uid915_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign19_uid916_i_unnamed_k0_zts6mmstv223(LOGICAL,915)@46
    assign opSign19_uid916_i_unnamed_k0_zts6mmstv223_q = cond19_uid915_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid914_i_unnamed_k0_zts6mmstv223_q;

    // q19_uid922_i_unnamed_k0_zts6mmstv223(LOGICAL,921)@46 + 1
    assign q19_uid922_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign19_uid916_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q19_uid922_i_unnamed_k0_zts6mmstv223_delay ( .xin(q19_uid922_i_unnamed_k0_zts6mmstv223_qi), .xout(q19_uid922_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist83_q19_uid922_i_unnamed_k0_zts6mmstv223_q_19(DELAY,1631)
    dspba_delay_ver #( .width(1), .depth(18), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist83_q19_uid922_i_unnamed_k0_zts6mmstv223_q_19 ( .xin(q19_uid922_i_unnamed_k0_zts6mmstv223_q), .xout(redist83_q19_uid922_i_unnamed_k0_zts6mmstv223_q_19_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_45(DELAY,1780)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_45_q <= '0;
        end
        else
        begin
            redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_45_q <= $unsigned(redist231_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_44_q);
        end
    end

    // topBitsDOR18_uid928_i_unnamed_k0_zts6mmstv223(BITSELECT,927)@47
    assign topBitsDOR18_uid928_i_unnamed_k0_zts6mmstv223_b = redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_45_q[63:46];

    // topBitsDOR_uid929_i_unnamed_k0_zts6mmstv223(LOGICAL,928)@47
    assign topBitsDOR_uid929_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR18_uid928_i_unnamed_k0_zts6mmstv223_b != 18'b000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow18_uid925_i_unnamed_k0_zts6mmstv223(BITSELECT,924)@47
    assign dSubChunkLow18_uid925_i_unnamed_k0_zts6mmstv223_in = redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_45_q[45:0];
    assign dSubChunkLow18_uid925_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow18_uid925_i_unnamed_k0_zts6mmstv223_in[45:0];

    // lshl19_uid917_i_unnamed_k0_zts6mmstv223(BITSELECT,916)@46
    assign lshl19_uid917_i_unnamed_k0_zts6mmstv223_in = lshl1_uid909_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl19_uid917_i_unnamed_k0_zts6mmstv223_b = lshl19_uid917_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ19_uid919_i_unnamed_k0_zts6mmstv223(CONSTANT,918)
    assign cstZ19_uid919_i_unnamed_k0_zts6mmstv223_q = $unsigned(19'b0000000000000000000);

    // r0SubRangeLeft19_uid918_i_unnamed_k0_zts6mmstv223(BITSELECT,917)@46
    assign r0SubRangeLeft19_uid918_i_unnamed_k0_zts6mmstv223_in = r0Sub19_uid912_i_unnamed_k0_zts6mmstv223_q[44:0];
    assign r0SubRangeLeft19_uid918_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft19_uid918_i_unnamed_k0_zts6mmstv223_in[44:0];

    // rIteriMuxFirst19_uid920_i_unnamed_k0_zts6mmstv223(BITJOIN,919)@46
    assign rIteriMuxFirst19_uid920_i_unnamed_k0_zts6mmstv223_q = {cstZ19_uid919_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft19_uid918_i_unnamed_k0_zts6mmstv223_b};

    // r19_uid921_i_unnamed_k0_zts6mmstv223(MUX,920)@46 + 1
    assign r19_uid921_i_unnamed_k0_zts6mmstv223_s = opSign19_uid916_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r19_uid921_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r19_uid921_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r19_uid921_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst19_uid920_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r19_uid921_i_unnamed_k0_zts6mmstv223_q <= lshl19_uid917_i_unnamed_k0_zts6mmstv223_b;
                default : r19_uid921_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist44_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu_45(DELAY,1592)
    dspba_delay_ver #( .width(1), .depth(45), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist44_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu_45 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu), .xout(redist44_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu_45_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid924_i_unnamed_k0_zts6mmstv223(BITJOIN,923)@47
    assign lshl1_uid924_i_unnamed_k0_zts6mmstv223_q = {r19_uid921_i_unnamed_k0_zts6mmstv223_q, redist44_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu_45_q};

    // nSubChunkLow18_uid926_i_unnamed_k0_zts6mmstv223(BITSELECT,925)@47
    assign nSubChunkLow18_uid926_i_unnamed_k0_zts6mmstv223_in = lshl1_uid924_i_unnamed_k0_zts6mmstv223_q[45:0];
    assign nSubChunkLow18_uid926_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow18_uid926_i_unnamed_k0_zts6mmstv223_in[45:0];

    // r0Sub18_uid927_i_unnamed_k0_zts6mmstv223(SUB,926)@47
    assign r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow18_uid926_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow18_uid925_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_q = r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_o[46:0];

    // cond18_uid930_i_unnamed_k0_zts6mmstv223(BITSELECT,929)@47
    assign cond18_uid930_i_unnamed_k0_zts6mmstv223_in = $unsigned({{18{r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_q[46]}}, r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_q});
    assign cond18_uid930_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond18_uid930_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign18_uid931_i_unnamed_k0_zts6mmstv223(LOGICAL,930)@47
    assign opSign18_uid931_i_unnamed_k0_zts6mmstv223_q = cond18_uid930_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid929_i_unnamed_k0_zts6mmstv223_q;

    // q18_uid937_i_unnamed_k0_zts6mmstv223(LOGICAL,936)@47 + 1
    assign q18_uid937_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign18_uid931_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q18_uid937_i_unnamed_k0_zts6mmstv223_delay ( .xin(q18_uid937_i_unnamed_k0_zts6mmstv223_qi), .xout(q18_uid937_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist82_q18_uid937_i_unnamed_k0_zts6mmstv223_q_18(DELAY,1630)
    dspba_delay_ver #( .width(1), .depth(17), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist82_q18_uid937_i_unnamed_k0_zts6mmstv223_q_18 ( .xin(q18_uid937_i_unnamed_k0_zts6mmstv223_q), .xout(redist82_q18_uid937_i_unnamed_k0_zts6mmstv223_q_18_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_46(DELAY,1781)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_46_q <= '0;
        end
        else
        begin
            redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_46_q <= $unsigned(redist232_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_45_q);
        end
    end

    // topBitsDOR17_uid943_i_unnamed_k0_zts6mmstv223(BITSELECT,942)@48
    assign topBitsDOR17_uid943_i_unnamed_k0_zts6mmstv223_b = redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_46_q[63:47];

    // topBitsDOR_uid944_i_unnamed_k0_zts6mmstv223(LOGICAL,943)@48
    assign topBitsDOR_uid944_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR17_uid943_i_unnamed_k0_zts6mmstv223_b != 17'b00000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow17_uid940_i_unnamed_k0_zts6mmstv223(BITSELECT,939)@48
    assign dSubChunkLow17_uid940_i_unnamed_k0_zts6mmstv223_in = redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_46_q[46:0];
    assign dSubChunkLow17_uid940_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow17_uid940_i_unnamed_k0_zts6mmstv223_in[46:0];

    // lshl18_uid932_i_unnamed_k0_zts6mmstv223(BITSELECT,931)@47
    assign lshl18_uid932_i_unnamed_k0_zts6mmstv223_in = lshl1_uid924_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl18_uid932_i_unnamed_k0_zts6mmstv223_b = lshl18_uid932_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ18_uid934_i_unnamed_k0_zts6mmstv223(CONSTANT,933)
    assign cstZ18_uid934_i_unnamed_k0_zts6mmstv223_q = $unsigned(18'b000000000000000000);

    // r0SubRangeLeft18_uid933_i_unnamed_k0_zts6mmstv223(BITSELECT,932)@47
    assign r0SubRangeLeft18_uid933_i_unnamed_k0_zts6mmstv223_in = r0Sub18_uid927_i_unnamed_k0_zts6mmstv223_q[45:0];
    assign r0SubRangeLeft18_uid933_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft18_uid933_i_unnamed_k0_zts6mmstv223_in[45:0];

    // rIteriMuxFirst18_uid935_i_unnamed_k0_zts6mmstv223(BITJOIN,934)@47
    assign rIteriMuxFirst18_uid935_i_unnamed_k0_zts6mmstv223_q = {cstZ18_uid934_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft18_uid933_i_unnamed_k0_zts6mmstv223_b};

    // r18_uid936_i_unnamed_k0_zts6mmstv223(MUX,935)@47 + 1
    assign r18_uid936_i_unnamed_k0_zts6mmstv223_s = opSign18_uid931_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r18_uid936_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r18_uid936_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r18_uid936_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst18_uid935_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r18_uid936_i_unnamed_k0_zts6mmstv223_q <= lshl18_uid932_i_unnamed_k0_zts6mmstv223_b;
                default : r18_uid936_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist45_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv_46(DELAY,1593)
    dspba_delay_ver #( .width(1), .depth(46), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist45_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv_46 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv), .xout(redist45_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv_46_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid939_i_unnamed_k0_zts6mmstv223(BITJOIN,938)@48
    assign lshl1_uid939_i_unnamed_k0_zts6mmstv223_q = {r18_uid936_i_unnamed_k0_zts6mmstv223_q, redist45_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv_46_q};

    // nSubChunkLow17_uid941_i_unnamed_k0_zts6mmstv223(BITSELECT,940)@48
    assign nSubChunkLow17_uid941_i_unnamed_k0_zts6mmstv223_in = lshl1_uid939_i_unnamed_k0_zts6mmstv223_q[46:0];
    assign nSubChunkLow17_uid941_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow17_uid941_i_unnamed_k0_zts6mmstv223_in[46:0];

    // r0Sub17_uid942_i_unnamed_k0_zts6mmstv223(SUB,941)@48
    assign r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow17_uid941_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow17_uid940_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_q = r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_o[47:0];

    // cond17_uid945_i_unnamed_k0_zts6mmstv223(BITSELECT,944)@48
    assign cond17_uid945_i_unnamed_k0_zts6mmstv223_in = $unsigned({{17{r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_q[47]}}, r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_q});
    assign cond17_uid945_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond17_uid945_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign17_uid946_i_unnamed_k0_zts6mmstv223(LOGICAL,945)@48
    assign opSign17_uid946_i_unnamed_k0_zts6mmstv223_q = cond17_uid945_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid944_i_unnamed_k0_zts6mmstv223_q;

    // q17_uid952_i_unnamed_k0_zts6mmstv223(LOGICAL,951)@48 + 1
    assign q17_uid952_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign17_uid946_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q17_uid952_i_unnamed_k0_zts6mmstv223_delay ( .xin(q17_uid952_i_unnamed_k0_zts6mmstv223_qi), .xout(q17_uid952_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist81_q17_uid952_i_unnamed_k0_zts6mmstv223_q_17(DELAY,1629)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist81_q17_uid952_i_unnamed_k0_zts6mmstv223_q_17 ( .xin(q17_uid952_i_unnamed_k0_zts6mmstv223_q), .xout(redist81_q17_uid952_i_unnamed_k0_zts6mmstv223_q_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_47(DELAY,1782)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_47_q <= '0;
        end
        else
        begin
            redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_47_q <= $unsigned(redist233_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_46_q);
        end
    end

    // topBitsDOR16_uid958_i_unnamed_k0_zts6mmstv223(BITSELECT,957)@49
    assign topBitsDOR16_uid958_i_unnamed_k0_zts6mmstv223_b = redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_47_q[63:48];

    // topBitsDOR_uid959_i_unnamed_k0_zts6mmstv223(LOGICAL,958)@49
    assign topBitsDOR_uid959_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR16_uid958_i_unnamed_k0_zts6mmstv223_b != 16'b0000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow16_uid955_i_unnamed_k0_zts6mmstv223(BITSELECT,954)@49
    assign dSubChunkLow16_uid955_i_unnamed_k0_zts6mmstv223_in = redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_47_q[47:0];
    assign dSubChunkLow16_uid955_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow16_uid955_i_unnamed_k0_zts6mmstv223_in[47:0];

    // lshl17_uid947_i_unnamed_k0_zts6mmstv223(BITSELECT,946)@48
    assign lshl17_uid947_i_unnamed_k0_zts6mmstv223_in = lshl1_uid939_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl17_uid947_i_unnamed_k0_zts6mmstv223_b = lshl17_uid947_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ17_uid949_i_unnamed_k0_zts6mmstv223(CONSTANT,948)
    assign cstZ17_uid949_i_unnamed_k0_zts6mmstv223_q = $unsigned(17'b00000000000000000);

    // r0SubRangeLeft17_uid948_i_unnamed_k0_zts6mmstv223(BITSELECT,947)@48
    assign r0SubRangeLeft17_uid948_i_unnamed_k0_zts6mmstv223_in = r0Sub17_uid942_i_unnamed_k0_zts6mmstv223_q[46:0];
    assign r0SubRangeLeft17_uid948_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft17_uid948_i_unnamed_k0_zts6mmstv223_in[46:0];

    // rIteriMuxFirst17_uid950_i_unnamed_k0_zts6mmstv223(BITJOIN,949)@48
    assign rIteriMuxFirst17_uid950_i_unnamed_k0_zts6mmstv223_q = {cstZ17_uid949_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft17_uid948_i_unnamed_k0_zts6mmstv223_b};

    // r17_uid951_i_unnamed_k0_zts6mmstv223(MUX,950)@48 + 1
    assign r17_uid951_i_unnamed_k0_zts6mmstv223_s = opSign17_uid946_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r17_uid951_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r17_uid951_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r17_uid951_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst17_uid950_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r17_uid951_i_unnamed_k0_zts6mmstv223_q <= lshl17_uid947_i_unnamed_k0_zts6mmstv223_b;
                default : r17_uid951_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist46_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww_47(DELAY,1594)
    dspba_delay_ver #( .width(1), .depth(47), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist46_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww_47 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww), .xout(redist46_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww_47_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid954_i_unnamed_k0_zts6mmstv223(BITJOIN,953)@49
    assign lshl1_uid954_i_unnamed_k0_zts6mmstv223_q = {r17_uid951_i_unnamed_k0_zts6mmstv223_q, redist46_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww_47_q};

    // nSubChunkLow16_uid956_i_unnamed_k0_zts6mmstv223(BITSELECT,955)@49
    assign nSubChunkLow16_uid956_i_unnamed_k0_zts6mmstv223_in = lshl1_uid954_i_unnamed_k0_zts6mmstv223_q[47:0];
    assign nSubChunkLow16_uid956_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow16_uid956_i_unnamed_k0_zts6mmstv223_in[47:0];

    // r0Sub16_uid957_i_unnamed_k0_zts6mmstv223(SUB,956)@49
    assign r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow16_uid956_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow16_uid955_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_q = r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_o[48:0];

    // cond16_uid960_i_unnamed_k0_zts6mmstv223(BITSELECT,959)@49
    assign cond16_uid960_i_unnamed_k0_zts6mmstv223_in = $unsigned({{16{r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_q[48]}}, r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_q});
    assign cond16_uid960_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond16_uid960_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign16_uid961_i_unnamed_k0_zts6mmstv223(LOGICAL,960)@49
    assign opSign16_uid961_i_unnamed_k0_zts6mmstv223_q = cond16_uid960_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid959_i_unnamed_k0_zts6mmstv223_q;

    // q16_uid967_i_unnamed_k0_zts6mmstv223(LOGICAL,966)@49 + 1
    assign q16_uid967_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign16_uid961_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q16_uid967_i_unnamed_k0_zts6mmstv223_delay ( .xin(q16_uid967_i_unnamed_k0_zts6mmstv223_qi), .xout(q16_uid967_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist80_q16_uid967_i_unnamed_k0_zts6mmstv223_q_16(DELAY,1628)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist80_q16_uid967_i_unnamed_k0_zts6mmstv223_q_16 ( .xin(q16_uid967_i_unnamed_k0_zts6mmstv223_q), .xout(redist80_q16_uid967_i_unnamed_k0_zts6mmstv223_q_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_48(DELAY,1783)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_48_q <= '0;
        end
        else
        begin
            redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_48_q <= $unsigned(redist234_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_47_q);
        end
    end

    // topBitsDOR15_uid973_i_unnamed_k0_zts6mmstv223(BITSELECT,972)@50
    assign topBitsDOR15_uid973_i_unnamed_k0_zts6mmstv223_b = redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_48_q[63:49];

    // topBitsDOR_uid974_i_unnamed_k0_zts6mmstv223(LOGICAL,973)@50
    assign topBitsDOR_uid974_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR15_uid973_i_unnamed_k0_zts6mmstv223_b != 15'b000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow15_uid970_i_unnamed_k0_zts6mmstv223(BITSELECT,969)@50
    assign dSubChunkLow15_uid970_i_unnamed_k0_zts6mmstv223_in = redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_48_q[48:0];
    assign dSubChunkLow15_uid970_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow15_uid970_i_unnamed_k0_zts6mmstv223_in[48:0];

    // lshl16_uid962_i_unnamed_k0_zts6mmstv223(BITSELECT,961)@49
    assign lshl16_uid962_i_unnamed_k0_zts6mmstv223_in = lshl1_uid954_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl16_uid962_i_unnamed_k0_zts6mmstv223_b = lshl16_uid962_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ16_uid964_i_unnamed_k0_zts6mmstv223(CONSTANT,963)
    assign cstZ16_uid964_i_unnamed_k0_zts6mmstv223_q = $unsigned(16'b0000000000000000);

    // r0SubRangeLeft16_uid963_i_unnamed_k0_zts6mmstv223(BITSELECT,962)@49
    assign r0SubRangeLeft16_uid963_i_unnamed_k0_zts6mmstv223_in = r0Sub16_uid957_i_unnamed_k0_zts6mmstv223_q[47:0];
    assign r0SubRangeLeft16_uid963_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft16_uid963_i_unnamed_k0_zts6mmstv223_in[47:0];

    // rIteriMuxFirst16_uid965_i_unnamed_k0_zts6mmstv223(BITJOIN,964)@49
    assign rIteriMuxFirst16_uid965_i_unnamed_k0_zts6mmstv223_q = {cstZ16_uid964_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft16_uid963_i_unnamed_k0_zts6mmstv223_b};

    // r16_uid966_i_unnamed_k0_zts6mmstv223(MUX,965)@49 + 1
    assign r16_uid966_i_unnamed_k0_zts6mmstv223_s = opSign16_uid961_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r16_uid966_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r16_uid966_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r16_uid966_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst16_uid965_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r16_uid966_i_unnamed_k0_zts6mmstv223_q <= lshl16_uid962_i_unnamed_k0_zts6mmstv223_b;
                default : r16_uid966_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist47_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx_48(DELAY,1595)
    dspba_delay_ver #( .width(1), .depth(48), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist47_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx_48 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx), .xout(redist47_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx_48_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid969_i_unnamed_k0_zts6mmstv223(BITJOIN,968)@50
    assign lshl1_uid969_i_unnamed_k0_zts6mmstv223_q = {r16_uid966_i_unnamed_k0_zts6mmstv223_q, redist47_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx_48_q};

    // nSubChunkLow15_uid971_i_unnamed_k0_zts6mmstv223(BITSELECT,970)@50
    assign nSubChunkLow15_uid971_i_unnamed_k0_zts6mmstv223_in = lshl1_uid969_i_unnamed_k0_zts6mmstv223_q[48:0];
    assign nSubChunkLow15_uid971_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow15_uid971_i_unnamed_k0_zts6mmstv223_in[48:0];

    // r0Sub15_uid972_i_unnamed_k0_zts6mmstv223(SUB,971)@50
    assign r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow15_uid971_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow15_uid970_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_q = r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_o[49:0];

    // cond15_uid975_i_unnamed_k0_zts6mmstv223(BITSELECT,974)@50
    assign cond15_uid975_i_unnamed_k0_zts6mmstv223_in = $unsigned({{15{r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_q[49]}}, r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_q});
    assign cond15_uid975_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond15_uid975_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign15_uid976_i_unnamed_k0_zts6mmstv223(LOGICAL,975)@50
    assign opSign15_uid976_i_unnamed_k0_zts6mmstv223_q = cond15_uid975_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid974_i_unnamed_k0_zts6mmstv223_q;

    // q15_uid982_i_unnamed_k0_zts6mmstv223(LOGICAL,981)@50 + 1
    assign q15_uid982_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign15_uid976_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q15_uid982_i_unnamed_k0_zts6mmstv223_delay ( .xin(q15_uid982_i_unnamed_k0_zts6mmstv223_qi), .xout(q15_uid982_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist79_q15_uid982_i_unnamed_k0_zts6mmstv223_q_15(DELAY,1627)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist79_q15_uid982_i_unnamed_k0_zts6mmstv223_q_15 ( .xin(q15_uid982_i_unnamed_k0_zts6mmstv223_q), .xout(redist79_q15_uid982_i_unnamed_k0_zts6mmstv223_q_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_49(DELAY,1784)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_49_q <= '0;
        end
        else
        begin
            redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_49_q <= $unsigned(redist235_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_48_q);
        end
    end

    // topBitsDOR14_uid988_i_unnamed_k0_zts6mmstv223(BITSELECT,987)@51
    assign topBitsDOR14_uid988_i_unnamed_k0_zts6mmstv223_b = redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_49_q[63:50];

    // topBitsDOR_uid989_i_unnamed_k0_zts6mmstv223(LOGICAL,988)@51
    assign topBitsDOR_uid989_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR14_uid988_i_unnamed_k0_zts6mmstv223_b != 14'b00000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow14_uid985_i_unnamed_k0_zts6mmstv223(BITSELECT,984)@51
    assign dSubChunkLow14_uid985_i_unnamed_k0_zts6mmstv223_in = redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_49_q[49:0];
    assign dSubChunkLow14_uid985_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow14_uid985_i_unnamed_k0_zts6mmstv223_in[49:0];

    // lshl15_uid977_i_unnamed_k0_zts6mmstv223(BITSELECT,976)@50
    assign lshl15_uid977_i_unnamed_k0_zts6mmstv223_in = lshl1_uid969_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl15_uid977_i_unnamed_k0_zts6mmstv223_b = lshl15_uid977_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ15_uid979_i_unnamed_k0_zts6mmstv223(CONSTANT,978)
    assign cstZ15_uid979_i_unnamed_k0_zts6mmstv223_q = $unsigned(15'b000000000000000);

    // r0SubRangeLeft15_uid978_i_unnamed_k0_zts6mmstv223(BITSELECT,977)@50
    assign r0SubRangeLeft15_uid978_i_unnamed_k0_zts6mmstv223_in = r0Sub15_uid972_i_unnamed_k0_zts6mmstv223_q[48:0];
    assign r0SubRangeLeft15_uid978_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft15_uid978_i_unnamed_k0_zts6mmstv223_in[48:0];

    // rIteriMuxFirst15_uid980_i_unnamed_k0_zts6mmstv223(BITJOIN,979)@50
    assign rIteriMuxFirst15_uid980_i_unnamed_k0_zts6mmstv223_q = {cstZ15_uid979_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft15_uid978_i_unnamed_k0_zts6mmstv223_b};

    // r15_uid981_i_unnamed_k0_zts6mmstv223(MUX,980)@50 + 1
    assign r15_uid981_i_unnamed_k0_zts6mmstv223_s = opSign15_uid976_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r15_uid981_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r15_uid981_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r15_uid981_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst15_uid980_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r15_uid981_i_unnamed_k0_zts6mmstv223_q <= lshl15_uid977_i_unnamed_k0_zts6mmstv223_b;
                default : r15_uid981_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist48_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy_49(DELAY,1596)
    dspba_delay_ver #( .width(1), .depth(49), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist48_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy_49 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy), .xout(redist48_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy_49_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid984_i_unnamed_k0_zts6mmstv223(BITJOIN,983)@51
    assign lshl1_uid984_i_unnamed_k0_zts6mmstv223_q = {r15_uid981_i_unnamed_k0_zts6mmstv223_q, redist48_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy_49_q};

    // nSubChunkLow14_uid986_i_unnamed_k0_zts6mmstv223(BITSELECT,985)@51
    assign nSubChunkLow14_uid986_i_unnamed_k0_zts6mmstv223_in = lshl1_uid984_i_unnamed_k0_zts6mmstv223_q[49:0];
    assign nSubChunkLow14_uid986_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow14_uid986_i_unnamed_k0_zts6mmstv223_in[49:0];

    // r0Sub14_uid987_i_unnamed_k0_zts6mmstv223(SUB,986)@51
    assign r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow14_uid986_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow14_uid985_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_q = r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_o[50:0];

    // cond14_uid990_i_unnamed_k0_zts6mmstv223(BITSELECT,989)@51
    assign cond14_uid990_i_unnamed_k0_zts6mmstv223_in = $unsigned({{14{r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_q[50]}}, r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_q});
    assign cond14_uid990_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond14_uid990_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign14_uid991_i_unnamed_k0_zts6mmstv223(LOGICAL,990)@51
    assign opSign14_uid991_i_unnamed_k0_zts6mmstv223_q = cond14_uid990_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid989_i_unnamed_k0_zts6mmstv223_q;

    // q14_uid997_i_unnamed_k0_zts6mmstv223(LOGICAL,996)@51 + 1
    assign q14_uid997_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign14_uid991_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q14_uid997_i_unnamed_k0_zts6mmstv223_delay ( .xin(q14_uid997_i_unnamed_k0_zts6mmstv223_qi), .xout(q14_uid997_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist78_q14_uid997_i_unnamed_k0_zts6mmstv223_q_14(DELAY,1626)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist78_q14_uid997_i_unnamed_k0_zts6mmstv223_q_14 ( .xin(q14_uid997_i_unnamed_k0_zts6mmstv223_q), .xout(redist78_q14_uid997_i_unnamed_k0_zts6mmstv223_q_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_50(DELAY,1785)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_50_q <= '0;
        end
        else
        begin
            redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_50_q <= $unsigned(redist236_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_49_q);
        end
    end

    // topBitsDOR13_uid1003_i_unnamed_k0_zts6mmstv223(BITSELECT,1002)@52
    assign topBitsDOR13_uid1003_i_unnamed_k0_zts6mmstv223_b = redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_50_q[63:51];

    // topBitsDOR_uid1004_i_unnamed_k0_zts6mmstv223(LOGICAL,1003)@52
    assign topBitsDOR_uid1004_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR13_uid1003_i_unnamed_k0_zts6mmstv223_b != 13'b0000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow13_uid1000_i_unnamed_k0_zts6mmstv223(BITSELECT,999)@52
    assign dSubChunkLow13_uid1000_i_unnamed_k0_zts6mmstv223_in = redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_50_q[50:0];
    assign dSubChunkLow13_uid1000_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow13_uid1000_i_unnamed_k0_zts6mmstv223_in[50:0];

    // lshl14_uid992_i_unnamed_k0_zts6mmstv223(BITSELECT,991)@51
    assign lshl14_uid992_i_unnamed_k0_zts6mmstv223_in = lshl1_uid984_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl14_uid992_i_unnamed_k0_zts6mmstv223_b = lshl14_uid992_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ14_uid994_i_unnamed_k0_zts6mmstv223(CONSTANT,993)
    assign cstZ14_uid994_i_unnamed_k0_zts6mmstv223_q = $unsigned(14'b00000000000000);

    // r0SubRangeLeft14_uid993_i_unnamed_k0_zts6mmstv223(BITSELECT,992)@51
    assign r0SubRangeLeft14_uid993_i_unnamed_k0_zts6mmstv223_in = r0Sub14_uid987_i_unnamed_k0_zts6mmstv223_q[49:0];
    assign r0SubRangeLeft14_uid993_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft14_uid993_i_unnamed_k0_zts6mmstv223_in[49:0];

    // rIteriMuxFirst14_uid995_i_unnamed_k0_zts6mmstv223(BITJOIN,994)@51
    assign rIteriMuxFirst14_uid995_i_unnamed_k0_zts6mmstv223_q = {cstZ14_uid994_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft14_uid993_i_unnamed_k0_zts6mmstv223_b};

    // r14_uid996_i_unnamed_k0_zts6mmstv223(MUX,995)@51 + 1
    assign r14_uid996_i_unnamed_k0_zts6mmstv223_s = opSign14_uid991_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r14_uid996_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r14_uid996_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r14_uid996_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst14_uid995_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r14_uid996_i_unnamed_k0_zts6mmstv223_q <= lshl14_uid992_i_unnamed_k0_zts6mmstv223_b;
                default : r14_uid996_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist49_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz_50(DELAY,1597)
    dspba_delay_ver #( .width(1), .depth(50), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist49_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz_50 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz), .xout(redist49_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz_50_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid999_i_unnamed_k0_zts6mmstv223(BITJOIN,998)@52
    assign lshl1_uid999_i_unnamed_k0_zts6mmstv223_q = {r14_uid996_i_unnamed_k0_zts6mmstv223_q, redist49_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz_50_q};

    // nSubChunkLow13_uid1001_i_unnamed_k0_zts6mmstv223(BITSELECT,1000)@52
    assign nSubChunkLow13_uid1001_i_unnamed_k0_zts6mmstv223_in = lshl1_uid999_i_unnamed_k0_zts6mmstv223_q[50:0];
    assign nSubChunkLow13_uid1001_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow13_uid1001_i_unnamed_k0_zts6mmstv223_in[50:0];

    // r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223(SUB,1001)@52
    assign r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow13_uid1001_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow13_uid1000_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_q = r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_o[51:0];

    // cond13_uid1005_i_unnamed_k0_zts6mmstv223(BITSELECT,1004)@52
    assign cond13_uid1005_i_unnamed_k0_zts6mmstv223_in = $unsigned({{13{r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_q[51]}}, r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_q});
    assign cond13_uid1005_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond13_uid1005_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign13_uid1006_i_unnamed_k0_zts6mmstv223(LOGICAL,1005)@52
    assign opSign13_uid1006_i_unnamed_k0_zts6mmstv223_q = cond13_uid1005_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1004_i_unnamed_k0_zts6mmstv223_q;

    // redist77_opSign13_uid1006_i_unnamed_k0_zts6mmstv223_q_13(DELAY,1625)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist77_opSign13_uid1006_i_unnamed_k0_zts6mmstv223_q_13 ( .xin(opSign13_uid1006_i_unnamed_k0_zts6mmstv223_q), .xout(redist77_opSign13_uid1006_i_unnamed_k0_zts6mmstv223_q_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // q13_uid1012_i_unnamed_k0_zts6mmstv223(LOGICAL,1011)@65
    assign q13_uid1012_i_unnamed_k0_zts6mmstv223_q = ~ (redist77_opSign13_uid1006_i_unnamed_k0_zts6mmstv223_q_13_q);

    // redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_51(DELAY,1786)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_51_q <= '0;
        end
        else
        begin
            redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_51_q <= $unsigned(redist237_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_50_q);
        end
    end

    // topBitsDOR12_uid1018_i_unnamed_k0_zts6mmstv223(BITSELECT,1017)@53
    assign topBitsDOR12_uid1018_i_unnamed_k0_zts6mmstv223_b = redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_51_q[63:52];

    // topBitsDOR_uid1019_i_unnamed_k0_zts6mmstv223(LOGICAL,1018)@53
    assign topBitsDOR_uid1019_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR12_uid1018_i_unnamed_k0_zts6mmstv223_b != 12'b000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow12_uid1015_i_unnamed_k0_zts6mmstv223(BITSELECT,1014)@53
    assign dSubChunkLow12_uid1015_i_unnamed_k0_zts6mmstv223_in = redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_51_q[51:0];
    assign dSubChunkLow12_uid1015_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow12_uid1015_i_unnamed_k0_zts6mmstv223_in[51:0];

    // lshl13_uid1007_i_unnamed_k0_zts6mmstv223(BITSELECT,1006)@52
    assign lshl13_uid1007_i_unnamed_k0_zts6mmstv223_in = lshl1_uid999_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl13_uid1007_i_unnamed_k0_zts6mmstv223_b = lshl13_uid1007_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ13_uid1009_i_unnamed_k0_zts6mmstv223(CONSTANT,1008)
    assign cstZ13_uid1009_i_unnamed_k0_zts6mmstv223_q = $unsigned(13'b0000000000000);

    // r0SubRangeLeft13_uid1008_i_unnamed_k0_zts6mmstv223(BITSELECT,1007)@52
    assign r0SubRangeLeft13_uid1008_i_unnamed_k0_zts6mmstv223_in = r0Sub13_uid1002_i_unnamed_k0_zts6mmstv223_q[50:0];
    assign r0SubRangeLeft13_uid1008_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft13_uid1008_i_unnamed_k0_zts6mmstv223_in[50:0];

    // rIteriMuxFirst13_uid1010_i_unnamed_k0_zts6mmstv223(BITJOIN,1009)@52
    assign rIteriMuxFirst13_uid1010_i_unnamed_k0_zts6mmstv223_q = {cstZ13_uid1009_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft13_uid1008_i_unnamed_k0_zts6mmstv223_b};

    // r13_uid1011_i_unnamed_k0_zts6mmstv223(MUX,1010)@52 + 1
    assign r13_uid1011_i_unnamed_k0_zts6mmstv223_s = opSign13_uid1006_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r13_uid1011_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r13_uid1011_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r13_uid1011_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst13_uid1010_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r13_uid1011_i_unnamed_k0_zts6mmstv223_q <= lshl13_uid1007_i_unnamed_k0_zts6mmstv223_b;
                default : r13_uid1011_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist50_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_1_51(DELAY,1598)
    dspba_delay_ver #( .width(1), .depth(51), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist50_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_1_51 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_1), .xout(redist50_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_1_51_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1014_i_unnamed_k0_zts6mmstv223(BITJOIN,1013)@53
    assign lshl1_uid1014_i_unnamed_k0_zts6mmstv223_q = {r13_uid1011_i_unnamed_k0_zts6mmstv223_q, redist50_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_1_51_q};

    // nSubChunkLow12_uid1016_i_unnamed_k0_zts6mmstv223(BITSELECT,1015)@53
    assign nSubChunkLow12_uid1016_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1014_i_unnamed_k0_zts6mmstv223_q[51:0];
    assign nSubChunkLow12_uid1016_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow12_uid1016_i_unnamed_k0_zts6mmstv223_in[51:0];

    // r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223(SUB,1016)@53
    assign r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow12_uid1016_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow12_uid1015_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_q = r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_o[52:0];

    // cond12_uid1020_i_unnamed_k0_zts6mmstv223(BITSELECT,1019)@53
    assign cond12_uid1020_i_unnamed_k0_zts6mmstv223_in = $unsigned({{12{r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_q[52]}}, r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_q});
    assign cond12_uid1020_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond12_uid1020_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign12_uid1021_i_unnamed_k0_zts6mmstv223(LOGICAL,1020)@53
    assign opSign12_uid1021_i_unnamed_k0_zts6mmstv223_q = cond12_uid1020_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1019_i_unnamed_k0_zts6mmstv223_q;

    // redist76_opSign12_uid1021_i_unnamed_k0_zts6mmstv223_q_12(DELAY,1624)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist76_opSign12_uid1021_i_unnamed_k0_zts6mmstv223_q_12 ( .xin(opSign12_uid1021_i_unnamed_k0_zts6mmstv223_q), .xout(redist76_opSign12_uid1021_i_unnamed_k0_zts6mmstv223_q_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // q12_uid1027_i_unnamed_k0_zts6mmstv223(LOGICAL,1026)@65
    assign q12_uid1027_i_unnamed_k0_zts6mmstv223_q = ~ (redist76_opSign12_uid1021_i_unnamed_k0_zts6mmstv223_q_12_q);

    // redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_52(DELAY,1787)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_52_q <= '0;
        end
        else
        begin
            redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_52_q <= $unsigned(redist238_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_51_q);
        end
    end

    // topBitsDOR11_uid1033_i_unnamed_k0_zts6mmstv223(BITSELECT,1032)@54
    assign topBitsDOR11_uid1033_i_unnamed_k0_zts6mmstv223_b = redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_52_q[63:53];

    // topBitsDOR_uid1034_i_unnamed_k0_zts6mmstv223(LOGICAL,1033)@54
    assign topBitsDOR_uid1034_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR11_uid1033_i_unnamed_k0_zts6mmstv223_b != 11'b00000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow11_uid1030_i_unnamed_k0_zts6mmstv223(BITSELECT,1029)@54
    assign dSubChunkLow11_uid1030_i_unnamed_k0_zts6mmstv223_in = redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_52_q[52:0];
    assign dSubChunkLow11_uid1030_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow11_uid1030_i_unnamed_k0_zts6mmstv223_in[52:0];

    // lshl12_uid1022_i_unnamed_k0_zts6mmstv223(BITSELECT,1021)@53
    assign lshl12_uid1022_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1014_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl12_uid1022_i_unnamed_k0_zts6mmstv223_b = lshl12_uid1022_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ12_uid1024_i_unnamed_k0_zts6mmstv223(CONSTANT,1023)
    assign cstZ12_uid1024_i_unnamed_k0_zts6mmstv223_q = $unsigned(12'b000000000000);

    // r0SubRangeLeft12_uid1023_i_unnamed_k0_zts6mmstv223(BITSELECT,1022)@53
    assign r0SubRangeLeft12_uid1023_i_unnamed_k0_zts6mmstv223_in = r0Sub12_uid1017_i_unnamed_k0_zts6mmstv223_q[51:0];
    assign r0SubRangeLeft12_uid1023_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft12_uid1023_i_unnamed_k0_zts6mmstv223_in[51:0];

    // rIteriMuxFirst12_uid1025_i_unnamed_k0_zts6mmstv223(BITJOIN,1024)@53
    assign rIteriMuxFirst12_uid1025_i_unnamed_k0_zts6mmstv223_q = {cstZ12_uid1024_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft12_uid1023_i_unnamed_k0_zts6mmstv223_b};

    // r12_uid1026_i_unnamed_k0_zts6mmstv223(MUX,1025)@53 + 1
    assign r12_uid1026_i_unnamed_k0_zts6mmstv223_s = opSign12_uid1021_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r12_uid1026_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r12_uid1026_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r12_uid1026_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst12_uid1025_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r12_uid1026_i_unnamed_k0_zts6mmstv223_q <= lshl12_uid1022_i_unnamed_k0_zts6mmstv223_b;
                default : r12_uid1026_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist51_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_2_52(DELAY,1599)
    dspba_delay_ver #( .width(1), .depth(52), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist51_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_2_52 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_2), .xout(redist51_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_2_52_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1029_i_unnamed_k0_zts6mmstv223(BITJOIN,1028)@54
    assign lshl1_uid1029_i_unnamed_k0_zts6mmstv223_q = {r12_uid1026_i_unnamed_k0_zts6mmstv223_q, redist51_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_2_52_q};

    // nSubChunkLow11_uid1031_i_unnamed_k0_zts6mmstv223(BITSELECT,1030)@54
    assign nSubChunkLow11_uid1031_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1029_i_unnamed_k0_zts6mmstv223_q[52:0];
    assign nSubChunkLow11_uid1031_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow11_uid1031_i_unnamed_k0_zts6mmstv223_in[52:0];

    // r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223(SUB,1031)@54
    assign r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow11_uid1031_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow11_uid1030_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_q = r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_o[53:0];

    // cond11_uid1035_i_unnamed_k0_zts6mmstv223(BITSELECT,1034)@54
    assign cond11_uid1035_i_unnamed_k0_zts6mmstv223_in = $unsigned({{11{r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_q[53]}}, r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_q});
    assign cond11_uid1035_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond11_uid1035_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign11_uid1036_i_unnamed_k0_zts6mmstv223(LOGICAL,1035)@54
    assign opSign11_uid1036_i_unnamed_k0_zts6mmstv223_q = cond11_uid1035_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1034_i_unnamed_k0_zts6mmstv223_q;

    // redist75_opSign11_uid1036_i_unnamed_k0_zts6mmstv223_q_11(DELAY,1623)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist75_opSign11_uid1036_i_unnamed_k0_zts6mmstv223_q_11 ( .xin(opSign11_uid1036_i_unnamed_k0_zts6mmstv223_q), .xout(redist75_opSign11_uid1036_i_unnamed_k0_zts6mmstv223_q_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // q11_uid1042_i_unnamed_k0_zts6mmstv223(LOGICAL,1041)@65
    assign q11_uid1042_i_unnamed_k0_zts6mmstv223_q = ~ (redist75_opSign11_uid1036_i_unnamed_k0_zts6mmstv223_q_11_q);

    // redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_53(DELAY,1788)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_53_q <= '0;
        end
        else
        begin
            redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_53_q <= $unsigned(redist239_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_52_q);
        end
    end

    // topBitsDOR10_uid1048_i_unnamed_k0_zts6mmstv223(BITSELECT,1047)@55
    assign topBitsDOR10_uid1048_i_unnamed_k0_zts6mmstv223_b = redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_53_q[63:54];

    // topBitsDOR_uid1049_i_unnamed_k0_zts6mmstv223(LOGICAL,1048)@55
    assign topBitsDOR_uid1049_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR10_uid1048_i_unnamed_k0_zts6mmstv223_b != 10'b0000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow10_uid1045_i_unnamed_k0_zts6mmstv223(BITSELECT,1044)@55
    assign dSubChunkLow10_uid1045_i_unnamed_k0_zts6mmstv223_in = redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_53_q[53:0];
    assign dSubChunkLow10_uid1045_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow10_uid1045_i_unnamed_k0_zts6mmstv223_in[53:0];

    // lshl11_uid1037_i_unnamed_k0_zts6mmstv223(BITSELECT,1036)@54
    assign lshl11_uid1037_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1029_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl11_uid1037_i_unnamed_k0_zts6mmstv223_b = lshl11_uid1037_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ11_uid1039_i_unnamed_k0_zts6mmstv223(CONSTANT,1038)
    assign cstZ11_uid1039_i_unnamed_k0_zts6mmstv223_q = $unsigned(11'b00000000000);

    // r0SubRangeLeft11_uid1038_i_unnamed_k0_zts6mmstv223(BITSELECT,1037)@54
    assign r0SubRangeLeft11_uid1038_i_unnamed_k0_zts6mmstv223_in = r0Sub11_uid1032_i_unnamed_k0_zts6mmstv223_q[52:0];
    assign r0SubRangeLeft11_uid1038_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft11_uid1038_i_unnamed_k0_zts6mmstv223_in[52:0];

    // rIteriMuxFirst11_uid1040_i_unnamed_k0_zts6mmstv223(BITJOIN,1039)@54
    assign rIteriMuxFirst11_uid1040_i_unnamed_k0_zts6mmstv223_q = {cstZ11_uid1039_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft11_uid1038_i_unnamed_k0_zts6mmstv223_b};

    // r11_uid1041_i_unnamed_k0_zts6mmstv223(MUX,1040)@54 + 1
    assign r11_uid1041_i_unnamed_k0_zts6mmstv223_s = opSign11_uid1036_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r11_uid1041_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r11_uid1041_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r11_uid1041_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst11_uid1040_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r11_uid1041_i_unnamed_k0_zts6mmstv223_q <= lshl11_uid1037_i_unnamed_k0_zts6mmstv223_b;
                default : r11_uid1041_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist52_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_3_53(DELAY,1600)
    dspba_delay_ver #( .width(1), .depth(53), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist52_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_3_53 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_3), .xout(redist52_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_3_53_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1044_i_unnamed_k0_zts6mmstv223(BITJOIN,1043)@55
    assign lshl1_uid1044_i_unnamed_k0_zts6mmstv223_q = {r11_uid1041_i_unnamed_k0_zts6mmstv223_q, redist52_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_3_53_q};

    // nSubChunkLow10_uid1046_i_unnamed_k0_zts6mmstv223(BITSELECT,1045)@55
    assign nSubChunkLow10_uid1046_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1044_i_unnamed_k0_zts6mmstv223_q[53:0];
    assign nSubChunkLow10_uid1046_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow10_uid1046_i_unnamed_k0_zts6mmstv223_in[53:0];

    // r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223(SUB,1046)@55
    assign r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow10_uid1046_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow10_uid1045_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_q = r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_o[54:0];

    // cond10_uid1050_i_unnamed_k0_zts6mmstv223(BITSELECT,1049)@55
    assign cond10_uid1050_i_unnamed_k0_zts6mmstv223_in = $unsigned({{10{r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_q[54]}}, r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_q});
    assign cond10_uid1050_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond10_uid1050_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign10_uid1051_i_unnamed_k0_zts6mmstv223(LOGICAL,1050)@55
    assign opSign10_uid1051_i_unnamed_k0_zts6mmstv223_q = cond10_uid1050_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1049_i_unnamed_k0_zts6mmstv223_q;

    // redist74_opSign10_uid1051_i_unnamed_k0_zts6mmstv223_q_10(DELAY,1622)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist74_opSign10_uid1051_i_unnamed_k0_zts6mmstv223_q_10 ( .xin(opSign10_uid1051_i_unnamed_k0_zts6mmstv223_q), .xout(redist74_opSign10_uid1051_i_unnamed_k0_zts6mmstv223_q_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // q10_uid1057_i_unnamed_k0_zts6mmstv223(LOGICAL,1056)@65
    assign q10_uid1057_i_unnamed_k0_zts6mmstv223_q = ~ (redist74_opSign10_uid1051_i_unnamed_k0_zts6mmstv223_q_10_q);

    // redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_54(DELAY,1789)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_54_q <= '0;
        end
        else
        begin
            redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_54_q <= $unsigned(redist240_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_53_q);
        end
    end

    // topBitsDOR9_uid1063_i_unnamed_k0_zts6mmstv223(BITSELECT,1062)@56
    assign topBitsDOR9_uid1063_i_unnamed_k0_zts6mmstv223_b = redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_54_q[63:55];

    // topBitsDOR_uid1064_i_unnamed_k0_zts6mmstv223(LOGICAL,1063)@56
    assign topBitsDOR_uid1064_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR9_uid1063_i_unnamed_k0_zts6mmstv223_b != 9'b000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow9_uid1060_i_unnamed_k0_zts6mmstv223(BITSELECT,1059)@56
    assign dSubChunkLow9_uid1060_i_unnamed_k0_zts6mmstv223_in = redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_54_q[54:0];
    assign dSubChunkLow9_uid1060_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow9_uid1060_i_unnamed_k0_zts6mmstv223_in[54:0];

    // lshl10_uid1052_i_unnamed_k0_zts6mmstv223(BITSELECT,1051)@55
    assign lshl10_uid1052_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1044_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl10_uid1052_i_unnamed_k0_zts6mmstv223_b = lshl10_uid1052_i_unnamed_k0_zts6mmstv223_in[63:0];

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_const_9(CONSTANT,139)
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_const_9_q = $unsigned(10'b0000000000);

    // r0SubRangeLeft10_uid1053_i_unnamed_k0_zts6mmstv223(BITSELECT,1052)@55
    assign r0SubRangeLeft10_uid1053_i_unnamed_k0_zts6mmstv223_in = r0Sub10_uid1047_i_unnamed_k0_zts6mmstv223_q[53:0];
    assign r0SubRangeLeft10_uid1053_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft10_uid1053_i_unnamed_k0_zts6mmstv223_in[53:0];

    // rIteriMuxFirst10_uid1055_i_unnamed_k0_zts6mmstv223(BITJOIN,1054)@55
    assign rIteriMuxFirst10_uid1055_i_unnamed_k0_zts6mmstv223_q = {i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_const_9_q, r0SubRangeLeft10_uid1053_i_unnamed_k0_zts6mmstv223_b};

    // r10_uid1056_i_unnamed_k0_zts6mmstv223(MUX,1055)@55 + 1
    assign r10_uid1056_i_unnamed_k0_zts6mmstv223_s = opSign10_uid1051_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r10_uid1056_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r10_uid1056_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r10_uid1056_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst10_uid1055_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r10_uid1056_i_unnamed_k0_zts6mmstv223_q <= lshl10_uid1052_i_unnamed_k0_zts6mmstv223_b;
                default : r10_uid1056_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist53_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_4_54(DELAY,1601)
    dspba_delay_ver #( .width(1), .depth(54), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist53_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_4_54 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_4), .xout(redist53_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_4_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1059_i_unnamed_k0_zts6mmstv223(BITJOIN,1058)@56
    assign lshl1_uid1059_i_unnamed_k0_zts6mmstv223_q = {r10_uid1056_i_unnamed_k0_zts6mmstv223_q, redist53_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_4_54_q};

    // nSubChunkLow9_uid1061_i_unnamed_k0_zts6mmstv223(BITSELECT,1060)@56
    assign nSubChunkLow9_uid1061_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1059_i_unnamed_k0_zts6mmstv223_q[54:0];
    assign nSubChunkLow9_uid1061_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow9_uid1061_i_unnamed_k0_zts6mmstv223_in[54:0];

    // r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223(SUB,1061)@56
    assign r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow9_uid1061_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow9_uid1060_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_q = r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_o[55:0];

    // cond9_uid1065_i_unnamed_k0_zts6mmstv223(BITSELECT,1064)@56
    assign cond9_uid1065_i_unnamed_k0_zts6mmstv223_in = $unsigned({{9{r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_q[55]}}, r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_q});
    assign cond9_uid1065_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond9_uid1065_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign9_uid1066_i_unnamed_k0_zts6mmstv223(LOGICAL,1065)@56
    assign opSign9_uid1066_i_unnamed_k0_zts6mmstv223_q = cond9_uid1065_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1064_i_unnamed_k0_zts6mmstv223_q;

    // redist73_opSign9_uid1066_i_unnamed_k0_zts6mmstv223_q_9(DELAY,1621)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist73_opSign9_uid1066_i_unnamed_k0_zts6mmstv223_q_9 ( .xin(opSign9_uid1066_i_unnamed_k0_zts6mmstv223_q), .xout(redist73_opSign9_uid1066_i_unnamed_k0_zts6mmstv223_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // q9_uid1072_i_unnamed_k0_zts6mmstv223(LOGICAL,1071)@65
    assign q9_uid1072_i_unnamed_k0_zts6mmstv223_q = ~ (redist73_opSign9_uid1066_i_unnamed_k0_zts6mmstv223_q_9_q);

    // redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_55(DELAY,1790)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_55_q <= '0;
        end
        else
        begin
            redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_55_q <= $unsigned(redist241_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_54_q);
        end
    end

    // topBitsDOR8_uid1078_i_unnamed_k0_zts6mmstv223(BITSELECT,1077)@57
    assign topBitsDOR8_uid1078_i_unnamed_k0_zts6mmstv223_b = redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_55_q[63:56];

    // topBitsDOR_uid1079_i_unnamed_k0_zts6mmstv223(LOGICAL,1078)@57
    assign topBitsDOR_uid1079_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR8_uid1078_i_unnamed_k0_zts6mmstv223_b != 8'b00000000 ? 1'b1 : 1'b0);

    // dSubChunkLow8_uid1075_i_unnamed_k0_zts6mmstv223(BITSELECT,1074)@57
    assign dSubChunkLow8_uid1075_i_unnamed_k0_zts6mmstv223_in = redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_55_q[55:0];
    assign dSubChunkLow8_uid1075_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow8_uid1075_i_unnamed_k0_zts6mmstv223_in[55:0];

    // lshl9_uid1067_i_unnamed_k0_zts6mmstv223(BITSELECT,1066)@56
    assign lshl9_uid1067_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1059_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl9_uid1067_i_unnamed_k0_zts6mmstv223_b = lshl9_uid1067_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ9_uid1069_i_unnamed_k0_zts6mmstv223(CONSTANT,1068)
    assign cstZ9_uid1069_i_unnamed_k0_zts6mmstv223_q = $unsigned(9'b000000000);

    // r0SubRangeLeft9_uid1068_i_unnamed_k0_zts6mmstv223(BITSELECT,1067)@56
    assign r0SubRangeLeft9_uid1068_i_unnamed_k0_zts6mmstv223_in = r0Sub9_uid1062_i_unnamed_k0_zts6mmstv223_q[54:0];
    assign r0SubRangeLeft9_uid1068_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft9_uid1068_i_unnamed_k0_zts6mmstv223_in[54:0];

    // rIteriMuxFirst9_uid1070_i_unnamed_k0_zts6mmstv223(BITJOIN,1069)@56
    assign rIteriMuxFirst9_uid1070_i_unnamed_k0_zts6mmstv223_q = {cstZ9_uid1069_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft9_uid1068_i_unnamed_k0_zts6mmstv223_b};

    // r9_uid1071_i_unnamed_k0_zts6mmstv223(MUX,1070)@56 + 1
    assign r9_uid1071_i_unnamed_k0_zts6mmstv223_s = opSign9_uid1066_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r9_uid1071_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r9_uid1071_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r9_uid1071_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst9_uid1070_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r9_uid1071_i_unnamed_k0_zts6mmstv223_q <= lshl9_uid1067_i_unnamed_k0_zts6mmstv223_b;
                default : r9_uid1071_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist54_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_5_55(DELAY,1602)
    dspba_delay_ver #( .width(1), .depth(55), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist54_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_5_55 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_5), .xout(redist54_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_5_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1074_i_unnamed_k0_zts6mmstv223(BITJOIN,1073)@57
    assign lshl1_uid1074_i_unnamed_k0_zts6mmstv223_q = {r9_uid1071_i_unnamed_k0_zts6mmstv223_q, redist54_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_5_55_q};

    // nSubChunkLow8_uid1076_i_unnamed_k0_zts6mmstv223(BITSELECT,1075)@57
    assign nSubChunkLow8_uid1076_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1074_i_unnamed_k0_zts6mmstv223_q[55:0];
    assign nSubChunkLow8_uid1076_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow8_uid1076_i_unnamed_k0_zts6mmstv223_in[55:0];

    // r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223(SUB,1076)@57
    assign r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow8_uid1076_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow8_uid1075_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_q = r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_o[56:0];

    // cond8_uid1080_i_unnamed_k0_zts6mmstv223(BITSELECT,1079)@57
    assign cond8_uid1080_i_unnamed_k0_zts6mmstv223_in = $unsigned({{8{r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_q[56]}}, r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_q});
    assign cond8_uid1080_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond8_uid1080_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign8_uid1081_i_unnamed_k0_zts6mmstv223(LOGICAL,1080)@57
    assign opSign8_uid1081_i_unnamed_k0_zts6mmstv223_q = cond8_uid1080_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1079_i_unnamed_k0_zts6mmstv223_q;

    // redist72_opSign8_uid1081_i_unnamed_k0_zts6mmstv223_q_8(DELAY,1620)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist72_opSign8_uid1081_i_unnamed_k0_zts6mmstv223_q_8 ( .xin(opSign8_uid1081_i_unnamed_k0_zts6mmstv223_q), .xout(redist72_opSign8_uid1081_i_unnamed_k0_zts6mmstv223_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // q8_uid1087_i_unnamed_k0_zts6mmstv223(LOGICAL,1086)@65
    assign q8_uid1087_i_unnamed_k0_zts6mmstv223_q = ~ (redist72_opSign8_uid1081_i_unnamed_k0_zts6mmstv223_q_8_q);

    // redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_56(DELAY,1791)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_56_q <= '0;
        end
        else
        begin
            redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_56_q <= $unsigned(redist242_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_55_q);
        end
    end

    // topBitsDOR7_uid1093_i_unnamed_k0_zts6mmstv223(BITSELECT,1092)@58
    assign topBitsDOR7_uid1093_i_unnamed_k0_zts6mmstv223_b = redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_56_q[63:57];

    // topBitsDOR_uid1094_i_unnamed_k0_zts6mmstv223(LOGICAL,1093)@58
    assign topBitsDOR_uid1094_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR7_uid1093_i_unnamed_k0_zts6mmstv223_b != 7'b0000000 ? 1'b1 : 1'b0);

    // dSubChunkLow7_uid1090_i_unnamed_k0_zts6mmstv223(BITSELECT,1089)@58
    assign dSubChunkLow7_uid1090_i_unnamed_k0_zts6mmstv223_in = redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_56_q[56:0];
    assign dSubChunkLow7_uid1090_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow7_uid1090_i_unnamed_k0_zts6mmstv223_in[56:0];

    // lshl8_uid1082_i_unnamed_k0_zts6mmstv223(BITSELECT,1081)@57
    assign lshl8_uid1082_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1074_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl8_uid1082_i_unnamed_k0_zts6mmstv223_b = lshl8_uid1082_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ8_uid1084_i_unnamed_k0_zts6mmstv223(CONSTANT,1083)
    assign cstZ8_uid1084_i_unnamed_k0_zts6mmstv223_q = $unsigned(8'b00000000);

    // r0SubRangeLeft8_uid1083_i_unnamed_k0_zts6mmstv223(BITSELECT,1082)@57
    assign r0SubRangeLeft8_uid1083_i_unnamed_k0_zts6mmstv223_in = r0Sub8_uid1077_i_unnamed_k0_zts6mmstv223_q[55:0];
    assign r0SubRangeLeft8_uid1083_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft8_uid1083_i_unnamed_k0_zts6mmstv223_in[55:0];

    // rIteriMuxFirst8_uid1085_i_unnamed_k0_zts6mmstv223(BITJOIN,1084)@57
    assign rIteriMuxFirst8_uid1085_i_unnamed_k0_zts6mmstv223_q = {cstZ8_uid1084_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft8_uid1083_i_unnamed_k0_zts6mmstv223_b};

    // r8_uid1086_i_unnamed_k0_zts6mmstv223(MUX,1085)@57 + 1
    assign r8_uid1086_i_unnamed_k0_zts6mmstv223_s = opSign8_uid1081_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r8_uid1086_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r8_uid1086_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r8_uid1086_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst8_uid1085_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r8_uid1086_i_unnamed_k0_zts6mmstv223_q <= lshl8_uid1082_i_unnamed_k0_zts6mmstv223_b;
                default : r8_uid1086_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist55_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_6_56(DELAY,1603)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist55_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_6_56 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_6), .xout(redist55_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_6_56_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1089_i_unnamed_k0_zts6mmstv223(BITJOIN,1088)@58
    assign lshl1_uid1089_i_unnamed_k0_zts6mmstv223_q = {r8_uid1086_i_unnamed_k0_zts6mmstv223_q, redist55_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_6_56_q};

    // nSubChunkLow7_uid1091_i_unnamed_k0_zts6mmstv223(BITSELECT,1090)@58
    assign nSubChunkLow7_uid1091_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1089_i_unnamed_k0_zts6mmstv223_q[56:0];
    assign nSubChunkLow7_uid1091_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow7_uid1091_i_unnamed_k0_zts6mmstv223_in[56:0];

    // r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223(SUB,1091)@58
    assign r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow7_uid1091_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow7_uid1090_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_q = r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_o[57:0];

    // cond7_uid1095_i_unnamed_k0_zts6mmstv223(BITSELECT,1094)@58
    assign cond7_uid1095_i_unnamed_k0_zts6mmstv223_in = $unsigned({{7{r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_q[57]}}, r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_q});
    assign cond7_uid1095_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond7_uid1095_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign7_uid1096_i_unnamed_k0_zts6mmstv223(LOGICAL,1095)@58
    assign opSign7_uid1096_i_unnamed_k0_zts6mmstv223_q = cond7_uid1095_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1094_i_unnamed_k0_zts6mmstv223_q;

    // redist71_opSign7_uid1096_i_unnamed_k0_zts6mmstv223_q_7(DELAY,1619)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist71_opSign7_uid1096_i_unnamed_k0_zts6mmstv223_q_7 ( .xin(opSign7_uid1096_i_unnamed_k0_zts6mmstv223_q), .xout(redist71_opSign7_uid1096_i_unnamed_k0_zts6mmstv223_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // q7_uid1102_i_unnamed_k0_zts6mmstv223(LOGICAL,1101)@65
    assign q7_uid1102_i_unnamed_k0_zts6mmstv223_q = ~ (redist71_opSign7_uid1096_i_unnamed_k0_zts6mmstv223_q_7_q);

    // redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_57(DELAY,1792)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_57_q <= '0;
        end
        else
        begin
            redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_57_q <= $unsigned(redist243_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_56_q);
        end
    end

    // topBitsDOR6_uid1108_i_unnamed_k0_zts6mmstv223(BITSELECT,1107)@59
    assign topBitsDOR6_uid1108_i_unnamed_k0_zts6mmstv223_b = redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_57_q[63:58];

    // topBitsDOR_uid1109_i_unnamed_k0_zts6mmstv223(LOGICAL,1108)@59
    assign topBitsDOR_uid1109_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR6_uid1108_i_unnamed_k0_zts6mmstv223_b != 6'b000000 ? 1'b1 : 1'b0);

    // dSubChunkLow6_uid1105_i_unnamed_k0_zts6mmstv223(BITSELECT,1104)@59
    assign dSubChunkLow6_uid1105_i_unnamed_k0_zts6mmstv223_in = redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_57_q[57:0];
    assign dSubChunkLow6_uid1105_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow6_uid1105_i_unnamed_k0_zts6mmstv223_in[57:0];

    // lshl7_uid1097_i_unnamed_k0_zts6mmstv223(BITSELECT,1096)@58
    assign lshl7_uid1097_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1089_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl7_uid1097_i_unnamed_k0_zts6mmstv223_b = lshl7_uid1097_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ7_uid1099_i_unnamed_k0_zts6mmstv223(CONSTANT,1098)
    assign cstZ7_uid1099_i_unnamed_k0_zts6mmstv223_q = $unsigned(7'b0000000);

    // r0SubRangeLeft7_uid1098_i_unnamed_k0_zts6mmstv223(BITSELECT,1097)@58
    assign r0SubRangeLeft7_uid1098_i_unnamed_k0_zts6mmstv223_in = r0Sub7_uid1092_i_unnamed_k0_zts6mmstv223_q[56:0];
    assign r0SubRangeLeft7_uid1098_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft7_uid1098_i_unnamed_k0_zts6mmstv223_in[56:0];

    // rIteriMuxFirst7_uid1100_i_unnamed_k0_zts6mmstv223(BITJOIN,1099)@58
    assign rIteriMuxFirst7_uid1100_i_unnamed_k0_zts6mmstv223_q = {cstZ7_uid1099_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft7_uid1098_i_unnamed_k0_zts6mmstv223_b};

    // r7_uid1101_i_unnamed_k0_zts6mmstv223(MUX,1100)@58 + 1
    assign r7_uid1101_i_unnamed_k0_zts6mmstv223_s = opSign7_uid1096_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r7_uid1101_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r7_uid1101_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r7_uid1101_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst7_uid1100_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r7_uid1101_i_unnamed_k0_zts6mmstv223_q <= lshl7_uid1097_i_unnamed_k0_zts6mmstv223_b;
                default : r7_uid1101_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist56_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_7_57(DELAY,1604)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist56_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_7_57 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_7), .xout(redist56_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_7_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1104_i_unnamed_k0_zts6mmstv223(BITJOIN,1103)@59
    assign lshl1_uid1104_i_unnamed_k0_zts6mmstv223_q = {r7_uid1101_i_unnamed_k0_zts6mmstv223_q, redist56_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_7_57_q};

    // nSubChunkLow6_uid1106_i_unnamed_k0_zts6mmstv223(BITSELECT,1105)@59
    assign nSubChunkLow6_uid1106_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1104_i_unnamed_k0_zts6mmstv223_q[57:0];
    assign nSubChunkLow6_uid1106_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow6_uid1106_i_unnamed_k0_zts6mmstv223_in[57:0];

    // r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223(SUB,1106)@59
    assign r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow6_uid1106_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow6_uid1105_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_q = r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_o[58:0];

    // cond6_uid1110_i_unnamed_k0_zts6mmstv223(BITSELECT,1109)@59
    assign cond6_uid1110_i_unnamed_k0_zts6mmstv223_in = $unsigned({{6{r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_q[58]}}, r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_q});
    assign cond6_uid1110_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond6_uid1110_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign6_uid1111_i_unnamed_k0_zts6mmstv223(LOGICAL,1110)@59
    assign opSign6_uid1111_i_unnamed_k0_zts6mmstv223_q = cond6_uid1110_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1109_i_unnamed_k0_zts6mmstv223_q;

    // redist70_opSign6_uid1111_i_unnamed_k0_zts6mmstv223_q_6(DELAY,1618)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist70_opSign6_uid1111_i_unnamed_k0_zts6mmstv223_q_6 ( .xin(opSign6_uid1111_i_unnamed_k0_zts6mmstv223_q), .xout(redist70_opSign6_uid1111_i_unnamed_k0_zts6mmstv223_q_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // q6_uid1117_i_unnamed_k0_zts6mmstv223(LOGICAL,1116)@65
    assign q6_uid1117_i_unnamed_k0_zts6mmstv223_q = ~ (redist70_opSign6_uid1111_i_unnamed_k0_zts6mmstv223_q_6_q);

    // redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_58(DELAY,1793)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_58_q <= '0;
        end
        else
        begin
            redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_58_q <= $unsigned(redist244_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_57_q);
        end
    end

    // topBitsDOR5_uid1123_i_unnamed_k0_zts6mmstv223(BITSELECT,1122)@60
    assign topBitsDOR5_uid1123_i_unnamed_k0_zts6mmstv223_b = redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_58_q[63:59];

    // topBitsDOR_uid1124_i_unnamed_k0_zts6mmstv223(LOGICAL,1123)@60
    assign topBitsDOR_uid1124_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR5_uid1123_i_unnamed_k0_zts6mmstv223_b != 5'b00000 ? 1'b1 : 1'b0);

    // dSubChunkLow5_uid1120_i_unnamed_k0_zts6mmstv223(BITSELECT,1119)@60
    assign dSubChunkLow5_uid1120_i_unnamed_k0_zts6mmstv223_in = redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_58_q[58:0];
    assign dSubChunkLow5_uid1120_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow5_uid1120_i_unnamed_k0_zts6mmstv223_in[58:0];

    // lshl6_uid1112_i_unnamed_k0_zts6mmstv223(BITSELECT,1111)@59
    assign lshl6_uid1112_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1104_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl6_uid1112_i_unnamed_k0_zts6mmstv223_b = lshl6_uid1112_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ6_uid1114_i_unnamed_k0_zts6mmstv223(CONSTANT,1113)
    assign cstZ6_uid1114_i_unnamed_k0_zts6mmstv223_q = $unsigned(6'b000000);

    // r0SubRangeLeft6_uid1113_i_unnamed_k0_zts6mmstv223(BITSELECT,1112)@59
    assign r0SubRangeLeft6_uid1113_i_unnamed_k0_zts6mmstv223_in = r0Sub6_uid1107_i_unnamed_k0_zts6mmstv223_q[57:0];
    assign r0SubRangeLeft6_uid1113_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft6_uid1113_i_unnamed_k0_zts6mmstv223_in[57:0];

    // rIteriMuxFirst6_uid1115_i_unnamed_k0_zts6mmstv223(BITJOIN,1114)@59
    assign rIteriMuxFirst6_uid1115_i_unnamed_k0_zts6mmstv223_q = {cstZ6_uid1114_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft6_uid1113_i_unnamed_k0_zts6mmstv223_b};

    // r6_uid1116_i_unnamed_k0_zts6mmstv223(MUX,1115)@59 + 1
    assign r6_uid1116_i_unnamed_k0_zts6mmstv223_s = opSign6_uid1111_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r6_uid1116_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r6_uid1116_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r6_uid1116_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst6_uid1115_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r6_uid1116_i_unnamed_k0_zts6mmstv223_q <= lshl6_uid1112_i_unnamed_k0_zts6mmstv223_b;
                default : r6_uid1116_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist57_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_8_58(DELAY,1605)
    dspba_delay_ver #( .width(1), .depth(58), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist57_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_8_58 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_8), .xout(redist57_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_8_58_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1119_i_unnamed_k0_zts6mmstv223(BITJOIN,1118)@60
    assign lshl1_uid1119_i_unnamed_k0_zts6mmstv223_q = {r6_uid1116_i_unnamed_k0_zts6mmstv223_q, redist57_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_8_58_q};

    // nSubChunkLow5_uid1121_i_unnamed_k0_zts6mmstv223(BITSELECT,1120)@60
    assign nSubChunkLow5_uid1121_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1119_i_unnamed_k0_zts6mmstv223_q[58:0];
    assign nSubChunkLow5_uid1121_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow5_uid1121_i_unnamed_k0_zts6mmstv223_in[58:0];

    // r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223(SUB,1121)@60
    assign r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow5_uid1121_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow5_uid1120_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_q = r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_o[59:0];

    // cond5_uid1125_i_unnamed_k0_zts6mmstv223(BITSELECT,1124)@60
    assign cond5_uid1125_i_unnamed_k0_zts6mmstv223_in = $unsigned({{5{r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_q[59]}}, r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_q});
    assign cond5_uid1125_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond5_uid1125_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign5_uid1126_i_unnamed_k0_zts6mmstv223(LOGICAL,1125)@60
    assign opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q = cond5_uid1125_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1124_i_unnamed_k0_zts6mmstv223_q;

    // redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5(DELAY,1617)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_0 <= '0;
            redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_1 <= '0;
            redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_2 <= '0;
            redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_3 <= '0;
            redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_q <= '0;
        end
        else
        begin
            redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_0 <= $unsigned(opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q);
            redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_1 <= redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_0;
            redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_2 <= redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_1;
            redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_3 <= redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_2;
            redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_q <= redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_delay_3;
        end
    end

    // q5_uid1132_i_unnamed_k0_zts6mmstv223(LOGICAL,1131)@65
    assign q5_uid1132_i_unnamed_k0_zts6mmstv223_q = ~ (redist69_opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q_5_q);

    // redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_59(DELAY,1794)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_59_q <= '0;
        end
        else
        begin
            redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_59_q <= $unsigned(redist245_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_58_q);
        end
    end

    // topBitsDOR4_uid1138_i_unnamed_k0_zts6mmstv223(BITSELECT,1137)@61
    assign topBitsDOR4_uid1138_i_unnamed_k0_zts6mmstv223_b = redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_59_q[63:60];

    // topBitsDOR_uid1139_i_unnamed_k0_zts6mmstv223(LOGICAL,1138)@61
    assign topBitsDOR_uid1139_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR4_uid1138_i_unnamed_k0_zts6mmstv223_b != 4'b0000 ? 1'b1 : 1'b0);

    // dSubChunkLow4_uid1135_i_unnamed_k0_zts6mmstv223(BITSELECT,1134)@61
    assign dSubChunkLow4_uid1135_i_unnamed_k0_zts6mmstv223_in = redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_59_q[59:0];
    assign dSubChunkLow4_uid1135_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow4_uid1135_i_unnamed_k0_zts6mmstv223_in[59:0];

    // lshl5_uid1127_i_unnamed_k0_zts6mmstv223(BITSELECT,1126)@60
    assign lshl5_uid1127_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1119_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl5_uid1127_i_unnamed_k0_zts6mmstv223_b = lshl5_uid1127_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ5_uid1129_i_unnamed_k0_zts6mmstv223(CONSTANT,1128)
    assign cstZ5_uid1129_i_unnamed_k0_zts6mmstv223_q = $unsigned(5'b00000);

    // r0SubRangeLeft5_uid1128_i_unnamed_k0_zts6mmstv223(BITSELECT,1127)@60
    assign r0SubRangeLeft5_uid1128_i_unnamed_k0_zts6mmstv223_in = r0Sub5_uid1122_i_unnamed_k0_zts6mmstv223_q[58:0];
    assign r0SubRangeLeft5_uid1128_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft5_uid1128_i_unnamed_k0_zts6mmstv223_in[58:0];

    // rIteriMuxFirst5_uid1130_i_unnamed_k0_zts6mmstv223(BITJOIN,1129)@60
    assign rIteriMuxFirst5_uid1130_i_unnamed_k0_zts6mmstv223_q = {cstZ5_uid1129_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft5_uid1128_i_unnamed_k0_zts6mmstv223_b};

    // r5_uid1131_i_unnamed_k0_zts6mmstv223(MUX,1130)@60 + 1
    assign r5_uid1131_i_unnamed_k0_zts6mmstv223_s = opSign5_uid1126_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r5_uid1131_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r5_uid1131_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r5_uid1131_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst5_uid1130_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r5_uid1131_i_unnamed_k0_zts6mmstv223_q <= lshl5_uid1127_i_unnamed_k0_zts6mmstv223_b;
                default : r5_uid1131_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist58_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_9_59(DELAY,1606)
    dspba_delay_ver #( .width(1), .depth(59), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist58_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_9_59 ( .xin(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_9), .xout(redist58_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_9_59_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1134_i_unnamed_k0_zts6mmstv223(BITJOIN,1133)@61
    assign lshl1_uid1134_i_unnamed_k0_zts6mmstv223_q = {r5_uid1131_i_unnamed_k0_zts6mmstv223_q, redist58_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_9_59_q};

    // nSubChunkLow4_uid1136_i_unnamed_k0_zts6mmstv223(BITSELECT,1135)@61
    assign nSubChunkLow4_uid1136_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1134_i_unnamed_k0_zts6mmstv223_q[59:0];
    assign nSubChunkLow4_uid1136_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow4_uid1136_i_unnamed_k0_zts6mmstv223_in[59:0];

    // r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223(SUB,1136)@61
    assign r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow4_uid1136_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow4_uid1135_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_q = r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_o[60:0];

    // cond4_uid1140_i_unnamed_k0_zts6mmstv223(BITSELECT,1139)@61
    assign cond4_uid1140_i_unnamed_k0_zts6mmstv223_in = $unsigned({{4{r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_q[60]}}, r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_q});
    assign cond4_uid1140_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond4_uid1140_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign4_uid1141_i_unnamed_k0_zts6mmstv223(LOGICAL,1140)@61
    assign opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q = cond4_uid1140_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1139_i_unnamed_k0_zts6mmstv223_q;

    // redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4(DELAY,1616)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_0 <= '0;
            redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_1 <= '0;
            redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_2 <= '0;
            redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_q <= '0;
        end
        else
        begin
            redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_0 <= $unsigned(opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q);
            redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_1 <= redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_0;
            redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_2 <= redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_1;
            redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_q <= redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_delay_2;
        end
    end

    // q4_uid1147_i_unnamed_k0_zts6mmstv223(LOGICAL,1146)@65
    assign q4_uid1147_i_unnamed_k0_zts6mmstv223_q = ~ (redist68_opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q_4_q);

    // redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_60(DELAY,1795)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_60_q <= '0;
        end
        else
        begin
            redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_60_q <= $unsigned(redist246_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_59_q);
        end
    end

    // topBitsDOR3_uid1153_i_unnamed_k0_zts6mmstv223(BITSELECT,1152)@62
    assign topBitsDOR3_uid1153_i_unnamed_k0_zts6mmstv223_b = redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_60_q[63:61];

    // topBitsDOR_uid1154_i_unnamed_k0_zts6mmstv223(LOGICAL,1153)@62
    assign topBitsDOR_uid1154_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR3_uid1153_i_unnamed_k0_zts6mmstv223_b != 3'b000 ? 1'b1 : 1'b0);

    // dSubChunkLow3_uid1150_i_unnamed_k0_zts6mmstv223(BITSELECT,1149)@62
    assign dSubChunkLow3_uid1150_i_unnamed_k0_zts6mmstv223_in = redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_60_q[60:0];
    assign dSubChunkLow3_uid1150_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow3_uid1150_i_unnamed_k0_zts6mmstv223_in[60:0];

    // lshl4_uid1142_i_unnamed_k0_zts6mmstv223(BITSELECT,1141)@61
    assign lshl4_uid1142_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1134_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl4_uid1142_i_unnamed_k0_zts6mmstv223_b = lshl4_uid1142_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ4_uid1144_i_unnamed_k0_zts6mmstv223(CONSTANT,1143)
    assign cstZ4_uid1144_i_unnamed_k0_zts6mmstv223_q = $unsigned(4'b0000);

    // r0SubRangeLeft4_uid1143_i_unnamed_k0_zts6mmstv223(BITSELECT,1142)@61
    assign r0SubRangeLeft4_uid1143_i_unnamed_k0_zts6mmstv223_in = r0Sub4_uid1137_i_unnamed_k0_zts6mmstv223_q[59:0];
    assign r0SubRangeLeft4_uid1143_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft4_uid1143_i_unnamed_k0_zts6mmstv223_in[59:0];

    // rIteriMuxFirst4_uid1145_i_unnamed_k0_zts6mmstv223(BITJOIN,1144)@61
    assign rIteriMuxFirst4_uid1145_i_unnamed_k0_zts6mmstv223_q = {cstZ4_uid1144_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft4_uid1143_i_unnamed_k0_zts6mmstv223_b};

    // r4_uid1146_i_unnamed_k0_zts6mmstv223(MUX,1145)@61 + 1
    assign r4_uid1146_i_unnamed_k0_zts6mmstv223_s = opSign4_uid1141_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r4_uid1146_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r4_uid1146_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r4_uid1146_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst4_uid1145_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r4_uid1146_i_unnamed_k0_zts6mmstv223_q <= lshl4_uid1142_i_unnamed_k0_zts6mmstv223_b;
                default : r4_uid1146_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_notEnable(LOGICAL,2253)
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_nor(LOGICAL,2254)
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_nor_q = ~ (redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_notEnable_q | redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena_q);

    // redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_last(CONSTANT,2250)
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_last_q = $unsigned(6'b011110);

    // redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp(LOGICAL,2251)
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_b = {1'b0, redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_q};
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_q = $unsigned(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_last_q == redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmpReg(REG,2252)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmpReg_q <= $unsigned(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_q);
        end
    end

    // redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena(REG,2255)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_nor_q == 1'b1)
        begin
            redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena_q <= $unsigned(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmpReg_q);
        end
    end

    // redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_enaAnd(LOGICAL,2256)
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_enaAnd_q = redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena_q & VCC_q;

    // redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt(COUNTER,2248)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i <= $unsigned(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_q = redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i[4:0];

    // redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_wraddr(REG,2249)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_wraddr_q <= $unsigned(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_q);
        end
    end

    // redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem(DUALMEM,2247)
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ia = $unsigned(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0);
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_aa = redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_wraddr_q;
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ab = redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_q;
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_dmem (
        .clocken1(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_aa),
        .data_a(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ab),
        .q_b(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_q = redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_iq[0:0];

    // redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60(DELAY,1607)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60 ( .xin(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_q), .xout(redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1149_i_unnamed_k0_zts6mmstv223(BITJOIN,1148)@62
    assign lshl1_uid1149_i_unnamed_k0_zts6mmstv223_q = {r4_uid1146_i_unnamed_k0_zts6mmstv223_q, redist59_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_q};

    // nSubChunkLow3_uid1151_i_unnamed_k0_zts6mmstv223(BITSELECT,1150)@62
    assign nSubChunkLow3_uid1151_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1149_i_unnamed_k0_zts6mmstv223_q[60:0];
    assign nSubChunkLow3_uid1151_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow3_uid1151_i_unnamed_k0_zts6mmstv223_in[60:0];

    // r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223(SUB,1151)@62
    assign r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow3_uid1151_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow3_uid1150_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_q = r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_o[61:0];

    // cond3_uid1155_i_unnamed_k0_zts6mmstv223(BITSELECT,1154)@62
    assign cond3_uid1155_i_unnamed_k0_zts6mmstv223_in = $unsigned({{3{r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_q[61]}}, r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_q});
    assign cond3_uid1155_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond3_uid1155_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign3_uid1156_i_unnamed_k0_zts6mmstv223(LOGICAL,1155)@62
    assign opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q = cond3_uid1155_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1154_i_unnamed_k0_zts6mmstv223_q;

    // redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3(DELAY,1615)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_delay_0 <= '0;
            redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_delay_1 <= '0;
            redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_q <= '0;
        end
        else
        begin
            redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_delay_0 <= $unsigned(opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q);
            redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_delay_1 <= redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_delay_0;
            redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_q <= redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_delay_1;
        end
    end

    // q3_uid1162_i_unnamed_k0_zts6mmstv223(LOGICAL,1161)@65
    assign q3_uid1162_i_unnamed_k0_zts6mmstv223_q = ~ (redist67_opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q_3_q);

    // redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_61(DELAY,1796)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_61_q <= '0;
        end
        else
        begin
            redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_61_q <= $unsigned(redist247_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_60_q);
        end
    end

    // topBitsDOR2_uid1168_i_unnamed_k0_zts6mmstv223(BITSELECT,1167)@63
    assign topBitsDOR2_uid1168_i_unnamed_k0_zts6mmstv223_b = redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_61_q[63:62];

    // topBitsDOR_uid1169_i_unnamed_k0_zts6mmstv223(LOGICAL,1168)@63
    assign topBitsDOR_uid1169_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR2_uid1168_i_unnamed_k0_zts6mmstv223_b != 2'b00 ? 1'b1 : 1'b0);

    // dSubChunkLow2_uid1165_i_unnamed_k0_zts6mmstv223(BITSELECT,1164)@63
    assign dSubChunkLow2_uid1165_i_unnamed_k0_zts6mmstv223_in = redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_61_q[61:0];
    assign dSubChunkLow2_uid1165_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow2_uid1165_i_unnamed_k0_zts6mmstv223_in[61:0];

    // lshl3_uid1157_i_unnamed_k0_zts6mmstv223(BITSELECT,1156)@62
    assign lshl3_uid1157_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1149_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl3_uid1157_i_unnamed_k0_zts6mmstv223_b = lshl3_uid1157_i_unnamed_k0_zts6mmstv223_in[63:0];

    // cstZ3_uid1159_i_unnamed_k0_zts6mmstv223(CONSTANT,1158)
    assign cstZ3_uid1159_i_unnamed_k0_zts6mmstv223_q = $unsigned(3'b000);

    // r0SubRangeLeft3_uid1158_i_unnamed_k0_zts6mmstv223(BITSELECT,1157)@62
    assign r0SubRangeLeft3_uid1158_i_unnamed_k0_zts6mmstv223_in = r0Sub3_uid1152_i_unnamed_k0_zts6mmstv223_q[60:0];
    assign r0SubRangeLeft3_uid1158_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft3_uid1158_i_unnamed_k0_zts6mmstv223_in[60:0];

    // rIteriMuxFirst3_uid1160_i_unnamed_k0_zts6mmstv223(BITJOIN,1159)@62
    assign rIteriMuxFirst3_uid1160_i_unnamed_k0_zts6mmstv223_q = {cstZ3_uid1159_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft3_uid1158_i_unnamed_k0_zts6mmstv223_b};

    // r3_uid1161_i_unnamed_k0_zts6mmstv223(MUX,1160)@62 + 1
    assign r3_uid1161_i_unnamed_k0_zts6mmstv223_s = opSign3_uid1156_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r3_uid1161_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r3_uid1161_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r3_uid1161_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst3_uid1160_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r3_uid1161_i_unnamed_k0_zts6mmstv223_q <= lshl3_uid1157_i_unnamed_k0_zts6mmstv223_b;
                default : r3_uid1161_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_notEnable(LOGICAL,2263)
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_nor(LOGICAL,2264)
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_nor_q = ~ (redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_notEnable_q | redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena_q);

    // redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_last(CONSTANT,2260)
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_last_q = $unsigned(6'b011110);

    // redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp(LOGICAL,2261)
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_b = {1'b0, redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_q};
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_q = $unsigned(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_last_q == redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmpReg(REG,2262)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmpReg_q <= $unsigned(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_q);
        end
    end

    // redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena(REG,2265)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_nor_q == 1'b1)
        begin
            redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena_q <= $unsigned(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmpReg_q);
        end
    end

    // redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_enaAnd(LOGICAL,2266)
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_enaAnd_q = redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena_q & VCC_q;

    // redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt(COUNTER,2258)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i <= $unsigned(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_q = redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i[4:0];

    // redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_wraddr(REG,2259)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_wraddr_q <= $unsigned(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_q);
        end
    end

    // redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem(DUALMEM,2257)
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ia = $unsigned(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61);
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_aa = redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_wraddr_q;
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ab = redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_q;
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_dmem (
        .clocken1(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_aa),
        .data_a(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ab),
        .q_b(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_q = redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_iq[0:0];

    // redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61(DELAY,1608)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61 ( .xin(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_q), .xout(redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1164_i_unnamed_k0_zts6mmstv223(BITJOIN,1163)@63
    assign lshl1_uid1164_i_unnamed_k0_zts6mmstv223_q = {r3_uid1161_i_unnamed_k0_zts6mmstv223_q, redist60_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_q};

    // nSubChunkLow2_uid1166_i_unnamed_k0_zts6mmstv223(BITSELECT,1165)@63
    assign nSubChunkLow2_uid1166_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1164_i_unnamed_k0_zts6mmstv223_q[61:0];
    assign nSubChunkLow2_uid1166_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow2_uid1166_i_unnamed_k0_zts6mmstv223_in[61:0];

    // r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223(SUB,1166)@63
    assign r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow2_uid1166_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow2_uid1165_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_q = r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_o[62:0];

    // cond2_uid1170_i_unnamed_k0_zts6mmstv223(BITSELECT,1169)@63
    assign cond2_uid1170_i_unnamed_k0_zts6mmstv223_in = $unsigned({{2{r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_q[62]}}, r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_q});
    assign cond2_uid1170_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond2_uid1170_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign2_uid1171_i_unnamed_k0_zts6mmstv223(LOGICAL,1170)@63
    assign opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q = cond2_uid1170_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1169_i_unnamed_k0_zts6mmstv223_q;

    // redist66_opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q_2(DELAY,1614)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q_2_delay_0 <= '0;
            redist66_opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q_2_q <= '0;
        end
        else
        begin
            redist66_opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q_2_delay_0 <= $unsigned(opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q);
            redist66_opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q_2_q <= redist66_opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q_2_delay_0;
        end
    end

    // q2_uid1177_i_unnamed_k0_zts6mmstv223(LOGICAL,1176)@65
    assign q2_uid1177_i_unnamed_k0_zts6mmstv223_q = ~ (redist66_opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q_2_q);

    // redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_62(DELAY,1797)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_62_q <= '0;
        end
        else
        begin
            redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_62_q <= $unsigned(redist248_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_61_q);
        end
    end

    // topBitsDOR1_uid1183_i_unnamed_k0_zts6mmstv223(BITSELECT,1182)@64
    assign topBitsDOR1_uid1183_i_unnamed_k0_zts6mmstv223_b = redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_62_q[63:63];

    // topBitsDOR_uid1184_i_unnamed_k0_zts6mmstv223(LOGICAL,1183)@64
    assign topBitsDOR_uid1184_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR1_uid1183_i_unnamed_k0_zts6mmstv223_b != 1'b0 ? 1'b1 : 1'b0);

    // dSubChunkLow1_uid1180_i_unnamed_k0_zts6mmstv223(BITSELECT,1179)@64
    assign dSubChunkLow1_uid1180_i_unnamed_k0_zts6mmstv223_in = redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_62_q[62:0];
    assign dSubChunkLow1_uid1180_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow1_uid1180_i_unnamed_k0_zts6mmstv223_in[62:0];

    // lshl2_uid1172_i_unnamed_k0_zts6mmstv223(BITSELECT,1171)@63
    assign lshl2_uid1172_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1164_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl2_uid1172_i_unnamed_k0_zts6mmstv223_b = lshl2_uid1172_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft2_uid1173_i_unnamed_k0_zts6mmstv223(BITSELECT,1172)@63
    assign r0SubRangeLeft2_uid1173_i_unnamed_k0_zts6mmstv223_in = r0Sub2_uid1167_i_unnamed_k0_zts6mmstv223_q[61:0];
    assign r0SubRangeLeft2_uid1173_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft2_uid1173_i_unnamed_k0_zts6mmstv223_in[61:0];

    // rIteriMuxFirst2_uid1175_i_unnamed_k0_zts6mmstv223(BITJOIN,1174)@63
    assign rIteriMuxFirst2_uid1175_i_unnamed_k0_zts6mmstv223_q = {i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_const_1_q, r0SubRangeLeft2_uid1173_i_unnamed_k0_zts6mmstv223_b};

    // r2_uid1176_i_unnamed_k0_zts6mmstv223(MUX,1175)@63 + 1
    assign r2_uid1176_i_unnamed_k0_zts6mmstv223_s = opSign2_uid1171_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r2_uid1176_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r2_uid1176_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r2_uid1176_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst2_uid1175_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r2_uid1176_i_unnamed_k0_zts6mmstv223_q <= lshl2_uid1172_i_unnamed_k0_zts6mmstv223_b;
                default : r2_uid1176_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_notEnable(LOGICAL,2273)
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_nor(LOGICAL,2274)
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_nor_q = ~ (redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_notEnable_q | redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena_q);

    // redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_last(CONSTANT,2270)
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_last_q = $unsigned(6'b011110);

    // redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp(LOGICAL,2271)
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_b = {1'b0, redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_q};
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_q = $unsigned(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_last_q == redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmpReg(REG,2272)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmpReg_q <= $unsigned(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_q);
        end
    end

    // redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena(REG,2275)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_nor_q == 1'b1)
        begin
            redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena_q <= $unsigned(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmpReg_q);
        end
    end

    // redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_enaAnd(LOGICAL,2276)
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_enaAnd_q = redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena_q & VCC_q;

    // redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt(COUNTER,2268)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i <= $unsigned(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_q = redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i[4:0];

    // redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_wraddr(REG,2269)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_wraddr_q <= $unsigned(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_q);
        end
    end

    // redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem(DUALMEM,2267)
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ia = $unsigned(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62);
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_aa = redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_wraddr_q;
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ab = redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_q;
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_dmem (
        .clocken1(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_aa),
        .data_a(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ab),
        .q_b(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_q = redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_iq[0:0];

    // redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62(DELAY,1609)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62 ( .xin(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_q), .xout(redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1179_i_unnamed_k0_zts6mmstv223(BITJOIN,1178)@64
    assign lshl1_uid1179_i_unnamed_k0_zts6mmstv223_q = {r2_uid1176_i_unnamed_k0_zts6mmstv223_q, redist61_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_q};

    // nSubChunkLow1_uid1181_i_unnamed_k0_zts6mmstv223(BITSELECT,1180)@64
    assign nSubChunkLow1_uid1181_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1179_i_unnamed_k0_zts6mmstv223_q[62:0];
    assign nSubChunkLow1_uid1181_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow1_uid1181_i_unnamed_k0_zts6mmstv223_in[62:0];

    // r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223(SUB,1181)@64
    assign r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow1_uid1181_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow1_uid1180_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_q = r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_o[63:0];

    // cond1_uid1185_i_unnamed_k0_zts6mmstv223(BITSELECT,1184)@64
    assign cond1_uid1185_i_unnamed_k0_zts6mmstv223_in = $unsigned({{1{r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_q[63]}}, r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_q});
    assign cond1_uid1185_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond1_uid1185_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign1_uid1186_i_unnamed_k0_zts6mmstv223(LOGICAL,1185)@64
    assign opSign1_uid1186_i_unnamed_k0_zts6mmstv223_q = cond1_uid1185_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1184_i_unnamed_k0_zts6mmstv223_q;

    // q1_uid1192_i_unnamed_k0_zts6mmstv223(LOGICAL,1191)@64 + 1
    assign q1_uid1192_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign1_uid1186_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q1_uid1192_i_unnamed_k0_zts6mmstv223_delay ( .xin(q1_uid1192_i_unnamed_k0_zts6mmstv223_qi), .xout(q1_uid1192_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_63(DELAY,1798)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_63_q <= '0;
        end
        else
        begin
            redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_63_q <= $unsigned(redist249_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_62_q);
        end
    end

    // lshl1_uid1187_i_unnamed_k0_zts6mmstv223(BITSELECT,1186)@64
    assign lshl1_uid1187_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1179_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl1_uid1187_i_unnamed_k0_zts6mmstv223_b = lshl1_uid1187_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft1_uid1188_i_unnamed_k0_zts6mmstv223(BITSELECT,1187)@64
    assign r0SubRangeLeft1_uid1188_i_unnamed_k0_zts6mmstv223_in = r0Sub1_uid1182_i_unnamed_k0_zts6mmstv223_q[62:0];
    assign r0SubRangeLeft1_uid1188_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft1_uid1188_i_unnamed_k0_zts6mmstv223_in[62:0];

    // rIteriMuxFirst1_uid1190_i_unnamed_k0_zts6mmstv223(BITJOIN,1189)@64
    assign rIteriMuxFirst1_uid1190_i_unnamed_k0_zts6mmstv223_q = {GND_q, r0SubRangeLeft1_uid1188_i_unnamed_k0_zts6mmstv223_b};

    // r1_uid1191_i_unnamed_k0_zts6mmstv223(MUX,1190)@64
    assign r1_uid1191_i_unnamed_k0_zts6mmstv223_s = opSign1_uid1186_i_unnamed_k0_zts6mmstv223_q;
    always @(r1_uid1191_i_unnamed_k0_zts6mmstv223_s or rIteriMuxFirst1_uid1190_i_unnamed_k0_zts6mmstv223_q or lshl1_uid1187_i_unnamed_k0_zts6mmstv223_b)
    begin
        unique case (r1_uid1191_i_unnamed_k0_zts6mmstv223_s)
            1'b0 : r1_uid1191_i_unnamed_k0_zts6mmstv223_q = rIteriMuxFirst1_uid1190_i_unnamed_k0_zts6mmstv223_q;
            1'b1 : r1_uid1191_i_unnamed_k0_zts6mmstv223_q = lshl1_uid1187_i_unnamed_k0_zts6mmstv223_b;
            default : r1_uid1191_i_unnamed_k0_zts6mmstv223_q = 64'b0;
        endcase
    end

    // redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_notEnable(LOGICAL,2283)
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_nor(LOGICAL,2284)
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_nor_q = ~ (redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_notEnable_q | redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena_q);

    // redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_last(CONSTANT,2280)
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_last_q = $unsigned(6'b011110);

    // redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp(LOGICAL,2281)
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_b = {1'b0, redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_q};
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_q = $unsigned(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_last_q == redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmpReg(REG,2282)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmpReg_q <= $unsigned(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_q);
        end
    end

    // redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena(REG,2285)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_nor_q == 1'b1)
        begin
            redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena_q <= $unsigned(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmpReg_q);
        end
    end

    // redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_enaAnd(LOGICAL,2286)
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_enaAnd_q = redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena_q & VCC_q;

    // redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt(COUNTER,2278)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i <= $unsigned(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_q = redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i[4:0];

    // redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_wraddr(REG,2279)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_wraddr_q <= $unsigned(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_q);
        end
    end

    // redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem(DUALMEM,2277)
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ia = $unsigned(x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63);
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_aa = redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_wraddr_q;
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ab = redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_q;
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_dmem (
        .clocken1(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_aa),
        .data_a(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ab),
        .q_b(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_q = redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_iq[0:0];

    // redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62(DELAY,1610)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62 ( .xin(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_q), .xout(redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1194_i_unnamed_k0_zts6mmstv223(BITJOIN,1193)@64
    assign lshl1_uid1194_i_unnamed_k0_zts6mmstv223_q = {r1_uid1191_i_unnamed_k0_zts6mmstv223_q, redist62_x63_uid248_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_q};

    // nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223(BITSELECT,1195)@64
    assign nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1194_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223_in[63:0];

    // redist65_nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223_b_1(DELAY,1613)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223_b_1_q <= '0;
        end
        else
        begin
            redist65_nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223_b_1_q <= $unsigned(nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223_b);
        end
    end

    // r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223(SUB,1196)@65
    assign r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_a = {1'b0, redist65_nSubChunkLow0_uid1196_i_unnamed_k0_zts6mmstv223_b_1_q};
    assign r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_b = {1'b0, redist250_i_llvm_fpga_pop_i64_arg0_sync_buffer5151_pop72_k0_zts6mmstv221_out_data_out_63_q};
    assign r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_q = r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_o[64:0];

    // cond0_uid1198_i_unnamed_k0_zts6mmstv223(BITSELECT,1197)@65
    assign cond0_uid1198_i_unnamed_k0_zts6mmstv223_b = $unsigned(r0Sub0_uid1197_i_unnamed_k0_zts6mmstv223_q[64:64]);

    // q0_uid1202_i_unnamed_k0_zts6mmstv223(LOGICAL,1201)@65
    assign q0_uid1202_i_unnamed_k0_zts6mmstv223_q = ~ (cond0_uid1198_i_unnamed_k0_zts6mmstv223_b);

    // resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223(BITJOIN,1202)@65
    assign resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q = {redist127_q63_uid262_i_unnamed_k0_zts6mmstv223_q_63_q, redist126_q62_uid277_i_unnamed_k0_zts6mmstv223_q_62_q, redist125_q61_uid292_i_unnamed_k0_zts6mmstv223_q_61_q, redist124_q60_uid307_i_unnamed_k0_zts6mmstv223_q_60_q, redist123_q59_uid322_i_unnamed_k0_zts6mmstv223_q_59_q, redist122_q58_uid337_i_unnamed_k0_zts6mmstv223_q_58_q, redist121_q57_uid352_i_unnamed_k0_zts6mmstv223_q_57_q, redist120_q56_uid367_i_unnamed_k0_zts6mmstv223_q_56_q, redist119_q55_uid382_i_unnamed_k0_zts6mmstv223_q_55_q, redist118_q54_uid397_i_unnamed_k0_zts6mmstv223_q_54_q, redist117_q53_uid412_i_unnamed_k0_zts6mmstv223_q_53_q, redist116_q52_uid427_i_unnamed_k0_zts6mmstv223_q_52_q, redist115_q51_uid442_i_unnamed_k0_zts6mmstv223_q_51_q, redist114_q50_uid457_i_unnamed_k0_zts6mmstv223_q_50_q, redist113_q49_uid472_i_unnamed_k0_zts6mmstv223_q_49_q, redist112_q48_uid487_i_unnamed_k0_zts6mmstv223_q_48_q, redist111_q47_uid502_i_unnamed_k0_zts6mmstv223_q_47_q, redist110_q46_uid517_i_unnamed_k0_zts6mmstv223_q_46_q, redist109_q45_uid532_i_unnamed_k0_zts6mmstv223_q_45_q, redist108_q44_uid547_i_unnamed_k0_zts6mmstv223_q_44_q, redist107_q43_uid562_i_unnamed_k0_zts6mmstv223_q_43_q, redist106_q42_uid577_i_unnamed_k0_zts6mmstv223_q_42_q, redist105_q41_uid592_i_unnamed_k0_zts6mmstv223_q_41_q, redist104_q40_uid607_i_unnamed_k0_zts6mmstv223_q_40_q, redist103_q39_uid622_i_unnamed_k0_zts6mmstv223_q_39_q, redist102_q38_uid637_i_unnamed_k0_zts6mmstv223_q_38_q, redist101_q37_uid652_i_unnamed_k0_zts6mmstv223_q_37_q, redist100_q36_uid667_i_unnamed_k0_zts6mmstv223_q_36_q, redist99_q35_uid682_i_unnamed_k0_zts6mmstv223_q_35_q, redist98_q34_uid697_i_unnamed_k0_zts6mmstv223_q_34_mem_q, redist97_q33_uid712_i_unnamed_k0_zts6mmstv223_q_33_mem_q, redist96_q32_uid727_i_unnamed_k0_zts6mmstv223_q_32_mem_q, redist95_q31_uid742_i_unnamed_k0_zts6mmstv223_q_31_q, redist94_q30_uid757_i_unnamed_k0_zts6mmstv223_q_30_q, redist93_q29_uid772_i_unnamed_k0_zts6mmstv223_q_29_q, redist92_q28_uid787_i_unnamed_k0_zts6mmstv223_q_28_q, redist91_q27_uid802_i_unnamed_k0_zts6mmstv223_q_27_q, redist90_q26_uid817_i_unnamed_k0_zts6mmstv223_q_26_q, redist89_q25_uid832_i_unnamed_k0_zts6mmstv223_q_25_q, redist88_q24_uid847_i_unnamed_k0_zts6mmstv223_q_24_q, redist87_q23_uid862_i_unnamed_k0_zts6mmstv223_q_23_q, redist86_q22_uid877_i_unnamed_k0_zts6mmstv223_q_22_q, redist85_q21_uid892_i_unnamed_k0_zts6mmstv223_q_21_q, redist84_q20_uid907_i_unnamed_k0_zts6mmstv223_q_20_q, redist83_q19_uid922_i_unnamed_k0_zts6mmstv223_q_19_q, redist82_q18_uid937_i_unnamed_k0_zts6mmstv223_q_18_q, redist81_q17_uid952_i_unnamed_k0_zts6mmstv223_q_17_q, redist80_q16_uid967_i_unnamed_k0_zts6mmstv223_q_16_q, redist79_q15_uid982_i_unnamed_k0_zts6mmstv223_q_15_q, redist78_q14_uid997_i_unnamed_k0_zts6mmstv223_q_14_q, q13_uid1012_i_unnamed_k0_zts6mmstv223_q, q12_uid1027_i_unnamed_k0_zts6mmstv223_q, q11_uid1042_i_unnamed_k0_zts6mmstv223_q, q10_uid1057_i_unnamed_k0_zts6mmstv223_q, q9_uid1072_i_unnamed_k0_zts6mmstv223_q, q8_uid1087_i_unnamed_k0_zts6mmstv223_q, q7_uid1102_i_unnamed_k0_zts6mmstv223_q, q6_uid1117_i_unnamed_k0_zts6mmstv223_q, q5_uid1132_i_unnamed_k0_zts6mmstv223_q, q4_uid1147_i_unnamed_k0_zts6mmstv223_q, q3_uid1162_i_unnamed_k0_zts6mmstv223_q, q2_uid1177_i_unnamed_k0_zts6mmstv223_q, q1_uid1192_i_unnamed_k0_zts6mmstv223_q, q0_uid1202_i_unnamed_k0_zts6mmstv223_q};

    // i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select(BITSELECT,1547)@65
    assign i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_b = resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q[63:54];
    assign i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_c = resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q[53:36];
    assign i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_d = resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q[35:18];
    assign i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_e = resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q[17:0];

    // i_unnamed_k0_zts6mmstv226_ma16_cma(CHAINMULTADD,1521)@65 + 3
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv226_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv226_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv226_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_c0 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_c1 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_a2 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_c2 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_a3 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_c3 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv226_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv226_ma16_cma_ena2, i_unnamed_k0_zts6mmstv226_ma16_cma_ena1, i_unnamed_k0_zts6mmstv226_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv226_ma16_cma_reset, i_unnamed_k0_zts6mmstv226_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv226_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv226_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv226_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv226_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv226_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv226_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv226_ma16_cma_ena2, i_unnamed_k0_zts6mmstv226_ma16_cma_ena1, i_unnamed_k0_zts6mmstv226_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv226_ma16_cma_reset, i_unnamed_k0_zts6mmstv226_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv226_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv226_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv226_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv226_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv226_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv226_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv226_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv226_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv226_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv226_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv226_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv226_sums_align_8(BITSHIFT,1320)@68
    assign i_unnamed_k0_zts6mmstv226_sums_align_8_qint = { i_unnamed_k0_zts6mmstv226_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv226_sums_align_8_q = i_unnamed_k0_zts6mmstv226_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv226_im0_cma(CHAINMULTADD,1503)@65 + 3
    assign i_unnamed_k0_zts6mmstv226_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv226_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv226_im0_cma_ena1 = i_unnamed_k0_zts6mmstv226_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv226_im0_cma_ena2 = i_unnamed_k0_zts6mmstv226_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv226_im0_cma_a0 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv226_im0_cma_c0 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv226_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv226_im0_cma_ena2, i_unnamed_k0_zts6mmstv226_im0_cma_ena1, i_unnamed_k0_zts6mmstv226_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv226_im0_cma_reset, i_unnamed_k0_zts6mmstv226_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv226_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv226_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv226_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv226_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv226_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv226_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv226_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv226_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv226_sums_align_6(BITSHIFT,1318)@68
    assign i_unnamed_k0_zts6mmstv226_sums_align_6_qint = { i_unnamed_k0_zts6mmstv226_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv226_sums_align_6_q = i_unnamed_k0_zts6mmstv226_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv226_im13_cma(CHAINMULTADD,1504)@65 + 3
    assign i_unnamed_k0_zts6mmstv226_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv226_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv226_im13_cma_ena1 = i_unnamed_k0_zts6mmstv226_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv226_im13_cma_ena2 = i_unnamed_k0_zts6mmstv226_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv226_im13_cma_a0 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv226_im13_cma_c0 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv226_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv226_im13_cma_ena2, i_unnamed_k0_zts6mmstv226_im13_cma_ena1, i_unnamed_k0_zts6mmstv226_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv226_im13_cma_reset, i_unnamed_k0_zts6mmstv226_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv226_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv226_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv226_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv226_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv226_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv226_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv226_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv226_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv226_im30_cma(CHAINMULTADD,1505)@65 + 3
    assign i_unnamed_k0_zts6mmstv226_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv226_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv226_im30_cma_ena1 = i_unnamed_k0_zts6mmstv226_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv226_im30_cma_ena2 = i_unnamed_k0_zts6mmstv226_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv226_im30_cma_a0 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv226_im30_cma_c0 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv226_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv226_im30_cma_ena2, i_unnamed_k0_zts6mmstv226_im30_cma_ena1, i_unnamed_k0_zts6mmstv226_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv226_im30_cma_reset, i_unnamed_k0_zts6mmstv226_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv226_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv226_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv226_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv226_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv226_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv226_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv226_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv226_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv226_sums_align_5(BITSHIFT,1317)@68
    assign i_unnamed_k0_zts6mmstv226_sums_align_5_qint = { i_unnamed_k0_zts6mmstv226_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv226_sums_align_5_q = i_unnamed_k0_zts6mmstv226_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv226_sums_join_7(BITJOIN,1319)@68
    assign i_unnamed_k0_zts6mmstv226_sums_join_7_q = {i_unnamed_k0_zts6mmstv226_sums_align_6_q, i_unnamed_k0_zts6mmstv226_im13_cma_q, i_unnamed_k0_zts6mmstv226_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv226_sums_result_add_0_1(ADD,1323)@68 + 1
    assign i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv226_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv226_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv226_ma8_cma(CHAINMULTADD,1520)@65 + 3
    assign i_unnamed_k0_zts6mmstv226_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv226_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv226_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv226_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv226_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv226_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv226_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv226_ma8_cma_c0 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv226_ma8_cma_a1 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv226_ma8_cma_c1 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv226_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv226_ma8_cma_ena2, i_unnamed_k0_zts6mmstv226_ma8_cma_ena1, i_unnamed_k0_zts6mmstv226_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv226_ma8_cma_reset, i_unnamed_k0_zts6mmstv226_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv226_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv226_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv226_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv226_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv226_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv226_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv226_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv226_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv226_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv226_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv226_sums_align_3(BITSHIFT,1315)@68
    assign i_unnamed_k0_zts6mmstv226_sums_align_3_qint = { i_unnamed_k0_zts6mmstv226_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv226_sums_align_3_q = i_unnamed_k0_zts6mmstv226_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv226_ma33_cma(CHAINMULTADD,1523)@65 + 3
    assign i_unnamed_k0_zts6mmstv226_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv226_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv226_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv226_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv226_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv226_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv226_ma33_cma_a0 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv226_ma33_cma_c0 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv226_ma33_cma_a1 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv226_ma33_cma_c1 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv226_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv226_ma33_cma_ena2, i_unnamed_k0_zts6mmstv226_ma33_cma_ena1, i_unnamed_k0_zts6mmstv226_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv226_ma33_cma_reset, i_unnamed_k0_zts6mmstv226_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv226_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv226_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv226_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv226_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv226_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv226_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv226_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv226_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv226_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv226_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv226_sums_align_2(BITSHIFT,1314)@68
    assign i_unnamed_k0_zts6mmstv226_sums_align_2_qint = { i_unnamed_k0_zts6mmstv226_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv226_sums_align_2_q = i_unnamed_k0_zts6mmstv226_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv226_sums_join_4(BITJOIN,1316)@68
    assign i_unnamed_k0_zts6mmstv226_sums_join_4_q = {i_unnamed_k0_zts6mmstv226_sums_align_3_q, i_unnamed_k0_zts6mmstv226_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv226_ma3_cma(CHAINMULTADD,1519)@65 + 3
    assign i_unnamed_k0_zts6mmstv226_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv226_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv226_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv226_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv226_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv226_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv226_ma3_cma_a0 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv226_ma3_cma_c0 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv226_ma3_cma_a1 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv226_ma3_cma_c1 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv226_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv226_ma3_cma_ena2, i_unnamed_k0_zts6mmstv226_ma3_cma_ena1, i_unnamed_k0_zts6mmstv226_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv226_ma3_cma_reset, i_unnamed_k0_zts6mmstv226_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv226_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv226_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv226_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv226_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv226_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv226_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv226_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv226_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv226_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv226_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv226_sums_align_0(BITSHIFT,1312)@68
    assign i_unnamed_k0_zts6mmstv226_sums_align_0_qint = { i_unnamed_k0_zts6mmstv226_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv226_sums_align_0_q = i_unnamed_k0_zts6mmstv226_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv226_ma25_cma(CHAINMULTADD,1522)@65 + 3
    assign i_unnamed_k0_zts6mmstv226_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv226_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv226_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv226_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv226_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv226_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv226_ma25_cma_a0 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv226_ma25_cma_c0 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv226_ma25_cma_a1 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv226_ma25_cma_c1 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv226_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv226_ma25_cma_ena2, i_unnamed_k0_zts6mmstv226_ma25_cma_ena1, i_unnamed_k0_zts6mmstv226_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv226_ma25_cma_reset, i_unnamed_k0_zts6mmstv226_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv226_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv226_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv226_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv226_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv226_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv226_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv226_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv226_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv226_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv226_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv226_im38_cma(CHAINMULTADD,1506)@65 + 3
    assign i_unnamed_k0_zts6mmstv226_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv226_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv226_im38_cma_ena1 = i_unnamed_k0_zts6mmstv226_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv226_im38_cma_ena2 = i_unnamed_k0_zts6mmstv226_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv226_im38_cma_a0 = i_unnamed_k0_zts6mmstv226_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv226_im38_cma_c0 = i_unnamed_k0_zts6mmstv226_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv226_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv226_im38_cma_ena2, i_unnamed_k0_zts6mmstv226_im38_cma_ena1, i_unnamed_k0_zts6mmstv226_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv226_im38_cma_reset, i_unnamed_k0_zts6mmstv226_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv226_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv226_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv226_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv226_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv226_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv226_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv226_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv226_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv226_sums_join_1(BITJOIN,1313)@68
    assign i_unnamed_k0_zts6mmstv226_sums_join_1_q = {i_unnamed_k0_zts6mmstv226_sums_align_0_q, i_unnamed_k0_zts6mmstv226_ma25_cma_q, i_unnamed_k0_zts6mmstv226_im38_cma_q};

    // i_unnamed_k0_zts6mmstv226_sums_result_add_0_0(ADD,1322)@68 + 1
    assign i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv226_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv226_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv226_sums_result_add_1_0(ADD,1324)@69
    assign i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv226_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv226_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x(BITSELECT,201)@69
    assign bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x_in = i_unnamed_k0_zts6mmstv226_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x_in[63:0];

    // redist163_bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x_b_1(DELAY,1711)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist163_bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist163_bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x_b);
        end
    end

    // redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_notEnable(LOGICAL,2039)
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_notEnable_q = $unsigned(~ (VCC_q));

    // redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_nor(LOGICAL,2040)
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_nor_q = ~ (redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_notEnable_q | redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_sticky_ena_q);

    // redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_last(CONSTANT,2036)
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_last_q = $unsigned(8'b01000000);

    // redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmp(LOGICAL,2037)
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmp_b = {1'b0, redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_q};
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmp_q = $unsigned(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_last_q == redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmp_b ? 1'b1 : 1'b0);

    // redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmpReg(REG,2038)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmpReg_q <= $unsigned(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmp_q);
        end
    end

    // redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_sticky_ena(REG,2041)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_nor_q == 1'b1)
        begin
            redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_sticky_ena_q <= $unsigned(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_cmpReg_q);
        end
    end

    // redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_enaAnd(LOGICAL,2042)
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_enaAnd_q = redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_sticky_ena_q & VCC_q;

    // redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt(COUNTER,2034)
    // low=0, high=65, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_i <= 7'd0;
            redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_i == 7'd64)
            begin
                redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_eq <= 1'b0;
            end
            if (redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_eq == 1'b1)
            begin
                redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_i <= $unsigned(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_i) + $unsigned(7'd63);
            end
            else
            begin
                redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_i <= $unsigned(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_q = redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_i[6:0];

    // redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_wraddr(REG,2035)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_wraddr_q <= $unsigned(7'b1000001);
        end
        else
        begin
            redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_wraddr_q <= $unsigned(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_q);
        end
    end

    // redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem(DUALMEM,2033)
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_ia = $unsigned(i_unnamed_k0_zts6mmstv220_vt_join_q);
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_aa = redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_wraddr_q;
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_ab = redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_rdcnt_q;
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(7),
        .numwords_a(66),
        .width_b(64),
        .widthad_b(7),
        .numwords_b(66),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_dmem (
        .clocken1(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_reset0),
        .clock1(clock),
        .address_a(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_aa),
        .data_a(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_ab),
        .q_b(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_q = redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_iq[63:0];

    // redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_outputreg0(DELAY,2032)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_outputreg0_q <= '0;
        end
        else
        begin
            redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_outputreg0_q <= $unsigned(redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_mem_q);
        end
    end

    // i_decomposed619_k0_zts6mmstv227(SUB,79)@70
    assign i_decomposed619_k0_zts6mmstv227_a = {1'b0, redist166_i_unnamed_k0_zts6mmstv220_vt_join_q_68_outputreg0_q};
    assign i_decomposed619_k0_zts6mmstv227_b = {1'b0, redist163_bgTrunc_i_unnamed_k0_zts6mmstv226_sel_x_b_1_q};
    assign i_decomposed619_k0_zts6mmstv227_o = $unsigned(i_decomposed619_k0_zts6mmstv227_a) - $unsigned(i_decomposed619_k0_zts6mmstv227_b);
    assign i_decomposed619_k0_zts6mmstv227_q = i_decomposed619_k0_zts6mmstv227_o[64:0];

    // bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x(BITSELECT,199)@70
    assign bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b = $unsigned(i_decomposed619_k0_zts6mmstv227_q[63:0]);

    // redist164_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_1(DELAY,1712)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist164_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist164_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_1_q <= $unsigned(bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b);
        end
    end

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_notEnable(LOGICAL,2051)
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_notEnable_q = $unsigned(~ (VCC_q));

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_nor(LOGICAL,2052)
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_nor_q = ~ (redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_notEnable_q | redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_sticky_ena_q);

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_last(CONSTANT,2048)
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_last_q = $unsigned(4'b0100);

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmp(LOGICAL,2049)
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmp_b = {1'b0, redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_q};
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmp_q = $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_last_q == redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmp_b ? 1'b1 : 1'b0);

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmpReg(REG,2050)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmpReg_q <= $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmp_q);
        end
    end

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_sticky_ena(REG,2053)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_nor_q == 1'b1)
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_sticky_ena_q <= $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_cmpReg_q);
        end
    end

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_enaAnd(LOGICAL,2054)
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_enaAnd_q = redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_sticky_ena_q & VCC_q;

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt(COUNTER,2046)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_i <= 3'd0;
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_i == 3'd4)
            begin
                redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_eq <= 1'b0;
            end
            if (redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_eq == 1'b1)
            begin
                redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_i <= $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_i <= $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_q = redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_i[2:0];

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_nor(LOGICAL,2384)
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_nor_q = ~ (redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_notEnable_q | redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_sticky_ena_q);

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_last(CONSTANT,2380)
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_last_q = $unsigned(6'b011110);

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmp(LOGICAL,2381)
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmp_b = {1'b0, redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_rdcnt_q};
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmp_q = $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_last_q == redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmpReg(REG,2382)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmpReg_q <= $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmp_q);
        end
    end

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_sticky_ena(REG,2385)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_nor_q == 1'b1)
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_sticky_ena_q <= $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_cmpReg_q);
        end
    end

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_enaAnd(LOGICAL,2386)
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_enaAnd_q = redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_sticky_ena_q & VCC_q;

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_rdcnt(COUNTER,2378)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_rdcnt_i <= $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_rdcnt_q = redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_rdcnt_i[4:0];

    // valid_fanout_reg22(REG,1226)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg22_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg22_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // valid_fanout_reg23(REG,1227)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg23_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg23_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i92143_push69_k0_zts6mmstv250(BLACKBOX,137)@30
    // out out_feedback_out_69@20000000
    // out out_feedback_valid_out_69@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush69_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i92143_push69_k0_zts6mmstv250 (
        .in_data_in(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out),
        .in_feedback_stall_in_69(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_feedback_stall_out_69),
        .in_keep_going44_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor_k0_zts6mmstv212_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg23_q),
        .out_data_out(),
        .out_feedback_out_69(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i92143_push69_k0_zts6mmstv250_out_feedback_out_69),
        .out_feedback_valid_out_69(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i92143_push69_k0_zts6mmstv250_out_feedback_valid_out_69),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_notEnable(LOGICAL,1948)
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_notEnable_q = $unsigned(~ (VCC_q));

    // redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_nor(LOGICAL,1949)
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_nor_q = ~ (redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_notEnable_q | redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_sticky_ena_q);

    // redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_last(CONSTANT,1945)
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_last_q = $unsigned(6'b011010);

    // redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmp(LOGICAL,1946)
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmp_b = {1'b0, redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_q};
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmp_q = $unsigned(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_last_q == redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmp_b ? 1'b1 : 1'b0);

    // redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmpReg(REG,1947)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmpReg_q <= $unsigned(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmp_q);
        end
    end

    // redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_sticky_ena(REG,1950)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_nor_q == 1'b1)
        begin
            redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_sticky_ena_q <= $unsigned(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_cmpReg_q);
        end
    end

    // redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_enaAnd(LOGICAL,1951)
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_enaAnd_q = redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_sticky_ena_q & VCC_q;

    // redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt(COUNTER,1943)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_i <= 5'd0;
            redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_i == 5'd26)
            begin
                redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_eq <= 1'b0;
            end
            if (redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_eq == 1'b1)
            begin
                redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_i <= $unsigned(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_i <= $unsigned(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_q = redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_i[4:0];

    // redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_wraddr(REG,1944)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_wraddr_q <= $unsigned(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_q);
        end
    end

    // redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem(DUALMEM,1942)
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_ia = $unsigned(in_c0_eni19451_10_tpl);
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_aa = redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_wraddr_q;
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_ab = redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_rdcnt_q;
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_dmem (
        .clocken1(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_reset0),
        .clock1(clock),
        .address_a(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_aa),
        .data_a(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_ab),
        .q_b(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_q = redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249(BLACKBOX,113)@30
    // out out_feedback_stall_out_69@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop69_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249 (
        .in_data_in(redist143_sync_together202_aunroll_x_in_c0_eni19451_10_tpl_29_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23_q),
        .in_feedback_in_69(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i92143_push69_k0_zts6mmstv250_out_feedback_out_69),
        .in_feedback_valid_in_69(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i92143_push69_k0_zts6mmstv250_out_feedback_valid_out_69),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg22_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out),
        .out_feedback_stall_out_69(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_feedback_stall_out_69),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_wraddr(REG,2379)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_wraddr_q <= $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_rdcnt_q);
        end
    end

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem(DUALMEM,2377)
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out);
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_aa = redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_wraddr_q;
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_ab = redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_rdcnt_q;
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_dmem (
        .clocken1(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_aa),
        .data_a(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_ab),
        .q_b(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_q = redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_iq[63:0];

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_wraddr(REG,2047)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_wraddr_q <= $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_q);
        end
    end

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem(DUALMEM,2045)
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_ia = $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_split_0_mem_q);
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_aa = redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_wraddr_q;
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_ab = redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_rdcnt_q;
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_dmem (
        .clocken1(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_reset0),
        .clock1(clock),
        .address_a(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_aa),
        .data_a(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_ab),
        .q_b(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_q = redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_iq[63:0];

    // redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_outputreg0(DELAY,2043)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_outputreg0_q <= '0;
        end
        else
        begin
            redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_outputreg0_q <= $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_mem_q);
        end
    end

    // c_i64_1147(CONSTANT,73)
    assign c_i64_1147_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000001);

    // valid_fanout_reg16(REG,1220)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg16_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg16_q <= $unsigned(redist158_sync_together202_aunroll_x_in_i_valid_64_q);
        end
    end

    // valid_fanout_reg26(REG,1230)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg26_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg26_q <= $unsigned(redist158_sync_together202_aunroll_x_in_i_valid_64_q);
        end
    end

    // i_unnamed_k0_zts6mmstv261(ADD,192)@66
    assign i_unnamed_k0_zts6mmstv261_a = {1'b0, i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out};
    assign i_unnamed_k0_zts6mmstv261_b = {1'b0, c_i64_2145_q};
    assign i_unnamed_k0_zts6mmstv261_o = $unsigned(i_unnamed_k0_zts6mmstv261_a) + $unsigned(i_unnamed_k0_zts6mmstv261_b);
    assign i_unnamed_k0_zts6mmstv261_q = i_unnamed_k0_zts6mmstv261_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv261_sel_x(BITSELECT,214)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv261_sel_x_b = i_unnamed_k0_zts6mmstv261_q[63:0];

    // i_llvm_fpga_push_i64_acl_0_i280_2_push52_k0_zts6mmstv262(BLACKBOX,123)@66
    // out out_feedback_out_52@20000000
    // out out_feedback_valid_out_52@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_acl_00000ush52_k0_zts6mmstv20 thei_llvm_fpga_push_i64_acl_0_i280_2_push52_k0_zts6mmstv262 (
        .in_data_in(bgTrunc_i_unnamed_k0_zts6mmstv261_sel_x_b),
        .in_feedback_stall_in_52(i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_feedback_stall_out_52),
        .in_keep_going44_fanout_adaptor694(redist264_i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor694_k0_zts6mmstv210_q_36_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg26_q),
        .out_data_out(),
        .out_feedback_out_52(i_llvm_fpga_push_i64_acl_0_i280_2_push52_k0_zts6mmstv262_out_feedback_out_52),
        .out_feedback_valid_out_52(i_llvm_fpga_push_i64_acl_0_i280_2_push52_k0_zts6mmstv262_out_feedback_valid_out_52),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237(BLACKBOX,99)@66
    // out out_feedback_stall_out_52@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_acl_0_0000pop52_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237 (
        .in_data_in(c_i64_0146_q),
        .in_dir(redist266_i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor_k0_zts6mmstv24_q_64_q),
        .in_feedback_in_52(i_llvm_fpga_push_i64_acl_0_i280_2_push52_k0_zts6mmstv262_out_feedback_out_52),
        .in_feedback_valid_in_52(i_llvm_fpga_push_i64_acl_0_i280_2_push52_k0_zts6mmstv262_out_feedback_valid_out_52),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg16_q),
        .out_data_out(i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out),
        .out_feedback_stall_out_52(i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_feedback_stall_out_52),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv241(LOGICAL,174)@66
    assign i_unnamed_k0_zts6mmstv241_q = i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out | c_i64_1147_q;

    // i_unnamed_k0_zts6mmstv241_vt_select_63(BITSELECT,177)@66
    assign i_unnamed_k0_zts6mmstv241_vt_select_63_b = i_unnamed_k0_zts6mmstv241_q[63:1];

    // i_unnamed_k0_zts6mmstv241_vt_join(BITJOIN,176)@66
    assign i_unnamed_k0_zts6mmstv241_vt_join_q = {i_unnamed_k0_zts6mmstv241_vt_select_63_b, VCC_q};

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_notEnable(LOGICAL,2343)
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_nor(LOGICAL,2344)
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_nor_q = ~ (redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_notEnable_q | redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_sticky_ena_q);

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_last(CONSTANT,2340)
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_last_q = $unsigned(6'b011110);

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmp(LOGICAL,2341)
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmp_b = {1'b0, redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_rdcnt_q};
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmp_q = $unsigned(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_last_q == redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmpReg(REG,2342)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmpReg_q <= $unsigned(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmp_q);
        end
    end

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_sticky_ena(REG,2345)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_nor_q == 1'b1)
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_sticky_ena_q <= $unsigned(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_cmpReg_q);
        end
    end

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_enaAnd(LOGICAL,2346)
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_enaAnd_q = redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_sticky_ena_q & VCC_q;

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_rdcnt(COUNTER,2338)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_rdcnt_i <= $unsigned(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_rdcnt_q = redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_rdcnt_i[4:0];

    // valid_fanout_reg18(REG,1222)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg18_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg18_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // valid_fanout_reg19(REG,1223)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg19_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg19_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i90146_push70_k0_zts6mmstv244(BLACKBOX,133)@30
    // out out_feedback_out_70@20000000
    // out out_feedback_valid_out_70@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush70_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i90146_push70_k0_zts6mmstv244 (
        .in_data_in(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out),
        .in_feedback_stall_in_70(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_feedback_stall_out_70),
        .in_keep_going44_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor_k0_zts6mmstv212_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg19_q),
        .out_data_out(),
        .out_feedback_out_70(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i90146_push70_k0_zts6mmstv244_out_feedback_out_70),
        .out_feedback_valid_out_70(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i90146_push70_k0_zts6mmstv244_out_feedback_valid_out_70),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_notEnable(LOGICAL,1928)
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_notEnable_q = $unsigned(~ (VCC_q));

    // redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_nor(LOGICAL,1929)
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_nor_q = ~ (redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_notEnable_q | redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_sticky_ena_q);

    // redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_last(CONSTANT,1925)
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_last_q = $unsigned(6'b011010);

    // redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmp(LOGICAL,1926)
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmp_b = {1'b0, redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_q};
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmp_q = $unsigned(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_last_q == redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmp_b ? 1'b1 : 1'b0);

    // redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmpReg(REG,1927)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmpReg_q <= $unsigned(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmp_q);
        end
    end

    // redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_sticky_ena(REG,1930)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_nor_q == 1'b1)
        begin
            redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_sticky_ena_q <= $unsigned(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_cmpReg_q);
        end
    end

    // redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_enaAnd(LOGICAL,1931)
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_enaAnd_q = redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_sticky_ena_q & VCC_q;

    // redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt(COUNTER,1923)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_i <= 5'd0;
            redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_i == 5'd26)
            begin
                redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_eq <= 1'b0;
            end
            if (redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_eq == 1'b1)
            begin
                redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_i <= $unsigned(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_i <= $unsigned(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_q = redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_i[4:0];

    // redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_wraddr(REG,1924)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_wraddr_q <= $unsigned(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_q);
        end
    end

    // redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem(DUALMEM,1922)
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_ia = $unsigned(in_c0_eni19451_8_tpl);
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_aa = redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_wraddr_q;
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_ab = redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_rdcnt_q;
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_dmem (
        .clocken1(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_reset0),
        .clock1(clock),
        .address_a(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_aa),
        .data_a(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_ab),
        .q_b(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_q = redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243(BLACKBOX,109)@30
    // out out_feedback_stall_out_70@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop70_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243 (
        .in_data_in(redist141_sync_together202_aunroll_x_in_c0_eni19451_8_tpl_29_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23_q),
        .in_feedback_in_70(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i90146_push70_k0_zts6mmstv244_out_feedback_out_70),
        .in_feedback_valid_in_70(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i90146_push70_k0_zts6mmstv244_out_feedback_valid_out_70),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg18_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out),
        .out_feedback_stall_out_70(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_feedback_stall_out_70),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_wraddr(REG,2339)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_wraddr_q <= $unsigned(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_rdcnt_q);
        end
    end

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem(DUALMEM,2337)
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out);
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_aa = redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_wraddr_q;
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_ab = redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_rdcnt_q;
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_dmem (
        .clocken1(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_aa),
        .data_a(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_ab),
        .q_b(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_q = redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_iq[63:0];

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36(DELAY,1722)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_delay_0 <= '0;
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_q <= '0;
        end
        else
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_delay_0 <= $unsigned(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_split_0_mem_q);
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_q <= redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_delay_0;
        end
    end

    // redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_outputreg0(DELAY,2087)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_outputreg0_q <= '0;
        end
        else
        begin
            redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_outputreg0_q <= $unsigned(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_q);
        end
    end

    // i_unnamed_k0_zts6mmstv255(ADD,185)@66
    assign i_unnamed_k0_zts6mmstv255_a = {1'b0, redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv255_b = {1'b0, i_unnamed_k0_zts6mmstv241_vt_join_q};
    assign i_unnamed_k0_zts6mmstv255_o = $unsigned(i_unnamed_k0_zts6mmstv255_a) + $unsigned(i_unnamed_k0_zts6mmstv255_b);
    assign i_unnamed_k0_zts6mmstv255_q = i_unnamed_k0_zts6mmstv255_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x(BITSELECT,210)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b = i_unnamed_k0_zts6mmstv255_q[63:0];

    // i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select(BITSELECT,1546)@66
    assign i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv255_sel_x_b[17:0];

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_notEnable(LOGICAL,2133)
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_notEnable_q = $unsigned(~ (VCC_q));

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_nor(LOGICAL,2134)
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_nor_q = ~ (redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_notEnable_q | redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_sticky_ena_q);

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_cmpReg(REG,2132)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_sticky_ena(REG,2135)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_nor_q == 1'b1)
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_sticky_ena_q <= $unsigned(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_cmpReg_q);
        end
    end

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_enaAnd(LOGICAL,2136)
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_enaAnd_q = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_sticky_ena_q & VCC_q;

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_rdcnt(COUNTER,2130)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_rdcnt_i <= $unsigned(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_rdcnt_q = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_rdcnt_i[0:0];

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_nor(LOGICAL,2364)
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_nor_q = ~ (redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_notEnable_q | redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_sticky_ena_q);

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_last(CONSTANT,2360)
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_last_q = $unsigned(6'b011110);

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmp(LOGICAL,2361)
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmp_b = {1'b0, redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_rdcnt_q};
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmp_q = $unsigned(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_last_q == redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmpReg(REG,2362)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmpReg_q <= $unsigned(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmp_q);
        end
    end

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_sticky_ena(REG,2365)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_nor_q == 1'b1)
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_sticky_ena_q <= $unsigned(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_cmpReg_q);
        end
    end

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_enaAnd(LOGICAL,2366)
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_enaAnd_q = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_sticky_ena_q & VCC_q;

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_rdcnt(COUNTER,2358)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_rdcnt_i <= $unsigned(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_rdcnt_q = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_rdcnt_i[4:0];

    // valid_fanout_reg20(REG,1224)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg20_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg20_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // valid_fanout_reg21(REG,1225)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg21_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg21_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i87149_push71_k0_zts6mmstv247(BLACKBOX,129)@30
    // out out_feedback_out_71@20000000
    // out out_feedback_valid_out_71@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg3_0000ush71_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i87149_push71_k0_zts6mmstv247 (
        .in_data_in(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out),
        .in_feedback_stall_in_71(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_feedback_stall_out_71),
        .in_keep_going44_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor_k0_zts6mmstv212_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg21_q),
        .out_data_out(),
        .out_feedback_out_71(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i87149_push71_k0_zts6mmstv247_out_feedback_out_71),
        .out_feedback_valid_out_71(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i87149_push71_k0_zts6mmstv247_out_feedback_valid_out_71),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_notEnable(LOGICAL,1938)
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_notEnable_q = $unsigned(~ (VCC_q));

    // redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_nor(LOGICAL,1939)
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_nor_q = ~ (redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_notEnable_q | redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_sticky_ena_q);

    // redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_last(CONSTANT,1935)
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_last_q = $unsigned(6'b011010);

    // redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmp(LOGICAL,1936)
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmp_b = {1'b0, redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_q};
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmp_q = $unsigned(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_last_q == redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmp_b ? 1'b1 : 1'b0);

    // redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmpReg(REG,1937)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmpReg_q <= $unsigned(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmp_q);
        end
    end

    // redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_sticky_ena(REG,1940)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_nor_q == 1'b1)
        begin
            redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_sticky_ena_q <= $unsigned(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_cmpReg_q);
        end
    end

    // redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_enaAnd(LOGICAL,1941)
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_enaAnd_q = redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_sticky_ena_q & VCC_q;

    // redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt(COUNTER,1933)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_i <= 5'd0;
            redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_i == 5'd26)
            begin
                redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_eq <= 1'b0;
            end
            if (redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_eq == 1'b1)
            begin
                redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_i <= $unsigned(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_i <= $unsigned(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_q = redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_i[4:0];

    // redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_wraddr(REG,1934)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_wraddr_q <= $unsigned(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_q);
        end
    end

    // redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem(DUALMEM,1932)
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_ia = $unsigned(in_c0_eni19451_9_tpl);
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_aa = redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_wraddr_q;
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_ab = redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_rdcnt_q;
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_dmem (
        .clocken1(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_reset0),
        .clock1(clock),
        .address_a(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_aa),
        .data_a(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_ab),
        .q_b(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_q = redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246(BLACKBOX,105)@30
    // out out_feedback_stall_out_71@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg3_f0000pop71_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246 (
        .in_data_in(redist142_sync_together202_aunroll_x_in_c0_eni19451_9_tpl_29_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23_q),
        .in_feedback_in_71(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i87149_push71_k0_zts6mmstv247_out_feedback_out_71),
        .in_feedback_valid_in_71(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i87149_push71_k0_zts6mmstv247_out_feedback_valid_out_71),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg20_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out),
        .out_feedback_stall_out_71(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_feedback_stall_out_71),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_wraddr(REG,2359)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_wraddr_q <= $unsigned(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_rdcnt_q);
        end
    end

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem(DUALMEM,2357)
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out);
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_aa = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_wraddr_q;
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_ab = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_rdcnt_q;
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_dmem (
        .clocken1(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_aa),
        .data_a(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_ab),
        .q_b(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_q = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_iq[63:0];

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_wraddr(REG,2131)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_wraddr_q <= $unsigned(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_rdcnt_q);
        end
    end

    // redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem(DUALMEM,2129)
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_ia = $unsigned(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_split_0_mem_q);
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_aa = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_wraddr_q;
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_ab = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_rdcnt_q;
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_dmem (
        .clocken1(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_reset0),
        .clock1(clock),
        .address_a(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_aa),
        .data_a(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_ab),
        .q_b(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_q = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_iq[63:0];

    // i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select(BITSELECT,1541)@66
    assign i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_b = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_q[63:54];
    assign i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_c = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_q[53:36];
    assign i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_d = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_q[35:18];
    assign i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_e = redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_q[17:0];

    // i_unnamed_k0_zts6mmstv256_ma16_cma(CHAINMULTADD,1536)@66 + 3
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv256_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv256_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv256_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_c0 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_c1 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_a2 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_c2 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_a3 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_c3 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv256_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv256_ma16_cma_ena2, i_unnamed_k0_zts6mmstv256_ma16_cma_ena1, i_unnamed_k0_zts6mmstv256_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv256_ma16_cma_reset, i_unnamed_k0_zts6mmstv256_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv256_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv256_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv256_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv256_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv256_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv256_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv256_ma16_cma_ena2, i_unnamed_k0_zts6mmstv256_ma16_cma_ena1, i_unnamed_k0_zts6mmstv256_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv256_ma16_cma_reset, i_unnamed_k0_zts6mmstv256_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv256_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv256_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv256_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv256_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv256_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv256_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv256_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv256_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv256_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv256_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv256_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv256_sums_align_8(BITSHIFT,1482)@69
    assign i_unnamed_k0_zts6mmstv256_sums_align_8_qint = { i_unnamed_k0_zts6mmstv256_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv256_sums_align_8_q = i_unnamed_k0_zts6mmstv256_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv256_im0_cma(CHAINMULTADD,1515)@66 + 3
    assign i_unnamed_k0_zts6mmstv256_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv256_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv256_im0_cma_ena1 = i_unnamed_k0_zts6mmstv256_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv256_im0_cma_ena2 = i_unnamed_k0_zts6mmstv256_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv256_im0_cma_a0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv256_im0_cma_c0 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv256_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv256_im0_cma_ena2, i_unnamed_k0_zts6mmstv256_im0_cma_ena1, i_unnamed_k0_zts6mmstv256_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv256_im0_cma_reset, i_unnamed_k0_zts6mmstv256_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv256_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv256_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv256_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv256_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv256_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv256_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv256_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv256_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv256_sums_align_6(BITSHIFT,1480)@69
    assign i_unnamed_k0_zts6mmstv256_sums_align_6_qint = { i_unnamed_k0_zts6mmstv256_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv256_sums_align_6_q = i_unnamed_k0_zts6mmstv256_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv256_im13_cma(CHAINMULTADD,1516)@66 + 3
    assign i_unnamed_k0_zts6mmstv256_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv256_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv256_im13_cma_ena1 = i_unnamed_k0_zts6mmstv256_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv256_im13_cma_ena2 = i_unnamed_k0_zts6mmstv256_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv256_im13_cma_a0 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv256_im13_cma_c0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv256_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv256_im13_cma_ena2, i_unnamed_k0_zts6mmstv256_im13_cma_ena1, i_unnamed_k0_zts6mmstv256_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv256_im13_cma_reset, i_unnamed_k0_zts6mmstv256_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv256_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv256_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv256_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv256_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv256_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv256_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv256_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv256_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv256_im30_cma(CHAINMULTADD,1517)@66 + 3
    assign i_unnamed_k0_zts6mmstv256_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv256_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv256_im30_cma_ena1 = i_unnamed_k0_zts6mmstv256_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv256_im30_cma_ena2 = i_unnamed_k0_zts6mmstv256_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv256_im30_cma_a0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv256_im30_cma_c0 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv256_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv256_im30_cma_ena2, i_unnamed_k0_zts6mmstv256_im30_cma_ena1, i_unnamed_k0_zts6mmstv256_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv256_im30_cma_reset, i_unnamed_k0_zts6mmstv256_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv256_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv256_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv256_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv256_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv256_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv256_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv256_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv256_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv256_sums_align_5(BITSHIFT,1479)@69
    assign i_unnamed_k0_zts6mmstv256_sums_align_5_qint = { i_unnamed_k0_zts6mmstv256_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv256_sums_align_5_q = i_unnamed_k0_zts6mmstv256_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv256_sums_join_7(BITJOIN,1481)@69
    assign i_unnamed_k0_zts6mmstv256_sums_join_7_q = {i_unnamed_k0_zts6mmstv256_sums_align_6_q, i_unnamed_k0_zts6mmstv256_im13_cma_q, i_unnamed_k0_zts6mmstv256_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv256_sums_result_add_0_1(ADD,1485)@69 + 1
    assign i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv256_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv256_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv256_ma8_cma(CHAINMULTADD,1535)@66 + 3
    assign i_unnamed_k0_zts6mmstv256_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv256_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv256_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv256_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv256_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv256_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv256_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv256_ma8_cma_c0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv256_ma8_cma_a1 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv256_ma8_cma_c1 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv256_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv256_ma8_cma_ena2, i_unnamed_k0_zts6mmstv256_ma8_cma_ena1, i_unnamed_k0_zts6mmstv256_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv256_ma8_cma_reset, i_unnamed_k0_zts6mmstv256_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv256_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv256_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv256_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv256_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv256_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv256_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv256_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv256_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv256_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv256_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv256_sums_align_3(BITSHIFT,1477)@69
    assign i_unnamed_k0_zts6mmstv256_sums_align_3_qint = { i_unnamed_k0_zts6mmstv256_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv256_sums_align_3_q = i_unnamed_k0_zts6mmstv256_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv256_ma33_cma(CHAINMULTADD,1538)@66 + 3
    assign i_unnamed_k0_zts6mmstv256_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv256_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv256_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv256_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv256_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv256_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv256_ma33_cma_a0 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv256_ma33_cma_c0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv256_ma33_cma_a1 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv256_ma33_cma_c1 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv256_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv256_ma33_cma_ena2, i_unnamed_k0_zts6mmstv256_ma33_cma_ena1, i_unnamed_k0_zts6mmstv256_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv256_ma33_cma_reset, i_unnamed_k0_zts6mmstv256_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv256_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv256_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv256_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv256_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv256_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv256_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv256_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv256_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv256_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv256_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv256_sums_align_2(BITSHIFT,1476)@69
    assign i_unnamed_k0_zts6mmstv256_sums_align_2_qint = { i_unnamed_k0_zts6mmstv256_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv256_sums_align_2_q = i_unnamed_k0_zts6mmstv256_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv256_sums_join_4(BITJOIN,1478)@69
    assign i_unnamed_k0_zts6mmstv256_sums_join_4_q = {i_unnamed_k0_zts6mmstv256_sums_align_3_q, i_unnamed_k0_zts6mmstv256_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv256_ma3_cma(CHAINMULTADD,1534)@66 + 3
    assign i_unnamed_k0_zts6mmstv256_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv256_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv256_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv256_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv256_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv256_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv256_ma3_cma_a0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv256_ma3_cma_c0 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv256_ma3_cma_a1 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv256_ma3_cma_c1 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv256_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv256_ma3_cma_ena2, i_unnamed_k0_zts6mmstv256_ma3_cma_ena1, i_unnamed_k0_zts6mmstv256_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv256_ma3_cma_reset, i_unnamed_k0_zts6mmstv256_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv256_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv256_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv256_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv256_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv256_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv256_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv256_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv256_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv256_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv256_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv256_sums_align_0(BITSHIFT,1474)@69
    assign i_unnamed_k0_zts6mmstv256_sums_align_0_qint = { i_unnamed_k0_zts6mmstv256_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv256_sums_align_0_q = i_unnamed_k0_zts6mmstv256_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv256_ma25_cma(CHAINMULTADD,1537)@66 + 3
    assign i_unnamed_k0_zts6mmstv256_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv256_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv256_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv256_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv256_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv256_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv256_ma25_cma_a0 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv256_ma25_cma_c0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv256_ma25_cma_a1 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv256_ma25_cma_c1 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv256_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv256_ma25_cma_ena2, i_unnamed_k0_zts6mmstv256_ma25_cma_ena1, i_unnamed_k0_zts6mmstv256_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv256_ma25_cma_reset, i_unnamed_k0_zts6mmstv256_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv256_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv256_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv256_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv256_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv256_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv256_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv256_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv256_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv256_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv256_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv256_im38_cma(CHAINMULTADD,1518)@66 + 3
    assign i_unnamed_k0_zts6mmstv256_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv256_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv256_im38_cma_ena1 = i_unnamed_k0_zts6mmstv256_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv256_im38_cma_ena2 = i_unnamed_k0_zts6mmstv256_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv256_im38_cma_a0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv256_im38_cma_c0 = i_unnamed_k0_zts6mmstv256_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv256_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv256_im38_cma_ena2, i_unnamed_k0_zts6mmstv256_im38_cma_ena1, i_unnamed_k0_zts6mmstv256_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv256_im38_cma_reset, i_unnamed_k0_zts6mmstv256_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv256_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv256_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv256_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv256_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv256_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv256_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv256_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv256_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv256_sums_join_1(BITJOIN,1475)@69
    assign i_unnamed_k0_zts6mmstv256_sums_join_1_q = {i_unnamed_k0_zts6mmstv256_sums_align_0_q, i_unnamed_k0_zts6mmstv256_ma25_cma_q, i_unnamed_k0_zts6mmstv256_im38_cma_q};

    // i_unnamed_k0_zts6mmstv256_sums_result_add_0_0(ADD,1484)@69 + 1
    assign i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv256_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv256_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv256_sums_result_add_1_0(ADD,1486)@70
    assign i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv256_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv256_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x(BITSELECT,211)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x_in = i_unnamed_k0_zts6mmstv256_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x_in[63:0];

    // redist160_bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x_b_1(DELAY,1708)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist160_bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist160_bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv257(ADD,187)@71
    assign i_unnamed_k0_zts6mmstv257_a = {1'b0, redist160_bgTrunc_i_unnamed_k0_zts6mmstv256_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv257_b = {1'b0, redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv257_o = $unsigned(i_unnamed_k0_zts6mmstv257_a) + $unsigned(i_unnamed_k0_zts6mmstv257_b);
    assign i_unnamed_k0_zts6mmstv257_q = i_unnamed_k0_zts6mmstv257_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv257_sel_x(BITSELECT,212)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv257_sel_x_b = i_unnamed_k0_zts6mmstv257_q[63:0];

    // i_unnamed_k0_zts6mmstv258(ADD,188)@71
    assign i_unnamed_k0_zts6mmstv258_a = {1'b0, bgTrunc_i_unnamed_k0_zts6mmstv257_sel_x_b};
    assign i_unnamed_k0_zts6mmstv258_b = {1'b0, redist164_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv258_o = $unsigned(i_unnamed_k0_zts6mmstv258_a) + $unsigned(i_unnamed_k0_zts6mmstv258_b);
    assign i_unnamed_k0_zts6mmstv258_q = i_unnamed_k0_zts6mmstv258_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x(BITSELECT,213)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b = i_unnamed_k0_zts6mmstv258_q[63:0];

    // dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,242)@71
    assign dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b[61:0];

    // redist128_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_1(DELAY,1676)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist128_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= $unsigned(dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // dupName_11_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,243)@72
    assign dupName_11_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist128_dupName_11_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_const_1_q};

    // valid_fanout_reg25(REG,1229)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg25_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg25_q <= $unsigned(redist159_sync_together202_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259(BLACKBOX,146)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer16_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg25_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259_vt_select_63(BITSELECT,149)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259_vt_join(BITJOIN,148)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_const_9_q};

    // dupName_11_i_unnamed_k0_zts6mmstv20_add_x(ADD,240)@72
    assign dupName_11_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer16_k0_zts6mmstv259_vt_join_q};
    assign dupName_11_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_11_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_11_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_11_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_11_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_11_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_11_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_11_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,245)@72
    assign dupName_11_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_11_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv260_vt_select_63(BITSELECT,191)@72
    assign i_unnamed_k0_zts6mmstv260_vt_select_63_b = dupName_11_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_const_1(CONSTANT,151)
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_const_1_q = $unsigned(2'b00);

    // i_unnamed_k0_zts6mmstv260_vt_join(BITJOIN,190)@72
    assign i_unnamed_k0_zts6mmstv260_vt_join_q = {i_unnamed_k0_zts6mmstv260_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_const_1_q};

    // i_unnamed_k0_zts6mmstv245(ADD,178)@66
    assign i_unnamed_k0_zts6mmstv245_a = {1'b0, redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv245_b = {1'b0, i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out};
    assign i_unnamed_k0_zts6mmstv245_o = $unsigned(i_unnamed_k0_zts6mmstv245_a) + $unsigned(i_unnamed_k0_zts6mmstv245_b);
    assign i_unnamed_k0_zts6mmstv245_q = i_unnamed_k0_zts6mmstv245_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv245_sel_x(BITSELECT,206)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv245_sel_x_b = i_unnamed_k0_zts6mmstv245_q[63:0];

    // i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select(BITSELECT,1545)@66
    assign i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv245_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv245_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv245_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv245_sel_x_b[17:0];

    // i_unnamed_k0_zts6mmstv248_ma16_cma(CHAINMULTADD,1531)@66 + 3
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv248_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv248_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv248_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_c0 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_c1 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_a2 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_c2 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_a3 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_c3 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv248_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv248_ma16_cma_ena2, i_unnamed_k0_zts6mmstv248_ma16_cma_ena1, i_unnamed_k0_zts6mmstv248_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv248_ma16_cma_reset, i_unnamed_k0_zts6mmstv248_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv248_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv248_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv248_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv248_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv248_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv248_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv248_ma16_cma_ena2, i_unnamed_k0_zts6mmstv248_ma16_cma_ena1, i_unnamed_k0_zts6mmstv248_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv248_ma16_cma_reset, i_unnamed_k0_zts6mmstv248_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv248_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv248_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv248_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv248_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv248_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv248_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv248_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv248_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv248_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv248_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv248_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv248_sums_align_8(BITSHIFT,1428)@69
    assign i_unnamed_k0_zts6mmstv248_sums_align_8_qint = { i_unnamed_k0_zts6mmstv248_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv248_sums_align_8_q = i_unnamed_k0_zts6mmstv248_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv248_im0_cma(CHAINMULTADD,1511)@66 + 3
    assign i_unnamed_k0_zts6mmstv248_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv248_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv248_im0_cma_ena1 = i_unnamed_k0_zts6mmstv248_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv248_im0_cma_ena2 = i_unnamed_k0_zts6mmstv248_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv248_im0_cma_a0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv248_im0_cma_c0 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv248_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv248_im0_cma_ena2, i_unnamed_k0_zts6mmstv248_im0_cma_ena1, i_unnamed_k0_zts6mmstv248_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv248_im0_cma_reset, i_unnamed_k0_zts6mmstv248_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv248_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv248_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv248_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv248_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv248_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv248_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv248_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv248_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv248_sums_align_6(BITSHIFT,1426)@69
    assign i_unnamed_k0_zts6mmstv248_sums_align_6_qint = { i_unnamed_k0_zts6mmstv248_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv248_sums_align_6_q = i_unnamed_k0_zts6mmstv248_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv248_im13_cma(CHAINMULTADD,1512)@66 + 3
    assign i_unnamed_k0_zts6mmstv248_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv248_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv248_im13_cma_ena1 = i_unnamed_k0_zts6mmstv248_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv248_im13_cma_ena2 = i_unnamed_k0_zts6mmstv248_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv248_im13_cma_a0 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv248_im13_cma_c0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv248_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv248_im13_cma_ena2, i_unnamed_k0_zts6mmstv248_im13_cma_ena1, i_unnamed_k0_zts6mmstv248_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv248_im13_cma_reset, i_unnamed_k0_zts6mmstv248_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv248_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv248_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv248_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv248_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv248_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv248_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv248_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv248_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv248_im30_cma(CHAINMULTADD,1513)@66 + 3
    assign i_unnamed_k0_zts6mmstv248_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv248_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv248_im30_cma_ena1 = i_unnamed_k0_zts6mmstv248_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv248_im30_cma_ena2 = i_unnamed_k0_zts6mmstv248_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv248_im30_cma_a0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv248_im30_cma_c0 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv248_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv248_im30_cma_ena2, i_unnamed_k0_zts6mmstv248_im30_cma_ena1, i_unnamed_k0_zts6mmstv248_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv248_im30_cma_reset, i_unnamed_k0_zts6mmstv248_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv248_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv248_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv248_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv248_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv248_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv248_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv248_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv248_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv248_sums_align_5(BITSHIFT,1425)@69
    assign i_unnamed_k0_zts6mmstv248_sums_align_5_qint = { i_unnamed_k0_zts6mmstv248_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv248_sums_align_5_q = i_unnamed_k0_zts6mmstv248_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv248_sums_join_7(BITJOIN,1427)@69
    assign i_unnamed_k0_zts6mmstv248_sums_join_7_q = {i_unnamed_k0_zts6mmstv248_sums_align_6_q, i_unnamed_k0_zts6mmstv248_im13_cma_q, i_unnamed_k0_zts6mmstv248_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv248_sums_result_add_0_1(ADD,1431)@69 + 1
    assign i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv248_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv248_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv248_ma8_cma(CHAINMULTADD,1530)@66 + 3
    assign i_unnamed_k0_zts6mmstv248_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv248_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv248_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv248_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv248_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv248_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv248_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv248_ma8_cma_c0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv248_ma8_cma_a1 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv248_ma8_cma_c1 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv248_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv248_ma8_cma_ena2, i_unnamed_k0_zts6mmstv248_ma8_cma_ena1, i_unnamed_k0_zts6mmstv248_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv248_ma8_cma_reset, i_unnamed_k0_zts6mmstv248_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv248_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv248_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv248_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv248_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv248_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv248_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv248_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv248_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv248_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv248_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv248_sums_align_3(BITSHIFT,1423)@69
    assign i_unnamed_k0_zts6mmstv248_sums_align_3_qint = { i_unnamed_k0_zts6mmstv248_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv248_sums_align_3_q = i_unnamed_k0_zts6mmstv248_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv248_ma33_cma(CHAINMULTADD,1533)@66 + 3
    assign i_unnamed_k0_zts6mmstv248_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv248_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv248_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv248_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv248_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv248_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv248_ma33_cma_a0 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv248_ma33_cma_c0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv248_ma33_cma_a1 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv248_ma33_cma_c1 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv248_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv248_ma33_cma_ena2, i_unnamed_k0_zts6mmstv248_ma33_cma_ena1, i_unnamed_k0_zts6mmstv248_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv248_ma33_cma_reset, i_unnamed_k0_zts6mmstv248_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv248_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv248_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv248_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv248_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv248_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv248_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv248_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv248_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv248_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv248_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv248_sums_align_2(BITSHIFT,1422)@69
    assign i_unnamed_k0_zts6mmstv248_sums_align_2_qint = { i_unnamed_k0_zts6mmstv248_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv248_sums_align_2_q = i_unnamed_k0_zts6mmstv248_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv248_sums_join_4(BITJOIN,1424)@69
    assign i_unnamed_k0_zts6mmstv248_sums_join_4_q = {i_unnamed_k0_zts6mmstv248_sums_align_3_q, i_unnamed_k0_zts6mmstv248_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv248_ma3_cma(CHAINMULTADD,1529)@66 + 3
    assign i_unnamed_k0_zts6mmstv248_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv248_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv248_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv248_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv248_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv248_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv248_ma3_cma_a0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv248_ma3_cma_c0 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv248_ma3_cma_a1 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv248_ma3_cma_c1 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv248_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv248_ma3_cma_ena2, i_unnamed_k0_zts6mmstv248_ma3_cma_ena1, i_unnamed_k0_zts6mmstv248_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv248_ma3_cma_reset, i_unnamed_k0_zts6mmstv248_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv248_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv248_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv248_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv248_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv248_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv248_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv248_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv248_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv248_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv248_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv248_sums_align_0(BITSHIFT,1420)@69
    assign i_unnamed_k0_zts6mmstv248_sums_align_0_qint = { i_unnamed_k0_zts6mmstv248_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv248_sums_align_0_q = i_unnamed_k0_zts6mmstv248_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv248_ma25_cma(CHAINMULTADD,1532)@66 + 3
    assign i_unnamed_k0_zts6mmstv248_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv248_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv248_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv248_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv248_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv248_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv248_ma25_cma_a0 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv248_ma25_cma_c0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv248_ma25_cma_a1 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv248_ma25_cma_c1 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv248_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv248_ma25_cma_ena2, i_unnamed_k0_zts6mmstv248_ma25_cma_ena1, i_unnamed_k0_zts6mmstv248_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv248_ma25_cma_reset, i_unnamed_k0_zts6mmstv248_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv248_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv248_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv248_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv248_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv248_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv248_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv248_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv248_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv248_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv248_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv248_im38_cma(CHAINMULTADD,1514)@66 + 3
    assign i_unnamed_k0_zts6mmstv248_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv248_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv248_im38_cma_ena1 = i_unnamed_k0_zts6mmstv248_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv248_im38_cma_ena2 = i_unnamed_k0_zts6mmstv248_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv248_im38_cma_a0 = i_unnamed_k0_zts6mmstv248_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv248_im38_cma_c0 = i_unnamed_k0_zts6mmstv248_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv248_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv248_im38_cma_ena2, i_unnamed_k0_zts6mmstv248_im38_cma_ena1, i_unnamed_k0_zts6mmstv248_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv248_im38_cma_reset, i_unnamed_k0_zts6mmstv248_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv248_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv248_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv248_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv248_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv248_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv248_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv248_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv248_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv248_sums_join_1(BITJOIN,1421)@69
    assign i_unnamed_k0_zts6mmstv248_sums_join_1_q = {i_unnamed_k0_zts6mmstv248_sums_align_0_q, i_unnamed_k0_zts6mmstv248_ma25_cma_q, i_unnamed_k0_zts6mmstv248_im38_cma_q};

    // i_unnamed_k0_zts6mmstv248_sums_result_add_0_0(ADD,1430)@69 + 1
    assign i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv248_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv248_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv248_sums_result_add_1_0(ADD,1432)@70
    assign i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv248_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv248_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x(BITSELECT,207)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_in = i_unnamed_k0_zts6mmstv248_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_in[63:0];

    // redist161_bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b_1(DELAY,1709)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist161_bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist161_bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv251(ADD,180)@71
    assign i_unnamed_k0_zts6mmstv251_a = {1'b0, redist161_bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv251_b = {1'b0, redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv251_o = $unsigned(i_unnamed_k0_zts6mmstv251_a) + $unsigned(i_unnamed_k0_zts6mmstv251_b);
    assign i_unnamed_k0_zts6mmstv251_q = i_unnamed_k0_zts6mmstv251_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv251_sel_x(BITSELECT,208)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv251_sel_x_b = i_unnamed_k0_zts6mmstv251_q[63:0];

    // i_unnamed_k0_zts6mmstv252(ADD,181)@71
    assign i_unnamed_k0_zts6mmstv252_a = {1'b0, bgTrunc_i_unnamed_k0_zts6mmstv251_sel_x_b};
    assign i_unnamed_k0_zts6mmstv252_b = {1'b0, redist164_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv252_o = $unsigned(i_unnamed_k0_zts6mmstv252_a) + $unsigned(i_unnamed_k0_zts6mmstv252_b);
    assign i_unnamed_k0_zts6mmstv252_q = i_unnamed_k0_zts6mmstv252_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x(BITSELECT,209)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_b = i_unnamed_k0_zts6mmstv252_q[63:0];

    // dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,236)@71
    assign dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_b[61:0];

    // redist129_dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x_b_1(DELAY,1677)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist129_dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist129_dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= $unsigned(dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // dupName_10_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,237)@72
    assign dupName_10_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist129_dupName_10_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_const_1_q};

    // valid_fanout_reg24(REG,1228)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg24_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg24_q <= $unsigned(redist159_sync_together202_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253(BLACKBOX,142)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer15_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg24_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253_vt_select_63(BITSELECT,145)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253_vt_join(BITJOIN,144)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_const_9_q};

    // dupName_10_i_unnamed_k0_zts6mmstv20_add_x(ADD,234)@72
    assign dupName_10_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg5_sync_buffer15_k0_zts6mmstv253_vt_join_q};
    assign dupName_10_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_10_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_10_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_10_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_10_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_10_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_10_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_10_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,239)@72
    assign dupName_10_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_10_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv254_vt_select_63(BITSELECT,184)@72
    assign i_unnamed_k0_zts6mmstv254_vt_select_63_b = dupName_10_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv254_vt_join(BITJOIN,183)@72
    assign i_unnamed_k0_zts6mmstv254_vt_join_q = {i_unnamed_k0_zts6mmstv254_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_const_1_q};

    // redist169_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_42(DELAY,1717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist169_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_42_q <= '0;
        end
        else
        begin
            redist169_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_42_q <= $unsigned(redist168_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_41_outputreg0_q);
        end
    end

    // redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_notEnable(LOGICAL,2143)
    assign redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_nor(LOGICAL,2144)
    assign redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_nor_q = ~ (redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_notEnable_q | redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_sticky_ena_q);

    // redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_last(CONSTANT,2140)
    assign redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_last_q = $unsigned(3'b011);

    // redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_cmp(LOGICAL,2141)
    assign redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_cmp_q = $unsigned(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_last_q == redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_q ? 1'b1 : 1'b0);

    // redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_cmpReg(REG,2142)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_cmpReg_q <= $unsigned(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_cmp_q);
        end
    end

    // redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_sticky_ena(REG,2145)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_nor_q == 1'b1)
        begin
            redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_sticky_ena_q <= $unsigned(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_cmpReg_q);
        end
    end

    // redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_enaAnd(LOGICAL,2146)
    assign redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_enaAnd_q = redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_sticky_ena_q & VCC_q;

    // redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt(COUNTER,2138)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_i <= 3'd0;
            redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_i == 3'd3)
            begin
                redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_eq <= 1'b0;
            end
            if (redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_eq == 1'b1)
            begin
                redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_i <= $unsigned(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_i <= $unsigned(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_q = redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_i[2:0];

    // redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_wraddr(REG,2139)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_wraddr_q <= $unsigned(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_q);
        end
    end

    // redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem(DUALMEM,2137)
    assign redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_ia = $unsigned(redist180_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_36_mem_q);
    assign redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_aa = redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_wraddr_q;
    assign redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_ab = redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_rdcnt_q;
    assign redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_dmem (
        .clocken1(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_reset0),
        .clock1(clock),
        .address_a(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_aa),
        .data_a(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_ab),
        .q_b(redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_q = redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_iq[63:0];

    // redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_notEnable(LOGICAL,2094)
    assign redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_nor(LOGICAL,2095)
    assign redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_nor_q = ~ (redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_notEnable_q | redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_sticky_ena_q);

    // redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_last(CONSTANT,2091)
    assign redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_last_q = $unsigned(3'b011);

    // redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_cmp(LOGICAL,2092)
    assign redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_cmp_q = $unsigned(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_last_q == redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_q ? 1'b1 : 1'b0);

    // redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_cmpReg(REG,2093)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_cmpReg_q <= $unsigned(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_cmp_q);
        end
    end

    // redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_sticky_ena(REG,2096)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_nor_q == 1'b1)
        begin
            redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_sticky_ena_q <= $unsigned(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_cmpReg_q);
        end
    end

    // redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_enaAnd(LOGICAL,2097)
    assign redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_enaAnd_q = redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_sticky_ena_q & VCC_q;

    // redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt(COUNTER,2089)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_i <= 3'd0;
            redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_i == 3'd3)
            begin
                redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_eq <= 1'b0;
            end
            if (redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_eq == 1'b1)
            begin
                redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_i <= $unsigned(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_i <= $unsigned(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_q = redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_i[2:0];

    // redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_wraddr(REG,2090)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_wraddr_q <= $unsigned(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_q);
        end
    end

    // redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem(DUALMEM,2088)
    assign redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_ia = $unsigned(redist174_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_36_outputreg0_q);
    assign redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_aa = redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_wraddr_q;
    assign redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_ab = redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_rdcnt_q;
    assign redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_dmem (
        .clocken1(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_reset0),
        .clock1(clock),
        .address_a(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_aa),
        .data_a(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_ab),
        .q_b(redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_q = redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_iq[63:0];

    // redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_notEnable(LOGICAL,2223)
    assign redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_nor(LOGICAL,2224)
    assign redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_nor_q = ~ (redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_notEnable_q | redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_sticky_ena_q);

    // redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_cmpReg(REG,2222)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_sticky_ena(REG,2225)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_nor_q == 1'b1)
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_sticky_ena_q <= $unsigned(redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_cmpReg_q);
        end
    end

    // redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_enaAnd(LOGICAL,2226)
    assign redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_enaAnd_q = redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_sticky_ena_q & VCC_q;

    // redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_rdcnt(COUNTER,2220)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_rdcnt_i <= $unsigned(redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_rdcnt_q = redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_rdcnt_i[0:0];

    // redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_inputreg0(DELAY,2217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_inputreg0_q <= '0;
        end
        else
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_inputreg0_q <= $unsigned(i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out);
        end
    end

    // redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_wraddr(REG,2221)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_wraddr_q <= $unsigned(redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_rdcnt_q);
        end
    end

    // redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem(DUALMEM,2219)
    assign redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_ia = $unsigned(redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_inputreg0_q);
    assign redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_aa = redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_wraddr_q;
    assign redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_ab = redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_rdcnt_q;
    assign redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_dmem (
        .clocken1(redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_reset0),
        .clock1(clock),
        .address_a(redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_aa),
        .data_a(redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_ab),
        .q_b(redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_q = redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_iq[63:0];

    // redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_outputreg0(DELAY,2218)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_outputreg0_q <= '0;
        end
        else
        begin
            redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_outputreg0_q <= $unsigned(redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_mem_q);
        end
    end

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_notEnable(LOGICAL,2083)
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_notEnable_q = $unsigned(~ (VCC_q));

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_nor(LOGICAL,2084)
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_nor_q = ~ (redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_notEnable_q | redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_sticky_ena_q);

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_last(CONSTANT,2080)
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_last_q = $unsigned(4'b0100);

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmp(LOGICAL,2081)
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmp_b = {1'b0, redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_q};
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmp_q = $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_last_q == redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmp_b ? 1'b1 : 1'b0);

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmpReg(REG,2082)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmpReg_q <= $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmp_q);
        end
    end

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_sticky_ena(REG,2085)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_nor_q == 1'b1)
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_sticky_ena_q <= $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_cmpReg_q);
        end
    end

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_enaAnd(LOGICAL,2086)
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_enaAnd_q = redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_sticky_ena_q & VCC_q;

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt(COUNTER,2078)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_i <= 3'd0;
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_i == 3'd4)
            begin
                redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_eq <= 1'b0;
            end
            if (redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_eq == 1'b1)
            begin
                redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_i <= $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_i <= $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_q = redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_i[2:0];

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_nor(LOGICAL,2394)
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_nor_q = ~ (redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_notEnable_q | redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_sticky_ena_q);

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_last(CONSTANT,2390)
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_last_q = $unsigned(6'b011110);

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmp(LOGICAL,2391)
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmp_b = {1'b0, redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_rdcnt_q};
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmp_q = $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_last_q == redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmpReg(REG,2392)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmpReg_q <= $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmp_q);
        end
    end

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_sticky_ena(REG,2395)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_nor_q == 1'b1)
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_sticky_ena_q <= $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_cmpReg_q);
        end
    end

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_enaAnd(LOGICAL,2396)
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_enaAnd_q = redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_sticky_ena_q & VCC_q;

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_rdcnt(COUNTER,2388)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_rdcnt_i <= $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_rdcnt_q = redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_rdcnt_i[4:0];

    // valid_fanout_reg14(REG,1218)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg14_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg14_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // valid_fanout_reg15(REG,1219)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg15_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg15_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i109140_push68_k0_zts6mmstv235(BLACKBOX,134)@30
    // out out_feedback_out_68@20000000
    // out out_feedback_valid_out_68@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush68_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i109140_push68_k0_zts6mmstv235 (
        .in_data_in(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out),
        .in_feedback_stall_in_68(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_feedback_stall_out_68),
        .in_keep_going44_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor_k0_zts6mmstv212_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg15_q),
        .out_data_out(),
        .out_feedback_out_68(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i109140_push68_k0_zts6mmstv235_out_feedback_out_68),
        .out_feedback_valid_out_68(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i109140_push68_k0_zts6mmstv235_out_feedback_valid_out_68),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_notEnable(LOGICAL,1918)
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_notEnable_q = $unsigned(~ (VCC_q));

    // redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_nor(LOGICAL,1919)
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_nor_q = ~ (redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_notEnable_q | redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_sticky_ena_q);

    // redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_last(CONSTANT,1915)
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_last_q = $unsigned(6'b011010);

    // redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmp(LOGICAL,1916)
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmp_b = {1'b0, redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_q};
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmp_q = $unsigned(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_last_q == redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmp_b ? 1'b1 : 1'b0);

    // redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmpReg(REG,1917)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmpReg_q <= $unsigned(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmp_q);
        end
    end

    // redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_sticky_ena(REG,1920)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_nor_q == 1'b1)
        begin
            redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_sticky_ena_q <= $unsigned(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_cmpReg_q);
        end
    end

    // redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_enaAnd(LOGICAL,1921)
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_enaAnd_q = redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_sticky_ena_q & VCC_q;

    // redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt(COUNTER,1913)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_i <= 5'd0;
            redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_i == 5'd26)
            begin
                redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_eq <= 1'b0;
            end
            if (redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_eq == 1'b1)
            begin
                redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_i <= $unsigned(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_i <= $unsigned(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_q = redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_i[4:0];

    // redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_wraddr(REG,1914)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_wraddr_q <= $unsigned(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_q);
        end
    end

    // redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem(DUALMEM,1912)
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_ia = $unsigned(in_c0_eni19451_7_tpl);
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_aa = redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_wraddr_q;
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_ab = redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_rdcnt_q;
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_dmem (
        .clocken1(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_reset0),
        .clock1(clock),
        .address_a(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_aa),
        .data_a(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_ab),
        .q_b(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_q = redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234(BLACKBOX,110)@30
    // out out_feedback_stall_out_68@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop68_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234 (
        .in_data_in(redist140_sync_together202_aunroll_x_in_c0_eni19451_7_tpl_29_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23_q),
        .in_feedback_in_68(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i109140_push68_k0_zts6mmstv235_out_feedback_out_68),
        .in_feedback_valid_in_68(i_llvm_fpga_push_i64_arg4_fca_0_0_1_extract_i109140_push68_k0_zts6mmstv235_out_feedback_valid_out_68),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg14_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out),
        .out_feedback_stall_out_68(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_feedback_stall_out_68),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_wraddr(REG,2389)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_wraddr_q <= $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_rdcnt_q);
        end
    end

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem(DUALMEM,2387)
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out);
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_aa = redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_wraddr_q;
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_ab = redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_rdcnt_q;
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_dmem (
        .clocken1(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_aa),
        .data_a(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_ab),
        .q_b(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_q = redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_iq[63:0];

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_wraddr(REG,2079)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_wraddr_q <= $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_q);
        end
    end

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem(DUALMEM,2077)
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_ia = $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_split_0_mem_q);
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_aa = redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_wraddr_q;
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_ab = redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_rdcnt_q;
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_dmem (
        .clocken1(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_reset0),
        .clock1(clock),
        .address_a(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_aa),
        .data_a(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_ab),
        .q_b(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_q = redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_iq[63:0];

    // redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_outputreg0(DELAY,2075)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_outputreg0_q <= '0;
        end
        else
        begin
            redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_outputreg0_q <= $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_mem_q);
        end
    end

    // redist63_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_1(DELAY,1611)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_1_q <= '0;
        end
        else
        begin
            redist63_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_1_q <= $unsigned(resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q);
        end
    end

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_notEnable(LOGICAL,2353)
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_nor(LOGICAL,2354)
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_nor_q = ~ (redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_notEnable_q | redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_sticky_ena_q);

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_last(CONSTANT,2350)
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_last_q = $unsigned(6'b011110);

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmp(LOGICAL,2351)
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmp_b = {1'b0, redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_rdcnt_q};
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmp_q = $unsigned(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_last_q == redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmpReg(REG,2352)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmpReg_q <= $unsigned(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmp_q);
        end
    end

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_sticky_ena(REG,2355)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_nor_q == 1'b1)
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_sticky_ena_q <= $unsigned(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_cmpReg_q);
        end
    end

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_enaAnd(LOGICAL,2356)
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_enaAnd_q = redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_sticky_ena_q & VCC_q;

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_rdcnt(COUNTER,2348)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_rdcnt_i <= $unsigned(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_rdcnt_q = redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_rdcnt_i[4:0];

    // valid_fanout_reg10(REG,1214)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg10_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg10_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // valid_fanout_reg11(REG,1215)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg11_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg11_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i107137_push67_k0_zts6mmstv229(BLACKBOX,130)@30
    // out out_feedback_out_67@20000000
    // out out_feedback_valid_out_67@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg4_0000ush67_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i107137_push67_k0_zts6mmstv229 (
        .in_data_in(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out),
        .in_feedback_stall_in_67(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_feedback_stall_out_67),
        .in_keep_going44_fanout_adaptor(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor_k0_zts6mmstv212_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg11_q),
        .out_data_out(),
        .out_feedback_out_67(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i107137_push67_k0_zts6mmstv229_out_feedback_out_67),
        .out_feedback_valid_out_67(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i107137_push67_k0_zts6mmstv229_out_feedback_valid_out_67),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_notEnable(LOGICAL,1898)
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_notEnable_q = $unsigned(~ (VCC_q));

    // redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_nor(LOGICAL,1899)
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_nor_q = ~ (redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_notEnable_q | redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_sticky_ena_q);

    // redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_last(CONSTANT,1895)
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_last_q = $unsigned(6'b011010);

    // redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmp(LOGICAL,1896)
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmp_b = {1'b0, redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_q};
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmp_q = $unsigned(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_last_q == redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmp_b ? 1'b1 : 1'b0);

    // redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmpReg(REG,1897)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmpReg_q <= $unsigned(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmp_q);
        end
    end

    // redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_sticky_ena(REG,1900)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_nor_q == 1'b1)
        begin
            redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_sticky_ena_q <= $unsigned(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_cmpReg_q);
        end
    end

    // redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_enaAnd(LOGICAL,1901)
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_enaAnd_q = redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_sticky_ena_q & VCC_q;

    // redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt(COUNTER,1893)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_i <= 5'd0;
            redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_i == 5'd26)
            begin
                redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_eq <= 1'b0;
            end
            if (redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_eq == 1'b1)
            begin
                redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_i <= $unsigned(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_i <= $unsigned(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_q = redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_i[4:0];

    // redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_wraddr(REG,1894)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_wraddr_q <= $unsigned(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_q);
        end
    end

    // redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem(DUALMEM,1892)
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_ia = $unsigned(in_c0_eni19451_5_tpl);
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_aa = redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_wraddr_q;
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_ab = redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_rdcnt_q;
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_dmem (
        .clocken1(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_reset0),
        .clock1(clock),
        .address_a(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_aa),
        .data_a(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_ab),
        .q_b(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_q = redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228(BLACKBOX,106)@30
    // out out_feedback_stall_out_67@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg4_f0000pop67_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228 (
        .in_data_in(redist138_sync_together202_aunroll_x_in_c0_eni19451_5_tpl_29_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23_q),
        .in_feedback_in_67(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i107137_push67_k0_zts6mmstv229_out_feedback_out_67),
        .in_feedback_valid_in_67(i_llvm_fpga_push_i64_arg4_fca_0_0_0_extract_i107137_push67_k0_zts6mmstv229_out_feedback_valid_out_67),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg10_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out),
        .out_feedback_stall_out_67(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_feedback_stall_out_67),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_wraddr(REG,2349)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_wraddr_q <= $unsigned(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_rdcnt_q);
        end
    end

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem(DUALMEM,2347)
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out);
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_aa = redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_wraddr_q;
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_ab = redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_rdcnt_q;
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_dmem (
        .clocken1(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_aa),
        .data_a(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_ab),
        .q_b(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_q = redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_iq[63:0];

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36(DELAY,1726)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_delay_0 <= '0;
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_q <= '0;
        end
        else
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_delay_0 <= $unsigned(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_split_0_mem_q);
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_q <= redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_delay_0;
        end
    end

    // redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_outputreg0(DELAY,2118)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_outputreg0_q <= '0;
        end
        else
        begin
            redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_outputreg0_q <= $unsigned(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_q);
        end
    end

    // i_unnamed_k0_zts6mmstv230(ADD,167)@66
    assign i_unnamed_k0_zts6mmstv230_a = {1'b0, redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv230_b = {1'b0, redist63_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_1_q};
    assign i_unnamed_k0_zts6mmstv230_o = $unsigned(i_unnamed_k0_zts6mmstv230_a) + $unsigned(i_unnamed_k0_zts6mmstv230_b);
    assign i_unnamed_k0_zts6mmstv230_q = i_unnamed_k0_zts6mmstv230_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x(BITSELECT,202)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b = i_unnamed_k0_zts6mmstv230_q[63:0];

    // i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select(BITSELECT,1544)@66
    assign i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b[17:0];

    // redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_notEnable(LOGICAL,2193)
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_notEnable_q = $unsigned(~ (VCC_q));

    // redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_nor(LOGICAL,2194)
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_nor_q = ~ (redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_notEnable_q | redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_sticky_ena_q);

    // redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_last(CONSTANT,2190)
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_last_q = $unsigned(4'b0101);

    // redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmp(LOGICAL,2191)
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmp_b = {1'b0, redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_q};
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmp_q = $unsigned(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_last_q == redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmp_b ? 1'b1 : 1'b0);

    // redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmpReg(REG,2192)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmpReg_q <= $unsigned(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmp_q);
        end
    end

    // redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_sticky_ena(REG,2195)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_nor_q == 1'b1)
        begin
            redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_sticky_ena_q <= $unsigned(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_cmpReg_q);
        end
    end

    // redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_enaAnd(LOGICAL,2196)
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_enaAnd_q = redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_sticky_ena_q & VCC_q;

    // redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt(COUNTER,2188)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_i <= 3'd0;
            redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_i == 3'd5)
            begin
                redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_eq <= 1'b0;
            end
            if (redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_eq == 1'b1)
            begin
                redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_i <= $unsigned(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_i <= $unsigned(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_q = redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_i[2:0];

    // redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_notEnable(LOGICAL,2183)
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_nor(LOGICAL,2184)
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_nor_q = ~ (redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_notEnable_q | redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_sticky_ena_q);

    // redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_last(CONSTANT,2180)
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_last_q = $unsigned(6'b011001);

    // redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmp(LOGICAL,2181)
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmp_b = {1'b0, redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_q};
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmp_q = $unsigned(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_last_q == redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmp_b ? 1'b1 : 1'b0);

    // redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmpReg(REG,2182)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmpReg_q <= $unsigned(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmp_q);
        end
    end

    // redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_sticky_ena(REG,2185)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_nor_q == 1'b1)
        begin
            redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_sticky_ena_q <= $unsigned(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_cmpReg_q);
        end
    end

    // redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_enaAnd(LOGICAL,2186)
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_enaAnd_q = redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_sticky_ena_q & VCC_q;

    // redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt(COUNTER,2178)
    // low=0, high=26, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_i <= 5'd0;
            redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_i == 5'd25)
            begin
                redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_eq <= 1'b0;
            end
            if (redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_eq == 1'b1)
            begin
                redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_i <= $unsigned(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_i) + $unsigned(5'd6);
            end
            else
            begin
                redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_i <= $unsigned(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_q = redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_i[4:0];

    // valid_fanout_reg12(REG,1216)@29 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg12_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg12_q <= $unsigned(redist154_sync_together202_aunroll_x_in_i_valid_28_q);
        end
    end

    // valid_fanout_reg13(REG,1217)@57 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg13_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg13_q <= $unsigned(redist157_sync_together202_aunroll_x_in_i_valid_56_q);
        end
    end

    // i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i104134_push66_k0_zts6mmstv232(BLACKBOX,126)@58
    // out out_feedback_out_66@20000000
    // out out_feedback_valid_out_66@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_arg3_0000ush66_k0_zts6mmstv20 thei_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i104134_push66_k0_zts6mmstv232 (
        .in_data_in(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_q),
        .in_feedback_stall_in_66(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_feedback_stall_out_66),
        .in_keep_going44_fanout_adaptor693(i_llvm_fpga_fanout_i1_keep_going44_fanout_adaptor693_k0_zts6mmstv211_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg13_q),
        .out_data_out(),
        .out_feedback_out_66(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i104134_push66_k0_zts6mmstv232_out_feedback_out_66),
        .out_feedback_valid_out_66(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i104134_push66_k0_zts6mmstv232_out_feedback_valid_out_66),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_notEnable(LOGICAL,1908)
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_notEnable_q = $unsigned(~ (VCC_q));

    // redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_nor(LOGICAL,1909)
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_nor_q = ~ (redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_notEnable_q | redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_sticky_ena_q);

    // redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_last(CONSTANT,1905)
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_last_q = $unsigned(6'b011010);

    // redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmp(LOGICAL,1906)
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmp_b = {1'b0, redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_q};
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmp_q = $unsigned(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_last_q == redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmp_b ? 1'b1 : 1'b0);

    // redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmpReg(REG,1907)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmpReg_q <= $unsigned(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmp_q);
        end
    end

    // redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_sticky_ena(REG,1910)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_nor_q == 1'b1)
        begin
            redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_sticky_ena_q <= $unsigned(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_cmpReg_q);
        end
    end

    // redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_enaAnd(LOGICAL,1911)
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_enaAnd_q = redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_sticky_ena_q & VCC_q;

    // redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt(COUNTER,1903)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_i <= 5'd0;
            redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_i == 5'd26)
            begin
                redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_eq <= 1'b0;
            end
            if (redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_eq == 1'b1)
            begin
                redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_i <= $unsigned(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_i <= $unsigned(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_q = redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_i[4:0];

    // redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_wraddr(REG,1904)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_wraddr_q <= $unsigned(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_q);
        end
    end

    // redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem(DUALMEM,1902)
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_ia = $unsigned(in_c0_eni19451_6_tpl);
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_aa = redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_wraddr_q;
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_ab = redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_rdcnt_q;
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_dmem (
        .clocken1(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_reset0),
        .clock1(clock),
        .address_a(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_aa),
        .data_a(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_ab),
        .q_b(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_q = redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_iq[63:0];

    // i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231(BLACKBOX,102)@30
    // out out_feedback_stall_out_66@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_arg3_f0000pop66_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231 (
        .in_data_in(redist139_sync_together202_aunroll_x_in_c0_eni19451_6_tpl_29_mem_q),
        .in_dir(i_llvm_fpga_fanout_i1_c0_ene1453_fanout_adaptor691_k0_zts6mmstv23_q),
        .in_feedback_in_66(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i104134_push66_k0_zts6mmstv232_out_feedback_out_66),
        .in_feedback_valid_in_66(i_llvm_fpga_push_i64_arg3_fca_0_0_1_extract_i104134_push66_k0_zts6mmstv232_out_feedback_valid_out_66),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg12_q),
        .out_data_out(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out),
        .out_feedback_stall_out_66(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_feedback_stall_out_66),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_wraddr(REG,2179)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_wraddr_q <= $unsigned(5'b11010);
        end
        else
        begin
            redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_wraddr_q <= $unsigned(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_q);
        end
    end

    // redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem(DUALMEM,2177)
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_ia = $unsigned(i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out);
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_aa = redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_wraddr_q;
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_ab = redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_rdcnt_q;
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(5),
        .numwords_a(27),
        .width_b(64),
        .widthad_b(5),
        .numwords_b(27),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_dmem (
        .clocken1(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_reset0),
        .clock1(clock),
        .address_a(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_aa),
        .data_a(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_ab),
        .q_b(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_q = redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_iq[63:0];

    // redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_wraddr(REG,2189)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_wraddr_q <= $unsigned(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_q);
        end
    end

    // redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem(DUALMEM,2187)
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_ia = $unsigned(redist185_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_28_mem_q);
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_aa = redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_wraddr_q;
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_ab = redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_rdcnt_q;
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_dmem (
        .clocken1(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_reset0),
        .clock1(clock),
        .address_a(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_aa),
        .data_a(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_ab),
        .q_b(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_q = redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_iq[63:0];

    // i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select(BITSELECT,1540)@66
    assign i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_b = redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_q[63:54];
    assign i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_c = redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_q[53:36];
    assign i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_d = redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_q[35:18];
    assign i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_e = redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_q[17:0];

    // i_unnamed_k0_zts6mmstv233_ma16_cma(CHAINMULTADD,1526)@66 + 3
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv233_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv233_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv233_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_c0 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_c1 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_a2 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_c2 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_a3 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_c3 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv233_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv233_ma16_cma_ena2, i_unnamed_k0_zts6mmstv233_ma16_cma_ena1, i_unnamed_k0_zts6mmstv233_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv233_ma16_cma_reset, i_unnamed_k0_zts6mmstv233_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv233_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv233_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv233_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv233_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv233_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv233_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv233_ma16_cma_ena2, i_unnamed_k0_zts6mmstv233_ma16_cma_ena1, i_unnamed_k0_zts6mmstv233_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv233_ma16_cma_reset, i_unnamed_k0_zts6mmstv233_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv233_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv233_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv233_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv233_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv233_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv233_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv233_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv233_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv233_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv233_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv233_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv233_sums_align_8(BITSHIFT,1374)@69
    assign i_unnamed_k0_zts6mmstv233_sums_align_8_qint = { i_unnamed_k0_zts6mmstv233_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv233_sums_align_8_q = i_unnamed_k0_zts6mmstv233_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv233_im0_cma(CHAINMULTADD,1507)@66 + 3
    assign i_unnamed_k0_zts6mmstv233_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv233_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv233_im0_cma_ena1 = i_unnamed_k0_zts6mmstv233_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv233_im0_cma_ena2 = i_unnamed_k0_zts6mmstv233_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv233_im0_cma_a0 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv233_im0_cma_c0 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv233_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv233_im0_cma_ena2, i_unnamed_k0_zts6mmstv233_im0_cma_ena1, i_unnamed_k0_zts6mmstv233_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv233_im0_cma_reset, i_unnamed_k0_zts6mmstv233_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv233_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv233_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv233_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv233_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv233_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv233_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv233_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv233_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv233_sums_align_6(BITSHIFT,1372)@69
    assign i_unnamed_k0_zts6mmstv233_sums_align_6_qint = { i_unnamed_k0_zts6mmstv233_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv233_sums_align_6_q = i_unnamed_k0_zts6mmstv233_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv233_im13_cma(CHAINMULTADD,1508)@66 + 3
    assign i_unnamed_k0_zts6mmstv233_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv233_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv233_im13_cma_ena1 = i_unnamed_k0_zts6mmstv233_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv233_im13_cma_ena2 = i_unnamed_k0_zts6mmstv233_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv233_im13_cma_a0 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv233_im13_cma_c0 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv233_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv233_im13_cma_ena2, i_unnamed_k0_zts6mmstv233_im13_cma_ena1, i_unnamed_k0_zts6mmstv233_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv233_im13_cma_reset, i_unnamed_k0_zts6mmstv233_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv233_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv233_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv233_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv233_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv233_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv233_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv233_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv233_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv233_im30_cma(CHAINMULTADD,1509)@66 + 3
    assign i_unnamed_k0_zts6mmstv233_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv233_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv233_im30_cma_ena1 = i_unnamed_k0_zts6mmstv233_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv233_im30_cma_ena2 = i_unnamed_k0_zts6mmstv233_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv233_im30_cma_a0 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv233_im30_cma_c0 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv233_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv233_im30_cma_ena2, i_unnamed_k0_zts6mmstv233_im30_cma_ena1, i_unnamed_k0_zts6mmstv233_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv233_im30_cma_reset, i_unnamed_k0_zts6mmstv233_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv233_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv233_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv233_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv233_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv233_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv233_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv233_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv233_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv233_sums_align_5(BITSHIFT,1371)@69
    assign i_unnamed_k0_zts6mmstv233_sums_align_5_qint = { i_unnamed_k0_zts6mmstv233_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv233_sums_align_5_q = i_unnamed_k0_zts6mmstv233_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv233_sums_join_7(BITJOIN,1373)@69
    assign i_unnamed_k0_zts6mmstv233_sums_join_7_q = {i_unnamed_k0_zts6mmstv233_sums_align_6_q, i_unnamed_k0_zts6mmstv233_im13_cma_q, i_unnamed_k0_zts6mmstv233_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv233_sums_result_add_0_1(ADD,1377)@69 + 1
    assign i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv233_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv233_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv233_ma8_cma(CHAINMULTADD,1525)@66 + 3
    assign i_unnamed_k0_zts6mmstv233_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv233_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv233_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv233_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv233_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv233_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv233_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv233_ma8_cma_c0 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv233_ma8_cma_a1 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv233_ma8_cma_c1 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv233_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv233_ma8_cma_ena2, i_unnamed_k0_zts6mmstv233_ma8_cma_ena1, i_unnamed_k0_zts6mmstv233_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv233_ma8_cma_reset, i_unnamed_k0_zts6mmstv233_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv233_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv233_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv233_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv233_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv233_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv233_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv233_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv233_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv233_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv233_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv233_sums_align_3(BITSHIFT,1369)@69
    assign i_unnamed_k0_zts6mmstv233_sums_align_3_qint = { i_unnamed_k0_zts6mmstv233_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv233_sums_align_3_q = i_unnamed_k0_zts6mmstv233_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv233_ma33_cma(CHAINMULTADD,1528)@66 + 3
    assign i_unnamed_k0_zts6mmstv233_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv233_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv233_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv233_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv233_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv233_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv233_ma33_cma_a0 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv233_ma33_cma_c0 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv233_ma33_cma_a1 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv233_ma33_cma_c1 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv233_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv233_ma33_cma_ena2, i_unnamed_k0_zts6mmstv233_ma33_cma_ena1, i_unnamed_k0_zts6mmstv233_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv233_ma33_cma_reset, i_unnamed_k0_zts6mmstv233_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv233_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv233_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv233_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv233_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv233_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv233_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv233_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv233_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv233_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv233_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv233_sums_align_2(BITSHIFT,1368)@69
    assign i_unnamed_k0_zts6mmstv233_sums_align_2_qint = { i_unnamed_k0_zts6mmstv233_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv233_sums_align_2_q = i_unnamed_k0_zts6mmstv233_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv233_sums_join_4(BITJOIN,1370)@69
    assign i_unnamed_k0_zts6mmstv233_sums_join_4_q = {i_unnamed_k0_zts6mmstv233_sums_align_3_q, i_unnamed_k0_zts6mmstv233_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv233_ma3_cma(CHAINMULTADD,1524)@66 + 3
    assign i_unnamed_k0_zts6mmstv233_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv233_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv233_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv233_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv233_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv233_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv233_ma3_cma_a0 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv233_ma3_cma_c0 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv233_ma3_cma_a1 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv233_ma3_cma_c1 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv233_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv233_ma3_cma_ena2, i_unnamed_k0_zts6mmstv233_ma3_cma_ena1, i_unnamed_k0_zts6mmstv233_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv233_ma3_cma_reset, i_unnamed_k0_zts6mmstv233_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv233_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv233_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv233_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv233_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv233_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv233_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv233_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv233_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv233_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv233_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv233_sums_align_0(BITSHIFT,1366)@69
    assign i_unnamed_k0_zts6mmstv233_sums_align_0_qint = { i_unnamed_k0_zts6mmstv233_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv233_sums_align_0_q = i_unnamed_k0_zts6mmstv233_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv233_ma25_cma(CHAINMULTADD,1527)@66 + 3
    assign i_unnamed_k0_zts6mmstv233_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv233_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv233_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv233_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv233_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv233_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv233_ma25_cma_a0 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv233_ma25_cma_c0 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv233_ma25_cma_a1 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv233_ma25_cma_c1 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv233_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv233_ma25_cma_ena2, i_unnamed_k0_zts6mmstv233_ma25_cma_ena1, i_unnamed_k0_zts6mmstv233_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv233_ma25_cma_reset, i_unnamed_k0_zts6mmstv233_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv233_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv233_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv233_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv233_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv233_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv233_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv233_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv233_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv233_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv233_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv233_im38_cma(CHAINMULTADD,1510)@66 + 3
    assign i_unnamed_k0_zts6mmstv233_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv233_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv233_im38_cma_ena1 = i_unnamed_k0_zts6mmstv233_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv233_im38_cma_ena2 = i_unnamed_k0_zts6mmstv233_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv233_im38_cma_a0 = i_unnamed_k0_zts6mmstv233_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv233_im38_cma_c0 = i_unnamed_k0_zts6mmstv233_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv233_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv233_im38_cma_ena2, i_unnamed_k0_zts6mmstv233_im38_cma_ena1, i_unnamed_k0_zts6mmstv233_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv233_im38_cma_reset, i_unnamed_k0_zts6mmstv233_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv233_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv233_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv233_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv233_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv233_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv233_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv233_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv233_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv233_sums_join_1(BITJOIN,1367)@69
    assign i_unnamed_k0_zts6mmstv233_sums_join_1_q = {i_unnamed_k0_zts6mmstv233_sums_align_0_q, i_unnamed_k0_zts6mmstv233_ma25_cma_q, i_unnamed_k0_zts6mmstv233_im38_cma_q};

    // i_unnamed_k0_zts6mmstv233_sums_result_add_0_0(ADD,1376)@69 + 1
    assign i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv233_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv233_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv233_sums_result_add_1_0(ADD,1378)@70
    assign i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv233_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv233_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x(BITSELECT,203)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_in = i_unnamed_k0_zts6mmstv233_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_in[63:0];

    // redist162_bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_b_1(DELAY,1710)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist162_bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist162_bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv236(ADD,169)@71
    assign i_unnamed_k0_zts6mmstv236_a = {1'b0, redist162_bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv236_b = {1'b0, redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv236_o = $unsigned(i_unnamed_k0_zts6mmstv236_a) + $unsigned(i_unnamed_k0_zts6mmstv236_b);
    assign i_unnamed_k0_zts6mmstv236_q = i_unnamed_k0_zts6mmstv236_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv236_sel_x(BITSELECT,204)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv236_sel_x_b = i_unnamed_k0_zts6mmstv236_q[63:0];

    // i_unnamed_k0_zts6mmstv238(ADD,170)@71
    assign i_unnamed_k0_zts6mmstv238_a = {1'b0, bgTrunc_i_unnamed_k0_zts6mmstv236_sel_x_b};
    assign i_unnamed_k0_zts6mmstv238_b = {1'b0, redist253_i_llvm_fpga_pop_i64_acl_0_i280_2_pop52_k0_zts6mmstv237_out_data_out_5_outputreg0_q};
    assign i_unnamed_k0_zts6mmstv238_o = $unsigned(i_unnamed_k0_zts6mmstv238_a) + $unsigned(i_unnamed_k0_zts6mmstv238_b);
    assign i_unnamed_k0_zts6mmstv238_q = i_unnamed_k0_zts6mmstv238_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x(BITSELECT,205)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x_b = i_unnamed_k0_zts6mmstv238_q[63:0];

    // dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,230)@71
    assign dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x_b[61:0];

    // redist130_dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x_b_1(DELAY,1678)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist130_dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist130_dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= $unsigned(dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // dupName_9_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,231)@72
    assign dupName_9_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist130_dupName_9_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_const_1_q};

    // valid_fanout_reg17(REG,1221)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg17_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg17_q <= $unsigned(redist159_sync_together202_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239(BLACKBOX,138)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000ffer9_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239 (
        .in_buffer_in(in_arg1),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg17_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_select_63(BITSELECT,141)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_join(BITJOIN,140)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_const_9_q};

    // dupName_9_i_unnamed_k0_zts6mmstv20_add_x(ADD,228)@72
    assign dupName_9_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg1_sync_buffer9_k0_zts6mmstv239_vt_join_q};
    assign dupName_9_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_9_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_9_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_9_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_9_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_9_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_9_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_9_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,233)@72
    assign dupName_9_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_9_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv240_vt_select_63(BITSELECT,173)@72
    assign i_unnamed_k0_zts6mmstv240_vt_select_63_b = dupName_9_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv240_vt_join(BITJOIN,172)@72
    assign i_unnamed_k0_zts6mmstv240_vt_join_q = {i_unnamed_k0_zts6mmstv240_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_const_1_q};

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_select_63(BITSELECT,153)@72
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_select_63_b = i_unnamed_k0_zts6mmstv240_vt_join_q[63:2];

    // i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_join(BITJOIN,152)@72
    assign i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_join_q = {i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_select_63_b, i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_const_1_q};

    // redist173_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_42(DELAY,1721)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist173_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_42_q <= '0;
        end
        else
        begin
            redist173_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_42_q <= $unsigned(redist172_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_41_outputreg0_q);
        end
    end

    // redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_notEnable(LOGICAL,2203)
    assign redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_nor(LOGICAL,2204)
    assign redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_nor_q = ~ (redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_notEnable_q | redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_sticky_ena_q);

    // redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_last(CONSTANT,2200)
    assign redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_last_q = $unsigned(3'b011);

    // redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_cmp(LOGICAL,2201)
    assign redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_cmp_q = $unsigned(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_last_q == redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_q ? 1'b1 : 1'b0);

    // redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_cmpReg(REG,2202)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_cmpReg_q <= $unsigned(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_cmp_q);
        end
    end

    // redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_sticky_ena(REG,2205)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_nor_q == 1'b1)
        begin
            redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_sticky_ena_q <= $unsigned(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_cmpReg_q);
        end
    end

    // redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_enaAnd(LOGICAL,2206)
    assign redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_enaAnd_q = redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_sticky_ena_q & VCC_q;

    // redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt(COUNTER,2198)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_i <= 3'd0;
            redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_i == 3'd3)
            begin
                redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_eq <= 1'b0;
            end
            if (redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_eq == 1'b1)
            begin
                redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_i <= $unsigned(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_i <= $unsigned(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_q = redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_i[2:0];

    // redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_wraddr(REG,2199)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_wraddr_q <= $unsigned(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_q);
        end
    end

    // redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem(DUALMEM,2197)
    assign redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_ia = $unsigned(redist186_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_36_mem_q);
    assign redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_aa = redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_wraddr_q;
    assign redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_ab = redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_rdcnt_q;
    assign redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_dmem (
        .clocken1(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_reset0),
        .clock1(clock),
        .address_a(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_aa),
        .data_a(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_ab),
        .q_b(redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_q = redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_iq[63:0];

    // redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_notEnable(LOGICAL,2125)
    assign redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_nor(LOGICAL,2126)
    assign redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_nor_q = ~ (redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_notEnable_q | redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_sticky_ena_q);

    // redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_last(CONSTANT,2122)
    assign redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_last_q = $unsigned(3'b011);

    // redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_cmp(LOGICAL,2123)
    assign redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_cmp_q = $unsigned(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_last_q == redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_q ? 1'b1 : 1'b0);

    // redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_cmpReg(REG,2124)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_cmpReg_q <= $unsigned(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_cmp_q);
        end
    end

    // redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_sticky_ena(REG,2127)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_nor_q == 1'b1)
        begin
            redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_sticky_ena_q <= $unsigned(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_cmpReg_q);
        end
    end

    // redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_enaAnd(LOGICAL,2128)
    assign redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_enaAnd_q = redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_sticky_ena_q & VCC_q;

    // redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt(COUNTER,2120)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_i <= 3'd0;
            redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_i == 3'd3)
            begin
                redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_eq <= 1'b0;
            end
            if (redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_eq == 1'b1)
            begin
                redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_i <= $unsigned(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_i <= $unsigned(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_q = redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_i[2:0];

    // redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_wraddr(REG,2121)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_wraddr_q <= $unsigned(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_q);
        end
    end

    // redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem(DUALMEM,2119)
    assign redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_ia = $unsigned(redist178_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_36_outputreg0_q);
    assign redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_aa = redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_wraddr_q;
    assign redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_ab = redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_rdcnt_q;
    assign redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_dmem (
        .clocken1(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_reset0),
        .clock1(clock),
        .address_a(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_aa),
        .data_a(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_ab),
        .q_b(redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_q = redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_iq[63:0];

    // redist165_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_2(DELAY,1713)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist165_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_2_q <= '0;
        end
        else
        begin
            redist165_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_2_q <= $unsigned(redist164_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_1_q);
        end
    end

    // redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_notEnable(LOGICAL,1858)
    assign redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_nor(LOGICAL,1859)
    assign redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_nor_q = ~ (redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_notEnable_q | redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_sticky_ena_q);

    // redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_last(CONSTANT,1855)
    assign redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_last_q = $unsigned(3'b011);

    // redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_cmp(LOGICAL,1856)
    assign redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_cmp_q = $unsigned(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_last_q == redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_q ? 1'b1 : 1'b0);

    // redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_cmpReg(REG,1857)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_cmpReg_q <= $unsigned(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_cmp_q);
        end
    end

    // redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_sticky_ena(REG,1860)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_nor_q == 1'b1)
        begin
            redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_sticky_ena_q <= $unsigned(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_cmpReg_q);
        end
    end

    // redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_enaAnd(LOGICAL,1861)
    assign redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_enaAnd_q = redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_sticky_ena_q & VCC_q;

    // redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt(COUNTER,1853)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_i <= 3'd0;
            redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_i == 3'd3)
            begin
                redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_eq <= 1'b0;
            end
            if (redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_eq == 1'b1)
            begin
                redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_i <= $unsigned(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_i <= $unsigned(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_q = redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_i[2:0];

    // redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_wraddr(REG,1854)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_wraddr_q <= $unsigned(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_q);
        end
    end

    // redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem(DUALMEM,1852)
    assign redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_ia = $unsigned(redist63_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_1_q);
    assign redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_aa = redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_wraddr_q;
    assign redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_ab = redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_rdcnt_q;
    assign redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_dmem (
        .clocken1(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_reset0),
        .clock1(clock),
        .address_a(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_aa),
        .data_a(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_ab),
        .q_b(redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_q = redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_iq[63:0];

    // redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_notEnable(LOGICAL,2243)
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_notEnable_q = $unsigned(~ (VCC_q));

    // redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_nor(LOGICAL,2244)
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_nor_q = ~ (redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_notEnable_q | redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_sticky_ena_q);

    // redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_last(CONSTANT,2240)
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_last_q = $unsigned(7'b0100111);

    // redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmp(LOGICAL,2241)
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmp_b = {1'b0, redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_q};
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmp_q = $unsigned(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_last_q == redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmp_b ? 1'b1 : 1'b0);

    // redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmpReg(REG,2242)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmpReg_q <= $unsigned(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmp_q);
        end
    end

    // redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_sticky_ena(REG,2245)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_nor_q == 1'b1)
        begin
            redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_sticky_ena_q <= $unsigned(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_cmpReg_q);
        end
    end

    // redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_enaAnd(LOGICAL,2246)
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_enaAnd_q = redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_sticky_ena_q & VCC_q;

    // redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt(COUNTER,2238)
    // low=0, high=40, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_i <= 6'd0;
            redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_i == 6'd39)
            begin
                redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_eq <= 1'b0;
            end
            if (redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_eq == 1'b1)
            begin
                redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_i <= $unsigned(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_i) + $unsigned(6'd24);
            end
            else
            begin
                redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_i <= $unsigned(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_q = redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_i[5:0];

    // redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_wraddr(REG,2239)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_wraddr_q <= $unsigned(6'b101000);
        end
        else
        begin
            redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_wraddr_q <= $unsigned(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_q);
        end
    end

    // redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem(DUALMEM,2237)
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_ia = $unsigned(redist254_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_28_mem_q);
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_aa = redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_wraddr_q;
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_ab = redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_rdcnt_q;
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(41),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(41),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_dmem (
        .clocken1(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_reset0),
        .clock1(clock),
        .address_a(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_aa),
        .data_a(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_ab),
        .q_b(redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_q = redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_iq[63:0];

    // redist263_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_44(DELAY,1811)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist263_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_44 ( .xin(redist262_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_29_q), .xout(redist263_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist267_i_first_cleanup_xor50_k0_zts6mmstv27_q_16(DELAY,1815)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist267_i_first_cleanup_xor50_k0_zts6mmstv27_q_16 ( .xin(i_first_cleanup_xor50_k0_zts6mmstv27_q), .xout(redist267_i_first_cleanup_xor50_k0_zts6mmstv27_q_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // sync_out_aunroll_x(GPOUT,226)@72
    assign out_c0_exi25496_0_tpl = GND_q;
    assign out_c0_exi25496_1_tpl = redist267_i_first_cleanup_xor50_k0_zts6mmstv27_q_16_q;
    assign out_c0_exi25496_2_tpl = redist263_i_llvm_fpga_pipeline_keep_going44_k0_zts6mmstv29_out_data_out_44_q;
    assign out_c0_exi25496_3_tpl = redist255_i_llvm_fpga_pop_i64_acl_080_i285_pop12107_pop58_k0_zts6mmstv218_out_data_out_70_mem_q;
    assign out_c0_exi25496_4_tpl = redist64_resFinalIntDiv_uid1203_i_unnamed_k0_zts6mmstv223_q_7_mem_q;
    assign out_c0_exi25496_5_tpl = redist165_bgTrunc_i_decomposed619_k0_zts6mmstv227_sel_x_b_2_q;
    assign out_c0_exi25496_6_tpl = redist179_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i107137_pop67_k0_zts6mmstv228_out_data_out_42_mem_q;
    assign out_c0_exi25496_7_tpl = redist187_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i104134_pop66_k0_zts6mmstv231_out_data_out_42_mem_q;
    assign out_c0_exi25496_8_tpl = redist173_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i109140_pop68_k0_zts6mmstv234_out_data_out_42_q;
    assign out_c0_exi25496_9_tpl = i_memcoalesce_bitcast_zts6mmstv2_fpgaunique_2_k0_zts6mmstv242_vt_join_q;
    assign out_c0_exi25496_10_tpl = redist175_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i90146_pop70_k0_zts6mmstv243_out_data_out_42_mem_q;
    assign out_c0_exi25496_11_tpl = redist181_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i87149_pop71_k0_zts6mmstv246_out_data_out_42_mem_q;
    assign out_c0_exi25496_12_tpl = redist169_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i92143_pop69_k0_zts6mmstv249_out_data_out_42_q;
    assign out_c0_exi25496_13_tpl = i_unnamed_k0_zts6mmstv254_vt_join_q;
    assign out_c0_exi25496_14_tpl = i_unnamed_k0_zts6mmstv260_vt_join_q;
    assign out_c0_exi25496_15_tpl = redist167_i_masked53_k0_zts6mmstv273_q_16_q;
    assign out_c0_exi25496_16_tpl = redist259_i_llvm_fpga_pop_i1_exitcond5499_pop56_k0_zts6mmstv274_out_data_out_6_q;
    assign out_c0_exi25496_17_tpl = redist256_i_llvm_fpga_pop_i1_notcmp88103_pop57_k0_zts6mmstv276_out_data_out_6_q;
    assign out_c0_exi25496_18_tpl = redist171_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i111_pop59_k0_zts6mmstv278_out_data_out_14_mem_q;
    assign out_c0_exi25496_19_tpl = redist177_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i114_pop60_k0_zts6mmstv280_out_data_out_14_mem_q;
    assign out_c0_exi25496_20_tpl = redist184_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i117_pop61_k0_zts6mmstv282_out_data_out_14_mem_q;
    assign out_c0_exi25496_21_tpl = redist170_i_llvm_fpga_pop_i64_arg4_fca_0_0_1_extract_i76120_pop62_k0_zts6mmstv284_out_data_out_14_mem_q;
    assign out_c0_exi25496_22_tpl = redist176_i_llvm_fpga_pop_i64_arg4_fca_0_0_0_extract_i74123_pop63_k0_zts6mmstv286_out_data_out_14_mem_q;
    assign out_c0_exi25496_23_tpl = redist183_i_llvm_fpga_pop_i64_arg3_fca_0_0_1_extract_i71126_pop64_k0_zts6mmstv288_out_data_out_42_mem_q;
    assign out_c0_exi25496_24_tpl = redist258_i_llvm_fpga_pop_i1_memdep_phi41_pop15130_pop65_k0_zts6mmstv290_out_data_out_42_q;
    assign out_c0_exi25496_25_tpl = redist134_sync_together202_aunroll_x_in_c0_eni19451_1_tpl_71_q;
    assign out_o_valid = valid_fanout_reg0_q;
    assign out_unnamed_k0_ZTS6MMstv212 = GND_q;

endmodule
