git clone --depth 1 --no-tags https://github.com/josh-macfie/Ultra96_Blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280728588
git clone --depth 1 --no-tags https://github.com/kamal2919/RISC-MIPS32-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282644883
git clone --depth 1 --no-tags https://github.com/NatsukiNateYamashita/NTU2019_ComputerArchitecture_TermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282934405
git clone --depth 1 --no-tags https://github.com/neftalics/P1-ARCH-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281722787
git clone --depth 1 --no-tags https://github.com/nilswiersma/opentitan-aes-netlist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283559125
git clone --depth 1 --no-tags https://github.com/UsamaEmam/DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281834407
git clone --depth 1 --no-tags https://github.com/KamyarNasiri/FUM_MIPS_PIPELINE_veilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280487766
git clone --depth 1 --no-tags https://github.com/whsksl0823/Verilog_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280610822
git clone --depth 1 --no-tags https://github.com/tweakoz/ultrazed_ev_cc_hello_pl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280564474
git clone --depth 1 --no-tags https://github.com/MadushaShanaka/CO224-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279898578
git clone --depth 1 --no-tags https://github.com/DevarakondaMohitVarsha/Single-Cycle-32-bit-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279887430
git clone --depth 1 --no-tags https://github.com/fat1nad/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279960775
git clone --depth 1 --no-tags https://github.com/mateonoel2/ProyectoArqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279970526
git clone --depth 1 --no-tags https://github.com/spugnut/FPGASDRAMController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282464422
git clone --depth 1 --no-tags https://github.com/hygn/FPGADSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282474655
git clone --depth 1 --no-tags https://github.com/Nymeria18/VGA-Controller-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281200546
git clone --depth 1 --no-tags https://github.com/eslam2xm/simple-PWM-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276101746
git clone --depth 1 --no-tags https://github.com/Shifa-1995/shifa_vahora.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276170300
git clone --depth 1 --no-tags https://github.com/saitama0300/DigitalArithmeticTopology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275234863
git clone --depth 1 --no-tags https://github.com/scyq/Principles-of-Computer-Organization-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275897245
git clone --depth 1 --no-tags https://github.com/WalkerLau/DetectHumanFaces.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289793148
git clone --depth 1 --no-tags https://github.com/SocialistDalao/UltraMIPS_NSCSCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289645738
git clone --depth 1 --no-tags https://github.com/jerrylioon/Solutions-to-HDLbits-Verilog-sets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287456282
git clone --depth 1 --no-tags https://github.com/qing-2/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289451584
git clone --depth 1 --no-tags https://github.com/shivanishah269/risc-v-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290528140
git clone --depth 1 --no-tags https://github.com/nickson-jose/vsdstdcelldesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287260768
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-SHA-Family.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292003322
git clone --depth 1 --no-tags https://github.com/OVGN/OpenIRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290337842
git clone --depth 1 --no-tags https://github.com/techmexdev/fromthetransistor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290937145
git clone --depth 1 --no-tags https://github.com/praharshapm/vsdmixedsignalflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286109754
git clone --depth 1 --no-tags https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289562207
git clone --depth 1 --no-tags https://github.com/john9636/SortingNetwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286471827
git clone --depth 1 --no-tags https://github.com/puhitaku/nintendo-switch-i2s-to-spdif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287110958
git clone --depth 1 --no-tags https://github.com/DaveBerkeley/serv_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284904780
git clone --depth 1 --no-tags https://github.com/Tan-YiFan/DigitalLogic-Autumn2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289493756
git clone --depth 1 --no-tags https://github.com/fluctlight001/cpu_for_nscscc2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289961271
git clone --depth 1 --no-tags https://github.com/SLink-Protocol/S-Link.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285886467
git clone --depth 1 --no-tags https://github.com/nmoroze/lemoncore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291335907
git clone --depth 1 --no-tags https://github.com/gatelabdavis/RANE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285904196
git clone --depth 1 --no-tags https://github.com/lnis-uofu/JPEG_LS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286580794
git clone --depth 1 --no-tags https://github.com/Gourav0486/AES-Core-engine-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286078483
git clone --depth 1 --no-tags https://github.com/bradleyeckert/chad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291378825
git clone --depth 1 --no-tags https://github.com/tianxiaohuahua/FPGA-Robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283902817
git clone --depth 1 --no-tags https://github.com/y-C-x/HDLBits_Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285595076
git clone --depth 1 --no-tags https://github.com/acmert/kyber-polmul-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289060989
git clone --depth 1 --no-tags https://github.com/sjj-star/automatically-generate-Wallace-Tree-VerilogHDL-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285893734
git clone --depth 1 --no-tags https://github.com/412910609/galvoMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284904036
git clone --depth 1 --no-tags https://github.com/zdszx/Modexpowering3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288125110
git clone --depth 1 --no-tags https://github.com/basil2000/Modulator-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285908697
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_ram_tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285118429
git clone --depth 1 --no-tags https://github.com/RISCV-MYTH-WORKSHOP/RISC-V-CPU-Core-using-TL-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290528787
git clone --depth 1 --no-tags https://github.com/no2fpga/no2misc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291532843
git clone --depth 1 --no-tags https://github.com/Archit-halder/Viterbi-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287027133
git clone --depth 1 --no-tags https://github.com/no2fpga/no2e1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291534379
git clone --depth 1 --no-tags https://github.com/tomverbeure/sidechan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286196711
git clone --depth 1 --no-tags https://github.com/wzd1360/composite-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290516221
git clone --depth 1 --no-tags https://github.com/UzixLS/ncomputing-l230.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292236286
git clone --depth 1 --no-tags https://github.com/kuchynski/Ethercat-slave-ip-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292101057
git clone --depth 1 --no-tags https://github.com/shahsaumya00/Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290800447
git clone --depth 1 --no-tags https://github.com/tarlaun/CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285759077
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Amstrad-PCW_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287825634
git clone --depth 1 --no-tags https://github.com/uestcXJW/FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286946964
git clone --depth 1 --no-tags https://github.com/jianglinjieGD/multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291936506
git clone --depth 1 --no-tags https://github.com/redchenjs/clock_data_recovery_max10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286041083
git clone --depth 1 --no-tags https://github.com/flywang606/video_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289300524
git clone --depth 1 --no-tags https://github.com/marsohod4you/M02mini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291624485
git clone --depth 1 --no-tags https://github.com/rschlaikjer/fpga-3-softcores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289806795
git clone --depth 1 --no-tags https://github.com/JourneyBean/SCNU-FPGA-Curriculum-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286461635
git clone --depth 1 --no-tags https://github.com/ChrisPVille/h8-dumper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290657771
git clone --depth 1 --no-tags https://github.com/ultraembedded/ecpix5-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289109772
git clone --depth 1 --no-tags https://github.com/grc5/VLSI_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290672663
git clone --depth 1 --no-tags https://github.com/kalhorghazal/CORDIC-Vectoring-Mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288199362
git clone --depth 1 --no-tags https://github.com/Moh-Joshaghani/MIPS-based-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286135828
git clone --depth 1 --no-tags https://github.com/ultraembedded/orangecrab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289324115
git clone --depth 1 --no-tags https://github.com/JohnsonZ-microe/Design-of-Real-time-Figure-Recognition-Algorithm-Based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292207689
git clone --depth 1 --no-tags https://github.com/SureshNambi/DeBAM_Decoder_based_Approximate_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292277722
git clone --depth 1 --no-tags https://github.com/KwokhoTsui/MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285503881
git clone --depth 1 --no-tags https://github.com/vipinkmenon/openNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287318380
git clone --depth 1 --no-tags https://github.com/Vishal1128/Advanced_Encryption_Standard_Algorithm_to_Encrypt_Data_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287473136
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2019_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284203119
git clone --depth 1 --no-tags https://github.com/Pavendhan-PAV/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288983399
git clone --depth 1 --no-tags https://github.com/rkrajnc/mandelbrot_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290572613
git clone --depth 1 --no-tags https://github.com/easter-mips/nscscc2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289914126
git clone --depth 1 --no-tags https://github.com/zhang-xun/OpenCGRA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292053726
git clone --depth 1 --no-tags https://github.com/PaletiKrishnasai/VLSI_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286924844
git clone --depth 1 --no-tags https://github.com/ShaoChiWu/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289958669
git clone --depth 1 --no-tags https://github.com/fanhanwei/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283978411
git clone --depth 1 --no-tags https://github.com/ZoRoronoa/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284597901
git clone --depth 1 --no-tags https://github.com/anasvag575/FPGA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287957482
git clone --depth 1 --no-tags https://github.com/antmicro/fastvdma-verilog-axi-in-axis-out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287211090
git clone --depth 1 --no-tags https://github.com/f20170227/RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287939298
git clone --depth 1 --no-tags https://github.com/yasnakateb/PipelinedMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291307695
git clone --depth 1 --no-tags https://github.com/nick-nuti/DE10-lite-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284107396
git clone --depth 1 --no-tags https://github.com/SaltyFishX/UARTCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288344240
git clone --depth 1 --no-tags https://github.com/Ishkhanants/verilog-alu-sqrt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292224332
git clone --depth 1 --no-tags https://github.com/swift-fox/stupidly-simple-ml-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288921742
git clone --depth 1 --no-tags https://github.com/shubham25121999/UART-Communication-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286505363
