LIBRARY IEEE;
use IEEE.std_logic_1164.all;

Entity operacao_OR IS
PORT (

a,b :in std_logic_vector(3 downto 0;
s :out std_logic_vector (3 downto 0);
);

end operacao_OR;
architecture arq_half_adder of half_adder is
begin

s0 <= a0 xor b0;
c1 <= a0 and b0;

end arq_half_adder;