<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91_tc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91_tc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-at91/include/mach/at91_tc.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) SAN People</span>
<span class="cm"> *</span>
<span class="cm"> * Timer/Counter Unit (TC) registers.</span>
<span class="cm"> * Based on AT91RM9200 datasheet revision E.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91_TC_H</span>
<span class="cp">#define AT91_TC_H</span>

<span class="cp">#define AT91_TC_BCR		0xc0		</span><span class="cm">/* TC Block Control Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_SYNC		(1 &lt;&lt; 0)	</span><span class="cm">/* Synchro Command */</span><span class="cp"></span>

<span class="cp">#define AT91_TC_BMR		0xc4		</span><span class="cm">/* TC Block Mode Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_TC0XC0S		(3 &lt;&lt; 0)	</span><span class="cm">/* External Clock Signal 0 Selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_TC0XC0S_TCLK0		(0 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_TC_TC0XC0S_NONE		(1 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_TC_TC0XC0S_TIOA1		(2 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_TC_TC0XC0S_TIOA2		(3 &lt;&lt; 0)</span>
<span class="cp">#define		AT91_TC_TC1XC1S		(3 &lt;&lt; 2)	</span><span class="cm">/* External Clock Signal 1 Selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_TC1XC1S_TCLK1		(0 &lt;&lt; 2)</span>
<span class="cp">#define			AT91_TC_TC1XC1S_NONE		(1 &lt;&lt; 2)</span>
<span class="cp">#define			AT91_TC_TC1XC1S_TIOA0		(2 &lt;&lt; 2)</span>
<span class="cp">#define			AT91_TC_TC1XC1S_TIOA2		(3 &lt;&lt; 2)</span>
<span class="cp">#define		AT91_TC_TC2XC2S		(3 &lt;&lt; 4)	</span><span class="cm">/* External Clock Signal 2 Selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_TC2XC2S_TCLK2		(0 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_TC_TC2XC2S_NONE		(1 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_TC_TC2XC2S_TIOA0		(2 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_TC_TC2XC2S_TIOA1		(3 &lt;&lt; 4)</span>


<span class="cp">#define AT91_TC_CCR		0x00		</span><span class="cm">/* Channel Control Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_CLKEN		(1 &lt;&lt; 0)	</span><span class="cm">/* Counter Clock Enable Command */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_CLKDIS		(1 &lt;&lt; 1)	</span><span class="cm">/* Counter CLock Disable Command */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_SWTRG		(1 &lt;&lt; 2)	</span><span class="cm">/* Software Trigger Command */</span><span class="cp"></span>

<span class="cp">#define AT91_TC_CMR		0x04		</span><span class="cm">/* Channel Mode Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_TCCLKS		(7 &lt;&lt; 0)	</span><span class="cm">/* Capture/Waveform Mode: Clock Selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_TIMER_CLOCK1		(0 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_TC_TIMER_CLOCK2		(1 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_TC_TIMER_CLOCK3		(2 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_TC_TIMER_CLOCK4		(3 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_TC_TIMER_CLOCK5		(4 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_TC_XC0			(5 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_TC_XC1			(6 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_TC_XC2			(7 &lt;&lt; 0)</span>
<span class="cp">#define		AT91_TC_CLKI		(1 &lt;&lt; 3)	</span><span class="cm">/* Capture/Waveform Mode: Clock Invert */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_BURST		(3 &lt;&lt; 4)	</span><span class="cm">/* Capture/Waveform Mode: Burst Signal Selection */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_LDBSTOP		(1 &lt;&lt; 6)	</span><span class="cm">/* Capture Mode: Counter Clock Stopped with TB Loading */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_LDBDIS		(1 &lt;&lt; 7)	</span><span class="cm">/* Capture Mode: Counter Clock Disable with RB Loading */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_ETRGEDG		(3 &lt;&lt; 8)	</span><span class="cm">/* Capture Mode: External Trigger Edge Selection */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_ABETRG		(1 &lt;&lt; 10)	</span><span class="cm">/* Capture Mode: TIOA or TIOB External Trigger Selection */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_CPCTRG		(1 &lt;&lt; 14)	</span><span class="cm">/* Capture Mode: RC Compare Trigger Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_WAVE		(1 &lt;&lt; 15)	</span><span class="cm">/* Capture/Waveform mode */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_LDRA		(3 &lt;&lt; 16)	</span><span class="cm">/* Capture Mode: RA Loading Selection */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_LDRB		(3 &lt;&lt; 18)	</span><span class="cm">/* Capture Mode: RB Loading Selection */</span><span class="cp"></span>

<span class="cp">#define		AT91_TC_CPCSTOP		(1 &lt;&lt;  6)	</span><span class="cm">/* Waveform Mode: Counter Clock Stopped with RC Compare */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_CPCDIS		(1 &lt;&lt;  7)	</span><span class="cm">/* Waveform Mode: Counter Clock Disable with RC Compare */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_EEVTEDG		(3 &lt;&lt;  8)	</span><span class="cm">/* Waveform Mode: External Event Edge Selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_EEVTEDG_NONE		(0 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_TC_EEVTEDG_RISING		(1 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_TC_EEVTEDG_FALLING		(2 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_TC_EEVTEDG_BOTH		(3 &lt;&lt; 8)</span>
<span class="cp">#define		AT91_TC_EEVT		(3 &lt;&lt; 10)	</span><span class="cm">/* Waveform Mode: External Event Selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_EEVT_TIOB		(0 &lt;&lt; 10)</span>
<span class="cp">#define			AT91_TC_EEVT_XC0		(1 &lt;&lt; 10)</span>
<span class="cp">#define			AT91_TC_EEVT_XC1		(2 &lt;&lt; 10)</span>
<span class="cp">#define			AT91_TC_EEVT_XC2		(3 &lt;&lt; 10)</span>
<span class="cp">#define		AT91_TC_ENETRG		(1 &lt;&lt; 12)	</span><span class="cm">/* Waveform Mode: External Event Trigger Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_WAVESEL		(3 &lt;&lt; 13)	</span><span class="cm">/* Waveform Mode: Waveform Selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_WAVESEL_UP		(0 &lt;&lt; 13)</span>
<span class="cp">#define			AT91_TC_WAVESEL_UP_AUTO		(2 &lt;&lt; 13)</span>
<span class="cp">#define			AT91_TC_WAVESEL_UPDOWN		(1 &lt;&lt; 13)</span>
<span class="cp">#define			AT91_TC_WAVESEL_UPDOWN_AUTO	(3 &lt;&lt; 13)</span>
<span class="cp">#define		AT91_TC_ACPA		(3 &lt;&lt; 16)	</span><span class="cm">/* Waveform Mode: RA Compare Effect on TIOA */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_ACPA_NONE		(0 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_TC_ACPA_SET		(1 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_TC_ACPA_CLEAR		(2 &lt;&lt; 16)</span>
<span class="cp">#define			AT91_TC_ACPA_TOGGLE		(3 &lt;&lt; 16)</span>
<span class="cp">#define		AT91_TC_ACPC		(3 &lt;&lt; 18)	</span><span class="cm">/* Waveform Mode: RC Compre Effect on TIOA */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_ACPC_NONE		(0 &lt;&lt; 18)</span>
<span class="cp">#define			AT91_TC_ACPC_SET		(1 &lt;&lt; 18)</span>
<span class="cp">#define			AT91_TC_ACPC_CLEAR		(2 &lt;&lt; 18)</span>
<span class="cp">#define			AT91_TC_ACPC_TOGGLE		(3 &lt;&lt; 18)</span>
<span class="cp">#define		AT91_TC_AEEVT		(3 &lt;&lt; 20)	</span><span class="cm">/* Waveform Mode: External Event Effect on TIOA */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_AEEVT_NONE		(0 &lt;&lt; 20)</span>
<span class="cp">#define			AT91_TC_AEEVT_SET		(1 &lt;&lt; 20)</span>
<span class="cp">#define			AT91_TC_AEEVT_CLEAR		(2 &lt;&lt; 20)</span>
<span class="cp">#define			AT91_TC_AEEVT_TOGGLE		(3 &lt;&lt; 20)</span>
<span class="cp">#define		AT91_TC_ASWTRG		(3 &lt;&lt; 22)	</span><span class="cm">/* Waveform Mode: Software Trigger Effect on TIOA */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_ASWTRG_NONE		(0 &lt;&lt; 22)</span>
<span class="cp">#define			AT91_TC_ASWTRG_SET		(1 &lt;&lt; 22)</span>
<span class="cp">#define			AT91_TC_ASWTRG_CLEAR		(2 &lt;&lt; 22)</span>
<span class="cp">#define			AT91_TC_ASWTRG_TOGGLE		(3 &lt;&lt; 22)</span>
<span class="cp">#define		AT91_TC_BCPB		(3 &lt;&lt; 24)	</span><span class="cm">/* Waveform Mode: RB Compare Effect on TIOB */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_BCPB_NONE		(0 &lt;&lt; 24)</span>
<span class="cp">#define			AT91_TC_BCPB_SET		(1 &lt;&lt; 24)</span>
<span class="cp">#define			AT91_TC_BCPB_CLEAR		(2 &lt;&lt; 24)</span>
<span class="cp">#define			AT91_TC_BCPB_TOGGLE		(3 &lt;&lt; 24)</span>
<span class="cp">#define		AT91_TC_BCPC		(3 &lt;&lt; 26)	</span><span class="cm">/* Waveform Mode: RC Compare Effect on TIOB */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_BCPC_NONE		(0 &lt;&lt; 26)</span>
<span class="cp">#define			AT91_TC_BCPC_SET		(1 &lt;&lt; 26)</span>
<span class="cp">#define			AT91_TC_BCPC_CLEAR		(2 &lt;&lt; 26)</span>
<span class="cp">#define			AT91_TC_BCPC_TOGGLE		(3 &lt;&lt; 26)</span>
<span class="cp">#define		AT91_TC_BEEVT		(3 &lt;&lt; 28)	</span><span class="cm">/* Waveform Mode: External Event Effect on TIOB */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_BEEVT_NONE		(0 &lt;&lt; 28)</span>
<span class="cp">#define			AT91_TC_BEEVT_SET		(1 &lt;&lt; 28)</span>
<span class="cp">#define			AT91_TC_BEEVT_CLEAR		(2 &lt;&lt; 28)</span>
<span class="cp">#define			AT91_TC_BEEVT_TOGGLE		(3 &lt;&lt; 28)</span>
<span class="cp">#define		AT91_TC_BSWTRG		(3 &lt;&lt; 30)	</span><span class="cm">/* Waveform Mode: Software Trigger Effect on TIOB */</span><span class="cp"></span>
<span class="cp">#define			AT91_TC_BSWTRG_NONE		(0 &lt;&lt; 30)</span>
<span class="cp">#define			AT91_TC_BSWTRG_SET		(1 &lt;&lt; 30)</span>
<span class="cp">#define			AT91_TC_BSWTRG_CLEAR		(2 &lt;&lt; 30)</span>
<span class="cp">#define			AT91_TC_BSWTRG_TOGGLE		(3 &lt;&lt; 30)</span>

<span class="cp">#define AT91_TC_CV		0x10		</span><span class="cm">/* Counter Value */</span><span class="cp"></span>
<span class="cp">#define AT91_TC_RA		0x14		</span><span class="cm">/* Register A */</span><span class="cp"></span>
<span class="cp">#define AT91_TC_RB		0x18		</span><span class="cm">/* Register B */</span><span class="cp"></span>
<span class="cp">#define AT91_TC_RC		0x1c		</span><span class="cm">/* Register C */</span><span class="cp"></span>

<span class="cp">#define AT91_TC_SR		0x20		</span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_COVFS		(1 &lt;&lt;  0)	</span><span class="cm">/* Counter Overflow Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_LOVRS		(1 &lt;&lt;  1)	</span><span class="cm">/* Load Overrun Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_CPAS		(1 &lt;&lt;  2)	</span><span class="cm">/* RA Compare Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_CPBS		(1 &lt;&lt;  3)	</span><span class="cm">/* RB Compare Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_CPCS		(1 &lt;&lt;  4)	</span><span class="cm">/* RC Compare Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_LDRAS		(1 &lt;&lt;  5)	</span><span class="cm">/* RA Loading Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_LDRBS		(1 &lt;&lt;  6)	</span><span class="cm">/* RB Loading Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_ETRGS		(1 &lt;&lt;  7)	</span><span class="cm">/* External Trigger Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_CLKSTA		(1 &lt;&lt; 16)	</span><span class="cm">/* Clock Enabling Status */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_MTIOA		(1 &lt;&lt; 17)	</span><span class="cm">/* TIOA Mirror */</span><span class="cp"></span>
<span class="cp">#define		AT91_TC_MTIOB		(1 &lt;&lt; 18)	</span><span class="cm">/* TIOB Mirror */</span><span class="cp"></span>

<span class="cp">#define AT91_TC_IER		0x24		</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define AT91_TC_IDR		0x28		</span><span class="cm">/* Interrupt Disable Register */</span><span class="cp"></span>
<span class="cp">#define AT91_TC_IMR		0x2c		</span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
