/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [19:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [26:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [40:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_8z[18];
  assign celloutsig_0_0z = ~((in_data[85] | in_data[91]) & in_data[82]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z[1] | celloutsig_0_4z) & celloutsig_0_3z[19]);
  assign celloutsig_0_9z = ~((_00_ | in_data[80]) & celloutsig_0_5z);
  assign celloutsig_1_0z = in_data[166] | in_data[125];
  assign celloutsig_1_3z = celloutsig_1_1z | in_data[172];
  assign celloutsig_0_3z = in_data[79:60] + in_data[23:4];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z } + { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_2z[9:3] + celloutsig_1_2z[16:10];
  assign celloutsig_1_12z = { celloutsig_1_8z[21:16], celloutsig_1_1z, celloutsig_1_7z } + { celloutsig_1_6z, celloutsig_1_1z };
  reg [13:0] _12_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _12_ <= 14'h0000;
    else _12_ <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _01_[13:6], _00_, _01_[4:0] } = _12_;
  assign celloutsig_1_4z = { in_data[166:164], celloutsig_1_0z, celloutsig_1_3z } === celloutsig_1_2z[13:9];
  assign celloutsig_1_13z = { celloutsig_1_2z[12], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z } === { celloutsig_1_11z[10:9], celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_1z = { in_data[160:156], celloutsig_1_0z } > { in_data[167:165], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[179:169], celloutsig_1_4z } > { in_data[166:161], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[162:148], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } * in_data[127:108];
  assign celloutsig_1_8z = { in_data[136:100], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z } * { celloutsig_1_2z[17:14], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_4z = ~^ { in_data[43:38], celloutsig_0_2z };
  assign celloutsig_0_8z = ~^ { in_data[41:40], celloutsig_0_5z };
  assign celloutsig_1_7z = ~^ celloutsig_1_6z;
  assign celloutsig_1_9z = ~^ { in_data[122:119], celloutsig_1_0z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_15z };
  assign celloutsig_0_1z = in_data[73:71] >> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = in_data[176:150] >> { in_data[134:113], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_1z[0]) | (in_data[63] & celloutsig_0_1z[2]));
  assign celloutsig_1_15z = ~((celloutsig_1_10z[0] & in_data[104]) | (celloutsig_1_6z[5] & celloutsig_1_10z[1]));
  assign celloutsig_1_16z = ~((celloutsig_1_3z & celloutsig_1_15z) | (celloutsig_1_6z[0] & celloutsig_1_12z[4]));
  assign _01_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
