{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491834316681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491834316682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 10 16:25:16 2017 " "Processing started: Mon Apr 10 16:25:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491834316682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491834316682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_gen -c data_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_gen -c data_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491834316683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491834317100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491834317100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_gen-rtl " "Found design unit 1: data_gen-rtl" {  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491834331326 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_gen " "Found entity 1: data_gen" {  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491834331326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491834331326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_gen " "Elaborating entity \"data_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491834331411 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_state data_gen.vhd(54) " "VHDL Process Statement warning at data_gen.vhd(54): inferring latch(es) for signal or variable \"n_state\", which holds its previous value in one or more paths through the process" {  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1491834331415 "|data_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.down data_gen.vhd(54) " "Inferred latch for \"n_state.down\" at data_gen.vhd(54)" {  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491834331416 "|data_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.stop data_gen.vhd(54) " "Inferred latch for \"n_state.stop\" at data_gen.vhd(54)" {  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491834331416 "|data_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.up data_gen.vhd(54) " "Inferred latch for \"n_state.up\" at data_gen.vhd(54)" {  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491834331417 "|data_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.inc data_gen.vhd(54) " "Inferred latch for \"n_state.inc\" at data_gen.vhd(54)" {  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491834331417 "|data_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.idle data_gen.vhd(54) " "Inferred latch for \"n_state.idle\" at data_gen.vhd(54)" {  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491834331417 "|data_gen"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state.down_192 " "Latch n_state.down_192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_state.up " "Ports D and ENA on the latch are fed by the same signal c_state.up" {  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491834331977 ""}  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491834331977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state.stop_204 " "Latch n_state.stop_204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_state.down " "Ports D and ENA on the latch are fed by the same signal c_state.down" {  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491834331977 ""}  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491834331977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state.inc_228 " "Latch n_state.inc_228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_state.down " "Ports D and ENA on the latch are fed by the same signal c_state.down" {  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491834331977 ""}  } { { "../data_gen.vhd" "" { Text "/home/noah/dt2/eclipse/huetternoah_p1/data_gen.vhd" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491834331977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491834332094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491834332431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491834332431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491834332495 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491834332495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491834332495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491834332495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491834332504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 10 16:25:32 2017 " "Processing ended: Mon Apr 10 16:25:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491834332504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491834332504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491834332504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491834332504 ""}
