{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557231528808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557231528808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 14:18:48 2019 " "Processing started: Tue May  7 14:18:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557231528808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557231528808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rtc_tp -c rtc_tp " "Command: quartus_map --read_settings_files=on --write_settings_files=off rtc_tp -c rtc_tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557231528809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557231528996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557231528996 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rtc.v(99) " "Verilog HDL information at rtc.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "rtc.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557231536197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtc.v 3 3 " "Found 3 design units, including 3 entities, in source file rtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc_tp " "Found entity 1: rtc_tp" {  } { { "rtc.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557231536199 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_time_ctl " "Found entity 2: IO_time_ctl" {  } { { "rtc.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557231536199 ""} { "Info" "ISGN_ENTITY_NAME" "3 rtc_tb " "Found entity 3: rtc_tb" {  } { { "rtc.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557231536199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557231536199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rtc_tp " "Elaborating entity \"rtc_tp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557231536237 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtc_trigger_data rtc.v(22) " "Verilog HDL or VHDL warning at rtc.v(22): object \"rtc_trigger_data\" assigned a value but never read" {  } { { "rtc.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557231536238 "|rtc_tp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "US_output_time rtc.v(24) " "Verilog HDL or VHDL warning at rtc.v(24): object \"US_output_time\" assigned a value but never read" {  } { { "rtc.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557231536238 "|rtc_tp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_time_ctl IO_time_ctl:tim1 " "Elaborating entity \"IO_time_ctl\" for hierarchy \"IO_time_ctl:tim1\"" {  } { { "rtc.v" "tim1" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557231536251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557231536742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/output_files/rtc_tp.map.smsg " "Generated suppressed messages file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/output_files/rtc_tp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557231536991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557231537051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557231537051 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "event_trigger " "No output dependent on input pin \"event_trigger\"" {  } { { "rtc.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/burst_mode/rtc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557231537084 "|rtc_tp|event_trigger"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557231537084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557231537085 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557231537085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557231537085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557231537085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1043 " "Peak virtual memory: 1043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557231537090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 14:18:57 2019 " "Processing ended: Tue May  7 14:18:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557231537090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557231537090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557231537090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557231537090 ""}
