Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 23 23:59:46 2024
| Host         : Vulcan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pll_test_timing_summary_routed.rpt -pb pll_test_timing_summary_routed.pb -rpx pll_test_timing_summary_routed.rpx -warn_on_violation
| Design       : pll_test
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.773        0.000                      0                   87        0.198        0.000                      0                   87        1.100        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in1_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out3_clk_wiz_0  {2.500 7.500}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       37.777        0.000                      0                   29        0.198        0.000                      0                   29       19.650        0.000                       0                    31  
  clk_out2_clk_wiz_0       17.480        0.000                      0                   29        0.204        0.000                      0                   29        9.650        0.000                       0                    31  
  clk_out3_clk_wiz_0        7.773        0.000                      0                   29        0.204        0.000                      0                   29        4.650        0.000                       0                    31  
  clkfbout_clk_wiz_0                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out3_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  
(none)                                  clk_out3_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p
  To Clock:  clk_in1_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in1_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.777ns  (required time - arrival time)
  Source:                 timer1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.388ns (17.712%)  route 1.803ns (82.288%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 38.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.533    -2.208    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_fdce_C_Q)         0.259    -1.949 f  timer1_reg[24]/Q
                         net (fo=2, routed)           0.637    -1.312    timer1[24]
    SLICE_X48Y137        LUT4 (Prop_lut4_I0_O)        0.043    -1.269 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.372    -0.897    timer1[27]_i_9_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I4_O)        0.043    -0.854 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.794    -0.061    timer1[27]_i_6_n_0
    SLICE_X48Y141        LUT5 (Prop_lut5_I2_O)        0.043    -0.018 r  timer1[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    timer1[22]_i_1_n_0
    SLICE_X48Y141        FDCE                                         r  timer1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    40.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    41.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    35.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    36.680    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.763 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    38.159    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[22]/C
                         clock pessimism             -0.367    37.792    
                         clock uncertainty           -0.097    37.695    
    SLICE_X48Y141        FDCE (Setup_fdce_C_D)        0.064    37.759    timer1_reg[22]
  -------------------------------------------------------------------
                         required time                         37.759    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                 37.777    

Slack (MET) :             37.778ns  (required time - arrival time)
  Source:                 timer1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.388ns (17.922%)  route 1.777ns (82.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 38.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.533    -2.208    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_fdce_C_Q)         0.259    -1.949 f  timer1_reg[24]/Q
                         net (fo=2, routed)           0.637    -1.312    timer1[24]
    SLICE_X48Y137        LUT4 (Prop_lut4_I0_O)        0.043    -1.269 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.372    -0.897    timer1[27]_i_9_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I4_O)        0.043    -0.854 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.768    -0.086    timer1[27]_i_6_n_0
    SLICE_X50Y141        LUT5 (Prop_lut5_I2_O)        0.043    -0.043 r  timer1[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.043    timer1[23]_i_1_n_0
    SLICE_X50Y141        FDCE                                         r  timer1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    40.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    41.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    35.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    36.680    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.763 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    38.159    clk_out1
    SLICE_X50Y141        FDCE                                         r  timer1_reg[23]/C
                         clock pessimism             -0.392    37.767    
                         clock uncertainty           -0.097    37.670    
    SLICE_X50Y141        FDCE (Setup_fdce_C_D)        0.065    37.735    timer1_reg[23]
  -------------------------------------------------------------------
                         required time                         37.735    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                 37.778    

Slack (MET) :             37.782ns  (required time - arrival time)
  Source:                 timer1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.388ns (17.744%)  route 1.799ns (82.256%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 38.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.533    -2.208    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_fdce_C_Q)         0.259    -1.949 f  timer1_reg[24]/Q
                         net (fo=2, routed)           0.637    -1.312    timer1[24]
    SLICE_X48Y137        LUT4 (Prop_lut4_I0_O)        0.043    -1.269 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.372    -0.897    timer1[27]_i_9_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I4_O)        0.043    -0.854 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.790    -0.065    timer1[27]_i_6_n_0
    SLICE_X48Y141        LUT5 (Prop_lut5_I2_O)        0.043    -0.022 r  timer1[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.022    timer1[24]_i_1_n_0
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    40.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    41.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    35.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    36.680    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.763 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    38.159    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/C
                         clock pessimism             -0.367    37.792    
                         clock uncertainty           -0.097    37.695    
    SLICE_X48Y141        FDCE (Setup_fdce_C_D)        0.065    37.760    timer1_reg[24]
  -------------------------------------------------------------------
                         required time                         37.760    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                 37.782    

Slack (MET) :             37.852ns  (required time - arrival time)
  Source:                 timer1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.388ns (18.561%)  route 1.702ns (81.439%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 38.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.533    -2.208    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_fdce_C_Q)         0.259    -1.949 f  timer1_reg[24]/Q
                         net (fo=2, routed)           0.637    -1.312    timer1[24]
    SLICE_X48Y137        LUT4 (Prop_lut4_I0_O)        0.043    -1.269 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.372    -0.897    timer1[27]_i_9_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I4_O)        0.043    -0.854 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.693    -0.161    timer1[27]_i_6_n_0
    SLICE_X48Y140        LUT5 (Prop_lut5_I2_O)        0.043    -0.118 r  timer1[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    timer1[17]_i_1_n_0
    SLICE_X48Y140        FDCE                                         r  timer1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    40.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    41.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    35.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    36.680    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.763 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    38.159    clk_out1
    SLICE_X48Y140        FDCE                                         r  timer1_reg[17]/C
                         clock pessimism             -0.392    37.767    
                         clock uncertainty           -0.097    37.670    
    SLICE_X48Y140        FDCE (Setup_fdce_C_D)        0.064    37.734    timer1_reg[17]
  -------------------------------------------------------------------
                         required time                         37.734    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                 37.852    

Slack (MET) :             37.857ns  (required time - arrival time)
  Source:                 timer1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.388ns (18.597%)  route 1.698ns (81.403%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 38.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.533    -2.208    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_fdce_C_Q)         0.259    -1.949 f  timer1_reg[24]/Q
                         net (fo=2, routed)           0.637    -1.312    timer1[24]
    SLICE_X48Y137        LUT4 (Prop_lut4_I0_O)        0.043    -1.269 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.372    -0.897    timer1[27]_i_9_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I4_O)        0.043    -0.854 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.689    -0.165    timer1[27]_i_6_n_0
    SLICE_X48Y140        LUT5 (Prop_lut5_I2_O)        0.043    -0.122 r  timer1[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    timer1[18]_i_1_n_0
    SLICE_X48Y140        FDCE                                         r  timer1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    40.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    41.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    35.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    36.680    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.763 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    38.159    clk_out1
    SLICE_X48Y140        FDCE                                         r  timer1_reg[18]/C
                         clock pessimism             -0.392    37.767    
                         clock uncertainty           -0.097    37.670    
    SLICE_X48Y140        FDCE (Setup_fdce_C_D)        0.065    37.735    timer1_reg[18]
  -------------------------------------------------------------------
                         required time                         37.735    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                 37.857    

Slack (MET) :             37.863ns  (required time - arrival time)
  Source:                 timer1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.388ns (18.679%)  route 1.689ns (81.321%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns = ( 38.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.533    -2.208    clk_out1
    SLICE_X50Y141        FDCE                                         r  timer1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y141        FDCE (Prop_fdce_C_Q)         0.259    -1.949 f  timer1_reg[23]/Q
                         net (fo=2, routed)           0.566    -1.384    timer1[23]
    SLICE_X48Y141        LUT4 (Prop_lut4_I3_O)        0.043    -1.341 r  timer1[27]_i_8/O
                         net (fo=1, routed)           0.455    -0.886    timer1[27]_i_8_n_0
    SLICE_X48Y138        LUT5 (Prop_lut5_I4_O)        0.043    -0.843 r  timer1[27]_i_5/O
                         net (fo=28, routed)          0.669    -0.174    timer1[27]_i_5_n_0
    SLICE_X50Y137        LUT4 (Prop_lut4_I1_O)        0.043    -0.131 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    led[0]_i_1_n_0
    SLICE_X50Y137        FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    40.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    41.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    35.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    36.680    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.763 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.394    38.157    clk_out1
    SLICE_X50Y137        FDPE                                         r  led_reg[0]/C
                         clock pessimism             -0.392    37.765    
                         clock uncertainty           -0.097    37.668    
    SLICE_X50Y137        FDPE (Setup_fdpe_C_D)        0.064    37.732    led_reg[0]
  -------------------------------------------------------------------
                         required time                         37.732    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                 37.863    

Slack (MET) :             37.868ns  (required time - arrival time)
  Source:                 timer1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.388ns (18.462%)  route 1.714ns (81.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 38.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.533    -2.208    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_fdce_C_Q)         0.259    -1.949 f  timer1_reg[24]/Q
                         net (fo=2, routed)           0.637    -1.312    timer1[24]
    SLICE_X48Y137        LUT4 (Prop_lut4_I0_O)        0.043    -1.269 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.372    -0.897    timer1[27]_i_9_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I4_O)        0.043    -0.854 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.705    -0.150    timer1[27]_i_6_n_0
    SLICE_X48Y141        LUT5 (Prop_lut5_I2_O)        0.043    -0.107 r  timer1[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    timer1[25]_i_1_n_0
    SLICE_X48Y141        FDCE                                         r  timer1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    40.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    41.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    35.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    36.680    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.763 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    38.159    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[25]/C
                         clock pessimism             -0.367    37.792    
                         clock uncertainty           -0.097    37.695    
    SLICE_X48Y141        FDCE (Setup_fdce_C_D)        0.066    37.761    timer1_reg[25]
  -------------------------------------------------------------------
                         required time                         37.761    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                 37.868    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 timer1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.388ns (19.132%)  route 1.640ns (80.868%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 38.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.533    -2.208    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_fdce_C_Q)         0.259    -1.949 f  timer1_reg[24]/Q
                         net (fo=2, routed)           0.637    -1.312    timer1[24]
    SLICE_X48Y137        LUT4 (Prop_lut4_I0_O)        0.043    -1.269 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.372    -0.897    timer1[27]_i_9_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I4_O)        0.043    -0.854 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.631    -0.223    timer1[27]_i_6_n_0
    SLICE_X50Y141        LUT5 (Prop_lut5_I2_O)        0.043    -0.180 r  timer1[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    timer1[21]_i_1_n_0
    SLICE_X50Y141        FDCE                                         r  timer1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    40.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    41.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    35.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    36.680    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.763 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    38.159    clk_out1
    SLICE_X50Y141        FDCE                                         r  timer1_reg[21]/C
                         clock pessimism             -0.392    37.767    
                         clock uncertainty           -0.097    37.670    
    SLICE_X50Y141        FDCE (Setup_fdce_C_D)        0.064    37.734    timer1_reg[21]
  -------------------------------------------------------------------
                         required time                         37.734    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.914ns  (required time - arrival time)
  Source:                 timer1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.388ns (19.113%)  route 1.642ns (80.887%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 38.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.533    -2.208    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_fdce_C_Q)         0.259    -1.949 f  timer1_reg[24]/Q
                         net (fo=2, routed)           0.637    -1.312    timer1[24]
    SLICE_X48Y137        LUT4 (Prop_lut4_I0_O)        0.043    -1.269 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.372    -0.897    timer1[27]_i_9_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I4_O)        0.043    -0.854 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.633    -0.221    timer1[27]_i_6_n_0
    SLICE_X50Y141        LUT5 (Prop_lut5_I4_O)        0.043    -0.178 r  timer1[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    timer1[27]_i_1_n_0
    SLICE_X50Y141        FDCE                                         r  timer1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    40.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    41.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    35.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    36.680    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.763 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    38.159    clk_out1
    SLICE_X50Y141        FDCE                                         r  timer1_reg[27]/C
                         clock pessimism             -0.392    37.767    
                         clock uncertainty           -0.097    37.670    
    SLICE_X50Y141        FDCE (Setup_fdce_C_D)        0.066    37.736    timer1_reg[27]
  -------------------------------------------------------------------
                         required time                         37.736    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                 37.914    

Slack (MET) :             37.918ns  (required time - arrival time)
  Source:                 timer1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.388ns (19.151%)  route 1.638ns (80.849%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 38.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.533    -2.208    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_fdce_C_Q)         0.259    -1.949 f  timer1_reg[24]/Q
                         net (fo=2, routed)           0.637    -1.312    timer1[24]
    SLICE_X48Y137        LUT4 (Prop_lut4_I0_O)        0.043    -1.269 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.372    -0.897    timer1[27]_i_9_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I4_O)        0.043    -0.854 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.629    -0.225    timer1[27]_i_6_n_0
    SLICE_X50Y141        LUT5 (Prop_lut5_I2_O)        0.043    -0.182 r  timer1[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    timer1[26]_i_1_n_0
    SLICE_X50Y141        FDCE                                         r  timer1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    40.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    41.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    35.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    36.680    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.763 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    38.159    clk_out1
    SLICE_X50Y141        FDCE                                         r  timer1_reg[26]/C
                         clock pessimism             -0.392    37.767    
                         clock uncertainty           -0.097    37.670    
    SLICE_X50Y141        FDCE (Setup_fdce_C_D)        0.066    37.736    timer1_reg[26]
  -------------------------------------------------------------------
                         required time                         37.736    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                 37.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 timer1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.676    -0.299    clk_out1
    SLICE_X48Y137        FDCE                                         r  timer1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y137        FDCE (Prop_fdce_C_Q)         0.118    -0.181 f  timer1_reg[0]/Q
                         net (fo=3, routed)           0.146    -0.035    timer1[0]
    SLICE_X48Y137        LUT2 (Prop_lut2_I1_O)        0.027    -0.008 r  timer1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    p_0_in[0]
    SLICE_X48Y137        FDCE                                         r  timer1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.896    -0.481    clk_out1
    SLICE_X48Y137        FDCE                                         r  timer1_reg[0]/C
                         clock pessimism              0.182    -0.299    
    SLICE_X48Y137        FDCE (Hold_fdce_C_D)         0.093    -0.206    timer1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.030%)  route 0.146ns (49.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.676    -0.299    clk_out1
    SLICE_X50Y137        FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDPE (Prop_fdpe_C_Q)         0.118    -0.181 r  led_reg[0]/Q
                         net (fo=2, routed)           0.146    -0.035    led_OBUF[0]
    SLICE_X50Y137        LUT4 (Prop_lut4_I3_O)        0.028    -0.007 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    led[0]_i_1_n_0
    SLICE_X50Y137        FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.896    -0.481    clk_out1
    SLICE_X50Y137        FDPE                                         r  led_reg[0]/C
                         clock pessimism              0.182    -0.299    
    SLICE_X50Y137        FDPE (Hold_fdpe_C_D)         0.087    -0.212    led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 timer1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.174ns (45.718%)  route 0.207ns (54.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.677    -0.298    clk_out1
    SLICE_X48Y139        FDCE                                         r  timer1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDCE (Prop_fdce_C_Q)         0.118    -0.180 f  timer1_reg[14]/Q
                         net (fo=2, routed)           0.104    -0.076    timer1[14]
    SLICE_X48Y137        LUT6 (Prop_lut6_I2_O)        0.028    -0.048 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.102     0.055    timer1[27]_i_6_n_0
    SLICE_X48Y137        LUT5 (Prop_lut5_I2_O)        0.028     0.083 r  timer1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.083    timer1[6]_i_1_n_0
    SLICE_X48Y137        FDCE                                         r  timer1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.896    -0.481    clk_out1
    SLICE_X48Y137        FDCE                                         r  timer1_reg[6]/C
                         clock pessimism              0.195    -0.286    
    SLICE_X48Y137        FDCE (Hold_fdce_C_D)         0.087    -0.199    timer1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 timer1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.174ns (42.762%)  route 0.233ns (57.238%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.677    -0.298    clk_out1
    SLICE_X48Y139        FDCE                                         r  timer1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDCE (Prop_fdce_C_Q)         0.118    -0.180 f  timer1_reg[14]/Q
                         net (fo=2, routed)           0.104    -0.076    timer1[14]
    SLICE_X48Y137        LUT6 (Prop_lut6_I2_O)        0.028    -0.048 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.129     0.081    timer1[27]_i_6_n_0
    SLICE_X50Y137        LUT5 (Prop_lut5_I2_O)        0.028     0.109 r  timer1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.109    timer1[7]_i_1_n_0
    SLICE_X50Y137        FDCE                                         r  timer1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.896    -0.481    clk_out1
    SLICE_X50Y137        FDCE                                         r  timer1_reg[7]/C
                         clock pessimism              0.195    -0.286    
    SLICE_X50Y137        FDCE (Hold_fdce_C_D)         0.087    -0.199    timer1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 timer1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.174ns (42.762%)  route 0.233ns (57.238%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.677    -0.298    clk_out1
    SLICE_X48Y139        FDCE                                         r  timer1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDCE (Prop_fdce_C_Q)         0.118    -0.180 f  timer1_reg[14]/Q
                         net (fo=2, routed)           0.104    -0.076    timer1[14]
    SLICE_X48Y137        LUT6 (Prop_lut6_I2_O)        0.028    -0.048 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.129     0.081    timer1[27]_i_6_n_0
    SLICE_X50Y137        LUT5 (Prop_lut5_I2_O)        0.028     0.109 r  timer1[8]_i_1/O
                         net (fo=1, routed)           0.000     0.109    timer1[8]_i_1_n_0
    SLICE_X50Y137        FDCE                                         r  timer1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.896    -0.481    clk_out1
    SLICE_X50Y137        FDCE                                         r  timer1_reg[8]/C
                         clock pessimism              0.195    -0.286    
    SLICE_X50Y137        FDCE (Hold_fdce_C_D)         0.087    -0.199    timer1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 timer1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.174ns (41.244%)  route 0.248ns (58.756%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    -0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.675    -0.300    clk_out1
    SLICE_X48Y136        FDCE                                         r  timer1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDCE (Prop_fdce_C_Q)         0.118    -0.182 f  timer1_reg[3]/Q
                         net (fo=2, routed)           0.108    -0.074    timer1[3]
    SLICE_X48Y138        LUT5 (Prop_lut5_I3_O)        0.028    -0.046 r  timer1[27]_i_5/O
                         net (fo=28, routed)          0.140     0.094    timer1[27]_i_5_n_0
    SLICE_X50Y138        LUT5 (Prop_lut5_I1_O)        0.028     0.122 r  timer1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.122    timer1[9]_i_1_n_0
    SLICE_X50Y138        FDCE                                         r  timer1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.898    -0.479    clk_out1
    SLICE_X50Y138        FDCE                                         r  timer1_reg[9]/C
                         clock pessimism              0.195    -0.284    
    SLICE_X50Y138        FDCE (Hold_fdce_C_D)         0.087    -0.197    timer1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 timer1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.174ns (40.088%)  route 0.260ns (59.912%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    -0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.675    -0.300    clk_out1
    SLICE_X48Y136        FDCE                                         r  timer1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDCE (Prop_fdce_C_Q)         0.118    -0.182 f  timer1_reg[3]/Q
                         net (fo=2, routed)           0.108    -0.074    timer1[3]
    SLICE_X48Y138        LUT5 (Prop_lut5_I3_O)        0.028    -0.046 r  timer1[27]_i_5/O
                         net (fo=28, routed)          0.152     0.106    timer1[27]_i_5_n_0
    SLICE_X48Y139        LUT5 (Prop_lut5_I1_O)        0.028     0.134 r  timer1[14]_i_1/O
                         net (fo=1, routed)           0.000     0.134    timer1[14]_i_1_n_0
    SLICE_X48Y139        FDCE                                         r  timer1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.898    -0.479    clk_out1
    SLICE_X48Y139        FDCE                                         r  timer1_reg[14]/C
                         clock pessimism              0.195    -0.284    
    SLICE_X48Y139        FDCE (Hold_fdce_C_D)         0.087    -0.197    timer1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 timer1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.174ns (39.644%)  route 0.265ns (60.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.677    -0.298    clk_out1
    SLICE_X48Y139        FDCE                                         r  timer1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDCE (Prop_fdce_C_Q)         0.118    -0.180 f  timer1_reg[14]/Q
                         net (fo=2, routed)           0.104    -0.076    timer1[14]
    SLICE_X48Y137        LUT6 (Prop_lut6_I2_O)        0.028    -0.048 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.161     0.113    timer1[27]_i_6_n_0
    SLICE_X48Y138        LUT5 (Prop_lut5_I2_O)        0.028     0.141 r  timer1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.141    timer1[10]_i_1_n_0
    SLICE_X48Y138        FDCE                                         r  timer1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.898    -0.479    clk_out1
    SLICE_X48Y138        FDCE                                         r  timer1_reg[10]/C
                         clock pessimism              0.195    -0.284    
    SLICE_X48Y138        FDCE (Hold_fdce_C_D)         0.087    -0.197    timer1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 timer1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.174ns (39.121%)  route 0.271ns (60.879%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    -0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.678    -0.297    clk_out1
    SLICE_X50Y141        FDCE                                         r  timer1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y141        FDCE (Prop_fdce_C_Q)         0.118    -0.179 f  timer1_reg[21]/Q
                         net (fo=2, routed)           0.137    -0.042    timer1[21]
    SLICE_X50Y139        LUT5 (Prop_lut5_I3_O)        0.028    -0.014 r  timer1[27]_i_4/O
                         net (fo=28, routed)          0.134     0.120    timer1[27]_i_4_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I0_O)        0.028     0.148 r  timer1[15]_i_1/O
                         net (fo=1, routed)           0.000     0.148    timer1[15]_i_1_n_0
    SLICE_X50Y139        FDCE                                         r  timer1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.898    -0.479    clk_out1
    SLICE_X50Y139        FDCE                                         r  timer1_reg[15]/C
                         clock pessimism              0.195    -0.284    
    SLICE_X50Y139        FDCE (Hold_fdce_C_D)         0.087    -0.197    timer1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 timer1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.174ns (36.368%)  route 0.304ns (63.632%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.677    -0.298    clk_out1
    SLICE_X48Y139        FDCE                                         r  timer1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDCE (Prop_fdce_C_Q)         0.118    -0.180 f  timer1_reg[14]/Q
                         net (fo=2, routed)           0.104    -0.076    timer1[14]
    SLICE_X48Y137        LUT6 (Prop_lut6_I2_O)        0.028    -0.048 f  timer1[27]_i_6/O
                         net (fo=28, routed)          0.200     0.153    timer1[27]_i_6_n_0
    SLICE_X48Y137        LUT5 (Prop_lut5_I2_O)        0.028     0.181 r  timer1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.181    timer1[5]_i_1_n_0
    SLICE_X48Y137        FDCE                                         r  timer1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.896    -0.481    clk_out1
    SLICE_X48Y137        FDCE                                         r  timer1_reg[5]/C
                         clock pessimism              0.195    -0.286    
    SLICE_X48Y137        FDCE (Hold_fdce_C_D)         0.087    -0.199    timer1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.379    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         40.000      38.592     BUFGCTRL_X0Y16  inst_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         40.000      38.929     PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C             n/a            0.700         40.000      39.300     SLICE_X50Y137   led_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         40.000      39.300     SLICE_X48Y137   timer1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         40.000      39.300     SLICE_X48Y138   timer1_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         40.000      39.300     SLICE_X48Y138   timer1_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         40.000      39.300     SLICE_X48Y138   timer1_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         40.000      39.300     SLICE_X48Y139   timer1_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         40.000      39.300     SLICE_X48Y139   timer1_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         40.000      39.300     SLICE_X50Y139   timer1_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.350         20.000      19.650     SLICE_X50Y137   led_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.350         20.000      19.650     SLICE_X50Y137   led_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y137   timer1_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y137   timer1_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[12]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         20.000      19.650     SLICE_X50Y137   led_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.350         20.000      19.650     SLICE_X50Y137   led_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y137   timer1_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y137   timer1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         20.000      19.650     SLICE_X48Y138   timer1_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.480ns  (required time - arrival time)
  Source:                 timer2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.917ns (37.011%)  route 1.561ns (62.989%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 18.169 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.540    -2.201    clk_out2
    SLICE_X45Y133        FDCE                                         r  timer2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDCE (Prop_fdce_C_Q)         0.223    -1.978 r  timer2_reg[1]/Q
                         net (fo=2, routed)           0.533    -1.445    timer2[1]
    SLICE_X44Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302    -1.143 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.143    timer2_reg[4]_i_2_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.090 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.090    timer2_reg[8]_i_2_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.037 r  timer2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.037    timer2_reg[12]_i_2_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.984 r  timer2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.984    timer2_reg[16]_i_2_n_0
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    -0.873 r  timer2_reg[20]_i_2/O[2]
                         net (fo=1, routed)           1.027     0.154    timer2_reg[20]_i_2_n_5
    SLICE_X46Y134        LUT5 (Prop_lut5_I3_O)        0.122     0.276 r  timer2[19]_i_1/O
                         net (fo=1, routed)           0.000     0.276    timer2[19]_i_1_n_0
    SLICE_X46Y134        FDCE                                         r  timer2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    15.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    16.680    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.763 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.406    18.169    clk_out2
    SLICE_X46Y134        FDCE                                         r  timer2_reg[19]/C
                         clock pessimism             -0.392    17.777    
                         clock uncertainty           -0.086    17.691    
    SLICE_X46Y134        FDCE (Setup_fdce_C_D)        0.066    17.757    timer2_reg[19]
  -------------------------------------------------------------------
                         required time                         17.757    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 17.480    

Slack (MET) :             17.520ns  (required time - arrival time)
  Source:                 timer2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.352ns (14.621%)  route 2.055ns (85.379%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 18.173 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.542    -2.199    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDCE (Prop_fdce_C_Q)         0.223    -1.976 r  timer2_reg[11]/Q
                         net (fo=2, routed)           0.707    -1.269    timer2[11]
    SLICE_X45Y140        LUT4 (Prop_lut4_I1_O)        0.043    -1.226 r  timer2[27]_i_7/O
                         net (fo=1, routed)           0.321    -0.905    timer2[27]_i_7_n_0
    SLICE_X45Y134        LUT5 (Prop_lut5_I4_O)        0.043    -0.862 r  timer2[27]_i_4/O
                         net (fo=28, routed)          1.027     0.165    timer2[27]_i_4_n_0
    SLICE_X45Y141        LUT5 (Prop_lut5_I3_O)        0.043     0.208 r  timer2[27]_i_1/O
                         net (fo=1, routed)           0.000     0.208    timer2[27]_i_1_n_0
    SLICE_X45Y141        FDCE                                         r  timer2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    15.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    16.680    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.763 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    18.173    clk_out2
    SLICE_X45Y141        FDCE                                         r  timer2_reg[27]/C
                         clock pessimism             -0.392    17.781    
                         clock uncertainty           -0.086    17.695    
    SLICE_X45Y141        FDCE (Setup_fdce_C_D)        0.034    17.729    timer2_reg[27]
  -------------------------------------------------------------------
                         required time                         17.729    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                 17.520    

Slack (MET) :             17.615ns  (required time - arrival time)
  Source:                 timer2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.352ns (15.224%)  route 1.960ns (84.776%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 18.173 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.542    -2.199    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDCE (Prop_fdce_C_Q)         0.223    -1.976 r  timer2_reg[11]/Q
                         net (fo=2, routed)           0.707    -1.269    timer2[11]
    SLICE_X45Y140        LUT4 (Prop_lut4_I1_O)        0.043    -1.226 r  timer2[27]_i_7/O
                         net (fo=1, routed)           0.321    -0.905    timer2[27]_i_7_n_0
    SLICE_X45Y134        LUT5 (Prop_lut5_I4_O)        0.043    -0.862 r  timer2[27]_i_4/O
                         net (fo=28, routed)          0.932     0.070    timer2[27]_i_4_n_0
    SLICE_X45Y140        LUT5 (Prop_lut5_I1_O)        0.043     0.113 r  timer2[23]_i_1/O
                         net (fo=1, routed)           0.000     0.113    timer2[23]_i_1_n_0
    SLICE_X45Y140        FDCE                                         r  timer2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    15.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    16.680    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.763 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    18.173    clk_out2
    SLICE_X45Y140        FDCE                                         r  timer2_reg[23]/C
                         clock pessimism             -0.392    17.781    
                         clock uncertainty           -0.086    17.695    
    SLICE_X45Y140        FDCE (Setup_fdce_C_D)        0.033    17.728    timer2_reg[23]
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                 17.615    

Slack (MET) :             17.617ns  (required time - arrival time)
  Source:                 timer2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.352ns (15.230%)  route 1.959ns (84.770%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 18.173 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.542    -2.199    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDCE (Prop_fdce_C_Q)         0.223    -1.976 r  timer2_reg[11]/Q
                         net (fo=2, routed)           0.707    -1.269    timer2[11]
    SLICE_X45Y140        LUT4 (Prop_lut4_I1_O)        0.043    -1.226 r  timer2[27]_i_7/O
                         net (fo=1, routed)           0.321    -0.905    timer2[27]_i_7_n_0
    SLICE_X45Y134        LUT5 (Prop_lut5_I4_O)        0.043    -0.862 r  timer2[27]_i_4/O
                         net (fo=28, routed)          0.931     0.069    timer2[27]_i_4_n_0
    SLICE_X45Y140        LUT5 (Prop_lut5_I1_O)        0.043     0.112 r  timer2[20]_i_1/O
                         net (fo=1, routed)           0.000     0.112    timer2[20]_i_1_n_0
    SLICE_X45Y140        FDCE                                         r  timer2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    15.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    16.680    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.763 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    18.173    clk_out2
    SLICE_X45Y140        FDCE                                         r  timer2_reg[20]/C
                         clock pessimism             -0.392    17.781    
                         clock uncertainty           -0.086    17.695    
    SLICE_X45Y140        FDCE (Setup_fdce_C_D)        0.034    17.729    timer2_reg[20]
  -------------------------------------------------------------------
                         required time                         17.729    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 17.617    

Slack (MET) :             17.705ns  (required time - arrival time)
  Source:                 timer2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.352ns (15.833%)  route 1.871ns (84.167%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 18.173 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.542    -2.199    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDCE (Prop_fdce_C_Q)         0.223    -1.976 r  timer2_reg[11]/Q
                         net (fo=2, routed)           0.707    -1.269    timer2[11]
    SLICE_X45Y140        LUT4 (Prop_lut4_I1_O)        0.043    -1.226 r  timer2[27]_i_7/O
                         net (fo=1, routed)           0.321    -0.905    timer2[27]_i_7_n_0
    SLICE_X45Y134        LUT5 (Prop_lut5_I4_O)        0.043    -0.862 r  timer2[27]_i_4/O
                         net (fo=28, routed)          0.843    -0.019    timer2[27]_i_4_n_0
    SLICE_X45Y140        LUT5 (Prop_lut5_I1_O)        0.043     0.024 r  timer2[25]_i_1/O
                         net (fo=1, routed)           0.000     0.024    timer2[25]_i_1_n_0
    SLICE_X45Y140        FDCE                                         r  timer2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    15.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    16.680    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.763 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    18.173    clk_out2
    SLICE_X45Y140        FDCE                                         r  timer2_reg[25]/C
                         clock pessimism             -0.392    17.781    
                         clock uncertainty           -0.086    17.695    
    SLICE_X45Y140        FDCE (Setup_fdce_C_D)        0.034    17.729    timer2_reg[25]
  -------------------------------------------------------------------
                         required time                         17.729    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                 17.705    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 timer2_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.352ns (15.991%)  route 1.849ns (84.009%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 18.173 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.546    -2.195    clk_out2
    SLICE_X45Y139        FDCE                                         r  timer2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDCE (Prop_fdce_C_Q)         0.223    -1.972 f  timer2_reg[22]/Q
                         net (fo=2, routed)           0.627    -1.345    timer2[22]
    SLICE_X45Y134        LUT4 (Prop_lut4_I0_O)        0.043    -1.302 r  timer2[27]_i_9/O
                         net (fo=1, routed)           0.355    -0.948    timer2[27]_i_9_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I5_O)        0.043    -0.905 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.868    -0.037    timer2[27]_i_5_n_0
    SLICE_X45Y141        LUT5 (Prop_lut5_I2_O)        0.043     0.006 r  timer2[26]_i_1/O
                         net (fo=1, routed)           0.000     0.006    timer2[26]_i_1_n_0
    SLICE_X45Y141        FDCE                                         r  timer2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    15.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    16.680    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.763 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    18.173    clk_out2
    SLICE_X45Y141        FDCE                                         r  timer2_reg[26]/C
                         clock pessimism             -0.392    17.781    
                         clock uncertainty           -0.086    17.695    
    SLICE_X45Y141        FDCE (Setup_fdce_C_D)        0.033    17.728    timer2_reg[26]
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.728ns  (required time - arrival time)
  Source:                 timer2_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.352ns (16.028%)  route 1.844ns (83.972%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 18.173 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.546    -2.195    clk_out2
    SLICE_X45Y139        FDCE                                         r  timer2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDCE (Prop_fdce_C_Q)         0.223    -1.972 f  timer2_reg[22]/Q
                         net (fo=2, routed)           0.627    -1.345    timer2[22]
    SLICE_X45Y134        LUT4 (Prop_lut4_I0_O)        0.043    -1.302 r  timer2[27]_i_9/O
                         net (fo=1, routed)           0.355    -0.948    timer2[27]_i_9_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I5_O)        0.043    -0.905 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.863    -0.042    timer2[27]_i_5_n_0
    SLICE_X45Y141        LUT5 (Prop_lut5_I2_O)        0.043     0.001 r  timer2[17]_i_1/O
                         net (fo=1, routed)           0.000     0.001    timer2[17]_i_1_n_0
    SLICE_X45Y141        FDCE                                         r  timer2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    15.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    16.680    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.763 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    18.173    clk_out2
    SLICE_X45Y141        FDCE                                         r  timer2_reg[17]/C
                         clock pessimism             -0.392    17.781    
                         clock uncertainty           -0.086    17.695    
    SLICE_X45Y141        FDCE (Setup_fdce_C_D)        0.034    17.729    timer2_reg[17]
  -------------------------------------------------------------------
                         required time                         17.729    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                 17.728    

Slack (MET) :             17.833ns  (required time - arrival time)
  Source:                 timer2_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.352ns (16.644%)  route 1.763ns (83.356%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.546    -2.195    clk_out2
    SLICE_X45Y139        FDCE                                         r  timer2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDCE (Prop_fdce_C_Q)         0.223    -1.972 f  timer2_reg[22]/Q
                         net (fo=2, routed)           0.627    -1.345    timer2[22]
    SLICE_X45Y134        LUT4 (Prop_lut4_I0_O)        0.043    -1.302 r  timer2[27]_i_9/O
                         net (fo=1, routed)           0.355    -0.948    timer2[27]_i_9_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I5_O)        0.043    -0.905 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.781    -0.123    timer2[27]_i_5_n_0
    SLICE_X45Y139        LUT5 (Prop_lut5_I2_O)        0.043    -0.080 r  timer2[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    timer2[24]_i_1_n_0
    SLICE_X45Y139        FDCE                                         r  timer2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    15.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    16.680    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.763 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.409    18.172    clk_out2
    SLICE_X45Y139        FDCE                                         r  timer2_reg[24]/C
                         clock pessimism             -0.367    17.805    
                         clock uncertainty           -0.086    17.719    
    SLICE_X45Y139        FDCE (Setup_fdce_C_D)        0.034    17.753    timer2_reg[24]
  -------------------------------------------------------------------
                         required time                         17.753    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                 17.833    

Slack (MET) :             17.838ns  (required time - arrival time)
  Source:                 timer2_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.352ns (16.684%)  route 1.758ns (83.316%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.546    -2.195    clk_out2
    SLICE_X45Y139        FDCE                                         r  timer2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDCE (Prop_fdce_C_Q)         0.223    -1.972 f  timer2_reg[22]/Q
                         net (fo=2, routed)           0.627    -1.345    timer2[22]
    SLICE_X45Y134        LUT4 (Prop_lut4_I0_O)        0.043    -1.302 r  timer2[27]_i_9/O
                         net (fo=1, routed)           0.355    -0.948    timer2[27]_i_9_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I5_O)        0.043    -0.905 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.776    -0.128    timer2[27]_i_5_n_0
    SLICE_X45Y139        LUT5 (Prop_lut5_I2_O)        0.043    -0.085 r  timer2[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    timer2[22]_i_1_n_0
    SLICE_X45Y139        FDCE                                         r  timer2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    15.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    16.680    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.763 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.409    18.172    clk_out2
    SLICE_X45Y139        FDCE                                         r  timer2_reg[22]/C
                         clock pessimism             -0.367    17.805    
                         clock uncertainty           -0.086    17.719    
    SLICE_X45Y139        FDCE (Setup_fdce_C_D)        0.034    17.753    timer2_reg[22]
  -------------------------------------------------------------------
                         required time                         17.753    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                 17.838    

Slack (MET) :             17.886ns  (required time - arrival time)
  Source:                 timer2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.352ns (17.259%)  route 1.687ns (82.741%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.052    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.581    -5.529 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.695    -3.834    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.741 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.542    -2.199    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDCE (Prop_fdce_C_Q)         0.223    -1.976 r  timer2_reg[11]/Q
                         net (fo=2, routed)           0.707    -1.269    timer2[11]
    SLICE_X45Y140        LUT4 (Prop_lut4_I1_O)        0.043    -1.226 r  timer2[27]_i_7/O
                         net (fo=1, routed)           0.321    -0.905    timer2[27]_i_7_n_0
    SLICE_X45Y134        LUT5 (Prop_lut5_I4_O)        0.043    -0.862 r  timer2[27]_i_4/O
                         net (fo=28, routed)          0.659    -0.203    timer2[27]_i_4_n_0
    SLICE_X45Y139        LUT5 (Prop_lut5_I1_O)        0.043    -0.160 r  timer2[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    timer2[21]_i_1_n_0
    SLICE_X45Y139        FDCE                                         r  timer2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    15.116 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    16.680    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.763 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.409    18.172    clk_out2
    SLICE_X45Y139        FDCE                                         r  timer2_reg[21]/C
                         clock pessimism             -0.392    17.780    
                         clock uncertainty           -0.086    17.694    
    SLICE_X45Y139        FDCE (Setup_fdce_C_D)        0.033    17.727    timer2_reg[21]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 17.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.687    -0.288    clk_out2
    SLICE_X47Y134        FDPE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDPE (Prop_fdpe_C_Q)         0.100    -0.188 r  led_reg[1]/Q
                         net (fo=2, routed)           0.136    -0.052    led_OBUF[1]
    SLICE_X47Y134        LUT4 (Prop_lut4_I3_O)        0.028    -0.024 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    led[1]_i_1_n_0
    SLICE_X47Y134        FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.907    -0.470    clk_out2
    SLICE_X47Y134        FDPE                                         r  led_reg[1]/C
                         clock pessimism              0.182    -0.288    
    SLICE_X47Y134        FDPE (Hold_fdpe_C_D)         0.060    -0.228    led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 timer2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.309%)  route 0.143ns (52.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.686    -0.289    clk_out2
    SLICE_X44Y133        FDCE                                         r  timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDCE (Prop_fdce_C_Q)         0.100    -0.189 f  timer2_reg[0]/Q
                         net (fo=3, routed)           0.143    -0.046    timer2[0]
    SLICE_X44Y133        LUT2 (Prop_lut2_I1_O)        0.028    -0.018 r  timer2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    timer2[0]_i_1_n_0
    SLICE_X44Y133        FDCE                                         r  timer2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.906    -0.471    clk_out2
    SLICE_X44Y133        FDCE                                         r  timer2_reg[0]/C
                         clock pessimism              0.182    -0.289    
    SLICE_X44Y133        FDCE (Hold_fdce_C_D)         0.060    -0.229    timer2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 timer2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.156ns (46.775%)  route 0.178ns (53.225%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.687    -0.288    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDCE (Prop_fdce_C_Q)         0.100    -0.188 f  timer2_reg[7]/Q
                         net (fo=2, routed)           0.108    -0.080    timer2[7]
    SLICE_X45Y137        LUT5 (Prop_lut5_I1_O)        0.028    -0.052 r  timer2[27]_i_3/O
                         net (fo=28, routed)          0.070     0.018    timer2[27]_i_3_n_0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.028     0.046 r  timer2[16]_i_1/O
                         net (fo=1, routed)           0.000     0.046    timer2[16]_i_1_n_0
    SLICE_X45Y137        FDCE                                         r  timer2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.909    -0.468    clk_out2
    SLICE_X45Y137        FDCE                                         r  timer2_reg[16]/C
                         clock pessimism              0.194    -0.274    
    SLICE_X45Y137        FDCE (Hold_fdce_C_D)         0.060    -0.214    timer2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timer2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.156ns (46.636%)  route 0.179ns (53.364%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.687    -0.288    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDCE (Prop_fdce_C_Q)         0.100    -0.188 f  timer2_reg[7]/Q
                         net (fo=2, routed)           0.108    -0.080    timer2[7]
    SLICE_X45Y137        LUT5 (Prop_lut5_I1_O)        0.028    -0.052 r  timer2[27]_i_3/O
                         net (fo=28, routed)          0.071     0.019    timer2[27]_i_3_n_0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.028     0.047 r  timer2[15]_i_1/O
                         net (fo=1, routed)           0.000     0.047    timer2[15]_i_1_n_0
    SLICE_X45Y137        FDCE                                         r  timer2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.909    -0.468    clk_out2
    SLICE_X45Y137        FDCE                                         r  timer2_reg[15]/C
                         clock pessimism              0.194    -0.274    
    SLICE_X45Y137        FDCE (Hold_fdce_C_D)         0.060    -0.214    timer2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 timer2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.156ns (37.346%)  route 0.262ns (62.654%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.687    -0.288    clk_out2
    SLICE_X47Y134        FDCE                                         r  timer2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDCE (Prop_fdce_C_Q)         0.100    -0.188 r  timer2_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.068    timer2[10]
    SLICE_X45Y134        LUT5 (Prop_lut5_I2_O)        0.028    -0.040 r  timer2[27]_i_4/O
                         net (fo=28, routed)          0.142     0.102    timer2[27]_i_4_n_0
    SLICE_X46Y134        LUT5 (Prop_lut5_I1_O)        0.028     0.130 r  timer2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.130    timer2[4]_i_1_n_0
    SLICE_X46Y134        FDCE                                         r  timer2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.907    -0.470    clk_out2
    SLICE_X46Y134        FDCE                                         r  timer2_reg[4]/C
                         clock pessimism              0.193    -0.277    
    SLICE_X46Y134        FDCE (Hold_fdce_C_D)         0.087    -0.190    timer2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 timer2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.156ns (37.257%)  route 0.263ns (62.743%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.687    -0.288    clk_out2
    SLICE_X47Y134        FDCE                                         r  timer2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDCE (Prop_fdce_C_Q)         0.100    -0.188 r  timer2_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.068    timer2[10]
    SLICE_X45Y134        LUT5 (Prop_lut5_I2_O)        0.028    -0.040 r  timer2[27]_i_4/O
                         net (fo=28, routed)          0.143     0.103    timer2[27]_i_4_n_0
    SLICE_X46Y134        LUT5 (Prop_lut5_I1_O)        0.028     0.131 r  timer2[19]_i_1/O
                         net (fo=1, routed)           0.000     0.131    timer2[19]_i_1_n_0
    SLICE_X46Y134        FDCE                                         r  timer2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.907    -0.470    clk_out2
    SLICE_X46Y134        FDCE                                         r  timer2_reg[19]/C
                         clock pessimism              0.193    -0.277    
    SLICE_X46Y134        FDCE (Hold_fdce_C_D)         0.087    -0.190    timer2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 timer2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.174ns (44.209%)  route 0.220ns (55.791%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.687    -0.288    clk_out2
    SLICE_X46Y134        FDCE                                         r  timer2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDCE (Prop_fdce_C_Q)         0.118    -0.170 f  timer2_reg[14]/Q
                         net (fo=2, routed)           0.095    -0.075    timer2[14]
    SLICE_X45Y134        LUT6 (Prop_lut6_I2_O)        0.028    -0.047 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.125     0.078    timer2[27]_i_5_n_0
    SLICE_X45Y133        LUT5 (Prop_lut5_I2_O)        0.028     0.106 r  timer2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.106    timer2[3]_i_1_n_0
    SLICE_X45Y133        FDCE                                         r  timer2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.906    -0.471    clk_out2
    SLICE_X45Y133        FDCE                                         r  timer2_reg[3]/C
                         clock pessimism              0.194    -0.277    
    SLICE_X45Y133        FDCE (Hold_fdce_C_D)         0.061    -0.216    timer2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 timer2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.174ns (43.986%)  route 0.222ns (56.014%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.687    -0.288    clk_out2
    SLICE_X46Y134        FDCE                                         r  timer2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDCE (Prop_fdce_C_Q)         0.118    -0.170 f  timer2_reg[14]/Q
                         net (fo=2, routed)           0.095    -0.075    timer2[14]
    SLICE_X45Y134        LUT6 (Prop_lut6_I2_O)        0.028    -0.047 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.127     0.080    timer2[27]_i_5_n_0
    SLICE_X45Y133        LUT5 (Prop_lut5_I2_O)        0.028     0.108 r  timer2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.108    timer2[6]_i_1_n_0
    SLICE_X45Y133        FDCE                                         r  timer2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.906    -0.471    clk_out2
    SLICE_X45Y133        FDCE                                         r  timer2_reg[6]/C
                         clock pessimism              0.194    -0.277    
    SLICE_X45Y133        FDCE (Hold_fdce_C_D)         0.061    -0.216    timer2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 timer2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.174ns (43.649%)  route 0.225ns (56.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.687    -0.288    clk_out2
    SLICE_X46Y134        FDCE                                         r  timer2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDCE (Prop_fdce_C_Q)         0.118    -0.170 f  timer2_reg[14]/Q
                         net (fo=2, routed)           0.095    -0.075    timer2[14]
    SLICE_X45Y134        LUT6 (Prop_lut6_I2_O)        0.028    -0.047 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.130     0.083    timer2[27]_i_5_n_0
    SLICE_X45Y135        LUT5 (Prop_lut5_I2_O)        0.028     0.111 r  timer2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.111    timer2[8]_i_1_n_0
    SLICE_X45Y135        FDCE                                         r  timer2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.908    -0.469    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[8]/C
                         clock pessimism              0.194    -0.275    
    SLICE_X45Y135        FDCE (Hold_fdce_C_D)         0.061    -0.214    timer2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 timer2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.174ns (43.431%)  route 0.227ns (56.569%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.687    -0.288    clk_out2
    SLICE_X46Y134        FDCE                                         r  timer2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        FDCE (Prop_fdce_C_Q)         0.118    -0.170 f  timer2_reg[14]/Q
                         net (fo=2, routed)           0.095    -0.075    timer2[14]
    SLICE_X45Y134        LUT6 (Prop_lut6_I2_O)        0.028    -0.047 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.132     0.085    timer2[27]_i_5_n_0
    SLICE_X45Y135        LUT5 (Prop_lut5_I2_O)        0.028     0.113 r  timer2[9]_i_1/O
                         net (fo=1, routed)           0.000     0.113    timer2[9]_i_1_n_0
    SLICE_X45Y135        FDCE                                         r  timer2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.908    -0.469    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[9]/C
                         clock pessimism              0.194    -0.275    
    SLICE_X45Y135        FDCE (Hold_fdce_C_D)         0.061    -0.214    timer2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y17  inst_clk/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C             n/a            0.700         20.000      19.300     SLICE_X47Y134   led_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.700         20.000      19.300     SLICE_X44Y133   timer2_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         20.000      19.300     SLICE_X47Y134   timer2_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         20.000      19.300     SLICE_X45Y135   timer2_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         20.000      19.300     SLICE_X46Y134   timer2_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         20.000      19.300     SLICE_X47Y134   timer2_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         20.000      19.300     SLICE_X46Y134   timer2_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         20.000      19.300     SLICE_X45Y137   timer2_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C             n/a            0.350         10.000      9.650      SLICE_X47Y134   led_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.350         10.000      9.650      SLICE_X47Y134   led_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X44Y133   timer2_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X44Y133   timer2_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X47Y134   timer2_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X47Y134   timer2_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X45Y135   timer2_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X45Y135   timer2_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X46Y134   timer2_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X46Y134   timer2_reg[12]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         10.000      9.650      SLICE_X47Y134   led_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.350         10.000      9.650      SLICE_X47Y134   led_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X44Y133   timer2_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X44Y133   timer2_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X47Y134   timer2_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X47Y134   timer2_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X45Y135   timer2_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X45Y135   timer2_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X46Y134   timer2_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X46Y134   timer2_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 timer3_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@12.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        2.189ns  (logic 0.483ns (22.066%)  route 1.706ns (77.934%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 10.673 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 0.306 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     4.552    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.581    -3.029 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.695    -1.334    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -1.241 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.547     0.306    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE (Prop_fdce_C_Q)         0.259     0.565 f  timer3_reg[24]/Q
                         net (fo=2, routed)           0.560     1.124    timer3[24]
    SLICE_X46Y136        LUT4 (Prop_lut4_I0_O)        0.047     1.171 r  timer3[27]_i_8/O
                         net (fo=1, routed)           0.254     1.425    timer3[27]_i_8_n_0
    SLICE_X46Y136        LUT6 (Prop_lut6_I4_O)        0.134     1.559 f  timer3[27]_i_5/O
                         net (fo=28, routed)          0.892     2.452    timer3[27]_i_5_n_0
    SLICE_X46Y141        LUT5 (Prop_lut5_I2_O)        0.043     2.495 r  timer3[25]_i_1/O
                         net (fo=1, routed)           0.000     2.495    timer3[25]_i_1_n_0
    SLICE_X46Y141        FDCE                                         r  timer3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E19                                               0.000    12.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    12.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    13.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    14.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736     7.616 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564     9.180    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.263 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410    10.673    clk_out3
    SLICE_X46Y141        FDCE                                         r  timer3_reg[25]/C
                         clock pessimism             -0.392    10.281    
                         clock uncertainty           -0.077    10.204    
    SLICE_X46Y141        FDCE (Setup_fdce_C_D)        0.064    10.268    timer3_reg[25]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 timer3_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@12.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        2.185ns  (logic 0.483ns (22.106%)  route 1.702ns (77.894%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 10.673 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 0.306 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     4.552    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.581    -3.029 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.695    -1.334    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -1.241 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.547     0.306    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE (Prop_fdce_C_Q)         0.259     0.565 f  timer3_reg[24]/Q
                         net (fo=2, routed)           0.560     1.124    timer3[24]
    SLICE_X46Y136        LUT4 (Prop_lut4_I0_O)        0.047     1.171 r  timer3[27]_i_8/O
                         net (fo=1, routed)           0.254     1.425    timer3[27]_i_8_n_0
    SLICE_X46Y136        LUT6 (Prop_lut6_I4_O)        0.134     1.559 f  timer3[27]_i_5/O
                         net (fo=28, routed)          0.888     2.448    timer3[27]_i_5_n_0
    SLICE_X46Y141        LUT5 (Prop_lut5_I2_O)        0.043     2.491 r  timer3[26]_i_1/O
                         net (fo=1, routed)           0.000     2.491    timer3[26]_i_1_n_0
    SLICE_X46Y141        FDCE                                         r  timer3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E19                                               0.000    12.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    12.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    13.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    14.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736     7.616 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564     9.180    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.263 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410    10.673    clk_out3
    SLICE_X46Y141        FDCE                                         r  timer3_reg[26]/C
                         clock pessimism             -0.392    10.281    
                         clock uncertainty           -0.077    10.204    
    SLICE_X46Y141        FDCE (Setup_fdce_C_D)        0.065    10.269    timer3_reg[26]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -2.491    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.864ns  (required time - arrival time)
  Source:                 timer3_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@12.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        2.102ns  (logic 0.856ns (40.715%)  route 1.246ns (59.285%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 10.673 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( 0.303 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     4.552    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.581    -3.029 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.695    -1.334    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -1.241 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.544     0.303    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.223     0.526 r  timer3_reg[11]/Q
                         net (fo=2, routed)           0.783     1.309    timer3[11]
    SLICE_X47Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     1.547 r  timer3_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.547    timer3_reg[12]_i_2_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.600 r  timer3_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.600    timer3_reg[16]_i_2_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.653 r  timer3_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.653    timer3_reg[20]_i_2_n_0
    SLICE_X47Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.819 r  timer3_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.463     2.282    timer3_reg[24]_i_2_n_6
    SLICE_X46Y140        LUT5 (Prop_lut5_I3_O)        0.123     2.405 r  timer3[22]_i_1/O
                         net (fo=1, routed)           0.000     2.405    timer3[22]_i_1_n_0
    SLICE_X46Y140        FDCE                                         r  timer3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E19                                               0.000    12.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    12.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    13.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    14.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736     7.616 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564     9.180    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.263 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410    10.673    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[22]/C
                         clock pessimism             -0.392    10.281    
                         clock uncertainty           -0.077    10.204    
    SLICE_X46Y140        FDCE (Setup_fdce_C_D)        0.065    10.269    timer3_reg[22]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  7.864    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 timer3_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@12.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        2.065ns  (logic 0.483ns (23.385%)  route 1.582ns (76.615%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 10.671 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 0.306 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     4.552    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.581    -3.029 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.695    -1.334    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -1.241 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.547     0.306    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE (Prop_fdce_C_Q)         0.259     0.565 f  timer3_reg[24]/Q
                         net (fo=2, routed)           0.560     1.124    timer3[24]
    SLICE_X46Y136        LUT4 (Prop_lut4_I0_O)        0.047     1.171 r  timer3[27]_i_8/O
                         net (fo=1, routed)           0.254     1.425    timer3[27]_i_8_n_0
    SLICE_X46Y136        LUT6 (Prop_lut6_I4_O)        0.134     1.559 f  timer3[27]_i_5/O
                         net (fo=28, routed)          0.769     2.328    timer3[27]_i_5_n_0
    SLICE_X45Y136        LUT5 (Prop_lut5_I2_O)        0.043     2.371 r  timer3[8]_i_1/O
                         net (fo=1, routed)           0.000     2.371    timer3[8]_i_1_n_0
    SLICE_X45Y136        FDCE                                         r  timer3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E19                                               0.000    12.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    12.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    13.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    14.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736     7.616 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564     9.180    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.263 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.408    10.671    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[8]/C
                         clock pessimism             -0.392    10.279    
                         clock uncertainty           -0.077    10.202    
    SLICE_X45Y136        FDCE (Setup_fdce_C_D)        0.034    10.236    timer3_reg[8]
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                  7.865    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 timer3_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@12.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        2.101ns  (logic 0.853ns (40.597%)  route 1.248ns (59.403%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 10.673 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( 0.303 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     4.552    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.581    -3.029 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.695    -1.334    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -1.241 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.544     0.303    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.223     0.526 r  timer3_reg[11]/Q
                         net (fo=2, routed)           0.783     1.309    timer3[11]
    SLICE_X47Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     1.547 r  timer3_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.547    timer3_reg[12]_i_2_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.600 r  timer3_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.600    timer3_reg[16]_i_2_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.653 r  timer3_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.653    timer3_reg[20]_i_2_n_0
    SLICE_X47Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.706 r  timer3_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.706    timer3_reg[24]_i_2_n_0
    SLICE_X47Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.817 r  timer3_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.465     2.282    timer3_reg[27]_i_2_n_5
    SLICE_X46Y141        LUT5 (Prop_lut5_I0_O)        0.122     2.404 r  timer3[27]_i_1/O
                         net (fo=1, routed)           0.000     2.404    timer3[27]_i_1_n_0
    SLICE_X46Y141        FDCE                                         r  timer3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E19                                               0.000    12.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    12.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    13.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    14.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736     7.616 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564     9.180    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.263 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410    10.673    clk_out3
    SLICE_X46Y141        FDCE                                         r  timer3_reg[27]/C
                         clock pessimism             -0.392    10.281    
                         clock uncertainty           -0.077    10.204    
    SLICE_X46Y141        FDCE (Setup_fdce_C_D)        0.066    10.270    timer3_reg[27]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                  7.866    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 timer3_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@12.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        2.060ns  (logic 0.483ns (23.442%)  route 1.577ns (76.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 10.671 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 0.306 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     4.552    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.581    -3.029 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.695    -1.334    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -1.241 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.547     0.306    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE (Prop_fdce_C_Q)         0.259     0.565 f  timer3_reg[24]/Q
                         net (fo=2, routed)           0.560     1.124    timer3[24]
    SLICE_X46Y136        LUT4 (Prop_lut4_I0_O)        0.047     1.171 r  timer3[27]_i_8/O
                         net (fo=1, routed)           0.254     1.425    timer3[27]_i_8_n_0
    SLICE_X46Y136        LUT6 (Prop_lut6_I4_O)        0.134     1.559 f  timer3[27]_i_5/O
                         net (fo=28, routed)          0.764     2.323    timer3[27]_i_5_n_0
    SLICE_X45Y136        LUT5 (Prop_lut5_I2_O)        0.043     2.366 r  timer3[7]_i_1/O
                         net (fo=1, routed)           0.000     2.366    timer3[7]_i_1_n_0
    SLICE_X45Y136        FDCE                                         r  timer3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E19                                               0.000    12.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    12.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    13.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    14.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736     7.616 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564     9.180    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.263 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.408    10.671    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[7]/C
                         clock pessimism             -0.392    10.279    
                         clock uncertainty           -0.077    10.202    
    SLICE_X45Y136        FDCE (Setup_fdce_C_D)        0.034    10.236    timer3_reg[7]
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 timer3_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@12.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        2.093ns  (logic 0.483ns (23.081%)  route 1.610ns (76.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 10.673 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 0.306 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     4.552    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.581    -3.029 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.695    -1.334    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -1.241 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.547     0.306    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE (Prop_fdce_C_Q)         0.259     0.565 f  timer3_reg[24]/Q
                         net (fo=2, routed)           0.560     1.124    timer3[24]
    SLICE_X46Y136        LUT4 (Prop_lut4_I0_O)        0.047     1.171 r  timer3[27]_i_8/O
                         net (fo=1, routed)           0.254     1.425    timer3[27]_i_8_n_0
    SLICE_X46Y136        LUT6 (Prop_lut6_I4_O)        0.134     1.559 f  timer3[27]_i_5/O
                         net (fo=28, routed)          0.796     2.355    timer3[27]_i_5_n_0
    SLICE_X46Y140        LUT5 (Prop_lut5_I2_O)        0.043     2.398 r  timer3[21]_i_1/O
                         net (fo=1, routed)           0.000     2.398    timer3[21]_i_1_n_0
    SLICE_X46Y140        FDCE                                         r  timer3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E19                                               0.000    12.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    12.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    13.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    14.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736     7.616 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564     9.180    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.263 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410    10.673    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[21]/C
                         clock pessimism             -0.367    10.306    
                         clock uncertainty           -0.077    10.229    
    SLICE_X46Y140        FDCE (Setup_fdce_C_D)        0.064    10.293    timer3_reg[21]
  -------------------------------------------------------------------
                         required time                         10.293    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 timer3_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@12.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        2.049ns  (logic 0.803ns (39.182%)  route 1.246ns (60.818%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 10.672 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( 0.303 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     4.552    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.581    -3.029 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.695    -1.334    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -1.241 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.544     0.303    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.223     0.526 r  timer3_reg[11]/Q
                         net (fo=2, routed)           0.783     1.309    timer3[11]
    SLICE_X47Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     1.547 r  timer3_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.547    timer3_reg[12]_i_2_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.600 r  timer3_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.600    timer3_reg[16]_i_2_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.766 r  timer3_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.463     2.229    timer3_reg[20]_i_2_n_6
    SLICE_X46Y139        LUT5 (Prop_lut5_I3_O)        0.123     2.352 r  timer3[18]_i_1/O
                         net (fo=1, routed)           0.000     2.352    timer3[18]_i_1_n_0
    SLICE_X46Y139        FDCE                                         r  timer3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E19                                               0.000    12.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    12.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    13.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    14.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736     7.616 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564     9.180    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.263 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.409    10.672    clk_out3
    SLICE_X46Y139        FDCE                                         r  timer3_reg[18]/C
                         clock pessimism             -0.392    10.280    
                         clock uncertainty           -0.077    10.203    
    SLICE_X46Y139        FDCE (Setup_fdce_C_D)        0.065    10.268    timer3_reg[18]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             7.917ns  (required time - arrival time)
  Source:                 timer3_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@12.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        2.049ns  (logic 0.783ns (38.217%)  route 1.266ns (61.783%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 10.672 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( 0.303 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     4.552    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.581    -3.029 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.695    -1.334    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -1.241 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.544     0.303    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.223     0.526 r  timer3_reg[11]/Q
                         net (fo=2, routed)           0.783     1.309    timer3[11]
    SLICE_X47Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     1.547 r  timer3_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.547    timer3_reg[12]_i_2_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.600 r  timer3_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.600    timer3_reg[16]_i_2_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.749 r  timer3_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.482     2.232    timer3_reg[20]_i_2_n_4
    SLICE_X46Y139        LUT5 (Prop_lut5_I3_O)        0.120     2.352 r  timer3[20]_i_1/O
                         net (fo=1, routed)           0.000     2.352    timer3[20]_i_1_n_0
    SLICE_X46Y139        FDCE                                         r  timer3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E19                                               0.000    12.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    12.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    13.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    14.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736     7.616 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564     9.180    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.263 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.409    10.672    clk_out3
    SLICE_X46Y139        FDCE                                         r  timer3_reg[20]/C
                         clock pessimism             -0.392    10.280    
                         clock uncertainty           -0.077    10.203    
    SLICE_X46Y139        FDCE (Setup_fdce_C_D)        0.066    10.269    timer3_reg[20]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                  7.917    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 timer3_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@12.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        2.048ns  (logic 0.800ns (39.059%)  route 1.248ns (60.941%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 10.673 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( 0.303 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     4.552    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.581    -3.029 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.695    -1.334    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -1.241 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.544     0.303    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.223     0.526 r  timer3_reg[11]/Q
                         net (fo=2, routed)           0.783     1.309    timer3[11]
    SLICE_X47Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     1.547 r  timer3_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.547    timer3_reg[12]_i_2_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.600 r  timer3_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.600    timer3_reg[16]_i_2_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.653 r  timer3_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.653    timer3_reg[20]_i_2_n_0
    SLICE_X47Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.764 r  timer3_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.465     2.229    timer3_reg[24]_i_2_n_5
    SLICE_X46Y140        LUT5 (Prop_lut5_I3_O)        0.122     2.351 r  timer3[23]_i_1/O
                         net (fo=1, routed)           0.000     2.351    timer3[23]_i_1_n_0
    SLICE_X46Y140        FDCE                                         r  timer3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E19                                               0.000    12.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    12.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    13.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    14.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736     7.616 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564     9.180    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.263 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410    10.673    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[23]/C
                         clock pessimism             -0.392    10.281    
                         clock uncertainty           -0.077    10.204    
    SLICE_X46Y140        FDCE (Setup_fdce_C_D)        0.066    10.270    timer3_reg[23]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                          -2.351    
  -------------------------------------------------------------------
                         slack                                  7.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@2.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 2.034 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 2.214 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.712 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.787     1.499    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.525 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.689     2.214    clk_out3
    SLICE_X45Y138        FDPE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y138        FDPE (Prop_fdpe_C_Q)         0.100     2.314 r  led_reg[2]/Q
                         net (fo=2, routed)           0.136     2.450    led_OBUF[2]
    SLICE_X45Y138        LUT4 (Prop_lut4_I3_O)        0.028     2.478 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     2.478    led[2]_i_1_n_0
    SLICE_X45Y138        FDPE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.911     2.034    clk_out3
    SLICE_X45Y138        FDPE                                         r  led_reg[2]/C
                         clock pessimism              0.180     2.214    
    SLICE_X45Y138        FDPE (Hold_fdpe_C_D)         0.060     2.274    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 timer3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@2.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.288ns = ( 2.212 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.712 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.787     1.499    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.525 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.687     2.212    clk_out3
    SLICE_X46Y136        FDCE                                         r  timer3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDCE (Prop_fdce_C_Q)         0.118     2.330 f  timer3_reg[0]/Q
                         net (fo=3, routed)           0.146     2.476    timer3[0]
    SLICE_X46Y136        LUT2 (Prop_lut2_I1_O)        0.028     2.504 r  timer3[0]_i_1/O
                         net (fo=1, routed)           0.000     2.504    timer3[0]_i_1_n_0
    SLICE_X46Y136        FDCE                                         r  timer3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X46Y136        FDCE                                         r  timer3_reg[0]/C
                         clock pessimism              0.181     2.212    
    SLICE_X46Y136        FDCE (Hold_fdce_C_D)         0.087     2.299    timer3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 timer3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@2.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.428ns  (logic 0.174ns (40.614%)  route 0.254ns (59.386%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.288ns = ( 2.212 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.712 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.787     1.499    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.525 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.687     2.212    clk_out3
    SLICE_X46Y136        FDCE                                         r  timer3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDCE (Prop_fdce_C_Q)         0.118     2.330 f  timer3_reg[5]/Q
                         net (fo=2, routed)           0.143     2.474    timer3[5]
    SLICE_X46Y136        LUT6 (Prop_lut6_I0_O)        0.028     2.502 f  timer3[27]_i_5/O
                         net (fo=28, routed)          0.111     2.612    timer3[27]_i_5_n_0
    SLICE_X46Y136        LUT5 (Prop_lut5_I2_O)        0.028     2.640 r  timer3[5]_i_1/O
                         net (fo=1, routed)           0.000     2.640    timer3[5]_i_1_n_0
    SLICE_X46Y136        FDCE                                         r  timer3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X46Y136        FDCE                                         r  timer3_reg[5]/C
                         clock pessimism              0.181     2.212    
    SLICE_X46Y136        FDCE (Hold_fdce_C_D)         0.087     2.299    timer3_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 timer3_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@2.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.445ns  (logic 0.174ns (39.123%)  route 0.271ns (60.877%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns = ( 2.032 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.712 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.787     1.499    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.525 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.690     2.215    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE (Prop_fdce_C_Q)         0.118     2.333 f  timer3_reg[21]/Q
                         net (fo=2, routed)           0.137     2.470    timer3[21]
    SLICE_X46Y138        LUT5 (Prop_lut5_I3_O)        0.028     2.498 r  timer3[27]_i_3/O
                         net (fo=28, routed)          0.134     2.632    timer3[27]_i_3_n_0
    SLICE_X46Y137        LUT5 (Prop_lut5_I0_O)        0.028     2.660 r  timer3[10]_i_1/O
                         net (fo=1, routed)           0.000     2.660    timer3[10]_i_1_n_0
    SLICE_X46Y137        FDCE                                         r  timer3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.909     2.032    clk_out3
    SLICE_X46Y137        FDCE                                         r  timer3_reg[10]/C
                         clock pessimism              0.194     2.226    
    SLICE_X46Y137        FDCE (Hold_fdce_C_D)         0.087     2.313    timer3_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 timer3_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@2.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.451ns  (logic 0.174ns (38.539%)  route 0.277ns (61.461%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 2.034 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.712 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.787     1.499    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.525 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.690     2.215    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE (Prop_fdce_C_Q)         0.118     2.333 f  timer3_reg[21]/Q
                         net (fo=2, routed)           0.137     2.470    timer3[21]
    SLICE_X46Y138        LUT5 (Prop_lut5_I3_O)        0.028     2.498 r  timer3[27]_i_3/O
                         net (fo=28, routed)          0.141     2.639    timer3[27]_i_3_n_0
    SLICE_X46Y138        LUT5 (Prop_lut5_I0_O)        0.028     2.667 r  timer3[14]_i_1/O
                         net (fo=1, routed)           0.000     2.667    timer3[14]_i_1_n_0
    SLICE_X46Y138        FDCE                                         r  timer3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.911     2.034    clk_out3
    SLICE_X46Y138        FDCE                                         r  timer3_reg[14]/C
                         clock pessimism              0.194     2.228    
    SLICE_X46Y138        FDCE (Hold_fdce_C_D)         0.087     2.315    timer3_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 timer3_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@2.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.471ns  (logic 0.174ns (36.962%)  route 0.297ns (63.038%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 2.034 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.712 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.787     1.499    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.525 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.690     2.215    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE (Prop_fdce_C_Q)         0.118     2.333 f  timer3_reg[21]/Q
                         net (fo=2, routed)           0.137     2.470    timer3[21]
    SLICE_X46Y138        LUT5 (Prop_lut5_I3_O)        0.028     2.498 r  timer3[27]_i_3/O
                         net (fo=28, routed)          0.160     2.658    timer3[27]_i_3_n_0
    SLICE_X46Y139        LUT5 (Prop_lut5_I0_O)        0.028     2.686 r  timer3[17]_i_1/O
                         net (fo=1, routed)           0.000     2.686    timer3[17]_i_1_n_0
    SLICE_X46Y139        FDCE                                         r  timer3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.911     2.034    clk_out3
    SLICE_X46Y139        FDCE                                         r  timer3_reg[17]/C
                         clock pessimism              0.194     2.228    
    SLICE_X46Y139        FDCE (Hold_fdce_C_D)         0.087     2.315    timer3_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 timer3_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@2.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.432ns  (logic 0.246ns (56.943%)  route 0.186ns (43.057%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 2.034 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 2.214 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.712 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.787     1.499    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.525 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.689     2.214    clk_out3
    SLICE_X45Y138        FDCE                                         r  timer3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y138        FDCE (Prop_fdce_C_Q)         0.100     2.314 r  timer3_reg[15]/Q
                         net (fo=2, routed)           0.097     2.411    timer3[15]
    SLICE_X47Y138        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.490 r  timer3_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.089     2.579    timer3_reg[16]_i_2_n_5
    SLICE_X45Y138        LUT5 (Prop_lut5_I3_O)        0.067     2.646 r  timer3[15]_i_1/O
                         net (fo=1, routed)           0.000     2.646    timer3[15]_i_1_n_0
    SLICE_X45Y138        FDCE                                         r  timer3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.911     2.034    clk_out3
    SLICE_X45Y138        FDCE                                         r  timer3_reg[15]/C
                         clock pessimism              0.180     2.214    
    SLICE_X45Y138        FDCE (Hold_fdce_C_D)         0.061     2.275    timer3_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 timer3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@2.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.432ns  (logic 0.246ns (56.943%)  route 0.186ns (43.057%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.288ns = ( 2.212 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.712 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.787     1.499    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.525 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.687     2.212    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.100     2.312 r  timer3_reg[7]/Q
                         net (fo=2, routed)           0.097     2.409    timer3[7]
    SLICE_X47Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.488 r  timer3_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.089     2.577    timer3_reg[8]_i_2_n_5
    SLICE_X45Y136        LUT5 (Prop_lut5_I3_O)        0.067     2.644 r  timer3[7]_i_1/O
                         net (fo=1, routed)           0.000     2.644    timer3[7]_i_1_n_0
    SLICE_X45Y136        FDCE                                         r  timer3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[7]/C
                         clock pessimism              0.181     2.212    
    SLICE_X45Y136        FDCE (Hold_fdce_C_D)         0.061     2.273    timer3_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 timer3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@2.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.459ns  (logic 0.264ns (57.459%)  route 0.195ns (42.541%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.288ns = ( 2.212 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.712 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.787     1.499    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.525 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.687     2.212    clk_out3
    SLICE_X46Y135        FDCE                                         r  timer3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y135        FDCE (Prop_fdce_C_Q)         0.118     2.330 r  timer3_reg[3]/Q
                         net (fo=2, routed)           0.058     2.388    timer3[3]
    SLICE_X47Y135        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.467 r  timer3_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.137     2.605    timer3_reg[4]_i_2_n_5
    SLICE_X46Y135        LUT5 (Prop_lut5_I3_O)        0.067     2.672 r  timer3[3]_i_1/O
                         net (fo=1, routed)           0.000     2.672    timer3[3]_i_1_n_0
    SLICE_X46Y135        FDCE                                         r  timer3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X46Y135        FDCE                                         r  timer3_reg[3]/C
                         clock pessimism              0.181     2.212    
    SLICE_X46Y135        FDCE (Hold_fdce_C_D)         0.087     2.299    timer3_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 timer3_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@2.500ns - clk_out3_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.473ns  (logic 0.174ns (36.805%)  route 0.299ns (63.195%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 2.034 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.712 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.787     1.499    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.525 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.690     2.215    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE (Prop_fdce_C_Q)         0.118     2.333 f  timer3_reg[21]/Q
                         net (fo=2, routed)           0.137     2.470    timer3[21]
    SLICE_X46Y138        LUT5 (Prop_lut5_I3_O)        0.028     2.498 r  timer3[27]_i_3/O
                         net (fo=28, routed)          0.162     2.660    timer3[27]_i_3_n_0
    SLICE_X46Y139        LUT5 (Prop_lut5_I0_O)        0.028     2.688 r  timer3[18]_i_1/O
                         net (fo=1, routed)           0.000     2.688    timer3[18]_i_1_n_0
    SLICE_X46Y139        FDCE                                         r  timer3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.911     2.034    clk_out3
    SLICE_X46Y139        FDCE                                         r  timer3_reg[18]/C
                         clock pessimism              0.194     2.228    
    SLICE_X46Y139        FDCE (Hold_fdce_C_D)         0.087     2.315    timer3_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.373    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { inst_clk/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         10.000      8.591      BUFGCTRL_X0Y18  inst_clk/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDPE/C             n/a            0.700         10.000      9.300      SLICE_X45Y138   led_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.700         10.000      9.300      SLICE_X46Y136   timer3_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         10.000      9.300      SLICE_X46Y137   timer3_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         10.000      9.300      SLICE_X45Y136   timer3_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         10.000      9.300      SLICE_X46Y137   timer3_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         10.000      9.300      SLICE_X45Y138   timer3_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         10.000      9.300      SLICE_X46Y138   timer3_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.700         10.000      9.300      SLICE_X45Y138   timer3_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X45Y138   led_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X45Y138   led_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y136   timer3_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y136   timer3_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y137   timer3_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y137   timer3_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X45Y136   timer3_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X45Y136   timer3_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y137   timer3_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y137   timer3_reg[12]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X45Y138   led_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X45Y138   led_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y136   timer3_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y136   timer3_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y137   timer3_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y137   timer3_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X45Y136   timer3_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X45Y136   timer3_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y137   timer3_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X46Y137   timer3_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y19  inst_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y5  inst_clk/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.549ns (75.225%)  route 0.510ns (24.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.896    -0.481    clk_out1
    SLICE_X50Y137        FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDPE (Prop_fdpe_C_Q)         0.147    -0.334 r  led_reg[0]/Q
                         net (fo=2, routed)           0.510     0.176    led_OBUF[0]
    AM39                 OBUF (Prop_obuf_I_O)         1.402     1.577 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.577    led[0]
    AM39                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 1.300ns (79.800%)  route 0.329ns (20.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.676    -0.299    clk_out1
    SLICE_X50Y137        FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDPE (Prop_fdpe_C_Q)         0.118    -0.181 r  led_reg[0]/Q
                         net (fo=2, routed)           0.329     0.148    led_OBUF[0]
    AM39                 OBUF (Prop_obuf_I_O)         1.182     1.330 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.330    led[0]
    AM39                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.537ns (68.086%)  route 0.720ns (31.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.907    -0.470    clk_out2
    SLICE_X47Y134        FDPE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDPE (Prop_fdpe_C_Q)         0.124    -0.346 r  led_reg[1]/Q
                         net (fo=2, routed)           0.720     0.374    led_OBUF[1]
    AN39                 OBUF (Prop_obuf_I_O)         1.413     1.787 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.787    led[1]
    AN39                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.293ns (70.834%)  route 0.532ns (29.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.788 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.787    -1.001    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.975 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.687    -0.288    clk_out2
    SLICE_X47Y134        FDPE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDPE (Prop_fdpe_C_Q)         0.100    -0.188 r  led_reg[1]/Q
                         net (fo=2, routed)           0.532     0.344    led_OBUF[1]
    AN39                 OBUF (Prop_obuf_I_O)         1.193     1.537 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.537    led[1]
    AN39                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.541ns (67.901%)  route 0.729ns (32.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.911     2.034    clk_out3
    SLICE_X45Y138        FDPE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y138        FDPE (Prop_fdpe_C_Q)         0.124     2.158 r  led_reg[2]/Q
                         net (fo=2, routed)           0.729     2.886    led_OBUF[2]
    AR37                 OBUF (Prop_obuf_I_O)         1.417     4.304 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.304    led[2]
    AR37                                                              r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.297ns (70.701%)  route 0.538ns (29.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     2.936 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.439    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.727     0.712 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.787     1.499    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.525 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.689     2.214    clk_out3
    SLICE_X45Y138        FDPE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y138        FDPE (Prop_fdpe_C_Q)         0.100     2.314 r  led_reg[2]/Q
                         net (fo=2, routed)           0.538     2.852    led_OBUF[2]
    AR37                 OBUF (Prop_obuf_I_O)         1.197     4.049 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.049    led[2]
    AR37                                                              r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clk/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 0.030ns (1.667%)  route 1.770ns (98.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E19                                               0.000     5.000 f  clk_in1_p (IN)
                         net (fo=0)                   0.000     5.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     5.518 f  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     6.072    inst_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     2.739 f  inst_clk/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.854     3.593    inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     3.623 f  inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.916     4.539    inst_clk/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV                                    f  inst_clk/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clk/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.058ns  (logic 0.083ns (2.714%)  route 2.975ns (97.286%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.411    -1.826    inst_clk/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV                                    r  inst_clk/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.285ns  (logic 0.753ns (22.914%)  route 2.532ns (77.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.512     3.285    timer1[27]_i_2_n_0
    SLICE_X48Y141        FDCE                                         f  timer1_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    -1.841    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.285ns  (logic 0.753ns (22.914%)  route 2.532ns (77.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.512     3.285    timer1[27]_i_2_n_0
    SLICE_X48Y141        FDCE                                         f  timer1_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    -1.841    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.285ns  (logic 0.753ns (22.914%)  route 2.532ns (77.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.512     3.285    timer1[27]_i_2_n_0
    SLICE_X48Y141        FDCE                                         f  timer1_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    -1.841    clk_out1
    SLICE_X48Y141        FDCE                                         r  timer1_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 0.753ns (23.472%)  route 2.454ns (76.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.434     3.207    timer1[27]_i_2_n_0
    SLICE_X50Y141        FDCE                                         f  timer1_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    -1.841    clk_out1
    SLICE_X50Y141        FDCE                                         r  timer1_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 0.753ns (23.472%)  route 2.454ns (76.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.434     3.207    timer1[27]_i_2_n_0
    SLICE_X50Y141        FDCE                                         f  timer1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    -1.841    clk_out1
    SLICE_X50Y141        FDCE                                         r  timer1_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 0.753ns (23.472%)  route 2.454ns (76.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.434     3.207    timer1[27]_i_2_n_0
    SLICE_X50Y141        FDCE                                         f  timer1_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    -1.841    clk_out1
    SLICE_X50Y141        FDCE                                         r  timer1_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 0.753ns (23.472%)  route 2.454ns (76.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.434     3.207    timer1[27]_i_2_n_0
    SLICE_X50Y141        FDCE                                         f  timer1_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    -1.841    clk_out1
    SLICE_X50Y141        FDCE                                         r  timer1_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 0.753ns (24.823%)  route 2.279ns (75.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.259     3.032    timer1[27]_i_2_n_0
    SLICE_X50Y139        FDCE                                         f  timer1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.395    -1.842    clk_out1
    SLICE_X50Y139        FDCE                                         r  timer1_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.943ns  (logic 0.753ns (25.577%)  route 2.190ns (74.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.170     2.943    timer1[27]_i_2_n_0
    SLICE_X50Y138        FDCE                                         f  timer1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.394    -1.843    clk_out1
    SLICE_X50Y138        FDCE                                         r  timer1_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 0.753ns (25.599%)  route 2.187ns (74.401%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.167     2.940    timer1[27]_i_2_n_0
    SLICE_X48Y140        FDCE                                         f  timer1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          1.396    -1.841    clk_out1
    SLICE_X48Y140        FDCE                                         r  timer1_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.243ns (16.658%)  route 1.218ns (83.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.611     1.462    timer1[27]_i_2_n_0
    SLICE_X48Y137        FDCE                                         f  timer1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.896    -0.481    clk_out1
    SLICE_X48Y137        FDCE                                         r  timer1_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.243ns (16.658%)  route 1.218ns (83.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.611     1.462    timer1[27]_i_2_n_0
    SLICE_X48Y137        FDCE                                         f  timer1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.896    -0.481    clk_out1
    SLICE_X48Y137        FDCE                                         r  timer1_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.243ns (16.658%)  route 1.218ns (83.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.611     1.462    timer1[27]_i_2_n_0
    SLICE_X48Y137        FDCE                                         f  timer1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.896    -0.481    clk_out1
    SLICE_X48Y137        FDCE                                         r  timer1_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.243ns (16.338%)  route 1.247ns (83.662%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.639     1.490    timer1[27]_i_2_n_0
    SLICE_X48Y136        FDCE                                         f  timer1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.895    -0.482    clk_out1
    SLICE_X48Y136        FDCE                                         r  timer1_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.243ns (16.338%)  route 1.247ns (83.662%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.639     1.490    timer1[27]_i_2_n_0
    SLICE_X48Y136        FDCE                                         f  timer1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.895    -0.482    clk_out1
    SLICE_X48Y136        FDCE                                         r  timer1_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.243ns (16.338%)  route 1.247ns (83.662%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.639     1.490    timer1[27]_i_2_n_0
    SLICE_X48Y136        FDCE                                         f  timer1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.895    -0.482    clk_out1
    SLICE_X48Y136        FDCE                                         r  timer1_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.243ns (16.338%)  route 1.247ns (83.662%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.639     1.490    timer1[27]_i_2_n_0
    SLICE_X48Y136        FDCE                                         f  timer1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.895    -0.482    clk_out1
    SLICE_X48Y136        FDCE                                         r  timer1_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.243ns (16.134%)  route 1.266ns (83.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.658     1.509    timer1[27]_i_2_n_0
    SLICE_X48Y138        FDCE                                         f  timer1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.898    -0.479    clk_out1
    SLICE_X48Y138        FDCE                                         r  timer1_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.243ns (16.134%)  route 1.266ns (83.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.658     1.509    timer1[27]_i_2_n_0
    SLICE_X48Y138        FDCE                                         f  timer1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.898    -0.479    clk_out1
    SLICE_X48Y138        FDCE                                         r  timer1_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer1_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.243ns (16.134%)  route 1.266ns (83.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.658     1.509    timer1[27]_i_2_n_0
    SLICE_X48Y138        FDCE                                         f  timer1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout1_buf/O
                         net (fo=29, routed)          0.898    -0.479    clk_out1
    SLICE_X48Y138        FDCE                                         r  timer1_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 0.753ns (23.659%)  route 2.429ns (76.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.408     3.181    timer1[27]_i_2_n_0
    SLICE_X45Y141        FDCE                                         f  timer2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    -1.827    clk_out2
    SLICE_X45Y141        FDCE                                         r  timer2_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 0.753ns (23.659%)  route 2.429ns (76.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.408     3.181    timer1[27]_i_2_n_0
    SLICE_X45Y141        FDCE                                         f  timer2_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    -1.827    clk_out2
    SLICE_X45Y141        FDCE                                         r  timer2_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 0.753ns (23.659%)  route 2.429ns (76.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.408     3.181    timer1[27]_i_2_n_0
    SLICE_X45Y141        FDCE                                         f  timer2_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    -1.827    clk_out2
    SLICE_X45Y141        FDCE                                         r  timer2_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 0.753ns (29.414%)  route 1.806ns (70.586%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.786     2.559    timer1[27]_i_2_n_0
    SLICE_X45Y140        FDCE                                         f  timer2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    -1.827    clk_out2
    SLICE_X45Y140        FDCE                                         r  timer2_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 0.753ns (29.414%)  route 1.806ns (70.586%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.786     2.559    timer1[27]_i_2_n_0
    SLICE_X45Y140        FDCE                                         f  timer2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    -1.827    clk_out2
    SLICE_X45Y140        FDCE                                         r  timer2_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 0.753ns (29.414%)  route 1.806ns (70.586%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.786     2.559    timer1[27]_i_2_n_0
    SLICE_X45Y140        FDCE                                         f  timer2_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.410    -1.827    clk_out2
    SLICE_X45Y140        FDCE                                         r  timer2_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.475ns  (logic 0.753ns (30.413%)  route 1.722ns (69.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.702     2.475    timer1[27]_i_2_n_0
    SLICE_X45Y139        FDCE                                         f  timer2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.409    -1.828    clk_out2
    SLICE_X45Y139        FDCE                                         r  timer2_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.475ns  (logic 0.753ns (30.413%)  route 1.722ns (69.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.702     2.475    timer1[27]_i_2_n_0
    SLICE_X45Y139        FDCE                                         f  timer2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.409    -1.828    clk_out2
    SLICE_X45Y139        FDCE                                         r  timer2_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.475ns  (logic 0.753ns (30.413%)  route 1.722ns (69.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.702     2.475    timer1[27]_i_2_n_0
    SLICE_X45Y139        FDCE                                         f  timer2_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.409    -1.828    clk_out2
    SLICE_X45Y139        FDCE                                         r  timer2_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.475ns  (logic 0.753ns (30.413%)  route 1.722ns (69.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.702     2.475    timer1[27]_i_2_n_0
    SLICE_X45Y139        FDCE                                         f  timer2_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.852    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.736    -4.884 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.564    -3.320    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -3.237 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          1.409    -1.828    clk_out2
    SLICE_X45Y139        FDCE                                         r  timer2_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.243ns (23.779%)  route 0.780ns (76.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.173     1.024    timer1[27]_i_2_n_0
    SLICE_X47Y134        FDPE                                         f  led_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.907    -0.470    clk_out2
    SLICE_X47Y134        FDPE                                         r  led_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.243ns (23.779%)  route 0.780ns (76.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.173     1.024    timer1[27]_i_2_n_0
    SLICE_X47Y134        FDCE                                         f  timer2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.907    -0.470    clk_out2
    SLICE_X47Y134        FDCE                                         r  timer2_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.243ns (23.779%)  route 0.780ns (76.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.173     1.024    timer1[27]_i_2_n_0
    SLICE_X46Y134        FDCE                                         f  timer2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.907    -0.470    clk_out2
    SLICE_X46Y134        FDCE                                         r  timer2_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.243ns (23.779%)  route 0.780ns (76.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.173     1.024    timer1[27]_i_2_n_0
    SLICE_X47Y134        FDCE                                         f  timer2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.907    -0.470    clk_out2
    SLICE_X47Y134        FDCE                                         r  timer2_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.243ns (23.779%)  route 0.780ns (76.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.173     1.024    timer1[27]_i_2_n_0
    SLICE_X46Y134        FDCE                                         f  timer2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.907    -0.470    clk_out2
    SLICE_X46Y134        FDCE                                         r  timer2_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[19]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.243ns (23.779%)  route 0.780ns (76.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.173     1.024    timer1[27]_i_2_n_0
    SLICE_X46Y134        FDCE                                         f  timer2_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.907    -0.470    clk_out2
    SLICE_X46Y134        FDCE                                         r  timer2_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.243ns (23.779%)  route 0.780ns (76.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.173     1.024    timer1[27]_i_2_n_0
    SLICE_X46Y134        FDCE                                         f  timer2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.907    -0.470    clk_out2
    SLICE_X46Y134        FDCE                                         r  timer2_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.243ns (23.743%)  route 0.782ns (76.257%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.175     1.025    timer1[27]_i_2_n_0
    SLICE_X45Y135        FDCE                                         f  timer2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.908    -0.469    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.243ns (23.743%)  route 0.782ns (76.257%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.175     1.025    timer1[27]_i_2_n_0
    SLICE_X45Y135        FDCE                                         f  timer2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.908    -0.469    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer2_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.243ns (23.743%)  route 0.782ns (76.257%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.175     1.025    timer1[27]_i_2_n_0
    SLICE_X45Y135        FDCE                                         f  timer2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.072    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -2.261 r  inst_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.854    -1.407    inst_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.377 r  inst_clk/inst/clkout2_buf/O
                         net (fo=29, routed)          0.908    -0.469    clk_out2
    SLICE_X45Y135        FDCE                                         r  timer2_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 0.753ns (24.344%)  route 2.339ns (75.656%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.319     3.092    timer1[27]_i_2_n_0
    SLICE_X46Y141        FDCE                                         f  timer3_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     4.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736    -2.384 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564    -0.820    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -0.737 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410     0.673    clk_out3
    SLICE_X46Y141        FDCE                                         r  timer3_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 0.753ns (24.344%)  route 2.339ns (75.656%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.319     3.092    timer1[27]_i_2_n_0
    SLICE_X46Y141        FDCE                                         f  timer3_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     4.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736    -2.384 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564    -0.820    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -0.737 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410     0.673    clk_out3
    SLICE_X46Y141        FDCE                                         r  timer3_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 0.753ns (24.344%)  route 2.339ns (75.656%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.319     3.092    timer1[27]_i_2_n_0
    SLICE_X46Y141        FDCE                                         f  timer3_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     4.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736    -2.384 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564    -0.820    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -0.737 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410     0.673    clk_out3
    SLICE_X46Y141        FDCE                                         r  timer3_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.018ns  (logic 0.753ns (24.940%)  route 2.265ns (75.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.245     3.018    timer1[27]_i_2_n_0
    SLICE_X46Y140        FDCE                                         f  timer3_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     4.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736    -2.384 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564    -0.820    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -0.737 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410     0.673    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.018ns  (logic 0.753ns (24.940%)  route 2.265ns (75.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.245     3.018    timer1[27]_i_2_n_0
    SLICE_X46Y140        FDCE                                         f  timer3_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     4.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736    -2.384 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564    -0.820    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -0.737 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410     0.673    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.018ns  (logic 0.753ns (24.940%)  route 2.265ns (75.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.245     3.018    timer1[27]_i_2_n_0
    SLICE_X46Y140        FDCE                                         f  timer3_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     4.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736    -2.384 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564    -0.820    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -0.737 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410     0.673    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.018ns  (logic 0.753ns (24.940%)  route 2.265ns (75.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 0.673 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          1.245     3.018    timer1[27]_i_2_n_0
    SLICE_X46Y140        FDCE                                         f  timer3_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     4.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736    -2.384 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564    -0.820    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -0.737 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.410     0.673    clk_out3
    SLICE_X46Y140        FDCE                                         r  timer3_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.501ns  (logic 0.753ns (30.090%)  route 1.749ns (69.910%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 0.672 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.728     2.501    timer1[27]_i_2_n_0
    SLICE_X46Y139        FDCE                                         f  timer3_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     4.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736    -2.384 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564    -0.820    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -0.737 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.409     0.672    clk_out3
    SLICE_X46Y139        FDCE                                         r  timer3_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.501ns  (logic 0.753ns (30.090%)  route 1.749ns (69.910%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 0.672 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.728     2.501    timer1[27]_i_2_n_0
    SLICE_X46Y139        FDCE                                         f  timer3_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     4.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736    -2.384 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564    -0.820    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -0.737 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.409     0.672    clk_out3
    SLICE_X46Y139        FDCE                                         r  timer3_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.501ns  (logic 0.753ns (30.090%)  route 1.749ns (69.910%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 0.672 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.730    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.773 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.728     2.501    timer1[27]_i_2_n_0
    SLICE_X46Y139        FDCE                                         f  timer3_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     3.351 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     4.352    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.736    -2.384 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.564    -0.820    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -0.737 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          1.409     0.672    clk_out3
    SLICE_X46Y139        FDCE                                         r  timer3_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.243ns (24.326%)  route 0.757ns (75.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.150     1.001    timer1[27]_i_2_n_0
    SLICE_X46Y135        FDCE                                         f  timer3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X46Y135        FDCE                                         r  timer3_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.243ns (24.326%)  route 0.757ns (75.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.150     1.001    timer1[27]_i_2_n_0
    SLICE_X46Y135        FDCE                                         f  timer3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X46Y135        FDCE                                         r  timer3_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.243ns (24.326%)  route 0.757ns (75.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.150     1.001    timer1[27]_i_2_n_0
    SLICE_X46Y135        FDCE                                         f  timer3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X46Y135        FDCE                                         r  timer3_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.243ns (24.302%)  route 0.758ns (75.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.151     1.002    timer1[27]_i_2_n_0
    SLICE_X46Y136        FDCE                                         f  timer3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X46Y136        FDCE                                         r  timer3_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.243ns (24.302%)  route 0.758ns (75.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.151     1.002    timer1[27]_i_2_n_0
    SLICE_X46Y136        FDCE                                         f  timer3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X46Y136        FDCE                                         r  timer3_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.243ns (24.302%)  route 0.758ns (75.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.151     1.002    timer1[27]_i_2_n_0
    SLICE_X46Y136        FDCE                                         f  timer3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X46Y136        FDCE                                         r  timer3_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.243ns (22.891%)  route 0.820ns (77.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.213     1.064    timer1[27]_i_2_n_0
    SLICE_X45Y136        FDCE                                         f  timer3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.243ns (22.891%)  route 0.820ns (77.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.213     1.064    timer1[27]_i_2_n_0
    SLICE_X45Y136        FDCE                                         f  timer3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.243ns (22.891%)  route 0.820ns (77.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.213     1.064    timer1[27]_i_2_n_0
    SLICE_X45Y136        FDCE                                         f  timer3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer3_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.243ns (22.891%)  route 0.820ns (77.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns = ( 2.031 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.823    rst_n_IBUF
    SLICE_X46Y135        LUT1 (Prop_lut1_I0_O)        0.028     0.851 f  timer1[27]_i_2/O
                         net (fo=87, routed)          0.213     1.064    timer1[27]_i_2_n_0
    SLICE_X45Y136        FDCE                                         f  timer3_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E19                                               0.000     2.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    inst_clk/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     3.018 r  inst_clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     3.572    inst_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     0.239 r  inst_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.854     1.093    inst_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.123 r  inst_clk/inst/clkout3_buf/O
                         net (fo=29, routed)          0.908     2.031    clk_out3
    SLICE_X45Y136        FDCE                                         r  timer3_reg[8]/C





