Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Elia Yfrach\Desktop\Project\Processing_Unit\FM_FFT.qsys" --block-symbol-file --output-directory="C:\Users\Elia Yfrach\Desktop\Project\Processing_Unit\FM_FFT" --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading Processing_Unit/FM_FFT.qsys
Progress: Reading input file
Progress: Adding FM_FFT [altera_fft_ii 17.0]
Progress: Parameterizing module FM_FFT
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FM_FFT.FM_FFT: Radix-2 digit reverse implied
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Elia Yfrach\Desktop\Project\Processing_Unit\FM_FFT.qsys" --synthesis=VHDL --output-directory="C:\Users\Elia Yfrach\Desktop\Project\Processing_Unit\FM_FFT\synthesis" --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading Processing_Unit/FM_FFT.qsys
Progress: Reading input file
Progress: Adding FM_FFT [altera_fft_ii 17.0]
Progress: Parameterizing module FM_FFT
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FM_FFT.FM_FFT: Radix-2 digit reverse implied
Info: FM_FFT: Generating FM_FFT "FM_FFT" for QUARTUS_SYNTH
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twr4.hex
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twi5.hex
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twi6.hex
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twr5.hex
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twr6.hex
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twi1.hex
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twi2.hex
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twr1.hex
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twr2.hex
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twi3.hex
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twi4.hex
Info: FM_FFT: --- add file: FM_FFT_FM_FFT_opt_twr3.hex
Info: FM_FFT: "FM_FFT" instantiated altera_fft_ii "FM_FFT"
Info: rst_controller: "FM_FFT" instantiated altera_reset_controller "rst_controller"
Info: FM_FFT: Done "FM_FFT" with 3 modules, 57 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
