
*** Running vivado
    with args -log GeopticCam_main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source GeopticCam_main.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source GeopticCam_main.tcl -notrace
Command: synth_design -top GeopticCam_main -part xc7a35tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 808.961 ; gain = 181.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'GeopticCam_main' [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/GeopticCam_main.v:23]
	Parameter INPUT_CLK_RATE bound to: 50000000 - type: integer 
	Parameter TARGET_SCL_RATE bound to: 400000 - type: integer 
	Parameter SENSOR_ADDRESS bound to: 8'b00110100 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.runs/synth_1/.Xil/Vivado-8176-B51-314-TS-W1/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (1#1) [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.runs/synth_1/.Xil/Vivado-8176-B51-314-TS-W1/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IMX477_wrapper' [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/IMX477_wrapper.v:22]
	Parameter INPUT_CLK_RATE bound to: 50000000 - type: integer 
	Parameter TARGET_SCL_RATE bound to: 400000 - type: integer 
	Parameter SENSOR_ADDRESS bound to: 8'b00110100 
INFO: [Synth 8-6157] synthesizing module 'CCI' [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/CCI.sv:23]
	Parameter INPUT_CLK_RATE bound to: 50000000 - type: integer 
	Parameter TARGET_SCL_RATE bound to: 400000 - type: integer 
	Parameter ADDRESS bound to: 8'b00110100 
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/i2c_master.sv:23]
	Parameter INPUT_CLK_RATE bound to: 50000000 - type: integer 
	Parameter TARGET_SCL_RATE bound to: 400000 - type: integer 
	Parameter CLOCK_STRETCHING bound to: 1'b1 
	Parameter MULTI_MASTER bound to: 1'b0 
	Parameter SLOWEST_DEVICE_RATE bound to: 32'sb00000000000000000000000001100100 
	Parameter FORCE_PUSH_PULL bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'i2c_core' [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/i2c_core.sv:23]
	Parameter INPUT_CLK_RATE bound to: 50000000 - type: integer 
	Parameter TARGET_SCL_RATE bound to: 400000 - type: integer 
	Parameter CLOCK_STRETCHING bound to: 1'b1 
	Parameter MULTI_MASTER bound to: 1'b0 
	Parameter SLOWEST_DEVICE_RATE bound to: 32'sb00000000000000000000000001100100 
	Parameter FORCE_PUSH_PULL bound to: 1'b0 
	Parameter MODE bound to: 32'sb00000000000000000000000000000001 
	Parameter COUNTER_WIDTH bound to: 32'sb00000000000000000000000000000111 
	Parameter COUNTER_END bound to: 7'b1111100 
	Parameter COUNTER_HIGH bound to: 7'b1010011 
	Parameter COUNTER_RISE bound to: 7'b0010000 
	Parameter WAIT_WIDTH bound to: 32'sb00000000000000000000000000010011 
	Parameter WAIT_END bound to: 19'b1111010000100011111 
	Parameter TLOW_MIN bound to: 1.300000 - type: float 
	Parameter THIGH_MIN bound to: 0.600000 - type: float 
	Parameter COUNTER_SETUP_REPEATED_START bound to: 7'b1000001 
	Parameter COUNTER_BUS_FREE bound to: 7'b1000001 
	Parameter COUNTER_HOLD_REPEATED_START bound to: 7'b0011110 
	Parameter COUNTER_SETUP_STOP bound to: 7'b0011110 
	Parameter COUNTER_TRANSMIT bound to: 7'b0101001 
	Parameter COUNTER_RECEIVE bound to: 7'b1100011 
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/clock.sv:23]
	Parameter COUNTER_WIDTH bound to: 32'sb00000000000000000000000000000111 
	Parameter COUNTER_END bound to: 7'b1111100 
	Parameter COUNTER_HIGH bound to: 7'b1010011 
	Parameter COUNTER_RISE bound to: 7'b0010000 
	Parameter MULTI_MASTER bound to: 1'b0 
	Parameter CLOCK_STRETCHING bound to: 1'b1 
	Parameter WAIT_WIDTH bound to: 32'sb00000000000000000000000000010011 
	Parameter WAIT_END bound to: 19'b1111010000100011111 
	Parameter PUSH_PULL bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element last_scl_reg was removed.  [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/clock.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/clock.sv:23]
WARNING: [Synth 8-6014] Unused sequential element last_sda_reg was removed.  [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/i2c_core.sv:136]
INFO: [Synth 8-4471] merging register 'arbitration_err_reg' into 'start_err_reg' [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/i2c_core.sv:163]
INFO: [Synth 8-4471] merging register 'interrupt_reg' into 'transaction_complete_reg' [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/i2c_core.sv:167]
WARNING: [Synth 8-6014] Unused sequential element arbitration_err_reg was removed.  [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/i2c_core.sv:163]
WARNING: [Synth 8-6014] Unused sequential element interrupt_reg was removed.  [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/i2c_core.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'i2c_core' (3#1) [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/i2c_core.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (4#1) [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/i2c_master.sv:23]
WARNING: [Synth 8-7023] instance 'i2c_master' of module 'i2c_master' has 16 connections declared, but only 14 given [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/CCI.sv:81]
INFO: [Synth 8-6155] done synthesizing module 'CCI' (5#1) [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/CCI.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'IMX477_wrapper' (6#1) [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/IMX477_wrapper.v:22]
INFO: [Synth 8-6155] done synthesizing module 'GeopticCam_main' (7#1) [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/new/GeopticCam_main.v:23]
WARNING: [Synth 8-3331] design CCI has unconnected port resolution[1]
WARNING: [Synth 8-3331] design CCI has unconnected port resolution[0]
WARNING: [Synth 8-3331] design CCI has unconnected port format
WARNING: [Synth 8-3331] design GeopticCam_main has unconnected port CON_CS_D0N
WARNING: [Synth 8-3331] design GeopticCam_main has unconnected port CON_CS_D1N
WARNING: [Synth 8-3331] design GeopticCam_main has unconnected port CON_CS_CLKN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 873.945 ; gain = 246.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 873.945 ; gain = 246.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 873.945 ; gain = 246.773
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clock_manager'
Finished Parsing XDC File [d:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clock_manager'
Parsing XDC File [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/constrs_1/new/GeopticCam_pins.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/constrs_1/new/GeopticCam_pins.xdc:11]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/constrs_1/new/GeopticCam_pins.xdc:12]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/constrs_1/new/GeopticCam_pins.xdc:13]
Finished Parsing XDC File [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/constrs_1/new/GeopticCam_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/constrs_1/new/GeopticCam_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GeopticCam_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GeopticCam_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1003.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1003.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.449 ; gain = 376.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.449 ; gain = 376.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SYS_CLK. (constraint file  d:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYS_CLK. (constraint file  d:/Library_Projects_FPGA/GeopticCam/GeopticCam.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clock_manager. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.449 ; gain = 376.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "PRE_STANDBY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.449 ; gain = 376.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	  16 Input     25 Bit        Muxes := 1     
	   7 Input     25 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module i2c_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module i2c_master 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CCI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  16 Input     25 Bit        Muxes := 1     
	   7 Input     25 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design GeopticCam_main has unconnected port CON_CS_D0N
WARNING: [Synth 8-3331] design GeopticCam_main has unconnected port CON_CS_D1N
WARNING: [Synth 8-3331] design GeopticCam_main has unconnected port CON_CS_CLKN
INFO: [Synth 8-3886] merging instance 'sensor_controller/camera_interface_config/address_reg[1]' (FDE) to 'sensor_controller/camera_interface_config/address_reg[3]'
INFO: [Synth 8-3886] merging instance 'sensor_controller/camera_interface_config/address_reg[2]' (FDE) to 'sensor_controller/camera_interface_config/address_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sensor_controller/camera_interface_config/address_reg[3] )
INFO: [Synth 8-3886] merging instance 'sensor_controller/camera_interface_config/address_reg[4]' (FDE) to 'sensor_controller/camera_interface_config/address_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sensor_controller/camera_interface_config/address_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.449 ; gain = 376.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_manager/clk_out1' to pin 'clock_manager/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1003.449 ; gain = 376.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1003.449 ; gain = 376.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1010.590 ; gain = 383.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop sensor_controller/camera_interface_config/i2c_master/core/clock/scl_internal_reg is being inverted and renamed to sensor_controller/camera_interface_config/i2c_master/core/clock/scl_internal_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.379 ; gain = 389.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.379 ; gain = 389.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.379 ; gain = 389.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.379 ; gain = 389.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.379 ; gain = 389.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.379 ; gain = 389.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |LUT1    |     1|
|3     |LUT2    |    17|
|4     |LUT3    |    15|
|5     |LUT4    |    22|
|6     |LUT5    |    40|
|7     |LUT6    |    83|
|8     |FDRE    |    54|
|9     |FDSE    |     3|
|10    |IBUF    |     3|
|11    |IOBUF   |     2|
|12    |OBUF    |     4|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------+---------------+------+
|      |Instance                    |Module         |Cells |
+------+----------------------------+---------------+------+
|1     |top                         |               |   246|
|2     |  sensor_controller         |IMX477_wrapper |   235|
|3     |    camera_interface_config |CCI            |   235|
|4     |      i2c_master            |i2c_master     |   182|
|5     |        core                |i2c_core       |   180|
|6     |          clock             |clock          |   106|
+------+----------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.379 ; gain = 389.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1016.379 ; gain = 259.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.379 ; gain = 389.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 14 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1021.020 ; gain = 631.098
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.020 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Library_Projects_FPGA/GeopticCam/GeopticCam.runs/synth_1/GeopticCam_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file GeopticCam_main_utilization_synth.rpt -pb GeopticCam_main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 23 17:39:26 2021...
