{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543359911551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543359911553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 18:05:11 2018 " "Processing started: Tue Nov 27 18:05:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543359911553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543359911553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543359911553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543359911921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file GPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPU " "Found entity 1: GPU" {  } { { "GPU.bdf" "" { Schematic "/home/student1/npbhavsa/lab6new1/GPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359912156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912763 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359912763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegnew.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegnew.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegnew-Behavior " "Found design unit 1: ssegnew-Behavior" {  } { { "ssegnew.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/ssegnew.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912792 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegnew " "Found entity 1: ssegnew" {  } { { "ssegnew.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/ssegnew.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359912792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch2-Behavior " "Found design unit 1: latch2-Behavior" {  } { { "latch2.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/latch2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912812 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch2 " "Found entity 1: latch2" {  } { { "latch2.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/latch2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359912812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/latch1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912851 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359912851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm " "Found design unit 1: FSM-fsm" {  } { { "FSM.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912886 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/FSM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359912886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodenew.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodenew.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodenew-Behavior " "Found design unit 1: decodenew-Behavior" {  } { { "decodenew.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/decodenew.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912926 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodenew " "Found entity 1: decodenew" {  } { { "decodenew.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/decodenew.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359912926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU2GPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU2GPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2GPU " "Found entity 1: ALU2GPU" {  } { { "ALU2GPU.bdf" "" { Schematic "/home/student1/npbhavsa/lab6new1/ALU2GPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359912954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU2final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU2final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2final-calculation " "Found design unit 1: ALU2final-calculation" {  } { { "ALU2final.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/ALU2final.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912979 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2final " "Found entity 1: ALU2final" {  } { { "ALU2final.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/ALU2final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359912979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-calculation3 " "Found design unit 1: ALU3-calculation3" {  } { { "ALU3.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/ALU3.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912993 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/ALU3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359912993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359912993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUpart3diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALUpart3diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUpart3diagram " "Found entity 1: ALUpart3diagram" {  } { { "ALUpart3diagram.bdf" "" { Schematic "/home/student1/npbhavsa/lab6new1/ALUpart3diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359913028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359913028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MOD_Segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MOD_Segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOD_Segment-Behavior " "Found design unit 1: MOD_Segment-Behavior" {  } { { "MOD_Segment.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/MOD_Segment.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359913060 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOD_Segment " "Found entity 1: MOD_Segment" {  } { { "MOD_Segment.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/MOD_Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359913060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359913060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECOMOD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DECOMOD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECOMOD-Behavior " "Found design unit 1: DECOMOD-Behavior" {  } { { "DECOMOD.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/DECOMOD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359913085 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECOMOD " "Found entity 1: DECOMOD" {  } { { "DECOMOD.vhd" "" { Text "/home/student1/npbhavsa/lab6new1/DECOMOD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543359913085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543359913085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUpart3diagram " "Elaborating entity \"ALUpart3diagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543359913236 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal ` " "Illegal wire or bus name \"`\" of type signal " {  } { { "ALUpart3diagram.bdf" "" { Schematic "/home/student1/npbhavsa/lab6new1/ALUpart3diagram.bdf" { { 472 328 344 504 "`" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1543359913239 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal ` " "Illegal wire or bus name \"`\" of type signal " {  } { { "ALUpart3diagram.bdf" "" { Schematic "/home/student1/npbhavsa/lab6new1/ALUpart3diagram.bdf" { { -120 744 771 -104 "`" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1543359913239 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1543359913240 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543359913656 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 27 18:05:13 2018 " "Processing ended: Tue Nov 27 18:05:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543359913656 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543359913656 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543359913656 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543359913656 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543359914386 ""}
